Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Tue Sep  5 12:27:03 2023
| Host         : VT_MBP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (16)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: cdiv/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.306        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.306        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.638ns (40.913%)  route 2.366ns (59.087%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    cdiv/clk_in
    SLICE_X65Y20         FDRE                                         r  cdiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  cdiv/counter_reg[0]/Q
                         net (fo=2, routed)           0.645     6.248    cdiv/counter_reg[0]
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  cdiv/counter[0]_i_37/O
                         net (fo=1, routed)           0.331     6.703    cdiv/counter[0]_i_37_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.298 r  cdiv/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.298    cdiv/counter_reg[0]_i_22_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  cdiv/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.415    cdiv/counter_reg[0]_i_11_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.532    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.761 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.389     9.150    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    cdiv/clk_in
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[28]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X65Y27         FDRE (Setup_fdre_C_R)       -0.615    14.456    cdiv/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.638ns (40.913%)  route 2.366ns (59.087%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    cdiv/clk_in
    SLICE_X65Y20         FDRE                                         r  cdiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  cdiv/counter_reg[0]/Q
                         net (fo=2, routed)           0.645     6.248    cdiv/counter_reg[0]
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  cdiv/counter[0]_i_37/O
                         net (fo=1, routed)           0.331     6.703    cdiv/counter[0]_i_37_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.298 r  cdiv/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.298    cdiv/counter_reg[0]_i_22_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  cdiv/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.415    cdiv/counter_reg[0]_i_11_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.532    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.761 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.389     9.150    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    cdiv/clk_in
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[29]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X65Y27         FDRE (Setup_fdre_C_R)       -0.615    14.456    cdiv/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.638ns (40.913%)  route 2.366ns (59.087%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    cdiv/clk_in
    SLICE_X65Y20         FDRE                                         r  cdiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  cdiv/counter_reg[0]/Q
                         net (fo=2, routed)           0.645     6.248    cdiv/counter_reg[0]
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  cdiv/counter[0]_i_37/O
                         net (fo=1, routed)           0.331     6.703    cdiv/counter[0]_i_37_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.298 r  cdiv/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.298    cdiv/counter_reg[0]_i_22_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  cdiv/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.415    cdiv/counter_reg[0]_i_11_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.532    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.761 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.389     9.150    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    cdiv/clk_in
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[30]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X65Y27         FDRE (Setup_fdre_C_R)       -0.615    14.456    cdiv/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.638ns (40.913%)  route 2.366ns (59.087%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    cdiv/clk_in
    SLICE_X65Y20         FDRE                                         r  cdiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  cdiv/counter_reg[0]/Q
                         net (fo=2, routed)           0.645     6.248    cdiv/counter_reg[0]
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  cdiv/counter[0]_i_37/O
                         net (fo=1, routed)           0.331     6.703    cdiv/counter[0]_i_37_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.298 r  cdiv/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.298    cdiv/counter_reg[0]_i_22_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  cdiv/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.415    cdiv/counter_reg[0]_i_11_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.532    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.761 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.389     9.150    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    cdiv/clk_in
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[31]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X65Y27         FDRE (Setup_fdre_C_R)       -0.615    14.456    cdiv/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.456    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 1.638ns (42.378%)  route 2.227ns (57.622%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    cdiv/clk_in
    SLICE_X65Y20         FDRE                                         r  cdiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  cdiv/counter_reg[0]/Q
                         net (fo=2, routed)           0.645     6.248    cdiv/counter_reg[0]
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  cdiv/counter[0]_i_37/O
                         net (fo=1, routed)           0.331     6.703    cdiv/counter[0]_i_37_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.298 r  cdiv/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.298    cdiv/counter_reg[0]_i_22_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  cdiv/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.415    cdiv/counter_reg[0]_i_11_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.532    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.761 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.251     9.011    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    cdiv/clk_in
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[24]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDRE (Setup_fdre_C_R)       -0.615    14.455    cdiv/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 1.638ns (42.378%)  route 2.227ns (57.622%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    cdiv/clk_in
    SLICE_X65Y20         FDRE                                         r  cdiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  cdiv/counter_reg[0]/Q
                         net (fo=2, routed)           0.645     6.248    cdiv/counter_reg[0]
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  cdiv/counter[0]_i_37/O
                         net (fo=1, routed)           0.331     6.703    cdiv/counter[0]_i_37_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.298 r  cdiv/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.298    cdiv/counter_reg[0]_i_22_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  cdiv/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.415    cdiv/counter_reg[0]_i_11_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.532    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.761 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.251     9.011    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    cdiv/clk_in
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[25]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDRE (Setup_fdre_C_R)       -0.615    14.455    cdiv/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 1.638ns (42.378%)  route 2.227ns (57.622%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    cdiv/clk_in
    SLICE_X65Y20         FDRE                                         r  cdiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  cdiv/counter_reg[0]/Q
                         net (fo=2, routed)           0.645     6.248    cdiv/counter_reg[0]
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  cdiv/counter[0]_i_37/O
                         net (fo=1, routed)           0.331     6.703    cdiv/counter[0]_i_37_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.298 r  cdiv/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.298    cdiv/counter_reg[0]_i_22_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  cdiv/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.415    cdiv/counter_reg[0]_i_11_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.532    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.761 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.251     9.011    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    cdiv/clk_in
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[26]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDRE (Setup_fdre_C_R)       -0.615    14.455    cdiv/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 1.638ns (42.378%)  route 2.227ns (57.622%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    cdiv/clk_in
    SLICE_X65Y20         FDRE                                         r  cdiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  cdiv/counter_reg[0]/Q
                         net (fo=2, routed)           0.645     6.248    cdiv/counter_reg[0]
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  cdiv/counter[0]_i_37/O
                         net (fo=1, routed)           0.331     6.703    cdiv/counter[0]_i_37_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.298 r  cdiv/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.298    cdiv/counter_reg[0]_i_22_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  cdiv/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.415    cdiv/counter_reg[0]_i_11_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.532    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.761 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.251     9.011    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.845    cdiv/clk_in
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[27]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y26         FDRE (Setup_fdre_C_R)       -0.615    14.455    cdiv/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.638ns (44.069%)  route 2.079ns (55.931%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    cdiv/clk_in
    SLICE_X65Y20         FDRE                                         r  cdiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  cdiv/counter_reg[0]/Q
                         net (fo=2, routed)           0.645     6.248    cdiv/counter_reg[0]
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  cdiv/counter[0]_i_37/O
                         net (fo=1, routed)           0.331     6.703    cdiv/counter[0]_i_37_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.298 r  cdiv/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.298    cdiv/counter_reg[0]_i_22_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  cdiv/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.415    cdiv/counter_reg[0]_i_11_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.532    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.761 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.103     8.863    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y25         FDRE                                         r  cdiv/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    cdiv/clk_in
    SLICE_X65Y25         FDRE                                         r  cdiv/counter_reg[20]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.615    14.453    cdiv/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 cdiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.638ns (44.069%)  route 2.079ns (55.931%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.625     5.146    cdiv/clk_in
    SLICE_X65Y20         FDRE                                         r  cdiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  cdiv/counter_reg[0]/Q
                         net (fo=2, routed)           0.645     6.248    cdiv/counter_reg[0]
    SLICE_X65Y19         LUT2 (Prop_lut2_I0_O)        0.124     6.372 r  cdiv/counter[0]_i_37/O
                         net (fo=1, routed)           0.331     6.703    cdiv/counter[0]_i_37_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.298 r  cdiv/counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.298    cdiv/counter_reg[0]_i_22_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.415 r  cdiv/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.415    cdiv/counter_reg[0]_i_11_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.532 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.532    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.761 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.103     8.863    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y25         FDRE                                         r  cdiv/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    cdiv/clk_in
    SLICE_X65Y25         FDRE                                         r  cdiv/counter_reg[21]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.615    14.453    cdiv/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  5.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    cdiv/clk_in
    SLICE_X65Y20         FDRE                                         r  cdiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cdiv/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.729    cdiv/counter_reg[3]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  cdiv/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.837    cdiv/counter_reg[0]_i_2_n_4
    SLICE_X65Y20         FDRE                                         r  cdiv/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    cdiv/clk_in
    SLICE_X65Y20         FDRE                                         r  cdiv/counter_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    cdiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    cdiv/clk_in
    SLICE_X65Y22         FDRE                                         r  cdiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cdiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.729    cdiv/counter_reg[11]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  cdiv/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    cdiv/counter_reg[8]_i_1_n_4
    SLICE_X65Y22         FDRE                                         r  cdiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    cdiv/clk_in
    SLICE_X65Y22         FDRE                                         r  cdiv/counter_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    cdiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    cdiv/clk_in
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cdiv/counter_reg[27]/Q
                         net (fo=5, routed)           0.120     1.727    cdiv/counter_reg[27]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  cdiv/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    cdiv/counter_reg[24]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    cdiv/clk_in
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[27]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    cdiv/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    cdiv/clk_in
    SLICE_X65Y21         FDRE                                         r  cdiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cdiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.729    cdiv/counter_reg[7]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  cdiv/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    cdiv/counter_reg[4]_i_1_n_4
    SLICE_X65Y21         FDRE                                         r  cdiv/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    cdiv/clk_in
    SLICE_X65Y21         FDRE                                         r  cdiv/counter_reg[7]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    cdiv/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    cdiv/clk_in
    SLICE_X65Y20         FDRE                                         r  cdiv/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cdiv/counter_reg[2]/Q
                         net (fo=2, routed)           0.121     1.731    cdiv/counter_reg[2]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  cdiv/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.842    cdiv/counter_reg[0]_i_2_n_5
    SLICE_X65Y20         FDRE                                         r  cdiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    cdiv/clk_in
    SLICE_X65Y20         FDRE                                         r  cdiv/counter_reg[2]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    cdiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    cdiv/clk_in
    SLICE_X65Y23         FDRE                                         r  cdiv/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cdiv/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.724    cdiv/counter_reg[12]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  cdiv/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    cdiv/counter_reg[12]_i_1_n_7
    SLICE_X65Y23         FDRE                                         r  cdiv/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    cdiv/clk_in
    SLICE_X65Y23         FDRE                                         r  cdiv/counter_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    cdiv/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.582     1.465    cdiv/clk_in
    SLICE_X65Y25         FDRE                                         r  cdiv/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  cdiv/counter_reg[20]/Q
                         net (fo=5, routed)           0.117     1.723    cdiv/counter_reg[20]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  cdiv/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    cdiv/counter_reg[20]_i_1_n_7
    SLICE_X65Y25         FDRE                                         r  cdiv/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.977    cdiv/clk_in
    SLICE_X65Y25         FDRE                                         r  cdiv/counter_reg[20]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    cdiv/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    cdiv/clk_in
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cdiv/counter_reg[24]/Q
                         net (fo=5, routed)           0.117     1.724    cdiv/counter_reg[24]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  cdiv/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    cdiv/counter_reg[24]_i_1_n_7
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    cdiv/clk_in
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[24]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    cdiv/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    cdiv/clk_in
    SLICE_X65Y21         FDRE                                         r  cdiv/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cdiv/counter_reg[4]/Q
                         net (fo=2, routed)           0.117     1.726    cdiv/counter_reg[4]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  cdiv/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.841    cdiv/counter_reg[4]_i_1_n_7
    SLICE_X65Y21         FDRE                                         r  cdiv/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    cdiv/clk_in
    SLICE_X65Y21         FDRE                                         r  cdiv/counter_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    cdiv/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cdiv/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdiv/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    cdiv/clk_in
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cdiv/counter_reg[28]/Q
                         net (fo=5, routed)           0.117     1.726    cdiv/counter_reg[28]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  cdiv/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.841    cdiv/counter_reg[28]_i_1_n_7
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    cdiv/clk_in
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[28]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    cdiv/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   cdiv/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   cdiv/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   cdiv/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   cdiv/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   cdiv/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   cdiv/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   cdiv/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   cdiv/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   cdiv/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   cdiv/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   cdiv/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   cdiv/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   cdiv/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   cdiv/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   cdiv/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   cdiv/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   cdiv/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   cdiv/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   cdiv/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   cdiv/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   cdiv/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   cdiv/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   cdiv/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   cdiv/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   cdiv/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   cdiv/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   cdiv/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   cdiv/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   cdiv/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.292ns  (logic 4.959ns (48.178%)  route 5.333ns (51.822%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=5, routed)           5.333     6.788    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.292 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.292    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.183ns  (logic 4.465ns (54.569%)  route 3.718ns (45.431%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  seg_tdm/q_reg[0]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_tdm/q_reg[0]/Q
                         net (fo=15, routed)          0.743     1.199    seg_tdm/q_reg_n_0_[0]
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.323 r  seg_tdm/hex7seg_i_2/O
                         net (fo=7, routed)           0.834     2.157    seg_tdm/hex7seg/hex[1]
    SLICE_X63Y26         LUT3 (Prop_lut3_I2_O)        0.152     2.309 r  seg_tdm/hex7seg/seg[6]_INST_0/O
                         net (fo=1, routed)           2.141     4.450    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733     8.183 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.183    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.173ns  (logic 4.987ns (61.016%)  route 3.186ns (38.984%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=5, routed)           3.186     4.655    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.173 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.173    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.042ns  (logic 4.978ns (61.893%)  route 3.065ns (38.107%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=4, routed)           3.065     4.521    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.042 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.042    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.948ns  (logic 4.451ns (56.000%)  route 3.497ns (44.000%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  seg_tdm/q_reg[0]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_tdm/q_reg[0]/Q
                         net (fo=15, routed)          0.743     1.199    seg_tdm/q_reg_n_0_[0]
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.323 f  seg_tdm/hex7seg_i_2/O
                         net (fo=7, routed)           0.836     2.159    seg_tdm/hex7seg/hex[1]
    SLICE_X63Y26         LUT3 (Prop_lut3_I2_O)        0.152     2.311 r  seg_tdm/hex7seg/seg[0]_INST_0/O
                         net (fo=1, routed)           1.918     4.229    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719     7.948 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.948    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           2.955     4.416    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.894ns  (logic 4.441ns (56.261%)  route 3.453ns (43.739%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  seg_tdm/q_reg[1]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  seg_tdm/q_reg[1]/Q
                         net (fo=7, routed)           0.693     1.149    seg_tdm/p_0_in
    SLICE_X62Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.273 f  seg_tdm/hex7seg_i_1/O
                         net (fo=7, routed)           0.668     1.941    seg_tdm/hex7seg/hex[2]
    SLICE_X63Y26         LUT3 (Prop_lut3_I1_O)        0.154     2.095 r  seg_tdm/hex7seg/seg[5]_INST_0/O
                         net (fo=1, routed)           2.092     4.187    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     7.894 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.894    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 4.960ns (63.218%)  route 2.886ns (36.782%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=5, routed)           2.886     4.339    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.846 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.846    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 4.233ns (55.144%)  route 3.443ns (44.856%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  seg_tdm/q_reg[0]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_tdm/q_reg[0]/Q
                         net (fo=15, routed)          0.743     1.199    seg_tdm/q_reg_n_0_[0]
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.323 r  seg_tdm/hex7seg_i_2/O
                         net (fo=7, routed)           0.834     2.157    seg_tdm/hex7seg/hex[1]
    SLICE_X63Y26         LUT3 (Prop_lut3_I2_O)        0.124     2.281 r  seg_tdm/hex7seg/seg[1]_INST_0/O
                         net (fo=1, routed)           1.867     4.147    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.677 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.677    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.616ns  (logic 4.224ns (55.464%)  route 3.392ns (44.536%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  seg_tdm/q_reg[1]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg_tdm/q_reg[1]/Q
                         net (fo=7, routed)           0.693     1.149    seg_tdm/p_0_in
    SLICE_X62Y26         LUT2 (Prop_lut2_I1_O)        0.124     1.273 r  seg_tdm/hex7seg_i_1/O
                         net (fo=7, routed)           0.668     1.941    seg_tdm/hex7seg/hex[2]
    SLICE_X63Y26         LUT3 (Prop_lut3_I1_O)        0.124     2.065 r  seg_tdm/hex7seg/seg[4]_INST_0/O
                         net (fo=1, routed)           2.031     4.096    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.616 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.616    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_tdm/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_tdm/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.186ns (45.059%)  route 0.227ns (54.941%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  seg_tdm/q_reg[0]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  seg_tdm/q_reg[0]/Q
                         net (fo=15, routed)          0.227     0.368    seg_tdm/q_reg_n_0_[0]
    SLICE_X63Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.413 r  seg_tdm/q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.413    seg_tdm/an1
    SLICE_X63Y26         FDRE                                         r  seg_tdm/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_tdm/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.189ns (44.099%)  route 0.240ns (55.901%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  seg_tdm/q_reg[1]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seg_tdm/q_reg[1]/Q
                         net (fo=7, routed)           0.120     0.261    seg_tdm/p_0_in
    SLICE_X62Y26         LUT2 (Prop_lut2_I1_O)        0.048     0.309 r  seg_tdm/q[1]_i_1/O
                         net (fo=1, routed)           0.119     0.429    seg_tdm/q[1]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  seg_tdm/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.386ns (73.878%)  route 0.490ns (26.122%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  seg_tdm/q_reg[1]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  seg_tdm/q_reg[1]/Q
                         net (fo=7, routed)           0.162     0.303    seg_tdm/p_0_in
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.348 r  seg_tdm/an[1]_INST_0/O
                         net (fo=1, routed)           0.328     0.676    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.876 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.876    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.425ns (75.486%)  route 0.463ns (24.514%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=5, routed)           0.463     0.681    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.888 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.888    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.450ns (76.719%)  route 0.440ns (23.281%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=5, routed)           0.440     0.674    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.889 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.889    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.429ns (75.572%)  route 0.462ns (24.428%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           0.462     0.689    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.891 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.891    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.430ns (75.585%)  route 0.462ns (24.415%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=5, routed)           0.462     0.682    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     1.891 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.891    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.427ns (75.379%)  route 0.466ns (24.621%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=6, routed)           0.466     0.687    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.893 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.893    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_tdm/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.397ns (73.390%)  route 0.507ns (26.610%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  seg_tdm/q_reg[1]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seg_tdm/q_reg[1]/Q
                         net (fo=7, routed)           0.166     0.307    seg_tdm/p_0_in
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.352 r  seg_tdm/an[3]_INST_0/O
                         net (fo=1, routed)           0.341     0.693    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     1.904 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.904    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.601%)  route 0.486ns (25.399%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           0.486     0.702    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.397ns  (logic 3.194ns (33.995%)  route 6.203ns (66.005%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.865     5.314    cdiv/divisor[19]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     5.438 r  cdiv/counter[0]_i_47/O
                         net (fo=1, routed)           0.000     5.438    cdiv/counter[0]_i_47_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.836 r  cdiv/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.836    cdiv/counter_reg[0]_i_29_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.149 r  cdiv/counter_reg[0]_i_28/O[3]
                         net (fo=2, routed)           0.948     7.097    cdiv/counter_reg[0]_i_28_n_4
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.306     7.403 r  cdiv/counter[0]_i_16/O
                         net (fo=1, routed)           0.000     7.403    cdiv/counter[0]_i_16_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.779 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.008 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.389     9.397    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.846    cdiv/clk_in
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[28]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.397ns  (logic 3.194ns (33.995%)  route 6.203ns (66.005%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.865     5.314    cdiv/divisor[19]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     5.438 r  cdiv/counter[0]_i_47/O
                         net (fo=1, routed)           0.000     5.438    cdiv/counter[0]_i_47_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.836 r  cdiv/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.836    cdiv/counter_reg[0]_i_29_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.149 r  cdiv/counter_reg[0]_i_28/O[3]
                         net (fo=2, routed)           0.948     7.097    cdiv/counter_reg[0]_i_28_n_4
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.306     7.403 r  cdiv/counter[0]_i_16/O
                         net (fo=1, routed)           0.000     7.403    cdiv/counter[0]_i_16_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.779 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.008 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.389     9.397    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.846    cdiv/clk_in
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[29]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.397ns  (logic 3.194ns (33.995%)  route 6.203ns (66.005%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.865     5.314    cdiv/divisor[19]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     5.438 r  cdiv/counter[0]_i_47/O
                         net (fo=1, routed)           0.000     5.438    cdiv/counter[0]_i_47_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.836 r  cdiv/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.836    cdiv/counter_reg[0]_i_29_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.149 r  cdiv/counter_reg[0]_i_28/O[3]
                         net (fo=2, routed)           0.948     7.097    cdiv/counter_reg[0]_i_28_n_4
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.306     7.403 r  cdiv/counter[0]_i_16/O
                         net (fo=1, routed)           0.000     7.403    cdiv/counter[0]_i_16_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.779 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.008 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.389     9.397    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.846    cdiv/clk_in
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[30]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.397ns  (logic 3.194ns (33.995%)  route 6.203ns (66.005%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.865     5.314    cdiv/divisor[19]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     5.438 r  cdiv/counter[0]_i_47/O
                         net (fo=1, routed)           0.000     5.438    cdiv/counter[0]_i_47_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.836 r  cdiv/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.836    cdiv/counter_reg[0]_i_29_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.149 r  cdiv/counter_reg[0]_i_28/O[3]
                         net (fo=2, routed)           0.948     7.097    cdiv/counter_reg[0]_i_28_n_4
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.306     7.403 r  cdiv/counter[0]_i_16/O
                         net (fo=1, routed)           0.000     7.403    cdiv/counter[0]_i_16_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.779 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.008 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.389     9.397    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.846    cdiv/clk_in
    SLICE_X65Y27         FDRE                                         r  cdiv/counter_reg[31]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.259ns  (logic 3.194ns (34.503%)  route 6.064ns (65.497%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.865     5.314    cdiv/divisor[19]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     5.438 r  cdiv/counter[0]_i_47/O
                         net (fo=1, routed)           0.000     5.438    cdiv/counter[0]_i_47_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.836 r  cdiv/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.836    cdiv/counter_reg[0]_i_29_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.149 r  cdiv/counter_reg[0]_i_28/O[3]
                         net (fo=2, routed)           0.948     7.097    cdiv/counter_reg[0]_i_28_n_4
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.306     7.403 r  cdiv/counter[0]_i_16/O
                         net (fo=1, routed)           0.000     7.403    cdiv/counter[0]_i_16_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.779 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.008 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.251     9.259    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504     4.845    cdiv/clk_in
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[24]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.259ns  (logic 3.194ns (34.503%)  route 6.064ns (65.497%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.865     5.314    cdiv/divisor[19]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     5.438 r  cdiv/counter[0]_i_47/O
                         net (fo=1, routed)           0.000     5.438    cdiv/counter[0]_i_47_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.836 r  cdiv/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.836    cdiv/counter_reg[0]_i_29_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.149 r  cdiv/counter_reg[0]_i_28/O[3]
                         net (fo=2, routed)           0.948     7.097    cdiv/counter_reg[0]_i_28_n_4
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.306     7.403 r  cdiv/counter[0]_i_16/O
                         net (fo=1, routed)           0.000     7.403    cdiv/counter[0]_i_16_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.779 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.008 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.251     9.259    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504     4.845    cdiv/clk_in
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[25]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.259ns  (logic 3.194ns (34.503%)  route 6.064ns (65.497%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.865     5.314    cdiv/divisor[19]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     5.438 r  cdiv/counter[0]_i_47/O
                         net (fo=1, routed)           0.000     5.438    cdiv/counter[0]_i_47_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.836 r  cdiv/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.836    cdiv/counter_reg[0]_i_29_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.149 r  cdiv/counter_reg[0]_i_28/O[3]
                         net (fo=2, routed)           0.948     7.097    cdiv/counter_reg[0]_i_28_n_4
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.306     7.403 r  cdiv/counter[0]_i_16/O
                         net (fo=1, routed)           0.000     7.403    cdiv/counter[0]_i_16_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.779 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.008 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.251     9.259    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504     4.845    cdiv/clk_in
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[26]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.259ns  (logic 3.194ns (34.503%)  route 6.064ns (65.497%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.865     5.314    cdiv/divisor[19]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     5.438 r  cdiv/counter[0]_i_47/O
                         net (fo=1, routed)           0.000     5.438    cdiv/counter[0]_i_47_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.836 r  cdiv/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.836    cdiv/counter_reg[0]_i_29_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.149 r  cdiv/counter_reg[0]_i_28/O[3]
                         net (fo=2, routed)           0.948     7.097    cdiv/counter_reg[0]_i_28_n_4
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.306     7.403 r  cdiv/counter[0]_i_16/O
                         net (fo=1, routed)           0.000     7.403    cdiv/counter[0]_i_16_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.779 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.008 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.251     9.259    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504     4.845    cdiv/clk_in
    SLICE_X65Y26         FDRE                                         r  cdiv/counter_reg[27]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.110ns  (logic 3.194ns (35.064%)  route 5.916ns (64.936%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.865     5.314    cdiv/divisor[19]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     5.438 r  cdiv/counter[0]_i_47/O
                         net (fo=1, routed)           0.000     5.438    cdiv/counter[0]_i_47_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.836 r  cdiv/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.836    cdiv/counter_reg[0]_i_29_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.149 r  cdiv/counter_reg[0]_i_28/O[3]
                         net (fo=2, routed)           0.948     7.097    cdiv/counter_reg[0]_i_28_n_4
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.306     7.403 r  cdiv/counter[0]_i_16/O
                         net (fo=1, routed)           0.000     7.403    cdiv/counter[0]_i_16_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.779 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.008 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.103     9.110    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y25         FDRE                                         r  cdiv/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502     4.843    cdiv/clk_in
    SLICE_X65Y25         FDRE                                         r  cdiv/counter_reg[20]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            cdiv/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.110ns  (logic 3.194ns (35.064%)  route 5.916ns (64.936%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT1=1 LUT4=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           3.865     5.314    cdiv/divisor[19]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.124     5.438 r  cdiv/counter[0]_i_47/O
                         net (fo=1, routed)           0.000     5.438    cdiv/counter[0]_i_47_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.836 r  cdiv/counter_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.836    cdiv/counter_reg[0]_i_29_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.149 r  cdiv/counter_reg[0]_i_28/O[3]
                         net (fo=2, routed)           0.948     7.097    cdiv/counter_reg[0]_i_28_n_4
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.306     7.403 r  cdiv/counter[0]_i_16/O
                         net (fo=1, routed)           0.000     7.403    cdiv/counter[0]_i_16_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.779 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.779    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.008 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.103     9.110    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y25         FDRE                                         r  cdiv/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502     4.843    cdiv/clk_in
    SLICE_X65Y25         FDRE                                         r  cdiv/counter_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            cdiv/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.443ns (43.977%)  route 0.564ns (56.023%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT4=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=5, routed)           0.564     0.801    cdiv/divisor[28]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.049     0.850 r  cdiv/clk_out_i_7/O
                         net (fo=1, routed)           0.000     0.850    cdiv/clk_out_i_7_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.934 r  cdiv/clk_out_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.934    cdiv/clk_out_reg_i_2_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     1.007 r  cdiv/clk_out_reg_i_1/CO[0]
                         net (fo=1, routed)           0.000     1.007    cdiv/clk_out_reg_i_1_n_3
    SLICE_X64Y26         FDRE                                         r  cdiv/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    cdiv/clk_in
    SLICE_X64Y26         FDRE                                         r  cdiv/clk_out_reg/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            cdiv/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.657ns (38.278%)  route 1.059ns (61.722%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT4=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=5, routed)           0.659     0.882    cdiv/divisor[24]
    SLICE_X62Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.995 r  cdiv/counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.995    cdiv/counter_reg[0]_i_28_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.049 f  cdiv/counter_reg[0]_i_21/O[0]
                         net (fo=2, routed)           0.170     1.219    cdiv/counter_reg[0]_i_21_n_7
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.110     1.329 r  cdiv/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.329    cdiv/counter[0]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.420 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.420    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.486 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.229     1.715    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y22         FDRE                                         r  cdiv/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    cdiv/clk_in
    SLICE_X65Y22         FDRE                                         r  cdiv/counter_reg[10]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            cdiv/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.657ns (38.278%)  route 1.059ns (61.722%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT4=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=5, routed)           0.659     0.882    cdiv/divisor[24]
    SLICE_X62Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.995 r  cdiv/counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.995    cdiv/counter_reg[0]_i_28_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.049 f  cdiv/counter_reg[0]_i_21/O[0]
                         net (fo=2, routed)           0.170     1.219    cdiv/counter_reg[0]_i_21_n_7
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.110     1.329 r  cdiv/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.329    cdiv/counter[0]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.420 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.420    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.486 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.229     1.715    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y22         FDRE                                         r  cdiv/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    cdiv/clk_in
    SLICE_X65Y22         FDRE                                         r  cdiv/counter_reg[11]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            cdiv/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.657ns (38.278%)  route 1.059ns (61.722%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT4=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=5, routed)           0.659     0.882    cdiv/divisor[24]
    SLICE_X62Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.995 r  cdiv/counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.995    cdiv/counter_reg[0]_i_28_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.049 f  cdiv/counter_reg[0]_i_21/O[0]
                         net (fo=2, routed)           0.170     1.219    cdiv/counter_reg[0]_i_21_n_7
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.110     1.329 r  cdiv/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.329    cdiv/counter[0]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.420 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.420    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.486 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.229     1.715    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y22         FDRE                                         r  cdiv/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    cdiv/clk_in
    SLICE_X65Y22         FDRE                                         r  cdiv/counter_reg[8]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            cdiv/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.657ns (38.278%)  route 1.059ns (61.722%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT4=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=5, routed)           0.659     0.882    cdiv/divisor[24]
    SLICE_X62Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.995 r  cdiv/counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.995    cdiv/counter_reg[0]_i_28_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.049 f  cdiv/counter_reg[0]_i_21/O[0]
                         net (fo=2, routed)           0.170     1.219    cdiv/counter_reg[0]_i_21_n_7
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.110     1.329 r  cdiv/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.329    cdiv/counter[0]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.420 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.420    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.486 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.229     1.715    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y22         FDRE                                         r  cdiv/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    cdiv/clk_in
    SLICE_X65Y22         FDRE                                         r  cdiv/counter_reg[9]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            cdiv/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.769ns  (logic 0.657ns (37.112%)  route 1.113ns (62.888%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=5, routed)           0.659     0.882    cdiv/divisor[24]
    SLICE_X62Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.995 r  cdiv/counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.995    cdiv/counter_reg[0]_i_28_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.049 f  cdiv/counter_reg[0]_i_21/O[0]
                         net (fo=2, routed)           0.170     1.219    cdiv/counter_reg[0]_i_21_n_7
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.110     1.329 r  cdiv/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.329    cdiv/counter[0]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.420 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.420    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.486 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.283     1.769    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y21         FDRE                                         r  cdiv/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    cdiv/clk_in
    SLICE_X65Y21         FDRE                                         r  cdiv/counter_reg[4]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            cdiv/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.769ns  (logic 0.657ns (37.112%)  route 1.113ns (62.888%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=5, routed)           0.659     0.882    cdiv/divisor[24]
    SLICE_X62Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.995 r  cdiv/counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.995    cdiv/counter_reg[0]_i_28_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.049 f  cdiv/counter_reg[0]_i_21/O[0]
                         net (fo=2, routed)           0.170     1.219    cdiv/counter_reg[0]_i_21_n_7
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.110     1.329 r  cdiv/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.329    cdiv/counter[0]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.420 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.420    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.486 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.283     1.769    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y21         FDRE                                         r  cdiv/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    cdiv/clk_in
    SLICE_X65Y21         FDRE                                         r  cdiv/counter_reg[5]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            cdiv/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.769ns  (logic 0.657ns (37.112%)  route 1.113ns (62.888%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=5, routed)           0.659     0.882    cdiv/divisor[24]
    SLICE_X62Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.995 r  cdiv/counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.995    cdiv/counter_reg[0]_i_28_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.049 f  cdiv/counter_reg[0]_i_21/O[0]
                         net (fo=2, routed)           0.170     1.219    cdiv/counter_reg[0]_i_21_n_7
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.110     1.329 r  cdiv/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.329    cdiv/counter[0]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.420 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.420    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.486 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.283     1.769    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y21         FDRE                                         r  cdiv/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    cdiv/clk_in
    SLICE_X65Y21         FDRE                                         r  cdiv/counter_reg[6]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            cdiv/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.769ns  (logic 0.657ns (37.112%)  route 1.113ns (62.888%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=5, routed)           0.659     0.882    cdiv/divisor[24]
    SLICE_X62Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.995 r  cdiv/counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.995    cdiv/counter_reg[0]_i_28_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.049 f  cdiv/counter_reg[0]_i_21/O[0]
                         net (fo=2, routed)           0.170     1.219    cdiv/counter_reg[0]_i_21_n_7
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.110     1.329 r  cdiv/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.329    cdiv/counter[0]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.420 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.420    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.486 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.283     1.769    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y21         FDRE                                         r  cdiv/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    cdiv/clk_in
    SLICE_X65Y21         FDRE                                         r  cdiv/counter_reg[7]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            cdiv/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.779ns  (logic 0.657ns (36.916%)  route 1.122ns (63.084%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT4=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=5, routed)           0.659     0.882    cdiv/divisor[24]
    SLICE_X62Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.995 r  cdiv/counter_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     0.995    cdiv/counter_reg[0]_i_28_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.049 f  cdiv/counter_reg[0]_i_21/O[0]
                         net (fo=2, routed)           0.170     1.219    cdiv/counter_reg[0]_i_21_n_7
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.110     1.329 r  cdiv/counter[0]_i_12/O
                         net (fo=1, routed)           0.000     1.329    cdiv/counter[0]_i_12_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.420 r  cdiv/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.420    cdiv/counter_reg[0]_i_3_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.486 r  cdiv/counter_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          0.293     1.779    cdiv/counter_reg[0]_i_1_n_1
    SLICE_X65Y23         FDRE                                         r  cdiv/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.978    cdiv/clk_in
    SLICE_X65Y23         FDRE                                         r  cdiv/counter_reg[12]/C





