$date
	Mon Nov 10 18:31:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sequence_test $end
$var wire 32 ! x_n_1 [31:0] $end
$var wire 32 " out [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % reset $end
$var reg 32 & x [31:0] $end
$scope module SEQ $end
$var wire 1 # clk $end
$var wire 1 $ enable_start $end
$var wire 1 % reset $end
$var wire 32 ' x_n [31:0] $end
$var wire 32 ( x_n_1 [31:0] $end
$var wire 32 ) temp_y [31:0] $end
$var wire 96 * mult_result [95:0] $end
$var parameter 32 + a $end
$var parameter 32 , aa $end
$var parameter 32 - ab $end
$var parameter 32 . b $end
$var reg 32 / y [31:0] $end
$scope module MULT_AAY $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 32 0 multipliable_1 [31:0] $end
$var wire 32 1 multipliable_2 [31:0] $end
$var wire 1 % reset $end
$var reg 32 2 mult_delay [31:0] $end
$var reg 32 3 mult_result [31:0] $end
$upscope $end
$scope module MULT_ABX $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 32 4 multipliable_1 [31:0] $end
$var wire 32 5 multipliable_2 [31:0] $end
$var wire 1 % reset $end
$var reg 32 6 mult_delay [31:0] $end
$var reg 32 7 mult_result [31:0] $end
$upscope $end
$scope module MULT_BX $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 32 8 multipliable_1 [31:0] $end
$var wire 32 9 multipliable_2 [31:0] $end
$var wire 1 % reset $end
$var reg 32 : mult_delay [31:0] $end
$var reg 32 ; mult_result [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 .
b110 -
b100 ,
b10 +
$end
#0
$dumpvars
b0 ;
b0 :
b1 9
b11 8
b0 7
b0 6
b0 5
b110 4
b0 3
b0 2
b0 1
b100 0
b0 /
b0 *
b0 )
b0 (
b1 '
b1 &
1%
1$
0#
b0 "
b0 !
$end
#50
b11 :
b1 !
b1 (
b1 5
b10 &
b10 '
b10 9
1#
#100
0#
#150
b11 )
b11 1
b110000000000000000000000000000000000000000000000000000000000000000 *
b11 ;
b110 :
b110 6
b10 !
b10 (
b10 5
b11 &
b11 '
b11 9
1#
#200
0#
#250
b1100 )
b1100 1
b1100 2
b110 7
b1100 6
b1100000000000000000000000000000011000000000000000000000000000000000 *
b110 ;
b1001 :
b11 "
b11 /
b11 !
b11 (
b11 5
b100 &
b100 '
b100 9
1#
#300
0#
#350
b100001 )
b100001 1
b1100 "
b1100 /
b1001 ;
b1100 :
b1100 7
b10010 6
b10010000000000000000000000000000110000000000000000000000000000001100 *
b1100 3
b110000 2
b100 !
b100 (
b100 5
b101 &
b101 '
b101 9
1#
#400
0#
#450
b1001110 )
b1001110 1
b110000 3
b10000100 2
b10010 7
b11000 6
b11000000000000000000000000000001001000000000000000000000000000110000 *
b1100 ;
b1111 :
b100001 "
b100001 /
b101 !
b101 (
b101 5
b110 &
b110 '
b110 9
1#
#500
0$
0#
#550
b10101011 )
b10101011 1
b1001110 "
b1001110 /
b1111 ;
b11000 7
b11110000000000000000000000000001100000000000000000000000000010000100 *
b10000100 3
b110 !
b110 (
b110 5
b111 &
b111 '
b111 9
1#
#600
0#
#650
b10101011 "
b10101011 /
b111 !
b111 (
b111 5
b1000 &
b1000 '
b1000 9
1#
#700
1$
0#
#750
b11000 :
b101010 6
b1010101100 2
b1000 !
b1000 (
b1000 5
b1001 &
b1001 '
b1001 9
1#
#800
0#
#850
b1011101110 )
b1011101110 1
b1010101100 3
b101010 7
b110000 6
b110000000000000000000000000000010101000000000000000000000001010101100 *
b11000 ;
b11011 :
b1001 !
b1001 (
b1001 5
b1010 &
b1010 '
b1010 9
1#
#900
0#
#910
b0 )
b0 1
b0 "
b0 /
b0 ;
b0 :
b0 7
b0 6
b0 *
b0 3
b0 2
0%
#950
b1010 !
b1010 (
b1010 5
b1011 &
b1011 '
b1011 9
1#
#1000
0#
#1050
b1011 !
b1011 (
b1011 5
b1100 &
b1100 '
b1100 9
1#
#1100
0#
#1150
b1100 !
b1100 (
b1100 5
b1101 &
b1101 '
b1101 9
1#
#1200
0#
#1250
b1101 !
b1101 (
b1101 5
b1110 &
b1110 '
b1110 9
1#
#1300
0#
#1350
b1110 !
b1110 (
b1110 5
b1111 &
b1111 '
b1111 9
1#
#1400
0#
#1450
b1111 !
b1111 (
b1111 5
b10000 &
b10000 '
b10000 9
1#
#1500
0#
#1550
b10000 !
b10000 (
b10000 5
b10001 &
b10001 '
b10001 9
1#
#1600
0#
#1650
b10001 !
b10001 (
b10001 5
b10010 &
b10010 '
b10010 9
1#
#1700
0#
#1750
b10010 !
b10010 (
b10010 5
b10011 &
b10011 '
b10011 9
1#
#1800
0#
#1850
b10011 !
b10011 (
b10011 5
b10100 &
b10100 '
b10100 9
1#
#1900
0#
#1950
b10100 !
b10100 (
b10100 5
b10101 &
b10101 '
b10101 9
1#
#2000
0#
