ARM GAS  /var/folders/l3/4y5292px21b4835bsnjwqc7w009kq1/T//cc7wAHuQ.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_timebase_tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_InitTick,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_InitTick
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_InitTick:
  24              	.LFB66:
  25              		.file 1 "Src/stm32f1xx_hal_timebase_tim.c"
   1:Src/stm32f1xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f1xx_hal_timebase_tim.c **** /**
   3:Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
   4:Src/stm32f1xx_hal_timebase_tim.c ****   * @file    stm32f1xx_hal_timebase_TIM.c 
   5:Src/stm32f1xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
   7:Src/stm32f1xx_hal_timebase_tim.c ****   * @attention
   8:Src/stm32f1xx_hal_timebase_tim.c ****   *
   9:Src/stm32f1xx_hal_timebase_tim.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Src/stm32f1xx_hal_timebase_tim.c ****   * All rights reserved.</center></h2>
  11:Src/stm32f1xx_hal_timebase_tim.c ****   *
  12:Src/stm32f1xx_hal_timebase_tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Src/stm32f1xx_hal_timebase_tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Src/stm32f1xx_hal_timebase_tim.c ****   * the License. You may obtain a copy of the License at:
  15:Src/stm32f1xx_hal_timebase_tim.c ****   *                             www.st.com/SLA0044
  16:Src/stm32f1xx_hal_timebase_tim.c ****   *
  17:Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
  18:Src/stm32f1xx_hal_timebase_tim.c ****   */
  19:Src/stm32f1xx_hal_timebase_tim.c **** /* USER CODE END Header */
  20:Src/stm32f1xx_hal_timebase_tim.c **** 
  21:Src/stm32f1xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  22:Src/stm32f1xx_hal_timebase_tim.c **** #include "stm32f1xx_hal.h"
  23:Src/stm32f1xx_hal_timebase_tim.c **** #include "stm32f1xx_hal_tim.h"
  24:Src/stm32f1xx_hal_timebase_tim.c ****  
  25:Src/stm32f1xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  26:Src/stm32f1xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  27:Src/stm32f1xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  28:Src/stm32f1xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  29:Src/stm32f1xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim1; 
  30:Src/stm32f1xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
  31:Src/stm32f1xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
  32:Src/stm32f1xx_hal_timebase_tim.c **** 
  33:Src/stm32f1xx_hal_timebase_tim.c **** /**
ARM GAS  /var/folders/l3/4y5292px21b4835bsnjwqc7w009kq1/T//cc7wAHuQ.s 			page 2


  34:Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM1 as a time base source. 
  35:Src/stm32f1xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated 
  36:Src/stm32f1xx_hal_timebase_tim.c ****   *         Tick interrupt priority. 
  37:Src/stm32f1xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  38:Src/stm32f1xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  39:Src/stm32f1xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  40:Src/stm32f1xx_hal_timebase_tim.c ****   * @retval HAL status
  41:Src/stm32f1xx_hal_timebase_tim.c ****   */
  42:Src/stm32f1xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  43:Src/stm32f1xx_hal_timebase_tim.c **** {
  26              		.loc 1 43 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 89B0     		sub	sp, sp, #36
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 40
  38              	.LVL1:
  44:Src/stm32f1xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  45:Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              uwTimclock = 0;
  46:Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue = 0;
  47:Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  48:Src/stm32f1xx_hal_timebase_tim.c ****   
  49:Src/stm32f1xx_hal_timebase_tim.c ****   /*Configure the TIM1 IRQ priority */
  50:Src/stm32f1xx_hal_timebase_tim.c ****   HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
  39              		.loc 1 50 0
  40 0004 0022     		movs	r2, #0
  41 0006 0146     		mov	r1, r0
  42 0008 1920     		movs	r0, #25
  43              	.LVL2:
  44 000a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  45              	.LVL3:
  51:Src/stm32f1xx_hal_timebase_tim.c ****   
  52:Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable the TIM1 global Interrupt */
  53:Src/stm32f1xx_hal_timebase_tim.c ****   HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
  46              		.loc 1 53 0
  47 000e 1920     		movs	r0, #25
  48 0010 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  49              	.LVL4:
  50              	.LBB2:
  54:Src/stm32f1xx_hal_timebase_tim.c ****   
  55:Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable TIM1 clock */
  56:Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_RCC_TIM1_CLK_ENABLE();
  51              		.loc 1 56 0
  52 0014 144B     		ldr	r3, .L6
  53 0016 9A69     		ldr	r2, [r3, #24]
  54 0018 42F40062 		orr	r2, r2, #2048
  55 001c 9A61     		str	r2, [r3, #24]
  56 001e 9B69     		ldr	r3, [r3, #24]
  57 0020 03F40063 		and	r3, r3, #2048
  58 0024 0193     		str	r3, [sp, #4]
  59 0026 019B     		ldr	r3, [sp, #4]
ARM GAS  /var/folders/l3/4y5292px21b4835bsnjwqc7w009kq1/T//cc7wAHuQ.s 			page 3


  60              	.LBE2:
  57:Src/stm32f1xx_hal_timebase_tim.c ****   
  58:Src/stm32f1xx_hal_timebase_tim.c ****   /* Get clock configuration */
  59:Src/stm32f1xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  61              		.loc 1 59 0
  62 0028 02A9     		add	r1, sp, #8
  63 002a 03A8     		add	r0, sp, #12
  64 002c FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  65              	.LVL5:
  60:Src/stm32f1xx_hal_timebase_tim.c ****   
  61:Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute TIM1 clock */
  62:Src/stm32f1xx_hal_timebase_tim.c ****   uwTimclock = HAL_RCC_GetPCLK2Freq();
  66              		.loc 1 62 0
  67 0030 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
  68              	.LVL6:
  63:Src/stm32f1xx_hal_timebase_tim.c ****    
  64:Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  65:Src/stm32f1xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  69              		.loc 1 65 0
  70 0034 0D4B     		ldr	r3, .L6+4
  71 0036 A3FB0023 		umull	r2, r3, r3, r0
  72 003a 9B0C     		lsrs	r3, r3, #18
  73 003c 013B     		subs	r3, r3, #1
  74              	.LVL7:
  66:Src/stm32f1xx_hal_timebase_tim.c ****   
  67:Src/stm32f1xx_hal_timebase_tim.c ****   /* Initialize TIM1 */
  68:Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Instance = TIM1;
  75              		.loc 1 68 0
  76 003e 0C48     		ldr	r0, .L6+8
  77              	.LVL8:
  78 0040 0C4A     		ldr	r2, .L6+12
  79 0042 0260     		str	r2, [r0]
  69:Src/stm32f1xx_hal_timebase_tim.c ****   
  70:Src/stm32f1xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  71:Src/stm32f1xx_hal_timebase_tim.c ****   + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  72:Src/stm32f1xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  73:Src/stm32f1xx_hal_timebase_tim.c ****   + ClockDivision = 0
  74:Src/stm32f1xx_hal_timebase_tim.c ****   + Counter direction = Up
  75:Src/stm32f1xx_hal_timebase_tim.c ****   */
  76:Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Init.Period = (1000000 / 1000) - 1;
  80              		.loc 1 76 0
  81 0044 40F2E732 		movw	r2, #999
  82 0048 C260     		str	r2, [r0, #12]
  77:Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Init.Prescaler = uwPrescalerValue;
  83              		.loc 1 77 0
  84 004a 4360     		str	r3, [r0, #4]
  78:Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Init.ClockDivision = 0;
  85              		.loc 1 78 0
  86 004c 0023     		movs	r3, #0
  87              	.LVL9:
  88 004e 0361     		str	r3, [r0, #16]
  79:Src/stm32f1xx_hal_timebase_tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  89              		.loc 1 79 0
  90 0050 8360     		str	r3, [r0, #8]
  80:Src/stm32f1xx_hal_timebase_tim.c ****   if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
  91              		.loc 1 80 0
  92 0052 FFF7FEFF 		bl	HAL_TIM_Base_Init
ARM GAS  /var/folders/l3/4y5292px21b4835bsnjwqc7w009kq1/T//cc7wAHuQ.s 			page 4


  93              	.LVL10:
  94 0056 18B1     		cbz	r0, .L5
  81:Src/stm32f1xx_hal_timebase_tim.c ****   {
  82:Src/stm32f1xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
  83:Src/stm32f1xx_hal_timebase_tim.c ****     return HAL_TIM_Base_Start_IT(&htim1);
  84:Src/stm32f1xx_hal_timebase_tim.c ****   }
  85:Src/stm32f1xx_hal_timebase_tim.c ****   
  86:Src/stm32f1xx_hal_timebase_tim.c ****   /* Return function status */
  87:Src/stm32f1xx_hal_timebase_tim.c ****   return HAL_ERROR;
  95              		.loc 1 87 0
  96 0058 0120     		movs	r0, #1
  97              	.L2:
  88:Src/stm32f1xx_hal_timebase_tim.c **** }
  98              		.loc 1 88 0
  99 005a 09B0     		add	sp, sp, #36
 100              	.LCFI2:
 101              		.cfi_remember_state
 102              		.cfi_def_cfa_offset 4
 103              		@ sp needed
 104 005c 5DF804FB 		ldr	pc, [sp], #4
 105              	.L5:
 106              	.LCFI3:
 107              		.cfi_restore_state
  83:Src/stm32f1xx_hal_timebase_tim.c ****   }
 108              		.loc 1 83 0
 109 0060 0348     		ldr	r0, .L6+8
 110 0062 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 111              	.LVL11:
 112 0066 F8E7     		b	.L2
 113              	.L7:
 114              		.align	2
 115              	.L6:
 116 0068 00100240 		.word	1073876992
 117 006c 83DE1B43 		.word	1125899907
 118 0070 00000000 		.word	htim1
 119 0074 002C0140 		.word	1073818624
 120              		.cfi_endproc
 121              	.LFE66:
 123              		.section	.text.HAL_SuspendTick,"ax",%progbits
 124              		.align	1
 125              		.global	HAL_SuspendTick
 126              		.syntax unified
 127              		.thumb
 128              		.thumb_func
 129              		.fpu softvfp
 131              	HAL_SuspendTick:
 132              	.LFB67:
  89:Src/stm32f1xx_hal_timebase_tim.c **** 
  90:Src/stm32f1xx_hal_timebase_tim.c **** /**
  91:Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
  92:Src/stm32f1xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM1 update interrupt.
  93:Src/stm32f1xx_hal_timebase_tim.c ****   * @param  None
  94:Src/stm32f1xx_hal_timebase_tim.c ****   * @retval None
  95:Src/stm32f1xx_hal_timebase_tim.c ****   */
  96:Src/stm32f1xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
  97:Src/stm32f1xx_hal_timebase_tim.c **** {
 133              		.loc 1 97 0
ARM GAS  /var/folders/l3/4y5292px21b4835bsnjwqc7w009kq1/T//cc7wAHuQ.s 			page 5


 134              		.cfi_startproc
 135              		@ args = 0, pretend = 0, frame = 0
 136              		@ frame_needed = 0, uses_anonymous_args = 0
 137              		@ link register save eliminated.
  98:Src/stm32f1xx_hal_timebase_tim.c ****   /* Disable TIM1 update Interrupt */
  99:Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_UPDATE);                                                  
 138              		.loc 1 99 0
 139 0000 034B     		ldr	r3, .L9
 140 0002 1A68     		ldr	r2, [r3]
 141 0004 D368     		ldr	r3, [r2, #12]
 142 0006 23F00103 		bic	r3, r3, #1
 143 000a D360     		str	r3, [r2, #12]
 100:Src/stm32f1xx_hal_timebase_tim.c **** }
 144              		.loc 1 100 0
 145 000c 7047     		bx	lr
 146              	.L10:
 147 000e 00BF     		.align	2
 148              	.L9:
 149 0010 00000000 		.word	htim1
 150              		.cfi_endproc
 151              	.LFE67:
 153              		.section	.text.HAL_ResumeTick,"ax",%progbits
 154              		.align	1
 155              		.global	HAL_ResumeTick
 156              		.syntax unified
 157              		.thumb
 158              		.thumb_func
 159              		.fpu softvfp
 161              	HAL_ResumeTick:
 162              	.LFB68:
 101:Src/stm32f1xx_hal_timebase_tim.c **** 
 102:Src/stm32f1xx_hal_timebase_tim.c **** /**
 103:Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 104:Src/stm32f1xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM1 update interrupt.
 105:Src/stm32f1xx_hal_timebase_tim.c ****   * @param  None
 106:Src/stm32f1xx_hal_timebase_tim.c ****   * @retval None
 107:Src/stm32f1xx_hal_timebase_tim.c ****   */
 108:Src/stm32f1xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 109:Src/stm32f1xx_hal_timebase_tim.c **** {
 163              		.loc 1 109 0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		@ link register save eliminated.
 110:Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable TIM1 Update interrupt */
 111:Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_UPDATE);
 168              		.loc 1 111 0
 169 0000 034B     		ldr	r3, .L12
 170 0002 1A68     		ldr	r2, [r3]
 171 0004 D368     		ldr	r3, [r2, #12]
 172 0006 43F00103 		orr	r3, r3, #1
 173 000a D360     		str	r3, [r2, #12]
 112:Src/stm32f1xx_hal_timebase_tim.c **** }
 174              		.loc 1 112 0
 175 000c 7047     		bx	lr
 176              	.L13:
 177 000e 00BF     		.align	2
ARM GAS  /var/folders/l3/4y5292px21b4835bsnjwqc7w009kq1/T//cc7wAHuQ.s 			page 6


 178              	.L12:
 179 0010 00000000 		.word	htim1
 180              		.cfi_endproc
 181              	.LFE68:
 183              		.comm	htim1,64,4
 184              		.text
 185              	.Letext0:
 186              		.file 2 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/machine/_default_types
 187              		.file 3 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/sys/_stdint.h"
 188              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 189              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 190              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 191              		.file 7 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/sys/lock.h"
 192              		.file 8 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/sys/_types.h"
 193              		.file 9 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h
 194              		.file 10 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/sys/reent.h"
 195              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 196              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 197              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 198              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 199              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 200              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /var/folders/l3/4y5292px21b4835bsnjwqc7w009kq1/T//cc7wAHuQ.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_timebase_tim.c
/var/folders/l3/4y5292px21b4835bsnjwqc7w009kq1/T//cc7wAHuQ.s:16     .text.HAL_InitTick:0000000000000000 $t
/var/folders/l3/4y5292px21b4835bsnjwqc7w009kq1/T//cc7wAHuQ.s:23     .text.HAL_InitTick:0000000000000000 HAL_InitTick
/var/folders/l3/4y5292px21b4835bsnjwqc7w009kq1/T//cc7wAHuQ.s:116    .text.HAL_InitTick:0000000000000068 $d
                            *COM*:0000000000000040 htim1
/var/folders/l3/4y5292px21b4835bsnjwqc7w009kq1/T//cc7wAHuQ.s:124    .text.HAL_SuspendTick:0000000000000000 $t
/var/folders/l3/4y5292px21b4835bsnjwqc7w009kq1/T//cc7wAHuQ.s:131    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
/var/folders/l3/4y5292px21b4835bsnjwqc7w009kq1/T//cc7wAHuQ.s:149    .text.HAL_SuspendTick:0000000000000010 $d
/var/folders/l3/4y5292px21b4835bsnjwqc7w009kq1/T//cc7wAHuQ.s:154    .text.HAL_ResumeTick:0000000000000000 $t
/var/folders/l3/4y5292px21b4835bsnjwqc7w009kq1/T//cc7wAHuQ.s:161    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
/var/folders/l3/4y5292px21b4835bsnjwqc7w009kq1/T//cc7wAHuQ.s:179    .text.HAL_ResumeTick:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK2Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
