============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:14:04 pm
  Module:                 carry_skip4_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance           Module      Cell-Count  Cell-Area  Net-Area   Total-Area 
-----------------------------------------------------------------------------------
carry_skip4_32bits    NA                     251   1726.656  1428.592     3155.248 
  CSKIP1              skip4                   30    206.448    94.851      301.299 
    FA1               full_adder               6     33.782    15.228       49.011 
    FA2               full_adder_100           5     40.038    10.181       50.220 
    FA3               full_adder_99            6     40.038    13.575       53.613 
    FA4               full_adder_98            5     37.536    13.575       51.111 
  skip_loop[1].CSKIP2 skip4_107               30    198.941    96.591      295.532 
    FA1               full_adder_97            5     36.285    13.575       49.860 
    FA2               full_adder_96            6     35.034    13.575       48.609 
    FA3               full_adder_95            6     35.034    13.575       48.609 
    FA4               full_adder_94            5     37.536    13.575       51.111 
  skip_loop[2].CSKIP2 skip4_106               28    208.950    96.591      305.542 
    FA1               full_adder_93            5     37.536    13.575       51.111 
    FA2               full_adder_92            5     37.536    13.575       51.111 
    FA3               full_adder_91            5     37.536    13.575       51.111 
    FA4               full_adder_90            5     41.290    13.575       54.865 
  skip_loop[3].CSKIP2 skip4_105               28    207.699    96.591      304.290 
    FA1               full_adder_89            4     32.531    10.181       42.712 
    FA2               full_adder_88            5     37.536    13.575       51.111 
    FA3               full_adder_87            5     41.290    13.575       54.865 
    FA4               full_adder_86            6     41.290    16.969       58.258 
  skip_loop[4].CSKIP2 skip4_104               27    200.192    93.197      293.389 
    FA1               full_adder_85            4     32.531    10.181       42.712 
    FA2               full_adder_84            5     37.536    13.575       51.111 
    FA3               full_adder_83            5     37.536    13.575       51.111 
    FA4               full_adder_82            5     37.536    13.575       51.111 
  skip_loop[5].CSKIP2 skip4_103               22    178.922    74.575      253.497 
    FA1               full_adder_81            5     37.536    13.575       51.111 
    FA2               full_adder_80            5     37.536    13.575       51.111 
    FA3               full_adder_79            1     20.019     0.000       20.019 
    FA4               full_adder_78            4     32.531    10.181       42.712 
  skip_loop[6].CSKIP2 skip4_102               23    180.173    77.969      258.142 
    FA1               full_adder_77            5     37.536    13.575       51.111 
    FA2               full_adder_76            4     32.531    10.181       42.712 
    FA3               full_adder_75            4     32.531    10.181       42.712 
    FA4               full_adder_74            1     20.019     0.000       20.019 
  skip_loop[7].CSKIP2 skip4_101               10    128.874    30.544      159.417 
    FA1               full_adder_73            1     20.019     0.000       20.019 
    FA2               full_adder_72            1     20.019     0.000       20.019 
    FA3               full_adder_71            1     20.019     0.000       20.019 
    FA4               full_adder_70            1     20.019     0.000       20.019 
