git clone --depth 1 --no-tags https://github.com/Nithya-21082002/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670504001
git clone --depth 1 --no-tags https://github.com/theiturhs/Implementation-of-Verilog-HDL-Based-32-bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670288284
git clone --depth 1 --no-tags https://github.com/Co1dmountain/Sdram_Controller_pro_fifo_axi_plus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670940360
git clone --depth 1 --no-tags https://github.com/manishpundir2207/MIPS-32-Single-cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670760474
git clone --depth 1 --no-tags https://github.com/saiashishanshuman/single_port_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671109295
git clone --depth 1 --no-tags https://github.com/TahaTabatabaei/mips-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671222696
git clone --depth 1 --no-tags https://github.com/amiralirahimii/Computer-Architecture-Course-Projects-S2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669108096
git clone --depth 1 --no-tags https://github.com/JakeHafele101/FPGA-Library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664394878
git clone --depth 1 --no-tags https://github.com/celinec1/Tennis-and-Squash-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664746231
git clone --depth 1 --no-tags https://github.com/Harsh-Murdeshwar/CSE-Bubble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665707334
git clone --depth 1 --no-tags https://github.com/Rushywood/CSEBubble-CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667036641
git clone --depth 1 --no-tags https://github.com/prajjwaljoshi/Round-robin-arbiter-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665517985
git clone --depth 1 --no-tags https://github.com/elif-t/gst-lab-foyleri.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665645914
git clone --depth 1 --no-tags https://github.com/prynshsnh/PWM-Generator-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666712999
git clone --depth 1 --no-tags https://github.com/prynshsnh/32-Bit-RSIC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666711723
git clone --depth 1 --no-tags https://github.com/Moaz-Helmy/UART-transmitter-receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668065150
git clone --depth 1 --no-tags https://github.com/alex-9305/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667804526
git clone --depth 1 --no-tags https://github.com/adi-012/DDS_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667898739
git clone --depth 1 --no-tags https://github.com/ianerik6/ianerik73.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667954975
git clone --depth 1 --no-tags https://github.com/michg/cproc_riscv32_64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666545475
git clone --depth 1 --no-tags https://github.com/JimmyForest/FPGA-DDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664219043
git clone --depth 1 --no-tags https://github.com/431jericho/CSE-Bubble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665376841
git clone --depth 1 --no-tags https://github.com/vamsipinnaka/Design-and-Implementation-of-Automated-Teller-Machine-FSM-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665798890
git clone --depth 1 --no-tags https://github.com/friedrice123/CS220_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665840417
git clone --depth 1 --no-tags https://github.com/sawanhn/Bubble-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665926342
git clone --depth 1 --no-tags https://github.com/Lakshvant/CSE_BUBBLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665864243
git clone --depth 1 --no-tags https://github.com/atnts/carparking-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665786748
git clone --depth 1 --no-tags https://github.com/aHapBean/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665790826
git clone --depth 1 --no-tags https://github.com/HazimAdel/simple-5-stage-pipeline-processor-design-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666097719
git clone --depth 1 --no-tags https://github.com/chiragghodke/Digital-Locker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666116674
git clone --depth 1 --no-tags https://github.com/cbvarr01/caravel_CBV2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666154795
git clone --depth 1 --no-tags https://github.com/erfaniravani/OCP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664291978
git clone --depth 1 --no-tags https://github.com/EatFruitWang/Zedboard_2021.1.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665116076
git clone --depth 1 --no-tags https://github.com/kalai-karthik/KALAIARASI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665104343
git clone --depth 1 --no-tags https://github.com/ParasuRam146265/Uart-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665198144
git clone --depth 1 --no-tags https://github.com/laxmigayatri2003/Image_Processing_using_verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666273772
git clone --depth 1 --no-tags https://github.com/adisharma1400/TeamSpark_NMIT_ATPcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666651891
git clone --depth 1 --no-tags https://github.com/sumithar1/IntelUnnati_Error404.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666797859
git clone --depth 1 --no-tags https://github.com/nivethitha31102003/intelunnati_Singleton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666808545
git clone --depth 1 --no-tags https://github.com/Vasu2706/N-bit-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667038431
git clone --depth 1 --no-tags https://github.com/ziadmali59/Memory_Swapper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667049478
git clone --depth 1 --no-tags https://github.com/Manikantataviti/csn221_cache_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665456667
git clone --depth 1 --no-tags https://github.com/SZX030908/zixuanSheng_COD_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665456930
git clone --depth 1 --no-tags https://github.com/retpolanne/tangnano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667781343
git clone --depth 1 --no-tags https://github.com/gunavant-s/4x1_MUX_Day-004.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669736522
git clone --depth 1 --no-tags https://github.com/mikerl7784/Radix4_booth_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670052686
git clone --depth 1 --no-tags https://github.com/nithishselva47/Verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670957456
git clone --depth 1 --no-tags https://github.com/HU-Xu-yang/5-stage-static-superscalar-MIPS32v2-CPU-with-AES128-FPGA-verified.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670978655
git clone --depth 1 --no-tags https://github.com/alexian79/camera_mockup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670196507
git clone --depth 1 --no-tags https://github.com/disneyyy/NCKUCSIE-CO-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670985390
git clone --depth 1 --no-tags https://github.com/amirtha-2002/verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670945907
git clone --depth 1 --no-tags https://github.com/vivekkar88/VERILOG-MODULES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671019161
git clone --depth 1 --no-tags https://github.com/kdivya03/32-bit-5-stage-Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669360568
git clone --depth 1 --no-tags https://github.com/SulaimanConain/washing_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665703666
git clone --depth 1 --no-tags https://github.com/rakii-cyper/MIPS-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668939703
git clone --depth 1 --no-tags https://github.com/Seyviour/broadcast-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669519763
git clone --depth 1 --no-tags https://github.com/Vakon84/zx-evo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667136474
git clone --depth 1 --no-tags https://github.com/Hesal-jokerman/Sqrt_flxp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667363129
git clone --depth 1 --no-tags https://github.com/shrilakshmisk/Bubble-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667083705
git clone --depth 1 --no-tags https://github.com/mikhailrussell/Dataprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667068874
git clone --depth 1 --no-tags https://github.com/JEvSilv/riscv-design-eval.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667500661
git clone --depth 1 --no-tags https://github.com/sidd-03/CSE-BUBBLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667099396
git clone --depth 1 --no-tags https://github.com/Vamsi9849/RTL_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667924467
git clone --depth 1 --no-tags https://github.com/lild4d4/Campamento-VLSI-Valparaiso-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667604912
git clone --depth 1 --no-tags https://github.com/Mahmoud-Elsanour/Mano-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667997928
git clone --depth 1 --no-tags https://github.com/youssefamr01/VERI_RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668433444
git clone --depth 1 --no-tags https://github.com/Niiui/HDLBits_solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670947067
git clone --depth 1 --no-tags https://github.com/surendra644/testrepository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669443653
git clone --depth 1 --no-tags https://github.com/kons-9/riscv_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668183480
git clone --depth 1 --no-tags https://github.com/nithish203/FFT_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664167009
git clone --depth 1 --no-tags https://github.com/umarcis/VendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668718269
git clone --depth 1 --no-tags https://github.com/MohammadrezaNazirii/8bit-Pseudo-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667905866
git clone --depth 1 --no-tags https://github.com/21fernando/RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667103792
git clone --depth 1 --no-tags https://github.com/rajatssr835/FHE_Netlist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666343639
git clone --depth 1 --no-tags https://github.com/sarthak-motwani/CSE-BUBBLE-Processor-Single-Cycle-Execution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667108585
git clone --depth 1 --no-tags https://github.com/TanVidushi/DigitalVotingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666270834
git clone --depth 1 --no-tags https://github.com/labajyoti21/Assignment-7-CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664662186
git clone --depth 1 --no-tags https://github.com/MrTejas/y86-64-bit-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664929865
git clone --depth 1 --no-tags https://github.com/sandeepgongati/TEAM-SIGMA-_-MRCET_-DESIGN-AND-STIMILATION-OF-LAND-ROVER-FIGO-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665235250
git clone --depth 1 --no-tags https://github.com/ejchung0406/RISC-V-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664155072
git clone --depth 1 --no-tags https://github.com/Ahmed-Mohamed-Shiba/Single-Cycle-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664371229
git clone --depth 1 --no-tags https://github.com/Shivani4223/Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667959668
git clone --depth 1 --no-tags https://github.com/MuhammedMado/8x8-Sequential-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666656227
git clone --depth 1 --no-tags https://github.com/aditigarg2810/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666427205
git clone --depth 1 --no-tags https://github.com/sanskar0708/I2c_protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668167236
git clone --depth 1 --no-tags https://github.com/haoranx98/my-ahb-bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669398435
git clone --depth 1 --no-tags https://github.com/sairamadugu/manhattan-project_HDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669402458
git clone --depth 1 --no-tags https://github.com/addamichal/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669736066
git clone --depth 1 --no-tags https://github.com/RyanLei-icer/HDLbit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670178180
git clone --depth 1 --no-tags https://github.com/sugarspicenshit/RAM-for-Modified-SAP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669712221
git clone --depth 1 --no-tags https://github.com/proy10/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664989717
git clone --depth 1 --no-tags https://github.com/Khedr20/DefenderGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665096671
