# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 4
attribute \src "dut.sv:3.1-22.10"
attribute \top 1
module \uut_forgen01
  attribute \src "dut.sv:3.21-3.22"
  wire width 5 input 1 \a
  attribute \init 32'10100000100010100010100010101100
  attribute \reg 1
  attribute \src "dut.sv:9.12-9.15"
  wire width 32 \lut
  attribute \src "dut.sv:3.24-3.25"
  wire output 2 \y
  attribute \src "dut.sv:20.16-20.17"
  cell $shiftx $shiftx$dut.sv:20$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \lut
    connect \B \a
    connect \Y \y
  end
end
