-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pixel_pack is
generic (
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    stream_in_24_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    stream_in_24_TVALID : IN STD_LOGIC;
    stream_in_24_TREADY : OUT STD_LOGIC;
    stream_in_24_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_in_24_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_out_32_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    stream_out_32_TVALID : OUT STD_LOGIC;
    stream_out_32_TREADY : IN STD_LOGIC;
    stream_out_32_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_out_32_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_AXILiteS_AWVALID : IN STD_LOGIC;
    s_axi_AXILiteS_AWREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_WVALID : IN STD_LOGIC;
    s_axi_AXILiteS_WREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_AXILiteS_ARVALID : IN STD_LOGIC;
    s_axi_AXILiteS_ARREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_RVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_RREADY : IN STD_LOGIC;
    s_axi_AXILiteS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXILiteS_BVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_BREADY : IN STD_LOGIC;
    s_axi_AXILiteS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    control : IN STD_LOGIC;
    ap_rst_n_control : IN STD_LOGIC );
end;


architecture behav of pixel_pack is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "pixel_pack,hls_ip_2017_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=7.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.631000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1068,HLS_SYN_LUT=1771}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_fsm_pp2_stage1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_fsm_pp2_stage2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_fsm_pp2_stage3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_fsm_pp4_stage1 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_fsm_pp4_stage2 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_fsm_pp4_stage3 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal stream_in_24_data_V_0_data_out : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_in_24_data_V_0_vld_in : STD_LOGIC;
    signal stream_in_24_data_V_0_vld_out : STD_LOGIC;
    signal stream_in_24_data_V_0_ack_in : STD_LOGIC;
    signal stream_in_24_data_V_0_ack_out : STD_LOGIC;
    signal stream_in_24_data_V_0_payload_A : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_in_24_data_V_0_payload_B : STD_LOGIC_VECTOR (23 downto 0);
    signal stream_in_24_data_V_0_sel_rd : STD_LOGIC := '0';
    signal stream_in_24_data_V_0_sel_wr : STD_LOGIC := '0';
    signal stream_in_24_data_V_0_sel : STD_LOGIC;
    signal stream_in_24_data_V_0_load_A : STD_LOGIC;
    signal stream_in_24_data_V_0_load_B : STD_LOGIC;
    signal stream_in_24_data_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_in_24_data_V_0_state_cmp_full : STD_LOGIC;
    signal stream_in_24_user_V_0_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_24_user_V_0_vld_in : STD_LOGIC;
    signal stream_in_24_user_V_0_vld_out : STD_LOGIC;
    signal stream_in_24_user_V_0_ack_in : STD_LOGIC;
    signal stream_in_24_user_V_0_ack_out : STD_LOGIC;
    signal stream_in_24_user_V_0_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_24_user_V_0_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_24_user_V_0_sel_rd : STD_LOGIC := '0';
    signal stream_in_24_user_V_0_sel_wr : STD_LOGIC := '0';
    signal stream_in_24_user_V_0_sel : STD_LOGIC;
    signal stream_in_24_user_V_0_load_A : STD_LOGIC;
    signal stream_in_24_user_V_0_load_B : STD_LOGIC;
    signal stream_in_24_user_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_in_24_user_V_0_state_cmp_full : STD_LOGIC;
    signal stream_in_24_last_V_0_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_24_last_V_0_vld_in : STD_LOGIC;
    signal stream_in_24_last_V_0_vld_out : STD_LOGIC;
    signal stream_in_24_last_V_0_ack_in : STD_LOGIC;
    signal stream_in_24_last_V_0_ack_out : STD_LOGIC;
    signal stream_in_24_last_V_0_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_24_last_V_0_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_in_24_last_V_0_sel_rd : STD_LOGIC := '0';
    signal stream_in_24_last_V_0_sel_wr : STD_LOGIC := '0';
    signal stream_in_24_last_V_0_sel : STD_LOGIC;
    signal stream_in_24_last_V_0_load_A : STD_LOGIC;
    signal stream_in_24_last_V_0_load_B : STD_LOGIC;
    signal stream_in_24_last_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_in_24_last_V_0_state_cmp_full : STD_LOGIC;
    signal stream_out_32_data_V_1_data_in : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_out_32_data_V_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_out_32_data_V_1_vld_in : STD_LOGIC;
    signal stream_out_32_data_V_1_vld_out : STD_LOGIC;
    signal stream_out_32_data_V_1_ack_in : STD_LOGIC;
    signal stream_out_32_data_V_1_ack_out : STD_LOGIC;
    signal stream_out_32_data_V_1_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_out_32_data_V_1_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_out_32_data_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_32_data_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_32_data_V_1_sel : STD_LOGIC;
    signal stream_out_32_data_V_1_load_A : STD_LOGIC;
    signal stream_out_32_data_V_1_load_B : STD_LOGIC;
    signal stream_out_32_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_32_data_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_32_user_V_1_data_in : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_32_user_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_32_user_V_1_vld_in : STD_LOGIC;
    signal stream_out_32_user_V_1_vld_out : STD_LOGIC;
    signal stream_out_32_user_V_1_ack_in : STD_LOGIC;
    signal stream_out_32_user_V_1_ack_out : STD_LOGIC;
    signal stream_out_32_user_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_32_user_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_32_user_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_32_user_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_32_user_V_1_sel : STD_LOGIC;
    signal stream_out_32_user_V_1_load_A : STD_LOGIC;
    signal stream_out_32_user_V_1_load_B : STD_LOGIC;
    signal stream_out_32_user_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_32_user_V_1_state_cmp_full : STD_LOGIC;
    signal stream_out_32_last_V_1_data_in : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_32_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_32_last_V_1_vld_in : STD_LOGIC;
    signal stream_out_32_last_V_1_vld_out : STD_LOGIC;
    signal stream_out_32_last_V_1_ack_in : STD_LOGIC;
    signal stream_out_32_last_V_1_ack_out : STD_LOGIC;
    signal stream_out_32_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_32_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal stream_out_32_last_V_1_sel_rd : STD_LOGIC := '0';
    signal stream_out_32_last_V_1_sel_wr : STD_LOGIC := '0';
    signal stream_out_32_last_V_1_sel : STD_LOGIC;
    signal stream_out_32_last_V_1_load_A : STD_LOGIC;
    signal stream_out_32_last_V_1_load_B : STD_LOGIC;
    signal stream_out_32_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_out_32_last_V_1_state_cmp_full : STD_LOGIC;
    signal mode : STD_LOGIC_VECTOR (31 downto 0);
    signal mode_0_data_reg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal mode_0_vld_reg : STD_LOGIC := '0';
    signal mode_0_ack_out : STD_LOGIC;
    signal alpha_V : STD_LOGIC_VECTOR (7 downto 0);
    signal alpha_V_0_data_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal alpha_V_0_vld_reg : STD_LOGIC := '0';
    signal alpha_V_0_ack_out : STD_LOGIC;
    signal stream_in_24_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp4_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage1 : signal is "none";
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal ap_block_pp4_stage1 : BOOLEAN;
    signal delayed_last_reg_355 : STD_LOGIC_VECTOR (0 downto 0);
    signal delayed_last_2_reg_343 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage2 : signal is "none";
    signal ap_block_pp4_stage2 : BOOLEAN;
    signal last_2_reg_404 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage3 : signal is "none";
    signal ap_block_pp4_stage3 : BOOLEAN;
    signal last_2_1_reg_448 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal last_2_2_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp2_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage1 : signal is "none";
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal ap_block_pp2_stage1 : BOOLEAN;
    signal delayed_last_1_reg_179 : STD_LOGIC_VECTOR (0 downto 0);
    signal delayed_last_3_reg_167 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage2 : signal is "none";
    signal ap_block_pp2_stage2 : BOOLEAN;
    signal last_6_reg_204 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage3 : signal is "none";
    signal ap_block_pp2_stage3 : BOOLEAN;
    signal last_6_1_reg_238 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal last_6_2_reg_271 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal stream_out_32_TDATA_blk_n : STD_LOGIC;
    signal ap_reg_pp4_iter1_delayed_last_2_reg_343 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_reg_pp2_iter1_delayed_last_3_reg_167 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_rst_n_control_inv : STD_LOGIC;
    signal ap_block_state10_pp2_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op153_read_state14 : BOOLEAN;
    signal ap_block_state14_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state14_io : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal ap_reg_pp2_iter1_delayed_last_1_reg_179 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0467_s_reg_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0467_2_3_reg_302 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state20_pp4_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op235_read_state24 : BOOLEAN;
    signal ap_block_state24_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_state24_io : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal ap_reg_pp4_iter1_delayed_last_reg_355 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_071_s_reg_368 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_067_s_reg_380 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_087_s_reg_392 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_predicate_op191_read_state21 : BOOLEAN;
    signal ap_block_state21_pp4_stage1_iter0 : BOOLEAN;
    signal ap_block_state25_pp4_stage1_iter1 : BOOLEAN;
    signal ap_block_state25_io : BOOLEAN;
    signal ap_block_pp4_stage1_11001 : BOOLEAN;
    signal ap_predicate_op207_read_state22 : BOOLEAN;
    signal ap_block_state22_pp4_stage2_iter0 : BOOLEAN;
    signal ap_block_state26_pp4_stage2_iter1 : BOOLEAN;
    signal ap_block_state26_io : BOOLEAN;
    signal ap_block_pp4_stage2_11001 : BOOLEAN;
    signal p_071_2_3_reg_533 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_067_2_3_reg_545 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_087_2_3_reg_557 : STD_LOGIC_VECTOR (95 downto 0);
    signal alpha_V_read_reg_1069 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_read_fu_138_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_589_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal user_3_1_fu_615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_fu_718_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state8_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal user_2_1_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_35_1_fu_754_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op113_read_state11 : BOOLEAN;
    signal ap_block_state11_pp2_stage1_iter0 : BOOLEAN;
    signal ap_block_state15_pp2_stage1_iter1 : BOOLEAN;
    signal ap_block_state15_io : BOOLEAN;
    signal ap_block_pp2_stage1_11001 : BOOLEAN;
    signal p_Result_9_fu_767_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal user_s_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op127_read_state12 : BOOLEAN;
    signal ap_block_state12_pp2_stage2_iter0 : BOOLEAN;
    signal ap_block_pp2_stage2_11001 : BOOLEAN;
    signal p_Result_33_1_fu_793_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal user_2_fu_809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op140_read_state13 : BOOLEAN;
    signal ap_block_state13_pp2_stage3_iter0 : BOOLEAN;
    signal ap_block_pp2_stage3_11001 : BOOLEAN;
    signal p_Result_33_2_fu_819_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state17_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state18_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal p_Result_s_fu_859_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_7_fu_867_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal tmp_13_fu_879_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_14_fu_889_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_26_1_fu_899_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal tmp_16_fu_911_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_17_fu_921_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_26_2_fu_931_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_predicate_op221_read_state23 : BOOLEAN;
    signal ap_block_state23_pp4_stage3_iter0 : BOOLEAN;
    signal ap_block_state27_pp4_stage3_iter1 : BOOLEAN;
    signal ap_block_state27_io : BOOLEAN;
    signal ap_block_pp4_stage3_11001 : BOOLEAN;
    signal tmp_19_fu_943_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_20_fu_953_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_25_fu_998_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_fu_1003_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_29_1_reg_1213 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_reg_1218 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1223 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_29_2_reg_1228 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_reg_1233 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_1238 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_block_state7_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_block_pp2_stage1_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state11 : STD_LOGIC;
    signal ap_block_pp2_stage3_subdone : BOOLEAN;
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_block_pp4_stage1_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state21 : STD_LOGIC;
    signal ap_block_pp4_stage3_subdone : BOOLEAN;
    signal ap_phi_mux_last_6_3_phi_fu_321_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_0467_s_phi_fu_196_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter0_last_6_reg_204 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_p_0467_2_reg_215 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter0_user_1_reg_226 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_last_6_1_reg_238 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_p_0467_2_1_reg_249 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter0_user_1_1_reg_260 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_last_6_2_reg_271 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter0_p_0467_2_2_reg_282 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter1_p_0467_2_2_reg_282 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter0_user_1_2_reg_292 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter1_user_1_2_reg_292 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_0467_2_3_phi_fu_307_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_33_3_fu_846_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter1_p_0467_2_3_reg_302 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp2_iter1_last_6_3_reg_316 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_user_1_3_phi_fu_334_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal user_3_fu_835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp2_iter1_user_1_3_reg_330 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_last_2_3_phi_fu_573_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_071_s_phi_fu_372_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_p_067_s_phi_fu_384_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_p_087_s_phi_fu_396_p4 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_reg_pp4_iter0_last_2_reg_404 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp4_iter0_p_071_2_reg_415 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_p_067_2_reg_426 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_p_087_2_reg_437 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_reg_pp4_iter0_last_2_1_reg_448 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp4_iter0_p_071_2_1_reg_459 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_p_067_2_1_reg_470 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_p_087_2_1_reg_481 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_reg_pp4_iter0_last_2_2_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp4_iter0_p_071_2_2_reg_503 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter1_p_071_2_2_reg_503 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_p_067_2_2_reg_513 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter1_p_067_2_2_reg_513 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter0_p_087_2_2_reg_523 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_reg_pp4_iter1_p_087_2_2_reg_523 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_mux_p_071_2_3_phi_fu_537_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_fu_976_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter1_p_071_2_3_reg_533 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_p_067_2_3_phi_fu_549_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_fu_987_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp4_iter1_p_067_2_3_reg_545 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_p_087_2_3_phi_fu_561_p4 : STD_LOGIC_VECTOR (95 downto 0);
    signal p_Result_26_3_fu_963_p5 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_reg_pp4_iter1_p_087_2_3_reg_557 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_phi_reg_pp4_iter1_last_2_3_reg_569 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp1_stage1_01001 : BOOLEAN;
    signal ap_block_pp2_stage0_01001 : BOOLEAN;
    signal ap_block_pp3_stage0_01001 : BOOLEAN;
    signal ap_block_pp4_stage0_01001 : BOOLEAN;
    signal ap_block_pp4_stage1_01001 : BOOLEAN;
    signal ap_block_pp4_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal ap_block_pp2_stage1_01001 : BOOLEAN;
    signal ap_block_pp4_stage3_01001 : BOOLEAN;
    signal p_Result_s_30_fu_622_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_fu_636_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_632_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_fu_646_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_3_fu_656_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_fu_670_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_666_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_680_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal out_c1_V_fu_650_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal out_c2_V_fu_684_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_8_fu_708_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_704_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_6_fu_694_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_690_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_750_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_8_fu_735_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_763_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_789_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_815_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_842_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_block_state6 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_block_pp2_stage2_subdone : BOOLEAN;
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_block_pp4_stage2_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_condition_1111 : BOOLEAN;
    signal ap_condition_1051 : BOOLEAN;
    signal ap_condition_1749 : BOOLEAN;
    signal ap_condition_1753 : BOOLEAN;
    signal ap_condition_1079 : BOOLEAN;
    signal ap_condition_1760 : BOOLEAN;
    signal ap_condition_1764 : BOOLEAN;
    signal ap_condition_1144 : BOOLEAN;
    signal ap_condition_1130 : BOOLEAN;
    signal ap_condition_1122 : BOOLEAN;
    signal ap_condition_1067 : BOOLEAN;
    signal ap_condition_873 : BOOLEAN;
    signal ap_condition_1049 : BOOLEAN;
    signal ap_condition_1109 : BOOLEAN;

    component pixel_pack_AXILiteS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        mode : OUT STD_LOGIC_VECTOR (31 downto 0);
        alpha_V : OUT STD_LOGIC_VECTOR (7 downto 0);
        clk : IN STD_LOGIC;
        rst : IN STD_LOGIC );
    end component;



begin
    pixel_pack_AXILiteS_s_axi_U : component pixel_pack_AXILiteS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXILiteS_AWVALID,
        AWREADY => s_axi_AXILiteS_AWREADY,
        AWADDR => s_axi_AXILiteS_AWADDR,
        WVALID => s_axi_AXILiteS_WVALID,
        WREADY => s_axi_AXILiteS_WREADY,
        WDATA => s_axi_AXILiteS_WDATA,
        WSTRB => s_axi_AXILiteS_WSTRB,
        ARVALID => s_axi_AXILiteS_ARVALID,
        ARREADY => s_axi_AXILiteS_ARREADY,
        ARADDR => s_axi_AXILiteS_ARADDR,
        RVALID => s_axi_AXILiteS_RVALID,
        RREADY => s_axi_AXILiteS_RREADY,
        RDATA => s_axi_AXILiteS_RDATA,
        RRESP => s_axi_AXILiteS_RRESP,
        BVALID => s_axi_AXILiteS_BVALID,
        BREADY => s_axi_AXILiteS_BREADY,
        BRESP => s_axi_AXILiteS_BRESP,
        ACLK => control,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        mode => mode,
        alpha_V => alpha_V,
        clk => ap_clk,
        rst => ap_rst_n_control_inv);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (grp_fu_589_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((grp_read_fu_138_p2 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((grp_read_fu_138_p2 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (grp_fu_589_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((grp_read_fu_138_p2 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif (((grp_read_fu_138_p2 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state11) and (ap_const_boolean_0 = ap_block_pp2_stage1_subdone))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((grp_read_fu_138_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state11) and (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1_subdone))))) then 
                    ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state11);
                elsif ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1_subdone)))) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif (((grp_read_fu_138_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((grp_fu_589_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((grp_read_fu_138_p2 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif (((grp_read_fu_138_p2 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state21) and (ap_const_boolean_0 = ap_block_pp4_stage1_subdone))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif (((grp_read_fu_138_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state21) and (ap_const_boolean_0 = ap_block_pp4_stage3_subdone))) then 
                    ap_enable_reg_pp4_iter1 <= (ap_const_logic_1 xor ap_condition_pp4_exit_iter0_state21);
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_subdone))) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                elsif (((grp_read_fu_138_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_data_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_data_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((stream_in_24_data_V_0_ack_out = ap_const_logic_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_1))) then 
                                        stream_in_24_data_V_0_sel_rd <= not(stream_in_24_data_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_data_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_data_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((stream_in_24_data_V_0_ack_in = ap_const_logic_1) and (stream_in_24_data_V_0_vld_in = ap_const_logic_1))) then 
                                        stream_in_24_data_V_0_sel_wr <= not(stream_in_24_data_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_data_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_data_V_0_state <= ap_const_lv2_0;
            else
                if ((((stream_in_24_data_V_0_state = ap_const_lv2_2) and (stream_in_24_data_V_0_vld_in = ap_const_logic_0)) or ((stream_in_24_data_V_0_state = ap_const_lv2_3) and (stream_in_24_data_V_0_vld_in = ap_const_logic_0) and (stream_in_24_data_V_0_ack_out = ap_const_logic_1)))) then 
                    stream_in_24_data_V_0_state <= ap_const_lv2_2;
                elsif ((((stream_in_24_data_V_0_state = ap_const_lv2_1) and (stream_in_24_data_V_0_ack_out = ap_const_logic_0)) or ((stream_in_24_data_V_0_state = ap_const_lv2_3) and (stream_in_24_data_V_0_ack_out = ap_const_logic_0) and (stream_in_24_data_V_0_vld_in = ap_const_logic_1)))) then 
                    stream_in_24_data_V_0_state <= ap_const_lv2_1;
                elsif (((not(((stream_in_24_data_V_0_vld_in = ap_const_logic_0) and (stream_in_24_data_V_0_ack_out = ap_const_logic_1))) and not(((stream_in_24_data_V_0_ack_out = ap_const_logic_0) and (stream_in_24_data_V_0_vld_in = ap_const_logic_1))) and (stream_in_24_data_V_0_state = ap_const_lv2_3)) or ((stream_in_24_data_V_0_state = ap_const_lv2_1) and (stream_in_24_data_V_0_ack_out = ap_const_logic_1)) or ((stream_in_24_data_V_0_state = ap_const_lv2_2) and (stream_in_24_data_V_0_vld_in = ap_const_logic_1)))) then 
                    stream_in_24_data_V_0_state <= ap_const_lv2_3;
                else 
                    stream_in_24_data_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_last_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_last_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((stream_in_24_last_V_0_ack_out = ap_const_logic_1) and (stream_in_24_last_V_0_vld_out = ap_const_logic_1))) then 
                                        stream_in_24_last_V_0_sel_rd <= not(stream_in_24_last_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_last_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_last_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((stream_in_24_last_V_0_ack_in = ap_const_logic_1) and (stream_in_24_last_V_0_vld_in = ap_const_logic_1))) then 
                                        stream_in_24_last_V_0_sel_wr <= not(stream_in_24_last_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_last_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_last_V_0_state <= ap_const_lv2_0;
            else
                if ((((stream_in_24_last_V_0_state = ap_const_lv2_2) and (stream_in_24_last_V_0_vld_in = ap_const_logic_0)) or ((stream_in_24_last_V_0_state = ap_const_lv2_3) and (stream_in_24_last_V_0_vld_in = ap_const_logic_0) and (stream_in_24_last_V_0_ack_out = ap_const_logic_1)))) then 
                    stream_in_24_last_V_0_state <= ap_const_lv2_2;
                elsif ((((stream_in_24_last_V_0_state = ap_const_lv2_1) and (stream_in_24_last_V_0_ack_out = ap_const_logic_0)) or ((stream_in_24_last_V_0_state = ap_const_lv2_3) and (stream_in_24_last_V_0_ack_out = ap_const_logic_0) and (stream_in_24_last_V_0_vld_in = ap_const_logic_1)))) then 
                    stream_in_24_last_V_0_state <= ap_const_lv2_1;
                elsif (((not(((stream_in_24_last_V_0_vld_in = ap_const_logic_0) and (stream_in_24_last_V_0_ack_out = ap_const_logic_1))) and not(((stream_in_24_last_V_0_ack_out = ap_const_logic_0) and (stream_in_24_last_V_0_vld_in = ap_const_logic_1))) and (stream_in_24_last_V_0_state = ap_const_lv2_3)) or ((stream_in_24_last_V_0_state = ap_const_lv2_1) and (stream_in_24_last_V_0_ack_out = ap_const_logic_1)) or ((stream_in_24_last_V_0_state = ap_const_lv2_2) and (stream_in_24_last_V_0_vld_in = ap_const_logic_1)))) then 
                    stream_in_24_last_V_0_state <= ap_const_lv2_3;
                else 
                    stream_in_24_last_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_user_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_user_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((stream_in_24_user_V_0_ack_out = ap_const_logic_1) and (stream_in_24_user_V_0_vld_out = ap_const_logic_1))) then 
                                        stream_in_24_user_V_0_sel_rd <= not(stream_in_24_user_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_user_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_user_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((stream_in_24_user_V_0_vld_in = ap_const_logic_1) and (stream_in_24_user_V_0_ack_in = ap_const_logic_1))) then 
                                        stream_in_24_user_V_0_sel_wr <= not(stream_in_24_user_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_in_24_user_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_in_24_user_V_0_state <= ap_const_lv2_0;
            else
                if ((((stream_in_24_user_V_0_state = ap_const_lv2_2) and (stream_in_24_user_V_0_vld_in = ap_const_logic_0)) or ((stream_in_24_user_V_0_state = ap_const_lv2_3) and (stream_in_24_user_V_0_vld_in = ap_const_logic_0) and (stream_in_24_user_V_0_ack_out = ap_const_logic_1)))) then 
                    stream_in_24_user_V_0_state <= ap_const_lv2_2;
                elsif ((((stream_in_24_user_V_0_state = ap_const_lv2_1) and (stream_in_24_user_V_0_ack_out = ap_const_logic_0)) or ((stream_in_24_user_V_0_state = ap_const_lv2_3) and (stream_in_24_user_V_0_ack_out = ap_const_logic_0) and (stream_in_24_user_V_0_vld_in = ap_const_logic_1)))) then 
                    stream_in_24_user_V_0_state <= ap_const_lv2_1;
                elsif (((not(((stream_in_24_user_V_0_vld_in = ap_const_logic_0) and (stream_in_24_user_V_0_ack_out = ap_const_logic_1))) and not(((stream_in_24_user_V_0_ack_out = ap_const_logic_0) and (stream_in_24_user_V_0_vld_in = ap_const_logic_1))) and (stream_in_24_user_V_0_state = ap_const_lv2_3)) or ((stream_in_24_user_V_0_state = ap_const_lv2_1) and (stream_in_24_user_V_0_ack_out = ap_const_logic_1)) or ((stream_in_24_user_V_0_state = ap_const_lv2_2) and (stream_in_24_user_V_0_vld_in = ap_const_logic_1)))) then 
                    stream_in_24_user_V_0_state <= ap_const_lv2_3;
                else 
                    stream_in_24_user_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_32_data_V_1_ack_out = ap_const_logic_1) and (stream_out_32_data_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_32_data_V_1_sel_rd <= not(stream_out_32_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_32_data_V_1_ack_in = ap_const_logic_1) and (stream_out_32_data_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_32_data_V_1_sel_wr <= not(stream_out_32_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_32_data_V_1_state = ap_const_lv2_2) and (stream_out_32_data_V_1_vld_in = ap_const_logic_0)) or ((stream_out_32_data_V_1_state = ap_const_lv2_3) and (stream_out_32_data_V_1_vld_in = ap_const_logic_0) and (stream_out_32_data_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_32_data_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_32_data_V_1_state = ap_const_lv2_1) and (stream_out_32_data_V_1_ack_out = ap_const_logic_0)) or ((stream_out_32_data_V_1_state = ap_const_lv2_3) and (stream_out_32_data_V_1_ack_out = ap_const_logic_0) and (stream_out_32_data_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_32_data_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_32_data_V_1_vld_in = ap_const_logic_0) and (stream_out_32_data_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_32_data_V_1_ack_out = ap_const_logic_0) and (stream_out_32_data_V_1_vld_in = ap_const_logic_1))) and (stream_out_32_data_V_1_state = ap_const_lv2_3)) or ((stream_out_32_data_V_1_state = ap_const_lv2_1) and (stream_out_32_data_V_1_ack_out = ap_const_logic_1)) or ((stream_out_32_data_V_1_state = ap_const_lv2_2) and (stream_out_32_data_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_32_data_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_32_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_32_last_V_1_ack_out = ap_const_logic_1) and (stream_out_32_last_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_32_last_V_1_sel_rd <= not(stream_out_32_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_32_last_V_1_ack_in = ap_const_logic_1) and (stream_out_32_last_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_32_last_V_1_sel_wr <= not(stream_out_32_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_32_last_V_1_state = ap_const_lv2_2) and (stream_out_32_last_V_1_vld_in = ap_const_logic_0)) or ((stream_out_32_last_V_1_state = ap_const_lv2_3) and (stream_out_32_last_V_1_vld_in = ap_const_logic_0) and (stream_out_32_last_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_32_last_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_32_last_V_1_state = ap_const_lv2_1) and (stream_out_32_last_V_1_ack_out = ap_const_logic_0)) or ((stream_out_32_last_V_1_state = ap_const_lv2_3) and (stream_out_32_last_V_1_ack_out = ap_const_logic_0) and (stream_out_32_last_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_32_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_32_last_V_1_vld_in = ap_const_logic_0) and (stream_out_32_last_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_32_last_V_1_ack_out = ap_const_logic_0) and (stream_out_32_last_V_1_vld_in = ap_const_logic_1))) and (stream_out_32_last_V_1_state = ap_const_lv2_3)) or ((stream_out_32_last_V_1_state = ap_const_lv2_1) and (stream_out_32_last_V_1_ack_out = ap_const_logic_1)) or ((stream_out_32_last_V_1_state = ap_const_lv2_2) and (stream_out_32_last_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_32_last_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_32_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_user_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_user_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((stream_out_32_user_V_1_ack_out = ap_const_logic_1) and (stream_out_32_user_V_1_vld_out = ap_const_logic_1))) then 
                                        stream_out_32_user_V_1_sel_rd <= not(stream_out_32_user_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_user_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_user_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((stream_out_32_user_V_1_ack_in = ap_const_logic_1) and (stream_out_32_user_V_1_vld_in = ap_const_logic_1))) then 
                                        stream_out_32_user_V_1_sel_wr <= not(stream_out_32_user_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    stream_out_32_user_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                stream_out_32_user_V_1_state <= ap_const_lv2_0;
            else
                if ((((stream_out_32_user_V_1_state = ap_const_lv2_2) and (stream_out_32_user_V_1_vld_in = ap_const_logic_0)) or ((stream_out_32_user_V_1_state = ap_const_lv2_3) and (stream_out_32_user_V_1_vld_in = ap_const_logic_0) and (stream_out_32_user_V_1_ack_out = ap_const_logic_1)))) then 
                    stream_out_32_user_V_1_state <= ap_const_lv2_2;
                elsif ((((stream_out_32_user_V_1_state = ap_const_lv2_1) and (stream_out_32_user_V_1_ack_out = ap_const_logic_0)) or ((stream_out_32_user_V_1_state = ap_const_lv2_3) and (stream_out_32_user_V_1_ack_out = ap_const_logic_0) and (stream_out_32_user_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_32_user_V_1_state <= ap_const_lv2_1;
                elsif (((not(((stream_out_32_user_V_1_vld_in = ap_const_logic_0) and (stream_out_32_user_V_1_ack_out = ap_const_logic_1))) and not(((stream_out_32_user_V_1_ack_out = ap_const_logic_0) and (stream_out_32_user_V_1_vld_in = ap_const_logic_1))) and (stream_out_32_user_V_1_state = ap_const_lv2_3)) or ((stream_out_32_user_V_1_state = ap_const_lv2_1) and (stream_out_32_user_V_1_ack_out = ap_const_logic_1)) or ((stream_out_32_user_V_1_state = ap_const_lv2_2) and (stream_out_32_user_V_1_vld_in = ap_const_logic_1)))) then 
                    stream_out_32_user_V_1_state <= ap_const_lv2_3;
                else 
                    stream_out_32_user_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    alpha_V_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    ap_phi_reg_pp2_iter0_p_0467_2_1_reg_249_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1749)) then
                if ((last_6_reg_204 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp2_iter0_p_0467_2_1_reg_249 <= ap_phi_reg_pp2_iter0_p_0467_2_reg_215;
                elsif ((last_6_reg_204 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp2_iter0_p_0467_2_1_reg_249 <= p_Result_33_1_fu_793_p5;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter0_p_0467_2_reg_215_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1753)) then
                if ((delayed_last_3_reg_167 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp2_iter0_p_0467_2_reg_215 <= ap_phi_mux_p_0467_s_phi_fu_196_p4;
                elsif ((delayed_last_3_reg_167 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp2_iter0_p_0467_2_reg_215 <= p_Result_9_fu_767_p5;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter0_user_1_1_reg_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1749)) then
                if ((last_6_reg_204 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp2_iter0_user_1_1_reg_260 <= ap_phi_reg_pp2_iter0_user_1_reg_226;
                elsif ((last_6_reg_204 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp2_iter0_user_1_1_reg_260 <= user_s_fu_783_p2;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter0_user_1_reg_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1753)) then
                if ((delayed_last_3_reg_167 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp2_iter0_user_1_reg_226 <= ap_const_lv1_0;
                elsif ((delayed_last_3_reg_167 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp2_iter0_user_1_reg_226 <= stream_in_24_user_V_0_data_out;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_p_0467_2_2_reg_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1079)) then
                if (((last_6_1_reg_238 = ap_const_lv1_1) and (delayed_last_1_reg_179 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_p_0467_2_2_reg_282 <= ap_phi_reg_pp2_iter0_p_0467_2_1_reg_249;
                elsif (((last_6_1_reg_238 = ap_const_lv1_0) and (delayed_last_1_reg_179 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_p_0467_2_2_reg_282 <= p_Result_33_2_fu_819_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_p_0467_2_2_reg_282 <= ap_phi_reg_pp2_iter0_p_0467_2_2_reg_282;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp2_iter1_user_1_2_reg_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1079)) then
                if (((last_6_1_reg_238 = ap_const_lv1_1) and (delayed_last_1_reg_179 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_user_1_2_reg_292 <= ap_phi_reg_pp2_iter0_user_1_1_reg_260;
                elsif (((last_6_1_reg_238 = ap_const_lv1_0) and (delayed_last_1_reg_179 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp2_iter1_user_1_2_reg_292 <= user_2_fu_809_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp2_iter1_user_1_2_reg_292 <= ap_phi_reg_pp2_iter0_user_1_2_reg_292;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_p_067_2_1_reg_470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1760)) then
                if ((last_2_reg_404 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_p_067_2_1_reg_470 <= ap_phi_reg_pp4_iter0_p_067_2_reg_426;
                elsif ((last_2_reg_404 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_p_067_2_1_reg_470 <= tmp_17_fu_921_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_p_067_2_reg_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1764)) then
                if ((delayed_last_2_reg_343 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_p_067_2_reg_426 <= ap_phi_mux_p_067_s_phi_fu_384_p4;
                elsif ((delayed_last_2_reg_343 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_p_067_2_reg_426 <= tmp_14_fu_889_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_p_071_2_1_reg_459_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1760)) then
                if ((last_2_reg_404 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_p_071_2_1_reg_459 <= ap_phi_reg_pp4_iter0_p_071_2_reg_415;
                elsif ((last_2_reg_404 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_p_071_2_1_reg_459 <= tmp_16_fu_911_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_p_071_2_reg_415_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1764)) then
                if ((delayed_last_2_reg_343 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_p_071_2_reg_415 <= ap_phi_mux_p_071_s_phi_fu_372_p4;
                elsif ((delayed_last_2_reg_343 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_p_071_2_reg_415 <= tmp_13_fu_879_p4;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_p_087_2_1_reg_481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1760)) then
                if ((last_2_reg_404 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_p_087_2_1_reg_481 <= ap_phi_reg_pp4_iter0_p_087_2_reg_437;
                elsif ((last_2_reg_404 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_p_087_2_1_reg_481 <= p_Result_26_1_fu_899_p5;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter0_p_087_2_reg_437_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1764)) then
                if ((delayed_last_2_reg_343 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp4_iter0_p_087_2_reg_437 <= ap_phi_mux_p_087_s_phi_fu_396_p4;
                elsif ((delayed_last_2_reg_343 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp4_iter0_p_087_2_reg_437 <= p_Result_7_fu_867_p5;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter1_p_067_2_2_reg_513_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1144)) then
                if (((last_2_1_reg_448 = ap_const_lv1_1) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp4_iter1_p_067_2_2_reg_513 <= ap_phi_reg_pp4_iter0_p_067_2_1_reg_470;
                elsif (((last_2_1_reg_448 = ap_const_lv1_0) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp4_iter1_p_067_2_2_reg_513 <= tmp_20_fu_953_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp4_iter1_p_067_2_2_reg_513 <= ap_phi_reg_pp4_iter0_p_067_2_2_reg_513;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter1_p_071_2_2_reg_503_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1144)) then
                if (((last_2_1_reg_448 = ap_const_lv1_1) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp4_iter1_p_071_2_2_reg_503 <= ap_phi_reg_pp4_iter0_p_071_2_1_reg_459;
                elsif (((last_2_1_reg_448 = ap_const_lv1_0) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp4_iter1_p_071_2_2_reg_503 <= tmp_19_fu_943_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp4_iter1_p_071_2_2_reg_503 <= ap_phi_reg_pp4_iter0_p_071_2_2_reg_503;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp4_iter1_p_087_2_2_reg_523_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1144)) then
                if (((last_2_1_reg_448 = ap_const_lv1_1) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp4_iter1_p_087_2_2_reg_523 <= ap_phi_reg_pp4_iter0_p_087_2_1_reg_481;
                elsif (((last_2_1_reg_448 = ap_const_lv1_0) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp4_iter1_p_087_2_2_reg_523 <= p_Result_26_2_fu_931_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp4_iter1_p_087_2_2_reg_523 <= ap_phi_reg_pp4_iter0_p_087_2_2_reg_523;
                end if;
            end if; 
        end if;
    end process;

    delayed_last_1_reg_179_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (delayed_last_1_reg_179 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                delayed_last_1_reg_179 <= delayed_last_3_reg_167;
            elsif (((grp_read_fu_138_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                delayed_last_1_reg_179 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    delayed_last_2_reg_343_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (delayed_last_reg_355 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                delayed_last_2_reg_343 <= ap_phi_mux_last_2_3_phi_fu_573_p4;
            elsif (((grp_read_fu_138_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                delayed_last_2_reg_343 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    delayed_last_3_reg_167_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (delayed_last_1_reg_179 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                delayed_last_3_reg_167 <= ap_phi_mux_last_6_3_phi_fu_321_p4;
            elsif (((grp_read_fu_138_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                delayed_last_3_reg_167 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    delayed_last_reg_355_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (delayed_last_reg_355 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                delayed_last_reg_355 <= delayed_last_2_reg_343;
            elsif (((grp_read_fu_138_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                delayed_last_reg_355 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    last_2_1_reg_448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1130)) then
                if (((last_2_reg_404 = ap_const_lv1_1) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    last_2_1_reg_448 <= last_2_reg_404;
                elsif (((last_2_reg_404 = ap_const_lv1_0) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    last_2_1_reg_448 <= stream_in_24_last_V_0_data_out;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_2_1_reg_448 <= ap_phi_reg_pp4_iter0_last_2_1_reg_448;
                end if;
            end if; 
        end if;
    end process;

    last_2_2_reg_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1144)) then
                if (((last_2_1_reg_448 = ap_const_lv1_1) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    last_2_2_reg_492 <= last_2_1_reg_448;
                elsif (((last_2_1_reg_448 = ap_const_lv1_0) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    last_2_2_reg_492 <= stream_in_24_last_V_0_data_out;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_2_2_reg_492 <= ap_phi_reg_pp4_iter0_last_2_2_reg_492;
                end if;
            end if; 
        end if;
    end process;

    last_2_reg_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1122)) then
                if (((delayed_last_2_reg_343 = ap_const_lv1_1) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    last_2_reg_404 <= delayed_last_2_reg_343;
                elsif (((delayed_last_2_reg_343 = ap_const_lv1_0) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    last_2_reg_404 <= stream_in_24_last_V_0_data_out;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_2_reg_404 <= ap_phi_reg_pp4_iter0_last_2_reg_404;
                end if;
            end if; 
        end if;
    end process;

    last_6_1_reg_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1067)) then
                if (((last_6_reg_204 = ap_const_lv1_1) and (delayed_last_1_reg_179 = ap_const_lv1_0))) then 
                    last_6_1_reg_238 <= last_6_reg_204;
                elsif (((last_6_reg_204 = ap_const_lv1_0) and (delayed_last_1_reg_179 = ap_const_lv1_0))) then 
                    last_6_1_reg_238 <= stream_in_24_last_V_0_data_out;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_6_1_reg_238 <= ap_phi_reg_pp2_iter0_last_6_1_reg_238;
                end if;
            end if; 
        end if;
    end process;

    last_6_2_reg_271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1079)) then
                if (((last_6_1_reg_238 = ap_const_lv1_1) and (delayed_last_1_reg_179 = ap_const_lv1_0))) then 
                    last_6_2_reg_271 <= last_6_1_reg_238;
                elsif (((last_6_1_reg_238 = ap_const_lv1_0) and (delayed_last_1_reg_179 = ap_const_lv1_0))) then 
                    last_6_2_reg_271 <= stream_in_24_last_V_0_data_out;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_6_2_reg_271 <= ap_phi_reg_pp2_iter0_last_6_2_reg_271;
                end if;
            end if; 
        end if;
    end process;

    last_6_reg_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_873)) then
                if (((delayed_last_3_reg_167 = ap_const_lv1_1) and (delayed_last_1_reg_179 = ap_const_lv1_0))) then 
                    last_6_reg_204 <= delayed_last_3_reg_167;
                elsif (((delayed_last_3_reg_167 = ap_const_lv1_0) and (delayed_last_1_reg_179 = ap_const_lv1_0))) then 
                    last_6_reg_204 <= stream_in_24_last_V_0_data_out;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    last_6_reg_204 <= ap_phi_reg_pp2_iter0_last_6_reg_204;
                end if;
            end if; 
        end if;
    end process;

    mode_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    p_0467_2_3_reg_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1049)) then
                if (((last_6_2_reg_271 = ap_const_lv1_1) and (delayed_last_1_reg_179 = ap_const_lv1_0))) then 
                    p_0467_2_3_reg_302 <= ap_phi_reg_pp2_iter1_p_0467_2_2_reg_282;
                elsif (((last_6_2_reg_271 = ap_const_lv1_0) and (delayed_last_1_reg_179 = ap_const_lv1_0))) then 
                    p_0467_2_3_reg_302 <= p_Result_33_3_fu_846_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0467_2_3_reg_302 <= ap_phi_reg_pp2_iter1_p_0467_2_3_reg_302;
                end if;
            end if; 
        end if;
    end process;

    p_067_2_3_reg_545_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1109)) then
                if (((last_2_2_reg_492 = ap_const_lv1_1) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    p_067_2_3_reg_545 <= ap_phi_reg_pp4_iter1_p_067_2_2_reg_513;
                elsif (((last_2_2_reg_492 = ap_const_lv1_0) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    p_067_2_3_reg_545 <= tmp_23_fu_987_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_067_2_3_reg_545 <= ap_phi_reg_pp4_iter1_p_067_2_3_reg_545;
                end if;
            end if; 
        end if;
    end process;

    p_071_2_3_reg_533_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1109)) then
                if (((last_2_2_reg_492 = ap_const_lv1_1) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    p_071_2_3_reg_533 <= ap_phi_reg_pp4_iter1_p_071_2_2_reg_503;
                elsif (((last_2_2_reg_492 = ap_const_lv1_0) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    p_071_2_3_reg_533 <= tmp_22_fu_976_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_071_2_3_reg_533 <= ap_phi_reg_pp4_iter1_p_071_2_3_reg_533;
                end if;
            end if; 
        end if;
    end process;

    p_087_2_3_reg_557_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1109)) then
                if (((last_2_2_reg_492 = ap_const_lv1_1) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    p_087_2_3_reg_557 <= ap_phi_reg_pp4_iter1_p_087_2_2_reg_523;
                elsif (((last_2_2_reg_492 = ap_const_lv1_0) and (delayed_last_reg_355 = ap_const_lv1_0))) then 
                    p_087_2_3_reg_557 <= p_Result_26_3_fu_963_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_087_2_3_reg_557 <= ap_phi_reg_pp4_iter1_p_087_2_3_reg_557;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_0 = alpha_V_0_vld_reg) and (ap_const_logic_1 = ap_const_logic_1)) or ((ap_const_logic_1 = alpha_V_0_ack_out) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = alpha_V_0_vld_reg)))) then
                alpha_V_0_data_reg <= alpha_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                alpha_V_read_reg_1069 <= alpha_V_0_data_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                ap_reg_pp2_iter1_delayed_last_1_reg_179 <= delayed_last_1_reg_179;
                ap_reg_pp2_iter1_delayed_last_3_reg_167 <= delayed_last_3_reg_167;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                ap_reg_pp4_iter1_delayed_last_2_reg_343 <= delayed_last_2_reg_343;
                ap_reg_pp4_iter1_delayed_last_reg_355 <= delayed_last_reg_355;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((mode_0_vld_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or ((mode_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (mode_0_vld_reg = ap_const_logic_1)))) then
                mode_0_data_reg <= mode;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_reg_pp2_iter1_delayed_last_1_reg_179 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then
                p_0467_s_reg_192 <= p_0467_2_3_reg_302;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_reg_pp4_iter1_delayed_last_reg_355 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then
                p_067_s_reg_380 <= p_067_2_3_reg_545;
                p_071_s_reg_368 <= p_071_2_3_reg_533;
                p_087_s_reg_392 <= p_087_2_3_reg_557;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                p_Result_29_1_reg_1213 <= ap_phi_mux_p_087_2_3_phi_fu_561_p4(63 downto 32);
                p_Result_29_2_reg_1228 <= ap_phi_mux_p_087_2_3_phi_fu_561_p4(95 downto 64);
                tmp_28_reg_1218 <= ap_phi_mux_p_071_2_3_phi_fu_537_p4(1 downto 1);
                tmp_29_reg_1223 <= ap_phi_mux_p_067_2_3_phi_fu_549_p4(2 downto 2);
                tmp_30_reg_1233 <= ap_phi_mux_p_071_2_3_phi_fu_537_p4(2 downto 2);
                tmp_31_reg_1238 <= ap_phi_mux_p_067_2_3_phi_fu_549_p4(3 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_24_data_V_0_load_A = ap_const_logic_1)) then
                stream_in_24_data_V_0_payload_A <= stream_in_24_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_24_data_V_0_load_B = ap_const_logic_1)) then
                stream_in_24_data_V_0_payload_B <= stream_in_24_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_24_last_V_0_load_A = ap_const_logic_1)) then
                stream_in_24_last_V_0_payload_A <= stream_in_24_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_24_last_V_0_load_B = ap_const_logic_1)) then
                stream_in_24_last_V_0_payload_B <= stream_in_24_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_24_user_V_0_load_A = ap_const_logic_1)) then
                stream_in_24_user_V_0_payload_A <= stream_in_24_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_in_24_user_V_0_load_B = ap_const_logic_1)) then
                stream_in_24_user_V_0_payload_B <= stream_in_24_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_32_data_V_1_load_A = ap_const_logic_1)) then
                stream_out_32_data_V_1_payload_A <= stream_out_32_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_32_data_V_1_load_B = ap_const_logic_1)) then
                stream_out_32_data_V_1_payload_B <= stream_out_32_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_32_last_V_1_load_A = ap_const_logic_1)) then
                stream_out_32_last_V_1_payload_A <= stream_out_32_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_32_last_V_1_load_B = ap_const_logic_1)) then
                stream_out_32_last_V_1_payload_B <= stream_out_32_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_32_user_V_1_load_A = ap_const_logic_1)) then
                stream_out_32_user_V_1_payload_A <= stream_out_32_user_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((stream_out_32_user_V_1_load_B = ap_const_logic_1)) then
                stream_out_32_user_V_1_payload_B <= stream_out_32_user_V_1_data_in;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (stream_out_32_data_V_1_ack_in, stream_out_32_user_V_1_ack_in, stream_out_32_last_V_1_ack_in, ap_CS_fsm, ap_enable_reg_pp4_iter0, delayed_last_reg_355, ap_CS_fsm_pp4_stage3, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_enable_reg_pp2_iter0, delayed_last_1_reg_179, ap_enable_reg_pp1_iter0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp3_iter1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_state2, grp_read_fu_138_p2, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_block_pp1_stage1_subdone, ap_block_pp1_stage0_subdone, ap_block_pp2_stage1_subdone, ap_block_pp2_stage3_subdone, ap_block_pp3_stage0_subdone, ap_block_pp4_stage1_subdone, ap_block_pp4_stage3_subdone, ap_CS_fsm_state6, ap_block_pp2_stage0_subdone, ap_block_pp2_stage2_subdone, ap_block_pp4_stage0_subdone, ap_block_pp4_stage2_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                if (((grp_read_fu_138_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((grp_read_fu_138_p2 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((grp_read_fu_138_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((grp_read_fu_138_p2 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((grp_read_fu_138_p2 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not(((stream_out_32_last_V_1_ack_in = ap_const_logic_0) or (stream_out_32_user_V_1_ack_in = ap_const_logic_0) or (stream_out_32_data_V_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_pp2_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_pp2_stage1 => 
                if ((not(((delayed_last_1_reg_179 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_subdone))) and (ap_const_boolean_0 = ap_block_pp2_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage2;
                elsif (((delayed_last_1_reg_179 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                end if;
            when ap_ST_fsm_pp2_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage2;
                end if;
            when ap_ST_fsm_pp2_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage3;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_pp3_stage0 => 
                if (not(((ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_pp4_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_pp4_stage1 => 
                if ((not(((delayed_last_reg_355 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage1_subdone))) and (ap_const_boolean_0 = ap_block_pp4_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage2;
                elsif (((delayed_last_reg_355 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage1;
                end if;
            when ap_ST_fsm_pp4_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage2;
                end if;
            when ap_ST_fsm_pp4_stage3 => 
                if ((not(((ap_enable_reg_pp4_iter0 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_subdone))) and (ap_const_boolean_0 = ap_block_pp4_stage3_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_const_boolean_0 = ap_block_pp4_stage3_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage3;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    alpha_V_0_ack_out_assign_proc : process(stream_out_32_data_V_1_ack_in, stream_out_32_user_V_1_ack_in, stream_out_32_last_V_1_ack_in, ap_CS_fsm_state6)
    begin
        if ((not(((stream_out_32_last_V_1_ack_in = ap_const_logic_0) or (stream_out_32_user_V_1_ack_in = ap_const_logic_0) or (stream_out_32_data_V_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            alpha_V_0_ack_out <= ap_const_logic_1;
        else 
            alpha_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(3);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(6);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_pp2_stage1 <= ap_CS_fsm(8);
    ap_CS_fsm_pp2_stage2 <= ap_CS_fsm(9);
    ap_CS_fsm_pp2_stage3 <= ap_CS_fsm(10);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(12);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(14);
    ap_CS_fsm_pp4_stage1 <= ap_CS_fsm(15);
    ap_CS_fsm_pp4_stage2 <= ap_CS_fsm(16);
    ap_CS_fsm_pp4_stage3 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state6 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(stream_out_32_data_V_1_ack_in, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((stream_out_32_data_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(stream_out_32_data_V_1_ack_in, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((stream_out_32_data_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage1_01001 <= ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, stream_out_32_data_V_1_ack_in, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) or (stream_out_32_data_V_1_ack_in = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, stream_out_32_data_V_1_ack_in, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) or (stream_out_32_data_V_1_ack_in = ap_const_logic_0)));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(stream_out_32_data_V_1_ack_in, ap_enable_reg_pp1_iter1)
    begin
                ap_block_pp1_stage0_11001 <= ((stream_out_32_data_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(stream_out_32_data_V_1_ack_in, ap_enable_reg_pp1_iter1)
    begin
                ap_block_pp1_stage0_subdone <= ((stream_out_32_data_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage1_01001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp1_iter0)
    begin
                ap_block_pp1_stage1_01001 <= ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage1_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, stream_out_32_data_V_1_ack_in, ap_enable_reg_pp1_iter0)
    begin
                ap_block_pp1_stage1_11001 <= ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) or (stream_out_32_data_V_1_ack_in = ap_const_logic_0)));
    end process;


    ap_block_pp1_stage1_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, stream_out_32_data_V_1_ack_in, ap_enable_reg_pp1_iter0)
    begin
                ap_block_pp1_stage1_subdone <= ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) or (stream_out_32_data_V_1_ack_in = ap_const_logic_0)));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_01001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter1, ap_predicate_op153_read_state14)
    begin
                ap_block_pp2_stage0_01001 <= ((ap_predicate_op153_read_state14 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage0_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter1, ap_predicate_op153_read_state14, ap_block_state14_io)
    begin
                ap_block_pp2_stage0_11001 <= ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((ap_predicate_op153_read_state14 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0))));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter1, ap_predicate_op153_read_state14, ap_block_state14_io)
    begin
                ap_block_pp2_stage0_subdone <= ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state14_io) or ((ap_predicate_op153_read_state14 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0))));
    end process;

        ap_block_pp2_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage1_01001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter0, ap_predicate_op113_read_state11)
    begin
                ap_block_pp2_stage1_01001 <= ((ap_predicate_op113_read_state11 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage1_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_predicate_op113_read_state11, ap_block_state15_io)
    begin
                ap_block_pp2_stage1_11001 <= (((ap_const_boolean_1 = ap_block_state15_io) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_predicate_op113_read_state11 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp2_stage1_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_predicate_op113_read_state11, ap_block_state15_io)
    begin
                ap_block_pp2_stage1_subdone <= (((ap_const_boolean_1 = ap_block_state15_io) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_predicate_op113_read_state11 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp2_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage2_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter0, ap_predicate_op127_read_state12)
    begin
                ap_block_pp2_stage2_11001 <= ((ap_predicate_op127_read_state12 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage2_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter0, ap_predicate_op127_read_state12)
    begin
                ap_block_pp2_stage2_subdone <= ((ap_predicate_op127_read_state12 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp2_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage3_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter0, ap_predicate_op140_read_state13)
    begin
                ap_block_pp2_stage3_11001 <= ((ap_predicate_op140_read_state13 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage3_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp2_iter0, ap_predicate_op140_read_state13)
    begin
                ap_block_pp2_stage3_subdone <= ((ap_predicate_op140_read_state13 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp3_stage0_01001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp3_iter0)
    begin
                ap_block_pp3_stage0_01001 <= ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp3_stage0_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, stream_out_32_data_V_1_ack_in, ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
                ap_block_pp3_stage0_11001 <= (((stream_out_32_data_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) or (stream_out_32_data_V_1_ack_in = ap_const_logic_0))));
    end process;


    ap_block_pp3_stage0_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, stream_out_32_data_V_1_ack_in, ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
                ap_block_pp3_stage0_subdone <= (((stream_out_32_data_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and ((stream_in_24_data_V_0_vld_out = ap_const_logic_0) or (stream_out_32_data_V_1_ack_in = ap_const_logic_0))));
    end process;

        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage0_01001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter1, ap_predicate_op235_read_state24)
    begin
                ap_block_pp4_stage0_01001 <= ((ap_predicate_op235_read_state24 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp4_stage0_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter1, ap_predicate_op235_read_state24, ap_block_state24_io)
    begin
                ap_block_pp4_stage0_11001 <= ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state24_io) or ((ap_predicate_op235_read_state24 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0))));
    end process;


    ap_block_pp4_stage0_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter1, ap_predicate_op235_read_state24, ap_block_state24_io)
    begin
                ap_block_pp4_stage0_subdone <= ((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state24_io) or ((ap_predicate_op235_read_state24 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0))));
    end process;

        ap_block_pp4_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage1_01001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_predicate_op191_read_state21)
    begin
                ap_block_pp4_stage1_01001 <= ((ap_predicate_op191_read_state21 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp4_stage1_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_predicate_op191_read_state21, ap_block_state25_io)
    begin
                ap_block_pp4_stage1_11001 <= (((ap_const_boolean_1 = ap_block_state25_io) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_predicate_op191_read_state21 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp4_stage1_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_predicate_op191_read_state21, ap_block_state25_io)
    begin
                ap_block_pp4_stage1_subdone <= (((ap_const_boolean_1 = ap_block_state25_io) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_predicate_op191_read_state21 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp4_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage2_01001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_predicate_op207_read_state22)
    begin
                ap_block_pp4_stage2_01001 <= ((ap_predicate_op207_read_state22 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp4_stage2_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_predicate_op207_read_state22, ap_block_state26_io)
    begin
                ap_block_pp4_stage2_11001 <= (((ap_const_boolean_1 = ap_block_state26_io) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_predicate_op207_read_state22 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp4_stage2_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_predicate_op207_read_state22, ap_block_state26_io)
    begin
                ap_block_pp4_stage2_subdone <= (((ap_const_boolean_1 = ap_block_state26_io) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_predicate_op207_read_state22 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp4_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage3_01001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_predicate_op221_read_state23)
    begin
                ap_block_pp4_stage3_01001 <= ((ap_predicate_op221_read_state23 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp4_stage3_11001_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_predicate_op221_read_state23, ap_block_state27_io)
    begin
                ap_block_pp4_stage3_11001 <= (((ap_const_boolean_1 = ap_block_state27_io) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_predicate_op221_read_state23 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp4_stage3_subdone_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, ap_predicate_op221_read_state23, ap_block_state27_io)
    begin
                ap_block_pp4_stage3_subdone <= (((ap_const_boolean_1 = ap_block_state27_io) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_predicate_op221_read_state23 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp2_stage1_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_predicate_op113_read_state11)
    begin
                ap_block_state11_pp2_stage1_iter0 <= ((ap_predicate_op113_read_state11 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state12_pp2_stage2_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_predicate_op127_read_state12)
    begin
                ap_block_state12_pp2_stage2_iter0 <= ((ap_predicate_op127_read_state12 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state13_pp2_stage3_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_predicate_op140_read_state13)
    begin
                ap_block_state13_pp2_stage3_iter0 <= ((ap_predicate_op140_read_state13 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state14_io_assign_proc : process(stream_out_32_data_V_1_ack_in, delayed_last_3_reg_167)
    begin
                ap_block_state14_io <= ((delayed_last_3_reg_167 = ap_const_lv1_0) and (stream_out_32_data_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_block_state14_pp2_stage0_iter1_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_predicate_op153_read_state14)
    begin
                ap_block_state14_pp2_stage0_iter1 <= ((ap_predicate_op153_read_state14 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state15_io_assign_proc : process(stream_out_32_data_V_1_ack_in, ap_reg_pp2_iter1_delayed_last_3_reg_167)
    begin
                ap_block_state15_io <= ((ap_reg_pp2_iter1_delayed_last_3_reg_167 = ap_const_lv1_0) and (stream_out_32_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state15_pp2_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state17_pp3_stage0_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out)
    begin
                ap_block_state17_pp3_stage0_iter0 <= (stream_in_24_data_V_0_vld_out = ap_const_logic_0);
    end process;

        ap_block_state18_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state21_pp4_stage1_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_predicate_op191_read_state21)
    begin
                ap_block_state21_pp4_stage1_iter0 <= ((ap_predicate_op191_read_state21 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state22_pp4_stage2_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_predicate_op207_read_state22)
    begin
                ap_block_state22_pp4_stage2_iter0 <= ((ap_predicate_op207_read_state22 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state23_pp4_stage3_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_predicate_op221_read_state23)
    begin
                ap_block_state23_pp4_stage3_iter0 <= ((ap_predicate_op221_read_state23 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state24_io_assign_proc : process(stream_out_32_data_V_1_ack_in, delayed_last_2_reg_343)
    begin
                ap_block_state24_io <= ((delayed_last_2_reg_343 = ap_const_lv1_0) and (stream_out_32_data_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_block_state24_pp4_stage0_iter1_assign_proc : process(stream_in_24_data_V_0_vld_out, ap_predicate_op235_read_state24)
    begin
                ap_block_state24_pp4_stage0_iter1 <= ((ap_predicate_op235_read_state24 = ap_const_boolean_1) and (stream_in_24_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state25_io_assign_proc : process(stream_out_32_data_V_1_ack_in, ap_reg_pp4_iter1_delayed_last_2_reg_343)
    begin
                ap_block_state25_io <= ((ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (stream_out_32_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state25_pp4_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state26_io_assign_proc : process(stream_out_32_data_V_1_ack_in, ap_reg_pp4_iter1_delayed_last_2_reg_343)
    begin
                ap_block_state26_io <= ((ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (stream_out_32_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state26_pp4_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state27_io_assign_proc : process(stream_out_32_data_V_1_ack_in, ap_reg_pp4_iter1_delayed_last_2_reg_343)
    begin
                ap_block_state27_io <= ((ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (stream_out_32_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state27_pp4_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage1_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out)
    begin
                ap_block_state4_pp0_stage1_iter0 <= (stream_in_24_data_V_0_vld_out = ap_const_logic_0);
    end process;

        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_assign_proc : process(stream_out_32_data_V_1_ack_in, stream_out_32_user_V_1_ack_in, stream_out_32_last_V_1_ack_in)
    begin
                ap_block_state6 <= ((stream_out_32_last_V_1_ack_in = ap_const_logic_0) or (stream_out_32_user_V_1_ack_in = ap_const_logic_0) or (stream_out_32_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state7_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_pp1_stage1_iter0_assign_proc : process(stream_in_24_data_V_0_vld_out)
    begin
                ap_block_state8_pp1_stage1_iter0 <= (stream_in_24_data_V_0_vld_out = ap_const_logic_0);
    end process;

        ap_block_state9_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1049_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0_11001)
    begin
                ap_condition_1049 <= ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0));
    end process;


    ap_condition_1051_assign_proc : process(delayed_last_1_reg_179, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0)
    begin
                ap_condition_1051 <= ((ap_const_boolean_0 = ap_block_pp2_stage0) and (delayed_last_1_reg_179 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0));
    end process;


    ap_condition_1067_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001)
    begin
                ap_condition_1067 <= ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1079_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
                ap_condition_1079 <= ((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1109_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0_11001)
    begin
                ap_condition_1109 <= ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0));
    end process;


    ap_condition_1111_assign_proc : process(delayed_last_reg_355, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
                ap_condition_1111 <= ((delayed_last_reg_355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0));
    end process;


    ap_condition_1122_assign_proc : process(ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001)
    begin
                ap_condition_1122 <= ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1));
    end process;


    ap_condition_1130_assign_proc : process(ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001)
    begin
                ap_condition_1130 <= ((ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1144_assign_proc : process(ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3_11001)
    begin
                ap_condition_1144 <= ((ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1749_assign_proc : process(ap_enable_reg_pp2_iter0, delayed_last_1_reg_179, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001)
    begin
                ap_condition_1749 <= ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (delayed_last_1_reg_179 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1753_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, delayed_last_1_reg_179, ap_block_pp2_stage1_11001)
    begin
                ap_condition_1753 <= ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (delayed_last_1_reg_179 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1));
    end process;


    ap_condition_1760_assign_proc : process(ap_enable_reg_pp4_iter0, delayed_last_reg_355, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001)
    begin
                ap_condition_1760 <= ((ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (delayed_last_reg_355 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1764_assign_proc : process(ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, delayed_last_reg_355, ap_block_pp4_stage1_11001)
    begin
                ap_condition_1764 <= ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (delayed_last_reg_355 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1));
    end process;


    ap_condition_873_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_block_pp2_stage1_11001)
    begin
                ap_condition_873 <= ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1));
    end process;


    ap_condition_pp2_exit_iter0_state11_assign_proc : process(delayed_last_1_reg_179)
    begin
        if ((delayed_last_1_reg_179 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state11 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state21_assign_proc : process(delayed_last_reg_355)
    begin
        if ((delayed_last_reg_355 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state21 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state21 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_last_2_3_phi_fu_573_p4_assign_proc : process(stream_in_24_last_V_0_data_out, last_2_2_reg_492, ap_phi_reg_pp4_iter1_last_2_3_reg_569, ap_condition_1111)
    begin
        if ((ap_const_boolean_1 = ap_condition_1111)) then
            if ((last_2_2_reg_492 = ap_const_lv1_1)) then 
                ap_phi_mux_last_2_3_phi_fu_573_p4 <= last_2_2_reg_492;
            elsif ((last_2_2_reg_492 = ap_const_lv1_0)) then 
                ap_phi_mux_last_2_3_phi_fu_573_p4 <= stream_in_24_last_V_0_data_out;
            else 
                ap_phi_mux_last_2_3_phi_fu_573_p4 <= ap_phi_reg_pp4_iter1_last_2_3_reg_569;
            end if;
        else 
            ap_phi_mux_last_2_3_phi_fu_573_p4 <= ap_phi_reg_pp4_iter1_last_2_3_reg_569;
        end if; 
    end process;


    ap_phi_mux_last_6_3_phi_fu_321_p4_assign_proc : process(stream_in_24_last_V_0_data_out, last_6_2_reg_271, ap_phi_reg_pp2_iter1_last_6_3_reg_316, ap_condition_1051)
    begin
        if ((ap_const_boolean_1 = ap_condition_1051)) then
            if ((last_6_2_reg_271 = ap_const_lv1_1)) then 
                ap_phi_mux_last_6_3_phi_fu_321_p4 <= last_6_2_reg_271;
            elsif ((last_6_2_reg_271 = ap_const_lv1_0)) then 
                ap_phi_mux_last_6_3_phi_fu_321_p4 <= stream_in_24_last_V_0_data_out;
            else 
                ap_phi_mux_last_6_3_phi_fu_321_p4 <= ap_phi_reg_pp2_iter1_last_6_3_reg_316;
            end if;
        else 
            ap_phi_mux_last_6_3_phi_fu_321_p4 <= ap_phi_reg_pp2_iter1_last_6_3_reg_316;
        end if; 
    end process;


    ap_phi_mux_p_0467_2_3_phi_fu_307_p4_assign_proc : process(last_6_2_reg_271, ap_phi_reg_pp2_iter1_p_0467_2_2_reg_282, p_Result_33_3_fu_846_p5, ap_phi_reg_pp2_iter1_p_0467_2_3_reg_302, ap_condition_1051)
    begin
        if ((ap_const_boolean_1 = ap_condition_1051)) then
            if ((last_6_2_reg_271 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0467_2_3_phi_fu_307_p4 <= ap_phi_reg_pp2_iter1_p_0467_2_2_reg_282;
            elsif ((last_6_2_reg_271 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0467_2_3_phi_fu_307_p4 <= p_Result_33_3_fu_846_p5;
            else 
                ap_phi_mux_p_0467_2_3_phi_fu_307_p4 <= ap_phi_reg_pp2_iter1_p_0467_2_3_reg_302;
            end if;
        else 
            ap_phi_mux_p_0467_2_3_phi_fu_307_p4 <= ap_phi_reg_pp2_iter1_p_0467_2_3_reg_302;
        end if; 
    end process;


    ap_phi_mux_p_0467_s_phi_fu_196_p4_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1, ap_enable_reg_pp2_iter1, ap_reg_pp2_iter1_delayed_last_1_reg_179, p_0467_s_reg_192, p_0467_2_3_reg_302)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_reg_pp2_iter1_delayed_last_1_reg_179 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            ap_phi_mux_p_0467_s_phi_fu_196_p4 <= p_0467_2_3_reg_302;
        else 
            ap_phi_mux_p_0467_s_phi_fu_196_p4 <= p_0467_s_reg_192;
        end if; 
    end process;


    ap_phi_mux_p_067_2_3_phi_fu_549_p4_assign_proc : process(last_2_2_reg_492, ap_phi_reg_pp4_iter1_p_067_2_2_reg_513, tmp_23_fu_987_p4, ap_phi_reg_pp4_iter1_p_067_2_3_reg_545, ap_condition_1111)
    begin
        if ((ap_const_boolean_1 = ap_condition_1111)) then
            if ((last_2_2_reg_492 = ap_const_lv1_1)) then 
                ap_phi_mux_p_067_2_3_phi_fu_549_p4 <= ap_phi_reg_pp4_iter1_p_067_2_2_reg_513;
            elsif ((last_2_2_reg_492 = ap_const_lv1_0)) then 
                ap_phi_mux_p_067_2_3_phi_fu_549_p4 <= tmp_23_fu_987_p4;
            else 
                ap_phi_mux_p_067_2_3_phi_fu_549_p4 <= ap_phi_reg_pp4_iter1_p_067_2_3_reg_545;
            end if;
        else 
            ap_phi_mux_p_067_2_3_phi_fu_549_p4 <= ap_phi_reg_pp4_iter1_p_067_2_3_reg_545;
        end if; 
    end process;


    ap_phi_mux_p_067_s_phi_fu_384_p4_assign_proc : process(ap_CS_fsm_pp4_stage1, ap_block_pp4_stage1, ap_enable_reg_pp4_iter1, ap_reg_pp4_iter1_delayed_last_reg_355, p_067_s_reg_380, p_067_2_3_reg_545)
    begin
        if (((ap_reg_pp4_iter1_delayed_last_reg_355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ap_phi_mux_p_067_s_phi_fu_384_p4 <= p_067_2_3_reg_545;
        else 
            ap_phi_mux_p_067_s_phi_fu_384_p4 <= p_067_s_reg_380;
        end if; 
    end process;


    ap_phi_mux_p_071_2_3_phi_fu_537_p4_assign_proc : process(last_2_2_reg_492, ap_phi_reg_pp4_iter1_p_071_2_2_reg_503, tmp_22_fu_976_p4, ap_phi_reg_pp4_iter1_p_071_2_3_reg_533, ap_condition_1111)
    begin
        if ((ap_const_boolean_1 = ap_condition_1111)) then
            if ((last_2_2_reg_492 = ap_const_lv1_1)) then 
                ap_phi_mux_p_071_2_3_phi_fu_537_p4 <= ap_phi_reg_pp4_iter1_p_071_2_2_reg_503;
            elsif ((last_2_2_reg_492 = ap_const_lv1_0)) then 
                ap_phi_mux_p_071_2_3_phi_fu_537_p4 <= tmp_22_fu_976_p4;
            else 
                ap_phi_mux_p_071_2_3_phi_fu_537_p4 <= ap_phi_reg_pp4_iter1_p_071_2_3_reg_533;
            end if;
        else 
            ap_phi_mux_p_071_2_3_phi_fu_537_p4 <= ap_phi_reg_pp4_iter1_p_071_2_3_reg_533;
        end if; 
    end process;


    ap_phi_mux_p_071_s_phi_fu_372_p4_assign_proc : process(ap_CS_fsm_pp4_stage1, ap_block_pp4_stage1, ap_enable_reg_pp4_iter1, ap_reg_pp4_iter1_delayed_last_reg_355, p_071_s_reg_368, p_071_2_3_reg_533)
    begin
        if (((ap_reg_pp4_iter1_delayed_last_reg_355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ap_phi_mux_p_071_s_phi_fu_372_p4 <= p_071_2_3_reg_533;
        else 
            ap_phi_mux_p_071_s_phi_fu_372_p4 <= p_071_s_reg_368;
        end if; 
    end process;


    ap_phi_mux_p_087_2_3_phi_fu_561_p4_assign_proc : process(last_2_2_reg_492, ap_phi_reg_pp4_iter1_p_087_2_2_reg_523, p_Result_26_3_fu_963_p5, ap_phi_reg_pp4_iter1_p_087_2_3_reg_557, ap_condition_1111)
    begin
        if ((ap_const_boolean_1 = ap_condition_1111)) then
            if ((last_2_2_reg_492 = ap_const_lv1_1)) then 
                ap_phi_mux_p_087_2_3_phi_fu_561_p4 <= ap_phi_reg_pp4_iter1_p_087_2_2_reg_523;
            elsif ((last_2_2_reg_492 = ap_const_lv1_0)) then 
                ap_phi_mux_p_087_2_3_phi_fu_561_p4 <= p_Result_26_3_fu_963_p5;
            else 
                ap_phi_mux_p_087_2_3_phi_fu_561_p4 <= ap_phi_reg_pp4_iter1_p_087_2_3_reg_557;
            end if;
        else 
            ap_phi_mux_p_087_2_3_phi_fu_561_p4 <= ap_phi_reg_pp4_iter1_p_087_2_3_reg_557;
        end if; 
    end process;


    ap_phi_mux_p_087_s_phi_fu_396_p4_assign_proc : process(ap_CS_fsm_pp4_stage1, ap_block_pp4_stage1, ap_enable_reg_pp4_iter1, ap_reg_pp4_iter1_delayed_last_reg_355, p_087_s_reg_392, p_087_2_3_reg_557)
    begin
        if (((ap_reg_pp4_iter1_delayed_last_reg_355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            ap_phi_mux_p_087_s_phi_fu_396_p4 <= p_087_2_3_reg_557;
        else 
            ap_phi_mux_p_087_s_phi_fu_396_p4 <= p_087_s_reg_392;
        end if; 
    end process;


    ap_phi_mux_user_1_3_phi_fu_334_p4_assign_proc : process(last_6_2_reg_271, ap_phi_reg_pp2_iter1_user_1_2_reg_292, user_3_fu_835_p2, ap_phi_reg_pp2_iter1_user_1_3_reg_330, ap_condition_1051)
    begin
        if ((ap_const_boolean_1 = ap_condition_1051)) then
            if ((last_6_2_reg_271 = ap_const_lv1_1)) then 
                ap_phi_mux_user_1_3_phi_fu_334_p4 <= ap_phi_reg_pp2_iter1_user_1_2_reg_292;
            elsif ((last_6_2_reg_271 = ap_const_lv1_0)) then 
                ap_phi_mux_user_1_3_phi_fu_334_p4 <= user_3_fu_835_p2;
            else 
                ap_phi_mux_user_1_3_phi_fu_334_p4 <= ap_phi_reg_pp2_iter1_user_1_3_reg_330;
            end if;
        else 
            ap_phi_mux_user_1_3_phi_fu_334_p4 <= ap_phi_reg_pp2_iter1_user_1_3_reg_330;
        end if; 
    end process;

    ap_phi_reg_pp2_iter0_last_6_1_reg_238 <= "X";
    ap_phi_reg_pp2_iter0_last_6_2_reg_271 <= "X";
    ap_phi_reg_pp2_iter0_last_6_reg_204 <= "X";
    ap_phi_reg_pp2_iter0_p_0467_2_2_reg_282 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter0_user_1_2_reg_292 <= "X";
    ap_phi_reg_pp2_iter1_last_6_3_reg_316 <= "X";
    ap_phi_reg_pp2_iter1_p_0467_2_3_reg_302 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp2_iter1_user_1_3_reg_330 <= "X";
    ap_phi_reg_pp4_iter0_last_2_1_reg_448 <= "X";
    ap_phi_reg_pp4_iter0_last_2_2_reg_492 <= "X";
    ap_phi_reg_pp4_iter0_last_2_reg_404 <= "X";
    ap_phi_reg_pp4_iter0_p_067_2_2_reg_513 <= "XXXX";
    ap_phi_reg_pp4_iter0_p_071_2_2_reg_503 <= "XXXX";
    ap_phi_reg_pp4_iter0_p_087_2_2_reg_523 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp4_iter1_last_2_3_reg_569 <= "X";
    ap_phi_reg_pp4_iter1_p_067_2_3_reg_545 <= "XXXX";
    ap_phi_reg_pp4_iter1_p_071_2_3_reg_533 <= "XXXX";
    ap_phi_reg_pp4_iter1_p_087_2_3_reg_557 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op113_read_state11_assign_proc : process(delayed_last_1_reg_179, delayed_last_3_reg_167)
    begin
                ap_predicate_op113_read_state11 <= ((delayed_last_3_reg_167 = ap_const_lv1_0) and (delayed_last_1_reg_179 = ap_const_lv1_0));
    end process;


    ap_predicate_op127_read_state12_assign_proc : process(delayed_last_1_reg_179, last_6_reg_204)
    begin
                ap_predicate_op127_read_state12 <= ((last_6_reg_204 = ap_const_lv1_0) and (delayed_last_1_reg_179 = ap_const_lv1_0));
    end process;


    ap_predicate_op140_read_state13_assign_proc : process(delayed_last_1_reg_179, last_6_1_reg_238)
    begin
                ap_predicate_op140_read_state13 <= ((last_6_1_reg_238 = ap_const_lv1_0) and (delayed_last_1_reg_179 = ap_const_lv1_0));
    end process;


    ap_predicate_op153_read_state14_assign_proc : process(delayed_last_1_reg_179, last_6_2_reg_271)
    begin
                ap_predicate_op153_read_state14 <= ((last_6_2_reg_271 = ap_const_lv1_0) and (delayed_last_1_reg_179 = ap_const_lv1_0));
    end process;


    ap_predicate_op191_read_state21_assign_proc : process(delayed_last_reg_355, delayed_last_2_reg_343)
    begin
                ap_predicate_op191_read_state21 <= ((delayed_last_2_reg_343 = ap_const_lv1_0) and (delayed_last_reg_355 = ap_const_lv1_0));
    end process;


    ap_predicate_op207_read_state22_assign_proc : process(delayed_last_reg_355, last_2_reg_404)
    begin
                ap_predicate_op207_read_state22 <= ((last_2_reg_404 = ap_const_lv1_0) and (delayed_last_reg_355 = ap_const_lv1_0));
    end process;


    ap_predicate_op221_read_state23_assign_proc : process(delayed_last_reg_355, last_2_1_reg_448)
    begin
                ap_predicate_op221_read_state23 <= ((last_2_1_reg_448 = ap_const_lv1_0) and (delayed_last_reg_355 = ap_const_lv1_0));
    end process;


    ap_predicate_op235_read_state24_assign_proc : process(delayed_last_reg_355, last_2_2_reg_492)
    begin
                ap_predicate_op235_read_state24 <= ((last_2_2_reg_492 = ap_const_lv1_0) and (delayed_last_reg_355 = ap_const_lv1_0));
    end process;


    ap_rst_n_control_inv_assign_proc : process(ap_rst_n_control)
    begin
                ap_rst_n_control_inv <= not(ap_rst_n_control);
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    grp_fu_589_p1 <= stream_in_24_last_V_0_data_out;
    grp_read_fu_138_p2 <= mode_0_data_reg;

    mode_0_ack_out_assign_proc : process(stream_out_32_data_V_1_ack_in, stream_out_32_user_V_1_ack_in, stream_out_32_last_V_1_ack_in, ap_CS_fsm_state6)
    begin
        if ((not(((stream_out_32_last_V_1_ack_in = ap_const_logic_0) or (stream_out_32_user_V_1_ack_in = ap_const_logic_0) or (stream_out_32_data_V_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            mode_0_ack_out <= ap_const_logic_1;
        else 
            mode_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    out_c1_V_fu_650_p2 <= std_logic_vector(unsigned(tmp_fu_632_p1) + unsigned(tmp_1_fu_646_p1));
    out_c2_V_fu_684_p2 <= std_logic_vector(unsigned(tmp_3_fu_666_p1) + unsigned(tmp_4_fu_680_p1));
    p_Result_1_fu_636_p4 <= stream_in_24_data_V_0_data_out(15 downto 8);
    p_Result_26_1_fu_899_p5 <= (ap_phi_reg_pp4_iter0_p_087_2_reg_437(95 downto 48) & stream_in_24_data_V_0_data_out & ap_phi_reg_pp4_iter0_p_087_2_reg_437(23 downto 0));
    p_Result_26_2_fu_931_p5 <= (ap_phi_reg_pp4_iter0_p_087_2_1_reg_481(95 downto 72) & stream_in_24_data_V_0_data_out & ap_phi_reg_pp4_iter0_p_087_2_1_reg_481(47 downto 0));
    p_Result_26_3_fu_963_p5 <= (stream_in_24_data_V_0_data_out & ap_phi_reg_pp4_iter1_p_087_2_2_reg_523(71 downto 0));
    p_Result_2_fu_718_p5 <= (((p_Result_8_fu_708_p4 & tmp_12_fu_704_p1) & p_Result_6_fu_694_p4) & tmp_11_fu_690_p1);
    p_Result_33_1_fu_793_p5 <= (ap_phi_reg_pp2_iter0_p_0467_2_reg_215(31 downto 16) & tmp_18_fu_789_p1 & ap_phi_reg_pp2_iter0_p_0467_2_reg_215(7 downto 0));
    p_Result_33_2_fu_819_p5 <= (ap_phi_reg_pp2_iter0_p_0467_2_1_reg_249(31 downto 24) & tmp_21_fu_815_p1 & ap_phi_reg_pp2_iter0_p_0467_2_1_reg_249(15 downto 0));
    p_Result_33_3_fu_846_p5 <= (tmp_24_fu_842_p1 & ap_phi_reg_pp2_iter1_p_0467_2_2_reg_282(23 downto 0));
    p_Result_35_1_fu_754_p3 <= (tmp_10_fu_750_p1 & tmp_8_fu_735_p1);
    p_Result_3_fu_656_p4 <= stream_in_24_data_V_0_data_out(23 downto 16);
    p_Result_4_fu_670_p4 <= stream_in_24_data_V_0_data_out(23 downto 16);
    p_Result_6_fu_694_p4 <= out_c1_V_fu_650_p2(8 downto 1);
    p_Result_7_fu_867_p5 <= (ap_phi_mux_p_087_s_phi_fu_396_p4(95 downto 24) & stream_in_24_data_V_0_data_out);
    p_Result_8_fu_708_p4 <= out_c2_V_fu_684_p2(8 downto 1);
    p_Result_9_fu_767_p5 <= (ap_phi_mux_p_0467_s_phi_fu_196_p4(31 downto 8) & tmp_15_fu_763_p1);
    p_Result_s_30_fu_622_p4 <= stream_in_24_data_V_0_data_out(15 downto 8);
    p_Result_s_fu_859_p3 <= (alpha_V_read_reg_1069 & stream_in_24_data_V_0_data_out);

    stream_in_24_TDATA_blk_n_assign_proc : process(stream_in_24_data_V_0_state, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1, delayed_last_reg_355, delayed_last_2_reg_343, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2, last_2_reg_404, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3, last_2_1_reg_448, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, last_2_2_reg_492, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_block_pp2_stage1, delayed_last_1_reg_179, delayed_last_3_reg_167, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2, last_6_reg_204, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3, last_6_1_reg_238, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, last_6_2_reg_271, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (last_6_2_reg_271 = ap_const_lv1_0) and (delayed_last_1_reg_179 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage3) and (last_6_1_reg_238 = ap_const_lv1_0) and (delayed_last_1_reg_179 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2) and (last_6_reg_204 = ap_const_lv1_0) and (delayed_last_1_reg_179 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage1) and (delayed_last_3_reg_167 = ap_const_lv1_0) and (delayed_last_1_reg_179 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((last_2_2_reg_492 = ap_const_lv1_0) and (delayed_last_reg_355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((last_2_1_reg_448 = ap_const_lv1_0) and (delayed_last_reg_355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((last_2_reg_404 = ap_const_lv1_0) and (delayed_last_reg_355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((delayed_last_2_reg_343 = ap_const_lv1_0) and (delayed_last_reg_355 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            stream_in_24_TDATA_blk_n <= stream_in_24_data_V_0_state(0);
        else 
            stream_in_24_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_in_24_TREADY <= stream_in_24_last_V_0_state(1);
    stream_in_24_data_V_0_ack_in <= stream_in_24_data_V_0_state(1);

    stream_in_24_data_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_predicate_op153_read_state14, ap_block_pp2_stage0_11001, ap_predicate_op235_read_state24, ap_block_pp4_stage0_11001, ap_predicate_op191_read_state21, ap_block_pp4_stage1_11001, ap_predicate_op207_read_state22, ap_block_pp4_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp1_stage1_11001, ap_predicate_op113_read_state11, ap_block_pp2_stage1_11001, ap_predicate_op127_read_state12, ap_block_pp2_stage2_11001, ap_predicate_op140_read_state13, ap_block_pp2_stage3_11001, ap_block_pp3_stage0_11001, ap_predicate_op221_read_state23, ap_block_pp4_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_predicate_op153_read_state14 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_predicate_op140_read_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_predicate_op127_read_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_predicate_op113_read_state11 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_predicate_op235_read_state24 = ap_const_boolean_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (ap_predicate_op221_read_state23 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (ap_predicate_op207_read_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_predicate_op191_read_state21 = ap_const_boolean_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            stream_in_24_data_V_0_ack_out <= ap_const_logic_1;
        else 
            stream_in_24_data_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    stream_in_24_data_V_0_data_out_assign_proc : process(stream_in_24_data_V_0_payload_A, stream_in_24_data_V_0_payload_B, stream_in_24_data_V_0_sel)
    begin
        if ((stream_in_24_data_V_0_sel = ap_const_logic_1)) then 
            stream_in_24_data_V_0_data_out <= stream_in_24_data_V_0_payload_B;
        else 
            stream_in_24_data_V_0_data_out <= stream_in_24_data_V_0_payload_A;
        end if; 
    end process;

    stream_in_24_data_V_0_load_A <= (stream_in_24_data_V_0_state_cmp_full and not(stream_in_24_data_V_0_sel_wr));
    stream_in_24_data_V_0_load_B <= (stream_in_24_data_V_0_state_cmp_full and stream_in_24_data_V_0_sel_wr);
    stream_in_24_data_V_0_sel <= stream_in_24_data_V_0_sel_rd;
    stream_in_24_data_V_0_state_cmp_full <= '0' when (stream_in_24_data_V_0_state = ap_const_lv2_1) else '1';
    stream_in_24_data_V_0_vld_in <= stream_in_24_TVALID;
    stream_in_24_data_V_0_vld_out <= stream_in_24_data_V_0_state(0);
    stream_in_24_last_V_0_ack_in <= stream_in_24_last_V_0_state(1);

    stream_in_24_last_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_predicate_op153_read_state14, ap_block_pp2_stage0_11001, ap_predicate_op235_read_state24, ap_block_pp4_stage0_11001, ap_predicate_op191_read_state21, ap_block_pp4_stage1_11001, ap_predicate_op207_read_state22, ap_block_pp4_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp1_stage1_11001, ap_predicate_op113_read_state11, ap_block_pp2_stage1_11001, ap_predicate_op127_read_state12, ap_block_pp2_stage2_11001, ap_predicate_op140_read_state13, ap_block_pp2_stage3_11001, ap_block_pp3_stage0_11001, ap_predicate_op221_read_state23, ap_block_pp4_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_predicate_op153_read_state14 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_predicate_op140_read_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_predicate_op127_read_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_predicate_op113_read_state11 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_predicate_op235_read_state24 = ap_const_boolean_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (ap_predicate_op221_read_state23 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (ap_predicate_op207_read_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_predicate_op191_read_state21 = ap_const_boolean_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            stream_in_24_last_V_0_ack_out <= ap_const_logic_1;
        else 
            stream_in_24_last_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    stream_in_24_last_V_0_data_out_assign_proc : process(stream_in_24_last_V_0_payload_A, stream_in_24_last_V_0_payload_B, stream_in_24_last_V_0_sel)
    begin
        if ((stream_in_24_last_V_0_sel = ap_const_logic_1)) then 
            stream_in_24_last_V_0_data_out <= stream_in_24_last_V_0_payload_B;
        else 
            stream_in_24_last_V_0_data_out <= stream_in_24_last_V_0_payload_A;
        end if; 
    end process;

    stream_in_24_last_V_0_load_A <= (stream_in_24_last_V_0_state_cmp_full and not(stream_in_24_last_V_0_sel_wr));
    stream_in_24_last_V_0_load_B <= (stream_in_24_last_V_0_state_cmp_full and stream_in_24_last_V_0_sel_wr);
    stream_in_24_last_V_0_sel <= stream_in_24_last_V_0_sel_rd;
    stream_in_24_last_V_0_state_cmp_full <= '0' when (stream_in_24_last_V_0_state = ap_const_lv2_1) else '1';
    stream_in_24_last_V_0_vld_in <= stream_in_24_TVALID;
    stream_in_24_last_V_0_vld_out <= stream_in_24_last_V_0_state(0);
    stream_in_24_user_V_0_ack_in <= stream_in_24_user_V_0_state(1);

    stream_in_24_user_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_predicate_op153_read_state14, ap_block_pp2_stage0_11001, ap_predicate_op235_read_state24, ap_block_pp4_stage0_11001, ap_predicate_op191_read_state21, ap_block_pp4_stage1_11001, ap_predicate_op207_read_state22, ap_block_pp4_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp1_stage1_11001, ap_predicate_op113_read_state11, ap_block_pp2_stage1_11001, ap_predicate_op127_read_state12, ap_block_pp2_stage2_11001, ap_predicate_op140_read_state13, ap_block_pp2_stage3_11001, ap_block_pp3_stage0_11001, ap_predicate_op221_read_state23, ap_block_pp4_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_predicate_op153_read_state14 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_predicate_op140_read_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_predicate_op127_read_state12 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_predicate_op113_read_state11 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_predicate_op235_read_state24 = ap_const_boolean_1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage3_11001) and (ap_predicate_op221_read_state23 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (ap_predicate_op207_read_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_predicate_op191_read_state21 = ap_const_boolean_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            stream_in_24_user_V_0_ack_out <= ap_const_logic_1;
        else 
            stream_in_24_user_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    stream_in_24_user_V_0_data_out_assign_proc : process(stream_in_24_user_V_0_payload_A, stream_in_24_user_V_0_payload_B, stream_in_24_user_V_0_sel)
    begin
        if ((stream_in_24_user_V_0_sel = ap_const_logic_1)) then 
            stream_in_24_user_V_0_data_out <= stream_in_24_user_V_0_payload_B;
        else 
            stream_in_24_user_V_0_data_out <= stream_in_24_user_V_0_payload_A;
        end if; 
    end process;

    stream_in_24_user_V_0_load_A <= (stream_in_24_user_V_0_state_cmp_full and not(stream_in_24_user_V_0_sel_wr));
    stream_in_24_user_V_0_load_B <= (stream_in_24_user_V_0_state_cmp_full and stream_in_24_user_V_0_sel_wr);
    stream_in_24_user_V_0_sel <= stream_in_24_user_V_0_sel_rd;
    stream_in_24_user_V_0_state_cmp_full <= '0' when (stream_in_24_user_V_0_state = ap_const_lv2_1) else '1';
    stream_in_24_user_V_0_vld_in <= stream_in_24_TVALID;
    stream_in_24_user_V_0_vld_out <= stream_in_24_user_V_0_state(0);
    stream_out_32_TDATA <= stream_out_32_data_V_1_data_out;

    stream_out_32_TDATA_blk_n_assign_proc : process(stream_out_32_data_V_1_state, ap_CS_fsm_pp4_stage1, ap_block_pp4_stage1, delayed_last_2_reg_343, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2, ap_CS_fsm_pp4_stage3, ap_block_pp4_stage3, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1, delayed_last_3_reg_167, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_reg_pp4_iter1_delayed_last_2_reg_343, ap_enable_reg_pp3_iter1, ap_reg_pp2_iter1_delayed_last_3_reg_167, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (delayed_last_3_reg_167 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_reg_pp2_iter1_delayed_last_3_reg_167 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage3) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage3)) or ((ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            stream_out_32_TDATA_blk_n <= stream_out_32_data_V_1_state(1);
        else 
            stream_out_32_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_out_32_TLAST <= stream_out_32_last_V_1_data_out;
    stream_out_32_TUSER <= stream_out_32_user_V_1_data_out;
    stream_out_32_TVALID <= stream_out_32_last_V_1_state(0);
    stream_out_32_data_V_1_ack_in <= stream_out_32_data_V_1_state(1);
    stream_out_32_data_V_1_ack_out <= stream_out_32_TREADY;

    stream_out_32_data_V_1_data_in_assign_proc : process(ap_CS_fsm_pp4_stage1, delayed_last_2_reg_343, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, delayed_last_3_reg_167, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_reg_pp4_iter1_delayed_last_2_reg_343, p_Result_2_fu_718_p5, p_Result_35_1_fu_754_p3, p_Result_s_fu_859_p3, tmp_25_fu_998_p1, p_Result_29_1_reg_1213, p_Result_29_2_reg_1228, ap_phi_mux_p_0467_2_3_phi_fu_307_p4, ap_block_pp0_stage1_01001, ap_block_pp1_stage1_01001, ap_block_pp2_stage0_01001, ap_block_pp3_stage0_01001, ap_block_pp4_stage0_01001, ap_block_pp4_stage1_01001, ap_block_pp4_stage2_01001)
    begin
        if (((ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_01001))) then 
            stream_out_32_data_V_1_data_in <= p_Result_29_2_reg_1228;
        elsif (((ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_01001))) then 
            stream_out_32_data_V_1_data_in <= p_Result_29_1_reg_1213;
        elsif (((delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_01001))) then 
            stream_out_32_data_V_1_data_in <= tmp_25_fu_998_p1;
        elsif (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_01001))) then 
            stream_out_32_data_V_1_data_in <= p_Result_s_fu_859_p3;
        elsif (((delayed_last_3_reg_167 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_01001))) then 
            stream_out_32_data_V_1_data_in <= ap_phi_mux_p_0467_2_3_phi_fu_307_p4;
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_01001))) then 
            stream_out_32_data_V_1_data_in <= p_Result_35_1_fu_754_p3;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_32_data_V_1_data_in <= p_Result_2_fu_718_p5;
        else 
            stream_out_32_data_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stream_out_32_data_V_1_data_out_assign_proc : process(stream_out_32_data_V_1_payload_A, stream_out_32_data_V_1_payload_B, stream_out_32_data_V_1_sel)
    begin
        if ((stream_out_32_data_V_1_sel = ap_const_logic_1)) then 
            stream_out_32_data_V_1_data_out <= stream_out_32_data_V_1_payload_B;
        else 
            stream_out_32_data_V_1_data_out <= stream_out_32_data_V_1_payload_A;
        end if; 
    end process;

    stream_out_32_data_V_1_load_A <= (stream_out_32_data_V_1_state_cmp_full and not(stream_out_32_data_V_1_sel_wr));
    stream_out_32_data_V_1_load_B <= (stream_out_32_data_V_1_state_cmp_full and stream_out_32_data_V_1_sel_wr);
    stream_out_32_data_V_1_sel <= stream_out_32_data_V_1_sel_rd;
    stream_out_32_data_V_1_state_cmp_full <= '0' when (stream_out_32_data_V_1_state = ap_const_lv2_1) else '1';

    stream_out_32_data_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp4_stage1, delayed_last_2_reg_343, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, delayed_last_3_reg_167, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_reg_pp4_iter1_delayed_last_2_reg_343, ap_block_pp2_stage0_11001, ap_block_pp4_stage0_11001, ap_block_pp4_stage1_11001, ap_block_pp4_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp1_stage1_11001, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (delayed_last_3_reg_167 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            stream_out_32_data_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_32_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_32_data_V_1_vld_out <= stream_out_32_data_V_1_state(0);
    stream_out_32_last_V_1_ack_in <= stream_out_32_last_V_1_state(1);
    stream_out_32_last_V_1_ack_out <= stream_out_32_TREADY;

    stream_out_32_last_V_1_data_in_assign_proc : process(stream_in_24_last_V_0_data_out, ap_CS_fsm_pp4_stage1, delayed_last_2_reg_343, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, delayed_last_3_reg_167, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_reg_pp4_iter1_delayed_last_2_reg_343, tmp_29_reg_1223, tmp_31_reg_1238, ap_phi_mux_last_6_3_phi_fu_321_p4, ap_phi_mux_p_067_2_3_phi_fu_549_p4, ap_block_pp0_stage1_01001, ap_block_pp1_stage1_01001, ap_block_pp2_stage0_01001, ap_block_pp3_stage0_01001, ap_block_pp4_stage0_01001, ap_block_pp4_stage1_01001, ap_block_pp4_stage2_01001)
    begin
        if (((ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_01001))) then 
            stream_out_32_last_V_1_data_in <= tmp_31_reg_1238;
        elsif (((ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_01001))) then 
            stream_out_32_last_V_1_data_in <= tmp_29_reg_1223;
        elsif (((delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_01001))) then 
            stream_out_32_last_V_1_data_in <= ap_phi_mux_p_067_2_3_phi_fu_549_p4(1 downto 1);
        elsif (((delayed_last_3_reg_167 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_01001))) then 
            stream_out_32_last_V_1_data_in <= ap_phi_mux_last_6_3_phi_fu_321_p4;
        elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_01001)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_01001)))) then 
            stream_out_32_last_V_1_data_in <= stream_in_24_last_V_0_data_out;
        else 
            stream_out_32_last_V_1_data_in <= "X";
        end if; 
    end process;


    stream_out_32_last_V_1_data_out_assign_proc : process(stream_out_32_last_V_1_payload_A, stream_out_32_last_V_1_payload_B, stream_out_32_last_V_1_sel)
    begin
        if ((stream_out_32_last_V_1_sel = ap_const_logic_1)) then 
            stream_out_32_last_V_1_data_out <= stream_out_32_last_V_1_payload_B;
        else 
            stream_out_32_last_V_1_data_out <= stream_out_32_last_V_1_payload_A;
        end if; 
    end process;

    stream_out_32_last_V_1_load_A <= (stream_out_32_last_V_1_state_cmp_full and not(stream_out_32_last_V_1_sel_wr));
    stream_out_32_last_V_1_load_B <= (stream_out_32_last_V_1_state_cmp_full and stream_out_32_last_V_1_sel_wr);
    stream_out_32_last_V_1_sel <= stream_out_32_last_V_1_sel_rd;
    stream_out_32_last_V_1_state_cmp_full <= '0' when (stream_out_32_last_V_1_state = ap_const_lv2_1) else '1';

    stream_out_32_last_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp4_stage1, delayed_last_2_reg_343, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, delayed_last_3_reg_167, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_reg_pp4_iter1_delayed_last_2_reg_343, ap_block_pp2_stage0_11001, ap_block_pp4_stage0_11001, ap_block_pp4_stage1_11001, ap_block_pp4_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp1_stage1_11001, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (delayed_last_3_reg_167 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            stream_out_32_last_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_32_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_32_last_V_1_vld_out <= stream_out_32_last_V_1_state(0);
    stream_out_32_user_V_1_ack_in <= stream_out_32_user_V_1_state(1);
    stream_out_32_user_V_1_ack_out <= stream_out_32_TREADY;

    stream_out_32_user_V_1_data_in_assign_proc : process(stream_in_24_user_V_0_data_out, ap_CS_fsm_pp4_stage1, delayed_last_2_reg_343, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, delayed_last_3_reg_167, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_reg_pp4_iter1_delayed_last_2_reg_343, user_3_1_fu_615_p2, user_2_1_fu_743_p2, tmp_26_fu_1003_p1, tmp_28_reg_1218, tmp_30_reg_1233, ap_phi_mux_user_1_3_phi_fu_334_p4, ap_block_pp0_stage1_01001, ap_block_pp1_stage1_01001, ap_block_pp2_stage0_01001, ap_block_pp3_stage0_01001, ap_block_pp4_stage0_01001, ap_block_pp4_stage1_01001, ap_block_pp4_stage2_01001)
    begin
        if (((ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2) and (ap_const_boolean_0 = ap_block_pp4_stage2_01001))) then 
            stream_out_32_user_V_1_data_in <= tmp_30_reg_1233;
        elsif (((ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_01001))) then 
            stream_out_32_user_V_1_data_in <= tmp_28_reg_1218;
        elsif (((delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_01001))) then 
            stream_out_32_user_V_1_data_in <= tmp_26_fu_1003_p1;
        elsif (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_01001))) then 
            stream_out_32_user_V_1_data_in <= stream_in_24_user_V_0_data_out;
        elsif (((delayed_last_3_reg_167 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_01001))) then 
            stream_out_32_user_V_1_data_in <= ap_phi_mux_user_1_3_phi_fu_334_p4;
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_boolean_0 = ap_block_pp1_stage1_01001))) then 
            stream_out_32_user_V_1_data_in <= user_2_1_fu_743_p2;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            stream_out_32_user_V_1_data_in <= user_3_1_fu_615_p2;
        else 
            stream_out_32_user_V_1_data_in <= "X";
        end if; 
    end process;


    stream_out_32_user_V_1_data_out_assign_proc : process(stream_out_32_user_V_1_payload_A, stream_out_32_user_V_1_payload_B, stream_out_32_user_V_1_sel)
    begin
        if ((stream_out_32_user_V_1_sel = ap_const_logic_1)) then 
            stream_out_32_user_V_1_data_out <= stream_out_32_user_V_1_payload_B;
        else 
            stream_out_32_user_V_1_data_out <= stream_out_32_user_V_1_payload_A;
        end if; 
    end process;

    stream_out_32_user_V_1_load_A <= (stream_out_32_user_V_1_state_cmp_full and not(stream_out_32_user_V_1_sel_wr));
    stream_out_32_user_V_1_load_B <= (stream_out_32_user_V_1_state_cmp_full and stream_out_32_user_V_1_sel_wr);
    stream_out_32_user_V_1_sel <= stream_out_32_user_V_1_sel_rd;
    stream_out_32_user_V_1_state_cmp_full <= '0' when (stream_out_32_user_V_1_state = ap_const_lv2_1) else '1';

    stream_out_32_user_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp4_stage1, delayed_last_2_reg_343, ap_CS_fsm_pp4_stage2, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, delayed_last_3_reg_167, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_reg_pp4_iter1_delayed_last_2_reg_343, ap_block_pp2_stage0_11001, ap_block_pp4_stage0_11001, ap_block_pp4_stage1_11001, ap_block_pp4_stage2_11001, ap_block_pp0_stage1_11001, ap_block_pp1_stage1_11001, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (delayed_last_3_reg_167 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_reg_pp4_iter1_delayed_last_2_reg_343 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            stream_out_32_user_V_1_vld_in <= ap_const_logic_1;
        else 
            stream_out_32_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_32_user_V_1_vld_out <= stream_out_32_user_V_1_state(0);
    tmp_10_fu_750_p1 <= stream_in_24_data_V_0_data_out(16 - 1 downto 0);
    tmp_11_fu_690_p1 <= stream_in_24_data_V_0_data_out(8 - 1 downto 0);
    tmp_12_fu_704_p1 <= stream_in_24_data_V_0_data_out(8 - 1 downto 0);
    
    tmp_13_fu_879_p4_proc : process(ap_phi_mux_p_071_s_phi_fu_372_p4, stream_in_24_user_V_0_data_out)
    begin
        tmp_13_fu_879_p4 <= ap_phi_mux_p_071_s_phi_fu_372_p4;
        tmp_13_fu_879_p4(0) <= stream_in_24_user_V_0_data_out(0);
    end process;

    
    tmp_14_fu_889_p4_proc : process(ap_phi_mux_p_067_s_phi_fu_384_p4, stream_in_24_last_V_0_data_out)
    begin
        tmp_14_fu_889_p4 <= ap_phi_mux_p_067_s_phi_fu_384_p4;
        tmp_14_fu_889_p4(0) <= stream_in_24_last_V_0_data_out(0);
    end process;

    tmp_15_fu_763_p1 <= stream_in_24_data_V_0_data_out(8 - 1 downto 0);
    
    tmp_16_fu_911_p4_proc : process(ap_phi_reg_pp4_iter0_p_071_2_reg_415, stream_in_24_user_V_0_data_out)
    begin
        tmp_16_fu_911_p4 <= ap_phi_reg_pp4_iter0_p_071_2_reg_415;
        tmp_16_fu_911_p4(1) <= stream_in_24_user_V_0_data_out(0);
    end process;

    
    tmp_17_fu_921_p4_proc : process(ap_phi_reg_pp4_iter0_p_067_2_reg_426, stream_in_24_last_V_0_data_out)
    begin
        tmp_17_fu_921_p4 <= ap_phi_reg_pp4_iter0_p_067_2_reg_426;
        tmp_17_fu_921_p4(1) <= stream_in_24_last_V_0_data_out(0);
    end process;

    tmp_18_fu_789_p1 <= stream_in_24_data_V_0_data_out(8 - 1 downto 0);
    
    tmp_19_fu_943_p4_proc : process(ap_phi_reg_pp4_iter0_p_071_2_1_reg_459, stream_in_24_user_V_0_data_out)
    begin
        tmp_19_fu_943_p4 <= ap_phi_reg_pp4_iter0_p_071_2_1_reg_459;
        tmp_19_fu_943_p4(2) <= stream_in_24_user_V_0_data_out(0);
    end process;

    tmp_1_fu_646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_636_p4),9));
    
    tmp_20_fu_953_p4_proc : process(ap_phi_reg_pp4_iter0_p_067_2_1_reg_470, stream_in_24_last_V_0_data_out)
    begin
        tmp_20_fu_953_p4 <= ap_phi_reg_pp4_iter0_p_067_2_1_reg_470;
        tmp_20_fu_953_p4(2) <= stream_in_24_last_V_0_data_out(0);
    end process;

    tmp_21_fu_815_p1 <= stream_in_24_data_V_0_data_out(8 - 1 downto 0);
    
    tmp_22_fu_976_p4_proc : process(ap_phi_reg_pp4_iter1_p_071_2_2_reg_503, stream_in_24_user_V_0_data_out)
    begin
        tmp_22_fu_976_p4 <= ap_phi_reg_pp4_iter1_p_071_2_2_reg_503;
        tmp_22_fu_976_p4(3) <= stream_in_24_user_V_0_data_out(0);
    end process;

    
    tmp_23_fu_987_p4_proc : process(ap_phi_reg_pp4_iter1_p_067_2_2_reg_513, stream_in_24_last_V_0_data_out)
    begin
        tmp_23_fu_987_p4 <= ap_phi_reg_pp4_iter1_p_067_2_2_reg_513;
        tmp_23_fu_987_p4(3) <= stream_in_24_last_V_0_data_out(0);
    end process;

    tmp_24_fu_842_p1 <= stream_in_24_data_V_0_data_out(8 - 1 downto 0);
    tmp_25_fu_998_p1 <= ap_phi_mux_p_087_2_3_phi_fu_561_p4(32 - 1 downto 0);
    tmp_26_fu_1003_p1 <= ap_phi_mux_p_071_2_3_phi_fu_537_p4(1 - 1 downto 0);
    tmp_3_fu_666_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_3_fu_656_p4),9));
    tmp_4_fu_680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_4_fu_670_p4),9));
    tmp_8_fu_735_p1 <= stream_in_24_data_V_0_data_out(16 - 1 downto 0);
    tmp_fu_632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_30_fu_622_p4),9));
    user_2_1_fu_743_p2 <= (stream_in_24_user_V_0_data_out or stream_in_24_user_V_0_data_out);
    user_2_fu_809_p2 <= (stream_in_24_user_V_0_data_out or ap_phi_reg_pp2_iter0_user_1_1_reg_260);
    user_3_1_fu_615_p2 <= (stream_in_24_user_V_0_data_out or stream_in_24_user_V_0_data_out);
    user_3_fu_835_p2 <= (stream_in_24_user_V_0_data_out or ap_phi_reg_pp2_iter1_user_1_2_reg_292);
    user_s_fu_783_p2 <= (stream_in_24_user_V_0_data_out or ap_phi_reg_pp2_iter0_user_1_reg_226);
end behav;
