
Processor: PROC2
sim: ** simulation statistics **
sim_num_insn                9148758 # total number of instructions committed
sim_num_refs                3347925 # total number of loads and stores committed
sim_num_loads               2336062 # total number of loads committed
sim_num_stores         1011863.0000 # total number of stores committed
sim_num_branches            1065622 # total number of branches committed
sim_elapsed_time                 23 # total simulation time in seconds
sim_inst_rate           397772.0870 # simulation speed (in insts/sec)
sim_total_insn              9639312 # total number of instructions executed
sim_total_refs              3422304 # total number of loads and stores executed
sim_total_loads             2372158 # total number of loads executed
sim_total_stores       1050146.0000 # total number of stores executed
sim_total_branches          1155933 # total number of branches executed
sim_cycle                   9633274 # total simulation time in cycles
num_bus_access               142312 # total number of access bus
cycle_wait_bus              4625798 # total cycle waiting for bus
cycle_bus_busy              1067998 # total cycle waiting (wasted) for bus busy
sim_IPC                      0.9497 # instructions per cycle
sim_CPI                      1.0530 # cycles per instruction
sim_exec_BW                  1.0006 # total instructions (mis-spec + committed) per cycle
sim_IPB                      8.5854 # instruction per branch
IFQ_count                  18265695 # cumulative IFQ occupancy
IFQ_fcount                  4214898 # cumulative IFQ full count
ifq_occupancy                1.8961 # avg IFQ occupancy (insn's)
ifq_rate                     1.0006 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.8949 # avg IFQ occupant latency (cycle's)
ifq_full                     0.4375 # fraction of time (cycle's) IFQ was full
RUU_count                  74794788 # cumulative RUU occupancy
RUU_fcount                  4339483 # cumulative RUU full count
ruu_occupancy                7.7642 # avg RUU occupancy (insn's)
ruu_rate                     1.0006 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  7.7593 # avg RUU occupant latency (cycle's)
ruu_full                     0.4505 # fraction of time (cycle's) RUU was full
LSQ_count                  26978045 # cumulative LSQ occupancy
LSQ_fcount                       79 # cumulative LSQ full count
lsq_occupancy                2.8005 # avg LSQ occupancy (insn's)
lsq_rate                     1.0006 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  2.7988 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0000 # fraction of time (cycle's) LSQ was full
bpred_bimod.lookups         1178928 # total number of bpred lookups
bpred_bimod.updates         1065622 # total number of updates
bpred_bimod.addr_hits       1007054 # total number of address-predicted hits
bpred_bimod.dir_hits        1008541 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses            57081 # total number of misses
bpred_bimod.jr_hits           52740 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen           53021 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP          129 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP          135 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.9450 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.9464 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.9947 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.9556 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes        53533 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops        53410 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP        52886 # total number of RAS predictions used
bpred_bimod.ras_hits.PP        52611 # total number of RAS hits
bpred_bimod.ras_rate.PP    0.9948 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses                9789025 # total number of accesses
il1.hits                    9787085 # total number of hits
il1.misses                     1940 # total number of misses
il1.replacements                230 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0002 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                3167309 # total number of accesses
dl1.hits                    3162817 # total number of hits
dl1.misses                     4492 # total number of misses
dl1.replacements                  0 # total number of replacements
dl1.writebacks                    0 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0014 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                   6432 # total number of accesses
ul2.hits                       3104 # total number of hits
ul2.misses                     3328 # total number of misses
ul2.replacements                  0 # total number of replacements
ul2.writebacks                    0 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.5174 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses               9789025 # total number of accesses
itlb.hits                   9788989 # total number of hits
itlb.misses                      36 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses               3232849 # total number of accesses
dtlb.hits                   3232799 # total number of hits
dtlb.misses                      50 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power           1362363.3879 # total power usage of rename unit
bpred_power            3641259.1795 # total power usage of bpred unit
window_power           7940580.7128 # total power usage of instruction window
lsq_power              5762785.9485 # total power usage of load/store queue
regfile_power          11756424.0432 # total power usage of arch. regfile
icache_power           296327620.3992 # total power usage of icache
dcache_power           703348391.5547 # total power usage of dcache
dcache2_power          4801502.4735 # total power usage of dcache2
alu_power              47423740.6168 # total power usage of alu
falu_power             35755994.9091 # total power usage of falu
resultbus_power        6789771.6578 # total power usage of resultbus
clock_power            89618151.6149 # total power usage of clock
avg_rename_power             0.1414 # avg power usage of rename unit
avg_bpred_power              0.3780 # avg power usage of bpred unit
avg_window_power             0.8243 # avg power usage of instruction window
avg_lsq_power                0.5982 # avg power usage of lsq
avg_regfile_power            1.2204 # avg power usage of arch. regfile
avg_icache_power            30.7608 # avg power usage of icache
avg_dcache_power            73.0124 # avg power usage of dcache
avg_dcache2_power            0.4984 # avg power usage of dcache2
avg_alu_power                4.9229 # avg power usage of alu
avg_falu_power               3.7117 # avg power usage of falu
avg_resultbus_power          0.7048 # avg power usage of resultbus
avg_clock_power              9.3030 # avg power usage of clock
fetch_stage_power      299968879.5788 # total power usage of fetch stage
dispatch_stage_power   1362363.3879 # total power usage of dispatch stage
issue_stage_power      776066772.9642 # total power usage of issue stage
avg_fetch_power             31.1388 # average power of fetch unit per cycle
avg_dispatch_power           0.1414 # average power of dispatch unit per cycle
avg_issue_power             80.5611 # average power of issue unit per cycle
total_power            1178772591.5890 # total power per cycle
avg_total_power_cycle      122.3647 # average total power per cycle
avg_total_power_cycle_nofp_nod2     118.1545 # average total power per cycle
avg_total_power_insn       122.2880 # average total power per insn
avg_total_power_insn_nofp_nod2     118.0805 # average total power per insn
rename_power_cc1       1172826.2407 # total power usage of rename unit_cc1
bpred_power_cc1         670868.5884 # total power usage of bpred unit_cc1
window_power_cc1       6548630.3642 # total power usage of instruction window_cc1
lsq_power_cc1          1857413.8445 # total power usage of lsq_cc1
regfile_power_cc1      8459678.4170 # total power usage of arch. regfile_cc1
icache_power_cc1       258810914.0247 # total power usage of icache_cc1
dcache_power_cc1       319799403.4994 # total power usage of dcache_cc1
dcache2_power_cc1         6154.0071 # total power usage of dcache2_cc1
alu_power_cc1          10855622.4432 # total power usage of alu_cc1
resultbus_power_cc1    5477461.0738 # total power usage of resultbus_cc1
clock_power_cc1        54774912.0203 # total power usage of clock_cc1
avg_rename_power_cc1         0.1217 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.0696 # avg power usage of bpred unit_cc1
avg_window_power_cc1         0.6798 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            0.1928 # avg power usage of lsq_cc1
avg_regfile_power_cc1        0.8782 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1        26.8664 # avg power usage of icache_cc1
avg_dcache_power_cc1        33.1974 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.0006 # avg power usage of dcache2_cc1
avg_alu_power_cc1            1.1269 # avg power usage of alu_cc1
avg_resultbus_power_cc1       0.5686 # avg power usage of resultbus_cc1
avg_clock_power_cc1          5.6860 # avg power usage of clock_cc1
fetch_stage_power_cc1  259481782.6131 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1 1172826.2407 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  344544685.2323 # total power usage of issue stage_cc1
avg_fetch_power_cc1         26.9360 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       0.1217 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1         35.7661 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  668433884.5234 # total power per cycle_cc1
avg_total_power_cycle_cc1      69.3880 # average total power per cycle_cc1
avg_total_power_insn_cc1      69.3446 # average total power per insn_cc1
rename_power_cc2        655445.0095 # total power usage of rename unit_cc2
bpred_power_cc2         387441.2867 # total power usage of bpred unit_cc2
window_power_cc2       5008377.3728 # total power usage of instruction window_cc2
lsq_power_cc2          1100918.3367 # total power usage of lsq_cc2
regfile_power_cc2      2032412.3854 # total power usage of arch. regfile_cc2
icache_power_cc2       258810914.0247 # total power usage of icache_cc2
dcache_power_cc2       222439577.3966 # total power usage of dcache_cc2
dcache2_power_cc2         3083.7156 # total power usage of dcache2_cc2
alu_power_cc2          10685675.6407 # total power usage of alu_cc2
resultbus_power_cc2    3166440.6126 # total power usage of resultbus_cc2
clock_power_cc2        44729228.3971 # total power usage of clock_cc2
avg_rename_power_cc2         0.0680 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.0402 # avg power usage of bpred unit_cc2
avg_window_power_cc2         0.5199 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.1143 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        0.2110 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2        26.8664 # avg power usage of icache_cc2
avg_dcache_power_cc2        23.0908 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0003 # avg power usage of dcache2_cc2
avg_alu_power_cc2            1.1092 # avg power usage of alu_cc2
avg_resultbus_power_cc2       0.3287 # avg power usage of resultbus_cc2
avg_clock_power_cc2          4.6432 # avg power usage of clock_cc2
fetch_stage_power_cc2  259198355.3114 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2  655445.0095 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  242404073.0749 # total power usage of issue stage_cc2
avg_fetch_power_cc2         26.9066 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.0680 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2         25.1632 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  549019514.1782 # total power per cycle_cc2
avg_total_power_cycle_cc2      56.9920 # average total power per cycle_cc2
avg_total_power_insn_cc2      56.9563 # average total power per insn_cc2
rename_power_cc3        674398.7242 # total power usage of rename unit_cc3
bpred_power_cc3         684481.1820 # total power usage of bpred unit_cc3
window_power_cc3       5046127.5890 # total power usage of instruction window_cc3
lsq_power_cc3          1484924.1351 # total power usage of lsq_cc3
regfile_power_cc3      2191727.1922 # total power usage of arch. regfile_cc3
icache_power_cc3       262562584.6623 # total power usage of icache_cc3
dcache_power_cc3       261811067.0446 # total power usage of dcache_cc3
dcache2_power_cc3       482618.5623 # total power usage of dcache2_cc3
alu_power_cc3          14342487.4571 # total power usage of alu_cc3
resultbus_power_cc3    3218108.0734 # total power usage of resultbus_cc3
clock_power_cc3        48341892.9973 # total power usage of clock_cc3
avg_rename_power_cc3         0.0700 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.0711 # avg power usage of bpred unit_cc3
avg_window_power_cc3         0.5238 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            0.1541 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        0.2275 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3        27.2558 # avg power usage of icache_cc3
avg_dcache_power_cc3        27.1778 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.0501 # avg power usage of dcache2_cc3
avg_alu_power_cc3            1.4888 # avg power usage of alu_cc3
avg_resultbus_power_cc3       0.3341 # avg power usage of resultbus_cc3
avg_clock_power_cc3          5.0182 # avg power usage of clock_cc3
fetch_stage_power_cc3  263247065.8443 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3  674398.7242 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  286385332.8614 # total power usage of issue stage_cc3
avg_fetch_power_cc3         27.3269 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3       0.0700 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3         29.7288 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  600840417.6194 # total power per cycle_cc3
avg_total_power_cycle_cc3      62.3714 # average total power per cycle_cc3
avg_total_power_insn_cc3      62.3323 # average total power per insn_cc3
total_rename_access         9636563 # total number accesses of rename unit
total_bpred_access          1065622 # total number accesses of bpred unit
total_window_access        33968958 # total number accesses of instruction window
total_lsq_access            3415753 # total number accesses of load/store queue
total_regfile_access       12581450 # total number accesses of arch. regfile
total_icache_access         9794411 # total number accesses of icache
total_dcache_access         3167309 # total number accesses of dcache
total_dcache2_access           6432 # total number accesses of dcache2
total_alu_access            9171997 # total number accesses of alu
total_resultbus_access     10535276 # total number accesses of resultbus
avg_rename_access            1.0003 # avg number accesses of rename unit
avg_bpred_access             0.1106 # avg number accesses of bpred unit
avg_window_access            3.5262 # avg number accesses of instruction window
avg_lsq_access               0.3546 # avg number accesses of lsq
avg_regfile_access           1.3060 # avg number accesses of arch. regfile
avg_icache_access            1.0167 # avg number accesses of icache
avg_dcache_access            0.3288 # avg number accesses of dcache
avg_dcache2_access           0.0007 # avg number accesses of dcache2
avg_alu_access               0.9521 # avg number accesses of alu
avg_resultbus_access         1.0936 # avg number accesses of resultbus
max_rename_access                 4 # max number accesses of rename unit
max_bpred_access                  3 # max number accesses of bpred unit
max_window_access                16 # max number accesses of instruction window
max_lsq_access                    4 # max number accesses of load/store queue
max_regfile_access               12 # max number accesses of arch. regfile
max_icache_access                 4 # max number accesses of icache
max_dcache_access                 4 # max number accesses of dcache
max_dcache2_access                2 # max number accesses of dcache2
max_alu_access                    3 # max number accesses of alu
max_resultbus_access              8 # max number accesses of resultbus
max_cycle_power_cc1        361.0924 # maximum cycle power usage of cc1
max_cycle_power_cc2        357.4291 # maximum cycle power usage of cc2
max_cycle_power_cc3        358.8483 # maximum cycle power usage of cc3
sim_invalid_addrs            116699 # total non-speculative bogus addresses seen (debug var)
ld_text_base             0x00400000 # program text (code) segment base
ld_text_size                 227952 # program text (code) size in bytes
ld_data_base             0x10000000 # program initialized data segment base
ld_data_size                  22096 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base            0x7fffc000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry            0x00400140 # program entry point (initial PC)
ld_environ_base          0x7fff8000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                   80 # total number of pages allocated
mem.page_mem                   320k # total size of memory pages allocated
mem.ptab_misses                  85 # total first level page table misses
mem.ptab_accesses          26685431 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate


Processor: PROC1
sim: ** simulation statistics **
sim_num_insn                9301024 # total number of instructions committed
sim_num_refs                2764075 # total number of loads and stores committed
sim_num_loads               2017141 # total number of loads committed
sim_num_stores          746934.0000 # total number of stores committed
sim_num_branches             969915 # total number of branches committed
sim_elapsed_time                 29 # total simulation time in seconds
sim_inst_rate           320724.9655 # simulation speed (in insts/sec)
sim_total_insn             10201436 # total number of instructions executed
sim_total_refs              2932749 # total number of loads and stores executed
sim_total_loads             2123603 # total number of loads executed
sim_total_stores        809146.0000 # total number of stores executed
sim_total_branches          1130233 # total number of branches executed
sim_cycle                  13640547 # total simulation time in cycles
num_bus_access               277331 # total number of access bus
cycle_wait_bus              8289605 # total cycle waiting for bus
cycle_bus_busy              1356330 # total cycle waiting (wasted) for bus busy
sim_IPC                      0.6819 # instructions per cycle
sim_CPI                      1.4666 # cycles per instruction
sim_exec_BW                  0.7479 # total instructions (mis-spec + committed) per cycle
sim_IPB                      9.5895 # instruction per branch
IFQ_count                  19574714 # cumulative IFQ occupancy
IFQ_fcount                  4593089 # cumulative IFQ full count
ifq_occupancy                1.4350 # avg IFQ occupancy (insn's)
ifq_rate                     0.7479 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.9188 # avg IFQ occupant latency (cycle's)
ifq_full                     0.3367 # fraction of time (cycle's) IFQ was full
RUU_count                  77449701 # cumulative RUU occupancy
RUU_fcount                  4523304 # cumulative RUU full count
ruu_occupancy                5.6779 # avg RUU occupancy (insn's)
ruu_rate                     0.7479 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  7.5920 # avg RUU occupant latency (cycle's)
ruu_full                     0.3316 # fraction of time (cycle's) RUU was full
LSQ_count                  23168389 # cumulative LSQ occupancy
LSQ_fcount                      844 # cumulative LSQ full count
lsq_occupancy                1.6985 # avg LSQ occupancy (insn's)
lsq_rate                     0.7479 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  2.2711 # avg LSQ occupant latency (cycle's)
lsq_full                     0.0001 # fraction of time (cycle's) LSQ was full
bpred_bimod.lookups         1175912 # total number of bpred lookups
bpred_bimod.updates          969915 # total number of updates
bpred_bimod.addr_hits        890637 # total number of address-predicted hits
bpred_bimod.dir_hits         893082 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses            76833 # total number of misses
bpred_bimod.jr_hits            7310 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen            7543 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP          128 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP          137 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.9183 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.9208 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.9691 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.9343 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes         7856 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops         7908 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP         7406 # total number of RAS predictions used
bpred_bimod.ras_hits.PP         7182 # total number of RAS hits
bpred_bimod.ras_rate.PP    0.9698 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses               10488867 # total number of accesses
il1.hits                   10486535 # total number of hits
il1.misses                     2332 # total number of misses
il1.replacements                280 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0002 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                2563831 # total number of accesses
dl1.hits                    2552821 # total number of hits
dl1.misses                    11010 # total number of misses
dl1.replacements               2818 # total number of replacements
dl1.writebacks                 2740 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0043 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0011 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0011 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                  16082 # total number of accesses
ul2.hits                       9311 # total number of hits
ul2.misses                     6771 # total number of misses
ul2.replacements                  0 # total number of replacements
ul2.writebacks                    0 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.4210 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses              10488867 # total number of accesses
itlb.hits                  10488829 # total number of hits
itlb.misses                      38 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses               2576792 # total number of accesses
dtlb.hits                   2576693 # total number of hits
dtlb.misses                      99 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power           1455809.0411 # total power usage of rename unit
bpred_power            3891016.2162 # total power usage of bpred unit
window_power           8485231.8376 # total power usage of instruction window
lsq_power              6158060.2947 # total power usage of load/store queue
regfile_power          12562807.0786 # total power usage of arch. regfile
icache_power           316652981.6707 # total power usage of icache
dcache_power           751591650.6378 # total power usage of dcache
dcache2_power          5130841.5758 # total power usage of dcache2
alu_power              50676574.9626 # total power usage of alu
falu_power             38208528.7411 # total power usage of falu
resultbus_power        7255487.8194 # total power usage of resultbus
clock_power            95765136.1812 # total power usage of clock
avg_rename_power             0.1067 # avg power usage of rename unit
avg_bpred_power              0.2853 # avg power usage of bpred unit
avg_window_power             0.6221 # avg power usage of instruction window
avg_lsq_power                0.4515 # avg power usage of lsq
avg_regfile_power            0.9210 # avg power usage of arch. regfile
avg_icache_power            23.2141 # avg power usage of icache
avg_dcache_power            55.0998 # avg power usage of dcache
avg_dcache2_power            0.3761 # avg power usage of dcache2
avg_alu_power                3.7151 # avg power usage of alu
avg_falu_power               2.8011 # avg power usage of falu
avg_resultbus_power          0.5319 # avg power usage of resultbus
avg_clock_power              7.0206 # avg power usage of clock
fetch_stage_power      320543997.8868 # total power usage of fetch stage
dispatch_stage_power   1455809.0411 # total power usage of dispatch stage
issue_stage_power      829297847.1279 # total power usage of issue stage
avg_fetch_power             23.4994 # average power of fetch unit per cycle
avg_dispatch_power           0.1067 # average power of dispatch unit per cycle
avg_issue_power             60.7965 # average power of issue unit per cycle
total_power            1259625597.3157 # total power per cycle
avg_total_power_cycle       92.3442 # average total power per cycle
avg_total_power_cycle_nofp_nod2      89.1670 # average total power per cycle
avg_total_power_insn       123.4753 # average total power per insn
avg_total_power_insn_nofp_nod2     119.2270 # average total power per insn
rename_power_cc1       1230941.9623 # total power usage of rename unit_cc1
bpred_power_cc1         605948.0619 # total power usage of bpred unit_cc1
window_power_cc1       6891911.8875 # total power usage of instruction window_cc1
lsq_power_cc1          1497420.8462 # total power usage of lsq_cc1
regfile_power_cc1      8865428.2459 # total power usage of arch. regfile_cc1
icache_power_cc1       272752847.7217 # total power usage of icache_cc1
dcache_power_cc1       257923340.2141 # total power usage of dcache_cc1
dcache2_power_cc1        12783.1327 # total power usage of dcache2_cc1
alu_power_cc1          11305961.1400 # total power usage of alu_cc1
resultbus_power_cc1    5670686.6192 # total power usage of resultbus_cc1
clock_power_cc1        49610873.5546 # total power usage of clock_cc1
avg_rename_power_cc1         0.0902 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.0444 # avg power usage of bpred unit_cc1
avg_window_power_cc1         0.5053 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            0.1098 # avg power usage of lsq_cc1
avg_regfile_power_cc1        0.6499 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1        19.9957 # avg power usage of icache_cc1
avg_dcache_power_cc1        18.9086 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.0009 # avg power usage of dcache2_cc1
avg_alu_power_cc1            0.8288 # avg power usage of alu_cc1
avg_resultbus_power_cc1       0.4157 # avg power usage of resultbus_cc1
avg_clock_power_cc1          3.6370 # avg power usage of clock_cc1
fetch_stage_power_cc1  273358795.7836 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1 1230941.9623 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  283302103.8398 # total power usage of issue stage_cc1
avg_fetch_power_cc1         20.0402 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       0.0902 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1         20.7691 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  616368143.3863 # total power per cycle_cc1
avg_total_power_cycle_cc1      45.1865 # average total power per cycle_cc1
avg_total_power_insn_cc1      60.4197 # average total power per insn_cc1
rename_power_cc2        693789.2271 # total power usage of rename unit_cc2
bpred_power_cc2         352643.9165 # total power usage of bpred unit_cc2
window_power_cc2       5064852.5093 # total power usage of instruction window_cc2
lsq_power_cc2           932657.6713 # total power usage of lsq_cc2
regfile_power_cc2      2034604.0867 # total power usage of arch. regfile_cc2
icache_power_cc2       272752847.7217 # total power usage of icache_cc2
dcache_power_cc2       180057419.1363 # total power usage of dcache_cc2
dcache2_power_cc2         7710.2479 # total power usage of dcache2_cc2
alu_power_cc2          10969605.7391 # total power usage of alu_cc2
resultbus_power_cc2    3115317.7227 # total power usage of resultbus_cc2
clock_power_cc2        41152570.2884 # total power usage of clock_cc2
avg_rename_power_cc2         0.0509 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.0259 # avg power usage of bpred unit_cc2
avg_window_power_cc2         0.3713 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.0684 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        0.1492 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2        19.9957 # avg power usage of icache_cc2
avg_dcache_power_cc2        13.2002 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0006 # avg power usage of dcache2_cc2
avg_alu_power_cc2            0.8042 # avg power usage of alu_cc2
avg_resultbus_power_cc2       0.2284 # avg power usage of resultbus_cc2
avg_clock_power_cc2          3.0169 # avg power usage of clock_cc2
fetch_stage_power_cc2  273105491.6382 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2  693789.2271 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  200147563.0266 # total power usage of issue stage_cc2
avg_fetch_power_cc2         20.0216 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.0509 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2         14.6730 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  517134018.2670 # total power per cycle_cc2
avg_total_power_cycle_cc2      37.9115 # average total power per cycle_cc2
avg_total_power_insn_cc2      50.6923 # average total power per insn_cc2
rename_power_cc3        716275.9349 # total power usage of rename unit_cc3
bpred_power_cc3         681169.5291 # total power usage of bpred unit_cc3
window_power_cc3       5118269.9062 # total power usage of instruction window_cc3
lsq_power_cc3          1393536.9574 # total power usage of lsq_cc3
regfile_power_cc3      2221902.4863 # total power usage of arch. regfile_cc3
icache_power_cc3       277142861.1162 # total power usage of icache_cc3
dcache_power_cc3       229743465.8145 # total power usage of dcache_cc3
dcache2_power_cc3       519516.3320 # total power usage of dcache2_cc3
alu_power_cc3          14906667.1203 # total power usage of alu_cc3
resultbus_power_cc3    3184688.4369 # total power usage of resultbus_cc3
clock_power_cc3        45757811.5176 # total power usage of clock_cc3
avg_rename_power_cc3         0.0525 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.0499 # avg power usage of bpred unit_cc3
avg_window_power_cc3         0.3752 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            0.1022 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        0.1629 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3        20.3176 # avg power usage of icache_cc3
avg_dcache_power_cc3        16.8427 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.0381 # avg power usage of dcache2_cc3
avg_alu_power_cc3            1.0928 # avg power usage of alu_cc3
avg_resultbus_power_cc3       0.2335 # avg power usage of resultbus_cc3
avg_clock_power_cc3          3.3545 # avg power usage of clock_cc3
fetch_stage_power_cc3  277824030.6453 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3  716275.9349 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  254866144.5673 # total power usage of issue stage_cc3
avg_fetch_power_cc3         20.3675 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3       0.0525 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3         18.6845 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  581386165.1514 # total power per cycle_cc3
avg_total_power_cycle_cc3      42.6219 # average total power per cycle_cc3
avg_total_power_insn_cc3      56.9906 # average total power per insn_cc3
total_rename_access        10200312 # total number accesses of rename unit
total_bpred_access           969915 # total number accesses of bpred unit
total_window_access        34229785 # total number accesses of instruction window
total_lsq_access            2792957 # total number accesses of load/store queue
total_regfile_access       12625359 # total number accesses of arch. regfile
total_icache_access        10491701 # total number accesses of icache
total_dcache_access         2563831 # total number accesses of dcache
total_dcache2_access          16082 # total number accesses of dcache2
total_alu_access            9415707 # total number accesses of alu
total_resultbus_access     10571905 # total number accesses of resultbus
avg_rename_access            0.7478 # avg number accesses of rename unit
avg_bpred_access             0.0711 # avg number accesses of bpred unit
avg_window_access            2.5094 # avg number accesses of instruction window
avg_lsq_access               0.2048 # avg number accesses of lsq
avg_regfile_access           0.9256 # avg number accesses of arch. regfile
avg_icache_access            0.7692 # avg number accesses of icache
avg_dcache_access            0.1880 # avg number accesses of dcache
avg_dcache2_access           0.0012 # avg number accesses of dcache2
avg_alu_access               0.6903 # avg number accesses of alu
avg_resultbus_access         0.7750 # avg number accesses of resultbus
max_rename_access                 4 # max number accesses of rename unit
max_bpred_access                  3 # max number accesses of bpred unit
max_window_access                16 # max number accesses of instruction window
max_lsq_access                    4 # max number accesses of load/store queue
max_regfile_access               12 # max number accesses of arch. regfile
max_icache_access                 4 # max number accesses of icache
max_dcache_access                 4 # max number accesses of dcache
max_dcache2_access                4 # max number accesses of dcache2
max_alu_access                    3 # max number accesses of alu
max_resultbus_access              8 # max number accesses of resultbus
max_cycle_power_cc1        358.3769 # maximum cycle power usage of cc1
max_cycle_power_cc2        355.1743 # maximum cycle power usage of cc2
max_cycle_power_cc3        356.8471 # maximum cycle power usage of cc3
sim_invalid_addrs            186553 # total non-speculative bogus addresses seen (debug var)
ld_text_base             0x00400000 # program text (code) segment base
ld_text_size                 228448 # program text (code) size in bytes
ld_data_base             0x10000000 # program initialized data segment base
ld_data_size                  22112 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base            0x7fffc000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry            0x00400140 # program entry point (initial PC)
ld_environ_base          0x7fff8000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                   81 # total number of pages allocated
mem.page_mem                   324k # total size of memory pages allocated
mem.ptab_misses                  83 # total first level page table misses
mem.ptab_accesses          27172232 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

