

================================================================
== Vitis HLS Report for 'svd_4_1_Pipeline_1'
================================================================
* Date:           Sun Feb  5 16:54:02 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.792 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      290|      290|  17.400 us|  17.400 us|  290|  290|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      288|      288|         1|          1|          1|   288|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      43|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       11|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       11|      79|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_792_fu_100_p2    |         +|   0|  0|  16|           9|           1|
    |exitcond508_fu_106_p2  |      icmp|   0|  0|  11|           9|           9|
    |empty_791_fu_78_p2     |       shl|   0|  0|  16|           4|           8|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  43|          22|          18|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_i_load  |   9|          2|    9|         18|
    |loop_index_i_fu_38                  |   9|          2|    9|         18|
    |ref_tmp_we0                         |   9|          2|    8|         16|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  36|          8|   27|         54|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  1|   0|    1|          0|
    |ap_done_reg         |  1|   0|    1|          0|
    |loop_index_i_fu_38  |  9|   0|    9|          0|
    +--------------------+---+----+-----+-----------+
    |Total               | 11|   0|   11|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------+-----+-----+------------+--------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  svd.4.1_Pipeline_1|  return value|
|ref_tmp_address0  |  out|    8|   ap_memory|             ref_tmp|         array|
|ref_tmp_ce0       |  out|    1|   ap_memory|             ref_tmp|         array|
|ref_tmp_we0       |  out|    8|   ap_memory|             ref_tmp|         array|
|ref_tmp_d0        |  out|   64|   ap_memory|             ref_tmp|         array|
+------------------+-----+-----+------------+--------------------+--------------+

