#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed May  7 22:09:54 2025
# Process ID: 22496
# Current directory: E:/Nano_Prosessor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20888 E:\Nano_Prosessor\nanoprocessor.xpr
# Log file: E:/Nano_Prosessor/vivado.log
# Journal file: E:/Nano_Prosessor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Nano_Prosessor/nanoprocessor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 891.004 ; gain = 126.211
update_compile_order -fileset sources_1
close [ open E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd w ]
add_files E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd
update_compile_order -fileset sources_1
set_property top Instruction_Decoder [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Instruction_Decoder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1199.625 ; gain = 109.793
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:47]
WARNING: [Synth 8-3848] Net Jmp_Adrs in module/entity Instruction_Decoder does not have driver. [E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (1#1) [E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:47]
WARNING: [Synth 8-3917] design Instruction_Decoder has port Jmp_Flag driven by constant 0
WARNING: [Synth 8-3917] design Instruction_Decoder has port Val_Sel driven by constant 0
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Jmp_Adrs[2]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Jmp_Adrs[1]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Jmp_Adrs[0]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Che_Jmp[3]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Che_Jmp[2]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Che_Jmp[1]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Che_Jmp[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1252.895 ; gain = 163.062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1252.895 ; gain = 163.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1252.895 ; gain = 163.062
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1644.238 ; gain = 554.406
7 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1644.238 ; gain = 554.406
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1644.238 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:47]
ERROR: [Synth 8-690] width mismatch in assignment; target has 3 bits, source has 4 bits [E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:82]
ERROR: [Synth 8-285] failed synthesizing module 'Instruction_Decoder' [E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1644.238 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1644.238 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:47]
ERROR: [Synth 8-690] width mismatch in assignment; target has 3 bits, source has 4 bits [E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:82]
ERROR: [Synth 8-285] failed synthesizing module 'Instruction_Decoder' [E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1644.238 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1644.238 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:47]
WARNING: [Synth 8-3848] Net Jmp_Adrs in module/entity Instruction_Decoder does not have driver. [E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (1#1) [E:/Nano_Prosessor/nanoprocessor.srcs/sources_1/new/Instruction_Decoder.vhd:47]
WARNING: [Synth 8-3917] design Instruction_Decoder has port Jmp_Flag driven by constant 0
WARNING: [Synth 8-3917] design Instruction_Decoder has port Val_Sel driven by constant 0
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Jmp_Adrs[2]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Jmp_Adrs[1]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Jmp_Adrs[0]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Che_Jmp[3]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Che_Jmp[2]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Che_Jmp[1]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Che_Jmp[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1644.238 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1644.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1644.238 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  7 23:06:02 2025...
