static int F_1 ( unsigned int V_1 , unsigned int V_2 ,\r\nunsigned int V_3 , int V_4 , int V_5 , T_1 * V_6 )\r\n{\r\nunsigned long V_7 ;\r\nif ( V_1 || ( V_2 > 255 ) || ( V_3 > 255 ) || ( V_4 > 4095 ) ) {\r\n* V_6 = - 1 ;\r\nreturn - V_8 ;\r\n}\r\nF_2 ( & V_9 , V_7 ) ;\r\nF_3 ( F_4 ( V_2 , V_3 , V_4 ) , 0xCF8 ) ;\r\nswitch ( V_5 ) {\r\ncase 1 :\r\n* V_6 = F_5 ( 0xCFC + ( V_4 & 3 ) ) ;\r\nbreak;\r\ncase 2 :\r\n* V_6 = F_6 ( 0xCFC + ( V_4 & 2 ) ) ;\r\nbreak;\r\ncase 4 :\r\n* V_6 = F_7 ( 0xCFC ) ;\r\nbreak;\r\n}\r\nF_8 ( & V_9 , V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_9 ( unsigned int V_1 , unsigned int V_2 ,\r\nunsigned int V_3 , int V_4 , int V_5 , T_1 V_6 )\r\n{\r\nunsigned long V_7 ;\r\nif ( V_1 || ( V_2 > 255 ) || ( V_3 > 255 ) || ( V_4 > 4095 ) )\r\nreturn - V_8 ;\r\nF_2 ( & V_9 , V_7 ) ;\r\nF_3 ( F_4 ( V_2 , V_3 , V_4 ) , 0xCF8 ) ;\r\nswitch ( V_5 ) {\r\ncase 1 :\r\nF_10 ( ( V_10 ) V_6 , 0xCFC + ( V_4 & 3 ) ) ;\r\nbreak;\r\ncase 2 :\r\nF_11 ( ( V_11 ) V_6 , 0xCFC + ( V_4 & 2 ) ) ;\r\nbreak;\r\ncase 4 :\r\nF_3 ( ( T_1 ) V_6 , 0xCFC ) ;\r\nbreak;\r\n}\r\nF_8 ( & V_9 , V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_12 ( unsigned int V_1 , unsigned int V_2 ,\r\nunsigned int V_3 , int V_4 , int V_5 , T_1 * V_6 )\r\n{\r\nunsigned long V_7 ;\r\nint V_12 , V_13 ;\r\nF_13 ( V_1 ) ;\r\nif ( ( V_2 > 255 ) || ( V_3 > 255 ) || ( V_4 > 255 ) ) {\r\n* V_6 = - 1 ;\r\nreturn - V_8 ;\r\n}\r\nV_12 = F_14 ( V_3 ) ;\r\nV_13 = F_15 ( V_3 ) ;\r\nif ( V_12 & 0x10 )\r\nreturn V_14 ;\r\nF_2 ( & V_9 , V_7 ) ;\r\nF_10 ( ( V_10 ) ( 0xF0 | ( V_13 << 1 ) ) , 0xCF8 ) ;\r\nF_10 ( ( V_10 ) V_2 , 0xCFA ) ;\r\nswitch ( V_5 ) {\r\ncase 1 :\r\n* V_6 = F_5 ( F_16 ( V_12 , V_4 ) ) ;\r\nbreak;\r\ncase 2 :\r\n* V_6 = F_6 ( F_16 ( V_12 , V_4 ) ) ;\r\nbreak;\r\ncase 4 :\r\n* V_6 = F_7 ( F_16 ( V_12 , V_4 ) ) ;\r\nbreak;\r\n}\r\nF_10 ( 0 , 0xCF8 ) ;\r\nF_8 ( & V_9 , V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_17 ( unsigned int V_1 , unsigned int V_2 ,\r\nunsigned int V_3 , int V_4 , int V_5 , T_1 V_6 )\r\n{\r\nunsigned long V_7 ;\r\nint V_12 , V_13 ;\r\nF_13 ( V_1 ) ;\r\nif ( ( V_2 > 255 ) || ( V_3 > 255 ) || ( V_4 > 255 ) )\r\nreturn - V_8 ;\r\nV_12 = F_14 ( V_3 ) ;\r\nV_13 = F_15 ( V_3 ) ;\r\nif ( V_12 & 0x10 )\r\nreturn V_14 ;\r\nF_2 ( & V_9 , V_7 ) ;\r\nF_10 ( ( V_10 ) ( 0xF0 | ( V_13 << 1 ) ) , 0xCF8 ) ;\r\nF_10 ( ( V_10 ) V_2 , 0xCFA ) ;\r\nswitch ( V_5 ) {\r\ncase 1 :\r\nF_10 ( ( V_10 ) V_6 , F_16 ( V_12 , V_4 ) ) ;\r\nbreak;\r\ncase 2 :\r\nF_11 ( ( V_11 ) V_6 , F_16 ( V_12 , V_4 ) ) ;\r\nbreak;\r\ncase 4 :\r\nF_3 ( ( T_1 ) V_6 , F_16 ( V_12 , V_4 ) ) ;\r\nbreak;\r\n}\r\nF_10 ( 0 , 0xCF8 ) ;\r\nF_8 ( & V_9 , V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_18 ( const struct V_15 * V_16 )\r\n{\r\nT_1 V_17 = 0 ;\r\nint V_18 , V_3 ;\r\nif ( V_19 & V_20 )\r\nreturn 1 ;\r\nF_19 ( V_21 , & V_18 , NULL , NULL ) ;\r\nif ( V_18 >= 2001 )\r\nreturn 1 ;\r\nfor ( V_3 = 0 ; V_3 < 0x100 ; V_3 ++ ) {\r\nif ( V_16 -> V_22 ( 0 , 0 , V_3 , V_23 , 2 , & V_17 ) )\r\ncontinue;\r\nif ( V_17 == V_24 || V_17 == V_25 )\r\nreturn 1 ;\r\nif ( V_16 -> V_22 ( 0 , 0 , V_3 , V_26 , 2 , & V_17 ) )\r\ncontinue;\r\nif ( V_17 == V_27 || V_17 == V_28 )\r\nreturn 1 ;\r\n}\r\nF_20 ( V_29 L_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_21 ( void )\r\n{\r\nunsigned long V_7 ;\r\nunsigned int V_30 ;\r\nint V_31 = 0 ;\r\nF_22 ( V_7 ) ;\r\nF_10 ( 0x01 , 0xCFB ) ;\r\nV_30 = F_7 ( 0xCF8 ) ;\r\nF_3 ( 0x80000000 , 0xCF8 ) ;\r\nif ( F_7 ( 0xCF8 ) == 0x80000000 && F_18 ( & V_32 ) ) {\r\nV_31 = 1 ;\r\n}\r\nF_3 ( V_30 , 0xCF8 ) ;\r\nF_23 ( V_7 ) ;\r\nreturn V_31 ;\r\n}\r\nstatic int T_2 F_24 ( void )\r\n{\r\nunsigned long V_7 ;\r\nint V_31 = 0 ;\r\nF_22 ( V_7 ) ;\r\nF_10 ( 0x00 , 0xCFB ) ;\r\nF_10 ( 0x00 , 0xCF8 ) ;\r\nF_10 ( 0x00 , 0xCFA ) ;\r\nif ( F_5 ( 0xCF8 ) == 0x00 && F_5 ( 0xCFA ) == 0x00 &&\r\nF_18 ( & V_33 ) ) {\r\nV_31 = 1 ;\r\n}\r\nF_23 ( V_7 ) ;\r\nreturn V_31 ;\r\n}\r\nvoid T_2 F_25 ( int type )\r\n{\r\nif ( type == 0 )\r\nreturn;\r\nF_26 ( V_34 L_2 ,\r\ntype ) ;\r\nif ( type == 1 ) {\r\nV_35 = & V_32 ;\r\nif ( V_36 )\r\nreturn;\r\nif ( ! ( V_19 & V_37 ) )\r\nreturn;\r\nF_26 ( V_34 L_3\r\nL_4 ) ;\r\nV_36 = & V_32 ;\r\nreturn;\r\n}\r\nV_35 = & V_33 ;\r\n}\r\nint T_2 F_27 ( void )\r\n{\r\nif ( ( V_19 & V_38 ) == 0 )\r\ngoto V_39;\r\nif ( ! F_28 ( 0xCF8 , 8 , L_5 ) )\r\ngoto V_39;\r\nif ( F_21 () ) {\r\nV_35 = & V_32 ;\r\nV_40 = true ;\r\nreturn 1 ;\r\n}\r\nF_29 ( 0xCF8 , 8 ) ;\r\nV_39:\r\nif ( ( V_19 & V_41 ) == 0 )\r\nreturn 0 ;\r\nif ( ! F_28 ( 0xCF8 , 4 , L_6 ) )\r\nreturn 0 ;\r\nif ( ! F_28 ( 0xC000 , 0x1000 , L_6 ) )\r\ngoto V_42;\r\nif ( F_24 () ) {\r\nV_35 = & V_33 ;\r\nV_40 = true ;\r\nreturn 2 ;\r\n}\r\nF_29 ( 0xC000 , 0x1000 ) ;\r\nV_42:\r\nF_29 ( 0xCF8 , 4 ) ;\r\nreturn 0 ;\r\n}
