# Thesis_FPGA
Verilog code to generate PWM signal from FPGA
(Modified from Jordan Hong's code)
