[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  32534       tick       3654327       1640918       1585765       3654327 
      2  32534       tick       5598462       2620294       2599028       5598462 
      3  32534       tick       5418107       2536255       2516051       5418107 
      4  32534       tick       5392247       2524427       2506869       5392247 
      5  32534       tick       5405795       2529632       2511559       5405795 
      6  32534       tick       5386584       2523320       2507175       5386584 
      7  32534       tick       5384564       2522616       2503406       5384564 
      8  32534       tick       5391477       2525213       2508370       5391477 
      9  32534       tick       5382150       2520833       2497355       5382150 
     10  32534       tick       5392454       2525558       2509396       5392454 
     11  32534       tick       5389851       2522652       2494231       5389851 
     12  32534       tick       5376090       2518484       2469120       5376090 
     13  32534       tick       5392031       2525231       2498078       5392031 
     14  32534       tick       5372264       2518342       2500441       5372264 
     15  32534       tick       5392270       2525221       2506326       5392270 
     16  32534       tick       5386713       2523004       2506701       5386713 
     17  32534       tick       5375057       2517264       2501179       5375057 
     18  32534       tick       5390649       2526498       2509052       5390649 
     19  32534       exit        941451        440492        435645        941451 
