#! 
:ivl_version "13.0 (devel)" "(s20221226-540-gcbdaa865a-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\Users\patog\DOWNLO~1\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "c:\Users\patog\DOWNLO~1\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\Users\patog\DOWNLO~1\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\Users\patog\DOWNLO~1\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "c:\Users\patog\DOWNLO~1\OSS-CA~1\lib\ivl\va_math.vpi";
S_0000023aa9f176a0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0000023aa9f93590_0 .var "btn", 0 0;
v0000023aa9f93810_0 .var "clk", 0 0;
v0000023aa9f938b0_0 .net "led", 5 0, v0000023aaa02e040_0;  1 drivers
v0000023aa9f95c20_0 .var "uart_rx", 0 0;
v0000023aa9f95720_0 .net "uart_tx", 0 0, L_0000023aa9f29c10;  1 drivers
S_0000023aaa02dc80 .scope module, "u" "top" 2 8, 3 4 0, S_0000023aa9f176a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "uart_rx";
    .port_info 2 /OUTPUT 1 "uart_tx";
    .port_info 3 /OUTPUT 6 "led";
    .port_info 4 /INPUT 1 "btn1";
    .port_info 5 /INPUT 8 "adcIn";
P_0000023aa9f17830 .param/l "ADC_DELAY_FRAMES" 0 3 7, +C4<00000000000000000000111010100000>;
P_0000023aa9f17868 .param/l "DELAY_FRAMES" 0 3 6, C4<00001000>;
o0000023aa9f3a398 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0000023aa9f93e50_0 .net "adcIn", 7 0, o0000023aa9f3a398;  0 drivers
v0000023aa9f93090_0 .var "adcTransmitCounter", 31 0;
o0000023aa9f3a3f8 .functor BUFZ 1, c4<z>; HiZ drive
v0000023aa9f93130_0 .net "btn1", 0 0, o0000023aa9f3a3f8;  0 drivers
v0000023aa9f93f90_0 .net "clk", 0 0, v0000023aa9f93810_0;  1 drivers
v0000023aa9f93770_0 .var "dataOut", 7 0;
v0000023aa9f93b30_0 .net "led", 5 0, v0000023aaa02e040_0;  alias, 1 drivers
v0000023aa9f93950_0 .var "readyToTransmit", 0 0;
v0000023aa9f93d10_0 .var "txState", 3 0;
v0000023aa9f93ef0_0 .net "uart_rx", 0 0, v0000023aa9f95c20_0;  1 drivers
v0000023aa9f934f0_0 .net "uart_tx", 0 0, L_0000023aa9f29c10;  alias, 1 drivers
S_0000023aaa02de10 .scope module, "u" "uart" 3 23, 4 3 0, S_0000023aaa02dc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "uart_rx";
    .port_info 2 /OUTPUT 1 "uart_tx";
    .port_info 3 /OUTPUT 6 "led";
    .port_info 4 /INPUT 8 "dataOut";
    .port_info 5 /INPUT 1 "readyToTransmit";
P_0000023aa9f303a0 .param/l "ADC_DELAY_FRAMES" 0 4 6, +C4<00000000000000000000111010100000>;
P_0000023aa9f303d8 .param/l "DELAY_FRAMES" 0 4 5, +C4<00000000000000000000000011101010>;
P_0000023aa9f30410 .param/l "HALF_DELAY_WAIT" 1 4 18, +C4<00000000000000000000000001110101>;
P_0000023aa9f30448 .param/l "MEMORY_LENGTH" 1 4 45, +C4<00000000000000000000000000001100>;
P_0000023aa9f30480 .param/l "RX_STATE_IDLE" 1 4 27, +C4<00000000000000000000000000000000>;
P_0000023aa9f304b8 .param/l "RX_STATE_READ" 1 4 30, +C4<00000000000000000000000000000011>;
P_0000023aa9f304f0 .param/l "RX_STATE_READ_WAIT" 1 4 29, +C4<00000000000000000000000000000010>;
P_0000023aa9f30528 .param/l "RX_STATE_START_BIT" 1 4 28, +C4<00000000000000000000000000000001>;
P_0000023aa9f30560 .param/l "RX_STATE_STOP_BIT" 1 4 31, +C4<00000000000000000000000000000101>;
P_0000023aa9f30598 .param/l "TX_STATE_DEBOUNCE" 1 4 67, +C4<00000000000000000000000000000100>;
P_0000023aa9f305d0 .param/l "TX_STATE_IDLE" 1 4 63, +C4<00000000000000000000000000000000>;
P_0000023aa9f30608 .param/l "TX_STATE_START_BIT" 1 4 64, +C4<00000000000000000000000000000001>;
P_0000023aa9f30640 .param/l "TX_STATE_STOP_BIT" 1 4 66, +C4<00000000000000000000000000000011>;
P_0000023aa9f30678 .param/l "TX_STATE_WRITE" 1 4 65, +C4<00000000000000000000000000000010>;
L_0000023aa9f29c10 .functor BUFZ 1, v0000023aa9f93450_0, C4<0>, C4<0>, C4<0>;
v0000023aa9f306c0_0 .var "byteReady", 0 0;
v0000023aa9ee6ae0_0 .net "clk", 0 0, v0000023aa9f93810_0;  alias, 1 drivers
v0000023aa9f30760_0 .var "dataIn", 7 0;
v0000023aaa02dfa0_0 .net "dataOut", 7 0, v0000023aa9f93770_0;  1 drivers
v0000023aaa02e040_0 .var "led", 5 0;
v0000023aa9f93a90_0 .net "readyToTransmit", 0 0, v0000023aa9f93950_0;  1 drivers
v0000023aa9f93bd0_0 .var "rxBitNumber", 2 0;
v0000023aa9f93310_0 .var "rxCounter", 12 0;
v0000023aa9f93c70_0 .var "rxState", 3 0;
v0000023aa9f93db0 .array "testMemory", 0 11, 7 0;
v0000023aa9f931d0_0 .var "txBitNumber", 2 0;
v0000023aa9f939f0_0 .var "txByteCounter", 3 0;
v0000023aa9f936d0_0 .var "txCounter", 24 0;
v0000023aa9f93450_0 .var "txPinRegister", 0 0;
v0000023aa9f933b0_0 .var "txState", 3 0;
v0000023aa9f93630_0 .net "uart_rx", 0 0, v0000023aa9f95c20_0;  alias, 1 drivers
v0000023aa9f93270_0 .net "uart_tx", 0 0, L_0000023aa9f29c10;  alias, 1 drivers
E_0000023aa9f14590 .event posedge, v0000023aa9ee6ae0_0;
    .scope S_0000023aaa02de10;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023aa9f93c70_0, 0, 4;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0000023aa9f93310_0, 0, 13;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023aa9f93bd0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023aa9f30760_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa9f306c0_0, 0, 1;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0000023aa9f936d0_0, 0, 25;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023aa9f933b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa9f93450_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023aa9f931d0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023aa9f939f0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0000023aaa02de10;
T_1 ;
    %pushi/vec4 104, 0, 8; draw_string_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023aa9f93db0, 4, 0;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023aa9f93db0, 4, 0;
    %pushi/vec4 108, 0, 8; draw_string_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023aa9f93db0, 4, 0;
    %pushi/vec4 108, 0, 8; draw_string_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023aa9f93db0, 4, 0;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023aa9f93db0, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023aa9f93db0, 4, 0;
    %pushi/vec4 119, 0, 8; draw_string_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023aa9f93db0, 4, 0;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023aa9f93db0, 4, 0;
    %pushi/vec4 114, 0, 8; draw_string_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023aa9f93db0, 4, 0;
    %pushi/vec4 108, 0, 8; draw_string_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023aa9f93db0, 4, 0;
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023aa9f93db0, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023aa9f93db0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000023aaa02de10;
T_2 ;
    %wait E_0000023aa9f14590;
    %load/vec4 v0000023aa9f93a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023aa9f933b0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0000023aa9f936d0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023aaa02de10;
T_3 ;
    %wait E_0000023aa9f14590;
    %load/vec4 v0000023aa9f933b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023aa9f93450_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023aa9f93450_0, 0;
    %load/vec4 v0000023aa9f936d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 234, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023aa9f933b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023aa9f931d0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0000023aa9f936d0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0000023aa9f936d0_0;
    %addi 1, 0, 25;
    %assign/vec4 v0000023aa9f936d0_0, 0;
T_3.6 ;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0000023aaa02dfa0_0;
    %load/vec4 v0000023aa9f931d0_0;
    %part/u 1;
    %assign/vec4 v0000023aa9f93450_0, 0;
    %load/vec4 v0000023aa9f936d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 234, 0, 32;
    %jmp/0xz  T_3.7, 4;
    %load/vec4 v0000023aa9f931d0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023aa9f933b0_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023aa9f933b0_0, 0;
    %load/vec4 v0000023aa9f931d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000023aa9f931d0_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0000023aa9f936d0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0000023aa9f936d0_0;
    %addi 1, 0, 25;
    %assign/vec4 v0000023aa9f936d0_0, 0;
T_3.8 ;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023aa9f93450_0, 0;
    %load/vec4 v0000023aa9f936d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 234, 0, 32;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023aa9f933b0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0000023aa9f936d0_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0000023aa9f936d0_0;
    %addi 1, 0, 25;
    %assign/vec4 v0000023aa9f936d0_0, 0;
T_3.12 ;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023aaa02de10;
T_4 ;
    %wait E_0000023aa9f14590;
    %load/vec4 v0000023aa9f306c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000023aa9f30760_0;
    %parti/s 6, 0, 2;
    %inv;
    %assign/vec4 v0000023aaa02e040_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023aaa02de10;
T_5 ;
    %wait E_0000023aa9f14590;
    %load/vec4 v0000023aa9f93c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0000023aa9f93630_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023aa9f93c70_0, 0;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v0000023aa9f93310_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023aa9f93bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023aa9f306c0_0, 0;
T_5.6 ;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0000023aa9f93310_0;
    %pad/u 32;
    %cmpi/e 117, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023aa9f93c70_0, 0;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v0000023aa9f93310_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0000023aa9f93310_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000023aa9f93310_0, 0;
T_5.9 ;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0000023aa9f93310_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000023aa9f93310_0, 0;
    %load/vec4 v0000023aa9f93310_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 234, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023aa9f93c70_0, 0;
T_5.10 ;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v0000023aa9f93310_0, 0;
    %load/vec4 v0000023aa9f93630_0;
    %load/vec4 v0000023aa9f30760_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023aa9f30760_0, 0;
    %load/vec4 v0000023aa9f93bd0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000023aa9f93bd0_0, 0;
    %load/vec4 v0000023aa9f93bd0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000023aa9f93c70_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023aa9f93c70_0, 0;
T_5.13 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000023aa9f93310_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000023aa9f93310_0, 0;
    %load/vec4 v0000023aa9f93310_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 234, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023aa9f93c70_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000023aa9f93310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023aa9f306c0_0, 0;
T_5.14 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023aaa02dc80;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023aa9f93d10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa9f93950_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023aa9f93090_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000023aaa02dc80;
T_7 ;
    %wait E_0000023aa9f14590;
    %load/vec4 v0000023aa9f93090_0;
    %cmpi/e 3744, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023aa9f93090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023aa9f93950_0, 0;
    %load/vec4 v0000023aa9f93e50_0;
    %assign/vec4 v0000023aa9f93770_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000023aa9f93090_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023aa9f93950_0, 0;
    %load/vec4 v0000023aa9f93090_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023aa9f93090_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000023aa9f93090_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023aa9f93090_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023aa9f176a0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa9f93810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa9f95c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa9f93590_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0000023aa9f176a0;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0000023aa9f93810_0;
    %inv;
    %store/vec4 v0000023aa9f93810_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000023aa9f176a0;
T_10 ;
    %vpi_call 2 20 "$display", "Starting UART RX" {0 0 0};
    %vpi_call 2 21 "$monitor", "LED Value %b", v0000023aa9f938b0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa9f95c20_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa9f95c20_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa9f95c20_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa9f95c20_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa9f95c20_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa9f95c20_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa9f95c20_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa9f95c20_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa9f95c20_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa9f95c20_0, 0, 1;
    %delay 30000, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000023aa9f176a0;
T_11 ;
    %vpi_call 2 35 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023aa9f176a0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "c:\Users\patog\OneDrive\Documents\fpga\vscode\diy-oscilloscope\uart_tb.v";
    "c:\Users\patog\OneDrive\Documents\fpga\vscode\diy-oscilloscope\top.v";
    "c:\Users\patog\OneDrive\Documents\fpga\vscode\diy-oscilloscope\uart.v";
