============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  03:03:26 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin out_q_reg[14]/CK->D
          Group: clock
     Startpoint: (R) in2_q_reg[10]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[14]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     333            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     221                  
      Launch Clock:-       0                  
         Data Path:-     221                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  in2_q_reg[10]/CK -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  in2_q_reg[10]/Q  -       CK->Q  R     DFFRX1LVT         3  4.7    26    48      48    (-,-) 
  g7755__7098/Y    -       B->Y   F     NOR2X1LVT         2  4.0    23    16      65    (-,-) 
  g7720/Y          -       A->Y   R     INVX2LVT          4  7.0    22    15      80    (-,-) 
  g7611__6260/Y    -       A->Y   F     NAND2X2LVT        2  3.8    21    16      96    (-,-) 
  g7588__1705/Y    -       B->Y   R     NOR2X2LVT         3  4.9    28    19     116    (-,-) 
  g7559__8428/Y    -       B->Y   F     NAND2X1LVT        2  3.4    32    23     139    (-,-) 
  g7546/Y          -       A->Y   R     INVX1LVT          1  2.2    17    14     153    (-,-) 
  g7500__2883/Y    -       B0->Y  F     AOI221X1LVT       1  2.2    37    21     174    (-,-) 
  g7474__9945/Y    -       B->Y   R     XNOR2X1LVT        1  1.9    12    27     200    (-,-) 
  g7426__5526/Y    -       A1N->Y R     OAI2BB1X1LVT      1  2.1    20    21     221    (-,-) 
  out_q_reg[14]/D  <<<     -      R     DFFRHQX1LVT       1    -     -     0     221    (-,-) 
#---------------------------------------------------------------------------------------------

