//
// Yosys slang frontend
//
// Copyright 2024 Martin Povi≈°er <povik@cutebit.org>
// Distributed under the terms of the ISC license, see LICENSE
//
#include "slang/ast/ASTVisitor.h"
#include "slang/ast/Compilation.h"
#include "slang/ast/EvalContext.h"
#include "slang/diagnostics/DiagnosticEngine.h"
#include "slang/diagnostics/TextDiagnosticClient.h"
#include "slang/driver/Driver.h"
#include "slang/syntax/SyntaxPrinter.h"
#include "slang/syntax/SyntaxTree.h"
#include "slang/text/Json.h"
#include "slang/util/Util.h"

#include "kernel/fmt.h"
#include "kernel/register.h"
#include "kernel/rtlil.h"
#include "kernel/sigtools.h"
#include "kernel/utils.h"

#include "initial_eval.h"
#include "slang_frontend.h"

inline namespace slang_frontend {

using Yosys::log;
using Yosys::log_error;
using Yosys::log_warning;
using Yosys::log_id;
using Yosys::log_signal;
using Yosys::ys_debug;
using Yosys::ceil_log2;

namespace RTLIL = Yosys::RTLIL;
namespace ast = slang::ast;

ast::Compilation *global_compilation;
const slang::SourceManager *global_sourcemgr;
slang::DiagnosticEngine *global_diagengine;
slang::TextDiagnosticClient *global_diagclient;

slang::SourceRange source_location(const ast::Symbol &obj)			{ return slang::SourceRange(obj.location, obj.location); }
slang::SourceRange source_location(const ast::Expression &expr)		{ return expr.sourceRange; }
slang::SourceRange source_location(const ast::Statement &stmt)		{ return stmt.sourceRange; }
slang::SourceRange source_location(const ast::TimingControl &stmt)	{ return stmt.sourceRange; }

template<typename T>
std::string format_src(const T &obj)
{
	auto sm = global_sourcemgr;
	auto sr = source_location(obj);

	if (!sm->isFileLoc(sr.start()) || !sm->isFileLoc(sr.end()))
		return "";

	if (sr.start() == sr.end()) {
		auto loc = sr.start();
		std::string fn{sm->getFileName(loc)};
		return Yosys::stringf("%s:%d.%d", fn.c_str(),
			(int) sm->getLineNumber(loc), (int) sm->getColumnNumber(loc));
	} else {
		std::string fn{sm->getFileName(sr.start())};
		return Yosys::stringf("%s:%d.%d-%d.%d", fn.c_str(),
			(int) sm->getLineNumber(sr.start()), (int) sm->getColumnNumber(sr.start()),
			(int) sm->getLineNumber(sr.end()), (int) sm->getColumnNumber(sr.end()));
	}
}

template<typename T>
void unimplemented_(const T &obj, const char *file, int line, const char *condition)
{
	slang::JsonWriter writer;
	writer.setPrettyPrint(true);
	ast::ASTSerializer serializer(*global_compilation, writer);
	serializer.serialize(obj);
	std::cout << writer.view() << std::endl;
	auto loc = source_location(obj);
	log_assert(loc.start().buffer() == loc.end().buffer());
	std::string_view source_text = global_sourcemgr->getSourceText(loc.start().buffer());
	int col_no = global_sourcemgr->getColumnNumber(loc.start());
	const char *line_start = source_text.data() + loc.start().offset() - col_no + 1;
	const char *line_end = line_start;
	while (*line_end && *line_end != '\n' && *line_end != '\r') line_end++;
	std::cout << "Source line " << format_src(obj) << ": " << std::string_view(line_start, line_end) << std::endl;
	log_error("Feature unimplemented at %s:%d, see AST and code line dump above%s%s%s\n",
			  file, line, condition ? " (failed condition \"" : "", condition ? condition : "", condition ? "\")" : "");
}
#define require(obj, property) { if (!(property)) unimplemented_(obj, __FILE__, __LINE__, #property); }
#define unimplemented(obj) { unimplemented_(obj, __FILE__, __LINE__, NULL); }

};

#include "addressing.h"

inline namespace slang_frontend {

// step outside slang_frontend namespace for a minute, to patch in
// unimplemented() into the SlangInitial evaluator
};
ast::Statement::EvalResult SlangInitial::EvalVisitor::visit(const ast::Statement &stmt)
{
	unimplemented(stmt);
}
inline namespace slang_frontend {

const RTLIL::IdString id(const std::string_view &view)
{
	return RTLIL::escape_id(std::string(view));
}

static void build_hierpath(std::ostringstream &s, const ast::Scope *scope)
{
	if (!scope ||
		// stop at the containing instance
		scope->asSymbol().kind == ast::SymbolKind::InstanceBody)
		return;

	if (auto parent = scope->asSymbol().getHierarchicalParent())
		build_hierpath(s, parent);

	auto symbol = &scope->asSymbol();

	if (symbol->kind == ast::SymbolKind::GenerateBlockArray) {
		auto &array = symbol->as<ast::GenerateBlockArraySymbol>();
		s << array.getExternalName();
	} else if (symbol->kind == ast::SymbolKind::GenerateBlock) {
		auto &block = symbol->as<ast::GenerateBlockSymbol>();
		if (auto index = block.arrayIndex) {
			s << "[" << index->toString(slang::LiteralBase::Decimal, false) << "]."; 
		} else {
			s << block.getExternalName() << ".";
		}
	} else if (symbol->kind == ast::SymbolKind::Instance ||
			   symbol->kind == ast::SymbolKind::CheckerInstance) {
		auto &inst = symbol->as<ast::InstanceSymbolBase>();
		if (!inst.arrayPath.empty()) {
            for (size_t i = 0; i < inst.arrayPath.size(); i++)
            	s << "[" << inst.arrayPath[i] << "]";
		}
	} else if (!symbol->name.empty()) {
		s << symbol->name << ".";
	}
}

static const RTLIL::IdString scoped_id(const ast::Symbol &symbol)
{
	std::ostringstream path;
	build_hierpath(path, symbol.getParentScope());
	path << symbol.name;
	return RTLIL::escape_id(path.str());
}

static const RTLIL::IdString module_type_id(const ast::InstanceSymbol &sym)
{
	require(sym, sym.isModule());
	std::string instance;
	sym.body.getHierarchicalPath(instance);
	if (instance == sym.body.name)
		return RTLIL::escape_id(std::string(sym.body.name));
	else
		return RTLIL::escape_id(std::string(sym.body.name) + "$" + instance);
}

static const RTLIL::Const convert_svint(const slang::SVInt &svint)
{
	RTLIL::Const ret;
	ret.bits.reserve(svint.getBitWidth());
	for (int i = 0; i < (int) svint.getBitWidth(); i++)
	switch (svint[i].value) {
	case 0: ret.bits.push_back(RTLIL::State::S0); break;
	case 1: ret.bits.push_back(RTLIL::State::S1); break;
	case slang::logic_t::X_VALUE: ret.bits.push_back(RTLIL::State::Sx); break;
	case slang::logic_t::Z_VALUE: ret.bits.push_back(RTLIL::State::Sz); break;
	}
	return ret;
}

static const RTLIL::Const convert_const(const slang::ConstantValue &constval)
{
	log_assert(!constval.isReal());
	log_assert(!constval.isShortReal());
	log_assert(!constval.isNullHandle());
	log_assert(!constval.isUnbounded());
	log_assert(!constval.isMap());
	log_assert(!constval.isQueue());
	log_assert(!constval.isUnion());

	if (constval.isInteger()) {
		return convert_svint(constval.integer());
	} else if (constval.isUnpacked()) {
		RTLIL::Const ret;
		// TODO: is this right?
		for (auto &el : constval.elements()) {
			auto piece = convert_const(el);
			ret.bits.insert(ret.bits.begin(), piece.bits.begin(), piece.bits.end());
		}
		log_assert(ret.size() == constval.getBitstreamWidth());
		return ret;
	} else if (constval.isString()) {
		RTLIL::Const ret = convert_svint(constval.convertToInt().integer());
		ret.flags |= RTLIL::CONST_FLAG_STRING;
		return ret;
	}
}

template<typename T>
void transfer_attrs(T &from, RTLIL::AttrObject *to)
{
	auto src = format_src(from);
	if (!src.empty())
		to->attributes[Yosys::ID::src] = src;

	for (auto attr : global_compilation->getAttributes(from)) {
		require(*attr, attr->getValue().isInteger());
		to->attributes[id(attr->name)] = convert_svint(attr->getValue().integer());
	}
}


static const RTLIL::SigSpec evaluate_lhs(NetlistContext &netlist, const ast::Expression &expr)
{
	require(expr, expr.type->isFixedSize());
	RTLIL::SigSpec ret;

	switch (expr.kind) {
	case ast::ExpressionKind::NamedValue:
		{
			const ast::Symbol &sym = expr.as<ast::NamedValueExpression>().symbol;
			RTLIL::Wire *wire = netlist.wire(sym);
			log_assert(wire);
			ret = wire;
		}
		break;
	case ast::ExpressionKind::RangeSelect:
		{
			const ast::RangeSelectExpression &sel = expr.as<ast::RangeSelectExpression>();
			Addressing addr(netlist.eval, sel);
			RTLIL::SigSpec inner = evaluate_lhs(netlist, sel.value());
			ret = addr.extract(inner, sel.type->getBitstreamWidth());
		}
		break;
	case ast::ExpressionKind::Concatenation:
		{
			const ast::ConcatenationExpression &concat = expr.as<ast::ConcatenationExpression>();
			for (auto op : concat.operands())
				ret = {ret, evaluate_lhs(netlist, *op)};
		}
		break;
	case ast::ExpressionKind::ElementSelect:
		{
			const ast::ElementSelectExpression &elemsel = expr.as<ast::ElementSelectExpression>();
			require(expr, elemsel.selector().constant);
			require(expr, elemsel.value().type->isArray() && elemsel.value().type->hasFixedRange());
			int idx = elemsel.selector().constant->integer().as<int>().value();
			int stride = elemsel.type->getBitstreamWidth();
			uint32_t raw_idx = elemsel.value().type->getFixedRange().translateIndex(idx);
			ret = evaluate_lhs(netlist, elemsel.value()).extract(stride * raw_idx, stride);
		}
		break;
	case ast::ExpressionKind::MemberAccess:
		{
			const auto &acc = expr.as<ast::MemberAccessExpression>();
			require(expr, acc.member.kind == ast::SymbolKind::Field);
			const auto &member = acc.member.as<ast::FieldSymbol>();
			require(acc, member.randMode == ast::RandMode::None);
			return evaluate_lhs(netlist, acc.value()).extract(member.bitOffset,
								expr.type->getBitstreamWidth());
		}
		break;
	default:
		unimplemented(expr);
		break;
	}

	log_assert(expr.type->isFixedSize());
	log_assert(ret.size() == (int) expr.type->getBitstreamWidth());
	return ret;
}

struct ProcedureContext
{
	// rvalue substitutions from blocking assignments
	Yosys::dict<RTLIL::SigBit, RTLIL::SigBit> rvalue_subs;

	void set(RTLIL::SigSpec lhs, RTLIL::SigSpec value)
	{
		log_assert(lhs.size() == value.size());
		for (int i = 0; i < lhs.size(); i++)
			rvalue_subs[lhs[i]] = value[i];
	}

	ast::EvalContext eval;

	// TODO: avoid using global
	ProcedureContext()
			: eval(ast::ASTContext(global_compilation->getRoot(),
								   ast::LookupLocation::max)) {
		eval.pushEmptyFrame();
	}
};

static RTLIL::SigSpec evaluate_function(SignalEvalContext &eval, const ast::CallExpression &call);

RTLIL::SigSpec RTLILBuilder::Sub(RTLIL::SigSpec a, RTLIL::SigSpec b, bool is_signed) {
	if (b.is_fully_ones())
		return a;
	if (a.is_fully_const() && b.is_fully_const())
		return RTLIL::const_sub(a.as_const(), b.as_const(), is_signed, is_signed,
								std::max(a.size(), b.size()) + 1);
	return canvas->Sub(NEW_ID, a, b, is_signed);
}

RTLIL::SigSpec RTLILBuilder::Demux(RTLIL::SigSpec a, RTLIL::SigSpec s) {
	log_assert(s.size() < 24);
	RTLIL::SigSpec zeropad(RTLIL::S0, a.size());
	if (s.is_fully_const()) {
		int idx_const = s.as_const().as_int();
		return {zeropad.repeat((1 << s.size()) - 1 - idx_const),
					a, zeropad.repeat(idx_const)};
	}
	return canvas->Demux(NEW_ID, a, s);
}

RTLIL::SigSpec RTLILBuilder::Le(RTLIL::SigSpec a, RTLIL::SigSpec b, bool is_signed) {
	if (a.is_fully_const() && b.is_fully_const())
		return RTLIL::const_le(a.as_const(), b.as_const(), is_signed, is_signed, 1);
	return canvas->Le(NEW_ID, a, b, is_signed);
}

RTLIL::SigSpec RTLILBuilder::Ge(RTLIL::SigSpec a, RTLIL::SigSpec b, bool is_signed) {
	if (a.is_fully_const() && b.is_fully_const())
		return RTLIL::const_ge(a.as_const(), b.as_const(), is_signed, is_signed, 1);
	return canvas->Ge(NEW_ID, a, b, is_signed);
}

RTLIL::SigSpec RTLILBuilder::Lt(RTLIL::SigSpec a, RTLIL::SigSpec b, bool is_signed) {
	if (a.is_fully_const() && b.is_fully_const())
		return RTLIL::const_lt(a.as_const(), b.as_const(), is_signed, is_signed, 1);
	return canvas->Lt(NEW_ID, a, b, is_signed);
}

RTLIL::SigSpec RTLILBuilder::LogicAnd(RTLIL::SigSpec a, RTLIL::SigSpec b) {
	if (a.is_fully_zero() || b.is_fully_zero())
		return RTLIL::Const(0, 1);
	if (a.is_fully_def() && b.size() == 1)
		return b;
	if (b.is_fully_def() && a.size() == 1)
		return a;
	return canvas->LogicAnd(NEW_ID, a, b);
}

RTLIL::SigSpec RTLILBuilder::Mux(RTLIL::SigSpec a, RTLIL::SigSpec b, RTLIL::SigSpec s) {
	log_assert(a.size() == b.size());
	log_assert(s.size() == 1);
	if (s[0] == RTLIL::S0)
		return a;
	if (s[0] == RTLIL::S1)
		return b;
	return canvas->Mux(NEW_ID, a, b, s);
}

RTLIL::SigSpec RTLILBuilder::Bwmux(RTLIL::SigSpec a, RTLIL::SigSpec b, RTLIL::SigSpec s) {
	log_assert(a.size() == b.size());
	log_assert(a.size() == s.size());
	if (s.is_fully_const()) {
		RTLIL::SigSpec result(RTLIL::Sx, a.size());
		for (int i = 0; i < a.size(); i++) {
			if (s[i] == RTLIL::S0)
				result[i] = a[i];
			else if (s[i] == RTLIL::S1)
				result[i] = b[i];
		}
		return result;
	}
	return canvas->Bwmux(NEW_ID, a, b, s);
}

RTLIL::SigSpec RTLILBuilder::Shift(RTLIL::SigSpec a, bool a_signed, RTLIL::SigSpec s,
								   bool s_signed, int result_width)
{
	RTLIL::SigSpec y = canvas->addWire(NEW_ID, result_width);
	RTLIL::Cell *cell = canvas->addCell(NEW_ID, ID($shift));
	cell->parameters[Yosys::ID::A_SIGNED] = a_signed;
	cell->parameters[Yosys::ID::B_SIGNED] = s_signed;
	cell->parameters[Yosys::ID::A_WIDTH] = a.size();
	cell->parameters[Yosys::ID::B_WIDTH] = s.size();
	cell->parameters[Yosys::ID::Y_WIDTH] = y.size();
	cell->setPort(Yosys::ID::A, a);
	cell->setPort(Yosys::ID::B, s);
	cell->setPort(Yosys::ID::Y, y);
	return y;
}

RTLIL::SigSpec RTLILBuilder::Shiftx(RTLIL::SigSpec a, RTLIL::SigSpec s,
								 	bool s_signed, int result_width)
{
	RTLIL::SigSpec y = canvas->addWire(NEW_ID, result_width);
	canvas->addShiftx(NEW_ID, a, s, y, s_signed);
	return y;
}

RTLIL::SigSpec RTLILBuilder::Neg(RTLIL::SigSpec a, bool signed_)
{
	RTLIL::SigSpec y = canvas->addWire(NEW_ID, a.size() + 1);
	canvas->addNeg(NEW_ID, a, y, signed_);
	return y;
}

RTLIL::SigSpec RTLILBuilder::Bmux(RTLIL::SigSpec a, RTLIL::SigSpec s) {
	log_assert(a.size() % (1 << s.size()) == 0);
	log_assert(a.size() >= 1 << s.size());
	int stride = a.size() >> s.size();
	if (s.is_fully_def()) {
		return a.extract(s.as_const().as_int() * stride, stride);
	}
	return canvas->Bmux(NEW_ID, a, s);
}

RTLIL::SigSpec RTLILBuilder::Not(RTLIL::SigSpec a)
{
	return canvas->Not(NEW_ID, a);
}

std::pair<RTLIL::SigSpec, RTLIL::SigBit> SignalEvalContext::translate_index(
		const ast::Expression &expr, slang::ConstantRange range)
{
	RTLIL::SigSpec idx = (*this)(expr);
	bool idx_signed = expr.type->isSigned();

	if (!idx_signed) {
		idx.append(RTLIL::S0);
		idx_signed = true;
	}

	RTLIL::SigBit valid = netlist.LogicAnd(
		netlist.Le(idx, RTLIL::Const(range.upper()), /* is_signed */ true),
		netlist.Ge(idx, RTLIL::Const(range.lower()), /* is_signed */ true)
	);

	RTLIL::SigSpec raw_idx;
	if (range.left > range.right)
		raw_idx = netlist.Sub(idx, RTLIL::Const(range.right), /* is_signed */ true);
	else
		raw_idx = netlist.Sub(RTLIL::Const(range.right), idx, /* is_signed */ true);
	raw_idx.extend_u0(ceil_log2(range.width()));
	return std::make_pair(raw_idx, valid);
}

RTLIL::SigSpec SignalEvalContext::operator()(ast::Expression const &expr)
{
	if (expr.type->isVoid())
		return {};

	require(expr, expr.type->isFixedSize());
	RTLIL::Module *mod = netlist.canvas;
	RTLIL::SigSpec ret;
	size_t repl_count;

	{
		auto const_result = expr.eval(this->const_);
		if (const_result) {
			ret = convert_const(const_result);
			goto done;
		}
	}

	switch (expr.kind) {
	case ast::ExpressionKind::NamedValue:
		{
			const ast::Symbol &sym = expr.as<ast::NamedValueExpression>().symbol;

			switch (sym.kind) {
			case ast::SymbolKind::Net:
			case ast::SymbolKind::Variable:
			case ast::SymbolKind::FormalArgument:
				{
					const auto &valsym = sym.as<ast::ValueSymbol>();
					RTLIL::Wire *wire = netlist.wire(sym);
					log_assert(wire);
					ret = wire;
					ret.replace(rvalue_subs);
				}
				break;
			case ast::SymbolKind::Parameter:
				{
					auto &valsym = sym.as<ast::ValueSymbol>();
					require(valsym, valsym.getInitializer());
					auto exprconst = valsym.getInitializer()->constant;
					require(valsym, exprconst && exprconst->isInteger());
					ret = convert_svint(exprconst->integer());
				}
				break;
			default:
				unimplemented(sym);
			}
		}
		break;
	case ast::ExpressionKind::UnaryOp:
		{
			const ast::UnaryExpression &unop = expr.as<ast::UnaryExpression>();
			RTLIL::SigSpec left = (*this)(unop.operand());
			bool invert = false;

			RTLIL::IdString type;
			switch (unop.op) {
			case ast::UnaryOperator::Minus: type = ID($neg); break;
			case ast::UnaryOperator::LogicalNot: type = ID($logic_not); break;
			case ast::UnaryOperator::BitwiseNot: type = ID($not); break;
			case ast::UnaryOperator::BitwiseOr: type = ID($reduce_or); break;
			case ast::UnaryOperator::BitwiseAnd: type = ID($reduce_and); break;
			case ast::UnaryOperator::BitwiseNand: type = ID($reduce_and); invert = true; break;
			case ast::UnaryOperator::BitwiseNor: type = ID($reduce_or); invert = true; break;
			case ast::UnaryOperator::BitwiseXor: type = ID($reduce_xor); break;
			default:
				unimplemented(unop);
			}

			RTLIL::Cell *cell = mod->addCell(NEW_ID, type);
			cell->setPort(RTLIL::ID::A, left);
			cell->setParam(RTLIL::ID::A_WIDTH, left.size());
			cell->setParam(RTLIL::ID::A_SIGNED, unop.operand().type->isSigned());
			cell->setParam(RTLIL::ID::Y_WIDTH, expr.type->getBitstreamWidth());
			ret = mod->addWire(NEW_ID, expr.type->getBitstreamWidth());
			cell->setPort(RTLIL::ID::Y, ret);
			transfer_attrs(unop, cell);

			if (invert) {
				RTLIL::SigSpec new_ret = mod->addWire(NEW_ID, 1);
				transfer_attrs(unop, mod->addLogicNot(NEW_ID, ret, new_ret));
			}
		}
		break;
	case ast::ExpressionKind::BinaryOp:
		{
			const ast::BinaryExpression &biop = expr.as<ast::BinaryExpression>();
			RTLIL::SigSpec left = (*this)(biop.left());
			RTLIL::SigSpec right = (*this)(biop.right());

			bool a_signed = biop.left().type->isSigned();
			bool b_signed = biop.right().type->isSigned();

			RTLIL::IdString type;
			switch (biop.op) {
			case ast::BinaryOperator::Add:      type = ID($add); break;
			case ast::BinaryOperator::Subtract: type = ID($sub); break;
			case ast::BinaryOperator::Multiply:	type = ID($mul); break;
			case ast::BinaryOperator::Divide:	type = ID($divfloor); break; // TODO: check
			case ast::BinaryOperator::Mod:		type = ID($mod); break; // TODO: check
			case ast::BinaryOperator::BinaryAnd: type = ID($and); break;
			case ast::BinaryOperator::BinaryOr:	type = ID($or); break;
			case ast::BinaryOperator::BinaryXor:	type = ID($xor); break;
			case ast::BinaryOperator::BinaryXnor:	type = ID($xnor); break;
			case ast::BinaryOperator::Equality:		type = ID($eq); break;
			case ast::BinaryOperator::Inequality:	type = ID($ne); break;
			case ast::BinaryOperator::CaseInequality: type = ID($nex); break;
			case ast::BinaryOperator::CaseEquality: type = ID($eqx); break;
			case ast::BinaryOperator::GreaterThanEqual:	type = ID($ge); break;
			case ast::BinaryOperator::GreaterThan:		type = ID($gt); break;
			case ast::BinaryOperator::LessThanEqual:	type = ID($le); break;
			case ast::BinaryOperator::LessThan:			type = ID($lt); break;
			//case ast::BinaryOperator::WildcardEquality;
			//case ast::BinaryOperator::WildcardInequality;
			case ast::BinaryOperator::LogicalAnd:	type = ID($logic_and); break;
			case ast::BinaryOperator::LogicalOr:	type = ID($logic_or); break;
			case ast::BinaryOperator::LogicalImplication: type = ID($logic_or); left = mod->LogicNot(NEW_ID, left); a_signed = false; break;
			case ast::BinaryOperator::LogicalEquivalence: type = ID($eq); left = mod->ReduceBool(NEW_ID, left); right = mod->ReduceBool(NEW_ID, right); a_signed = b_signed = false; break;
			case ast::BinaryOperator::LogicalShiftLeft:	type = ID($sshl); break;
			case ast::BinaryOperator::LogicalShiftRight:	type = ID($sshr); break;
			case ast::BinaryOperator::ArithmeticShiftLeft:	type = ID($shl); break; // TODO: check shl vs sshl
			case ast::BinaryOperator::ArithmeticShiftRight:	type = ID($shr); break;
			case ast::BinaryOperator::Power:	type = ID($pow); break;
			default:
				unimplemented(biop);
			}

			RTLIL::Cell *cell = mod->addCell(NEW_ID, type);
			cell->setPort(RTLIL::ID::A, left);
			cell->setPort(RTLIL::ID::B, right);
			cell->setParam(RTLIL::ID::A_WIDTH, left.size());
			cell->setParam(RTLIL::ID::B_WIDTH, right.size());
			cell->setParam(RTLIL::ID::A_SIGNED, a_signed);
			cell->setParam(RTLIL::ID::B_SIGNED, b_signed);
			cell->setParam(RTLIL::ID::Y_WIDTH, expr.type->getBitWidth());
			ret = mod->addWire(NEW_ID, expr.type->getBitstreamWidth());
			cell->setPort(RTLIL::ID::Y, ret);
			transfer_attrs(biop, cell);

			// fixups
			if (cell->type == ID($shr)) {
				// TODO: is this kosher?
				cell->setParam(RTLIL::ID::B_SIGNED, false);
			}

			if (cell->type.in(ID($sshr), ID($sshl))) {
				// TODO: is this kosher?
				cell->setParam(RTLIL::ID::A_SIGNED, false);
				cell->setParam(RTLIL::ID::B_SIGNED, false);
			}
		}
		break;
	case ast::ExpressionKind::Conversion:
		{
			const ast::ConversionExpression &conv = expr.as<ast::ConversionExpression>();
			const ast::Type &from = conv.operand().type->getCanonicalType();
			const ast::Type &to = conv.type->getCanonicalType();
			require(expr, from.isIntegral() /* && from.isScalar() */);
			require(expr, to.isIntegral() /* && to.isScalar() */);
			ret = (*this)(conv.operand());
			ret.extend_u0((int) to.getBitWidth(), to.isSigned());
		}
		break;
	case ast::ExpressionKind::IntegerLiteral:
		{
			const ast::IntegerLiteral &lit = expr.as<ast::IntegerLiteral>();
			ret = convert_svint(lit.getValue());
		}
		break;
	case ast::ExpressionKind::RangeSelect:
		{
			const ast::RangeSelectExpression &sel = expr.as<ast::RangeSelectExpression>();
			Addressing addr(*this, sel);
			ret = addr.shift_down((*this)(sel.value()), sel.type->getBitstreamWidth());
		}
		break;
	case ast::ExpressionKind::ElementSelect:
		{
			const ast::ElementSelectExpression &elemsel = expr.as<ast::ElementSelectExpression>();
			Addressing addr(*this, elemsel);
			ret = addr.mux((*this)(elemsel.value()), elemsel.type->getBitstreamWidth());
		}
		break;
	case ast::ExpressionKind::Concatenation:
		{
			const ast::ConcatenationExpression &concat = expr.as<ast::ConcatenationExpression>();
			for (auto op : concat.operands())
				ret = {ret, (*this)(*op)};
		}
		break;
	case ast::ExpressionKind::SimpleAssignmentPattern:
	case ast::ExpressionKind::StructuredAssignmentPattern:
		{
			repl_count = 1;

			if (0) {
	case ast::ExpressionKind::ReplicatedAssignmentPattern:
				repl_count = *expr.as<ast::ReplicatedAssignmentPatternExpression>()
                            	.count().eval(const_).integer().as<size_t>();
			}

			auto &pattern_expr = static_cast<const ast::AssignmentPatternExpressionBase&>(expr);
			require(expr, expr.type->isIntegral());

			ret = {};
			for (auto elem : pattern_expr.elements())
				ret.append((*this)(*elem));
			ret = ret.repeat(repl_count);				
		}
		break;
	case ast::ExpressionKind::ConditionalOp:
		{
			const auto &ternary = expr.as<ast::ConditionalExpression>();

			require(expr, ternary.conditions.size() == 1);
			require(expr, !ternary.conditions[0].pattern);

			ret = mod->Mux(NEW_ID,
				(*this)(ternary.right()),
				(*this)(ternary.left()),
				mod->ReduceBool(NEW_ID, (*this)(*(ternary.conditions[0].expr)))
			);
		}
		break;
	case ast::ExpressionKind::Replication:
		{
			const auto &repl = expr.as<ast::ReplicationExpression>();
			require(expr, repl.count().constant); // TODO: message
			int reps = repl.count().constant->integer().as<int>().value(); // TODO: checking
			RTLIL::SigSpec concat = (*this)(repl.concat());
			for (int i = 0; i < reps; i++)
				ret.append(concat);
		}
		break;
	case ast::ExpressionKind::MemberAccess:
		{
			const auto &acc = expr.as<ast::MemberAccessExpression>();
			require(expr, acc.member.kind == ast::SymbolKind::Field);
			const auto &member = acc.member.as<ast::FieldSymbol>();
			require(acc, member.randMode == ast::RandMode::None);
			return (*this)(acc.value()).extract(member.bitOffset,
								expr.type->getBitstreamWidth());
		}
		break;
	case ast::ExpressionKind::Call:
		{
			const auto &call = expr.as<ast::CallExpression>();
			if (call.isSystemCall()) {
				require(expr, call.getSubroutineName() == "$signed" || call.getSubroutineName() == "$unsigned");
				require(expr, call.arguments().size() == 1);
				ret = (*this)(*call.arguments()[0]);
			} else {
				const auto &subr = *std::get<0>(call.subroutine);
				require(subr, subr.subroutineKind == ast::SubroutineKind::Function);
				return evaluate_function(*this, call);
			}
		}
		break;
	case ast::ExpressionKind::LValueReference:
		ret = lvalue;
		break;
	default:
		unimplemented(expr);
	}

done:
	log_assert(expr.type->isFixedSize());
	log_assert(ret.size() == (int) expr.type->getBitstreamWidth());
	return ret;
}

RTLIL::SigSpec SignalEvalContext::eval_signed(ast::Expression const &expr)
{
	require(expr, expr.type);

	if (expr.type->isNumeric() && !expr.type->isSigned())
		return {RTLIL::S0, (*this)(expr)};
	else
		return (*this)(expr);
}

SignalEvalContext::SignalEvalContext(NetlistContext &netlist)
	: netlist(netlist), const_(ast::ASTContext(netlist.compilation.getRoot(),
											   ast::LookupLocation::max))
{
}

struct SwitchBuilder {
	RTLIL::CaseRule *parent;
	RTLIL::SwitchRule *sw;
	Yosys::dict<RTLIL::SigBit, RTLIL::SigBit> *rvalue_subs;
	Yosys::dict<RTLIL::SigBit, RTLIL::SigBit> rvalue_subs_save;

	std::vector<std::pair<RTLIL::CaseRule *, RTLIL::SigSig>> branch_updates;

	SwitchBuilder(RTLIL::CaseRule *parent, Yosys::dict<RTLIL::SigBit, RTLIL::SigBit> *rvalue_subs,
				  RTLIL::SigSpec signal)
		: parent(parent), rvalue_subs(rvalue_subs), rvalue_subs_save(*rvalue_subs)
	{
		sw = new RTLIL::SwitchRule;
		sw->signal = signal;
		parent->switches.push_back(sw);
	}

	void branch(std::vector<RTLIL::SigSpec> compare,
				std::function<void(RTLIL::CaseRule *case_rule)> f)
	{
		RTLIL::CaseRule *case_rule = new RTLIL::CaseRule;	
		sw->cases.push_back(case_rule);
		case_rule->compare = compare;
		f(case_rule);

		RTLIL::SigSpec update;
		for (auto pair : *rvalue_subs)
		if (!rvalue_subs_save.count(pair.first)
				|| pair.second != rvalue_subs_save.at(pair.first))
			update.append(pair.first);
		update.sort();

		RTLIL::SigSpec update_map = update;
		update_map.replace(*rvalue_subs);
		branch_updates.push_back(std::make_pair(case_rule, RTLIL::SigSig(update, update_map)));

		*rvalue_subs = rvalue_subs_save;
	}

	void finish(RTLIL::Module *mod)
	{
		RTLIL::SigSpec updated_anybranch;
		for (auto &branch : branch_updates)
			updated_anybranch.append(branch.second.first);
		updated_anybranch.sort_and_unify();

		for (auto chunk : updated_anybranch.chunks()) {
			RTLIL::SigSpec w = mod->addWire(NEW_ID, chunk.size());
			RTLIL::SigSpec w_default = chunk;
			w_default.replace(*rvalue_subs);
			parent->actions.push_back(RTLIL::SigSig(w, w_default));
			for (int i = 0; i < chunk.size(); i++)
				(*rvalue_subs)[RTLIL::SigSpec(chunk)[i]] = w[i];
		}

		for (auto &branch : branch_updates) {
			RTLIL::CaseRule *rule = branch.first;
			RTLIL::SigSpec target = branch.second.first;
			RTLIL::SigSpec source = branch.second.second;
			int done = 0;
			for (auto chunk : target.chunks()) {
				RTLIL::SigSpec target_w = chunk;
				target_w.replace(*rvalue_subs);
				rule->actions.push_back(RTLIL::SigSig(target_w, source.extract(done, chunk.size())));
				done += chunk.size();
			}
		}
	}
};

void crop_zero_mask(const RTLIL::SigSpec &mask, RTLIL::SigSpec &target)
{
	for (int i = mask.size() - 1; i >= 0; i--) {
		if (mask[i] == RTLIL::S0)
			target.remove(i, 1);
	}
}

Yosys::IdString id_slang_nonstatic("\\slang_nonstatic");

struct ProceduralVisitor : public ast::ASTVisitor<ProceduralVisitor, true, false> {
public:
	NetlistContext &netlist;
	RTLIL::Module *mod;
	RTLIL::Process *proc;
	RTLIL::CaseRule *current_case;

	SignalEvalContext eval;

	const ast::SubroutineSymbol *subroutine;

	Yosys::SigPool assigned_blocking;
	Yosys::SigPool assigned_nonblocking;

	// TODO: static
	int print_priority = 0;

	enum Mode { ALWAYS, FUNCTION } mode;

	ProceduralVisitor(NetlistContext &netlist, RTLIL::Process *proc, Mode mode)
			: netlist(netlist), mod(netlist.canvas), proc(proc), eval(netlist), mode(mode) {
		eval.const_.pushEmptyFrame();
		RTLIL::SwitchRule *top_switch = new RTLIL::SwitchRule;
		proc->root_case.switches.push_back(top_switch);
		current_case = new RTLIL::CaseRule;
		top_switch->cases.push_back(current_case);
	}

	Yosys::dict<RTLIL::SigBit, RTLIL::SigBit> staging;
	RTLIL::SigSpec staging_signal(RTLIL::SigSpec lvalue)
	{
		RTLIL::SigSpec to_create;
		for (auto bit : lvalue) {
			log_assert(bit.wire);
			if (!staging.count(bit))
				to_create.append(bit);
		}

		to_create.sort_and_unify();
		for (auto chunk : to_create.chunks()) {
			RTLIL::SigSpec w = mod->addWire(NEW_ID_SUFFIX("staging"), chunk.size());
			for (int i = 0; i < chunk.size(); i++)
				staging[RTLIL::SigSpec(chunk)[i]] = w[i];
		}

		lvalue.replace(staging);
		return lvalue;
	}

	void staging_done()
	{
		RTLIL::SigSpec all_driven;
		for (auto pair : staging)
			all_driven.append(pair.first);
		all_driven.sort_and_unify();

		RTLIL::CaseRule *root_case = &proc->root_case;
		for (auto chunk : all_driven.chunks()) {
			if (chunk.wire && chunk.wire->get_bool_attribute(id_slang_nonstatic))
				continue;

			RTLIL::SigSpec mapped = chunk;
			mapped.replace(staging);
			for (auto sync : proc->syncs)
				sync->actions.push_back(RTLIL::SigSig(chunk, mapped));
			root_case->actions.push_back(RTLIL::SigSig(mapped, chunk));
		}
	}

	// Return an enable signal for the current context
	RTLIL::SigBit context_enable()
	{
		RTLIL::SigBit ret = mod->addWire(NEW_ID, 1);
		proc->root_case.actions.emplace_back(ret, RTLIL::State::S0);
		current_case->actions.emplace_back(ret, RTLIL::State::S1);
		return ret;
	}

	// For $check, $print cells
	void set_cell_trigger(RTLIL::Cell *cell)
	{
		bool implicit = false;
		RTLIL::SigSpec triggers;
		RTLIL::Const polarity;

		for (auto sync : proc->syncs)
		switch(sync->type) {
		case RTLIL::STn:
		case RTLIL::STp:
			log_assert(sync->signal.size() == 1);
			triggers.append(sync->signal);
			polarity.bits.push_back(sync->type == RTLIL::STp ? RTLIL::S1 : RTLIL::S0);
			break;

		case RTLIL::STa:
			implicit = true;
			break;

		default:
			log_abort();
		}

		log_assert(!triggers.empty() || implicit);
		log_assert(!(!triggers.empty() && implicit));
		cell->parameters[Yosys::ID::TRG_ENABLE] = !implicit;
		cell->parameters[Yosys::ID::TRG_WIDTH] = triggers.size();
		cell->parameters[Yosys::ID::TRG_POLARITY] = polarity;
		cell->setPort(Yosys::ID::TRG, triggers);
		cell->setPort(Yosys::ID::EN, context_enable());
	}

	void impl_assign_simple(RTLIL::SigSpec lvalue, RTLIL::SigSpec rvalue, bool blocking)
	{
		log_assert(lvalue.size() == rvalue.size());
		if (blocking) {
			eval.set(lvalue, rvalue);
			// TODO: proper message on blocking/nonblocking mixing
			log_assert(!assigned_nonblocking.check_any(lvalue));
			assigned_blocking.add(lvalue);
		} else {
			 // TODO: proper message on blocking/nonblocking mixing
			log_assert(!assigned_blocking.check_any(lvalue));
			assigned_nonblocking.add(lvalue);
		}

		current_case->actions.push_back(RTLIL::SigSig(
			staging_signal(lvalue),
			rvalue
		));
	}

	void impl_assign(const ast::AssignmentExpression &assign, RTLIL::SigSpec rvalue)
	{
		bool blocking = !assign.isNonBlocking();
		const ast::Expression *raw_lexpr = &assign.left();
		RTLIL::SigSpec raw_mask = RTLIL::SigSpec(RTLIL::S1, rvalue.size()), raw_rvalue = rvalue;

		bool finished_etching = false;
		while (!finished_etching) {
			switch (raw_lexpr->kind) {
			case ast::ExpressionKind::RangeSelect:
				{
					auto &sel = raw_lexpr->as<ast::RangeSelectExpression>();
					Addressing addr(eval, sel);
					int stride = sel.value().type->getBitstreamWidth() / addr.range.width();
					require(*raw_lexpr, stride == 1);
					raw_mask = addr.shift_up(raw_mask, false, sel.value().type->getBitstreamWidth());
					raw_rvalue = addr.shift_up(raw_rvalue, true, sel.value().type->getBitstreamWidth());
					raw_lexpr = &sel.value();
				}
				break;
			case ast::ExpressionKind::ElementSelect:
				{
					auto &sel = raw_lexpr->as<ast::ElementSelectExpression>();
					Addressing addr(eval, sel);
					raw_mask = addr.demux(raw_mask, sel.value().type->getBitstreamWidth());
					raw_rvalue = raw_rvalue.repeat(addr.range.width());
					raw_lexpr = &sel.value();
				}
				break;
			case ast::ExpressionKind::MemberAccess:
				{
					const auto &acc = raw_lexpr->as<ast::MemberAccessExpression>();
					require(assign, acc.member.kind == ast::SymbolKind::Field);
					const auto &member = acc.member.as<ast::FieldSymbol>();
					require(acc, member.randMode == ast::RandMode::None);
					int pad = acc.value().type->getBitstreamWidth() - acc.type->getBitstreamWidth() - member.bitOffset;
					raw_mask = {RTLIL::SigSpec(RTLIL::S0, pad), raw_mask, RTLIL::SigSpec(RTLIL::S0, member.bitOffset)};
					raw_rvalue = {RTLIL::SigSpec(RTLIL::Sx, pad), raw_rvalue, RTLIL::SigSpec(RTLIL::Sx, member.bitOffset)};
					raw_lexpr = &acc.value();
				}
				break;
			default:
				finished_etching = true;
				break;
			}
			if (raw_mask.size() != raw_lexpr->type->getBitstreamWidth())
				unimplemented(assign);
			log_assert(raw_mask.size() == raw_lexpr->type->getBitstreamWidth());
			log_assert(raw_rvalue.size() == raw_lexpr->type->getBitstreamWidth());
		}

		RTLIL::SigSpec lvalue = evaluate_lhs(netlist, *raw_lexpr);
		crop_zero_mask(raw_mask, lvalue);
		crop_zero_mask(raw_mask, raw_rvalue);
		crop_zero_mask(raw_mask, raw_mask);

		RTLIL::SigSpec masked_rvalue;
		if (raw_mask.is_fully_ones()) {
			masked_rvalue = raw_rvalue;
		} else {
			RTLIL::SigSpec raw_lvalue_sampled = lvalue;
			raw_lvalue_sampled.replace(eval.rvalue_subs);
			masked_rvalue = netlist.Bwmux(raw_lvalue_sampled, raw_rvalue, raw_mask);
		}

		impl_assign_simple(lvalue, masked_rvalue, blocking);
	}

	// TODO: add other kids of statements

	void handle(const ast::ExpressionStatement &expr)
	{
		switch (expr.expr.kind) {
		case ast::ExpressionKind::Call:
			{
				auto &call = expr.expr.as<ast::CallExpression>();
				if (call.getSubroutineName() == "empty_statement") {
					return; // TODO: workaround for picorv32, do better
				} else if (call.getSubroutineName() == "$display") {
					auto cell = mod->addCell(NEW_ID, ID($print));
					transfer_attrs(expr, cell);
					set_cell_trigger(cell);
					cell->parameters[Yosys::ID::PRIORITY] = --print_priority;
					std::vector<Yosys::VerilogFmtArg> fmt_args;
					for (auto arg : call.arguments()) {
						log_assert(arg);
						Yosys::VerilogFmtArg fmt_arg = {};
						// TODO: location info in fmt_arg
						switch (arg->kind) {
						case ast::ExpressionKind::StringLiteral:
							fmt_arg.type = Yosys::VerilogFmtArg::STRING;
							fmt_arg.str = std::string{arg->as<ast::StringLiteral>().getValue()};
							fmt_arg.sig = {};
							break;
						case ast::ExpressionKind::Call:
							if (arg->as<ast::CallExpression>().getSubroutineName() == "$time") {
								fmt_arg.type = Yosys::VerilogFmtArg::TIME;
								break;
							} else if (arg->as<ast::CallExpression>().getSubroutineName() == "$realtime") {
								fmt_arg.type = Yosys::VerilogFmtArg::TIME;
								fmt_arg.realtime = true;
								break;
							} else {
								/* fallthrough */
							}
						default:
							fmt_arg.type = Yosys::VerilogFmtArg::INTEGER;
							fmt_arg.sig = eval(*arg);
							fmt_arg.signed_ = arg->type->isSigned();
							break;
						}
						fmt_args.push_back(fmt_arg);						
						
					}
					Yosys::Fmt fmt = {};
					fmt.parse_verilog(fmt_args, /* sformat_like */ false, /* default_base */ 10,
									  std::string{call.getSubroutineName()}, mod->name);
					fmt.append_literal("\n");
					fmt.emit_rtlil(cell);
				} else if (!call.isSystemCall()) {
					auto subroutine = std::get<0>(call.subroutine);
					require(expr, subroutine->subroutineKind == ast::SubroutineKind::Task);
					log_assert(call.arguments().size() == subroutine->getArguments().size());
					for (int i = 0; i < subroutine->getArguments().size(); i++) {
						auto arg = subroutine->getArguments()[i];
						auto dir = arg->direction;
						log_assert(dir == ast::ArgumentDirection::In || dir == ast::ArgumentDirection::Out);
						if (dir == ast::ArgumentDirection::In) {
							RTLIL::Wire *w = mod->wire(scoped_id(*arg));
							log_assert(w);
							eval.set(w, eval(*call.arguments()[i]));
						}
					}
					subroutine->visit(*this);
					for (int i = 0; i < subroutine->getArguments().size(); i++) {
						auto arg = subroutine->getArguments()[i];
						if (arg->direction == ast::ArgumentDirection::Out) {
							require(expr, call.arguments()[i]->kind == ast::ExpressionKind::Assignment);
							auto &assign = call.arguments()[i]->as<ast::AssignmentExpression>();
							require(expr, assign.right().kind == ast::ExpressionKind::EmptyArgument);
							RTLIL::Wire *w = netlist.wire(*arg);
							log_assert(w);
							RTLIL::SigSpec rvalue = w;
							rvalue.replace(eval.rvalue_subs);
							impl_assign(assign, rvalue);
						}
					}
				} else {
					unimplemented(expr);
				}
			}
			return;
		case ast::ExpressionKind::Assignment:
			{
				const auto &assign = expr.expr.as<ast::AssignmentExpression>();
				eval.lvalue = eval(assign.left());
				impl_assign(assign, eval(assign.right()));
				eval.lvalue = {};
			}
			break;
		default:
			unimplemented(expr);
		}
	}

	void handle(const ast::BlockStatement &blk) {
		require(blk, blk.blockKind == ast::StatementBlockKind::Sequential)
		blk.body.visit(*this);
	}

	void handle(const ast::StatementList &list) {
		for (auto &stmt : list.list)
			stmt->visit(*this);
	}

	void handle(const ast::ConditionalStatement &cond)
	{
		require(cond, cond.conditions.size() == 1);
		require(cond, cond.conditions[0].pattern == NULL);

		RTLIL::CaseRule *case_save = current_case;
		RTLIL::SigSpec condition = mod->ReduceBool(NEW_ID,
			eval(*cond.conditions[0].expr)
		);
		SwitchBuilder b(current_case, &eval.rvalue_subs, condition);
		transfer_attrs(cond, b.sw);

		b.branch({RTLIL::S1}, [&](RTLIL::CaseRule *rule){
			current_case = rule;
			transfer_attrs(cond.ifTrue, rule);
			cond.ifTrue.visit(*this);
		});

		if (cond.ifFalse) {
			b.branch({}, [&](RTLIL::CaseRule *rule){
				current_case = rule;
				transfer_attrs(*cond.ifFalse, rule);
				cond.ifFalse->visit(*this);
			});	
		}
		b.finish(mod);

		current_case = case_save;
		// descend into an empty switch so we force action priority for follow up statements
		RTLIL::SwitchRule *dummy_switch = new RTLIL::SwitchRule;
		current_case->switches.push_back(dummy_switch);
		current_case = new RTLIL::CaseRule;
		dummy_switch->cases.push_back(current_case);
	}

	void handle(const ast::CaseStatement &stmt)
	{
		require(stmt, stmt.condition == ast::CaseStatementCondition::Normal ||
					  stmt.condition == ast::CaseStatementCondition::WildcardJustZ);
		bool match_z = stmt.condition == ast::CaseStatementCondition::WildcardJustZ;
		RTLIL::CaseRule *case_save = current_case;
		RTLIL::SigSpec dispatch = eval(stmt.expr);
		SwitchBuilder b(current_case, &eval.rvalue_subs, dispatch);

		switch (stmt.check) {
		case ast::UniquePriorityCheck::Priority: 
			b.sw->attributes[Yosys::ID::full_case] = true;
			break;
		case ast::UniquePriorityCheck::Unique:
			b.sw->attributes[Yosys::ID::full_case] = true;
			b.sw->attributes[Yosys::ID::parallel_case] = true;
			break;
		case ast::UniquePriorityCheck::Unique0:
			b.sw->attributes[Yosys::ID::parallel_case] = true;
			break;
		case ast::UniquePriorityCheck::None:
			break;
		}
		transfer_attrs(stmt, b.sw);

		for (auto item : stmt.items) {
			std::vector<RTLIL::SigSpec> compares;
			for (auto expr : item.expressions) {
				log_assert(expr);
				RTLIL::SigSpec compare = eval(*expr);
				log_assert(compare.size() == dispatch.size());
				require(stmt, !match_z || compare.is_fully_const());
				if (match_z)
					compare.replace(RTLIL::Sz, RTLIL::Sa);
				compares.push_back(compare);
			}
			require(stmt, !compares.empty());
			b.branch(compares, [&](RTLIL::CaseRule *rule) {
				current_case = rule;
				transfer_attrs(*item.stmt, rule);
				item.stmt->visit(*this);
			});
		}

		if (stmt.defaultCase) {
			b.branch(std::vector<RTLIL::SigSpec>{}, [&](RTLIL::CaseRule *rule) {
				current_case = rule;
				transfer_attrs(*stmt.defaultCase, rule);
				stmt.defaultCase->visit(*this);
			});
		}

		b.finish(mod);

		current_case = case_save;
		// descend into an empty switch so we force action priority for follow up statements
		RTLIL::SwitchRule *dummy_switch = new RTLIL::SwitchRule;
		current_case->switches.push_back(dummy_switch);
		current_case = new RTLIL::CaseRule;
		dummy_switch->cases.push_back(current_case);
	}

	void handle(YS_MAYBE_UNUSED const ast::ForLoopStatement &stmt) {
		require(stmt, !stmt.steps.empty() && stmt.stopExpr);

		// TODO: `stmt.loopVars` vs. `stmt.initializers`
		// What do these two do, *exactly*? Which one should we handle first?
		for (auto var : stmt.loopVars) {
			require(stmt, var->getInitializer());
			auto initval = var->getInitializer()->eval(eval.const_);
			require(stmt, !initval.bad());
			eval.const_.createLocal(var, initval);
		}

		for (auto init : stmt.initializers) {
			require(*init, init->kind == ast::ExpressionKind::Assignment);
			const auto &assign = init->as<ast::AssignmentExpression>();
			require(*init, assign.left().kind == ast::ExpressionKind::NamedValue);
			const auto &lhs = assign.left().as<ast::NamedValueExpression>();
			auto initval = assign.right().eval(eval.const_);
			require(*init, !initval.bad());
			eval.const_.createLocal(&lhs.symbol, initval);
		}

		while (true) {
			auto cv = stmt.stopExpr->eval(eval.const_);
			require(stmt, (bool) cv);
			if (!cv.isTrue())
				break;
			stmt.body.visit(*this);
			for (auto step : stmt.steps)
				require(stmt, (bool) step->eval(eval.const_));
		}
	}

	void handle(YS_MAYBE_UNUSED const ast::InvalidStatement &stmt) { log_abort(); }
	void handle(YS_MAYBE_UNUSED const ast::EmptyStatement &stmt) {}
	void handle(YS_MAYBE_UNUSED const ast::VariableDeclStatement &stmt) {
		if (stmt.symbol.lifetime != ast::VariableLifetime::Static) {
			RTLIL::Wire *target = netlist.wire(stmt.symbol);
			log_assert(target);
			RTLIL::SigSpec initval;

			if (stmt.symbol.getInitializer())
				initval = eval(*stmt.symbol.getInitializer());
			else
				initval = convert_const(stmt.symbol.getType().getDefaultValue());

			impl_assign_simple(
				target,
				initval,
				true
			);
		}
	}

	void handle(const ast::Statement &stmt)
	{
		unimplemented(stmt);
	}

	void handle(const ast::ReturnStatement &stmt)
	{
		require(stmt, mode == FUNCTION);
		log_assert(subroutine);
		impl_assign_simple(mod->wire(scoped_id(*subroutine->returnValVar)),
						   eval(*stmt.expr), true);
	}
};

static RTLIL::SigSpec evaluate_function(SignalEvalContext &eval, const ast::CallExpression &call)
{
	const auto &subr = *std::get<0>(call.subroutine);
	log_assert(subr.subroutineKind == ast::SubroutineKind::Function);
	RTLIL::Module *mod = eval.netlist.canvas;
	RTLIL::Process *proc = eval.netlist.canvas->addProcess(NEW_ID);
	ProceduralVisitor visitor(eval.netlist, proc, ProceduralVisitor::FUNCTION);
	visitor.subroutine = &subr;
	log_assert(call.arguments().size() == subr.getArguments().size());

	for (int i = 0; i < call.arguments().size(); i++) {
		RTLIL::Wire *w = mod->wire(scoped_id(*subr.getArguments()[i]));
		log_assert(w);
		eval.set(w, eval(*call.arguments()[i]));
	}
	subr.getBody().visit(visitor);

	// This is either a hack or brilliant: it just so happens that the WireAddingVisitor
	// has created a placeholder wire we can use here. That wire doesn't make sense as a
	// netlist element though.
	require(subr, subr.returnValVar->getType().isFixedSize());
	RTLIL::SigSpec ret = mod->wire(scoped_id(*subr.returnValVar));
	ret.replace(visitor.staging);
	return ret;
}

struct PopulateNetlist : public ast::ASTVisitor<PopulateNetlist, true, false> {
public:
	NetlistContext &netlist;
	std::vector<const ast::InstanceSymbol *> deferred_modules;

	struct InitialEvalVisitor : SlangInitial::EvalVisitor {
		RTLIL::Module *mod;
		int print_priority;

		InitialEvalVisitor(ast::Compilation *compilation, RTLIL::Module *mod)
			: SlangInitial::EvalVisitor(compilation), mod(mod), print_priority(0) {}

		void handleDisplay(const slang::ast::CallExpression &call, const std::vector<slang::ConstantValue> &args) {
			auto cell = mod->addCell(NEW_ID, ID($print));
			cell->parameters[Yosys::ID::TRG_ENABLE] = true;
			cell->parameters[Yosys::ID::TRG_WIDTH] = 0;
			cell->parameters[Yosys::ID::TRG_POLARITY] = {};
			cell->parameters[Yosys::ID::PRIORITY] = print_priority--;
			cell->setPort(Yosys::ID::EN, RTLIL::S1);
			cell->setPort(Yosys::ID::TRG, {});
			std::vector<Yosys::VerilogFmtArg> fmt_args;
			for (int i = 0; i < call.arguments().size(); i++) {
				const ast::Expression *arg_expr = call.arguments()[i];
				const auto &arg = args[i];
				Yosys::VerilogFmtArg fmt_arg = {};
				// TODO: location info in fmt_arg
				if (arg_expr->kind == ast::ExpressionKind::StringLiteral) {
					fmt_arg.type = Yosys::VerilogFmtArg::STRING;
					fmt_arg.str = std::string{arg_expr->as<ast::StringLiteral>().getValue()};
					fmt_arg.sig = RTLIL::Const(fmt_arg.str);
				} else if (arg.isString()) {
					fmt_arg.type = Yosys::VerilogFmtArg::STRING;
					fmt_arg.str = arg.str();
					fmt_arg.sig = RTLIL::Const(fmt_arg.str);
				} else if (arg.isInteger()) {
					fmt_arg.type = Yosys::VerilogFmtArg::INTEGER;
					fmt_arg.sig = convert_svint(arg.integer());
					fmt_arg.signed_ = arg.integer().isSigned();
				} else {
					unimplemented(*arg_expr);
				}
				fmt_args.push_back(fmt_arg);	
			}
			Yosys::Fmt fmt = {};
			// TODO: default_base is subroutine dependent, final newline is $display-only
			fmt.parse_verilog(fmt_args, /* sformat_like */ false, /* default_base */ 10,
							  std::string{call.getSubroutineName()}, mod->name);
			fmt.append_literal("\n");
			fmt.emit_rtlil(cell);
			transfer_attrs(call, cell);
		}
	} initial_eval;

	PopulateNetlist(NetlistContext &netlist)
		: netlist(netlist), initial_eval(&netlist.compilation, netlist.canvas) {}

	bool populate_sync(RTLIL::Process *proc, const ast::TimingControl &timing)
	{
		switch (timing.kind) {
		case ast::TimingControlKind::SignalEvent:
			{
				const auto &sigevent = timing.as<ast::SignalEventControl>();
				RTLIL::SyncRule *sync = new RTLIL::SyncRule();
				proc->syncs.push_back(sync);
				RTLIL::SigSpec sig = netlist.eval(sigevent.expr);
				require(sigevent, sigevent.iffCondition == NULL);
				sync->signal = sig;
				switch (sigevent.edge) {
				case ast::EdgeKind::None:
					{
						auto src = format_src(timing);
						log_warning("%s: Turning non-edge sensitivity on %s to implicit sensitivity\n",
									src.c_str(), log_signal(sig));
						sync->type = RTLIL::SyncType::STa;
						sync->signal = {};
					}
					break;
				case ast::EdgeKind::PosEdge:
					require(sigevent, sig.size() == 1);
					sync->type = RTLIL::SyncType::STp;
					break;
				case ast::EdgeKind::NegEdge:
					require(sigevent, sig.size() == 1);
					sync->type = RTLIL::SyncType::STn;
					break;
				case ast::EdgeKind::BothEdges:
					require(sigevent, sig.size() == 1);
					sync->type = RTLIL::SyncType::STe;
					break;
				}
			}
			return true;
		case ast::TimingControlKind::ImplicitEvent:
			{
				RTLIL::SyncRule *sync = new RTLIL::SyncRule();
				proc->syncs.push_back(sync);
				sync->type = RTLIL::SyncType::STa;
			}
			return true;
		case ast::TimingControlKind::EventList:
			{
				const auto &evlist = timing.as<ast::EventListControl>();
				for (auto ev : evlist.events) {
					log_assert(ev);
					if (!populate_sync(proc, *ev))
						return false;
				}
			}
			return true;
		default:
			return false;
		}
	}

	void handle(const ast::ProceduralBlockSymbol &sym)
	{
		auto kind = sym.procedureKind;
		switch (kind) {
		case ast::ProceduralBlockKind::Always:
		case ast::ProceduralBlockKind::AlwaysFF:
			{
				RTLIL::Process *proc = netlist.canvas->addProcess(NEW_ID);
				if (kind == ast::ProceduralBlockKind::AlwaysFF)
					proc->attributes[Yosys::ID::always_ff] = true;
				require(sym, sym.getBody().kind == ast::StatementKind::Timed);

				const auto &timed = sym.getBody().as<ast::TimedStatement>();
				if (!populate_sync(proc, timed.timing))
					unimplemented(timed)

				ProceduralVisitor visitor(netlist, proc, ProceduralVisitor::ALWAYS);
				timed.stmt.visit(visitor);
				visitor.staging_done();
			}
			break;

		case ast::ProceduralBlockKind::AlwaysComb:
		case ast::ProceduralBlockKind::AlwaysLatch:
			{
				RTLIL::Process *proc = netlist.canvas->addProcess(NEW_ID);
				if (kind == ast::ProceduralBlockKind::AlwaysComb)
					proc->attributes[Yosys::ID::always_comb] = true;
				if (kind == ast::ProceduralBlockKind::AlwaysLatch)
					proc->attributes[Yosys::ID::always_latch] = true;
				RTLIL::SyncRule *sync = new RTLIL::SyncRule;
				proc->syncs.push_back(sync);
				sync->type = RTLIL::SyncType::STa;

				ProceduralVisitor visitor(netlist, proc, ProceduralVisitor::ALWAYS);
				sym.getBody().visit(visitor);
				visitor.staging_done();
			}
			break;

		case ast::ProceduralBlockKind::Initial:
			{
				auto result = sym.getBody().visit(initial_eval);
				if (result != ast::Statement::EvalResult::Success) {
					for (auto& diag : initial_eval.context.getAllDiagnostics())
        				global_diagengine->issue(diag);
        			auto str = global_diagclient->getString();
					log_error("Failed to execute initial block\n%s\n",
							  str.c_str());
				}
			}
			break;
		case ast::ProceduralBlockKind::Final:
			{
				/* no-op */
			}
			break;
		default:
			unimplemented(sym);
		}		
	}

	void handle(const ast::NetSymbol &sym)
	{
		if (sym.getInitializer())
			netlist.canvas->connect(netlist.wire(sym), netlist.eval(*sym.getInitializer()));
	}

	void handle(const ast::PortSymbol &sym)
	{
		if (sym.getParentScope()->getContainingInstance() != &netlist.realm)
			return;

		RTLIL::Wire *wire = netlist.wire(*sym.internalSymbol);
		log_assert(wire);
		switch (sym.direction) {
		case ast::ArgumentDirection::In:
			wire->port_input = true;
			break;
		case ast::ArgumentDirection::Out:
			wire->port_output = true;
			break;
		case ast::ArgumentDirection::InOut:
			wire->port_input = true;
			wire->port_output = true;
			break;
		case ast::ArgumentDirection::Ref: // TODO: look up what those are
			break;
		}
	}

	void handle(const ast::MultiPortSymbol &sym)
	{
		if (sym.getParentScope()->getContainingInstance() != &netlist.realm)
			return;

		unimplemented(sym);
	}

	void inline_port_connection(const ast::PortSymbol &port, RTLIL::SigSpec signal)
	{
		require(port, !port.isNullPort);
		RTLIL::SigSpec internal_signal;

		if (auto expr = port.getInternalExpr())
			internal_signal = evaluate_lhs(netlist, *expr);
		else
			internal_signal = netlist.wire(*port.internalSymbol);

		log_assert(internal_signal.size() == signal.size());
		require(port, port.direction == ast::ArgumentDirection::Out ||
					  port.direction == ast::ArgumentDirection::In);

		if (port.direction == ast::ArgumentDirection::Out)
			netlist.canvas->connect(signal, internal_signal);
		else
			netlist.canvas->connect(internal_signal, signal);
	}

	void handle(const ast::InstanceSymbol &sym)
	{
		if (/* should dissolve */ true) {
			sym.body.visit(*this);

			for (auto *conn : sym.getPortConnections()) {
				if (!conn->getExpression())
					continue;
				auto &expr = *conn->getExpression();

				RTLIL::SigSpec signal;
				if (expr.kind == ast::ExpressionKind::Assignment) {
					auto &assign = expr.as<ast::AssignmentExpression>();
					require(expr, assign.right().kind == ast::ExpressionKind::EmptyArgument ||
								(assign.right().kind == ast::ExpressionKind::Conversion &&
								 assign.right().as<ast::ConversionExpression>().operand().kind == ast::ExpressionKind::EmptyArgument));
					signal = evaluate_lhs(netlist, assign.left());
				} else {
					signal = netlist.eval(expr);
				}

				if (conn->port.kind == ast::SymbolKind::MultiPort) {
					int offset = 0;
					auto &multiport = conn->port.as<ast::MultiPortSymbol>();
					for (auto component : multiport.ports) {
						int width = component->getType().getBitstreamWidth();
						inline_port_connection(*component, signal.extract(offset, width));
						offset += width;
					}
					log_assert(offset == multiport.getType().getBitstreamWidth());
				} else if (conn->port.kind == ast::SymbolKind::Port) {
					inline_port_connection(conn->port.as<ast::PortSymbol>(), signal);
				} else {
					log_abort();
				}
			}
		} else {
			require(sym, sym.isModule());
			RTLIL::Cell *cell = netlist.canvas->addCell(netlist.id(sym), module_type_id(sym));
			for (auto *conn : sym.getPortConnections()) {
				if (!conn->getExpression())
					continue;
				auto &expr = *conn->getExpression();
				RTLIL::SigSpec signal;
				if (expr.kind == ast::ExpressionKind::Assignment) {
					auto &assign = expr.as<ast::AssignmentExpression>();
					require(expr, assign.right().kind == ast::ExpressionKind::EmptyArgument);
					signal = evaluate_lhs(netlist, assign.left());
				} else {
					signal = netlist.eval(expr);
				}
				cell->setPort(id(conn->port.name), signal);
			}
			transfer_attrs(sym, cell);

			deferred_modules.push_back(&sym);
		}
	}

	void handle(const ast::ContinuousAssignSymbol &sym)
	{
		const ast::AssignmentExpression &expr = sym.getAssignment().as<ast::AssignmentExpression>();
		netlist.canvas->connect(evaluate_lhs(netlist, expr.left()), netlist.eval(expr.right()));		
	}

	void handle(const ast::GenerateBlockSymbol &sym)
	{
		if (sym.isUninstantiated)
			return;
		visitDefault(sym);
	}

	void handle(const ast::GenerateBlockArraySymbol &sym)
	{
		visitDefault(sym);
	}

	void handle(const ast::InstanceBodySymbol &sym)
	{
		RTLIL::Module *mod = netlist.canvas;

		auto wadd = ast::makeVisitor([&](auto& visitor, const ast::ValueSymbol &sym) {
			if (sym.getType().isFixedSize()) {
				std::string kind{ast::toString(sym.kind)};
				log_debug("Adding %s (%s)\n", log_id(netlist.id(sym)), kind.c_str());
				auto w = mod->addWire(netlist.id(sym), sym.getType().getBitstreamWidth());
				transfer_attrs(sym, w);

				if (sym.kind == ast::SymbolKind::Variable &&
						sym.as<ast::VariableSymbol>().lifetime != ast::VariableLifetime::Static)
					w->attributes[id_slang_nonstatic] = true;
			}
		}, [&](auto& visitor, const ast::InstanceSymbol& sym) {
			/* do not descend into other modules */
		}, [&](auto& visitor, const ast::GenerateBlockSymbol& sym) {
			/* stop at uninstantiated generate blocks */
			if (sym.isUninstantiated)
				return;
			visitor.visitDefault(sym);
		});
		sym.visit(wadd);

		auto varinit = ast::makeVisitor([&](auto& visitor, const ast::VariableSymbol &sym) {
			slang::ConstantValue initval = nullptr;
			if (sym.getInitializer())
				initval = sym.getInitializer()->eval(initial_eval.context);
			initial_eval.context.createLocal(&sym, initval);
		}, [&](auto& visitor, const ast::InstanceSymbol& sym) {
			/* do not descend into other modules */
		}, [&](auto& visitor, const ast::ProceduralBlockSymbol& sym) {
			/* do not descend into procedural blocks */
		}, [&](auto& visitor, const ast::GenerateBlockSymbol& sym) {
			/* stop at uninstantiated generate blocks */
			if (sym.isUninstantiated)
				return;
			visitor.visitDefault(sym);
		});
		sym.visit(varinit);

		visitDefault(sym);

		// now transfer the initializers from variables onto RTLIL wires
		auto inittransfer = ast::makeVisitor([&](auto& visitor, const ast::VariableSymbol &sym) {
			if (sym.getType().isFixedSize()) {
				auto storage = initial_eval.context.findLocal(&sym);
				log_assert(storage);
				auto const_ = convert_const(*storage);
				if (!const_.is_fully_undef()) {
					auto wire = netlist.wire(sym);
					log_assert(wire);
					wire->attributes[RTLIL::ID::init] = const_;
				}
			}
		}, [&](auto& visitor, const ast::InstanceSymbol& sym) {
			/* do not descend into other modules */
		}, [&](auto& visitor, const ast::ProceduralBlockSymbol& sym) {
			/* do not descend into procedural blocks */
		}, [&](auto& visitor, const ast::GenerateBlockSymbol& sym) {
			/* stop at uninstantiated generate blocks */
			if (sym.isUninstantiated)
				return;
			visitor.visitDefault(sym);
		});
		sym.visit(inittransfer);

		for (auto& diag : initial_eval.context.getAllDiagnostics())
        	global_diagengine->issue(diag);
		auto str = global_diagclient->getString();
		if (global_diagengine->getNumErrors())
			log_error("%s", str.c_str());
		else
			log("%s", str.c_str());
		global_diagclient->clear();
	}

	void handle(const ast::UninstantiatedDefSymbol &sym)
	{
		require(sym, !sym.isChecker());
		require(sym, sym.paramExpressions.empty());

		RTLIL::Cell *cell = netlist.canvas->addCell(netlist.id(sym),
												id(sym.definitionName));

		auto port_names = sym.getPortNames();
		auto port_conns = sym.getPortConnections();

		log_assert(port_names.size() == port_conns.size());
		for (int i = 0; i < port_names.size(); i++) {
			require(sym, !port_names[i].empty());
			auto &expr = port_conns[i]->as<ast::SimpleAssertionExpr>().expr;
			cell->setPort(RTLIL::escape_id(std::string{port_names[i]}), netlist.eval(expr));
		}
	}

	void handle(YS_MAYBE_UNUSED const ast::Type &type) {}
	void handle(YS_MAYBE_UNUSED const ast::NetType &type) {}
	void handle(YS_MAYBE_UNUSED const ast::ForwardingTypedefSymbol &sym) {}
	void handle(YS_MAYBE_UNUSED const ast::TransparentMemberSymbol &sym) {}
	void handle(YS_MAYBE_UNUSED const ast::SubroutineSymbol &sym) {}
	void handle(YS_MAYBE_UNUSED const ast::ParameterSymbol &sym) {}
	void handle(YS_MAYBE_UNUSED const ast::TypeParameterSymbol &sym) {}
	void handle(YS_MAYBE_UNUSED const ast::WildcardImportSymbol &sym) {}
	void handle(YS_MAYBE_UNUSED const ast::GenvarSymbol &sym) {}
	void handle(YS_MAYBE_UNUSED const ast::VariableSymbol &sym) {}
	void handle(YS_MAYBE_UNUSED const ast::EmptyMemberSymbol &sym) {}

	void handle(const ast::StatementBlockSymbol &sym)
	{
		visitDefault(sym);
	}

	void handle(const ast::InstanceArraySymbol &sym)
	{
		visitDefault(sym);
	}

	void handle(const ast::Symbol &sym)
	{
		unimplemented(sym);
	}
};

static void build_hierpath2(const ast::InstanceBodySymbol &realm,
							std::ostringstream &s, const ast::Scope *scope)
{
	if (!scope ||
		static_cast<const ast::Scope *>(&realm) == scope)
		return;

	const ast::Symbol *symbol = &scope->asSymbol();

	if (symbol->kind == ast::SymbolKind::InstanceBody)
		symbol = symbol->as<ast::InstanceBodySymbol>().parentInstance;
	if (symbol->kind == ast::SymbolKind::CheckerInstanceBody)
		symbol = symbol->as<ast::CheckerInstanceBodySymbol>().parentInstance;

	if (auto parent = symbol->getParentScope())
		build_hierpath2(realm, s, parent);

	if (symbol->kind == ast::SymbolKind::GenerateBlockArray) {
		auto &array = symbol->as<ast::GenerateBlockArraySymbol>();
		s << array.getExternalName();
	} else if (symbol->kind == ast::SymbolKind::GenerateBlock) {
		auto &block = symbol->as<ast::GenerateBlockSymbol>();
		if (auto index = block.arrayIndex) {
			s << "[" << index->toString(slang::LiteralBase::Decimal, false) << "]."; 
		} else {
			s << block.getExternalName() << ".";
		}
	} else if (symbol->kind == ast::SymbolKind::Instance ||
			   symbol->kind == ast::SymbolKind::CheckerInstance) {
		s << symbol->name;

		auto &inst = symbol->as<ast::InstanceSymbolBase>();
		if (!inst.arrayPath.empty()) {
            for (size_t i = 0; i < inst.arrayPath.size(); i++)
            	s << "[" << inst.arrayPath[i] << "]";
		}

		s << ".";
	} else if (!symbol->name.empty()) {
		s << symbol->name << ".";
	} else if (symbol->kind == ast::SymbolKind::StatementBlock) {
		s << "$" << (int) symbol->getIndex() << ".";
	}
}

RTLIL::IdString NetlistContext::id(const ast::Symbol &symbol)
{
	std::ostringstream path;
	build_hierpath2(realm, path, symbol.getParentScope());
	path << symbol.name;
	return RTLIL::escape_id(path.str());
}

RTLIL::Wire *NetlistContext::wire(const ast::Symbol &symbol)
{
	return canvas->wire(id(symbol));
}

NetlistContext::NetlistContext(
		RTLIL::Design *design,
		ast::Compilation &compilation,
		const ast::InstanceSymbol &instance)
	: compilation(compilation), eval(*this), realm(instance.body)
{
	canvas = design->addModule(module_type_id(instance));
	transfer_attrs(instance.body.getDefinition(), canvas);
}

NetlistContext::NetlistContext(
		NetlistContext &other,
		const ast::InstanceSymbol &instance)
	: NetlistContext(other.canvas->design, other.compilation, instance)
{
}

NetlistContext::~NetlistContext()
{
	canvas->fixup_ports();
	canvas->check();
}

USING_YOSYS_NAMESPACE

struct SlangFrontend : Frontend {
	SlangFrontend() : Frontend("slang", "read SystemVerilog (slang)") {}

	void help() override
	{
		slang::driver::Driver driver;
		driver.addStandardArgs();
		std::optional<bool> dump_ast;
		std::optional<bool> no_proc;
		driver.cmdLine.add("--dump-ast", dump_ast, "Dump the AST");
		driver.cmdLine.add("--no-proc", no_proc, "Disable lowering of processes");
		log("%s\n", driver.cmdLine.getHelpText("Slang-based SystemVerilog frontend").c_str());
	}

	void execute(std::istream *&f, std::string filename, std::vector<std::string> args, RTLIL::Design *design) override
	{
		(void) f;
		(void) filename;
		log_header(design, "Executing SLANG frontend.\n");

		slang::driver::Driver driver;
		driver.addStandardArgs();
		std::optional<bool> dump_ast;
		std::optional<bool> no_proc;
		driver.cmdLine.add("--dump-ast", dump_ast, "Dump the AST");
		driver.cmdLine.add("--no-proc", no_proc, "Disable lowering of processes");
		{
			std::vector<char *> c_args;
			for (auto arg : args) {
				char *c = new char[arg.size() + 1];
				strcpy(c, arg.c_str());
				c_args.push_back(c);
			}
			if (!driver.parseCommandLine(c_args.size(), &c_args[0]))
				log_cmd_error("Bad command\n");
		}
		if (!driver.processOptions())
			log_cmd_error("Bad command\n");

		try {
			if (!driver.parseAllSources())
				log_error("Parsing failed\n");

			auto compilation = driver.createCompilation();

			if (!driver.reportCompilation(*compilation, /* quiet */ false))
				log_error("Compilation failed\n");

			if (dump_ast.has_value() && dump_ast.value()) {
				slang::JsonWriter writer;
				writer.setPrettyPrint(true);
				ast::ASTSerializer serializer(*compilation, writer);
				serializer.serialize(compilation->getRoot());
				std::cout << writer.view() << std::endl;
			}

			global_compilation = &(*compilation);
			global_sourcemgr = compilation->getSourceManager();
			global_diagengine = &driver.diagEngine;
			global_diagclient = driver.diagClient.get();
			global_diagclient->clear();

			{
				for (auto instance : compilation->getRoot().topInstances) {
					NetlistContext netlist(design, *compilation, *instance);
					PopulateNetlist populate(netlist);
					instance->body.visit(populate);
				}
			}
		} catch (const std::exception& e) {
			log_error("Exception: %s\n", e.what());
		}

		if (!(no_proc.has_value() && no_proc.value())) {
			log_push();
			call(design, "proc_clean");
			call(design, "proc_rmdead");
			call(design, "proc_prune");
			call(design, "proc_init");
			call(design, "proc_arst");
			call(design, "proc_rom");
			call(design, "proc_mux");
			call(design, "proc_clean");
			call(design, "proc_usage");
			call(design, "proc_dlatch");
			call(design, "proc_dff");
			call(design, "proc_clean");
			call(design, "opt_expr -keepdc");
			log_pop();
		}
	}
} SlangFrontend;

};
