From 50d79a1dc53a51ffca52cec1176dad386a8f57aa Mon Sep 17 00:00:00 2001
From: luowei <lw@rock-chips.com>
Date: Thu, 20 Mar 2014 13:19:26 +0800
Subject: [PATCH] pinctrl:modify virtual GPIO-15 irq num

---
 arch/arm/boot/dts/rk3188-pinctrl.dtsi | 2 +-
 arch/arm/boot/dts/rk3288-pinctrl.dtsi | 2 +-
 arch/arm/boot/dts/rk3288.dtsi         | 4 ++++
 3 files changed, 6 insertions(+), 2 deletions(-)

diff --git a/arch/arm/boot/dts/rk3188-pinctrl.dtsi b/arch/arm/boot/dts/rk3188-pinctrl.dtsi
index 97901460bb9a..d160b1911b92 100755
--- a/arch/arm/boot/dts/rk3188-pinctrl.dtsi
+++ b/arch/arm/boot/dts/rk3188-pinctrl.dtsi
@@ -72,7 +72,7 @@
 		gpio15: gpio15@20082000 {
 			compatible = "rockchip,gpio-bank";
 			reg = <0x20082000 0x100>;
-			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
+			interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;//127 = 160-32-1
 			clocks = <&clk_gates8 12>;
 
 			gpio-controller;
diff --git a/arch/arm/boot/dts/rk3288-pinctrl.dtsi b/arch/arm/boot/dts/rk3288-pinctrl.dtsi
index 441008509253..2eb333ec2537 100755
--- a/arch/arm/boot/dts/rk3288-pinctrl.dtsi
+++ b/arch/arm/boot/dts/rk3288-pinctrl.dtsi
@@ -138,7 +138,7 @@
 		gpio15: gpio15@ff7f2000 {
 			compatible = "rockchip,gpio-bank";
 			reg = <0xff7f2000 0x100>;
-			interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
+			interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;//127 = 160-32-1
 			clocks = <&clk_gates14 8>;
 
 			gpio-controller;
diff --git a/arch/arm/boot/dts/rk3288.dtsi b/arch/arm/boot/dts/rk3288.dtsi
index e05e50b7fd9d..1fc96f56e194 100755
--- a/arch/arm/boot/dts/rk3288.dtsi
+++ b/arch/arm/boot/dts/rk3288.dtsi
@@ -26,6 +26,10 @@
 		i2c5 = &i2c5;
 		lcdc0 = &lcdc0;
 		lcdc1 = &lcdc1;
+		spi0 = &spi0;
+		spi1 = &spi1;
+		spi2 = &spi2;
+
 	};
 
 	cpus {
-- 
2.35.3

