#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Fri Oct 22 15:30:39 2021
# Process ID: 672
# Current directory: C:/Scanway/Vivado/ScanEye_trigger
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30424 C:\Scanway\Vivado\ScanEye_trigger\ScanEye_trigger.xpr
# Log file: C:/Scanway/Vivado/ScanEye_trigger/vivado.log
# Journal file: C:/Scanway/Vivado/ScanEye_trigger\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Scanway/Vivado/ip_repo/XCMV_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Scanway/Vivado/divider_presc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Scanway/Vivado/divide_count_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Scanway/Vivado/prescaler_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1354.121 ; gain = 0.000
update_compile_order -fileset sources_1
opopen_bd_design {C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/sources_1/bd/scaneye_trigger/scaneye_trigger.bd}
Reading block design file <C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/sources_1/bd/scaneye_trigger/scaneye_trigger.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - SPI
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:user:XCMV:1.0 - XCMV_0
Successfully read diagram <scaneye_trigger> from block design file <C:/Scanway/Vivado/ScanEye_trigger/ScanEye_trigger.srcs/sources_1/bd/scaneye_trigger/scaneye_trigger.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1377.324 ; gain = 0.145
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 22 15:32:11 2021...
reated in customize GUI
update_gui_for_PARAM_VALUE.C_XIP_MODE- xip_mode: 0 spi_mode: 0 xip_perf_mode: 1
update_gui_for_PARAM_VALUE.C_XIP_PERF_MODE- xip_mode: 0 xip_perf_mode: 1 axi4_interface: 0
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 22 15:33:36 2021...
