

================================================================
== Vivado HLS Report for 'dut_perform_conv'
================================================================
* Date:           Fri Nov  3 17:32:26 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.55|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7629|  7629|  7629|  7629|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1      |   800|   800|         1|          -|          -|   800|    no    |
        |- L_L_LOOP1   |  4010|  4010|        14|          5|          1|   800|    yes   |
        |- Loop 3      |  2816|  2816|        88|          -|          -|    32|    no    |
        | + LOOP2      |    85|    85|        17|          -|          -|     5|    no    |
        |  ++ LOOP2.1  |    15|    15|         3|          -|          -|     5|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 22
* Pipeline: 1
  Pipeline-0: II = 5, D = 14, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond1)
	2  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	17  / (exitcond_flatten4)
	14  / (!exitcond_flatten4)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	3  / true
17 --> 
	18  / (!exitcond3)
18 --> 
	19  / true
19 --> 
	17  / (exitcond5)
	20  / (!exitcond5)
20 --> 
	21  / (!exitcond)
	19  / (exitcond)
21 --> 
	22  / true
22 --> 
	20  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_23 [1/1] 1.57ns
:0  br label %1


 <State 2>: 3.64ns
ST_2: t_V [1/1] 0.00ns
:0  %t_V = phi i10 [ 0, %0 ], [ %i_V, %2 ]

ST_2: exitcond1 [1/1] 2.07ns
:1  %exitcond1 = icmp eq i10 %t_V, -224

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)

ST_2: i_V [1/1] 1.84ns
:3  %i_V = add i10 %t_V, 1

ST_2: stg_28 [1/1] 1.57ns
:4  br i1 %exitcond1, label %.preheader1169, label %2

ST_2: tmp_2 [1/1] 0.00ns
:0  %tmp_2 = zext i10 %t_V to i64

ST_2: output_V_addr [1/1] 0.00ns
:1  %output_V_addr = getelementptr [800 x i32]* %output_V, i64 0, i64 %tmp_2

ST_2: stg_31 [1/1] 2.71ns
:2  store i32 0, i32* %output_V_addr, align 4

ST_2: stg_32 [1/1] 0.00ns
:3  br label %1


 <State 3>: 7.42ns
ST_3: indvar_flatten3 [1/1] 0.00ns
.preheader1169:0  %indvar_flatten3 = phi i10 [ %indvar_flatten_next4, %.preheader1172 ], [ 0, %1 ]

ST_3: t_V_1 [1/1] 0.00ns
.preheader1169:1  %t_V_1 = phi i6 [ %t_V_1_mid2, %.preheader1172 ], [ 0, %1 ]

ST_3: indvar_flatten4 [1/1] 0.00ns
.preheader1169:2  %indvar_flatten4 = phi i6 [ %indvar_flatten_next3, %.preheader1172 ], [ 0, %1 ]

ST_3: t_V_3 [1/1] 0.00ns
.preheader1169:3  %t_V_3 = phi i1 [ %t_V_3_mid2, %.preheader1172 ], [ false, %1 ]

ST_3: indvar_flatten [1/1] 0.00ns
.preheader1169:4  %indvar_flatten = phi i6 [ %indvar_flatten_next, %.preheader1172 ], [ 0, %1 ]

ST_3: t_V_7 [1/1] 0.00ns
.preheader1169:6  %t_V_7 = phi i3 [ %y_V_1, %.preheader1172 ], [ 0, %1 ]

ST_3: t_V_3_cast [1/1] 0.00ns
.preheader1169:9  %t_V_3_cast = zext i1 %t_V_3 to i6

ST_3: tmp_6 [1/1] 1.72ns
.preheader1169:10  %tmp_6 = add i6 %t_V_1, %t_V_3_cast

ST_3: tmp_39 [1/1] 0.00ns
.preheader1169:12  %tmp_39 = trunc i6 %tmp_6 to i5

ST_3: n_V [1/1] 1.72ns
.preheader1169:37  %n_V = add i6 1, %t_V_1

ST_3: exitcond_flatten4 [1/1] 2.07ns
.preheader1169:38  %exitcond_flatten4 = icmp eq i10 %indvar_flatten3, -224

ST_3: indvar_flatten_next4 [1/1] 1.84ns
.preheader1169:39  %indvar_flatten_next4 = add i10 1, %indvar_flatten3

ST_3: exitcond_flatten [1/1] 1.94ns
.preheader1172:2  %exitcond_flatten = icmp eq i6 %indvar_flatten4, 25

ST_3: not_exitcond_flatten [1/1] 1.37ns
.preheader1172:3  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

ST_3: t_V_3_mid [1/1] 0.00ns (grouped into LUT with out node t_V_3_mid2)
.preheader1172:4  %t_V_3_mid = and i1 %t_V_3, %not_exitcond_flatten

ST_3: not_exitcond_flatten1 [1/1] 0.00ns (grouped into LUT with out node tmp2)
.preheader1172:8  %not_exitcond_flatten1 = xor i1 %exitcond_flatten, true

ST_3: p_3_cast_mid [1/1] 0.00ns (grouped into LUT with out node tmp2)
.preheader1172:9  %p_3_cast_mid = and i1 %t_V_3, %not_exitcond_flatten1

ST_3: exitcond4 [1/1] 1.62ns
.preheader1172:42  %exitcond4 = icmp eq i3 %t_V_7, -3

ST_3: exitcond7_mid [1/1] 0.00ns (grouped into LUT with out node exitcond7_mid2)
.preheader1172:43  %exitcond7_mid = and i1 %exitcond4, %not_exitcond_flatten

ST_3: exitcond_flatten2 [1/1] 1.94ns
.preheader1172:44  %exitcond_flatten2 = icmp eq i6 %indvar_flatten, 25

ST_3: exitcond_flatten_mid [1/1] 1.37ns
.preheader1172:45  %exitcond_flatten_mid = and i1 %exitcond_flatten2, %not_exitcond_flatten

ST_3: t_V_1_mid2 [1/1] 1.37ns
.preheader1172:46  %t_V_1_mid2 = select i1 %exitcond_flatten, i6 %n_V, i6 %t_V_1

ST_3: t_V_3_not [1/1] 0.00ns (grouped into LUT with out node m_V)
.preheader1172:47  %t_V_3_not = xor i1 %t_V_3, true

ST_3: m_V [1/1] 1.37ns (out node of the LUT)
.preheader1172:48  %m_V = or i1 %exitcond_flatten, %t_V_3_not

ST_3: tmp_42 [1/1] 1.37ns
.preheader1172:50  %tmp_42 = or i1 %exitcond_flatten_mid, %exitcond_flatten

ST_3: t_V_3_cast_mid1 [1/1] 0.00ns
.preheader1172:52  %t_V_3_cast_mid1 = zext i1 %m_V to i6

ST_3: p_3_cast_mid2 [1/1] 0.00ns (grouped into LUT with out node tmp2)
.preheader1172:53  %p_3_cast_mid2 = select i1 %exitcond_flatten_mid, i1 %m_V, i1 %p_3_cast_mid

ST_3: p_3_cast_mid2_cast [1/1] 0.00ns (grouped into LUT with out node tmp2)
.preheader1172:54  %p_3_cast_mid2_cast = zext i1 %p_3_cast_mid2 to i3

ST_3: tmp_6_mid1 [1/1] 1.72ns
.preheader1172:55  %tmp_6_mid1 = add i6 %t_V_1_mid2, %t_V_3_cast_mid1

ST_3: tmp_43 [1/1] 0.00ns
.preheader1172:57  %tmp_43 = trunc i6 %tmp_6_mid1 to i5

ST_3: exitcond_flatten_not [1/1] 0.00ns (grouped into LUT with out node exitcond7_mid2)
.preheader1172:212  %exitcond_flatten_not = xor i1 %exitcond_flatten2, true

ST_3: not_exitcond_flatten_mid [1/1] 0.00ns (grouped into LUT with out node exitcond7_mid2)
.preheader1172:213  %not_exitcond_flatten_mid = or i1 %exitcond_flatten, %exitcond_flatten_not

ST_3: exitcond7_mid2 [1/1] 1.37ns (out node of the LUT)
.preheader1172:214  %exitcond7_mid2 = and i1 %exitcond7_mid, %not_exitcond_flatten_mid

ST_3: t_V_3_mid2 [1/1] 1.37ns (out node of the LUT)
.preheader1172:215  %t_V_3_mid2 = select i1 %exitcond_flatten_mid, i1 %m_V, i1 %t_V_3_mid

ST_3: tmp_49 [1/1] 0.00ns (grouped into LUT with out node t_V_7_mid2)
.preheader1172:218  %tmp_49 = or i1 %exitcond7_mid2, %exitcond_flatten_mid

ST_3: tmp_50 [1/1] 0.00ns (grouped into LUT with out node t_V_7_mid2)
.preheader1172:219  %tmp_50 = or i1 %tmp_49, %exitcond_flatten

ST_3: t_V_7_mid2 [1/1] 1.37ns (out node of the LUT)
.preheader1172:220  %t_V_7_mid2 = select i1 %tmp_50, i3 0, i3 %t_V_7

ST_3: tmp2 [1/1] 1.37ns (out node of the LUT)
.preheader1172:239  %tmp2 = add i3 %p_3_cast_mid2_cast, %t_V_7_mid2

ST_3: indvar_flatten_op [1/1] 1.72ns
.preheader1172:439  %indvar_flatten_op = add i6 %indvar_flatten, 1

ST_3: indvar_flatten_next [1/1] 1.37ns
.preheader1172:440  %indvar_flatten_next = select i1 %tmp_42, i6 1, i6 %indvar_flatten_op

ST_3: indvar_flatten67_op [1/1] 1.72ns
.preheader1172:441  %indvar_flatten67_op = add i6 %indvar_flatten4, 1

ST_3: indvar_flatten_next3 [1/1] 1.37ns
.preheader1172:442  %indvar_flatten_next3 = select i1 %exitcond_flatten, i6 1, i6 %indvar_flatten67_op


 <State 4>: 7.97ns
ST_4: t_V_5 [1/1] 0.00ns
.preheader1169:5  %t_V_5 = phi i3 [ %t_V_5_cast3_mid2, %.preheader1172 ], [ 0, %1 ]

ST_4: tmp_6_cast2 [1/1] 0.00ns
.preheader1169:11  %tmp_6_cast2 = zext i6 %tmp_6 to i9

ST_4: p_shl [1/1] 0.00ns
.preheader1169:13  %p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_39, i3 0)

ST_4: p_shl_cast [1/1] 0.00ns
.preheader1169:14  %p_shl_cast = zext i8 %p_shl to i9

ST_4: tmp_7 [1/1] 1.72ns
.preheader1169:15  %tmp_7 = add i9 %p_shl_cast, %tmp_6_cast2

ST_4: newIndex1 [1/1] 0.00ns
.preheader1169:16  %newIndex1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %tmp_7, i32 2, i32 8)

ST_4: w_index_V_0_1 [1/1] 1.84ns
.preheader1169:17  %w_index_V_0_1 = add i9 3, %tmp_7

ST_4: newIndex3 [1/1] 0.00ns
.preheader1169:18  %newIndex3 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_0_1, i32 2, i32 8)

ST_4: tmp_6_cast2_mid [1/1] 0.00ns
.preheader1172:10  %tmp_6_cast2_mid = zext i6 %n_V to i9

ST_4: tmp_41 [1/1] 0.00ns
.preheader1172:11  %tmp_41 = trunc i6 %n_V to i5

ST_4: p_shl_mid [1/1] 0.00ns
.preheader1172:12  %p_shl_mid = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_41, i3 0)

ST_4: p_shl_cast_mid [1/1] 0.00ns
.preheader1172:13  %p_shl_cast_mid = zext i8 %p_shl_mid to i9

ST_4: tmp_7_mid [1/1] 1.72ns
.preheader1172:14  %tmp_7_mid = add i9 %p_shl_cast_mid, %tmp_6_cast2_mid

ST_4: newIndex1_mid [1/1] 0.00ns (grouped into LUT with out node p_cast1_mid2_v_v)
.preheader1172:15  %newIndex1_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %tmp_7_mid, i32 2, i32 8)

ST_4: w_index_V_0_1_mid [1/1] 1.84ns
.preheader1172:16  %w_index_V_0_1_mid = add i9 %tmp_7_mid, 3

ST_4: newIndex3_mid [1/1] 0.00ns (grouped into LUT with out node p_cast5_mid2_v_v)
.preheader1172:17  %newIndex3_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_0_1_mid, i32 2, i32 8)

ST_4: p_cast1_mid2224_v_v [1/1] 0.00ns (grouped into LUT with out node p_cast1_mid2_v_v)
.preheader1172:32  %p_cast1_mid2224_v_v = select i1 %exitcond_flatten, i7 %newIndex1_mid, i7 %newIndex1

ST_4: p_cast5_mid2240_v_v [1/1] 0.00ns (grouped into LUT with out node p_cast5_mid2_v_v)
.preheader1172:33  %p_cast5_mid2240_v_v = select i1 %exitcond_flatten, i7 %newIndex3_mid, i7 %newIndex3

ST_4: t_V_5_mid [1/1] 1.37ns
.preheader1172:51  %t_V_5_mid = select i1 %tmp_42, i3 0, i3 %t_V_5

ST_4: tmp_6_cast2_mid1 [1/1] 0.00ns
.preheader1172:56  %tmp_6_cast2_mid1 = zext i6 %tmp_6_mid1 to i9

ST_4: p_shl_mid1 [1/1] 0.00ns
.preheader1172:58  %p_shl_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_43, i3 0)

ST_4: p_shl_cast_mid1 [1/1] 0.00ns
.preheader1172:59  %p_shl_cast_mid1 = zext i8 %p_shl_mid1 to i9

ST_4: tmp_7_mid1 [1/1] 1.72ns
.preheader1172:60  %tmp_7_mid1 = add i9 %p_shl_cast_mid1, %tmp_6_cast2_mid1

ST_4: tmp_44 [1/1] 0.00ns (grouped into LUT with out node tmp_48)
.preheader1172:61  %tmp_44 = trunc i9 %tmp_7_mid1 to i2

ST_4: tmp_45 [1/1] 0.00ns (grouped into LUT with out node tmp_48)
.preheader1172:62  %tmp_45 = trunc i9 %tmp_7_mid to i2

ST_4: tmp_46 [1/1] 0.00ns (grouped into LUT with out node tmp_48)
.preheader1172:63  %tmp_46 = trunc i9 %tmp_7 to i2

ST_4: tmp_47 [1/1] 0.00ns (grouped into LUT with out node tmp_48)
.preheader1172:64  %tmp_47 = select i1 %exitcond_flatten, i2 %tmp_45, i2 %tmp_46

ST_4: tmp_48 [1/1] 1.37ns (out node of the LUT)
.preheader1172:65  %tmp_48 = select i1 %exitcond_flatten_mid, i2 %tmp_44, i2 %tmp_47

ST_4: newIndex1_mid1 [1/1] 0.00ns (grouped into LUT with out node p_cast1_mid2_v_v)
.preheader1172:66  %newIndex1_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %tmp_7_mid1, i32 2, i32 8)

ST_4: w_index_V_0_1_mid1 [1/1] 1.84ns
.preheader1172:67  %w_index_V_0_1_mid1 = add i9 %tmp_7_mid1, 3

ST_4: newIndex3_mid1 [1/1] 0.00ns (grouped into LUT with out node p_cast5_mid2_v_v)
.preheader1172:68  %newIndex3_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_0_1_mid1, i32 2, i32 8)

ST_4: p_cast1_mid2_v_v [1/1] 1.37ns (out node of the LUT)
.preheader1172:83  %p_cast1_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex1_mid1, i7 %p_cast1_mid2224_v_v

ST_4: p_cast1_mid2_v [1/1] 0.00ns
.preheader1172:84  %p_cast1_mid2_v = zext i7 %p_cast1_mid2_v_v to i64

ST_4: w_conv1_0_addr [1/1] 0.00ns
.preheader1172:85  %w_conv1_0_addr = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast1_mid2_v

ST_4: w_conv1_0_load [2/2] 2.39ns
.preheader1172:86  %w_conv1_0_load = load i30* %w_conv1_0_addr, align 4

ST_4: w_conv1_1_addr [1/1] 0.00ns
.preheader1172:88  %w_conv1_1_addr = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast1_mid2_v

ST_4: w_conv1_1_load [2/2] 2.39ns
.preheader1172:89  %w_conv1_1_load = load i30* %w_conv1_1_addr, align 4

ST_4: w_conv1_2_addr [1/1] 0.00ns
.preheader1172:91  %w_conv1_2_addr = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast1_mid2_v

ST_4: w_conv1_2_load [2/2] 2.39ns
.preheader1172:92  %w_conv1_2_load = load i29* %w_conv1_2_addr, align 4

ST_4: w_conv1_3_addr [1/1] 0.00ns
.preheader1172:94  %w_conv1_3_addr = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast1_mid2_v

ST_4: w_conv1_3_load [2/2] 2.39ns
.preheader1172:95  %w_conv1_3_load = load i30* %w_conv1_3_addr, align 4

ST_4: p_cast5_mid2_v_v [1/1] 1.37ns (out node of the LUT)
.preheader1172:97  %p_cast5_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex3_mid1, i7 %p_cast5_mid2240_v_v

ST_4: p_cast5_mid2_v [1/1] 0.00ns
.preheader1172:98  %p_cast5_mid2_v = zext i7 %p_cast5_mid2_v_v to i64

ST_4: w_conv1_3_addr_1 [1/1] 0.00ns
.preheader1172:99  %w_conv1_3_addr_1 = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast5_mid2_v

ST_4: w_conv1_3_load_1 [2/2] 2.39ns
.preheader1172:100  %w_conv1_3_load_1 = load i30* %w_conv1_3_addr_1, align 4

ST_4: w_conv1_0_addr_1 [1/1] 0.00ns
.preheader1172:102  %w_conv1_0_addr_1 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast5_mid2_v

ST_4: w_conv1_0_load_1 [2/2] 2.39ns
.preheader1172:103  %w_conv1_0_load_1 = load i30* %w_conv1_0_addr_1, align 4

ST_4: w_conv1_1_addr_1 [1/1] 0.00ns
.preheader1172:105  %w_conv1_1_addr_1 = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast5_mid2_v

ST_4: w_conv1_1_load_1 [2/2] 2.39ns
.preheader1172:106  %w_conv1_1_load_1 = load i30* %w_conv1_1_addr_1, align 4

ST_4: w_conv1_2_addr_1 [1/1] 0.00ns
.preheader1172:108  %w_conv1_2_addr_1 = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast5_mid2_v

ST_4: w_conv1_2_load_1 [2/2] 2.39ns
.preheader1172:109  %w_conv1_2_load_1 = load i29* %w_conv1_2_addr_1, align 4

ST_4: x_V_2_dup [1/1] 0.80ns
.preheader1172:216  %x_V_2_dup = add i3 %t_V_5_mid, 1

ST_4: t_V_5_cast3_mid2 [1/1] 1.37ns
.preheader1172:222  %t_V_5_cast3_mid2 = select i1 %exitcond7_mid2, i3 %x_V_2_dup, i3 %t_V_5_mid

ST_4: t_V_5_cast3_mid2_cast [1/1] 0.00ns
.preheader1172:223  %t_V_5_cast3_mid2_cast = zext i3 %t_V_5_cast3_mid2 to i6

ST_4: t_V_5_cast4_mid2_cast [1/1] 0.00ns
.preheader1172:224  %t_V_5_cast4_mid2_cast = zext i3 %t_V_5_cast3_mid2 to i7

ST_4: tmp2_cast1 [1/1] 0.00ns
.preheader1172:240  %tmp2_cast1 = zext i3 %tmp2 to i7

ST_4: p_shl3 [1/1] 0.00ns
.preheader1172:241  %p_shl3 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp2, i3 0)

ST_4: p_shl3_cast [1/1] 0.00ns
.preheader1172:242  %p_shl3_cast = zext i6 %p_shl3 to i7

ST_4: tmp1 [1/1] 1.72ns
.preheader1172:243  %tmp1 = sub i7 %p_shl3_cast, %tmp2_cast1

ST_4: i_index_V [1/1] 1.72ns
.preheader1172:244  %i_index_V = add i7 %tmp1, %t_V_5_cast4_mid2_cast

ST_4: tmp_51 [1/1] 0.00ns
.preheader1172:245  %tmp_51 = trunc i7 %i_index_V to i2

ST_4: tmp_s [1/1] 0.00ns
.preheader1172:246  %tmp_s = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %i_index_V, i32 2, i32 6)

ST_4: tmp_16 [1/1] 0.00ns
.preheader1172:247  %tmp_16 = sext i5 %tmp_s to i30

ST_4: newIndex9 [1/1] 0.00ns
.preheader1172:248  %newIndex9 = zext i30 %tmp_16 to i64

ST_4: input_0_V_addr [1/1] 0.00ns
.preheader1172:249  %input_0_V_addr = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex9

ST_4: input_0_V_load [2/2] 2.71ns
.preheader1172:250  %input_0_V_load = load i32* %input_0_V_addr, align 4

ST_4: input_1_V_addr [1/1] 0.00ns
.preheader1172:251  %input_1_V_addr = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex9

ST_4: input_1_V_load [2/2] 2.71ns
.preheader1172:252  %input_1_V_load = load i32* %input_1_V_addr, align 4

ST_4: input_2_V_addr [1/1] 0.00ns
.preheader1172:253  %input_2_V_addr = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex9

ST_4: input_2_V_load [2/2] 2.71ns
.preheader1172:254  %input_2_V_load = load i32* %input_2_V_addr, align 4

ST_4: input_3_V_addr [1/1] 0.00ns
.preheader1172:255  %input_3_V_addr = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex9

ST_4: input_3_V_load [2/2] 2.71ns
.preheader1172:256  %input_3_V_load = load i32* %input_3_V_addr, align 4

ST_4: tmp_52 [1/1] 0.00ns
.preheader1172:262  %tmp_52 = trunc i7 %tmp1 to i6

ST_4: tmp1_0_1_cast [1/1] 1.72ns
.preheader1172:263  %tmp1_0_1_cast = add i6 %tmp_52, 7

ST_4: i_index_V_0_1 [1/1] 1.72ns
.preheader1172:264  %i_index_V_0_1 = add i6 %tmp1_0_1_cast, %t_V_5_cast3_mid2_cast

ST_4: tmp_53 [1/1] 0.00ns
.preheader1172:265  %tmp_53 = trunc i6 %i_index_V_0_1 to i2

ST_4: newIndex13 [1/1] 0.00ns
.preheader1172:266  %newIndex13 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %i_index_V_0_1, i32 2, i32 5)

ST_4: newIndex14 [1/1] 0.00ns
.preheader1172:267  %newIndex14 = zext i4 %newIndex13 to i64

ST_4: input_0_V_addr_1 [1/1] 0.00ns
.preheader1172:268  %input_0_V_addr_1 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex14

ST_4: input_0_V_load_1 [2/2] 2.71ns
.preheader1172:269  %input_0_V_load_1 = load i32* %input_0_V_addr_1, align 4

ST_4: input_1_V_addr_1 [1/1] 0.00ns
.preheader1172:270  %input_1_V_addr_1 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex14

ST_4: input_1_V_load_1 [2/2] 2.71ns
.preheader1172:271  %input_1_V_load_1 = load i32* %input_1_V_addr_1, align 4

ST_4: input_2_V_addr_1 [1/1] 0.00ns
.preheader1172:272  %input_2_V_addr_1 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex14

ST_4: input_2_V_load_1 [2/2] 2.71ns
.preheader1172:273  %input_2_V_load_1 = load i32* %input_2_V_addr_1, align 4

ST_4: input_3_V_addr_1 [1/1] 0.00ns
.preheader1172:274  %input_3_V_addr_1 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex14

ST_4: input_3_V_load_1 [2/2] 2.71ns
.preheader1172:275  %input_3_V_load_1 = load i32* %input_3_V_addr_1, align 4


 <State 5>: 6.60ns
ST_5: w_index_V_0_2 [1/1] 1.84ns
.preheader1169:19  %w_index_V_0_2 = add i9 6, %tmp_7

ST_5: newIndex5 [1/1] 0.00ns
.preheader1169:20  %newIndex5 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_0_2, i32 2, i32 8)

ST_5: w_index_V_1 [1/1] 1.84ns
.preheader1169:21  %w_index_V_1 = add i9 1, %tmp_7

ST_5: newIndex2 [1/1] 0.00ns
.preheader1169:22  %newIndex2 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1, i32 2, i32 8)

ST_5: x_V_2 [1/1] 0.80ns
.preheader1169:34  %x_V_2 = add i3 1, %t_V_5

ST_5: tmp_15_2 [1/1] 0.80ns
.preheader1169:35  %tmp_15_2 = add i3 2, %t_V_5

ST_5: w_index_V_0_2_mid [1/1] 1.84ns
.preheader1172:18  %w_index_V_0_2_mid = add i9 %tmp_7_mid, 6

ST_5: newIndex5_mid [1/1] 0.00ns (grouped into LUT with out node p_cast12_mid2_v_v)
.preheader1172:19  %newIndex5_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_0_2_mid, i32 2, i32 8)

ST_5: w_index_V_1_mid [1/1] 1.84ns
.preheader1172:20  %w_index_V_1_mid = add i9 %tmp_7_mid, 1

ST_5: newIndex11_mid [1/1] 0.00ns (grouped into LUT with out node p_cast37_mid2_v_v)
.preheader1172:21  %newIndex11_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1_mid, i32 2, i32 8)

ST_5: p_cast12_mid2256_v_v [1/1] 0.00ns (grouped into LUT with out node p_cast12_mid2_v_v)
.preheader1172:34  %p_cast12_mid2256_v_v = select i1 %exitcond_flatten, i7 %newIndex5_mid, i7 %newIndex5

ST_5: p_cast37_mid2272_v_v [1/1] 0.00ns (grouped into LUT with out node p_cast37_mid2_v_v)
.preheader1172:35  %p_cast37_mid2272_v_v = select i1 %exitcond_flatten, i7 %newIndex11_mid, i7 %newIndex2

ST_5: w_index_V_0_2_mid1 [1/1] 1.84ns
.preheader1172:69  %w_index_V_0_2_mid1 = add i9 %tmp_7_mid1, 6

ST_5: newIndex5_mid1 [1/1] 0.00ns (grouped into LUT with out node p_cast12_mid2_v_v)
.preheader1172:70  %newIndex5_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_0_2_mid1, i32 2, i32 8)

ST_5: w_index_V_1_mid1 [1/1] 1.84ns
.preheader1172:71  %w_index_V_1_mid1 = add i9 %tmp_7_mid1, 1

ST_5: newIndex11_mid1 [1/1] 0.00ns (grouped into LUT with out node p_cast37_mid2_v_v)
.preheader1172:72  %newIndex11_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1_mid1, i32 2, i32 8)

ST_5: w_conv1_0_load [1/2] 2.39ns
.preheader1172:86  %w_conv1_0_load = load i30* %w_conv1_0_addr, align 4

ST_5: p_cast1_mid2 [1/1] 0.00ns
.preheader1172:87  %p_cast1_mid2 = sext i30 %w_conv1_0_load to i32

ST_5: w_conv1_1_load [1/2] 2.39ns
.preheader1172:89  %w_conv1_1_load = load i30* %w_conv1_1_addr, align 4

ST_5: p_cast2_mid2 [1/1] 0.00ns
.preheader1172:90  %p_cast2_mid2 = sext i30 %w_conv1_1_load to i32

ST_5: w_conv1_2_load [1/2] 2.39ns
.preheader1172:92  %w_conv1_2_load = load i29* %w_conv1_2_addr, align 4

ST_5: p_cast3_mid2 [1/1] 0.00ns
.preheader1172:93  %p_cast3_mid2 = sext i29 %w_conv1_2_load to i32

ST_5: w_conv1_3_load [1/2] 2.39ns
.preheader1172:95  %w_conv1_3_load = load i30* %w_conv1_3_addr, align 4

ST_5: p_cast4_mid2 [1/1] 0.00ns
.preheader1172:96  %p_cast4_mid2 = sext i30 %w_conv1_3_load to i32

ST_5: w_conv1_3_load_1 [1/2] 2.39ns
.preheader1172:100  %w_conv1_3_load_1 = load i30* %w_conv1_3_addr_1, align 4

ST_5: p_cast5_mid2 [1/1] 0.00ns
.preheader1172:101  %p_cast5_mid2 = sext i30 %w_conv1_3_load_1 to i32

ST_5: w_conv1_0_load_1 [1/2] 2.39ns
.preheader1172:103  %w_conv1_0_load_1 = load i30* %w_conv1_0_addr_1, align 4

ST_5: p_cast6_mid2 [1/1] 0.00ns
.preheader1172:104  %p_cast6_mid2 = sext i30 %w_conv1_0_load_1 to i32

ST_5: w_conv1_1_load_1 [1/2] 2.39ns
.preheader1172:106  %w_conv1_1_load_1 = load i30* %w_conv1_1_addr_1, align 4

ST_5: p_cast10_mid2 [1/1] 0.00ns
.preheader1172:107  %p_cast10_mid2 = sext i30 %w_conv1_1_load_1 to i32

ST_5: w_conv1_2_load_1 [1/2] 2.39ns
.preheader1172:109  %w_conv1_2_load_1 = load i29* %w_conv1_2_addr_1, align 4

ST_5: p_cast11_mid2 [1/1] 0.00ns
.preheader1172:110  %p_cast11_mid2 = sext i29 %w_conv1_2_load_1 to i32

ST_5: p_cast12_mid2_v_v [1/1] 1.37ns (out node of the LUT)
.preheader1172:111  %p_cast12_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex5_mid1, i7 %p_cast12_mid2256_v_v

ST_5: p_cast12_mid2_v [1/1] 0.00ns
.preheader1172:112  %p_cast12_mid2_v = zext i7 %p_cast12_mid2_v_v to i64

ST_5: w_conv1_2_addr_2 [1/1] 0.00ns
.preheader1172:113  %w_conv1_2_addr_2 = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast12_mid2_v

ST_5: w_conv1_2_load_2 [2/2] 2.39ns
.preheader1172:114  %w_conv1_2_load_2 = load i29* %w_conv1_2_addr_2, align 4

ST_5: w_conv1_3_addr_2 [1/1] 0.00ns
.preheader1172:116  %w_conv1_3_addr_2 = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast12_mid2_v

ST_5: w_conv1_3_load_2 [2/2] 2.39ns
.preheader1172:117  %w_conv1_3_load_2 = load i30* %w_conv1_3_addr_2, align 4

ST_5: w_conv1_0_addr_2 [1/1] 0.00ns
.preheader1172:119  %w_conv1_0_addr_2 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast12_mid2_v

ST_5: w_conv1_0_load_2 [2/2] 2.39ns
.preheader1172:120  %w_conv1_0_load_2 = load i30* %w_conv1_0_addr_2, align 4

ST_5: w_conv1_1_addr_2 [1/1] 0.00ns
.preheader1172:122  %w_conv1_1_addr_2 = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast12_mid2_v

ST_5: w_conv1_1_load_2 [2/2] 2.39ns
.preheader1172:123  %w_conv1_1_load_2 = load i30* %w_conv1_1_addr_2, align 4

ST_5: p_cast37_mid2_v_v [1/1] 1.37ns (out node of the LUT)
.preheader1172:125  %p_cast37_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex11_mid1, i7 %p_cast37_mid2272_v_v

ST_5: p_cast37_mid2_v [1/1] 0.00ns
.preheader1172:126  %p_cast37_mid2_v = zext i7 %p_cast37_mid2_v_v to i64

ST_5: w_conv1_1_addr_3 [1/1] 0.00ns
.preheader1172:127  %w_conv1_1_addr_3 = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast37_mid2_v

ST_5: w_conv1_1_load_3 [2/2] 2.39ns
.preheader1172:128  %w_conv1_1_load_3 = load i30* %w_conv1_1_addr_3, align 4

ST_5: w_conv1_2_addr_3 [1/1] 0.00ns
.preheader1172:130  %w_conv1_2_addr_3 = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast37_mid2_v

ST_5: w_conv1_2_load_3 [2/2] 2.39ns
.preheader1172:131  %w_conv1_2_load_3 = load i29* %w_conv1_2_addr_3, align 4

ST_5: w_conv1_3_addr_3 [1/1] 0.00ns
.preheader1172:133  %w_conv1_3_addr_3 = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast37_mid2_v

ST_5: w_conv1_3_load_3 [2/2] 2.39ns
.preheader1172:134  %w_conv1_3_load_3 = load i30* %w_conv1_3_addr_3, align 4

ST_5: w_conv1_0_addr_3 [1/1] 0.00ns
.preheader1172:136  %w_conv1_0_addr_3 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast37_mid2_v

ST_5: w_conv1_0_load_3 [2/2] 2.39ns
.preheader1172:137  %w_conv1_0_load_3 = load i30* %w_conv1_0_addr_3, align 4

ST_5: tmp_15_1_cast1_mid [1/1] 0.00ns (grouped into LUT with out node tmp_15_1_cast1_mid2)
.preheader1172:209  %tmp_15_1_cast1_mid = select i1 %tmp_42, i3 1, i3 %x_V_2

ST_5: tmp_15_2_cast1_mid [1/1] 0.00ns (grouped into LUT with out node tmp_15_2_cast1_mid2)
.preheader1172:210  %tmp_15_2_cast1_mid = select i1 %tmp_42, i3 2, i3 %tmp_15_2

ST_5: x_V_2_mid1 [1/1] 0.80ns
.preheader1172:225  %x_V_2_mid1 = add i3 %t_V_5_mid, 2

ST_5: tmp_15_1_cast1_mid2 [1/1] 1.37ns (out node of the LUT)
.preheader1172:226  %tmp_15_1_cast1_mid2 = select i1 %exitcond7_mid2, i3 %x_V_2_mid1, i3 %tmp_15_1_cast1_mid

ST_5: tmp_15_1_cast_mid2_cast [1/1] 0.00ns
.preheader1172:228  %tmp_15_1_cast_mid2_cast = zext i3 %tmp_15_1_cast1_mid2 to i7

ST_5: tmp_15_2_mid1 [1/1] 0.80ns
.preheader1172:229  %tmp_15_2_mid1 = add i3 %t_V_5_mid, 3

ST_5: tmp_15_2_cast1_mid2 [1/1] 1.37ns (out node of the LUT)
.preheader1172:230  %tmp_15_2_cast1_mid2 = select i1 %exitcond7_mid2, i3 %tmp_15_2_mid1, i3 %tmp_15_2_cast1_mid

ST_5: input_0_V_load [1/2] 2.71ns
.preheader1172:250  %input_0_V_load = load i32* %input_0_V_addr, align 4

ST_5: input_1_V_load [1/2] 2.71ns
.preheader1172:252  %input_1_V_load = load i32* %input_1_V_addr, align 4

ST_5: input_2_V_load [1/2] 2.71ns
.preheader1172:254  %input_2_V_load = load i32* %input_2_V_addr, align 4

ST_5: input_3_V_load [1/2] 2.71ns
.preheader1172:256  %input_3_V_load = load i32* %input_3_V_addr, align 4

ST_5: tmp_17 [1/1] 1.57ns
.preheader1172:257  %tmp_17 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load, i32 %input_1_V_load, i32 %input_2_V_load, i32 %input_3_V_load, i2 %tmp_51)

ST_5: tmp_18 [1/1] 1.57ns
.preheader1172:259  %tmp_18 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast1_mid2, i32 %p_cast2_mid2, i32 %p_cast3_mid2, i32 %p_cast4_mid2, i2 %tmp_48)

ST_5: input_0_V_load_1 [1/2] 2.71ns
.preheader1172:269  %input_0_V_load_1 = load i32* %input_0_V_addr_1, align 4

ST_5: input_1_V_load_1 [1/2] 2.71ns
.preheader1172:271  %input_1_V_load_1 = load i32* %input_1_V_addr_1, align 4

ST_5: input_2_V_load_1 [1/2] 2.71ns
.preheader1172:273  %input_2_V_load_1 = load i32* %input_2_V_addr_1, align 4

ST_5: input_3_V_load_1 [1/2] 2.71ns
.preheader1172:275  %input_3_V_load_1 = load i32* %input_3_V_addr_1, align 4

ST_5: tmp_20 [1/1] 1.57ns
.preheader1172:276  %tmp_20 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load_1, i32 %input_1_V_load_1, i32 %input_2_V_load_1, i32 %input_3_V_load_1, i2 %tmp_53)

ST_5: tmp_21 [1/1] 1.57ns
.preheader1172:278  %tmp_21 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast5_mid2, i32 %p_cast6_mid2, i32 %p_cast10_mid2, i32 %p_cast11_mid2, i2 %tmp_48)

ST_5: tmp1_0_2_cast [1/1] 1.72ns
.preheader1172:284  %tmp1_0_2_cast = add i6 %tmp_52, 14

ST_5: i_index_V_0_2 [1/1] 1.72ns
.preheader1172:285  %i_index_V_0_2 = add i6 %tmp1_0_2_cast, %t_V_5_cast3_mid2_cast

ST_5: tmp_55 [1/1] 0.00ns
.preheader1172:286  %tmp_55 = trunc i6 %i_index_V_0_2 to i2

ST_5: newIndex17 [1/1] 0.00ns
.preheader1172:287  %newIndex17 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %i_index_V_0_2, i32 2, i32 5)

ST_5: newIndex18 [1/1] 0.00ns
.preheader1172:288  %newIndex18 = zext i4 %newIndex17 to i64

ST_5: input_0_V_addr_2 [1/1] 0.00ns
.preheader1172:289  %input_0_V_addr_2 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex18

ST_5: input_0_V_load_2 [2/2] 2.71ns
.preheader1172:290  %input_0_V_load_2 = load i32* %input_0_V_addr_2, align 4

ST_5: input_1_V_addr_2 [1/1] 0.00ns
.preheader1172:291  %input_1_V_addr_2 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex18

ST_5: input_1_V_load_2 [2/2] 2.71ns
.preheader1172:292  %input_1_V_load_2 = load i32* %input_1_V_addr_2, align 4

ST_5: input_2_V_addr_2 [1/1] 0.00ns
.preheader1172:293  %input_2_V_addr_2 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex18

ST_5: input_2_V_load_2 [2/2] 2.71ns
.preheader1172:294  %input_2_V_load_2 = load i32* %input_2_V_addr_2, align 4

ST_5: input_3_V_addr_2 [1/1] 0.00ns
.preheader1172:295  %input_3_V_addr_2 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex18

ST_5: input_3_V_load_2 [2/2] 2.71ns
.preheader1172:296  %input_3_V_load_2 = load i32* %input_3_V_addr_2, align 4

ST_5: i_index_V_1 [1/1] 1.72ns
.preheader1172:305  %i_index_V_1 = add i7 %tmp1, %tmp_15_1_cast_mid2_cast

ST_5: tmp_57 [1/1] 0.00ns
.preheader1172:306  %tmp_57 = trunc i7 %i_index_V_1 to i2

ST_5: tmp_24 [1/1] 0.00ns
.preheader1172:307  %tmp_24 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %i_index_V_1, i32 2, i32 6)

ST_5: tmp_25 [1/1] 0.00ns
.preheader1172:308  %tmp_25 = sext i5 %tmp_24 to i30

ST_5: newIndex19 [1/1] 0.00ns
.preheader1172:309  %newIndex19 = zext i30 %tmp_25 to i64

ST_5: input_0_V_addr_3 [1/1] 0.00ns
.preheader1172:310  %input_0_V_addr_3 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex19

ST_5: input_0_V_load_3 [2/2] 2.71ns
.preheader1172:311  %input_0_V_load_3 = load i32* %input_0_V_addr_3, align 4

ST_5: input_1_V_addr_3 [1/1] 0.00ns
.preheader1172:312  %input_1_V_addr_3 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex19

ST_5: input_1_V_load_3 [2/2] 2.71ns
.preheader1172:313  %input_1_V_load_3 = load i32* %input_1_V_addr_3, align 4

ST_5: input_2_V_addr_3 [1/1] 0.00ns
.preheader1172:314  %input_2_V_addr_3 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex19

ST_5: input_2_V_load_3 [2/2] 2.71ns
.preheader1172:315  %input_2_V_load_3 = load i32* %input_2_V_addr_3, align 4

ST_5: input_3_V_addr_3 [1/1] 0.00ns
.preheader1172:316  %input_3_V_addr_3 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex19

ST_5: input_3_V_load_3 [2/2] 2.71ns
.preheader1172:317  %input_3_V_load_3 = load i32* %input_3_V_addr_3, align 4


 <State 6>: 6.08ns
ST_6: w_index_V_1_1 [1/1] 1.84ns
.preheader1169:23  %w_index_V_1_1 = add i9 4, %tmp_7

ST_6: newIndex4 [1/1] 0.00ns
.preheader1169:24  %newIndex4 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1_1, i32 2, i32 8)

ST_6: w_index_V_1_2 [1/1] 1.84ns
.preheader1169:25  %w_index_V_1_2 = add i9 7, %tmp_7

ST_6: newIndex8 [1/1] 0.00ns
.preheader1169:26  %newIndex8 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1_2, i32 2, i32 8)

ST_6: w_index_V_2 [1/1] 1.84ns
.preheader1169:27  %w_index_V_2 = add i9 2, %tmp_7

ST_6: newIndex11 [1/1] 0.00ns
.preheader1169:28  %newIndex11 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2, i32 2, i32 8)

ST_6: w_index_V_2_1 [1/1] 1.84ns
.preheader1169:29  %w_index_V_2_1 = add i9 5, %tmp_7

ST_6: newIndex12 [1/1] 0.00ns
.preheader1169:30  %newIndex12 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2_1, i32 2, i32 8)

ST_6: w_index_V_2_2 [1/1] 1.84ns
.preheader1169:31  %w_index_V_2_2 = add i9 8, %tmp_7

ST_6: newIndex16 [1/1] 0.00ns
.preheader1169:32  %newIndex16 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2_2, i32 2, i32 8)

ST_6: w_index_V_1_1_mid [1/1] 1.84ns
.preheader1172:22  %w_index_V_1_1_mid = add i9 %tmp_7_mid, 4

ST_6: newIndex16_mid [1/1] 0.00ns (grouped into LUT with out node p_cast33_mid2_v_v)
.preheader1172:23  %newIndex16_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1_1_mid, i32 2, i32 8)

ST_6: w_index_V_1_2_mid [1/1] 1.84ns
.preheader1172:24  %w_index_V_1_2_mid = add i9 %tmp_7_mid, 7

ST_6: newIndex20_mid [1/1] 0.00ns (grouped into LUT with out node p_cast29_mid2_v_v)
.preheader1172:25  %newIndex20_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1_2_mid, i32 2, i32 8)

ST_6: w_index_V_2_mid [1/1] 1.84ns
.preheader1172:26  %w_index_V_2_mid = add i9 %tmp_7_mid, 2

ST_6: newIndex22_mid [1/1] 0.00ns (grouped into LUT with out node p_cast25_mid2_v_v)
.preheader1172:27  %newIndex22_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2_mid, i32 2, i32 8)

ST_6: w_index_V_2_1_mid [1/1] 1.84ns
.preheader1172:28  %w_index_V_2_1_mid = add i9 %tmp_7_mid, 5

ST_6: newIndex25_mid [1/1] 0.00ns (grouped into LUT with out node p_cast21_mid2_v_v)
.preheader1172:29  %newIndex25_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2_1_mid, i32 2, i32 8)

ST_6: w_index_V_2_2_mid [1/1] 1.84ns
.preheader1172:30  %w_index_V_2_2_mid = add i9 %tmp_7_mid, 8

ST_6: newIndex30_mid [1/1] 0.00ns (grouped into LUT with out node p_cast17_mid2_v_v)
.preheader1172:31  %newIndex30_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2_2_mid, i32 2, i32 8)

ST_6: p_cast33_mid2288_v_v [1/1] 0.00ns (grouped into LUT with out node p_cast33_mid2_v_v)
.preheader1172:36  %p_cast33_mid2288_v_v = select i1 %exitcond_flatten, i7 %newIndex16_mid, i7 %newIndex4

ST_6: p_cast29_mid2304_v_v [1/1] 0.00ns (grouped into LUT with out node p_cast29_mid2_v_v)
.preheader1172:37  %p_cast29_mid2304_v_v = select i1 %exitcond_flatten, i7 %newIndex20_mid, i7 %newIndex8

ST_6: p_cast25_mid2320_v_v [1/1] 0.00ns (grouped into LUT with out node p_cast25_mid2_v_v)
.preheader1172:38  %p_cast25_mid2320_v_v = select i1 %exitcond_flatten, i7 %newIndex22_mid, i7 %newIndex11

ST_6: p_cast21_mid2336_v_v [1/1] 0.00ns (grouped into LUT with out node p_cast21_mid2_v_v)
.preheader1172:39  %p_cast21_mid2336_v_v = select i1 %exitcond_flatten, i7 %newIndex25_mid, i7 %newIndex12

ST_6: p_cast17_mid2352_v_v [1/1] 0.00ns (grouped into LUT with out node p_cast17_mid2_v_v)
.preheader1172:40  %p_cast17_mid2352_v_v = select i1 %exitcond_flatten, i7 %newIndex30_mid, i7 %newIndex16

ST_6: w_index_V_1_1_mid1 [1/1] 1.84ns
.preheader1172:73  %w_index_V_1_1_mid1 = add i9 %tmp_7_mid1, 4

ST_6: newIndex16_mid1 [1/1] 0.00ns (grouped into LUT with out node p_cast33_mid2_v_v)
.preheader1172:74  %newIndex16_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1_1_mid1, i32 2, i32 8)

ST_6: w_index_V_1_2_mid1 [1/1] 1.84ns
.preheader1172:75  %w_index_V_1_2_mid1 = add i9 %tmp_7_mid1, 7

ST_6: newIndex20_mid1 [1/1] 0.00ns (grouped into LUT with out node p_cast29_mid2_v_v)
.preheader1172:76  %newIndex20_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1_2_mid1, i32 2, i32 8)

ST_6: w_index_V_2_mid1 [1/1] 1.84ns
.preheader1172:77  %w_index_V_2_mid1 = add i9 %tmp_7_mid1, 2

ST_6: newIndex22_mid1 [1/1] 0.00ns (grouped into LUT with out node p_cast25_mid2_v_v)
.preheader1172:78  %newIndex22_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2_mid1, i32 2, i32 8)

ST_6: w_index_V_2_1_mid1 [1/1] 1.84ns
.preheader1172:79  %w_index_V_2_1_mid1 = add i9 %tmp_7_mid1, 5

ST_6: newIndex25_mid1 [1/1] 0.00ns (grouped into LUT with out node p_cast21_mid2_v_v)
.preheader1172:80  %newIndex25_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2_1_mid1, i32 2, i32 8)

ST_6: w_index_V_2_2_mid1 [1/1] 1.84ns
.preheader1172:81  %w_index_V_2_2_mid1 = add i9 %tmp_7_mid1, 8

ST_6: newIndex30_mid1 [1/1] 0.00ns (grouped into LUT with out node p_cast17_mid2_v_v)
.preheader1172:82  %newIndex30_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2_2_mid1, i32 2, i32 8)

ST_6: w_conv1_2_load_2 [1/2] 2.39ns
.preheader1172:114  %w_conv1_2_load_2 = load i29* %w_conv1_2_addr_2, align 4

ST_6: p_cast12_mid2 [1/1] 0.00ns
.preheader1172:115  %p_cast12_mid2 = sext i29 %w_conv1_2_load_2 to i32

ST_6: w_conv1_3_load_2 [1/2] 2.39ns
.preheader1172:117  %w_conv1_3_load_2 = load i30* %w_conv1_3_addr_2, align 4

ST_6: p_cast13_mid2 [1/1] 0.00ns
.preheader1172:118  %p_cast13_mid2 = sext i30 %w_conv1_3_load_2 to i32

ST_6: w_conv1_0_load_2 [1/2] 2.39ns
.preheader1172:120  %w_conv1_0_load_2 = load i30* %w_conv1_0_addr_2, align 4

ST_6: p_cast39_mid2 [1/1] 0.00ns
.preheader1172:121  %p_cast39_mid2 = sext i30 %w_conv1_0_load_2 to i32

ST_6: w_conv1_1_load_2 [1/2] 2.39ns
.preheader1172:123  %w_conv1_1_load_2 = load i30* %w_conv1_1_addr_2, align 4

ST_6: p_cast38_mid2 [1/1] 0.00ns
.preheader1172:124  %p_cast38_mid2 = sext i30 %w_conv1_1_load_2 to i32

ST_6: w_conv1_1_load_3 [1/2] 2.39ns
.preheader1172:128  %w_conv1_1_load_3 = load i30* %w_conv1_1_addr_3, align 4

ST_6: p_cast37_mid2 [1/1] 0.00ns
.preheader1172:129  %p_cast37_mid2 = sext i30 %w_conv1_1_load_3 to i32

ST_6: w_conv1_2_load_3 [1/2] 2.39ns
.preheader1172:131  %w_conv1_2_load_3 = load i29* %w_conv1_2_addr_3, align 4

ST_6: p_cast36_mid2 [1/1] 0.00ns
.preheader1172:132  %p_cast36_mid2 = sext i29 %w_conv1_2_load_3 to i32

ST_6: w_conv1_3_load_3 [1/2] 2.39ns
.preheader1172:134  %w_conv1_3_load_3 = load i30* %w_conv1_3_addr_3, align 4

ST_6: p_cast35_mid2 [1/1] 0.00ns
.preheader1172:135  %p_cast35_mid2 = sext i30 %w_conv1_3_load_3 to i32

ST_6: w_conv1_0_load_3 [1/2] 2.39ns
.preheader1172:137  %w_conv1_0_load_3 = load i30* %w_conv1_0_addr_3, align 4

ST_6: p_cast34_mid2 [1/1] 0.00ns
.preheader1172:138  %p_cast34_mid2 = sext i30 %w_conv1_0_load_3 to i32

ST_6: p_cast33_mid2_v_v [1/1] 1.37ns (out node of the LUT)
.preheader1172:139  %p_cast33_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex16_mid1, i7 %p_cast33_mid2288_v_v

ST_6: p_cast33_mid2_v [1/1] 0.00ns
.preheader1172:140  %p_cast33_mid2_v = zext i7 %p_cast33_mid2_v_v to i64

ST_6: w_conv1_0_addr_4 [1/1] 0.00ns
.preheader1172:141  %w_conv1_0_addr_4 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast33_mid2_v

ST_6: w_conv1_0_load_4 [2/2] 2.39ns
.preheader1172:142  %w_conv1_0_load_4 = load i30* %w_conv1_0_addr_4, align 4

ST_6: w_conv1_1_addr_4 [1/1] 0.00ns
.preheader1172:144  %w_conv1_1_addr_4 = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast33_mid2_v

ST_6: w_conv1_1_load_4 [2/2] 2.39ns
.preheader1172:145  %w_conv1_1_load_4 = load i30* %w_conv1_1_addr_4, align 4

ST_6: w_conv1_2_addr_4 [1/1] 0.00ns
.preheader1172:147  %w_conv1_2_addr_4 = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast33_mid2_v

ST_6: w_conv1_2_load_4 [2/2] 2.39ns
.preheader1172:148  %w_conv1_2_load_4 = load i29* %w_conv1_2_addr_4, align 4

ST_6: w_conv1_3_addr_4 [1/1] 0.00ns
.preheader1172:150  %w_conv1_3_addr_4 = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast33_mid2_v

ST_6: w_conv1_3_load_4 [2/2] 2.39ns
.preheader1172:151  %w_conv1_3_load_4 = load i30* %w_conv1_3_addr_4, align 4

ST_6: p_cast29_mid2_v_v [1/1] 1.37ns (out node of the LUT)
.preheader1172:153  %p_cast29_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex20_mid1, i7 %p_cast29_mid2304_v_v

ST_6: p_cast29_mid2_v [1/1] 0.00ns
.preheader1172:154  %p_cast29_mid2_v = zext i7 %p_cast29_mid2_v_v to i64

ST_6: w_conv1_3_addr_5 [1/1] 0.00ns
.preheader1172:155  %w_conv1_3_addr_5 = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast29_mid2_v

ST_6: w_conv1_3_load_5 [2/2] 2.39ns
.preheader1172:156  %w_conv1_3_load_5 = load i30* %w_conv1_3_addr_5, align 4

ST_6: w_conv1_0_addr_5 [1/1] 0.00ns
.preheader1172:158  %w_conv1_0_addr_5 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast29_mid2_v

ST_6: w_conv1_0_load_5 [2/2] 2.39ns
.preheader1172:159  %w_conv1_0_load_5 = load i30* %w_conv1_0_addr_5, align 4

ST_6: w_conv1_1_addr_5 [1/1] 0.00ns
.preheader1172:161  %w_conv1_1_addr_5 = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast29_mid2_v

ST_6: w_conv1_1_load_5 [2/2] 2.39ns
.preheader1172:162  %w_conv1_1_load_5 = load i30* %w_conv1_1_addr_5, align 4

ST_6: w_conv1_2_addr_5 [1/1] 0.00ns
.preheader1172:164  %w_conv1_2_addr_5 = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast29_mid2_v

ST_6: w_conv1_2_load_5 [2/2] 2.39ns
.preheader1172:165  %w_conv1_2_load_5 = load i29* %w_conv1_2_addr_5, align 4

ST_6: p_cast25_mid2_v_v [1/1] 1.37ns (out node of the LUT)
.preheader1172:167  %p_cast25_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex22_mid1, i7 %p_cast25_mid2320_v_v

ST_6: p_cast21_mid2_v_v [1/1] 1.37ns (out node of the LUT)
.preheader1172:181  %p_cast21_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex25_mid1, i7 %p_cast21_mid2336_v_v

ST_6: p_cast17_mid2_v_v [1/1] 1.37ns (out node of the LUT)
.preheader1172:195  %p_cast17_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex30_mid1, i7 %p_cast17_mid2352_v_v

ST_6: tmp_15_1_cast1_mid2_cast [1/1] 0.00ns
.preheader1172:227  %tmp_15_1_cast1_mid2_cast = zext i3 %tmp_15_1_cast1_mid2 to i6

ST_6: tmp_15_2_cast1_mid2_cast [1/1] 0.00ns
.preheader1172:231  %tmp_15_2_cast1_mid2_cast = zext i3 %tmp_15_2_cast1_mid2 to i6

ST_6: tmp_15_2_cast_mid2_cast [1/1] 0.00ns
.preheader1172:232  %tmp_15_2_cast_mid2_cast = zext i3 %tmp_15_2_cast1_mid2 to i7

ST_6: OP1_V_cast [1/1] 0.00ns
.preheader1172:258  %OP1_V_cast = sext i32 %tmp_17 to i62

ST_6: OP2_V_cast [1/1] 0.00ns
.preheader1172:260  %OP2_V_cast = sext i32 %tmp_18 to i62

ST_6: p_Val2_7 [6/6] 6.08ns
.preheader1172:261  %p_Val2_7 = mul i62 %OP1_V_cast, %OP2_V_cast

ST_6: OP1_V_0_1 [1/1] 0.00ns
.preheader1172:277  %OP1_V_0_1 = sext i32 %tmp_20 to i62

ST_6: OP2_V_0_1 [1/1] 0.00ns
.preheader1172:279  %OP2_V_0_1 = sext i32 %tmp_21 to i62

ST_6: p_Val2_7_0_1 [6/6] 6.08ns
.preheader1172:280  %p_Val2_7_0_1 = mul i62 %OP1_V_0_1, %OP2_V_0_1

ST_6: input_0_V_load_2 [1/2] 2.71ns
.preheader1172:290  %input_0_V_load_2 = load i32* %input_0_V_addr_2, align 4

ST_6: input_1_V_load_2 [1/2] 2.71ns
.preheader1172:292  %input_1_V_load_2 = load i32* %input_1_V_addr_2, align 4

ST_6: input_2_V_load_2 [1/2] 2.71ns
.preheader1172:294  %input_2_V_load_2 = load i32* %input_2_V_addr_2, align 4

ST_6: input_3_V_load_2 [1/2] 2.71ns
.preheader1172:296  %input_3_V_load_2 = load i32* %input_3_V_addr_2, align 4

ST_6: tmp_22 [1/1] 1.57ns
.preheader1172:297  %tmp_22 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load_2, i32 %input_1_V_load_2, i32 %input_2_V_load_2, i32 %input_3_V_load_2, i2 %tmp_55)

ST_6: tmp_23 [1/1] 1.57ns
.preheader1172:299  %tmp_23 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast12_mid2, i32 %p_cast13_mid2, i32 %p_cast39_mid2, i32 %p_cast38_mid2, i2 %tmp_48)

ST_6: input_0_V_load_3 [1/2] 2.71ns
.preheader1172:311  %input_0_V_load_3 = load i32* %input_0_V_addr_3, align 4

ST_6: input_1_V_load_3 [1/2] 2.71ns
.preheader1172:313  %input_1_V_load_3 = load i32* %input_1_V_addr_3, align 4

ST_6: input_2_V_load_3 [1/2] 2.71ns
.preheader1172:315  %input_2_V_load_3 = load i32* %input_2_V_addr_3, align 4

ST_6: input_3_V_load_3 [1/2] 2.71ns
.preheader1172:317  %input_3_V_load_3 = load i32* %input_3_V_addr_3, align 4

ST_6: tmp_26 [1/1] 1.57ns
.preheader1172:318  %tmp_26 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load_3, i32 %input_1_V_load_3, i32 %input_2_V_load_3, i32 %input_3_V_load_3, i2 %tmp_57)

ST_6: tmp_27 [1/1] 1.57ns
.preheader1172:320  %tmp_27 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast37_mid2, i32 %p_cast36_mid2, i32 %p_cast35_mid2, i32 %p_cast34_mid2, i2 %tmp_48)

ST_6: i_index_V_1_1 [1/1] 1.72ns
.preheader1172:326  %i_index_V_1_1 = add i6 %tmp1_0_1_cast, %tmp_15_1_cast1_mid2_cast

ST_6: tmp_59 [1/1] 0.00ns
.preheader1172:327  %tmp_59 = trunc i6 %i_index_V_1_1 to i2

ST_6: newIndex20 [1/1] 0.00ns
.preheader1172:328  %newIndex20 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %i_index_V_1_1, i32 2, i32 5)

ST_6: newIndex21 [1/1] 0.00ns
.preheader1172:329  %newIndex21 = zext i4 %newIndex20 to i64

ST_6: input_0_V_addr_4 [1/1] 0.00ns
.preheader1172:330  %input_0_V_addr_4 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex21

ST_6: input_0_V_load_4 [2/2] 2.71ns
.preheader1172:331  %input_0_V_load_4 = load i32* %input_0_V_addr_4, align 4

ST_6: input_1_V_addr_4 [1/1] 0.00ns
.preheader1172:332  %input_1_V_addr_4 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex21

ST_6: input_1_V_load_4 [2/2] 2.71ns
.preheader1172:333  %input_1_V_load_4 = load i32* %input_1_V_addr_4, align 4

ST_6: input_2_V_addr_4 [1/1] 0.00ns
.preheader1172:334  %input_2_V_addr_4 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex21

ST_6: input_2_V_load_4 [2/2] 2.71ns
.preheader1172:335  %input_2_V_load_4 = load i32* %input_2_V_addr_4, align 4

ST_6: input_3_V_addr_4 [1/1] 0.00ns
.preheader1172:336  %input_3_V_addr_4 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex21

ST_6: input_3_V_load_4 [2/2] 2.71ns
.preheader1172:337  %input_3_V_load_4 = load i32* %input_3_V_addr_4, align 4

ST_6: i_index_V_1_2 [1/1] 1.72ns
.preheader1172:346  %i_index_V_1_2 = add i6 %tmp1_0_2_cast, %tmp_15_1_cast1_mid2_cast

ST_6: tmp_61 [1/1] 0.00ns
.preheader1172:347  %tmp_61 = trunc i6 %i_index_V_1_2 to i2

ST_6: newIndex22 [1/1] 0.00ns
.preheader1172:348  %newIndex22 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %i_index_V_1_2, i32 2, i32 5)

ST_6: newIndex23 [1/1] 0.00ns
.preheader1172:349  %newIndex23 = zext i4 %newIndex22 to i64

ST_6: input_0_V_addr_5 [1/1] 0.00ns
.preheader1172:350  %input_0_V_addr_5 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex23

ST_6: input_0_V_load_5 [2/2] 2.71ns
.preheader1172:351  %input_0_V_load_5 = load i32* %input_0_V_addr_5, align 4

ST_6: input_1_V_addr_5 [1/1] 0.00ns
.preheader1172:352  %input_1_V_addr_5 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex23

ST_6: input_1_V_load_5 [2/2] 2.71ns
.preheader1172:353  %input_1_V_load_5 = load i32* %input_1_V_addr_5, align 4

ST_6: input_2_V_addr_5 [1/1] 0.00ns
.preheader1172:354  %input_2_V_addr_5 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex23

ST_6: input_2_V_load_5 [2/2] 2.71ns
.preheader1172:355  %input_2_V_load_5 = load i32* %input_2_V_addr_5, align 4

ST_6: input_3_V_addr_5 [1/1] 0.00ns
.preheader1172:356  %input_3_V_addr_5 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex23

ST_6: input_3_V_load_5 [2/2] 2.71ns
.preheader1172:357  %input_3_V_load_5 = load i32* %input_3_V_addr_5, align 4

ST_6: i_index_V_2 [1/1] 1.72ns
.preheader1172:366  %i_index_V_2 = add i7 %tmp1, %tmp_15_2_cast_mid2_cast

ST_6: tmp_63 [1/1] 0.00ns
.preheader1172:367  %tmp_63 = trunc i7 %i_index_V_2 to i2

ST_6: tmp_32 [1/1] 0.00ns
.preheader1172:368  %tmp_32 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %i_index_V_2, i32 2, i32 6)

ST_6: i_index_V_2_1 [1/1] 1.72ns
.preheader1172:387  %i_index_V_2_1 = add i6 %tmp1_0_1_cast, %tmp_15_2_cast1_mid2_cast

ST_6: tmp_65 [1/1] 0.00ns
.preheader1172:388  %tmp_65 = trunc i6 %i_index_V_2_1 to i2

ST_6: newIndex15 [1/1] 0.00ns
.preheader1172:389  %newIndex15 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %i_index_V_2_1, i32 2, i32 5)

ST_6: i_index_V_2_2 [1/1] 1.72ns
.preheader1172:407  %i_index_V_2_2 = add i6 %tmp1_0_2_cast, %tmp_15_2_cast1_mid2_cast

ST_6: tmp_67 [1/1] 0.00ns
.preheader1172:408  %tmp_67 = trunc i6 %i_index_V_2_2 to i2

ST_6: newIndex [1/1] 0.00ns
.preheader1172:409  %newIndex = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %i_index_V_2_2, i32 2, i32 5)


 <State 7>: 6.08ns
ST_7: w_conv1_0_load_4 [1/2] 2.39ns
.preheader1172:142  %w_conv1_0_load_4 = load i30* %w_conv1_0_addr_4, align 4

ST_7: p_cast33_mid2 [1/1] 0.00ns
.preheader1172:143  %p_cast33_mid2 = sext i30 %w_conv1_0_load_4 to i32

ST_7: w_conv1_1_load_4 [1/2] 2.39ns
.preheader1172:145  %w_conv1_1_load_4 = load i30* %w_conv1_1_addr_4, align 4

ST_7: p_cast32_mid2 [1/1] 0.00ns
.preheader1172:146  %p_cast32_mid2 = sext i30 %w_conv1_1_load_4 to i32

ST_7: w_conv1_2_load_4 [1/2] 2.39ns
.preheader1172:148  %w_conv1_2_load_4 = load i29* %w_conv1_2_addr_4, align 4

ST_7: p_cast31_mid2 [1/1] 0.00ns
.preheader1172:149  %p_cast31_mid2 = sext i29 %w_conv1_2_load_4 to i32

ST_7: w_conv1_3_load_4 [1/2] 2.39ns
.preheader1172:151  %w_conv1_3_load_4 = load i30* %w_conv1_3_addr_4, align 4

ST_7: p_cast30_mid2 [1/1] 0.00ns
.preheader1172:152  %p_cast30_mid2 = sext i30 %w_conv1_3_load_4 to i32

ST_7: w_conv1_3_load_5 [1/2] 2.39ns
.preheader1172:156  %w_conv1_3_load_5 = load i30* %w_conv1_3_addr_5, align 4

ST_7: p_cast29_mid2 [1/1] 0.00ns
.preheader1172:157  %p_cast29_mid2 = sext i30 %w_conv1_3_load_5 to i32

ST_7: w_conv1_0_load_5 [1/2] 2.39ns
.preheader1172:159  %w_conv1_0_load_5 = load i30* %w_conv1_0_addr_5, align 4

ST_7: p_cast28_mid2 [1/1] 0.00ns
.preheader1172:160  %p_cast28_mid2 = sext i30 %w_conv1_0_load_5 to i32

ST_7: w_conv1_1_load_5 [1/2] 2.39ns
.preheader1172:162  %w_conv1_1_load_5 = load i30* %w_conv1_1_addr_5, align 4

ST_7: p_cast27_mid2 [1/1] 0.00ns
.preheader1172:163  %p_cast27_mid2 = sext i30 %w_conv1_1_load_5 to i32

ST_7: w_conv1_2_load_5 [1/2] 2.39ns
.preheader1172:165  %w_conv1_2_load_5 = load i29* %w_conv1_2_addr_5, align 4

ST_7: p_cast26_mid2 [1/1] 0.00ns
.preheader1172:166  %p_cast26_mid2 = sext i29 %w_conv1_2_load_5 to i32

ST_7: p_cast25_mid2_v [1/1] 0.00ns
.preheader1172:168  %p_cast25_mid2_v = zext i7 %p_cast25_mid2_v_v to i64

ST_7: w_conv1_2_addr_6 [1/1] 0.00ns
.preheader1172:169  %w_conv1_2_addr_6 = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast25_mid2_v

ST_7: w_conv1_2_load_6 [2/2] 2.39ns
.preheader1172:170  %w_conv1_2_load_6 = load i29* %w_conv1_2_addr_6, align 4

ST_7: w_conv1_3_addr_6 [1/1] 0.00ns
.preheader1172:172  %w_conv1_3_addr_6 = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast25_mid2_v

ST_7: w_conv1_3_load_6 [2/2] 2.39ns
.preheader1172:173  %w_conv1_3_load_6 = load i30* %w_conv1_3_addr_6, align 4

ST_7: w_conv1_0_addr_6 [1/1] 0.00ns
.preheader1172:175  %w_conv1_0_addr_6 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast25_mid2_v

ST_7: w_conv1_0_load_6 [2/2] 2.39ns
.preheader1172:176  %w_conv1_0_load_6 = load i30* %w_conv1_0_addr_6, align 4

ST_7: w_conv1_1_addr_6 [1/1] 0.00ns
.preheader1172:178  %w_conv1_1_addr_6 = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast25_mid2_v

ST_7: w_conv1_1_load_6 [2/2] 2.39ns
.preheader1172:179  %w_conv1_1_load_6 = load i30* %w_conv1_1_addr_6, align 4

ST_7: p_cast21_mid2_v [1/1] 0.00ns
.preheader1172:182  %p_cast21_mid2_v = zext i7 %p_cast21_mid2_v_v to i64

ST_7: w_conv1_1_addr_7 [1/1] 0.00ns
.preheader1172:183  %w_conv1_1_addr_7 = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast21_mid2_v

ST_7: w_conv1_1_load_7 [2/2] 2.39ns
.preheader1172:184  %w_conv1_1_load_7 = load i30* %w_conv1_1_addr_7, align 4

ST_7: w_conv1_2_addr_7 [1/1] 0.00ns
.preheader1172:186  %w_conv1_2_addr_7 = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast21_mid2_v

ST_7: w_conv1_2_load_7 [2/2] 2.39ns
.preheader1172:187  %w_conv1_2_load_7 = load i29* %w_conv1_2_addr_7, align 4

ST_7: w_conv1_3_addr_7 [1/1] 0.00ns
.preheader1172:189  %w_conv1_3_addr_7 = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast21_mid2_v

ST_7: w_conv1_3_load_7 [2/2] 2.39ns
.preheader1172:190  %w_conv1_3_load_7 = load i30* %w_conv1_3_addr_7, align 4

ST_7: w_conv1_0_addr_7 [1/1] 0.00ns
.preheader1172:192  %w_conv1_0_addr_7 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast21_mid2_v

ST_7: w_conv1_0_load_7 [2/2] 2.39ns
.preheader1172:193  %w_conv1_0_load_7 = load i30* %w_conv1_0_addr_7, align 4

ST_7: p_Val2_7 [5/6] 6.08ns
.preheader1172:261  %p_Val2_7 = mul i62 %OP1_V_cast, %OP2_V_cast

ST_7: p_Val2_7_0_1 [5/6] 6.08ns
.preheader1172:280  %p_Val2_7_0_1 = mul i62 %OP1_V_0_1, %OP2_V_0_1

ST_7: OP1_V_0_2 [1/1] 0.00ns
.preheader1172:298  %OP1_V_0_2 = sext i32 %tmp_22 to i62

ST_7: OP2_V_0_2 [1/1] 0.00ns
.preheader1172:300  %OP2_V_0_2 = sext i32 %tmp_23 to i62

ST_7: p_Val2_7_0_2 [6/6] 6.08ns
.preheader1172:301  %p_Val2_7_0_2 = mul i62 %OP1_V_0_2, %OP2_V_0_2

ST_7: OP1_V_1 [1/1] 0.00ns
.preheader1172:319  %OP1_V_1 = sext i32 %tmp_26 to i62

ST_7: OP2_V_1 [1/1] 0.00ns
.preheader1172:321  %OP2_V_1 = sext i32 %tmp_27 to i62

ST_7: p_Val2_7_1 [6/6] 6.08ns
.preheader1172:322  %p_Val2_7_1 = mul i62 %OP1_V_1, %OP2_V_1

ST_7: input_0_V_load_4 [1/2] 2.71ns
.preheader1172:331  %input_0_V_load_4 = load i32* %input_0_V_addr_4, align 4

ST_7: input_1_V_load_4 [1/2] 2.71ns
.preheader1172:333  %input_1_V_load_4 = load i32* %input_1_V_addr_4, align 4

ST_7: input_2_V_load_4 [1/2] 2.71ns
.preheader1172:335  %input_2_V_load_4 = load i32* %input_2_V_addr_4, align 4

ST_7: input_3_V_load_4 [1/2] 2.71ns
.preheader1172:337  %input_3_V_load_4 = load i32* %input_3_V_addr_4, align 4

ST_7: tmp_28 [1/1] 1.57ns
.preheader1172:338  %tmp_28 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load_4, i32 %input_1_V_load_4, i32 %input_2_V_load_4, i32 %input_3_V_load_4, i2 %tmp_59)

ST_7: tmp_29 [1/1] 1.57ns
.preheader1172:340  %tmp_29 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast33_mid2, i32 %p_cast32_mid2, i32 %p_cast31_mid2, i32 %p_cast30_mid2, i2 %tmp_48)

ST_7: input_0_V_load_5 [1/2] 2.71ns
.preheader1172:351  %input_0_V_load_5 = load i32* %input_0_V_addr_5, align 4

ST_7: input_1_V_load_5 [1/2] 2.71ns
.preheader1172:353  %input_1_V_load_5 = load i32* %input_1_V_addr_5, align 4

ST_7: input_2_V_load_5 [1/2] 2.71ns
.preheader1172:355  %input_2_V_load_5 = load i32* %input_2_V_addr_5, align 4

ST_7: input_3_V_load_5 [1/2] 2.71ns
.preheader1172:357  %input_3_V_load_5 = load i32* %input_3_V_addr_5, align 4

ST_7: tmp_30 [1/1] 1.57ns
.preheader1172:358  %tmp_30 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load_5, i32 %input_1_V_load_5, i32 %input_2_V_load_5, i32 %input_3_V_load_5, i2 %tmp_61)

ST_7: tmp_31 [1/1] 1.57ns
.preheader1172:360  %tmp_31 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast29_mid2, i32 %p_cast28_mid2, i32 %p_cast27_mid2, i32 %p_cast26_mid2, i2 %tmp_48)

ST_7: tmp_33 [1/1] 0.00ns
.preheader1172:369  %tmp_33 = sext i5 %tmp_32 to i30

ST_7: newIndex24 [1/1] 0.00ns
.preheader1172:370  %newIndex24 = zext i30 %tmp_33 to i64

ST_7: input_0_V_addr_6 [1/1] 0.00ns
.preheader1172:371  %input_0_V_addr_6 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex24

ST_7: input_0_V_load_6 [2/2] 2.71ns
.preheader1172:372  %input_0_V_load_6 = load i32* %input_0_V_addr_6, align 4

ST_7: input_1_V_addr_6 [1/1] 0.00ns
.preheader1172:373  %input_1_V_addr_6 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex24

ST_7: input_1_V_load_6 [2/2] 2.71ns
.preheader1172:374  %input_1_V_load_6 = load i32* %input_1_V_addr_6, align 4

ST_7: input_2_V_addr_6 [1/1] 0.00ns
.preheader1172:375  %input_2_V_addr_6 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex24

ST_7: input_2_V_load_6 [2/2] 2.71ns
.preheader1172:376  %input_2_V_load_6 = load i32* %input_2_V_addr_6, align 4

ST_7: input_3_V_addr_6 [1/1] 0.00ns
.preheader1172:377  %input_3_V_addr_6 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex24

ST_7: input_3_V_load_6 [2/2] 2.71ns
.preheader1172:378  %input_3_V_load_6 = load i32* %input_3_V_addr_6, align 4

ST_7: newIndex25 [1/1] 0.00ns
.preheader1172:390  %newIndex25 = zext i4 %newIndex15 to i64

ST_7: input_0_V_addr_7 [1/1] 0.00ns
.preheader1172:391  %input_0_V_addr_7 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex25

ST_7: input_0_V_load_7 [2/2] 2.71ns
.preheader1172:392  %input_0_V_load_7 = load i32* %input_0_V_addr_7, align 4

ST_7: input_1_V_addr_7 [1/1] 0.00ns
.preheader1172:393  %input_1_V_addr_7 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex25

ST_7: input_1_V_load_7 [2/2] 2.71ns
.preheader1172:394  %input_1_V_load_7 = load i32* %input_1_V_addr_7, align 4

ST_7: input_2_V_addr_7 [1/1] 0.00ns
.preheader1172:395  %input_2_V_addr_7 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex25

ST_7: input_2_V_load_7 [2/2] 2.71ns
.preheader1172:396  %input_2_V_load_7 = load i32* %input_2_V_addr_7, align 4

ST_7: input_3_V_addr_7 [1/1] 0.00ns
.preheader1172:397  %input_3_V_addr_7 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex25

ST_7: input_3_V_load_7 [2/2] 2.71ns
.preheader1172:398  %input_3_V_load_7 = load i32* %input_3_V_addr_7, align 4

ST_7: y_V_1 [1/1] 0.80ns
.preheader1172:438  %y_V_1 = add i3 %t_V_7_mid2, 1


 <State 8>: 6.08ns
ST_8: w_conv1_2_load_6 [1/2] 2.39ns
.preheader1172:170  %w_conv1_2_load_6 = load i29* %w_conv1_2_addr_6, align 4

ST_8: p_cast25_mid2 [1/1] 0.00ns
.preheader1172:171  %p_cast25_mid2 = sext i29 %w_conv1_2_load_6 to i32

ST_8: w_conv1_3_load_6 [1/2] 2.39ns
.preheader1172:173  %w_conv1_3_load_6 = load i30* %w_conv1_3_addr_6, align 4

ST_8: p_cast24_mid2 [1/1] 0.00ns
.preheader1172:174  %p_cast24_mid2 = sext i30 %w_conv1_3_load_6 to i32

ST_8: w_conv1_0_load_6 [1/2] 2.39ns
.preheader1172:176  %w_conv1_0_load_6 = load i30* %w_conv1_0_addr_6, align 4

ST_8: p_cast23_mid2 [1/1] 0.00ns
.preheader1172:177  %p_cast23_mid2 = sext i30 %w_conv1_0_load_6 to i32

ST_8: w_conv1_1_load_6 [1/2] 2.39ns
.preheader1172:179  %w_conv1_1_load_6 = load i30* %w_conv1_1_addr_6, align 4

ST_8: p_cast22_mid2 [1/1] 0.00ns
.preheader1172:180  %p_cast22_mid2 = sext i30 %w_conv1_1_load_6 to i32

ST_8: w_conv1_1_load_7 [1/2] 2.39ns
.preheader1172:184  %w_conv1_1_load_7 = load i30* %w_conv1_1_addr_7, align 4

ST_8: p_cast21_mid2 [1/1] 0.00ns
.preheader1172:185  %p_cast21_mid2 = sext i30 %w_conv1_1_load_7 to i32

ST_8: w_conv1_2_load_7 [1/2] 2.39ns
.preheader1172:187  %w_conv1_2_load_7 = load i29* %w_conv1_2_addr_7, align 4

ST_8: p_cast20_mid2 [1/1] 0.00ns
.preheader1172:188  %p_cast20_mid2 = sext i29 %w_conv1_2_load_7 to i32

ST_8: w_conv1_3_load_7 [1/2] 2.39ns
.preheader1172:190  %w_conv1_3_load_7 = load i30* %w_conv1_3_addr_7, align 4

ST_8: p_cast19_mid2 [1/1] 0.00ns
.preheader1172:191  %p_cast19_mid2 = sext i30 %w_conv1_3_load_7 to i32

ST_8: w_conv1_0_load_7 [1/2] 2.39ns
.preheader1172:193  %w_conv1_0_load_7 = load i30* %w_conv1_0_addr_7, align 4

ST_8: p_cast18_mid2 [1/1] 0.00ns
.preheader1172:194  %p_cast18_mid2 = sext i30 %w_conv1_0_load_7 to i32

ST_8: p_cast17_mid2_v [1/1] 0.00ns
.preheader1172:196  %p_cast17_mid2_v = zext i7 %p_cast17_mid2_v_v to i64

ST_8: w_conv1_0_addr_8 [1/1] 0.00ns
.preheader1172:197  %w_conv1_0_addr_8 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast17_mid2_v

ST_8: w_conv1_0_load_8 [2/2] 2.39ns
.preheader1172:198  %w_conv1_0_load_8 = load i30* %w_conv1_0_addr_8, align 4

ST_8: w_conv1_1_addr_8 [1/1] 0.00ns
.preheader1172:200  %w_conv1_1_addr_8 = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast17_mid2_v

ST_8: w_conv1_1_load_8 [2/2] 2.39ns
.preheader1172:201  %w_conv1_1_load_8 = load i30* %w_conv1_1_addr_8, align 4

ST_8: w_conv1_2_addr_8 [1/1] 0.00ns
.preheader1172:203  %w_conv1_2_addr_8 = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast17_mid2_v

ST_8: w_conv1_2_load_8 [2/2] 2.39ns
.preheader1172:204  %w_conv1_2_load_8 = load i29* %w_conv1_2_addr_8, align 4

ST_8: w_conv1_3_addr_8 [1/1] 0.00ns
.preheader1172:206  %w_conv1_3_addr_8 = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast17_mid2_v

ST_8: w_conv1_3_load_8 [2/2] 2.39ns
.preheader1172:207  %w_conv1_3_load_8 = load i30* %w_conv1_3_addr_8, align 4

ST_8: p_Val2_7 [4/6] 6.08ns
.preheader1172:261  %p_Val2_7 = mul i62 %OP1_V_cast, %OP2_V_cast

ST_8: p_Val2_7_0_1 [4/6] 6.08ns
.preheader1172:280  %p_Val2_7_0_1 = mul i62 %OP1_V_0_1, %OP2_V_0_1

ST_8: p_Val2_7_0_2 [5/6] 6.08ns
.preheader1172:301  %p_Val2_7_0_2 = mul i62 %OP1_V_0_2, %OP2_V_0_2

ST_8: p_Val2_7_1 [5/6] 6.08ns
.preheader1172:322  %p_Val2_7_1 = mul i62 %OP1_V_1, %OP2_V_1

ST_8: OP1_V_1_1 [1/1] 0.00ns
.preheader1172:339  %OP1_V_1_1 = sext i32 %tmp_28 to i62

ST_8: OP2_V_1_1 [1/1] 0.00ns
.preheader1172:341  %OP2_V_1_1 = sext i32 %tmp_29 to i62

ST_8: p_Val2_7_1_1 [6/6] 6.08ns
.preheader1172:342  %p_Val2_7_1_1 = mul i62 %OP1_V_1_1, %OP2_V_1_1

ST_8: OP1_V_1_2 [1/1] 0.00ns
.preheader1172:359  %OP1_V_1_2 = sext i32 %tmp_30 to i62

ST_8: OP2_V_1_2 [1/1] 0.00ns
.preheader1172:361  %OP2_V_1_2 = sext i32 %tmp_31 to i62

ST_8: p_Val2_7_1_2 [6/6] 6.08ns
.preheader1172:362  %p_Val2_7_1_2 = mul i62 %OP1_V_1_2, %OP2_V_1_2

ST_8: input_0_V_load_6 [1/2] 2.71ns
.preheader1172:372  %input_0_V_load_6 = load i32* %input_0_V_addr_6, align 4

ST_8: input_1_V_load_6 [1/2] 2.71ns
.preheader1172:374  %input_1_V_load_6 = load i32* %input_1_V_addr_6, align 4

ST_8: input_2_V_load_6 [1/2] 2.71ns
.preheader1172:376  %input_2_V_load_6 = load i32* %input_2_V_addr_6, align 4

ST_8: input_3_V_load_6 [1/2] 2.71ns
.preheader1172:378  %input_3_V_load_6 = load i32* %input_3_V_addr_6, align 4

ST_8: tmp_34 [1/1] 1.57ns
.preheader1172:379  %tmp_34 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load_6, i32 %input_1_V_load_6, i32 %input_2_V_load_6, i32 %input_3_V_load_6, i2 %tmp_63)

ST_8: tmp_35 [1/1] 1.57ns
.preheader1172:381  %tmp_35 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast25_mid2, i32 %p_cast24_mid2, i32 %p_cast23_mid2, i32 %p_cast22_mid2, i2 %tmp_48)

ST_8: input_0_V_load_7 [1/2] 2.71ns
.preheader1172:392  %input_0_V_load_7 = load i32* %input_0_V_addr_7, align 4

ST_8: input_1_V_load_7 [1/2] 2.71ns
.preheader1172:394  %input_1_V_load_7 = load i32* %input_1_V_addr_7, align 4

ST_8: input_2_V_load_7 [1/2] 2.71ns
.preheader1172:396  %input_2_V_load_7 = load i32* %input_2_V_addr_7, align 4

ST_8: input_3_V_load_7 [1/2] 2.71ns
.preheader1172:398  %input_3_V_load_7 = load i32* %input_3_V_addr_7, align 4

ST_8: tmp_36 [1/1] 1.57ns
.preheader1172:399  %tmp_36 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load_7, i32 %input_1_V_load_7, i32 %input_2_V_load_7, i32 %input_3_V_load_7, i2 %tmp_65)

ST_8: tmp_37 [1/1] 1.57ns
.preheader1172:401  %tmp_37 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast21_mid2, i32 %p_cast20_mid2, i32 %p_cast19_mid2, i32 %p_cast18_mid2, i2 %tmp_48)

ST_8: newIndex10 [1/1] 0.00ns
.preheader1172:410  %newIndex10 = zext i4 %newIndex to i64

ST_8: input_0_V_addr_8 [1/1] 0.00ns
.preheader1172:411  %input_0_V_addr_8 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex10

ST_8: input_0_V_load_8 [2/2] 2.71ns
.preheader1172:412  %input_0_V_load_8 = load i32* %input_0_V_addr_8, align 4

ST_8: input_1_V_addr_8 [1/1] 0.00ns
.preheader1172:413  %input_1_V_addr_8 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex10

ST_8: input_1_V_load_8 [2/2] 2.71ns
.preheader1172:414  %input_1_V_load_8 = load i32* %input_1_V_addr_8, align 4

ST_8: input_2_V_addr_8 [1/1] 0.00ns
.preheader1172:415  %input_2_V_addr_8 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex10

ST_8: input_2_V_load_8 [2/2] 2.71ns
.preheader1172:416  %input_2_V_load_8 = load i32* %input_2_V_addr_8, align 4

ST_8: input_3_V_addr_8 [1/1] 0.00ns
.preheader1172:417  %input_3_V_addr_8 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex10

ST_8: input_3_V_load_8 [2/2] 2.71ns
.preheader1172:418  %input_3_V_load_8 = load i32* %input_3_V_addr_8, align 4


 <State 9>: 6.08ns
ST_9: w_conv1_0_load_8 [1/2] 2.39ns
.preheader1172:198  %w_conv1_0_load_8 = load i30* %w_conv1_0_addr_8, align 4

ST_9: p_cast17_mid2 [1/1] 0.00ns
.preheader1172:199  %p_cast17_mid2 = sext i30 %w_conv1_0_load_8 to i32

ST_9: w_conv1_1_load_8 [1/2] 2.39ns
.preheader1172:201  %w_conv1_1_load_8 = load i30* %w_conv1_1_addr_8, align 4

ST_9: p_cast16_mid2 [1/1] 0.00ns
.preheader1172:202  %p_cast16_mid2 = sext i30 %w_conv1_1_load_8 to i32

ST_9: w_conv1_2_load_8 [1/2] 2.39ns
.preheader1172:204  %w_conv1_2_load_8 = load i29* %w_conv1_2_addr_8, align 4

ST_9: p_cast15_mid2 [1/1] 0.00ns
.preheader1172:205  %p_cast15_mid2 = sext i29 %w_conv1_2_load_8 to i32

ST_9: w_conv1_3_load_8 [1/2] 2.39ns
.preheader1172:207  %w_conv1_3_load_8 = load i30* %w_conv1_3_addr_8, align 4

ST_9: p_cast14_mid2 [1/1] 0.00ns
.preheader1172:208  %p_cast14_mid2 = sext i30 %w_conv1_3_load_8 to i32

ST_9: p_Val2_7 [3/6] 6.08ns
.preheader1172:261  %p_Val2_7 = mul i62 %OP1_V_cast, %OP2_V_cast

ST_9: p_Val2_7_0_1 [3/6] 6.08ns
.preheader1172:280  %p_Val2_7_0_1 = mul i62 %OP1_V_0_1, %OP2_V_0_1

ST_9: p_Val2_7_0_2 [4/6] 6.08ns
.preheader1172:301  %p_Val2_7_0_2 = mul i62 %OP1_V_0_2, %OP2_V_0_2

ST_9: p_Val2_7_1 [4/6] 6.08ns
.preheader1172:322  %p_Val2_7_1 = mul i62 %OP1_V_1, %OP2_V_1

ST_9: p_Val2_7_1_1 [5/6] 6.08ns
.preheader1172:342  %p_Val2_7_1_1 = mul i62 %OP1_V_1_1, %OP2_V_1_1

ST_9: p_Val2_7_1_2 [5/6] 6.08ns
.preheader1172:362  %p_Val2_7_1_2 = mul i62 %OP1_V_1_2, %OP2_V_1_2

ST_9: OP1_V_2 [1/1] 0.00ns
.preheader1172:380  %OP1_V_2 = sext i32 %tmp_34 to i62

ST_9: OP2_V_2 [1/1] 0.00ns
.preheader1172:382  %OP2_V_2 = sext i32 %tmp_35 to i62

ST_9: p_Val2_7_2 [6/6] 6.08ns
.preheader1172:383  %p_Val2_7_2 = mul i62 %OP1_V_2, %OP2_V_2

ST_9: OP1_V_2_1 [1/1] 0.00ns
.preheader1172:400  %OP1_V_2_1 = sext i32 %tmp_36 to i62

ST_9: OP2_V_2_1 [1/1] 0.00ns
.preheader1172:402  %OP2_V_2_1 = sext i32 %tmp_37 to i62

ST_9: p_Val2_7_2_1 [6/6] 6.08ns
.preheader1172:403  %p_Val2_7_2_1 = mul i62 %OP1_V_2_1, %OP2_V_2_1

ST_9: input_0_V_load_8 [1/2] 2.71ns
.preheader1172:412  %input_0_V_load_8 = load i32* %input_0_V_addr_8, align 4

ST_9: input_1_V_load_8 [1/2] 2.71ns
.preheader1172:414  %input_1_V_load_8 = load i32* %input_1_V_addr_8, align 4

ST_9: input_2_V_load_8 [1/2] 2.71ns
.preheader1172:416  %input_2_V_load_8 = load i32* %input_2_V_addr_8, align 4

ST_9: input_3_V_load_8 [1/2] 2.71ns
.preheader1172:418  %input_3_V_load_8 = load i32* %input_3_V_addr_8, align 4

ST_9: tmp_38 [1/1] 1.57ns
.preheader1172:419  %tmp_38 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load_8, i32 %input_1_V_load_8, i32 %input_2_V_load_8, i32 %input_3_V_load_8, i2 %tmp_67)

ST_9: tmp_40 [1/1] 1.57ns
.preheader1172:421  %tmp_40 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast17_mid2, i32 %p_cast16_mid2, i32 %p_cast15_mid2, i32 %p_cast14_mid2, i2 %tmp_48)


 <State 10>: 6.08ns
ST_10: p_Val2_7 [2/6] 6.08ns
.preheader1172:261  %p_Val2_7 = mul i62 %OP1_V_cast, %OP2_V_cast

ST_10: p_Val2_7_0_1 [2/6] 6.08ns
.preheader1172:280  %p_Val2_7_0_1 = mul i62 %OP1_V_0_1, %OP2_V_0_1

ST_10: p_Val2_7_0_2 [3/6] 6.08ns
.preheader1172:301  %p_Val2_7_0_2 = mul i62 %OP1_V_0_2, %OP2_V_0_2

ST_10: p_Val2_7_1 [3/6] 6.08ns
.preheader1172:322  %p_Val2_7_1 = mul i62 %OP1_V_1, %OP2_V_1

ST_10: p_Val2_7_1_1 [4/6] 6.08ns
.preheader1172:342  %p_Val2_7_1_1 = mul i62 %OP1_V_1_1, %OP2_V_1_1

ST_10: p_Val2_7_1_2 [4/6] 6.08ns
.preheader1172:362  %p_Val2_7_1_2 = mul i62 %OP1_V_1_2, %OP2_V_1_2

ST_10: p_Val2_7_2 [5/6] 6.08ns
.preheader1172:383  %p_Val2_7_2 = mul i62 %OP1_V_2, %OP2_V_2

ST_10: p_Val2_7_2_1 [5/6] 6.08ns
.preheader1172:403  %p_Val2_7_2_1 = mul i62 %OP1_V_2_1, %OP2_V_2_1

ST_10: OP1_V_2_2 [1/1] 0.00ns
.preheader1172:420  %OP1_V_2_2 = sext i32 %tmp_38 to i62

ST_10: OP2_V_2_2 [1/1] 0.00ns
.preheader1172:422  %OP2_V_2_2 = sext i32 %tmp_40 to i62

ST_10: p_Val2_7_2_2 [6/6] 6.08ns
.preheader1172:423  %p_Val2_7_2_2 = mul i62 %OP1_V_2_2, %OP2_V_2_2


 <State 11>: 6.08ns
ST_11: p_Val2_7 [1/6] 6.08ns
.preheader1172:261  %p_Val2_7 = mul i62 %OP1_V_cast, %OP2_V_cast

ST_11: p_Val2_7_0_1 [1/6] 6.08ns
.preheader1172:280  %p_Val2_7_0_1 = mul i62 %OP1_V_0_1, %OP2_V_0_1

ST_11: tmp_54 [1/1] 0.00ns
.preheader1172:281  %tmp_54 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_7, i32 30, i32 61)

ST_11: p_Val2_7_0_2 [2/6] 6.08ns
.preheader1172:301  %p_Val2_7_0_2 = mul i62 %OP1_V_0_2, %OP2_V_0_2

ST_11: p_Val2_7_1 [2/6] 6.08ns
.preheader1172:322  %p_Val2_7_1 = mul i62 %OP1_V_1, %OP2_V_1

ST_11: p_Val2_7_1_1 [3/6] 6.08ns
.preheader1172:342  %p_Val2_7_1_1 = mul i62 %OP1_V_1_1, %OP2_V_1_1

ST_11: p_Val2_7_1_2 [3/6] 6.08ns
.preheader1172:362  %p_Val2_7_1_2 = mul i62 %OP1_V_1_2, %OP2_V_1_2

ST_11: p_Val2_7_2 [4/6] 6.08ns
.preheader1172:383  %p_Val2_7_2 = mul i62 %OP1_V_2, %OP2_V_2

ST_11: p_Val2_7_2_1 [4/6] 6.08ns
.preheader1172:403  %p_Val2_7_2_1 = mul i62 %OP1_V_2_1, %OP2_V_2_1

ST_11: p_Val2_7_2_2 [5/6] 6.08ns
.preheader1172:423  %p_Val2_7_2_2 = mul i62 %OP1_V_2_2, %OP2_V_2_2


 <State 12>: 6.08ns
ST_12: tmp_20_0_1 [1/1] 0.00ns
.preheader1172:282  %tmp_20_0_1 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_54, i30 0)

ST_12: p_Val2_8_0_1 [1/1] 3.40ns
.preheader1172:283  %p_Val2_8_0_1 = add i62 %p_Val2_7_0_1, %tmp_20_0_1

ST_12: p_Val2_7_0_2 [1/6] 6.08ns
.preheader1172:301  %p_Val2_7_0_2 = mul i62 %OP1_V_0_2, %OP2_V_0_2

ST_12: tmp_56 [1/1] 0.00ns
.preheader1172:302  %tmp_56 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_0_1, i32 30, i32 61)

ST_12: p_Val2_7_1 [1/6] 6.08ns
.preheader1172:322  %p_Val2_7_1 = mul i62 %OP1_V_1, %OP2_V_1

ST_12: p_Val2_7_1_1 [2/6] 6.08ns
.preheader1172:342  %p_Val2_7_1_1 = mul i62 %OP1_V_1_1, %OP2_V_1_1

ST_12: p_Val2_7_1_2 [2/6] 6.08ns
.preheader1172:362  %p_Val2_7_1_2 = mul i62 %OP1_V_1_2, %OP2_V_1_2

ST_12: p_Val2_7_2 [3/6] 6.08ns
.preheader1172:383  %p_Val2_7_2 = mul i62 %OP1_V_2, %OP2_V_2

ST_12: p_Val2_7_2_1 [3/6] 6.08ns
.preheader1172:403  %p_Val2_7_2_1 = mul i62 %OP1_V_2_1, %OP2_V_2_1

ST_12: p_Val2_7_2_2 [4/6] 6.08ns
.preheader1172:423  %p_Val2_7_2_2 = mul i62 %OP1_V_2_2, %OP2_V_2_2


 <State 13>: 8.22ns
ST_13: t_V_1_cast [1/1] 0.00ns
.preheader1169:7  %t_V_1_cast = zext i6 %t_V_1 to i10

ST_13: p_1 [1/1] 6.38ns
.preheader1169:8  %p_1 = mul i10 25, %t_V_1_cast

ST_13: t_V_5_cast [1/1] 0.00ns
.preheader1169:33  %t_V_5_cast = zext i3 %t_V_5 to i10

ST_13: tmp4 [1/1] 1.84ns
.preheader1169:36  %tmp4 = add i10 %p_1, %t_V_5_cast

ST_13: stg_577 [1/1] 1.57ns
.preheader1169:40  br i1 %exitcond_flatten4, label %.preheader1167, label %.preheader1172

ST_13: tmp_20_0_2 [1/1] 0.00ns
.preheader1172:303  %tmp_20_0_2 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_56, i30 0)

ST_13: p_Val2_8_0_2 [1/1] 3.40ns
.preheader1172:304  %p_Val2_8_0_2 = add i62 %p_Val2_7_0_2, %tmp_20_0_2

ST_13: tmp_58 [1/1] 0.00ns
.preheader1172:323  %tmp_58 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_0_2, i32 30, i32 61)

ST_13: tmp_20_1 [1/1] 0.00ns
.preheader1172:324  %tmp_20_1 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_58, i30 0)

ST_13: p_Val2_8_1 [1/1] 3.40ns
.preheader1172:325  %p_Val2_8_1 = add i62 %p_Val2_7_1, %tmp_20_1

ST_13: p_Val2_7_1_1 [1/6] 6.08ns
.preheader1172:342  %p_Val2_7_1_1 = mul i62 %OP1_V_1_1, %OP2_V_1_1

ST_13: tmp_60 [1/1] 0.00ns
.preheader1172:343  %tmp_60 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_1, i32 30, i32 61)

ST_13: p_Val2_7_1_2 [1/6] 6.08ns
.preheader1172:362  %p_Val2_7_1_2 = mul i62 %OP1_V_1_2, %OP2_V_1_2

ST_13: p_Val2_7_2 [2/6] 6.08ns
.preheader1172:383  %p_Val2_7_2 = mul i62 %OP1_V_2, %OP2_V_2

ST_13: p_Val2_7_2_1 [2/6] 6.08ns
.preheader1172:403  %p_Val2_7_2_1 = mul i62 %OP1_V_2_1, %OP2_V_2_1

ST_13: p_Val2_7_2_2 [3/6] 6.08ns
.preheader1172:423  %p_Val2_7_2_2 = mul i62 %OP1_V_2_2, %OP2_V_2_2


 <State 14>: 6.80ns
ST_14: t_V_1_cast_mid1 [1/1] 0.00ns
.preheader1172:5  %t_V_1_cast_mid1 = zext i6 %n_V to i10

ST_14: p_1_mid1 [1/1] 6.38ns
.preheader1172:6  %p_1_mid1 = mul i10 %t_V_1_cast_mid1, 25

ST_14: tmp_20_1_1 [1/1] 0.00ns
.preheader1172:344  %tmp_20_1_1 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_60, i30 0)

ST_14: p_Val2_8_1_1 [1/1] 3.40ns
.preheader1172:345  %p_Val2_8_1_1 = add i62 %p_Val2_7_1_1, %tmp_20_1_1

ST_14: tmp_62 [1/1] 0.00ns
.preheader1172:363  %tmp_62 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_1_1, i32 30, i32 61)

ST_14: tmp_20_1_2 [1/1] 0.00ns
.preheader1172:364  %tmp_20_1_2 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_62, i30 0)

ST_14: p_Val2_8_1_2 [1/1] 3.40ns
.preheader1172:365  %p_Val2_8_1_2 = add i62 %p_Val2_7_1_2, %tmp_20_1_2

ST_14: p_Val2_7_2 [1/6] 6.08ns
.preheader1172:383  %p_Val2_7_2 = mul i62 %OP1_V_2, %OP2_V_2

ST_14: tmp_64 [1/1] 0.00ns
.preheader1172:384  %tmp_64 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_1_2, i32 30, i32 61)

ST_14: p_Val2_7_2_1 [1/6] 6.08ns
.preheader1172:403  %p_Val2_7_2_1 = mul i62 %OP1_V_2_1, %OP2_V_2_1

ST_14: p_Val2_7_2_2 [2/6] 6.08ns
.preheader1172:423  %p_Val2_7_2_2 = mul i62 %OP1_V_2_2, %OP2_V_2_2


 <State 15>: 7.76ns
ST_15: p_1_mid2 [1/1] 1.37ns
.preheader1172:7  %p_1_mid2 = select i1 %exitcond_flatten, i10 %p_1_mid1, i10 %p_1

ST_15: tmp4_mid [1/1] 0.00ns (grouped into LUT with out node tmp4_mid3)
.preheader1172:41  %tmp4_mid = select i1 %exitcond_flatten, i10 %p_1_mid1, i10 %tmp4

ST_15: tmp4_mid3 [1/1] 1.37ns (out node of the LUT)
.preheader1172:211  %tmp4_mid3 = select i1 %exitcond_flatten_mid, i10 %p_1_mid2, i10 %tmp4_mid

ST_15: t_V_5_cast_mid1 [1/1] 0.00ns
.preheader1172:221  %t_V_5_cast_mid1 = zext i3 %x_V_2_dup to i10

ST_15: tmp4_mid1 [1/1] 1.84ns
.preheader1172:233  %tmp4_mid1 = add i10 %p_1_mid2, %t_V_5_cast_mid1

ST_15: tmp4_mid2 [1/1] 0.00ns (grouped into LUT with out node o_index_V)
.preheader1172:234  %tmp4_mid2 = select i1 %exitcond7_mid2, i10 %tmp4_mid1, i10 %tmp4_mid3

ST_15: t_V_7_cast [1/1] 0.00ns
.preheader1172:235  %t_V_7_cast = zext i3 %t_V_7_mid2 to i5

ST_15: tmp_20_2 [1/1] 0.00ns
.preheader1172:385  %tmp_20_2 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_64, i30 0)

ST_15: p_Val2_8_2 [1/1] 3.40ns
.preheader1172:386  %p_Val2_8_2 = add i62 %p_Val2_7_2, %tmp_20_2

ST_15: tmp_66 [1/1] 0.00ns
.preheader1172:404  %tmp_66 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_2, i32 30, i32 61)

ST_15: tmp_20_2_1 [1/1] 0.00ns
.preheader1172:405  %tmp_20_2_1 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_66, i30 0)

ST_15: p_Val2_8_2_1 [1/1] 3.40ns
.preheader1172:406  %p_Val2_8_2_1 = add i62 %p_Val2_7_2_1, %tmp_20_2_1

ST_15: p_Val2_7_2_2 [1/6] 6.08ns
.preheader1172:423  %p_Val2_7_2_2 = mul i62 %OP1_V_2_2, %OP2_V_2_2

ST_15: tmp_68 [1/1] 0.00ns
.preheader1172:424  %tmp_68 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_2_1, i32 30, i32 61)

ST_15: p_shl2 [1/1] 0.00ns
.preheader1172:428  %p_shl2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %t_V_7_mid2, i2 0)

ST_15: tmp3 [1/1] 1.72ns
.preheader1172:429  %tmp3 = add i5 %t_V_7_cast, %p_shl2

ST_15: tmp3_cast [1/1] 0.00ns (grouped into LUT with out node o_index_V)
.preheader1172:430  %tmp3_cast = zext i5 %tmp3 to i10

ST_15: o_index_V [1/1] 1.84ns (out node of the LUT)
.preheader1172:431  %o_index_V = add i10 %tmp3_cast, %tmp4_mid2

ST_15: tmp_3 [1/1] 0.00ns
.preheader1172:432  %tmp_3 = zext i10 %o_index_V to i64

ST_15: output_V_addr_2 [1/1] 0.00ns
.preheader1172:433  %output_V_addr_2 = getelementptr [800 x i32]* %output_V, i64 0, i64 %tmp_3

ST_15: p_Val2_4 [2/2] 2.71ns
.preheader1172:434  %p_Val2_4 = load i32* %output_V_addr_2, align 4


 <State 16>: 8.55ns
ST_16: stg_621 [1/1] 0.00ns
.preheader1172:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L_L_LOOP1_str)

ST_16: empty_29 [1/1] 0.00ns
.preheader1172:1  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)

ST_16: stg_623 [1/1] 0.00ns
.preheader1172:49  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L_L_LOOP1_str)

ST_16: stg_624 [1/1] 0.00ns
.preheader1172:217  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @L_LOOP1_str)

ST_16: stg_625 [1/1] 0.00ns
.preheader1172:236  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind

ST_16: tmp_5 [1/1] 0.00ns
.preheader1172:237  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str)

ST_16: stg_627 [1/1] 0.00ns
.preheader1172:238  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind

ST_16: tmp_20_2_2 [1/1] 0.00ns
.preheader1172:425  %tmp_20_2_2 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_68, i30 0)

ST_16: p_Val2_8_2_2 [1/1] 3.40ns
.preheader1172:426  %p_Val2_8_2_2 = add i62 %p_Val2_7_2_2, %tmp_20_2_2

ST_16: sum_V_2_2 [1/1] 0.00ns
.preheader1172:427  %sum_V_2_2 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_2_2, i32 30, i32 61)

ST_16: p_Val2_4 [1/2] 2.71ns
.preheader1172:434  %p_Val2_4 = load i32* %output_V_addr_2, align 4

ST_16: p_Val2_5 [1/1] 2.44ns
.preheader1172:435  %p_Val2_5 = add i32 %sum_V_2_2, %p_Val2_4

ST_16: stg_633 [1/1] 2.71ns
.preheader1172:436  store i32 %p_Val2_5, i32* %output_V_addr_2, align 4

ST_16: empty_30 [1/1] 0.00ns
.preheader1172:437  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_5)

ST_16: stg_635 [1/1] 0.00ns
.preheader1172:443  br label %.preheader1169


 <State 17>: 2.39ns
ST_17: t_V_2 [1/1] 0.00ns
.preheader1167:0  %t_V_2 = phi i6 [ 0, %.preheader1169 ], [ %n_V_1, %.preheader ]

ST_17: phi_mul [1/1] 0.00ns
.preheader1167:1  %phi_mul = phi i10 [ 0, %.preheader1169 ], [ %next_mul, %.preheader ]

ST_17: next_mul [1/1] 1.84ns
.preheader1167:2  %next_mul = add i10 %phi_mul, 25

ST_17: exitcond3 [1/1] 1.94ns
.preheader1167:3  %exitcond3 = icmp eq i6 %t_V_2, -32

ST_17: empty_31 [1/1] 0.00ns
.preheader1167:4  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_17: n_V_1 [1/1] 1.72ns
.preheader1167:5  %n_V_1 = add i6 %t_V_2, 1

ST_17: stg_642 [1/1] 0.00ns
.preheader1167:6  br i1 %exitcond3, label %6, label %.preheader.preheader

ST_17: tmp_69 [1/1] 0.00ns
.preheader.preheader:0  %tmp_69 = trunc i6 %t_V_2 to i2

ST_17: newIndex6 [1/1] 0.00ns
.preheader.preheader:1  %newIndex6 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %t_V_2, i32 2, i32 5)

ST_17: newIndex7 [1/1] 0.00ns
.preheader.preheader:2  %newIndex7 = zext i4 %newIndex6 to i64

ST_17: b_conv1_0_addr [1/1] 0.00ns
.preheader.preheader:3  %b_conv1_0_addr = getelementptr [16 x i28]* @b_conv1_0, i64 0, i64 %newIndex7

ST_17: b_conv1_0_load [2/2] 2.39ns
.preheader.preheader:4  %b_conv1_0_load = load i28* %b_conv1_0_addr, align 4

ST_17: b_conv1_1_addr [1/1] 0.00ns
.preheader.preheader:6  %b_conv1_1_addr = getelementptr [16 x i28]* @b_conv1_1, i64 0, i64 %newIndex7

ST_17: b_conv1_1_load [2/2] 2.39ns
.preheader.preheader:7  %b_conv1_1_load = load i28* %b_conv1_1_addr, align 4

ST_17: b_conv1_2_addr [1/1] 0.00ns
.preheader.preheader:9  %b_conv1_2_addr = getelementptr [16 x i28]* @b_conv1_2, i64 0, i64 %newIndex7

ST_17: b_conv1_2_load [2/2] 2.39ns
.preheader.preheader:10  %b_conv1_2_load = load i28* %b_conv1_2_addr, align 4

ST_17: b_conv1_3_addr [1/1] 0.00ns
.preheader.preheader:12  %b_conv1_3_addr = getelementptr [16 x i28]* @b_conv1_3, i64 0, i64 %newIndex7

ST_17: b_conv1_3_load [2/2] 2.39ns
.preheader.preheader:13  %b_conv1_3_load = load i28* %b_conv1_3_addr, align 4

ST_17: stg_654 [1/1] 0.00ns
:0  ret void


 <State 18>: 2.39ns
ST_18: b_conv1_0_load [1/2] 2.39ns
.preheader.preheader:4  %b_conv1_0_load = load i28* %b_conv1_0_addr, align 4

ST_18: p_cast9 [1/1] 0.00ns
.preheader.preheader:5  %p_cast9 = zext i28 %b_conv1_0_load to i32

ST_18: b_conv1_1_load [1/2] 2.39ns
.preheader.preheader:7  %b_conv1_1_load = load i28* %b_conv1_1_addr, align 4

ST_18: p_cast8 [1/1] 0.00ns
.preheader.preheader:8  %p_cast8 = zext i28 %b_conv1_1_load to i32

ST_18: b_conv1_2_load [1/2] 2.39ns
.preheader.preheader:10  %b_conv1_2_load = load i28* %b_conv1_2_addr, align 4

ST_18: p_cast7 [1/1] 0.00ns
.preheader.preheader:11  %p_cast7 = zext i28 %b_conv1_2_load to i32

ST_18: b_conv1_3_load [1/2] 2.39ns
.preheader.preheader:13  %b_conv1_3_load = load i28* %b_conv1_3_addr, align 4

ST_18: p_cast [1/1] 0.00ns
.preheader.preheader:14  %p_cast = zext i28 %b_conv1_3_load to i32

ST_18: stg_663 [1/1] 1.57ns
.preheader.preheader:15  br label %.preheader


 <State 19>: 1.84ns
ST_19: t_V_4 [1/1] 0.00ns
.preheader:0  %t_V_4 = phi i3 [ %x_V, %5 ], [ 0, %.preheader.preheader ]

ST_19: t_V_4_cast [1/1] 0.00ns
.preheader:1  %t_V_4_cast = zext i3 %t_V_4 to i10

ST_19: exitcond5 [1/1] 1.62ns
.preheader:2  %exitcond5 = icmp eq i3 %t_V_4, -3

ST_19: empty_32 [1/1] 0.00ns
.preheader:3  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_19: x_V [1/1] 0.80ns
.preheader:4  %x_V = add i3 %t_V_4, 1

ST_19: stg_669 [1/1] 0.00ns
.preheader:5  br i1 %exitcond5, label %.preheader1167, label %3

ST_19: stg_670 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind

ST_19: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6)

ST_19: tmp6 [1/1] 1.84ns
:2  %tmp6 = add i10 %t_V_4_cast, %phi_mul

ST_19: stg_673 [1/1] 1.57ns
:3  br label %4


 <State 20>: 6.27ns
ST_20: t_V_6 [1/1] 0.00ns
:0  %t_V_6 = phi i3 [ 0, %3 ], [ %y_V, %._crit_edge ]

ST_20: t_V_6_cast [1/1] 0.00ns
:1  %t_V_6_cast = zext i3 %t_V_6 to i5

ST_20: exitcond [1/1] 1.62ns
:2  %exitcond = icmp eq i3 %t_V_6, -3

ST_20: empty_33 [1/1] 0.00ns
:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_20: y_V [1/1] 0.80ns
:4  %y_V = add i3 %t_V_6, 1

ST_20: stg_679 [1/1] 0.00ns
:5  br i1 %exitcond, label %5, label %._crit_edge

ST_20: p_shl4 [1/1] 0.00ns
._crit_edge:0  %p_shl4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %t_V_6, i2 0)

ST_20: tmp5 [1/1] 1.72ns
._crit_edge:1  %tmp5 = add i5 %p_shl4, %t_V_6_cast

ST_20: tmp5_cast [1/1] 0.00ns
._crit_edge:2  %tmp5_cast = zext i5 %tmp5 to i10

ST_20: index_V [1/1] 1.84ns
._crit_edge:3  %index_V = add i10 %tmp6, %tmp5_cast

ST_20: tmp_1 [1/1] 0.00ns
._crit_edge:4  %tmp_1 = zext i10 %index_V to i64

ST_20: output_V_addr_1 [1/1] 0.00ns
._crit_edge:5  %output_V_addr_1 = getelementptr [800 x i32]* %output_V, i64 0, i64 %tmp_1

ST_20: p_Val2_s [2/2] 2.71ns
._crit_edge:6  %p_Val2_s = load i32* %output_V_addr_1, align 4

ST_20: p_Val2_3 [1/1] 1.57ns
._crit_edge:7  %p_Val2_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast9, i32 %p_cast8, i32 %p_cast7, i32 %p_cast, i2 %tmp_69)

ST_20: empty_34 [1/1] 0.00ns
:0  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp)

ST_20: stg_689 [1/1] 0.00ns
:1  br label %.preheader


 <State 21>: 7.67ns
ST_21: p_Val2_s [1/2] 2.71ns
._crit_edge:6  %p_Val2_s = load i32* %output_V_addr_1, align 4

ST_21: biased_V [1/1] 2.44ns
._crit_edge:8  %biased_V = add i32 %p_Val2_s, %p_Val2_3

ST_21: tmp_70 [1/1] 0.00ns
._crit_edge:9  %tmp_70 = trunc i32 %biased_V to i31

ST_21: tmp_8 [1/1] 2.52ns
._crit_edge:10  %tmp_8 = icmp sgt i32 %biased_V, 0


 <State 22>: 4.08ns
ST_22: p_Val2_2_s [1/1] 1.37ns
._crit_edge:11  %p_Val2_2_s = select i1 %tmp_8, i31 %tmp_70, i31 0

ST_22: p_Val2_2_cast [1/1] 0.00ns
._crit_edge:12  %p_Val2_2_cast = zext i31 %p_Val2_2_s to i32

ST_22: stg_696 [1/1] 2.71ns
._crit_edge:13  store i32 %p_Val2_2_cast, i32* %output_V_addr_1, align 4

ST_22: stg_697 [1/1] 0.00ns
._crit_edge:14  br label %4



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
