{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621860446322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621860446323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 24 09:47:26 2021 " "Processing started: Mon May 24 09:47:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621860446323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860446323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860446323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621860446669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621860446669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/mostradorde7segmentos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/mostradorde7segmentos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MostradorDe7Segmentos " "Found entity 1: MostradorDe7Segmentos" {  } { { "../../lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/MostradorDe7Segmentos.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/MostradorDe7Segmentos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621860454049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860454049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/fg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/fg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FG " "Found entity 1: FG" {  } { { "../../lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/FG.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/FG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621860454050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860454050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/ff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/ff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FF " "Found entity 1: FF" {  } { { "../../lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/FF.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/FF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621860454051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860454051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/fe.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/fe.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FE " "Found entity 1: FE" {  } { { "../../lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/FE.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/FE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621860454053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860454053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/fd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/fd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FD " "Found entity 1: FD" {  } { { "../../lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/FD.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/FD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621860454054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860454054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/fc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/fc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FC " "Found entity 1: FC" {  } { { "../../lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/FC.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/FC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621860454055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860454055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/fb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/fb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FB " "Found entity 1: FB" {  } { { "../../lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/FB.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/FB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621860454057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860454057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../../lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/FA.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621860454058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860454058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/decoder7segmentmeio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /leo/faculdade/quartosemestre/circuitos digitais/lab07/countercounter/lab03/intelb/decodificadorde7segmentos/decoder7segmentmeio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7segmentmeio " "Found entity 1: Decoder7segmentmeio" {  } { { "../../lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/Decoder7segmentmeio.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/lab07/countercounter/lab03/Intelb/Decodificadorde7segmentos/Decoder7segmentmeio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621860454059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860454059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc/pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/PC/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621860454061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860454061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac/ac.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ac/ac.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AC " "Found entity 1: AC" {  } { { "AC/AC.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/AC/AC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621860454062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860454062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetofinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projetofinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoFinal " "Found entity 1: ProjetoFinal" {  } { { "ProjetoFinal.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/ProjetoFinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621860454063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860454063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seletor_4bits " "Found entity 1: Seletor_4bits" {  } { { "Seletor_4bits.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/Seletor_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621860454064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860454064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_escolha_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor_escolha_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seletor_escolha_4 " "Found entity 1: seletor_escolha_4" {  } { { "seletor_escolha_4.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/seletor_escolha_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621860454065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860454065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ganhei.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ganhei.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ganhei " "Found entity 1: Ganhei" {  } { { "Ganhei.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/Ganhei.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621860454067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860454067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_escolha_4_clear.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor_escolha_4_clear.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seletor_escolha_4_clear " "Found entity 1: seletor_escolha_4_clear" {  } { { "seletor_escolha_4_clear.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/seletor_escolha_4_clear.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621860454068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860454068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7segmentdisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 7segmentdisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7segmentdisplay " "Found entity 1: 7segmentdisplay" {  } { { "7segmentdisplay.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/7segmentdisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621860454069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860454069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoFinal " "Elaborating entity \"ProjetoFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621860454099 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "seletor_escolha_4 inst24 " "Block or symbol \"seletor_escolha_4\" of instance \"inst24\" overlaps another block or symbol" {  } { { "ProjetoFinal.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/ProjetoFinal.bdf" { { 1120 904 1216 1216 "inst24" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1621860454108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ganhei Ganhei:inst " "Elaborating entity \"Ganhei\" for hierarchy \"Ganhei:inst\"" {  } { { "ProjetoFinal.bdf" "inst" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/ProjetoFinal.bdf" { { 456 1768 1944 648 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621860454116 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Ganhei.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/Ganhei.bdf" { { -48 1008 1008 0 "" "" } { 0 1008 1008 48 "" "" } { -64 1024 1024 -16 "" "" } { -16 1024 1024 32 "" "" } { 96 1008 1024 96 "" "" } { 32 1024 1024 80 "" "" } { 112 736 1008 112 "" "" } { 48 1008 1008 96 "" "" } { 96 1008 1008 112 "" "" } { 232 736 1024 232 "" "" } { 80 1024 1024 96 "" "" } { 96 1024 1024 232 "" "" } { -80 1024 1076 -63 "B2\[3\]" "" } { -64 1008 1072 -47 "A2\[3\]" "" } { -32 1024 1072 -15 "B2\[2\]" "" } { -16 1008 1072 1 "A2\[2\]" "" } { 16 1024 1072 33 "B2\[1\]" "" } { 32 1008 1072 49 "A2\[1\]" "" } { 64 1024 1072 81 "B2\[0\]" "" } { 80 1024 1072 97 "A2\[0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1621860454116 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Ganhei.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/Ganhei.bdf" { { 144 736 1256 144 "" "" } { -32 1272 1272 16 "" "" } { 16 1272 1272 64 "" "" } { 128 1256 1272 128 "" "" } { 64 1272 1272 112 "" "" } { 112 1272 1272 128 "" "" } { 128 1272 1272 264 "" "" } { -16 1256 1256 32 "" "" } { 32 1256 1256 80 "" "" } { 80 1256 1256 128 "" "" } { 128 1256 1256 144 "" "" } { 264 736 1272 264 "" "" } { -48 1272 1324 -31 "B3\[3\]" "" } { -32 1256 1320 -15 "A3\[3\]" "" } { 0 1272 1320 17 "B3\[2\]" "" } { 16 1256 1320 33 "A3\[2\]" "" } { 48 1272 1320 65 "B3\[1\]" "" } { 64 1256 1320 81 "A3\[1\]" "" } { 96 1272 1320 113 "B3\[0\]" "" } { 112 1272 1320 129 "A3\[0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1621860454117 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Ganhei.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/Ganhei.bdf" { { -16 1528 1580 1 "B4\[3\]" "" } { 0 1512 1576 17 "A4\[3\]" "" } { 32 1528 1576 49 "B4\[2\]" "" } { 48 1512 1576 65 "A4\[2\]" "" } { 80 1528 1576 97 "B4\[1\]" "" } { 96 1512 1576 113 "A4\[1\]" "" } { 176 736 1512 176 "" "" } { 296 736 1528 296 "" "" } { 16 1512 1512 64 "" "" } { 64 1512 1512 112 "" "" } { 0 1528 1528 48 "" "" } { 112 1512 1512 160 "" "" } { 160 1512 1512 176 "" "" } { 48 1528 1528 96 "" "" } { 160 1512 1528 160 "" "" } { 96 1528 1528 144 "" "" } { 144 1528 1528 160 "" "" } { 160 1528 1528 296 "" "" } { 128 1528 1576 145 "B4\[0\]" "" } { 144 1528 1576 161 "A4\[0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1621860454117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor_escolha_4 seletor_escolha_4:inst30 " "Elaborating entity \"seletor_escolha_4\" for hierarchy \"seletor_escolha_4:inst30\"" {  } { { "ProjetoFinal.bdf" "inst30" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/ProjetoFinal.bdf" { { 120 856 1168 216 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621860454117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7segmentdisplay 7segmentdisplay:inst35 " "Elaborating entity \"7segmentdisplay\" for hierarchy \"7segmentdisplay:inst35\"" {  } { { "ProjetoFinal.bdf" "inst35" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/ProjetoFinal.bdf" { { 544 1304 1424 672 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621860454120 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621860454645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621860455076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621860455076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621860455113 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621860455113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621860455113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621860455113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621860455136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 24 09:47:35 2021 " "Processing ended: Mon May 24 09:47:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621860455136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621860455136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621860455136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621860455136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1621860456481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621860456482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 24 09:47:36 2021 " "Processing started: Mon May 24 09:47:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621860456482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621860456482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjetoFinal -c ProjetoFinal " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjetoFinal -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621860456482 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1621860456582 ""}
{ "Info" "0" "" "Project  = ProjetoFinal" {  } {  } 0 0 "Project  = ProjetoFinal" 0 0 "Fitter" 0 0 1621860456582 ""}
{ "Info" "0" "" "Revision = ProjetoFinal" {  } {  } 0 0 "Revision = ProjetoFinal" 0 0 "Fitter" 0 0 1621860456582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621860456653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621860456654 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ProjetoFinal EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design ProjetoFinal" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1621860456805 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1621860456805 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1621860456847 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1621860456847 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621860456983 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621860456990 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1621860457102 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1621860457102 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621860457104 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621860457104 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621860457104 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621860457104 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1621860457104 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1621860457104 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621860457106 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "100 100 " "No exact pin location assignment(s) for 100 pins of 100 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1621860457380 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoFinal.sdc " "Synopsys Design Constraints File file not found: 'ProjetoFinal.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621860457732 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621860457733 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621860457735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621860457736 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621860457737 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seletor_escolha_4:DSADSADASDSA\|inst12dsds7  " "Automatically promoted node seletor_escolha_4:DSADSADASDSA\|inst12dsds7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621860457759 ""}  } { { "seletor_escolha_4.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/seletor_escolha_4.bdf" { { 408 944 1008 456 "inst12dsds7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621860457759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seletor_escolha_4:inst22\|inst12dsds7  " "Automatically promoted node seletor_escolha_4:inst22\|inst12dsds7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621860457759 ""}  } { { "seletor_escolha_4.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/seletor_escolha_4.bdf" { { 408 944 1008 456 "inst12dsds7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621860457759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seletor_escolha_4:inst23\|inst12dsds7  " "Automatically promoted node seletor_escolha_4:inst23\|inst12dsds7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621860457759 ""}  } { { "seletor_escolha_4.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/seletor_escolha_4.bdf" { { 408 944 1008 456 "inst12dsds7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621860457759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seletor_escolha_4:inst24\|inst12dsds7  " "Automatically promoted node seletor_escolha_4:inst24\|inst12dsds7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621860457759 ""}  } { { "seletor_escolha_4.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/seletor_escolha_4.bdf" { { 408 944 1008 456 "inst12dsds7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621860457759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seletor_escolha_4:inst27\|inst12dsds7  " "Automatically promoted node seletor_escolha_4:inst27\|inst12dsds7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621860457759 ""}  } { { "seletor_escolha_4.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/seletor_escolha_4.bdf" { { 408 944 1008 456 "inst12dsds7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621860457759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seletor_escolha_4:inst28\|inst12dsds7  " "Automatically promoted node seletor_escolha_4:inst28\|inst12dsds7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621860457759 ""}  } { { "seletor_escolha_4.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/seletor_escolha_4.bdf" { { 408 944 1008 456 "inst12dsds7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621860457759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seletor_escolha_4:inst29\|inst12dsds7  " "Automatically promoted node seletor_escolha_4:inst29\|inst12dsds7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621860457759 ""}  } { { "seletor_escolha_4.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/seletor_escolha_4.bdf" { { 408 944 1008 456 "inst12dsds7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621860457759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seletor_escolha_4:inst30\|inst12dsds7  " "Automatically promoted node seletor_escolha_4:inst30\|inst12dsds7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1621860457760 ""}  } { { "seletor_escolha_4.bdf" "" { Schematic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/seletor_escolha_4.bdf" { { 408 944 1008 456 "inst12dsds7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1621860457760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621860458084 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621860458085 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1621860458085 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621860458086 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621860458087 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621860458087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621860458087 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621860458088 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621860458102 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621860458102 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621860458102 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "100 unused 2.5V 11 89 0 " "Number of I/O pins in group: 100 (unused VREF, 2.5V VCCIO, 11 input, 89 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1621860458105 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1621860458105 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1621860458105 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621860458106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621860458106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621860458106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621860458106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621860458106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621860458106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621860458106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621860458106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621860458106 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1621860458106 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1621860458106 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1621860458106 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621860458336 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1621860458339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621860459181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621860459249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621860459265 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621860463262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621860463262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621860463676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X39_Y10 X52_Y20 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X39_Y10 to location X52_Y20" {  } { { "loc" "" { Generic "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X39_Y10 to location X52_Y20"} { { 12 { 0 ""} 39 10 14 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621860464580 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621860464580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1621860465202 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621860465202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621860465206 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621860465364 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621860465373 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621860465611 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621860465611 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621860465821 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621860466718 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/output_files/ProjetoFinal.fit.smsg " "Generated suppressed messages file C:/Leo/FACULDADE/QuartoSemestre/Circuitos Digitais/Trabalho Final/ProjetoFinal/output_files/ProjetoFinal.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621860467052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6203 " "Peak virtual memory: 6203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621860467343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 24 09:47:47 2021 " "Processing ended: Mon May 24 09:47:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621860467343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621860467343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621860467343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621860467343 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1621860468555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621860468555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 24 09:47:48 2021 " "Processing started: Mon May 24 09:47:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621860468555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1621860468555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProjetoFinal -c ProjetoFinal " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProjetoFinal -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1621860468555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1621860468823 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1621860469512 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1621860469539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621860469698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 24 09:47:49 2021 " "Processing ended: Mon May 24 09:47:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621860469698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621860469698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621860469698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621860469698 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1621860470350 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1621860471066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621860471067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 24 09:47:50 2021 " "Processing started: Mon May 24 09:47:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621860471067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1621860471067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProjetoFinal -c ProjetoFinal " "Command: quartus_sta ProjetoFinal -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1621860471067 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1621860471174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1621860471326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1621860471326 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1621860471372 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1621860471373 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoFinal.sdc " "Synopsys Design Constraints File file not found: 'ProjetoFinal.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1621860471562 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1621860471562 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Maquina_3 Clock_Maquina_3 " "create_clock -period 1.000 -name Clock_Maquina_3 Clock_Maquina_3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621860471563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Maquina_2 Clock_Maquina_2 " "create_clock -period 1.000 -name Clock_Maquina_2 Clock_Maquina_2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621860471563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Maquina_1 Clock_Maquina_1 " "create_clock -period 1.000 -name Clock_Maquina_1 Clock_Maquina_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621860471563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Maquina_0 Clock_Maquina_0 " "create_clock -period 1.000 -name Clock_Maquina_0 Clock_Maquina_0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621860471563 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name On_Off On_Off " "create_clock -period 1.000 -name On_Off On_Off" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621860471563 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621860471563 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1621860471565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621860471567 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1621860471567 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1621860471577 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621860471600 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621860471600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.338 " "Worst-case setup slack is -4.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.338            -102.568 On_Off  " "   -4.338            -102.568 On_Off " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.466              -3.895 Clock_Maquina_0  " "   -1.466              -3.895 Clock_Maquina_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -3.986 Clock_Maquina_3  " "   -1.403              -3.986 Clock_Maquina_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.383              -3.886 Clock_Maquina_1  " "   -1.383              -3.886 Clock_Maquina_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.361              -3.826 Clock_Maquina_2  " "   -1.361              -3.826 Clock_Maquina_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621860471603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.620 " "Worst-case hold slack is -2.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.620             -11.104 Clock_Maquina_1  " "   -2.620             -11.104 Clock_Maquina_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.156              -8.616 Clock_Maquina_2  " "   -2.156              -8.616 Clock_Maquina_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.655              -6.116 Clock_Maquina_0  " "   -1.655              -6.116 Clock_Maquina_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.564              -6.498 Clock_Maquina_3  " "   -1.564              -6.498 Clock_Maquina_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 On_Off  " "    0.174               0.000 On_Off " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621860471612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621860471615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621860471620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -48.000 On_Off  " "   -3.000             -48.000 On_Off " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.520 Clock_Maquina_3  " "   -3.000              -9.520 Clock_Maquina_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.545 Clock_Maquina_2  " "   -3.000              -8.545 Clock_Maquina_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.530 Clock_Maquina_1  " "   -3.000              -8.530 Clock_Maquina_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.359 Clock_Maquina_0  " "   -3.000              -8.359 Clock_Maquina_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860471627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621860471627 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1621860471726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1621860471748 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1621860471994 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621860472026 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621860472033 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621860472033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.698 " "Worst-case setup slack is -3.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.698             -82.643 On_Off  " "   -3.698             -82.643 On_Off " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.239              -3.244 Clock_Maquina_0  " "   -1.239              -3.244 Clock_Maquina_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.143              -3.201 Clock_Maquina_1  " "   -1.143              -3.201 Clock_Maquina_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.141              -3.243 Clock_Maquina_3  " "   -1.141              -3.243 Clock_Maquina_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.126              -3.192 Clock_Maquina_2  " "   -1.126              -3.192 Clock_Maquina_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621860472038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.265 " "Worst-case hold slack is -2.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.265              -9.545 Clock_Maquina_1  " "   -2.265              -9.545 Clock_Maquina_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.834              -7.243 Clock_Maquina_2  " "   -1.834              -7.243 Clock_Maquina_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.376              -4.946 Clock_Maquina_0  " "   -1.376              -4.946 Clock_Maquina_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.293              -5.190 Clock_Maquina_3  " "   -1.293              -5.190 Clock_Maquina_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 On_Off  " "    0.202               0.000 On_Off " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621860472043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621860472050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621860472053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -48.000 On_Off  " "   -3.000             -48.000 On_Off " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.040 Clock_Maquina_3  " "   -3.000              -9.040 Clock_Maquina_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.000 Clock_Maquina_0  " "   -3.000              -8.000 Clock_Maquina_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.000 Clock_Maquina_1  " "   -3.000              -8.000 Clock_Maquina_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.000 Clock_Maquina_2  " "   -3.000              -8.000 Clock_Maquina_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621860472058 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1621860472141 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1621860472232 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1621860472234 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1621860472234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.139 " "Worst-case setup slack is -2.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.139             -50.051 On_Off  " "   -2.139             -50.051 On_Off " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424              -0.961 Clock_Maquina_0  " "   -0.424              -0.961 Clock_Maquina_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.386              -1.128 Clock_Maquina_3  " "   -0.386              -1.128 Clock_Maquina_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.386              -0.947 Clock_Maquina_1  " "   -0.386              -0.947 Clock_Maquina_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.384              -0.939 Clock_Maquina_2  " "   -0.384              -0.939 Clock_Maquina_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621860472238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.587 " "Worst-case hold slack is -1.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.587              -7.017 Clock_Maquina_1  " "   -1.587              -7.017 Clock_Maquina_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.310              -5.500 Clock_Maquina_2  " "   -1.310              -5.500 Clock_Maquina_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.003              -3.930 Clock_Maquina_0  " "   -1.003              -3.930 Clock_Maquina_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.956              -4.240 Clock_Maquina_3  " "   -0.956              -4.240 Clock_Maquina_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 On_Off  " "    0.033               0.000 On_Off " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621860472244 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621860472250 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1621860472256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.704 On_Off  " "   -3.000             -55.704 On_Off " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.382 Clock_Maquina_3  " "   -3.000             -11.382 Clock_Maquina_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.943 Clock_Maquina_1  " "   -3.000             -10.943 Clock_Maquina_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.566 Clock_Maquina_2  " "   -3.000             -10.566 Clock_Maquina_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.950 Clock_Maquina_0  " "   -3.000              -9.950 Clock_Maquina_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621860472260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1621860472260 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1621860473001 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1621860473003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621860473093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 24 09:47:53 2021 " "Processing ended: Mon May 24 09:47:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621860473093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621860473093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621860473093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1621860473093 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus Prime Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1621860473762 ""}
