
firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a8c  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c4  08004b44  08004b44  00005b44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e08  08004e08  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004e08  08004e08  00005e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e10  08004e10  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e10  08004e10  00005e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004e14  08004e14  00005e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004e18  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000050c  2000005c  08004e74  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000568  08004e74  00006568  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d606  00000000  00000000  00006084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b2f  00000000  00000000  0002368a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000e14e  00000000  00000000  000271b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011a0  00000000  00000000  00035308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000136e  00000000  00000000  000364a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015e26  00000000  00000000  00037816  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001eec9  00000000  00000000  0004d63c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008e756  00000000  00000000  0006c505  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fac5b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000038f8  00000000  00000000  000faca0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  000fe598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000005c 	.word	0x2000005c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08004b2c 	.word	0x08004b2c

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000060 	.word	0x20000060
 80000fc:	08004b2c 	.word	0x08004b2c

08000100 <strcmp>:
 8000100:	7802      	ldrb	r2, [r0, #0]
 8000102:	780b      	ldrb	r3, [r1, #0]
 8000104:	2a00      	cmp	r2, #0
 8000106:	d003      	beq.n	8000110 <strcmp+0x10>
 8000108:	3001      	adds	r0, #1
 800010a:	3101      	adds	r1, #1
 800010c:	429a      	cmp	r2, r3
 800010e:	d0f7      	beq.n	8000100 <strcmp>
 8000110:	1ad0      	subs	r0, r2, r3
 8000112:	4770      	bx	lr

08000114 <strlen>:
 8000114:	2300      	movs	r3, #0
 8000116:	5cc2      	ldrb	r2, [r0, r3]
 8000118:	3301      	adds	r3, #1
 800011a:	2a00      	cmp	r2, #0
 800011c:	d1fb      	bne.n	8000116 <strlen+0x2>
 800011e:	1e58      	subs	r0, r3, #1
 8000120:	4770      	bx	lr
	...

08000124 <__gnu_thumb1_case_uqi>:
 8000124:	b402      	push	{r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0049      	lsls	r1, r1, #1
 800012c:	5c09      	ldrb	r1, [r1, r0]
 800012e:	0049      	lsls	r1, r1, #1
 8000130:	448e      	add	lr, r1
 8000132:	bc02      	pop	{r1}
 8000134:	4770      	bx	lr
 8000136:	46c0      	nop			@ (mov r8, r8)

08000138 <__gnu_thumb1_case_shi>:
 8000138:	b403      	push	{r0, r1}
 800013a:	4671      	mov	r1, lr
 800013c:	0849      	lsrs	r1, r1, #1
 800013e:	0040      	lsls	r0, r0, #1
 8000140:	0049      	lsls	r1, r1, #1
 8000142:	5e09      	ldrsh	r1, [r1, r0]
 8000144:	0049      	lsls	r1, r1, #1
 8000146:	448e      	add	lr, r1
 8000148:	bc03      	pop	{r0, r1}
 800014a:	4770      	bx	lr

0800014c <__udivsi3>:
 800014c:	2200      	movs	r2, #0
 800014e:	0843      	lsrs	r3, r0, #1
 8000150:	428b      	cmp	r3, r1
 8000152:	d374      	bcc.n	800023e <__udivsi3+0xf2>
 8000154:	0903      	lsrs	r3, r0, #4
 8000156:	428b      	cmp	r3, r1
 8000158:	d35f      	bcc.n	800021a <__udivsi3+0xce>
 800015a:	0a03      	lsrs	r3, r0, #8
 800015c:	428b      	cmp	r3, r1
 800015e:	d344      	bcc.n	80001ea <__udivsi3+0x9e>
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d328      	bcc.n	80001b8 <__udivsi3+0x6c>
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d30d      	bcc.n	8000188 <__udivsi3+0x3c>
 800016c:	22ff      	movs	r2, #255	@ 0xff
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	ba12      	rev	r2, r2
 8000172:	0c03      	lsrs	r3, r0, #16
 8000174:	428b      	cmp	r3, r1
 8000176:	d302      	bcc.n	800017e <__udivsi3+0x32>
 8000178:	1212      	asrs	r2, r2, #8
 800017a:	0209      	lsls	r1, r1, #8
 800017c:	d065      	beq.n	800024a <__udivsi3+0xfe>
 800017e:	0b03      	lsrs	r3, r0, #12
 8000180:	428b      	cmp	r3, r1
 8000182:	d319      	bcc.n	80001b8 <__udivsi3+0x6c>
 8000184:	e000      	b.n	8000188 <__udivsi3+0x3c>
 8000186:	0a09      	lsrs	r1, r1, #8
 8000188:	0bc3      	lsrs	r3, r0, #15
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x46>
 800018e:	03cb      	lsls	r3, r1, #15
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b83      	lsrs	r3, r0, #14
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x52>
 800019a:	038b      	lsls	r3, r1, #14
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b43      	lsrs	r3, r0, #13
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x5e>
 80001a6:	034b      	lsls	r3, r1, #13
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0b03      	lsrs	r3, r0, #12
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x6a>
 80001b2:	030b      	lsls	r3, r1, #12
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0ac3      	lsrs	r3, r0, #11
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x76>
 80001be:	02cb      	lsls	r3, r1, #11
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a83      	lsrs	r3, r0, #10
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x82>
 80001ca:	028b      	lsls	r3, r1, #10
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a43      	lsrs	r3, r0, #9
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x8e>
 80001d6:	024b      	lsls	r3, r1, #9
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	0a03      	lsrs	r3, r0, #8
 80001de:	428b      	cmp	r3, r1
 80001e0:	d301      	bcc.n	80001e6 <__udivsi3+0x9a>
 80001e2:	020b      	lsls	r3, r1, #8
 80001e4:	1ac0      	subs	r0, r0, r3
 80001e6:	4152      	adcs	r2, r2
 80001e8:	d2cd      	bcs.n	8000186 <__udivsi3+0x3a>
 80001ea:	09c3      	lsrs	r3, r0, #7
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xa8>
 80001f0:	01cb      	lsls	r3, r1, #7
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0983      	lsrs	r3, r0, #6
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xb4>
 80001fc:	018b      	lsls	r3, r1, #6
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0943      	lsrs	r3, r0, #5
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xc0>
 8000208:	014b      	lsls	r3, r1, #5
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0903      	lsrs	r3, r0, #4
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xcc>
 8000214:	010b      	lsls	r3, r1, #4
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	08c3      	lsrs	r3, r0, #3
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xd8>
 8000220:	00cb      	lsls	r3, r1, #3
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0883      	lsrs	r3, r0, #2
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xe4>
 800022c:	008b      	lsls	r3, r1, #2
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	0843      	lsrs	r3, r0, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d301      	bcc.n	800023c <__udivsi3+0xf0>
 8000238:	004b      	lsls	r3, r1, #1
 800023a:	1ac0      	subs	r0, r0, r3
 800023c:	4152      	adcs	r2, r2
 800023e:	1a41      	subs	r1, r0, r1
 8000240:	d200      	bcs.n	8000244 <__udivsi3+0xf8>
 8000242:	4601      	mov	r1, r0
 8000244:	4152      	adcs	r2, r2
 8000246:	4610      	mov	r0, r2
 8000248:	4770      	bx	lr
 800024a:	e7ff      	b.n	800024c <__udivsi3+0x100>
 800024c:	b501      	push	{r0, lr}
 800024e:	2000      	movs	r0, #0
 8000250:	f000 f806 	bl	8000260 <__aeabi_idiv0>
 8000254:	bd02      	pop	{r1, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)

08000258 <__aeabi_uidivmod>:
 8000258:	2900      	cmp	r1, #0
 800025a:	d0f7      	beq.n	800024c <__udivsi3+0x100>
 800025c:	e776      	b.n	800014c <__udivsi3>
 800025e:	4770      	bx	lr

08000260 <__aeabi_idiv0>:
 8000260:	4770      	bx	lr
 8000262:	46c0      	nop			@ (mov r8, r8)

08000264 <__aeabi_uldivmod>:
 8000264:	2b00      	cmp	r3, #0
 8000266:	d111      	bne.n	800028c <__aeabi_uldivmod+0x28>
 8000268:	2a00      	cmp	r2, #0
 800026a:	d10f      	bne.n	800028c <__aeabi_uldivmod+0x28>
 800026c:	2900      	cmp	r1, #0
 800026e:	d100      	bne.n	8000272 <__aeabi_uldivmod+0xe>
 8000270:	2800      	cmp	r0, #0
 8000272:	d002      	beq.n	800027a <__aeabi_uldivmod+0x16>
 8000274:	2100      	movs	r1, #0
 8000276:	43c9      	mvns	r1, r1
 8000278:	0008      	movs	r0, r1
 800027a:	b407      	push	{r0, r1, r2}
 800027c:	4802      	ldr	r0, [pc, #8]	@ (8000288 <__aeabi_uldivmod+0x24>)
 800027e:	a102      	add	r1, pc, #8	@ (adr r1, 8000288 <__aeabi_uldivmod+0x24>)
 8000280:	1840      	adds	r0, r0, r1
 8000282:	9002      	str	r0, [sp, #8]
 8000284:	bd03      	pop	{r0, r1, pc}
 8000286:	46c0      	nop			@ (mov r8, r8)
 8000288:	ffffffd9 	.word	0xffffffd9
 800028c:	b403      	push	{r0, r1}
 800028e:	4668      	mov	r0, sp
 8000290:	b501      	push	{r0, lr}
 8000292:	9802      	ldr	r0, [sp, #8]
 8000294:	f000 f834 	bl	8000300 <__udivmoddi4>
 8000298:	9b01      	ldr	r3, [sp, #4]
 800029a:	469e      	mov	lr, r3
 800029c:	b002      	add	sp, #8
 800029e:	bc0c      	pop	{r2, r3}
 80002a0:	4770      	bx	lr
 80002a2:	46c0      	nop			@ (mov r8, r8)

080002a4 <__aeabi_lmul>:
 80002a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002a6:	46ce      	mov	lr, r9
 80002a8:	4699      	mov	r9, r3
 80002aa:	0c03      	lsrs	r3, r0, #16
 80002ac:	469c      	mov	ip, r3
 80002ae:	0413      	lsls	r3, r2, #16
 80002b0:	4647      	mov	r7, r8
 80002b2:	0c1b      	lsrs	r3, r3, #16
 80002b4:	001d      	movs	r5, r3
 80002b6:	000e      	movs	r6, r1
 80002b8:	4661      	mov	r1, ip
 80002ba:	0404      	lsls	r4, r0, #16
 80002bc:	0c24      	lsrs	r4, r4, #16
 80002be:	b580      	push	{r7, lr}
 80002c0:	0007      	movs	r7, r0
 80002c2:	0c10      	lsrs	r0, r2, #16
 80002c4:	434b      	muls	r3, r1
 80002c6:	4365      	muls	r5, r4
 80002c8:	4341      	muls	r1, r0
 80002ca:	4360      	muls	r0, r4
 80002cc:	0c2c      	lsrs	r4, r5, #16
 80002ce:	18c0      	adds	r0, r0, r3
 80002d0:	1824      	adds	r4, r4, r0
 80002d2:	468c      	mov	ip, r1
 80002d4:	42a3      	cmp	r3, r4
 80002d6:	d903      	bls.n	80002e0 <__aeabi_lmul+0x3c>
 80002d8:	2380      	movs	r3, #128	@ 0x80
 80002da:	025b      	lsls	r3, r3, #9
 80002dc:	4698      	mov	r8, r3
 80002de:	44c4      	add	ip, r8
 80002e0:	4649      	mov	r1, r9
 80002e2:	4379      	muls	r1, r7
 80002e4:	4356      	muls	r6, r2
 80002e6:	0c23      	lsrs	r3, r4, #16
 80002e8:	042d      	lsls	r5, r5, #16
 80002ea:	0c2d      	lsrs	r5, r5, #16
 80002ec:	1989      	adds	r1, r1, r6
 80002ee:	4463      	add	r3, ip
 80002f0:	0424      	lsls	r4, r4, #16
 80002f2:	1960      	adds	r0, r4, r5
 80002f4:	18c9      	adds	r1, r1, r3
 80002f6:	bcc0      	pop	{r6, r7}
 80002f8:	46b9      	mov	r9, r7
 80002fa:	46b0      	mov	r8, r6
 80002fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fe:	46c0      	nop			@ (mov r8, r8)

08000300 <__udivmoddi4>:
 8000300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000302:	4657      	mov	r7, sl
 8000304:	464e      	mov	r6, r9
 8000306:	4645      	mov	r5, r8
 8000308:	46de      	mov	lr, fp
 800030a:	b5e0      	push	{r5, r6, r7, lr}
 800030c:	0004      	movs	r4, r0
 800030e:	000d      	movs	r5, r1
 8000310:	4692      	mov	sl, r2
 8000312:	4699      	mov	r9, r3
 8000314:	b083      	sub	sp, #12
 8000316:	428b      	cmp	r3, r1
 8000318:	d830      	bhi.n	800037c <__udivmoddi4+0x7c>
 800031a:	d02d      	beq.n	8000378 <__udivmoddi4+0x78>
 800031c:	4649      	mov	r1, r9
 800031e:	4650      	mov	r0, sl
 8000320:	f000 f8ba 	bl	8000498 <__clzdi2>
 8000324:	0029      	movs	r1, r5
 8000326:	0006      	movs	r6, r0
 8000328:	0020      	movs	r0, r4
 800032a:	f000 f8b5 	bl	8000498 <__clzdi2>
 800032e:	1a33      	subs	r3, r6, r0
 8000330:	4698      	mov	r8, r3
 8000332:	3b20      	subs	r3, #32
 8000334:	d434      	bmi.n	80003a0 <__udivmoddi4+0xa0>
 8000336:	469b      	mov	fp, r3
 8000338:	4653      	mov	r3, sl
 800033a:	465a      	mov	r2, fp
 800033c:	4093      	lsls	r3, r2
 800033e:	4642      	mov	r2, r8
 8000340:	001f      	movs	r7, r3
 8000342:	4653      	mov	r3, sl
 8000344:	4093      	lsls	r3, r2
 8000346:	001e      	movs	r6, r3
 8000348:	42af      	cmp	r7, r5
 800034a:	d83b      	bhi.n	80003c4 <__udivmoddi4+0xc4>
 800034c:	42af      	cmp	r7, r5
 800034e:	d100      	bne.n	8000352 <__udivmoddi4+0x52>
 8000350:	e079      	b.n	8000446 <__udivmoddi4+0x146>
 8000352:	465b      	mov	r3, fp
 8000354:	1ba4      	subs	r4, r4, r6
 8000356:	41bd      	sbcs	r5, r7
 8000358:	2b00      	cmp	r3, #0
 800035a:	da00      	bge.n	800035e <__udivmoddi4+0x5e>
 800035c:	e076      	b.n	800044c <__udivmoddi4+0x14c>
 800035e:	2200      	movs	r2, #0
 8000360:	2300      	movs	r3, #0
 8000362:	9200      	str	r2, [sp, #0]
 8000364:	9301      	str	r3, [sp, #4]
 8000366:	2301      	movs	r3, #1
 8000368:	465a      	mov	r2, fp
 800036a:	4093      	lsls	r3, r2
 800036c:	9301      	str	r3, [sp, #4]
 800036e:	2301      	movs	r3, #1
 8000370:	4642      	mov	r2, r8
 8000372:	4093      	lsls	r3, r2
 8000374:	9300      	str	r3, [sp, #0]
 8000376:	e029      	b.n	80003cc <__udivmoddi4+0xcc>
 8000378:	4282      	cmp	r2, r0
 800037a:	d9cf      	bls.n	800031c <__udivmoddi4+0x1c>
 800037c:	2200      	movs	r2, #0
 800037e:	2300      	movs	r3, #0
 8000380:	9200      	str	r2, [sp, #0]
 8000382:	9301      	str	r3, [sp, #4]
 8000384:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000386:	2b00      	cmp	r3, #0
 8000388:	d001      	beq.n	800038e <__udivmoddi4+0x8e>
 800038a:	601c      	str	r4, [r3, #0]
 800038c:	605d      	str	r5, [r3, #4]
 800038e:	9800      	ldr	r0, [sp, #0]
 8000390:	9901      	ldr	r1, [sp, #4]
 8000392:	b003      	add	sp, #12
 8000394:	bcf0      	pop	{r4, r5, r6, r7}
 8000396:	46bb      	mov	fp, r7
 8000398:	46b2      	mov	sl, r6
 800039a:	46a9      	mov	r9, r5
 800039c:	46a0      	mov	r8, r4
 800039e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003a0:	4642      	mov	r2, r8
 80003a2:	469b      	mov	fp, r3
 80003a4:	2320      	movs	r3, #32
 80003a6:	1a9b      	subs	r3, r3, r2
 80003a8:	4652      	mov	r2, sl
 80003aa:	40da      	lsrs	r2, r3
 80003ac:	4641      	mov	r1, r8
 80003ae:	0013      	movs	r3, r2
 80003b0:	464a      	mov	r2, r9
 80003b2:	408a      	lsls	r2, r1
 80003b4:	0017      	movs	r7, r2
 80003b6:	4642      	mov	r2, r8
 80003b8:	431f      	orrs	r7, r3
 80003ba:	4653      	mov	r3, sl
 80003bc:	4093      	lsls	r3, r2
 80003be:	001e      	movs	r6, r3
 80003c0:	42af      	cmp	r7, r5
 80003c2:	d9c3      	bls.n	800034c <__udivmoddi4+0x4c>
 80003c4:	2200      	movs	r2, #0
 80003c6:	2300      	movs	r3, #0
 80003c8:	9200      	str	r2, [sp, #0]
 80003ca:	9301      	str	r3, [sp, #4]
 80003cc:	4643      	mov	r3, r8
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d0d8      	beq.n	8000384 <__udivmoddi4+0x84>
 80003d2:	07fb      	lsls	r3, r7, #31
 80003d4:	0872      	lsrs	r2, r6, #1
 80003d6:	431a      	orrs	r2, r3
 80003d8:	4646      	mov	r6, r8
 80003da:	087b      	lsrs	r3, r7, #1
 80003dc:	e00e      	b.n	80003fc <__udivmoddi4+0xfc>
 80003de:	42ab      	cmp	r3, r5
 80003e0:	d101      	bne.n	80003e6 <__udivmoddi4+0xe6>
 80003e2:	42a2      	cmp	r2, r4
 80003e4:	d80c      	bhi.n	8000400 <__udivmoddi4+0x100>
 80003e6:	1aa4      	subs	r4, r4, r2
 80003e8:	419d      	sbcs	r5, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	1924      	adds	r4, r4, r4
 80003ee:	416d      	adcs	r5, r5
 80003f0:	2100      	movs	r1, #0
 80003f2:	3e01      	subs	r6, #1
 80003f4:	1824      	adds	r4, r4, r0
 80003f6:	414d      	adcs	r5, r1
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d006      	beq.n	800040a <__udivmoddi4+0x10a>
 80003fc:	42ab      	cmp	r3, r5
 80003fe:	d9ee      	bls.n	80003de <__udivmoddi4+0xde>
 8000400:	3e01      	subs	r6, #1
 8000402:	1924      	adds	r4, r4, r4
 8000404:	416d      	adcs	r5, r5
 8000406:	2e00      	cmp	r6, #0
 8000408:	d1f8      	bne.n	80003fc <__udivmoddi4+0xfc>
 800040a:	9800      	ldr	r0, [sp, #0]
 800040c:	9901      	ldr	r1, [sp, #4]
 800040e:	465b      	mov	r3, fp
 8000410:	1900      	adds	r0, r0, r4
 8000412:	4169      	adcs	r1, r5
 8000414:	2b00      	cmp	r3, #0
 8000416:	db24      	blt.n	8000462 <__udivmoddi4+0x162>
 8000418:	002b      	movs	r3, r5
 800041a:	465a      	mov	r2, fp
 800041c:	4644      	mov	r4, r8
 800041e:	40d3      	lsrs	r3, r2
 8000420:	002a      	movs	r2, r5
 8000422:	40e2      	lsrs	r2, r4
 8000424:	001c      	movs	r4, r3
 8000426:	465b      	mov	r3, fp
 8000428:	0015      	movs	r5, r2
 800042a:	2b00      	cmp	r3, #0
 800042c:	db2a      	blt.n	8000484 <__udivmoddi4+0x184>
 800042e:	0026      	movs	r6, r4
 8000430:	409e      	lsls	r6, r3
 8000432:	0033      	movs	r3, r6
 8000434:	0026      	movs	r6, r4
 8000436:	4647      	mov	r7, r8
 8000438:	40be      	lsls	r6, r7
 800043a:	0032      	movs	r2, r6
 800043c:	1a80      	subs	r0, r0, r2
 800043e:	4199      	sbcs	r1, r3
 8000440:	9000      	str	r0, [sp, #0]
 8000442:	9101      	str	r1, [sp, #4]
 8000444:	e79e      	b.n	8000384 <__udivmoddi4+0x84>
 8000446:	42a3      	cmp	r3, r4
 8000448:	d8bc      	bhi.n	80003c4 <__udivmoddi4+0xc4>
 800044a:	e782      	b.n	8000352 <__udivmoddi4+0x52>
 800044c:	4642      	mov	r2, r8
 800044e:	2320      	movs	r3, #32
 8000450:	2100      	movs	r1, #0
 8000452:	1a9b      	subs	r3, r3, r2
 8000454:	2200      	movs	r2, #0
 8000456:	9100      	str	r1, [sp, #0]
 8000458:	9201      	str	r2, [sp, #4]
 800045a:	2201      	movs	r2, #1
 800045c:	40da      	lsrs	r2, r3
 800045e:	9201      	str	r2, [sp, #4]
 8000460:	e785      	b.n	800036e <__udivmoddi4+0x6e>
 8000462:	4642      	mov	r2, r8
 8000464:	2320      	movs	r3, #32
 8000466:	1a9b      	subs	r3, r3, r2
 8000468:	002a      	movs	r2, r5
 800046a:	4646      	mov	r6, r8
 800046c:	409a      	lsls	r2, r3
 800046e:	0023      	movs	r3, r4
 8000470:	40f3      	lsrs	r3, r6
 8000472:	4644      	mov	r4, r8
 8000474:	4313      	orrs	r3, r2
 8000476:	002a      	movs	r2, r5
 8000478:	40e2      	lsrs	r2, r4
 800047a:	001c      	movs	r4, r3
 800047c:	465b      	mov	r3, fp
 800047e:	0015      	movs	r5, r2
 8000480:	2b00      	cmp	r3, #0
 8000482:	dad4      	bge.n	800042e <__udivmoddi4+0x12e>
 8000484:	4642      	mov	r2, r8
 8000486:	002f      	movs	r7, r5
 8000488:	2320      	movs	r3, #32
 800048a:	0026      	movs	r6, r4
 800048c:	4097      	lsls	r7, r2
 800048e:	1a9b      	subs	r3, r3, r2
 8000490:	40de      	lsrs	r6, r3
 8000492:	003b      	movs	r3, r7
 8000494:	4333      	orrs	r3, r6
 8000496:	e7cd      	b.n	8000434 <__udivmoddi4+0x134>

08000498 <__clzdi2>:
 8000498:	b510      	push	{r4, lr}
 800049a:	2900      	cmp	r1, #0
 800049c:	d103      	bne.n	80004a6 <__clzdi2+0xe>
 800049e:	f000 f807 	bl	80004b0 <__clzsi2>
 80004a2:	3020      	adds	r0, #32
 80004a4:	e002      	b.n	80004ac <__clzdi2+0x14>
 80004a6:	0008      	movs	r0, r1
 80004a8:	f000 f802 	bl	80004b0 <__clzsi2>
 80004ac:	bd10      	pop	{r4, pc}
 80004ae:	46c0      	nop			@ (mov r8, r8)

080004b0 <__clzsi2>:
 80004b0:	211c      	movs	r1, #28
 80004b2:	2301      	movs	r3, #1
 80004b4:	041b      	lsls	r3, r3, #16
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d301      	bcc.n	80004be <__clzsi2+0xe>
 80004ba:	0c00      	lsrs	r0, r0, #16
 80004bc:	3910      	subs	r1, #16
 80004be:	0a1b      	lsrs	r3, r3, #8
 80004c0:	4298      	cmp	r0, r3
 80004c2:	d301      	bcc.n	80004c8 <__clzsi2+0x18>
 80004c4:	0a00      	lsrs	r0, r0, #8
 80004c6:	3908      	subs	r1, #8
 80004c8:	091b      	lsrs	r3, r3, #4
 80004ca:	4298      	cmp	r0, r3
 80004cc:	d301      	bcc.n	80004d2 <__clzsi2+0x22>
 80004ce:	0900      	lsrs	r0, r0, #4
 80004d0:	3904      	subs	r1, #4
 80004d2:	a202      	add	r2, pc, #8	@ (adr r2, 80004dc <__clzsi2+0x2c>)
 80004d4:	5c10      	ldrb	r0, [r2, r0]
 80004d6:	1840      	adds	r0, r0, r1
 80004d8:	4770      	bx	lr
 80004da:	46c0      	nop			@ (mov r8, r8)
 80004dc:	02020304 	.word	0x02020304
 80004e0:	01010101 	.word	0x01010101
	...

080004ec <parse_u8>:
    if(n<3) return false; if(!(s[0]=='0' && (s[1]=='x'||s[1]=='X'))) return false;
    for(size_t i=2;i<n;i++){ char c=s[i];
        if(!((c>='0'&&c<='9')||(c>='a'&&c<='f')||(c>='A'&&c<='F'))) return false; }
    return true; }

static bool parse_u8(const char* t, uint8_t* v){ if(!t||!v) return false;
 80004ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80004ee:	0004      	movs	r4, r0
 80004f0:	000d      	movs	r5, r1
 80004f2:	2800      	cmp	r0, #0
 80004f4:	d101      	bne.n	80004fa <parse_u8+0xe>
 80004f6:	2000      	movs	r0, #0
    char* e=NULL; unsigned long x=strtoul(t,&e,10); if(e==t||*e) return false;
    if(x>255UL) return false; *v=(uint8_t)x; return true; }
 80004f8:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    char* e=NULL; unsigned long x=strtoul(t,&e,10); if(e==t||*e) return false;
 80004fa:	2300      	movs	r3, #0
 80004fc:	220a      	movs	r2, #10
 80004fe:	a901      	add	r1, sp, #4
 8000500:	9301      	str	r3, [sp, #4]
 8000502:	f003 fd7b 	bl	8003ffc <strtoul>
 8000506:	9b01      	ldr	r3, [sp, #4]
 8000508:	42a3      	cmp	r3, r4
 800050a:	d0f4      	beq.n	80004f6 <parse_u8+0xa>
 800050c:	781b      	ldrb	r3, [r3, #0]
 800050e:	2b00      	cmp	r3, #0
 8000510:	d1f1      	bne.n	80004f6 <parse_u8+0xa>
    if(x>255UL) return false; *v=(uint8_t)x; return true; }
 8000512:	28ff      	cmp	r0, #255	@ 0xff
 8000514:	d8ef      	bhi.n	80004f6 <parse_u8+0xa>
 8000516:	7028      	strb	r0, [r5, #0]
 8000518:	2001      	movs	r0, #1
 800051a:	e7ed      	b.n	80004f8 <parse_u8+0xc>

0800051c <convert_reed_index_to_led_index>:
	if((reed_index / 8) % 2 == 0) {
 800051c:	08c3      	lsrs	r3, r0, #3
 800051e:	0702      	lsls	r2, r0, #28
 8000520:	d503      	bpl.n	800052a <convert_reed_index_to_led_index+0xe>
		return (16 * (uint8_t)(reed_index / 8)) + 7 - reed_index;
 8000522:	011b      	lsls	r3, r3, #4
 8000524:	1a1b      	subs	r3, r3, r0
 8000526:	3307      	adds	r3, #7
 8000528:	b2d8      	uxtb	r0, r3
}
 800052a:	4770      	bx	lr

0800052c <cb_sq_from_str>:
/** @brief Parse une chaîne de 2 caractères (ex: "E2") en index 0..63.
 *  @param s Chaîne "A1".."H8" (insensible à la casse pour la lettre).
 *  @param out_idx [out] Reçoit l'index 0..63 si succès.
 *  @return true si parsing réussi, false sinon.
 */
bool cb_sq_from_str(const char* s, uint8_t* out_idx){
 800052c:	b570      	push	{r4, r5, r6, lr}
 800052e:	0003      	movs	r3, r0
 8000530:	000c      	movs	r4, r1
    if(!s || !out_idx) return false;
 8000532:	2800      	cmp	r0, #0
 8000534:	d021      	beq.n	800057a <cb_sq_from_str+0x4e>
 8000536:	1e08      	subs	r0, r1, #0
 8000538:	d01f      	beq.n	800057a <cb_sq_from_str+0x4e>
    char c0 = s[0]; char c1 = s[1];
 800053a:	7819      	ldrb	r1, [r3, #0]
    if(!s || !out_idx) return false;
 800053c:	1e08      	subs	r0, r1, #0
    if(!c0 || !c1 || s[2]) return false; // exactly 2 chars like 'E2'
 800053e:	d01c      	beq.n	800057a <cb_sq_from_str+0x4e>
    char c0 = s[0]; char c1 = s[1];
 8000540:	785a      	ldrb	r2, [r3, #1]
    if(!s || !out_idx) return false;
 8000542:	1e10      	subs	r0, r2, #0
    if(!c0 || !c1 || s[2]) return false; // exactly 2 chars like 'E2'
 8000544:	d019      	beq.n	800057a <cb_sq_from_str+0x4e>
    if(!s || !out_idx) return false;
 8000546:	2000      	movs	r0, #0
    if(!c0 || !c1 || s[2]) return false; // exactly 2 chars like 'E2'
 8000548:	789d      	ldrb	r5, [r3, #2]
 800054a:	4285      	cmp	r5, r0
 800054c:	d115      	bne.n	800057a <cb_sq_from_str+0x4e>
    if(c0>='a'&&c0<='h') c0 = (char)(c0 - 'a' + 'A');
 800054e:	000b      	movs	r3, r1
 8000550:	3b61      	subs	r3, #97	@ 0x61
 8000552:	b2db      	uxtb	r3, r3
 8000554:	2b07      	cmp	r3, #7
 8000556:	d904      	bls.n	8000562 <cb_sq_from_str+0x36>
    if(!(c0>='A'&&c0<='H') || !(c1>='1'&&c1<='8')) return false;
 8000558:	3941      	subs	r1, #65	@ 0x41
 800055a:	b2cb      	uxtb	r3, r1
    if(!s || !out_idx) return false;
 800055c:	0028      	movs	r0, r5
    if(!(c0>='A'&&c0<='H') || !(c1>='1'&&c1<='8')) return false;
 800055e:	2b07      	cmp	r3, #7
 8000560:	d80b      	bhi.n	800057a <cb_sq_from_str+0x4e>
 8000562:	3a31      	subs	r2, #49	@ 0x31
 8000564:	b2d2      	uxtb	r2, r2
    if(!s || !out_idx) return false;
 8000566:	2000      	movs	r0, #0
    if(!(c0>='A'&&c0<='H') || !(c1>='1'&&c1<='8')) return false;
 8000568:	2a07      	cmp	r2, #7
 800056a:	d806      	bhi.n	800057a <cb_sq_from_str+0x4e>
 *  @param file Colonne 0..7 correspondant à A..H.
 *  @param rank Rang 0..7 correspondant à 1..8.
 *  @return Index linéaire 0..63.
 */
static inline uint8_t cb_coords_to_idx(uint8_t file/*0=A..7=H*/, uint8_t rank/*0=1..7=8*/){
    return (uint8_t)(rank*8u + file);
 800056c:	00d2      	lsls	r2, r2, #3
 800056e:	1898      	adds	r0, r3, r2
    uint8_t file = (uint8_t)(c0 - 'A');
    uint8_t rank = (uint8_t)(c1 - '1');
    *out_idx = cb_coords_to_idx(file, rank);
    *out_idx = convert_reed_index_to_led_index(*out_idx);
 8000570:	b2c0      	uxtb	r0, r0
 8000572:	f7ff ffd3 	bl	800051c <convert_reed_index_to_led_index>
 8000576:	7020      	strb	r0, [r4, #0]
    return true;
 8000578:	2001      	movs	r0, #1
}
 800057a:	bd70      	pop	{r4, r5, r6, pc}

0800057c <cb_parse_cmd>:

bool cb_parse_cmd(const char* line_in, cb_cmd_t* out){
 800057c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800057e:	0007      	movs	r7, r0
 8000580:	000c      	movs	r4, r1
 8000582:	b09d      	sub	sp, #116	@ 0x74
    if(!line_in || !out) return false;
 8000584:	2800      	cmp	r0, #0
 8000586:	d05d      	beq.n	8000644 <cb_parse_cmd+0xc8>
 8000588:	2900      	cmp	r1, #0
 800058a:	d05b      	beq.n	8000644 <cb_parse_cmd+0xc8>
    memset(out, 0, sizeof(*out));
 800058c:	1c48      	adds	r0, r1, #1
 800058e:	2297      	movs	r2, #151	@ 0x97
 8000590:	2100      	movs	r1, #0
 8000592:	f003 fe33 	bl	80041fc <memset>
    out->type = CB_CMD_UNKNOWN;
 8000596:	231f      	movs	r3, #31
 8000598:	7023      	strb	r3, [r4, #0]

    // Doit commencer par ':'
    if(line_in[0] != ':') return false;
 800059a:	783b      	ldrb	r3, [r7, #0]
 800059c:	2b3a      	cmp	r3, #58	@ 0x3a
 800059e:	d151      	bne.n	8000644 <cb_parse_cmd+0xc8>

    // Copie mutable
    size_t L = strnlen(line_in, CB_MAX_LINE);
 80005a0:	2120      	movs	r1, #32
 80005a2:	0038      	movs	r0, r7
 80005a4:	f003 fe54 	bl	8004250 <strnlen>
 80005a8:	0006      	movs	r6, r0
    if(L >= sizeof(out->_scratch)) L = sizeof(out->_scratch)-1;
 80005aa:	2821      	cmp	r0, #33	@ 0x21
 80005ac:	d900      	bls.n	80005b0 <cb_parse_cmd+0x34>
 80005ae:	2621      	movs	r6, #33	@ 0x21
    memcpy(out->_scratch, line_in, L);
 80005b0:	0025      	movs	r5, r4
 80005b2:	3570      	adds	r5, #112	@ 0x70
 80005b4:	0032      	movs	r2, r6
 80005b6:	0039      	movs	r1, r7
 80005b8:	0028      	movs	r0, r5
 80005ba:	f003 fe81 	bl	80042c0 <memcpy>
    out->_scratch[L] = '\0';
 80005be:	2300      	movs	r3, #0
    while(*p && isspace((unsigned char)*p)) p++;
 80005c0:	2208      	movs	r2, #8
    out->_scratch[L] = '\0';
 80005c2:	19a6      	adds	r6, r4, r6
 80005c4:	3670      	adds	r6, #112	@ 0x70
    while(*p && isspace((unsigned char)*p)) p++;
 80005c6:	48b9      	ldr	r0, [pc, #740]	@ (80008ac <cb_parse_cmd+0x330>)
    out->_scratch[L] = '\0';
 80005c8:	7033      	strb	r3, [r6, #0]
    while(*p && isspace((unsigned char)*p)) p++;
 80005ca:	782b      	ldrb	r3, [r5, #0]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d004      	beq.n	80005da <cb_parse_cmd+0x5e>
 80005d0:	5cc1      	ldrb	r1, [r0, r3]
 80005d2:	000b      	movs	r3, r1
 80005d4:	4013      	ands	r3, r2
 80005d6:	4211      	tst	r1, r2
 80005d8:	d116      	bne.n	8000608 <cb_parse_cmd+0x8c>
        while(*p && !isspace((unsigned char)*p)) p++;
 80005da:	2108      	movs	r1, #8
 80005dc:	4ab3      	ldr	r2, [pc, #716]	@ (80008ac <cb_parse_cmd+0x330>)
    while(*p && n<max_out){
 80005de:	7828      	ldrb	r0, [r5, #0]
 80005e0:	2800      	cmp	r0, #0
 80005e2:	d02d      	beq.n	8000640 <cb_parse_cmd+0xc4>
 80005e4:	2b18      	cmp	r3, #24
 80005e6:	d111      	bne.n	800060c <cb_parse_cmd+0x90>
 80005e8:	001e      	movs	r6, r3
    char* tok[CB_MAX_TOKENS];
    int nt = split_tokens_ro(out->_scratch, tok, CB_MAX_TOKENS);
    if(nt <= 0) return false;

    // tok[0] commence par ':'
    const char* T0 = tok[0] + 1;
 80005ea:	9d04      	ldr	r5, [sp, #16]

    // --- Groupe simple ---
    if(strcmp(T0,"PING")==0 && nt==1){ out->type=CB_CMD_PING; return true; }
 80005ec:	49b0      	ldr	r1, [pc, #704]	@ (80008b0 <cb_parse_cmd+0x334>)
    const char* T0 = tok[0] + 1;
 80005ee:	3501      	adds	r5, #1
    if(strcmp(T0,"PING")==0 && nt==1){ out->type=CB_CMD_PING; return true; }
 80005f0:	0028      	movs	r0, r5
 80005f2:	f7ff fd85 	bl	8000100 <strcmp>
 80005f6:	2800      	cmp	r0, #0
 80005f8:	d126      	bne.n	8000648 <cb_parse_cmd+0xcc>
 80005fa:	2e01      	cmp	r6, #1
 80005fc:	d124      	bne.n	8000648 <cb_parse_cmd+0xcc>
 80005fe:	7026      	strb	r6, [r4, #0]
 8000600:	2501      	movs	r5, #1
        out->u.cfg_set_kv.n_pairs = cnt;
        return cnt>0;
    }

    return false;
}
 8000602:	0028      	movs	r0, r5
 8000604:	b01d      	add	sp, #116	@ 0x74
 8000606:	bdf0      	pop	{r4, r5, r6, r7, pc}
    while(*p && isspace((unsigned char)*p)) p++;
 8000608:	3501      	adds	r5, #1
 800060a:	e7de      	b.n	80005ca <cb_parse_cmd+0x4e>
        out[n++] = p;
 800060c:	1c5e      	adds	r6, r3, #1
 800060e:	a804      	add	r0, sp, #16
 8000610:	009b      	lsls	r3, r3, #2
 8000612:	501d      	str	r5, [r3, r0]
        while(*p && !isspace((unsigned char)*p)) p++;
 8000614:	782b      	ldrb	r3, [r5, #0]
 8000616:	2b00      	cmp	r3, #0
 8000618:	d0e7      	beq.n	80005ea <cb_parse_cmd+0x6e>
 800061a:	5cd0      	ldrb	r0, [r2, r3]
 800061c:	1c6b      	adds	r3, r5, #1
 800061e:	4208      	tst	r0, r1
 8000620:	d00a      	beq.n	8000638 <cb_parse_cmd+0xbc>
        *p++ = '\0';
 8000622:	2000      	movs	r0, #0
 8000624:	7028      	strb	r0, [r5, #0]
 8000626:	001d      	movs	r5, r3
        while(*p && isspace((unsigned char)*p)) p++;
 8000628:	782b      	ldrb	r3, [r5, #0]
 800062a:	2b00      	cmp	r3, #0
 800062c:	d002      	beq.n	8000634 <cb_parse_cmd+0xb8>
 800062e:	5cd3      	ldrb	r3, [r2, r3]
 8000630:	420b      	tst	r3, r1
 8000632:	d103      	bne.n	800063c <cb_parse_cmd+0xc0>
        *p++ = '\0';
 8000634:	0033      	movs	r3, r6
 8000636:	e7d2      	b.n	80005de <cb_parse_cmd+0x62>
        while(*p && !isspace((unsigned char)*p)) p++;
 8000638:	001d      	movs	r5, r3
 800063a:	e7eb      	b.n	8000614 <cb_parse_cmd+0x98>
        while(*p && isspace((unsigned char)*p)) p++;
 800063c:	3501      	adds	r5, #1
 800063e:	e7f3      	b.n	8000628 <cb_parse_cmd+0xac>
 8000640:	1e1e      	subs	r6, r3, #0
    if(nt <= 0) return false;
 8000642:	d1d2      	bne.n	80005ea <cb_parse_cmd+0x6e>
            if(!parse_u8(tok[3],&r)||!parse_u8(tok[4],&g)||!parse_u8(tok[5],&b)) return false;
 8000644:	2500      	movs	r5, #0
 8000646:	e7dc      	b.n	8000602 <cb_parse_cmd+0x86>
    if(strcmp(T0,"VER?")==0 && nt==1){ out->type=CB_CMD_VER_Q; return true; }
 8000648:	0028      	movs	r0, r5
 800064a:	499a      	ldr	r1, [pc, #616]	@ (80008b4 <cb_parse_cmd+0x338>)
 800064c:	f7ff fd58 	bl	8000100 <strcmp>
 8000650:	2800      	cmp	r0, #0
 8000652:	d104      	bne.n	800065e <cb_parse_cmd+0xe2>
 8000654:	2e01      	cmp	r6, #1
 8000656:	d102      	bne.n	800065e <cb_parse_cmd+0xe2>
 8000658:	2302      	movs	r3, #2
 800065a:	7023      	strb	r3, [r4, #0]
 800065c:	e7d0      	b.n	8000600 <cb_parse_cmd+0x84>
    if(strcmp(T0,"TIME?")==0 && nt==1){ out->type=CB_CMD_TIME_Q; return true; }
 800065e:	0028      	movs	r0, r5
 8000660:	4995      	ldr	r1, [pc, #596]	@ (80008b8 <cb_parse_cmd+0x33c>)
 8000662:	f7ff fd4d 	bl	8000100 <strcmp>
 8000666:	2800      	cmp	r0, #0
 8000668:	d102      	bne.n	8000670 <cb_parse_cmd+0xf4>
 800066a:	2303      	movs	r3, #3
 800066c:	2e01      	cmp	r6, #1
 800066e:	d0f4      	beq.n	800065a <cb_parse_cmd+0xde>
    if(strcmp(T0,"RST")==0 && nt==1){ out->type=CB_CMD_RST; return true; }
 8000670:	0028      	movs	r0, r5
 8000672:	4992      	ldr	r1, [pc, #584]	@ (80008bc <cb_parse_cmd+0x340>)
 8000674:	f7ff fd44 	bl	8000100 <strcmp>
 8000678:	2800      	cmp	r0, #0
 800067a:	d102      	bne.n	8000682 <cb_parse_cmd+0x106>
 800067c:	2304      	movs	r3, #4
 800067e:	2e01      	cmp	r6, #1
 8000680:	d0eb      	beq.n	800065a <cb_parse_cmd+0xde>
    if(strcmp(T0,"SAVE")==0 && nt==1){ out->type=CB_CMD_SAVE; return true; }
 8000682:	0028      	movs	r0, r5
 8000684:	498e      	ldr	r1, [pc, #568]	@ (80008c0 <cb_parse_cmd+0x344>)
 8000686:	f7ff fd3b 	bl	8000100 <strcmp>
 800068a:	2800      	cmp	r0, #0
 800068c:	d102      	bne.n	8000694 <cb_parse_cmd+0x118>
 800068e:	2305      	movs	r3, #5
 8000690:	2e01      	cmp	r6, #1
 8000692:	d0e2      	beq.n	800065a <cb_parse_cmd+0xde>
    if(strcmp(T0,"STREAM")==0 && nt==2){
 8000694:	0028      	movs	r0, r5
 8000696:	498b      	ldr	r1, [pc, #556]	@ (80008c4 <cb_parse_cmd+0x348>)
 8000698:	f7ff fd32 	bl	8000100 <strcmp>
 800069c:	2800      	cmp	r0, #0
 800069e:	d116      	bne.n	80006ce <cb_parse_cmd+0x152>
 80006a0:	2e02      	cmp	r6, #2
 80006a2:	d114      	bne.n	80006ce <cb_parse_cmd+0x152>
        bool on=false; if(!parse_bool_onoff(tok[1], &on)) return false;
 80006a4:	9d05      	ldr	r5, [sp, #20]
    if(!t||!v) return false;
 80006a6:	2d00      	cmp	r5, #0
 80006a8:	d0cc      	beq.n	8000644 <cb_parse_cmd+0xc8>
    if(strcmp(t,"ON")==0){*v=true; return true;}
 80006aa:	0028      	movs	r0, r5
 80006ac:	4986      	ldr	r1, [pc, #536]	@ (80008c8 <cb_parse_cmd+0x34c>)
 80006ae:	f7ff fd27 	bl	8000100 <strcmp>
 80006b2:	2800      	cmp	r0, #0
 80006b4:	d009      	beq.n	80006ca <cb_parse_cmd+0x14e>
    if(strcmp(t,"OFF")==0){*v=false; return true;}
 80006b6:	0028      	movs	r0, r5
 80006b8:	4984      	ldr	r1, [pc, #528]	@ (80008cc <cb_parse_cmd+0x350>)
 80006ba:	f7ff fd21 	bl	8000100 <strcmp>
 80006be:	2800      	cmp	r0, #0
 80006c0:	d1c0      	bne.n	8000644 <cb_parse_cmd+0xc8>
        out->type = CB_CMD_STREAM; out->u.stream.on = on; return true;
 80006c2:	2306      	movs	r3, #6
 80006c4:	7220      	strb	r0, [r4, #8]
 80006c6:	7023      	strb	r3, [r4, #0]
 80006c8:	e79a      	b.n	8000600 <cb_parse_cmd+0x84>
    if(strcmp(t,"ON")==0){*v=true; return true;}
 80006ca:	2001      	movs	r0, #1
 80006cc:	e7f9      	b.n	80006c2 <cb_parse_cmd+0x146>
    if(strcmp(T0,"READ")==0 && nt>=2){
 80006ce:	0028      	movs	r0, r5
 80006d0:	497f      	ldr	r1, [pc, #508]	@ (80008d0 <cb_parse_cmd+0x354>)
 80006d2:	f7ff fd15 	bl	8000100 <strcmp>
 80006d6:	2800      	cmp	r0, #0
 80006d8:	d120      	bne.n	800071c <cb_parse_cmd+0x1a0>
 80006da:	2e01      	cmp	r6, #1
 80006dc:	d01e      	beq.n	800071c <cb_parse_cmd+0x1a0>
        if(strcmp(tok[1],"ALL")==0 && nt==2){ out->type=CB_CMD_READ_ALL; return true; }
 80006de:	9d05      	ldr	r5, [sp, #20]
 80006e0:	497c      	ldr	r1, [pc, #496]	@ (80008d4 <cb_parse_cmd+0x358>)
 80006e2:	0028      	movs	r0, r5
 80006e4:	f7ff fd0c 	bl	8000100 <strcmp>
 80006e8:	2800      	cmp	r0, #0
 80006ea:	d102      	bne.n	80006f2 <cb_parse_cmd+0x176>
 80006ec:	2307      	movs	r3, #7
 80006ee:	2e02      	cmp	r6, #2
 80006f0:	d0b3      	beq.n	800065a <cb_parse_cmd+0xde>
        if(strcmp(tok[1],"SQ")==0 && nt==3){
 80006f2:	0028      	movs	r0, r5
 80006f4:	4978      	ldr	r1, [pc, #480]	@ (80008d8 <cb_parse_cmd+0x35c>)
 80006f6:	f7ff fd03 	bl	8000100 <strcmp>
 80006fa:	2800      	cmp	r0, #0
 80006fc:	d1a2      	bne.n	8000644 <cb_parse_cmd+0xc8>
 80006fe:	2e03      	cmp	r6, #3
 8000700:	d1a0      	bne.n	8000644 <cb_parse_cmd+0xc8>
            uint8_t idx; if(!cb_sq_from_str(tok[2], &idx)) return false;
 8000702:	ae03      	add	r6, sp, #12
 8000704:	0031      	movs	r1, r6
 8000706:	9806      	ldr	r0, [sp, #24]
 8000708:	f7ff ff10 	bl	800052c <cb_sq_from_str>
            out->type=CB_CMD_READ_SQ; out->u.read_sq.idx=idx; return true;
 800070c:	2308      	movs	r3, #8
            uint8_t idx; if(!cb_sq_from_str(tok[2], &idx)) return false;
 800070e:	1e05      	subs	r5, r0, #0
 8000710:	d100      	bne.n	8000714 <cb_parse_cmd+0x198>
 8000712:	e776      	b.n	8000602 <cb_parse_cmd+0x86>
                out->type=CB_CMD_LED_OFF_SQ; out->u.led_off_sq.idx=idx; return true;
 8000714:	7023      	strb	r3, [r4, #0]
 8000716:	7833      	ldrb	r3, [r6, #0]
 8000718:	7223      	strb	r3, [r4, #8]
 800071a:	e772      	b.n	8000602 <cb_parse_cmd+0x86>
    if(strcmp(T0,"LED")==0 && nt>=2){
 800071c:	0028      	movs	r0, r5
 800071e:	496f      	ldr	r1, [pc, #444]	@ (80008dc <cb_parse_cmd+0x360>)
 8000720:	f7ff fcee 	bl	8000100 <strcmp>
 8000724:	2800      	cmp	r0, #0
 8000726:	d000      	beq.n	800072a <cb_parse_cmd+0x1ae>
 8000728:	e19f      	b.n	8000a6a <cb_parse_cmd+0x4ee>
 800072a:	2e01      	cmp	r6, #1
 800072c:	d100      	bne.n	8000730 <cb_parse_cmd+0x1b4>
 800072e:	e19c      	b.n	8000a6a <cb_parse_cmd+0x4ee>
        if(strcmp(tok[1],"SET")==0 && nt==6){
 8000730:	9d05      	ldr	r5, [sp, #20]
 8000732:	496b      	ldr	r1, [pc, #428]	@ (80008e0 <cb_parse_cmd+0x364>)
 8000734:	0028      	movs	r0, r5
 8000736:	f7ff fce3 	bl	8000100 <strcmp>
 800073a:	2800      	cmp	r0, #0
 800073c:	d12f      	bne.n	800079e <cb_parse_cmd+0x222>
 800073e:	2e06      	cmp	r6, #6
 8000740:	d12d      	bne.n	800079e <cb_parse_cmd+0x222>
            if(!cb_sq_from_str(tok[2], &idx)) return false;
 8000742:	ab02      	add	r3, sp, #8
 8000744:	1c5f      	adds	r7, r3, #1
 8000746:	0039      	movs	r1, r7
 8000748:	9806      	ldr	r0, [sp, #24]
 800074a:	f7ff feef 	bl	800052c <cb_sq_from_str>
 800074e:	2800      	cmp	r0, #0
 8000750:	d100      	bne.n	8000754 <cb_parse_cmd+0x1d8>
 8000752:	e777      	b.n	8000644 <cb_parse_cmd+0xc8>
            if(!parse_u8(tok[3], &r) || !parse_u8(tok[4], &g) || !parse_u8(tok[5], &b)) return false;
 8000754:	ab02      	add	r3, sp, #8
 8000756:	1c9e      	adds	r6, r3, #2
 8000758:	0031      	movs	r1, r6
 800075a:	9807      	ldr	r0, [sp, #28]
 800075c:	f7ff fec6 	bl	80004ec <parse_u8>
 8000760:	2800      	cmp	r0, #0
 8000762:	d100      	bne.n	8000766 <cb_parse_cmd+0x1ea>
 8000764:	e76e      	b.n	8000644 <cb_parse_cmd+0xc8>
 8000766:	ab02      	add	r3, sp, #8
 8000768:	9808      	ldr	r0, [sp, #32]
 800076a:	1cd9      	adds	r1, r3, #3
 800076c:	f7ff febe 	bl	80004ec <parse_u8>
 8000770:	2800      	cmp	r0, #0
 8000772:	d100      	bne.n	8000776 <cb_parse_cmd+0x1fa>
 8000774:	e766      	b.n	8000644 <cb_parse_cmd+0xc8>
 8000776:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000778:	a903      	add	r1, sp, #12
 800077a:	f7ff feb7 	bl	80004ec <parse_u8>
 800077e:	1e05      	subs	r5, r0, #0
 8000780:	d100      	bne.n	8000784 <cb_parse_cmd+0x208>
 8000782:	e75f      	b.n	8000644 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_SET; out->u.led_set.idx=idx; out->u.led_set.r=r; out->u.led_set.g=g; out->u.led_set.b=b; return true;
 8000784:	230b      	movs	r3, #11
 8000786:	7023      	strb	r3, [r4, #0]
 8000788:	783b      	ldrb	r3, [r7, #0]
 800078a:	7223      	strb	r3, [r4, #8]
 800078c:	7833      	ldrb	r3, [r6, #0]
 800078e:	7263      	strb	r3, [r4, #9]
 8000790:	ab02      	add	r3, sp, #8
 8000792:	78db      	ldrb	r3, [r3, #3]
 8000794:	72a3      	strb	r3, [r4, #10]
 8000796:	ab02      	add	r3, sp, #8
 8000798:	791b      	ldrb	r3, [r3, #4]
 800079a:	72e3      	strb	r3, [r4, #11]
 800079c:	e731      	b.n	8000602 <cb_parse_cmd+0x86>
        if(strcmp(tok[1],"OFF")==0){
 800079e:	0028      	movs	r0, r5
 80007a0:	494a      	ldr	r1, [pc, #296]	@ (80008cc <cb_parse_cmd+0x350>)
 80007a2:	f7ff fcad 	bl	8000100 <strcmp>
 80007a6:	2800      	cmp	r0, #0
 80007a8:	d115      	bne.n	80007d6 <cb_parse_cmd+0x25a>
            if(nt==3 && strcmp(tok[2],"ALL")==0){ out->type=CB_CMD_LED_OFF_ALL; return true; }
 80007aa:	2e03      	cmp	r6, #3
 80007ac:	d000      	beq.n	80007b0 <cb_parse_cmd+0x234>
 80007ae:	e749      	b.n	8000644 <cb_parse_cmd+0xc8>
 80007b0:	9d06      	ldr	r5, [sp, #24]
 80007b2:	4948      	ldr	r1, [pc, #288]	@ (80008d4 <cb_parse_cmd+0x358>)
 80007b4:	0028      	movs	r0, r5
 80007b6:	f7ff fca3 	bl	8000100 <strcmp>
 80007ba:	230d      	movs	r3, #13
 80007bc:	2800      	cmp	r0, #0
 80007be:	d100      	bne.n	80007c2 <cb_parse_cmd+0x246>
 80007c0:	e74b      	b.n	800065a <cb_parse_cmd+0xde>
                uint8_t idx; if(!cb_sq_from_str(tok[2], &idx)) return false;
 80007c2:	ae03      	add	r6, sp, #12
 80007c4:	0028      	movs	r0, r5
 80007c6:	0031      	movs	r1, r6
 80007c8:	f7ff feb0 	bl	800052c <cb_sq_from_str>
 80007cc:	1e05      	subs	r5, r0, #0
 80007ce:	d100      	bne.n	80007d2 <cb_parse_cmd+0x256>
 80007d0:	e717      	b.n	8000602 <cb_parse_cmd+0x86>
                out->type=CB_CMD_LED_OFF_SQ; out->u.led_off_sq.idx=idx; return true;
 80007d2:	230c      	movs	r3, #12
 80007d4:	e79e      	b.n	8000714 <cb_parse_cmd+0x198>
        if(strcmp(tok[1],"FILL")==0 && nt==5){
 80007d6:	0028      	movs	r0, r5
 80007d8:	4942      	ldr	r1, [pc, #264]	@ (80008e4 <cb_parse_cmd+0x368>)
 80007da:	f7ff fc91 	bl	8000100 <strcmp>
 80007de:	2800      	cmp	r0, #0
 80007e0:	d124      	bne.n	800082c <cb_parse_cmd+0x2b0>
 80007e2:	2e05      	cmp	r6, #5
 80007e4:	d122      	bne.n	800082c <cb_parse_cmd+0x2b0>
            uint8_t r,g,b; if(!parse_u8(tok[2],&r)||!parse_u8(tok[3],&g)||!parse_u8(tok[4],&b)) return false;
 80007e6:	ab02      	add	r3, sp, #8
 80007e8:	1c9f      	adds	r7, r3, #2
 80007ea:	0039      	movs	r1, r7
 80007ec:	9806      	ldr	r0, [sp, #24]
 80007ee:	f7ff fe7d 	bl	80004ec <parse_u8>
 80007f2:	2800      	cmp	r0, #0
 80007f4:	d100      	bne.n	80007f8 <cb_parse_cmd+0x27c>
 80007f6:	e725      	b.n	8000644 <cb_parse_cmd+0xc8>
 80007f8:	ab02      	add	r3, sp, #8
 80007fa:	1cde      	adds	r6, r3, #3
 80007fc:	0031      	movs	r1, r6
 80007fe:	9807      	ldr	r0, [sp, #28]
 8000800:	f7ff fe74 	bl	80004ec <parse_u8>
 8000804:	2800      	cmp	r0, #0
 8000806:	d100      	bne.n	800080a <cb_parse_cmd+0x28e>
 8000808:	e71c      	b.n	8000644 <cb_parse_cmd+0xc8>
 800080a:	9808      	ldr	r0, [sp, #32]
 800080c:	a903      	add	r1, sp, #12
 800080e:	f7ff fe6d 	bl	80004ec <parse_u8>
 8000812:	1e05      	subs	r5, r0, #0
 8000814:	d100      	bne.n	8000818 <cb_parse_cmd+0x29c>
 8000816:	e715      	b.n	8000644 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_FILL; out->u.led_fill.r=r; out->u.led_fill.g=g; out->u.led_fill.b=b; return true;
 8000818:	230e      	movs	r3, #14
 800081a:	7023      	strb	r3, [r4, #0]
 800081c:	783b      	ldrb	r3, [r7, #0]
 800081e:	7223      	strb	r3, [r4, #8]
 8000820:	7833      	ldrb	r3, [r6, #0]
 8000822:	7263      	strb	r3, [r4, #9]
 8000824:	ab02      	add	r3, sp, #8
 8000826:	791b      	ldrb	r3, [r3, #4]
 8000828:	72a3      	strb	r3, [r4, #10]
 800082a:	e6ea      	b.n	8000602 <cb_parse_cmd+0x86>
        if(strcmp(tok[1],"RECT")==0 && nt==8){
 800082c:	0028      	movs	r0, r5
 800082e:	492e      	ldr	r1, [pc, #184]	@ (80008e8 <cb_parse_cmd+0x36c>)
 8000830:	f7ff fc66 	bl	8000100 <strcmp>
 8000834:	2800      	cmp	r0, #0
 8000836:	d159      	bne.n	80008ec <cb_parse_cmd+0x370>
 8000838:	2e08      	cmp	r6, #8
 800083a:	d157      	bne.n	80008ec <cb_parse_cmd+0x370>
            if(!cb_sq_from_str(tok[2], &a) || !cb_sq_from_str(tok[3], &bi)) return false;
 800083c:	9806      	ldr	r0, [sp, #24]
 800083e:	a902      	add	r1, sp, #8
 8000840:	f7ff fe74 	bl	800052c <cb_sq_from_str>
 8000844:	2800      	cmp	r0, #0
 8000846:	d100      	bne.n	800084a <cb_parse_cmd+0x2ce>
 8000848:	e6fc      	b.n	8000644 <cb_parse_cmd+0xc8>
 800084a:	ab02      	add	r3, sp, #8
 800084c:	1c5f      	adds	r7, r3, #1
 800084e:	0039      	movs	r1, r7
 8000850:	9807      	ldr	r0, [sp, #28]
 8000852:	f7ff fe6b 	bl	800052c <cb_sq_from_str>
 8000856:	2800      	cmp	r0, #0
 8000858:	d100      	bne.n	800085c <cb_parse_cmd+0x2e0>
 800085a:	e6f3      	b.n	8000644 <cb_parse_cmd+0xc8>
            if(!parse_u8(tok[4],&r)||!parse_u8(tok[5],&g)||!parse_u8(tok[6],&bb)) return false;
 800085c:	ab02      	add	r3, sp, #8
 800085e:	1c9e      	adds	r6, r3, #2
 8000860:	0031      	movs	r1, r6
 8000862:	9808      	ldr	r0, [sp, #32]
 8000864:	f7ff fe42 	bl	80004ec <parse_u8>
 8000868:	2800      	cmp	r0, #0
 800086a:	d100      	bne.n	800086e <cb_parse_cmd+0x2f2>
 800086c:	e6ea      	b.n	8000644 <cb_parse_cmd+0xc8>
 800086e:	ab02      	add	r3, sp, #8
 8000870:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000872:	1cd9      	adds	r1, r3, #3
 8000874:	f7ff fe3a 	bl	80004ec <parse_u8>
 8000878:	2800      	cmp	r0, #0
 800087a:	d100      	bne.n	800087e <cb_parse_cmd+0x302>
 800087c:	e6e2      	b.n	8000644 <cb_parse_cmd+0xc8>
 800087e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8000880:	a903      	add	r1, sp, #12
 8000882:	f7ff fe33 	bl	80004ec <parse_u8>
 8000886:	1e05      	subs	r5, r0, #0
 8000888:	d100      	bne.n	800088c <cb_parse_cmd+0x310>
 800088a:	e6db      	b.n	8000644 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_RECT; out->u.led_rect.from_idx=a; out->u.led_rect.to_idx=bi; out->u.led_rect.r=r; out->u.led_rect.g=g; out->u.led_rect.b=bb; return true;
 800088c:	230f      	movs	r3, #15
 800088e:	7023      	strb	r3, [r4, #0]
 8000890:	ab02      	add	r3, sp, #8
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	7223      	strb	r3, [r4, #8]
 8000896:	783b      	ldrb	r3, [r7, #0]
 8000898:	7263      	strb	r3, [r4, #9]
 800089a:	7833      	ldrb	r3, [r6, #0]
 800089c:	72a3      	strb	r3, [r4, #10]
 800089e:	ab02      	add	r3, sp, #8
 80008a0:	78db      	ldrb	r3, [r3, #3]
 80008a2:	72e3      	strb	r3, [r4, #11]
 80008a4:	ab02      	add	r3, sp, #8
 80008a6:	791b      	ldrb	r3, [r3, #4]
 80008a8:	7323      	strb	r3, [r4, #12]
 80008aa:	e6aa      	b.n	8000602 <cb_parse_cmd+0x86>
 80008ac:	08004d05 	.word	0x08004d05
 80008b0:	08004b44 	.word	0x08004b44
 80008b4:	08004b49 	.word	0x08004b49
 80008b8:	08004b4e 	.word	0x08004b4e
 80008bc:	08004b54 	.word	0x08004b54
 80008c0:	08004b58 	.word	0x08004b58
 80008c4:	08004b5d 	.word	0x08004b5d
 80008c8:	08004b64 	.word	0x08004b64
 80008cc:	08004b67 	.word	0x08004b67
 80008d0:	08004b6b 	.word	0x08004b6b
 80008d4:	08004b70 	.word	0x08004b70
 80008d8:	08004b74 	.word	0x08004b74
 80008dc:	08004b77 	.word	0x08004b77
 80008e0:	08004b7b 	.word	0x08004b7b
 80008e4:	08004b7f 	.word	0x08004b7f
 80008e8:	08004b84 	.word	0x08004b84
        if(strcmp(tok[1],"BITBOARD")==0 && nt==4){
 80008ec:	0028      	movs	r0, r5
 80008ee:	49b2      	ldr	r1, [pc, #712]	@ (8000bb8 <cb_parse_cmd+0x63c>)
 80008f0:	f7ff fc06 	bl	8000100 <strcmp>
 80008f4:	2800      	cmp	r0, #0
 80008f6:	d138      	bne.n	800096a <cb_parse_cmd+0x3ee>
 80008f8:	2e04      	cmp	r6, #4
 80008fa:	d136      	bne.n	800096a <cb_parse_cmd+0x3ee>
            uint64_t bits; if(!parse_hex64(tok[2], &bits)) return false;
 80008fc:	9d06      	ldr	r5, [sp, #24]
    if(!t||!v||!is_hex64(t)) return false;
 80008fe:	2d00      	cmp	r5, #0
 8000900:	d100      	bne.n	8000904 <cb_parse_cmd+0x388>
 8000902:	e69f      	b.n	8000644 <cb_parse_cmd+0xc8>
static bool is_hex64(const char* s){ if(!s) return false; size_t n=strlen(s);
 8000904:	0028      	movs	r0, r5
 8000906:	f7ff fc05 	bl	8000114 <strlen>
    if(n<3) return false; if(!(s[0]=='0' && (s[1]=='x'||s[1]=='X'))) return false;
 800090a:	2802      	cmp	r0, #2
 800090c:	d800      	bhi.n	8000910 <cb_parse_cmd+0x394>
 800090e:	e699      	b.n	8000644 <cb_parse_cmd+0xc8>
 8000910:	782b      	ldrb	r3, [r5, #0]
 8000912:	2b30      	cmp	r3, #48	@ 0x30
 8000914:	d000      	beq.n	8000918 <cb_parse_cmd+0x39c>
 8000916:	e695      	b.n	8000644 <cb_parse_cmd+0xc8>
 8000918:	2120      	movs	r1, #32
 800091a:	786b      	ldrb	r3, [r5, #1]
 800091c:	438b      	bics	r3, r1
 800091e:	2b58      	cmp	r3, #88	@ 0x58
 8000920:	d000      	beq.n	8000924 <cb_parse_cmd+0x3a8>
 8000922:	e68f      	b.n	8000644 <cb_parse_cmd+0xc8>
 8000924:	1caa      	adds	r2, r5, #2
 8000926:	1828      	adds	r0, r5, r0
    for(size_t i=2;i<n;i++){ char c=s[i];
 8000928:	7813      	ldrb	r3, [r2, #0]
        if(!((c>='0'&&c<='9')||(c>='a'&&c<='f')||(c>='A'&&c<='F'))) return false; }
 800092a:	001e      	movs	r6, r3
 800092c:	3e30      	subs	r6, #48	@ 0x30
 800092e:	2e09      	cmp	r6, #9
 8000930:	d904      	bls.n	800093c <cb_parse_cmd+0x3c0>
 8000932:	438b      	bics	r3, r1
 8000934:	3b41      	subs	r3, #65	@ 0x41
 8000936:	2b05      	cmp	r3, #5
 8000938:	d900      	bls.n	800093c <cb_parse_cmd+0x3c0>
 800093a:	e683      	b.n	8000644 <cb_parse_cmd+0xc8>
    for(size_t i=2;i<n;i++){ char c=s[i];
 800093c:	3201      	adds	r2, #1
 800093e:	4290      	cmp	r0, r2
 8000940:	d1f2      	bne.n	8000928 <cb_parse_cmd+0x3ac>
    char* e=NULL; unsigned long long x=strtoull(t,&e,16); if(e==t||*e) return false;
 8000942:	2300      	movs	r3, #0
 8000944:	2210      	movs	r2, #16
 8000946:	0028      	movs	r0, r5
 8000948:	a903      	add	r1, sp, #12
 800094a:	9303      	str	r3, [sp, #12]
 800094c:	f003 fc02 	bl	8004154 <strtoull>
 8000950:	9b03      	ldr	r3, [sp, #12]
 8000952:	429d      	cmp	r5, r3
 8000954:	d100      	bne.n	8000958 <cb_parse_cmd+0x3dc>
 8000956:	e675      	b.n	8000644 <cb_parse_cmd+0xc8>
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d000      	beq.n	8000960 <cb_parse_cmd+0x3e4>
 800095e:	e671      	b.n	8000644 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_BITBOARD; out->u.led_bitboard.bits=bits; return true;
 8000960:	3310      	adds	r3, #16
 8000962:	7023      	strb	r3, [r4, #0]
 8000964:	60a0      	str	r0, [r4, #8]
 8000966:	60e1      	str	r1, [r4, #12]
 8000968:	e64a      	b.n	8000600 <cb_parse_cmd+0x84>
        if(strcmp(tok[1],"MOVES")==0 && nt>=5){
 800096a:	0028      	movs	r0, r5
 800096c:	4993      	ldr	r1, [pc, #588]	@ (8000bbc <cb_parse_cmd+0x640>)
 800096e:	f7ff fbc7 	bl	8000100 <strcmp>
 8000972:	1e07      	subs	r7, r0, #0
 8000974:	d13c      	bne.n	80009f0 <cb_parse_cmd+0x474>
 8000976:	2e04      	cmp	r6, #4
 8000978:	dd3a      	ble.n	80009f0 <cb_parse_cmd+0x474>
            uint8_t from; if(!cb_sq_from_str(tok[2], &from)) return false;
 800097a:	ab02      	add	r3, sp, #8
 800097c:	9806      	ldr	r0, [sp, #24]
 800097e:	1cd9      	adds	r1, r3, #3
 8000980:	f7ff fdd4 	bl	800052c <cb_sq_from_str>
 8000984:	2800      	cmp	r0, #0
 8000986:	d100      	bne.n	800098a <cb_parse_cmd+0x40e>
 8000988:	e65c      	b.n	8000644 <cb_parse_cmd+0xc8>
            int n; if(!parse_i(tok[3], &n) || n<0 || n>64) return false;
 800098a:	9d07      	ldr	r5, [sp, #28]
static bool parse_i(const char* t, int* v){ if(!t||!v) return false;
 800098c:	2d00      	cmp	r5, #0
 800098e:	d100      	bne.n	8000992 <cb_parse_cmd+0x416>
 8000990:	e658      	b.n	8000644 <cb_parse_cmd+0xc8>
    char* e=NULL; long x=strtol(t,&e,10); if(e==t||*e) return false; *v=(int)x; return true; }
 8000992:	9703      	str	r7, [sp, #12]
 8000994:	af03      	add	r7, sp, #12
 8000996:	220a      	movs	r2, #10
 8000998:	0039      	movs	r1, r7
 800099a:	0028      	movs	r0, r5
 800099c:	f003 faa0 	bl	8003ee0 <strtol>
 80009a0:	9b03      	ldr	r3, [sp, #12]
 80009a2:	429d      	cmp	r5, r3
 80009a4:	d100      	bne.n	80009a8 <cb_parse_cmd+0x42c>
 80009a6:	e64d      	b.n	8000644 <cb_parse_cmd+0xc8>
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d000      	beq.n	80009b0 <cb_parse_cmd+0x434>
 80009ae:	e649      	b.n	8000644 <cb_parse_cmd+0xc8>
            int n; if(!parse_i(tok[3], &n) || n<0 || n>64) return false;
 80009b0:	2840      	cmp	r0, #64	@ 0x40
 80009b2:	d900      	bls.n	80009b6 <cb_parse_cmd+0x43a>
 80009b4:	e646      	b.n	8000644 <cb_parse_cmd+0xc8>
            if(nt != 4 + n) return false;
 80009b6:	1d03      	adds	r3, r0, #4
 80009b8:	42b3      	cmp	r3, r6
 80009ba:	d000      	beq.n	80009be <cb_parse_cmd+0x442>
 80009bc:	e642      	b.n	8000644 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_MOVES; out->u.led_moves.from_idx=from; out->u.led_moves.n_to=(uint8_t)n;
 80009be:	2317      	movs	r3, #23
 80009c0:	7023      	strb	r3, [r4, #0]
 80009c2:	ab02      	add	r3, sp, #8
 80009c4:	78db      	ldrb	r3, [r3, #3]
 80009c6:	7260      	strb	r0, [r4, #9]
 80009c8:	7223      	strb	r3, [r4, #8]
            for(int i=0;i<n;i++){
 80009ca:	1823      	adds	r3, r4, r0
 80009cc:	ae04      	add	r6, sp, #16
 80009ce:	9300      	str	r3, [sp, #0]
                uint8_t idx; if(!cb_sq_from_str(tok[4+i], &idx)) return false;
 80009d0:	6930      	ldr	r0, [r6, #16]
 80009d2:	0039      	movs	r1, r7
 80009d4:	f7ff fdaa 	bl	800052c <cb_sq_from_str>
 80009d8:	3401      	adds	r4, #1
 80009da:	0005      	movs	r5, r0
 80009dc:	3604      	adds	r6, #4
 80009de:	2800      	cmp	r0, #0
 80009e0:	d100      	bne.n	80009e4 <cb_parse_cmd+0x468>
 80009e2:	e62f      	b.n	8000644 <cb_parse_cmd+0xc8>
                out->u.led_moves.to_list[i]=idx;
 80009e4:	783b      	ldrb	r3, [r7, #0]
 80009e6:	7263      	strb	r3, [r4, #9]
            for(int i=0;i<n;i++){
 80009e8:	9b00      	ldr	r3, [sp, #0]
 80009ea:	42a3      	cmp	r3, r4
 80009ec:	d1f0      	bne.n	80009d0 <cb_parse_cmd+0x454>
 80009ee:	e608      	b.n	8000602 <cb_parse_cmd+0x86>
        if(strcmp(tok[1],"OK")==0 && nt==4){
 80009f0:	0028      	movs	r0, r5
 80009f2:	4973      	ldr	r1, [pc, #460]	@ (8000bc0 <cb_parse_cmd+0x644>)
 80009f4:	f7ff fb84 	bl	8000100 <strcmp>
 80009f8:	2800      	cmp	r0, #0
 80009fa:	d119      	bne.n	8000a30 <cb_parse_cmd+0x4b4>
 80009fc:	2e04      	cmp	r6, #4
 80009fe:	d117      	bne.n	8000a30 <cb_parse_cmd+0x4b4>
            uint8_t a,b; if(!cb_sq_from_str(tok[2],&a)||!cb_sq_from_str(tok[3],&b)) return false;
 8000a00:	ab02      	add	r3, sp, #8
 8000a02:	1cdf      	adds	r7, r3, #3
 8000a04:	0039      	movs	r1, r7
 8000a06:	9806      	ldr	r0, [sp, #24]
 8000a08:	f7ff fd90 	bl	800052c <cb_sq_from_str>
 8000a0c:	2800      	cmp	r0, #0
 8000a0e:	d100      	bne.n	8000a12 <cb_parse_cmd+0x496>
 8000a10:	e618      	b.n	8000644 <cb_parse_cmd+0xc8>
 8000a12:	ae03      	add	r6, sp, #12
 8000a14:	0031      	movs	r1, r6
 8000a16:	9807      	ldr	r0, [sp, #28]
 8000a18:	f7ff fd88 	bl	800052c <cb_sq_from_str>
            out->type=CB_CMD_LED_OK; out->u.led_ok.from_idx=a; out->u.led_ok.to_idx=b; return true;
 8000a1c:	2318      	movs	r3, #24
            uint8_t a,b; if(!cb_sq_from_str(tok[2],&a)||!cb_sq_from_str(tok[3],&b)) return false;
 8000a1e:	1e05      	subs	r5, r0, #0
 8000a20:	d100      	bne.n	8000a24 <cb_parse_cmd+0x4a8>
 8000a22:	e60f      	b.n	8000644 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_FAIL; out->u.led_fail.from_idx=a; out->u.led_fail.to_idx=b; return true;
 8000a24:	7023      	strb	r3, [r4, #0]
 8000a26:	783b      	ldrb	r3, [r7, #0]
 8000a28:	7223      	strb	r3, [r4, #8]
 8000a2a:	7833      	ldrb	r3, [r6, #0]
 8000a2c:	7263      	strb	r3, [r4, #9]
 8000a2e:	e5e8      	b.n	8000602 <cb_parse_cmd+0x86>
        if(strcmp(tok[1],"FAIL")==0 && nt==4){
 8000a30:	0028      	movs	r0, r5
 8000a32:	4964      	ldr	r1, [pc, #400]	@ (8000bc4 <cb_parse_cmd+0x648>)
 8000a34:	f7ff fb64 	bl	8000100 <strcmp>
 8000a38:	2800      	cmp	r0, #0
 8000a3a:	d000      	beq.n	8000a3e <cb_parse_cmd+0x4c2>
 8000a3c:	e602      	b.n	8000644 <cb_parse_cmd+0xc8>
 8000a3e:	2e04      	cmp	r6, #4
 8000a40:	d000      	beq.n	8000a44 <cb_parse_cmd+0x4c8>
 8000a42:	e5ff      	b.n	8000644 <cb_parse_cmd+0xc8>
            uint8_t a,b; if(!cb_sq_from_str(tok[2],&a)||!cb_sq_from_str(tok[3],&b)) return false;
 8000a44:	ab02      	add	r3, sp, #8
 8000a46:	1cdf      	adds	r7, r3, #3
 8000a48:	0039      	movs	r1, r7
 8000a4a:	9806      	ldr	r0, [sp, #24]
 8000a4c:	f7ff fd6e 	bl	800052c <cb_sq_from_str>
 8000a50:	2800      	cmp	r0, #0
 8000a52:	d100      	bne.n	8000a56 <cb_parse_cmd+0x4da>
 8000a54:	e5f6      	b.n	8000644 <cb_parse_cmd+0xc8>
 8000a56:	ae03      	add	r6, sp, #12
 8000a58:	0031      	movs	r1, r6
 8000a5a:	9807      	ldr	r0, [sp, #28]
 8000a5c:	f7ff fd66 	bl	800052c <cb_sq_from_str>
 8000a60:	1e05      	subs	r5, r0, #0
 8000a62:	d100      	bne.n	8000a66 <cb_parse_cmd+0x4ea>
 8000a64:	e5ee      	b.n	8000644 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_FAIL; out->u.led_fail.from_idx=a; out->u.led_fail.to_idx=b; return true;
 8000a66:	2319      	movs	r3, #25
 8000a68:	e7dc      	b.n	8000a24 <cb_parse_cmd+0x4a8>
    if(strcmp(T0,"COLOR")==0 && nt>=2){
 8000a6a:	0028      	movs	r0, r5
 8000a6c:	4956      	ldr	r1, [pc, #344]	@ (8000bc8 <cb_parse_cmd+0x64c>)
 8000a6e:	f7ff fb47 	bl	8000100 <strcmp>
 8000a72:	2800      	cmp	r0, #0
 8000a74:	d153      	bne.n	8000b1e <cb_parse_cmd+0x5a2>
 8000a76:	2e01      	cmp	r6, #1
 8000a78:	d051      	beq.n	8000b1e <cb_parse_cmd+0x5a2>
        if(strcmp(tok[1],"SET")==0 && nt==6){
 8000a7a:	9d05      	ldr	r5, [sp, #20]
 8000a7c:	4953      	ldr	r1, [pc, #332]	@ (8000bcc <cb_parse_cmd+0x650>)
 8000a7e:	0028      	movs	r0, r5
 8000a80:	f7ff fb3e 	bl	8000100 <strcmp>
 8000a84:	2800      	cmp	r0, #0
 8000a86:	d12d      	bne.n	8000ae4 <cb_parse_cmd+0x568>
 8000a88:	2e06      	cmp	r6, #6
 8000a8a:	d12b      	bne.n	8000ae4 <cb_parse_cmd+0x568>
            if(!parse_u8(tok[3],&r)||!parse_u8(tok[4],&g)||!parse_u8(tok[5],&b)) return false;
 8000a8c:	ab02      	add	r3, sp, #8
 8000a8e:	1c9f      	adds	r7, r3, #2
 8000a90:	0039      	movs	r1, r7
 8000a92:	9807      	ldr	r0, [sp, #28]
 8000a94:	f7ff fd2a 	bl	80004ec <parse_u8>
 8000a98:	2800      	cmp	r0, #0
 8000a9a:	d100      	bne.n	8000a9e <cb_parse_cmd+0x522>
 8000a9c:	e5d2      	b.n	8000644 <cb_parse_cmd+0xc8>
 8000a9e:	ab02      	add	r3, sp, #8
 8000aa0:	1cde      	adds	r6, r3, #3
 8000aa2:	0031      	movs	r1, r6
 8000aa4:	9808      	ldr	r0, [sp, #32]
 8000aa6:	f7ff fd21 	bl	80004ec <parse_u8>
 8000aaa:	2800      	cmp	r0, #0
 8000aac:	d100      	bne.n	8000ab0 <cb_parse_cmd+0x534>
 8000aae:	e5c9      	b.n	8000644 <cb_parse_cmd+0xc8>
 8000ab0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000ab2:	a903      	add	r1, sp, #12
 8000ab4:	f7ff fd1a 	bl	80004ec <parse_u8>
 8000ab8:	1e05      	subs	r5, r0, #0
 8000aba:	d100      	bne.n	8000abe <cb_parse_cmd+0x542>
 8000abc:	e5c2      	b.n	8000644 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_COLOR_SET;
 8000abe:	2314      	movs	r3, #20
            strncpy(out->u.color_set.name, tok[2], CB_MAX_STR-1);
 8000ac0:	0020      	movs	r0, r4
            out->type=CB_CMD_COLOR_SET;
 8000ac2:	7023      	strb	r3, [r4, #0]
            strncpy(out->u.color_set.name, tok[2], CB_MAX_STR-1);
 8000ac4:	2219      	movs	r2, #25
 8000ac6:	9906      	ldr	r1, [sp, #24]
 8000ac8:	3008      	adds	r0, #8
 8000aca:	f003 fbad 	bl	8004228 <strncpy>
            out->u.color_set.r=r; out->u.color_set.g=g; out->u.color_set.b=b; return true;
 8000ace:	783a      	ldrb	r2, [r7, #0]
 8000ad0:	1ce3      	adds	r3, r4, #3
 8000ad2:	77da      	strb	r2, [r3, #31]
 8000ad4:	7832      	ldrb	r2, [r6, #0]
 8000ad6:	1d23      	adds	r3, r4, #4
 8000ad8:	77da      	strb	r2, [r3, #31]
 8000ada:	ab02      	add	r3, sp, #8
 8000adc:	791b      	ldrb	r3, [r3, #4]
 8000ade:	3405      	adds	r4, #5
 8000ae0:	77e3      	strb	r3, [r4, #31]
 8000ae2:	e58e      	b.n	8000602 <cb_parse_cmd+0x86>
        if(strcmp(tok[1],"GET")==0 && nt==3){
 8000ae4:	0028      	movs	r0, r5
 8000ae6:	493a      	ldr	r1, [pc, #232]	@ (8000bd0 <cb_parse_cmd+0x654>)
 8000ae8:	f7ff fb0a 	bl	8000100 <strcmp>
 8000aec:	2800      	cmp	r0, #0
 8000aee:	d10a      	bne.n	8000b06 <cb_parse_cmd+0x58a>
 8000af0:	2e03      	cmp	r6, #3
 8000af2:	d108      	bne.n	8000b06 <cb_parse_cmd+0x58a>
            out->type=CB_CMD_COLOR_GET;
 8000af4:	2315      	movs	r3, #21
            strncpy(out->u.color_get.name, tok[2], CB_MAX_STR-1);
 8000af6:	0020      	movs	r0, r4
 8000af8:	2219      	movs	r2, #25
 8000afa:	9906      	ldr	r1, [sp, #24]
            out->type=CB_CMD_COLOR_GET;
 8000afc:	7023      	strb	r3, [r4, #0]
            strncpy(out->u.color_get.name, tok[2], CB_MAX_STR-1);
 8000afe:	3008      	adds	r0, #8
        out->type=CB_CMD_CFG_GET; strncpy(out->u.cfg_get.key, tok[2], CB_MAX_STR-1); return true;
 8000b00:	f003 fb92 	bl	8004228 <strncpy>
 8000b04:	e57c      	b.n	8000600 <cb_parse_cmd+0x84>
        if(strcmp(tok[1],"?")==0 && nt==2){
 8000b06:	0028      	movs	r0, r5
 8000b08:	4932      	ldr	r1, [pc, #200]	@ (8000bd4 <cb_parse_cmd+0x658>)
 8000b0a:	f7ff faf9 	bl	8000100 <strcmp>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	d000      	beq.n	8000b14 <cb_parse_cmd+0x598>
 8000b12:	e597      	b.n	8000644 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_COLOR_LIST_Q; return true;
 8000b14:	2316      	movs	r3, #22
        if(strcmp(tok[1],"?")==0 && nt==2){
 8000b16:	2e02      	cmp	r6, #2
 8000b18:	d000      	beq.n	8000b1c <cb_parse_cmd+0x5a0>
 8000b1a:	e593      	b.n	8000644 <cb_parse_cmd+0xc8>
 8000b1c:	e59d      	b.n	800065a <cb_parse_cmd+0xde>
    if(strcmp(T0,"CFG?")==0 && nt==1){ out->type=CB_CMD_CFG_Q; return true; }
 8000b1e:	0028      	movs	r0, r5
 8000b20:	492d      	ldr	r1, [pc, #180]	@ (8000bd8 <cb_parse_cmd+0x65c>)
 8000b22:	f7ff faed 	bl	8000100 <strcmp>
 8000b26:	2800      	cmp	r0, #0
 8000b28:	d103      	bne.n	8000b32 <cb_parse_cmd+0x5b6>
 8000b2a:	231c      	movs	r3, #28
 8000b2c:	2e01      	cmp	r6, #1
 8000b2e:	d100      	bne.n	8000b32 <cb_parse_cmd+0x5b6>
 8000b30:	e593      	b.n	800065a <cb_parse_cmd+0xde>
    if(strcmp(T0,"CFG")==0 && nt>=3 && strcmp(tok[1],"GET")==0 && nt==3){
 8000b32:	0028      	movs	r0, r5
 8000b34:	4929      	ldr	r1, [pc, #164]	@ (8000bdc <cb_parse_cmd+0x660>)
 8000b36:	f7ff fae3 	bl	8000100 <strcmp>
 8000b3a:	2800      	cmp	r0, #0
 8000b3c:	d000      	beq.n	8000b40 <cb_parse_cmd+0x5c4>
 8000b3e:	e581      	b.n	8000644 <cb_parse_cmd+0xc8>
 8000b40:	2e02      	cmp	r6, #2
 8000b42:	dc00      	bgt.n	8000b46 <cb_parse_cmd+0x5ca>
 8000b44:	e57e      	b.n	8000644 <cb_parse_cmd+0xc8>
 8000b46:	9f05      	ldr	r7, [sp, #20]
 8000b48:	4921      	ldr	r1, [pc, #132]	@ (8000bd0 <cb_parse_cmd+0x654>)
 8000b4a:	0038      	movs	r0, r7
 8000b4c:	ad04      	add	r5, sp, #16
 8000b4e:	f7ff fad7 	bl	8000100 <strcmp>
 8000b52:	2800      	cmp	r0, #0
 8000b54:	d108      	bne.n	8000b68 <cb_parse_cmd+0x5ec>
 8000b56:	2e03      	cmp	r6, #3
 8000b58:	d106      	bne.n	8000b68 <cb_parse_cmd+0x5ec>
        out->type=CB_CMD_CFG_GET; strncpy(out->u.cfg_get.key, tok[2], CB_MAX_STR-1); return true;
 8000b5a:	231d      	movs	r3, #29
 8000b5c:	0020      	movs	r0, r4
 8000b5e:	2219      	movs	r2, #25
 8000b60:	68a9      	ldr	r1, [r5, #8]
 8000b62:	7023      	strb	r3, [r4, #0]
 8000b64:	3008      	adds	r0, #8
 8000b66:	e7cb      	b.n	8000b00 <cb_parse_cmd+0x584>
    if(strcmp(T0,"CFG")==0 && nt>=3 && strcmp(tok[1],"SET")==0){
 8000b68:	0038      	movs	r0, r7
 8000b6a:	4918      	ldr	r1, [pc, #96]	@ (8000bcc <cb_parse_cmd+0x650>)
 8000b6c:	f7ff fac8 	bl	8000100 <strcmp>
 8000b70:	1e07      	subs	r7, r0, #0
 8000b72:	d000      	beq.n	8000b76 <cb_parse_cmd+0x5fa>
 8000b74:	e566      	b.n	8000644 <cb_parse_cmd+0xc8>
        out->type=CB_CMD_CFG_SET_KV;
 8000b76:	231e      	movs	r3, #30
 8000b78:	7023      	strb	r3, [r4, #0]
        for(int i=2;i<nt && cnt<CB_MAX_TOKENS;i++){
 8000b7a:	3b1c      	subs	r3, #28
 8000b7c:	9300      	str	r3, [sp, #0]
            if(strchr(tok[i],'=')) out->u.cfg_set_kv.pairs[cnt++] = tok[i];
 8000b7e:	9b00      	ldr	r3, [sp, #0]
 8000b80:	213d      	movs	r1, #61	@ 0x3d
 8000b82:	009b      	lsls	r3, r3, #2
 8000b84:	58eb      	ldr	r3, [r5, r3]
 8000b86:	0018      	movs	r0, r3
 8000b88:	9301      	str	r3, [sp, #4]
 8000b8a:	f003 fb3f 	bl	800420c <strchr>
 8000b8e:	2800      	cmp	r0, #0
 8000b90:	d005      	beq.n	8000b9e <cb_parse_cmd+0x622>
 8000b92:	1cbb      	adds	r3, r7, #2
 8000b94:	9a01      	ldr	r2, [sp, #4]
 8000b96:	009b      	lsls	r3, r3, #2
 8000b98:	18e3      	adds	r3, r4, r3
 8000b9a:	605a      	str	r2, [r3, #4]
 8000b9c:	3701      	adds	r7, #1
        for(int i=2;i<nt && cnt<CB_MAX_TOKENS;i++){
 8000b9e:	9b00      	ldr	r3, [sp, #0]
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	9300      	str	r3, [sp, #0]
 8000ba4:	429e      	cmp	r6, r3
 8000ba6:	d001      	beq.n	8000bac <cb_parse_cmd+0x630>
 8000ba8:	2f18      	cmp	r7, #24
 8000baa:	d1e8      	bne.n	8000b7e <cb_parse_cmd+0x602>
        return cnt>0;
 8000bac:	17fd      	asrs	r5, r7, #31
 8000bae:	1bed      	subs	r5, r5, r7
        out->u.cfg_set_kv.n_pairs = cnt;
 8000bb0:	60a7      	str	r7, [r4, #8]
        return cnt>0;
 8000bb2:	0fed      	lsrs	r5, r5, #31
 8000bb4:	e525      	b.n	8000602 <cb_parse_cmd+0x86>
 8000bb6:	46c0      	nop			@ (mov r8, r8)
 8000bb8:	08004b89 	.word	0x08004b89
 8000bbc:	08004b92 	.word	0x08004b92
 8000bc0:	08004b98 	.word	0x08004b98
 8000bc4:	08004b9b 	.word	0x08004b9b
 8000bc8:	08004ba0 	.word	0x08004ba0
 8000bcc:	08004b7b 	.word	0x08004b7b
 8000bd0:	08004ba6 	.word	0x08004ba6
 8000bd4:	08004b52 	.word	0x08004b52
 8000bd8:	08004baa 	.word	0x08004baa
 8000bdc:	08004baf 	.word	0x08004baf

08000be0 <uart_fifo_init>:
#include "fifo.h"
#include <string.h>
#include "stm32g0xx_hal.h"

void uart_fifo_init(uart_fifo_t *f) {
    f->len = 0;
 8000be0:	2280      	movs	r2, #128	@ 0x80
 8000be2:	2300      	movs	r3, #0
 8000be4:	0092      	lsls	r2, r2, #2
 8000be6:	5283      	strh	r3, [r0, r2]
    f->overflow = 0;
 8000be8:	3204      	adds	r2, #4
 8000bea:	5083      	str	r3, [r0, r2]
}
 8000bec:	4770      	bx	lr

08000bee <uart_fifo_push_isr>:

int uart_fifo_push_isr(uart_fifo_t *f, uint8_t c) {
    // appelé depuis ISR : pas de désactivation d'interrupt ici
    uint16_t l = f->len;
 8000bee:	2280      	movs	r2, #128	@ 0x80
int uart_fifo_push_isr(uart_fifo_t *f, uint8_t c) {
 8000bf0:	b510      	push	{r4, lr}
    uint16_t l = f->len;
 8000bf2:	0092      	lsls	r2, r2, #2
 8000bf4:	5a84      	ldrh	r4, [r0, r2]
 8000bf6:	b2a3      	uxth	r3, r4
    if (l >= UART_FIFO_SIZE) {
 8000bf8:	4294      	cmp	r4, r2
 8000bfa:	d305      	bcc.n	8000c08 <uart_fifo_push_isr+0x1a>
        f->overflow++;
 8000bfc:	3204      	adds	r2, #4
 8000bfe:	5883      	ldr	r3, [r0, r2]
 8000c00:	3301      	adds	r3, #1
 8000c02:	5083      	str	r3, [r0, r2]
        return 0; // overflow, on jette l'octet
 8000c04:	2000      	movs	r0, #0
    }
    f->buf[l] = c;
    // écrire len en dernier pour éviter de laisser état incohérent
    f->len = l + 1;
    return 1;
}
 8000c06:	bd10      	pop	{r4, pc}
    f->buf[l] = c;
 8000c08:	54c1      	strb	r1, [r0, r3]
    f->len = l + 1;
 8000c0a:	3301      	adds	r3, #1
 8000c0c:	b29b      	uxth	r3, r3
 8000c0e:	5283      	strh	r3, [r0, r2]
    return 1;
 8000c10:	2001      	movs	r0, #1
 8000c12:	e7f8      	b.n	8000c06 <uart_fifo_push_isr+0x18>

08000c14 <uart_fifo_get_command>:

int uart_fifo_get_command(uart_fifo_t *f, char *out, size_t out_size) {
 8000c14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c16:	0005      	movs	r5, r0
 8000c18:	000f      	movs	r7, r1
 8000c1a:	b085      	sub	sp, #20
    if (out_size == 0) return 0;
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	d00c      	beq.n	8000c3a <uart_fifo_get_command+0x26>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c20:	b672      	cpsid	i

    // courte section critique pour éviter que l'ISR ne modifie len pendant la recherche/copie.
    __disable_irq();

    uint16_t len = f->len;
 8000c22:	2380      	movs	r3, #128	@ 0x80
 8000c24:	009b      	lsls	r3, r3, #2
 8000c26:	5ac3      	ldrh	r3, [r0, r3]
    uint16_t pos = 0xFFFF;
    // chercher '\n'
    for (uint16_t i = 0; i < len; ++i) {
        if (f->buf[i] == '\n') {
 8000c28:	1e41      	subs	r1, r0, #1
    uint16_t len = f->len;
 8000c2a:	b29b      	uxth	r3, r3
 8000c2c:	9302      	str	r3, [sp, #8]
    for (uint16_t i = 0; i < len; ++i) {
 8000c2e:	2300      	movs	r3, #0
 8000c30:	9802      	ldr	r0, [sp, #8]
 8000c32:	b29e      	uxth	r6, r3
 8000c34:	42b0      	cmp	r0, r6
 8000c36:	d804      	bhi.n	8000c42 <uart_fifo_get_command+0x2e>
  __ASM volatile ("cpsie i" : : : "memory");
 8000c38:	b662      	cpsie	i
    if (out_size == 0) return 0;
 8000c3a:	2400      	movs	r4, #0
    }
    f->len = remaining;

    __enable_irq();
    return ret;
}
 8000c3c:	0020      	movs	r0, r4
 8000c3e:	b005      	add	sp, #20
 8000c40:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (f->buf[i] == '\n') {
 8000c42:	1c58      	adds	r0, r3, #1
 8000c44:	9003      	str	r0, [sp, #12]
 8000c46:	5c08      	ldrb	r0, [r1, r0]
 8000c48:	280a      	cmp	r0, #10
 8000c4a:	d030      	beq.n	8000cae <uart_fifo_get_command+0x9a>
 8000c4c:	9b03      	ldr	r3, [sp, #12]
 8000c4e:	e7ef      	b.n	8000c30 <uart_fifo_get_command+0x1c>
    if (cmd_end > 0 && f->buf[cmd_end - 1] == '\r') {
 8000c50:	18eb      	adds	r3, r5, r3
 8000c52:	3b01      	subs	r3, #1
 8000c54:	781b      	ldrb	r3, [r3, #0]
    uint16_t cmd_end = pos; // index du '\n'
 8000c56:	0034      	movs	r4, r6
    if (cmd_end > 0 && f->buf[cmd_end - 1] == '\r') {
 8000c58:	2b0d      	cmp	r3, #13
 8000c5a:	d101      	bne.n	8000c60 <uart_fifo_get_command+0x4c>
        cmd_end -= 1;
 8000c5c:	1e74      	subs	r4, r6, #1
 8000c5e:	b2a4      	uxth	r4, r4
    if ((size_t)cmd_end < out_size) {
 8000c60:	9401      	str	r4, [sp, #4]
 8000c62:	4294      	cmp	r4, r2
 8000c64:	d218      	bcs.n	8000c98 <uart_fifo_get_command+0x84>
        memcpy(out, f->buf, cmd_end);
 8000c66:	9a01      	ldr	r2, [sp, #4]
 8000c68:	0029      	movs	r1, r5
 8000c6a:	0038      	movs	r0, r7
 8000c6c:	f003 fb28 	bl	80042c0 <memcpy>
        out[cmd_end] = '\0';
 8000c70:	2300      	movs	r3, #0
 8000c72:	9a01      	ldr	r2, [sp, #4]
 8000c74:	54bb      	strb	r3, [r7, r2]
    uint16_t remaining = len - (pos + 1);
 8000c76:	9b02      	ldr	r3, [sp, #8]
 8000c78:	3b01      	subs	r3, #1
 8000c7a:	1b9e      	subs	r6, r3, r6
 8000c7c:	b2b6      	uxth	r6, r6
    if (remaining > 0) {
 8000c7e:	2e00      	cmp	r6, #0
 8000c80:	d005      	beq.n	8000c8e <uart_fifo_get_command+0x7a>
        memmove(f->buf, f->buf + pos + 1, remaining);
 8000c82:	9b03      	ldr	r3, [sp, #12]
 8000c84:	0032      	movs	r2, r6
 8000c86:	0028      	movs	r0, r5
 8000c88:	18e9      	adds	r1, r5, r3
 8000c8a:	f003 faa5 	bl	80041d8 <memmove>
    f->len = remaining;
 8000c8e:	2380      	movs	r3, #128	@ 0x80
 8000c90:	009b      	lsls	r3, r3, #2
 8000c92:	52ee      	strh	r6, [r5, r3]
 8000c94:	b662      	cpsie	i
    return ret;
 8000c96:	e7d1      	b.n	8000c3c <uart_fifo_get_command+0x28>
        memcpy(out, f->buf, out_size - 1);
 8000c98:	1e54      	subs	r4, r2, #1
 8000c9a:	0022      	movs	r2, r4
 8000c9c:	0029      	movs	r1, r5
 8000c9e:	0038      	movs	r0, r7
 8000ca0:	f003 fb0e 	bl	80042c0 <memcpy>
        out[out_size - 1] = '\0';
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	553b      	strb	r3, [r7, r4]
        ret = -1;
 8000ca8:	2401      	movs	r4, #1
 8000caa:	4264      	negs	r4, r4
 8000cac:	e7e3      	b.n	8000c76 <uart_fifo_get_command+0x62>
    if (cmd_end > 0 && f->buf[cmd_end - 1] == '\r') {
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d1ce      	bne.n	8000c50 <uart_fifo_get_command+0x3c>
    uint16_t cmd_end = pos; // index du '\n'
 8000cb2:	0034      	movs	r4, r6
    if ((size_t)cmd_end < out_size) {
 8000cb4:	9601      	str	r6, [sp, #4]
 8000cb6:	e7d6      	b.n	8000c66 <uart_fifo_get_command+0x52>

08000cb8 <uart_write>:
void led_set(uint8_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t colors[][3]);

/* --- helpers UART --- */
static inline uint32_t t_ms(void){ return HAL_GetTick(); }
static void uart_write(const char *s)
{
 8000cb8:	b510      	push	{r4, lr}
 8000cba:	0004      	movs	r4, r0
    HAL_UART_Transmit(&huart2, (uint8_t*)s, (uint16_t)strlen(s), 100);
 8000cbc:	f7ff fa2a 	bl	8000114 <strlen>
 8000cc0:	2364      	movs	r3, #100	@ 0x64
 8000cc2:	b282      	uxth	r2, r0
 8000cc4:	0021      	movs	r1, r4
 8000cc6:	4802      	ldr	r0, [pc, #8]	@ (8000cd0 <uart_write+0x18>)
 8000cc8:	f002 feb1 	bl	8003a2e <HAL_UART_Transmit>
}
 8000ccc:	bd10      	pop	{r4, pc}
 8000cce:	46c0      	nop			@ (mov r8, r8)
 8000cd0:	20000284 	.word	0x20000284

08000cd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cd4:	b510      	push	{r4, lr}
 8000cd6:	b092      	sub	sp, #72	@ 0x48
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cd8:	2234      	movs	r2, #52	@ 0x34
 8000cda:	2100      	movs	r1, #0
 8000cdc:	a805      	add	r0, sp, #20
 8000cde:	f003 fa8d 	bl	80041fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ce2:	2210      	movs	r2, #16
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	a801      	add	r0, sp, #4
 8000ce8:	f003 fa88 	bl	80041fc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000cec:	2080      	movs	r0, #128	@ 0x80
 8000cee:	0080      	lsls	r0, r0, #2
 8000cf0:	f000 ff40 	bl	8001b74 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cf4:	2380      	movs	r3, #128	@ 0x80
 8000cf6:	005b      	lsls	r3, r3, #1
 8000cf8:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000cfe:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000d00:	3308      	adds	r3, #8
 8000d02:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d04:	2380      	movs	r3, #128	@ 0x80
 8000d06:	029b      	lsls	r3, r3, #10
 8000d08:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000d0a:	23c0      	movs	r3, #192	@ 0xc0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d0c:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d0e:	2240      	movs	r2, #64	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000d10:	05db      	lsls	r3, r3, #23
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d12:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d14:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d16:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d18:	940c      	str	r4, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d1a:	940d      	str	r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000d1c:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d1e:	f000 ff55 	bl	8001bcc <HAL_RCC_OscConfig>
 8000d22:	2800      	cmp	r0, #0
 8000d24:	d001      	beq.n	8000d2a <SystemClock_Config+0x56>
  __ASM volatile ("cpsid i" : : : "memory");
 8000d26:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d28:	e7fe      	b.n	8000d28 <SystemClock_Config+0x54>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d2a:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d2c:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d2e:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d30:	2101      	movs	r1, #1
 8000d32:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d34:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d36:	9402      	str	r4, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d38:	f001 f9a8 	bl	800208c <HAL_RCC_ClockConfig>
 8000d3c:	2800      	cmp	r0, #0
 8000d3e:	d001      	beq.n	8000d44 <SystemClock_Config+0x70>
 8000d40:	b672      	cpsid	i
  while (1)
 8000d42:	e7fe      	b.n	8000d42 <SystemClock_Config+0x6e>
}
 8000d44:	b012      	add	sp, #72	@ 0x48
 8000d46:	bd10      	pop	{r4, pc}

08000d48 <HAL_TIM_PWM_Send_To_DMA>:
    ws2812_transfer_complete = 0;
 8000d48:	2100      	movs	r1, #0
{
 8000d4a:	b570      	push	{r4, r5, r6, lr}
    HAL_TIM_PWM_Start_DMA(&htim17, TIM_CHANNEL_1, (uint32_t*)pwm_data, LED_BUFFER_SIZE);
 8000d4c:	4c05      	ldr	r4, [pc, #20]	@ (8000d64 <HAL_TIM_PWM_Send_To_DMA+0x1c>)
    ws2812_transfer_complete = 0;
 8000d4e:	4d06      	ldr	r5, [pc, #24]	@ (8000d68 <HAL_TIM_PWM_Send_To_DMA+0x20>)
{
 8000d50:	0002      	movs	r2, r0
    HAL_TIM_PWM_Start_DMA(&htim17, TIM_CHANNEL_1, (uint32_t*)pwm_data, LED_BUFFER_SIZE);
 8000d52:	4b06      	ldr	r3, [pc, #24]	@ (8000d6c <HAL_TIM_PWM_Send_To_DMA+0x24>)
 8000d54:	0020      	movs	r0, r4
    ws2812_transfer_complete = 0;
 8000d56:	7029      	strb	r1, [r5, #0]
    HAL_TIM_PWM_Start_DMA(&htim17, TIM_CHANNEL_1, (uint32_t*)pwm_data, LED_BUFFER_SIZE);
 8000d58:	f001 ffa2 	bl	8002ca0 <HAL_TIM_PWM_Start_DMA>
    while(!ws2812_transfer_complete) {}
 8000d5c:	782b      	ldrb	r3, [r5, #0]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d0fc      	beq.n	8000d5c <HAL_TIM_PWM_Send_To_DMA+0x14>
}
 8000d62:	bd70      	pop	{r4, r5, r6, pc}
 8000d64:	20000374 	.word	0x20000374
 8000d68:	20000414 	.word	0x20000414
 8000d6c:	00000632 	.word	0x00000632

08000d70 <main>:
{
 8000d70:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d72:	2702      	movs	r7, #2
{
 8000d74:	4cba      	ldr	r4, [pc, #744]	@ (8001060 <main+0x2f0>)
	uint16_t  pwm_data[LED_BUFFER_SIZE] = {0};
 8000d76:	2100      	movs	r1, #0
{
 8000d78:	44a5      	add	sp, r4
	uint16_t  pwm_data[LED_BUFFER_SIZE] = {0};
 8000d7a:	4aba      	ldr	r2, [pc, #744]	@ (8001064 <main+0x2f4>)
 8000d7c:	a889      	add	r0, sp, #548	@ 0x224
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7e:	ac32      	add	r4, sp, #200	@ 0xc8
	uint16_t  pwm_data[LED_BUFFER_SIZE] = {0};
 8000d80:	f003 fa3c 	bl	80041fc <memset>
	uint8_t colors[LED_NUMBER][3] = {0};
 8000d84:	22c0      	movs	r2, #192	@ 0xc0
 8000d86:	2100      	movs	r1, #0
 8000d88:	a859      	add	r0, sp, #356	@ 0x164
 8000d8a:	f003 fa37 	bl	80041fc <memset>
  HAL_Init();
 8000d8e:	f000 fb77 	bl	8001480 <HAL_Init>
  SystemClock_Config();
 8000d92:	f7ff ff9f 	bl	8000cd4 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d96:	2214      	movs	r2, #20
 8000d98:	2100      	movs	r1, #0
 8000d9a:	0020      	movs	r0, r4
 8000d9c:	f003 fa2e 	bl	80041fc <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000da0:	2204      	movs	r2, #4
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8000da2:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da4:	4eb0      	ldr	r6, [pc, #704]	@ (8001068 <main+0x2f8>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8000da6:	48b1      	ldr	r0, [pc, #708]	@ (800106c <main+0x2fc>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da8:	6b73      	ldr	r3, [r6, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8000daa:	0209      	lsls	r1, r1, #8
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dac:	433b      	orrs	r3, r7
 8000dae:	6373      	str	r3, [r6, #52]	@ 0x34
 8000db0:	6b73      	ldr	r3, [r6, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000db2:	2500      	movs	r5, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db4:	403b      	ands	r3, r7
 8000db6:	9303      	str	r3, [sp, #12]
 8000db8:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dba:	6b73      	ldr	r3, [r6, #52]	@ 0x34
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	6373      	str	r3, [r6, #52]	@ 0x34
 8000dc0:	6b73      	ldr	r3, [r6, #52]	@ 0x34
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	9304      	str	r3, [sp, #16]
 8000dc6:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc8:	6b73      	ldr	r3, [r6, #52]	@ 0x34
 8000dca:	3a03      	subs	r2, #3
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	6373      	str	r3, [r6, #52]	@ 0x34
 8000dd0:	6b73      	ldr	r3, [r6, #52]	@ 0x34
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8000dd6:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd8:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8000dda:	f000 fe1d 	bl	8001a18 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11
 8000dde:	20a0      	movs	r0, #160	@ 0xa0
 8000de0:	2200      	movs	r2, #0
 8000de2:	49a3      	ldr	r1, [pc, #652]	@ (8001070 <main+0x300>)
 8000de4:	05c0      	lsls	r0, r0, #23
 8000de6:	f000 fe17 	bl	8001a18 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000dea:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dec:	0021      	movs	r1, r4
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000dee:	9332      	str	r3, [sp, #200]	@ 0xc8
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df0:	48a0      	ldr	r0, [pc, #640]	@ (8001074 <main+0x304>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000df2:	6065      	str	r5, [r4, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	60a5      	str	r5, [r4, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df6:	f000 fd5d 	bl	80018b4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000dfa:	2380      	movs	r3, #128	@ 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dfc:	2201      	movs	r2, #1
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000dfe:	021b      	lsls	r3, r3, #8
 8000e00:	9332      	str	r3, [sp, #200]	@ 0xc8
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e02:	0021      	movs	r1, r4
 8000e04:	4899      	ldr	r0, [pc, #612]	@ (800106c <main+0x2fc>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e06:	6062      	str	r2, [r4, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e08:	60a5      	str	r5, [r4, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0a:	60e5      	str	r5, [r4, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e0c:	f000 fd52 	bl	80018b4 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e10:	2201      	movs	r2, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e12:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11
 8000e14:	4b96      	ldr	r3, [pc, #600]	@ (8001070 <main+0x300>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e16:	0021      	movs	r1, r4
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11
 8000e18:	9332      	str	r3, [sp, #200]	@ 0xc8
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1a:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e1c:	6062      	str	r2, [r4, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1e:	60a5      	str	r5, [r4, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e20:	60e5      	str	r5, [r4, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e22:	f000 fd47 	bl	80018b4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e26:	2201      	movs	r2, #1
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e28:	0021      	movs	r1, r4
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e2a:	9232      	str	r2, [sp, #200]	@ 0xc8
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e2c:	4891      	ldr	r0, [pc, #580]	@ (8001074 <main+0x304>)
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e2e:	60a7      	str	r7, [r4, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e30:	6065      	str	r5, [r4, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e32:	f000 fd3f 	bl	80018b4 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e36:	6bb3      	ldr	r3, [r6, #56]	@ 0x38
 8000e38:	3f01      	subs	r7, #1
 8000e3a:	433b      	orrs	r3, r7
 8000e3c:	63b3      	str	r3, [r6, #56]	@ 0x38
 8000e3e:	6bb3      	ldr	r3, [r6, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000e40:	0029      	movs	r1, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e42:	403b      	ands	r3, r7
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000e44:	002a      	movs	r2, r5
 8000e46:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e48:	9302      	str	r3, [sp, #8]
 8000e4a:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000e4c:	f000 fb3e 	bl	80014cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000e50:	2009      	movs	r0, #9
 8000e52:	f000 fb65 	bl	8001520 <HAL_NVIC_EnableIRQ>
  hi2c1.Instance = I2C1;
 8000e56:	4e88      	ldr	r6, [pc, #544]	@ (8001078 <main+0x308>)
 8000e58:	4b88      	ldr	r3, [pc, #544]	@ (800107c <main+0x30c>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e5a:	0030      	movs	r0, r6
  hi2c1.Instance = I2C1;
 8000e5c:	6033      	str	r3, [r6, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 8000e5e:	4b88      	ldr	r3, [pc, #544]	@ (8001080 <main+0x310>)
  hi2c1.Init.OwnAddress1 = 0;
 8000e60:	60b5      	str	r5, [r6, #8]
  hi2c1.Init.Timing = 0x00B07CB4;
 8000e62:	6073      	str	r3, [r6, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e64:	60f7      	str	r7, [r6, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e66:	6135      	str	r5, [r6, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e68:	6175      	str	r5, [r6, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e6a:	61b5      	str	r5, [r6, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e6c:	61f5      	str	r5, [r6, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e6e:	6235      	str	r5, [r6, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e70:	f000 fdd8 	bl	8001a24 <HAL_I2C_Init>
 8000e74:	0001      	movs	r1, r0
 8000e76:	42a8      	cmp	r0, r5
 8000e78:	d001      	beq.n	8000e7e <main+0x10e>
 8000e7a:	b672      	cpsid	i
  while (1)
 8000e7c:	e7fe      	b.n	8000e7c <main+0x10c>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e7e:	0030      	movs	r0, r6
 8000e80:	f000 fe2e 	bl	8001ae0 <HAL_I2CEx_ConfigAnalogFilter>
 8000e84:	1e01      	subs	r1, r0, #0
 8000e86:	d001      	beq.n	8000e8c <main+0x11c>
 8000e88:	b672      	cpsid	i
  while (1)
 8000e8a:	e7fe      	b.n	8000e8a <main+0x11a>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e8c:	0030      	movs	r0, r6
 8000e8e:	f000 fe4d 	bl	8001b2c <HAL_I2CEx_ConfigDigitalFilter>
 8000e92:	2800      	cmp	r0, #0
 8000e94:	d001      	beq.n	8000e9a <main+0x12a>
 8000e96:	b672      	cpsid	i
  while (1)
 8000e98:	e7fe      	b.n	8000e98 <main+0x128>
  huart2.Instance = USART2;
 8000e9a:	4d7a      	ldr	r5, [pc, #488]	@ (8001084 <main+0x314>)
 8000e9c:	4b7a      	ldr	r3, [pc, #488]	@ (8001088 <main+0x318>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e9e:	60a8      	str	r0, [r5, #8]
  huart2.Instance = USART2;
 8000ea0:	602b      	str	r3, [r5, #0]
  huart2.Init.BaudRate = 115200;
 8000ea2:	23e1      	movs	r3, #225	@ 0xe1
 8000ea4:	025b      	lsls	r3, r3, #9
 8000ea6:	606b      	str	r3, [r5, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ea8:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000eaa:	60e8      	str	r0, [r5, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000eac:	6128      	str	r0, [r5, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eae:	61a8      	str	r0, [r5, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000eb0:	61e8      	str	r0, [r5, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000eb2:	6228      	str	r0, [r5, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000eb4:	6268      	str	r0, [r5, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000eb6:	62a8      	str	r0, [r5, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000eb8:	0028      	movs	r0, r5
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000eba:	616b      	str	r3, [r5, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ebc:	f002 fe86 	bl	8003bcc <HAL_UART_Init>
 8000ec0:	1e07      	subs	r7, r0, #0
 8000ec2:	d001      	beq.n	8000ec8 <main+0x158>
 8000ec4:	b672      	cpsid	i
  while (1)
 8000ec6:	e7fe      	b.n	8000ec6 <main+0x156>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ec8:	0001      	movs	r1, r0
 8000eca:	221c      	movs	r2, #28
 8000ecc:	a812      	add	r0, sp, #72	@ 0x48
 8000ece:	f003 f995 	bl	80041fc <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ed2:	2234      	movs	r2, #52	@ 0x34
 8000ed4:	0039      	movs	r1, r7
 8000ed6:	0020      	movs	r0, r4
 8000ed8:	f003 f990 	bl	80041fc <memset>
  htim17.Instance = TIM17;
 8000edc:	4e6b      	ldr	r6, [pc, #428]	@ (800108c <main+0x31c>)
 8000ede:	4b6c      	ldr	r3, [pc, #432]	@ (8001090 <main+0x320>)
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000ee0:	0030      	movs	r0, r6
  htim17.Instance = TIM17;
 8000ee2:	6033      	str	r3, [r6, #0]
  htim17.Init.Period = 39;
 8000ee4:	2327      	movs	r3, #39	@ 0x27
  htim17.Init.Prescaler = 0;
 8000ee6:	6077      	str	r7, [r6, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ee8:	60b7      	str	r7, [r6, #8]
  htim17.Init.Period = 39;
 8000eea:	60f3      	str	r3, [r6, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eec:	6137      	str	r7, [r6, #16]
  htim17.Init.RepetitionCounter = 0;
 8000eee:	6177      	str	r7, [r6, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ef0:	61b7      	str	r7, [r6, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000ef2:	f001 fcbd 	bl	8002870 <HAL_TIM_Base_Init>
 8000ef6:	2800      	cmp	r0, #0
 8000ef8:	d001      	beq.n	8000efe <main+0x18e>
 8000efa:	b672      	cpsid	i
  while (1)
 8000efc:	e7fe      	b.n	8000efc <main+0x18c>
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8000efe:	0030      	movs	r0, r6
 8000f00:	f001 fce0 	bl	80028c4 <HAL_TIM_PWM_Init>
 8000f04:	1e02      	subs	r2, r0, #0
 8000f06:	d001      	beq.n	8000f0c <main+0x19c>
 8000f08:	b672      	cpsid	i
  while (1)
 8000f0a:	e7fe      	b.n	8000f0a <main+0x19a>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f0c:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.Pulse = 0;
 8000f0e:	9013      	str	r0, [sp, #76]	@ 0x4c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f10:	9014      	str	r0, [sp, #80]	@ 0x50
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000f12:	9015      	str	r0, [sp, #84]	@ 0x54
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f14:	9016      	str	r0, [sp, #88]	@ 0x58
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000f16:	9017      	str	r0, [sp, #92]	@ 0x5c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000f18:	9018      	str	r0, [sp, #96]	@ 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f1a:	a912      	add	r1, sp, #72	@ 0x48
 8000f1c:	0030      	movs	r0, r6
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f1e:	9312      	str	r3, [sp, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f20:	f001 fd36 	bl	8002990 <HAL_TIM_PWM_ConfigChannel>
 8000f24:	2800      	cmp	r0, #0
 8000f26:	d001      	beq.n	8000f2c <main+0x1bc>
 8000f28:	b672      	cpsid	i
  while (1)
 8000f2a:	e7fe      	b.n	8000f2a <main+0x1ba>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f2c:	2380      	movs	r3, #128	@ 0x80
 8000f2e:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000f30:	9032      	str	r0, [sp, #200]	@ 0xc8
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000f32:	0021      	movs	r1, r4
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000f34:	6060      	str	r0, [r4, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f36:	60a0      	str	r0, [r4, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000f38:	60e0      	str	r0, [r4, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f3a:	6120      	str	r0, [r4, #16]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000f3c:	61a0      	str	r0, [r4, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f3e:	6320      	str	r0, [r4, #48]	@ 0x30
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f40:	6163      	str	r3, [r4, #20]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000f42:	0030      	movs	r0, r6
 8000f44:	f001 ff2a 	bl	8002d9c <HAL_TIMEx_ConfigBreakDeadTime>
 8000f48:	2800      	cmp	r0, #0
 8000f4a:	d001      	beq.n	8000f50 <main+0x1e0>
 8000f4c:	b672      	cpsid	i
  while (1)
 8000f4e:	e7fe      	b.n	8000f4e <main+0x1de>
  HAL_TIM_MspPostInit(&htim17);
 8000f50:	0030      	movs	r0, r6
 8000f52:	f000 f9a5 	bl	80012a0 <HAL_TIM_MspPostInit>
  HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8000f56:	2201      	movs	r2, #1
 8000f58:	494e      	ldr	r1, [pc, #312]	@ (8001094 <main+0x324>)
 8000f5a:	0028      	movs	r0, r5
 8000f5c:	f002 ff04 	bl	8003d68 <HAL_UART_Receive_IT>
  uart_fifo_init(&uartFifo);
 8000f60:	484d      	ldr	r0, [pc, #308]	@ (8001098 <main+0x328>)
 8000f62:	f7ff fe3d 	bl	8000be0 <uart_fifo_init>
	colors[index][0] = r;
 8000f66:	2603      	movs	r6, #3
 *  @param idx  Index 0..63.
 *  @param file [out] Reçoit 0..7 (A..H).
 *  @param rank [out] Reçoit 0..7 (1..8).
 */
static inline void cb_idx_to_coords(uint8_t idx, uint8_t* file, uint8_t* rank){
    *file = (uint8_t)(idx % 8u);
 8000f68:	2707      	movs	r7, #7
  			int r = uart_fifo_get_command(&uartFifo, command, sizeof(command));
 8000f6a:	2280      	movs	r2, #128	@ 0x80
 8000f6c:	484a      	ldr	r0, [pc, #296]	@ (8001098 <main+0x328>)
 8000f6e:	a912      	add	r1, sp, #72	@ 0x48
 8000f70:	f7ff fe50 	bl	8000c14 <uart_fifo_get_command>
				if (r > 0) {
 8000f74:	2800      	cmp	r0, #0
 8000f76:	dd6d      	ble.n	8001054 <main+0x2e4>
					uart_write(command);
 8000f78:	a812      	add	r0, sp, #72	@ 0x48
					cb_parse_cmd(command, &cmd);
 8000f7a:	ad32      	add	r5, sp, #200	@ 0xc8
					uart_write(command);
 8000f7c:	f7ff fe9c 	bl	8000cb8 <uart_write>
					cb_parse_cmd(command, &cmd);
 8000f80:	0029      	movs	r1, r5
 8000f82:	a812      	add	r0, sp, #72	@ 0x48
 8000f84:	f7ff fafa 	bl	800057c <cb_parse_cmd>
					memset(command, 0, 64);
 8000f88:	2240      	movs	r2, #64	@ 0x40
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	a812      	add	r0, sp, #72	@ 0x48
 8000f8e:	f003 f935 	bl	80041fc <memset>
					switch(cmd.type) {
 8000f92:	7828      	ldrb	r0, [r5, #0]
 8000f94:	3801      	subs	r0, #1
 8000f96:	281c      	cmp	r0, #28
 8000f98:	d85a      	bhi.n	8001050 <main+0x2e0>
 8000f9a:	f7ff f8c3 	bl	8000124 <__gnu_thumb1_case_uqi>
 8000f9e:	130f      	.short	0x130f
 8000fa0:	36342b15 	.word	0x36342b15
 8000fa4:	59593a38 	.word	0x59593a38
 8000fa8:	59595949 	.word	0x59595949
 8000fac:	59595959 	.word	0x59595959
 8000fb0:	59595953 	.word	0x59595953
 8000fb4:	53535353 	.word	0x53535353
 8000fb8:	5553      	.short	0x5553
 8000fba:	57          	.byte	0x57
 8000fbb:	00          	.byte	0x00
						case CB_CMD_PING:      uart_write("OK PING\r\n"); break;
 8000fbc:	4837      	ldr	r0, [pc, #220]	@ (800109c <main+0x32c>)
						default: uart_write("ERR CMD\r\n"); break;
 8000fbe:	f7ff fe7b 	bl	8000cb8 <uart_write>
 8000fc2:	e00f      	b.n	8000fe4 <main+0x274>
						case CB_CMD_VER_Q:     uart_write("OK FW=FW1.0.0 HW=PCBv1\r\n"); break;
 8000fc4:	4836      	ldr	r0, [pc, #216]	@ (80010a0 <main+0x330>)
 8000fc6:	e7fa      	b.n	8000fbe <main+0x24e>
static inline uint32_t t_ms(void){ return HAL_GetTick(); }
 8000fc8:	f000 fa7a 	bl	80014c0 <HAL_GetTick>
						case CB_CMD_TIME_Q:   { char o[48]; int n=snprintf(o,sizeof o,"OK TIME %lu\r\n",(unsigned long)t_ms()); uart_write_n(o,(size_t)n); } break;
 8000fcc:	2130      	movs	r1, #48	@ 0x30
static inline uint32_t t_ms(void){ return HAL_GetTick(); }
 8000fce:	0003      	movs	r3, r0
						case CB_CMD_TIME_Q:   { char o[48]; int n=snprintf(o,sizeof o,"OK TIME %lu\r\n",(unsigned long)t_ms()); uart_write_n(o,(size_t)n); } break;
 8000fd0:	4a34      	ldr	r2, [pc, #208]	@ (80010a4 <main+0x334>)
																		char o[32]; int n=snprintf(o,sizeof o,"OK READ SQ %s 0\r\n",sq); uart_write_n(o,(size_t)n); } break;
 8000fd2:	a806      	add	r0, sp, #24
 8000fd4:	f003 f8ca 	bl	800416c <sniprintf>
static void uart_write_n(const char *s, size_t n){ HAL_UART_Transmit(&huart2,(uint8_t*)s,(uint16_t)n,100); }
 8000fd8:	2364      	movs	r3, #100	@ 0x64
 8000fda:	b282      	uxth	r2, r0
 8000fdc:	a906      	add	r1, sp, #24
 8000fde:	4829      	ldr	r0, [pc, #164]	@ (8001084 <main+0x314>)
 8000fe0:	f002 fd25 	bl	8003a2e <HAL_UART_Transmit>
					rgb_update_buffer(pwm_data, colors);
 8000fe4:	a889      	add	r0, sp, #548	@ 0x224
 8000fe6:	a959      	add	r1, sp, #356	@ 0x164
 8000fe8:	f000 f89c 	bl	8001124 <rgb_update_buffer>
					HAL_TIM_PWM_Send_To_DMA(pwm_data);
 8000fec:	a889      	add	r0, sp, #548	@ 0x224
 8000fee:	f7ff feab 	bl	8000d48 <HAL_TIM_PWM_Send_To_DMA>
 8000ff2:	e7ba      	b.n	8000f6a <main+0x1fa>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000ff4:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ff8:	4b2b      	ldr	r3, [pc, #172]	@ (80010a8 <main+0x338>)
 8000ffa:	4a2c      	ldr	r2, [pc, #176]	@ (80010ac <main+0x33c>)
 8000ffc:	60da      	str	r2, [r3, #12]
 8000ffe:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001002:	46c0      	nop			@ (mov r8, r8)
  for(;;)                                                           /* wait until reset */
 8001004:	e7fd      	b.n	8001002 <main+0x292>
						case CB_CMD_SAVE:      uart_write("OK SAVE\r\n"); break;
 8001006:	482a      	ldr	r0, [pc, #168]	@ (80010b0 <main+0x340>)
 8001008:	e7d9      	b.n	8000fbe <main+0x24e>
						case CB_CMD_STREAM:    /* cmd.u.stream.on */ uart_write("OK STREAM\r\n"); break;
 800100a:	482a      	ldr	r0, [pc, #168]	@ (80010b4 <main+0x344>)
 800100c:	e7d7      	b.n	8000fbe <main+0x24e>
						case CB_CMD_READ_ALL:  uart_write("OK READ ALL 0x0000000000000000\r\n"); break;
 800100e:	482a      	ldr	r0, [pc, #168]	@ (80010b8 <main+0x348>)
 8001010:	e7d5      	b.n	8000fbe <main+0x24e>
 *  @param idx Index 0..63.
 *  @param out Buffer de 3 chars min. (ex: "E2\0").
 */
static inline void cb_sq_to_str(uint8_t idx, char out[3]){
    uint8_t f,r; cb_idx_to_coords(idx,&f,&r);
    out[0] = (char)('A'+f); out[1]=(char)('1'+r); out[2]='\0';
 8001012:	4669      	mov	r1, sp
						case CB_CMD_READ_SQ:  { char sq[3]; cb_sq_to_str(cmd.u.read_sq.idx,sq);
 8001014:	7a23      	ldrb	r3, [r4, #8]
    *file = (uint8_t)(idx % 8u);
 8001016:	001a      	movs	r2, r3
    *rank = (uint8_t)(idx / 8u);
 8001018:	08db      	lsrs	r3, r3, #3
    out[0] = (char)('A'+f); out[1]=(char)('1'+r); out[2]='\0';
 800101a:	3331      	adds	r3, #49	@ 0x31
 800101c:	714b      	strb	r3, [r1, #5]
 800101e:	2300      	movs	r3, #0
    *file = (uint8_t)(idx % 8u);
 8001020:	403a      	ands	r2, r7
    out[0] = (char)('A'+f); out[1]=(char)('1'+r); out[2]='\0';
 8001022:	3241      	adds	r2, #65	@ 0x41
 8001024:	710a      	strb	r2, [r1, #4]
 8001026:	718b      	strb	r3, [r1, #6]
																		char o[32]; int n=snprintf(o,sizeof o,"OK READ SQ %s 0\r\n",sq); uart_write_n(o,(size_t)n); } break;
 8001028:	4a24      	ldr	r2, [pc, #144]	@ (80010bc <main+0x34c>)
 800102a:	2120      	movs	r1, #32
 800102c:	ab01      	add	r3, sp, #4
 800102e:	e7d0      	b.n	8000fd2 <main+0x262>
	colors[index][0] = r;
 8001030:	7a2b      	ldrb	r3, [r5, #8]
 8001032:	a859      	add	r0, sp, #356	@ 0x164
 8001034:	4373      	muls	r3, r6
						case CB_CMD_LED_SET:       led_set(cmd.u.led_set.idx, cmd.u.led_set.r, cmd.u.led_set.g, cmd.u.led_set.b, colors); uart_write("OK\r\n"); break;
 8001036:	7aa9      	ldrb	r1, [r5, #10]
	colors[index][0] = r;
 8001038:	18c3      	adds	r3, r0, r3
						case CB_CMD_LED_SET:       led_set(cmd.u.led_set.idx, cmd.u.led_set.r, cmd.u.led_set.g, cmd.u.led_set.b, colors); uart_write("OK\r\n"); break;
 800103a:	7aea      	ldrb	r2, [r5, #11]
	colors[index][0] = r;
 800103c:	7a68      	ldrb	r0, [r5, #9]
	colors[index][1] = g;
 800103e:	7059      	strb	r1, [r3, #1]
	colors[index][0] = r;
 8001040:	7018      	strb	r0, [r3, #0]
	colors[index][2] = b;
 8001042:	709a      	strb	r2, [r3, #2]
						case CB_CMD_LED_MAP_HEX:   /* cmd.u.led_map_hex.hex192 */ uart_write("OK\r\n"); break;
 8001044:	481e      	ldr	r0, [pc, #120]	@ (80010c0 <main+0x350>)
 8001046:	e7ba      	b.n	8000fbe <main+0x24e>
						case CB_CMD_CFG_Q:         uart_write("OK CFG\r\n"); break;
 8001048:	481e      	ldr	r0, [pc, #120]	@ (80010c4 <main+0x354>)
 800104a:	e7b8      	b.n	8000fbe <main+0x24e>
						case CB_CMD_CFG_GET:       uart_write("OK CFG VAL\r\n"); break;
 800104c:	481e      	ldr	r0, [pc, #120]	@ (80010c8 <main+0x358>)
 800104e:	e7b6      	b.n	8000fbe <main+0x24e>
						default: uart_write("ERR CMD\r\n"); break;
 8001050:	481e      	ldr	r0, [pc, #120]	@ (80010cc <main+0x35c>)
 8001052:	e7b4      	b.n	8000fbe <main+0x24e>
				} else if (r == -1) {
 8001054:	3001      	adds	r0, #1
 8001056:	d188      	bne.n	8000f6a <main+0x1fa>
						uart_write(command);
 8001058:	a812      	add	r0, sp, #72	@ 0x48
 800105a:	f7ff fe2d 	bl	8000cb8 <uart_write>
 800105e:	e784      	b.n	8000f6a <main+0x1fa>
 8001060:	fffff174 	.word	0xfffff174
 8001064:	00000c64 	.word	0x00000c64
 8001068:	40021000 	.word	0x40021000
 800106c:	50000800 	.word	0x50000800
 8001070:	00001870 	.word	0x00001870
 8001074:	50000400 	.word	0x50000400
 8001078:	200003c0 	.word	0x200003c0
 800107c:	40005400 	.word	0x40005400
 8001080:	00b07cb4 	.word	0x00b07cb4
 8001084:	20000284 	.word	0x20000284
 8001088:	40004400 	.word	0x40004400
 800108c:	20000374 	.word	0x20000374
 8001090:	40014800 	.word	0x40014800
 8001094:	20000280 	.word	0x20000280
 8001098:	20000078 	.word	0x20000078
 800109c:	08004bb3 	.word	0x08004bb3
 80010a0:	08004bbd 	.word	0x08004bbd
 80010a4:	08004bd6 	.word	0x08004bd6
 80010a8:	e000ed00 	.word	0xe000ed00
 80010ac:	05fa0004 	.word	0x05fa0004
 80010b0:	08004be4 	.word	0x08004be4
 80010b4:	08004bee 	.word	0x08004bee
 80010b8:	08004bfa 	.word	0x08004bfa
 80010bc:	08004c1b 	.word	0x08004c1b
 80010c0:	08004c2d 	.word	0x08004c2d
 80010c4:	08004c32 	.word	0x08004c32
 80010c8:	08004c3b 	.word	0x08004c3b
 80010cc:	08004c48 	.word	0x08004c48

080010d0 <HAL_TIM_PWM_PulseFinishedCallback>:
    if(htim->Instance == TIM17)
 80010d0:	4b05      	ldr	r3, [pc, #20]	@ (80010e8 <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 80010d2:	6802      	ldr	r2, [r0, #0]
{
 80010d4:	b510      	push	{r4, lr}
    if(htim->Instance == TIM17)
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d105      	bne.n	80010e6 <HAL_TIM_PWM_PulseFinishedCallback+0x16>
        HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_1);
 80010da:	2100      	movs	r1, #0
 80010dc:	f001 fe5a 	bl	8002d94 <HAL_TIM_PWM_Stop_DMA>
        ws2812_transfer_complete = 1;
 80010e0:	2201      	movs	r2, #1
 80010e2:	4b02      	ldr	r3, [pc, #8]	@ (80010ec <HAL_TIM_PWM_PulseFinishedCallback+0x1c>)
 80010e4:	701a      	strb	r2, [r3, #0]
}
 80010e6:	bd10      	pop	{r4, pc}
 80010e8:	40014800 	.word	0x40014800
 80010ec:	20000414 	.word	0x20000414

080010f0 <HAL_UART_RxCpltCallback>:
    if (huart->Instance == USART2)
 80010f0:	4b07      	ldr	r3, [pc, #28]	@ (8001110 <HAL_UART_RxCpltCallback+0x20>)
 80010f2:	6802      	ldr	r2, [r0, #0]
{
 80010f4:	b510      	push	{r4, lr}
    if (huart->Instance == USART2)
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d109      	bne.n	800110e <HAL_UART_RxCpltCallback+0x1e>
    		uart_fifo_push_isr(&uartFifo, rx_data);
 80010fa:	4c06      	ldr	r4, [pc, #24]	@ (8001114 <HAL_UART_RxCpltCallback+0x24>)
 80010fc:	4806      	ldr	r0, [pc, #24]	@ (8001118 <HAL_UART_RxCpltCallback+0x28>)
 80010fe:	7821      	ldrb	r1, [r4, #0]
 8001100:	f7ff fd75 	bl	8000bee <uart_fifo_push_isr>
        HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8001104:	2201      	movs	r2, #1
 8001106:	0021      	movs	r1, r4
 8001108:	4804      	ldr	r0, [pc, #16]	@ (800111c <HAL_UART_RxCpltCallback+0x2c>)
 800110a:	f002 fe2d 	bl	8003d68 <HAL_UART_Receive_IT>
}
 800110e:	bd10      	pop	{r4, pc}
 8001110:	40004400 	.word	0x40004400
 8001114:	20000280 	.word	0x20000280
 8001118:	20000078 	.word	0x20000078
 800111c:	20000284 	.word	0x20000284

08001120 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8001120:	b672      	cpsid	i
  while (1)
 8001122:	e7fe      	b.n	8001122 <Error_Handler+0x2>

08001124 <rgb_update_buffer>:

// -------------------------------------------------------------------
// Fill the buffer PWM depending on the table "colors"
// -------------------------------------------------------------------
void rgb_update_buffer(uint16_t *pwm_data, uint8_t colors[][3])
{
 8001124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        uint32_t color = ((uint32_t)colors[led][1] << 16) |  // R
        				 ((uint32_t)colors[led][0] << 8) |  // G
                         ((uint32_t)colors[led][2] << 0);  // R
        for(int i = 0; i < 24; i++)
        {
            if(color & (1 << (23-i)))
 8001126:	230d      	movs	r3, #13
{
 8001128:	2400      	movs	r4, #0
            if(color & (1 << (23-i)))
 800112a:	469c      	mov	ip, r3
        uint32_t color = ((uint32_t)colors[led][1] << 16) |  // R
 800112c:	2517      	movs	r5, #23
 800112e:	784b      	ldrb	r3, [r1, #1]
        				 ((uint32_t)colors[led][0] << 8) |  // G
 8001130:	780a      	ldrb	r2, [r1, #0]
        uint32_t color = ((uint32_t)colors[led][1] << 16) |  // R
 8001132:	041b      	lsls	r3, r3, #16
        				 ((uint32_t)colors[led][0] << 8) |  // G
 8001134:	0212      	lsls	r2, r2, #8
        uint32_t color = ((uint32_t)colors[led][1] << 16) |  // R
 8001136:	4313      	orrs	r3, r2
                         ((uint32_t)colors[led][2] << 0);  // R
 8001138:	788a      	ldrb	r2, [r1, #2]
        uint32_t color = ((uint32_t)colors[led][1] << 16) |  // R
 800113a:	4313      	orrs	r3, r2
        for(int i = 0; i < 24; i++)
 800113c:	0062      	lsls	r2, r4, #1
 800113e:	1882      	adds	r2, r0, r2
            if(color & (1 << (23-i)))
 8001140:	2601      	movs	r6, #1
 8001142:	40ae      	lsls	r6, r5
 8001144:	271a      	movs	r7, #26
 8001146:	4233      	tst	r3, r6
 8001148:	d100      	bne.n	800114c <rgb_update_buffer+0x28>
 800114a:	4667      	mov	r7, ip
            	pwm_data[led*24 + i] = HIGH_DUTY;
 800114c:	8017      	strh	r7, [r2, #0]
        for(int i = 0; i < 24; i++)
 800114e:	3202      	adds	r2, #2
 8001150:	3d01      	subs	r5, #1
 8001152:	d2f5      	bcs.n	8001140 <rgb_update_buffer+0x1c>
    for(int led = 0; led < LED_NUMBER; led++)
 8001154:	23c0      	movs	r3, #192	@ 0xc0
 8001156:	3418      	adds	r4, #24
 8001158:	3103      	adds	r1, #3
 800115a:	00db      	lsls	r3, r3, #3
 800115c:	429c      	cmp	r4, r3
 800115e:	d1e5      	bne.n	800112c <rgb_update_buffer+0x8>
    }

    // Ajoute les zéros pour le reset (>50µs)
    for(int i = 24*LED_NUMBER; i < LED_BUFFER_SIZE; i++)
    {
    	pwm_data[i] = 0;
 8001160:	23c0      	movs	r3, #192	@ 0xc0
 8001162:	011b      	lsls	r3, r3, #4
 8001164:	2264      	movs	r2, #100	@ 0x64
 8001166:	2100      	movs	r1, #0
 8001168:	18c0      	adds	r0, r0, r3
 800116a:	f003 f847 	bl	80041fc <memset>
    }
}
 800116e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001170 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001170:	2101      	movs	r1, #1
 8001172:	4b0a      	ldr	r3, [pc, #40]	@ (800119c <HAL_MspInit+0x2c>)
{
 8001174:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001176:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001178:	430a      	orrs	r2, r1
 800117a:	641a      	str	r2, [r3, #64]	@ 0x40
 800117c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800117e:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8001180:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001182:	9200      	str	r2, [sp, #0]
 8001184:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001186:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001188:	0549      	lsls	r1, r1, #21
 800118a:	430a      	orrs	r2, r1
 800118c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800118e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001190:	400b      	ands	r3, r1
 8001192:	9301      	str	r3, [sp, #4]
 8001194:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001196:	b002      	add	sp, #8
 8001198:	4770      	bx	lr
 800119a:	46c0      	nop			@ (mov r8, r8)
 800119c:	40021000 	.word	0x40021000

080011a0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011a0:	b510      	push	{r4, lr}
 80011a2:	0004      	movs	r4, r0
 80011a4:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a6:	2214      	movs	r2, #20
 80011a8:	2100      	movs	r1, #0
 80011aa:	a803      	add	r0, sp, #12
 80011ac:	f003 f826 	bl	80041fc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011b0:	2218      	movs	r2, #24
 80011b2:	2100      	movs	r1, #0
 80011b4:	a808      	add	r0, sp, #32
 80011b6:	f003 f821 	bl	80041fc <memset>
  if(hi2c->Instance==I2C1)
 80011ba:	4b17      	ldr	r3, [pc, #92]	@ (8001218 <HAL_I2C_MspInit+0x78>)
 80011bc:	6822      	ldr	r2, [r4, #0]
 80011be:	429a      	cmp	r2, r3
 80011c0:	d128      	bne.n	8001214 <HAL_I2C_MspInit+0x74>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80011c2:	2320      	movs	r3, #32
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011c4:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80011c6:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011c8:	f001 f81e 	bl	8002208 <HAL_RCCEx_PeriphCLKConfig>
 80011cc:	2800      	cmp	r0, #0
 80011ce:	d001      	beq.n	80011d4 <HAL_I2C_MspInit+0x34>
    {
      Error_Handler();
 80011d0:	f7ff ffa6 	bl	8001120 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011d4:	2202      	movs	r2, #2
 80011d6:	4c11      	ldr	r4, [pc, #68]	@ (800121c <HAL_I2C_MspInit+0x7c>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011d8:	4811      	ldr	r0, [pc, #68]	@ (8001220 <HAL_I2C_MspInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011da:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011dc:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011de:	4313      	orrs	r3, r2
 80011e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80011e2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80011e4:	4013      	ands	r3, r2
 80011e6:	9301      	str	r3, [sp, #4]
 80011e8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_6;
 80011ea:	2390      	movs	r3, #144	@ 0x90
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011f0:	2312      	movs	r3, #18
 80011f2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f8:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80011fa:	3306      	adds	r3, #6
 80011fc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011fe:	f000 fb59 	bl	80018b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001202:	2280      	movs	r2, #128	@ 0x80
 8001204:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001206:	0392      	lsls	r2, r2, #14
 8001208:	4313      	orrs	r3, r2
 800120a:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800120c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800120e:	4013      	ands	r3, r2
 8001210:	9302      	str	r3, [sp, #8]
 8001212:	9b02      	ldr	r3, [sp, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001214:	b00e      	add	sp, #56	@ 0x38
 8001216:	bd10      	pop	{r4, pc}
 8001218:	40005400 	.word	0x40005400
 800121c:	40021000 	.word	0x40021000
 8001220:	50000400 	.word	0x50000400

08001224 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001224:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(htim_base->Instance==TIM17)
 8001226:	4b1a      	ldr	r3, [pc, #104]	@ (8001290 <HAL_TIM_Base_MspInit+0x6c>)
 8001228:	6802      	ldr	r2, [r0, #0]
{
 800122a:	0005      	movs	r5, r0
  if(htim_base->Instance==TIM17)
 800122c:	429a      	cmp	r2, r3
 800122e:	d12e      	bne.n	800128e <HAL_TIM_Base_MspInit+0x6a>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001230:	2180      	movs	r1, #128	@ 0x80
 8001232:	4b18      	ldr	r3, [pc, #96]	@ (8001294 <HAL_TIM_Base_MspInit+0x70>)
 8001234:	02c9      	lsls	r1, r1, #11
 8001236:	6c1a      	ldr	r2, [r3, #64]	@ 0x40

    /* TIM17 DMA Init */
    /* TIM17_CH1 Init */
    hdma_tim17_ch1.Instance = DMA1_Channel1;
 8001238:	4c17      	ldr	r4, [pc, #92]	@ (8001298 <HAL_TIM_Base_MspInit+0x74>)
    __HAL_RCC_TIM17_CLK_ENABLE();
 800123a:	430a      	orrs	r2, r1
 800123c:	641a      	str	r2, [r3, #64]	@ 0x40
 800123e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
    hdma_tim17_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001240:	2280      	movs	r2, #128	@ 0x80
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001242:	400b      	ands	r3, r1
 8001244:	9301      	str	r3, [sp, #4]
 8001246:	9b01      	ldr	r3, [sp, #4]
    hdma_tim17_ch1.Instance = DMA1_Channel1;
 8001248:	4b14      	ldr	r3, [pc, #80]	@ (800129c <HAL_TIM_Base_MspInit+0x78>)
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800124a:	6122      	str	r2, [r4, #16]
    hdma_tim17_ch1.Instance = DMA1_Channel1;
 800124c:	6023      	str	r3, [r4, #0]
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
 800124e:	232f      	movs	r3, #47	@ 0x2f
 8001250:	6063      	str	r3, [r4, #4]
    hdma_tim17_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001252:	3b1f      	subs	r3, #31
 8001254:	60a3      	str	r3, [r4, #8]
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001256:	2300      	movs	r3, #0
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001258:	1892      	adds	r2, r2, r2
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800125a:	60e3      	str	r3, [r4, #12]
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800125c:	6162      	str	r2, [r4, #20]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_tim17_ch1.Init.Mode = DMA_NORMAL;
 800125e:	61e3      	str	r3, [r4, #28]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001260:	2280      	movs	r2, #128	@ 0x80
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001262:	2380      	movs	r3, #128	@ 0x80
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001264:	00d2      	lsls	r2, r2, #3
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001266:	015b      	lsls	r3, r3, #5
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 8001268:	0020      	movs	r0, r4
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800126a:	61a2      	str	r2, [r4, #24]
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800126c:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 800126e:	f000 f9b7 	bl	80015e0 <HAL_DMA_Init>
 8001272:	2800      	cmp	r0, #0
 8001274:	d001      	beq.n	800127a <HAL_TIM_Base_MspInit+0x56>
    {
      Error_Handler();
 8001276:	f7ff ff53 	bl	8001120 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);

    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 800127a:	2200      	movs	r2, #0
 800127c:	2016      	movs	r0, #22
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 800127e:	626c      	str	r4, [r5, #36]	@ 0x24
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8001280:	0011      	movs	r1, r2
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 8001282:	62a5      	str	r5, [r4, #40]	@ 0x28
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8001284:	f000 f922 	bl	80014cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8001288:	2016      	movs	r0, #22
 800128a:	f000 f949 	bl	8001520 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 800128e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8001290:	40014800 	.word	0x40014800
 8001294:	40021000 	.word	0x40021000
 8001298:	20000318 	.word	0x20000318
 800129c:	40020008 	.word	0x40020008

080012a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80012a0:	b510      	push	{r4, lr}
 80012a2:	0004      	movs	r4, r0
 80012a4:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a6:	2214      	movs	r2, #20
 80012a8:	2100      	movs	r1, #0
 80012aa:	a801      	add	r0, sp, #4
 80012ac:	f002 ffa6 	bl	80041fc <memset>
  if(htim->Instance==TIM17)
 80012b0:	4b0c      	ldr	r3, [pc, #48]	@ (80012e4 <HAL_TIM_MspPostInit+0x44>)
 80012b2:	6822      	ldr	r2, [r4, #0]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d113      	bne.n	80012e0 <HAL_TIM_MspPostInit+0x40>
  {
    /* USER CODE BEGIN TIM17_MspPostInit 0 */

    /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b8:	2101      	movs	r1, #1
 80012ba:	4b0b      	ldr	r3, [pc, #44]	@ (80012e8 <HAL_TIM_MspPostInit+0x48>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012bc:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c0:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c2:	430a      	orrs	r2, r1
 80012c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80012c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012c8:	400b      	ands	r3, r1
 80012ca:	9300      	str	r3, [sp, #0]
 80012cc:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80012ce:	2380      	movs	r3, #128	@ 0x80
 80012d0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d2:	3b7e      	subs	r3, #126	@ 0x7e
 80012d4:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d6:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
 80012d8:	3303      	adds	r3, #3
 80012da:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012dc:	f000 faea 	bl	80018b4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM17_MspPostInit 1 */

    /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 80012e0:	b006      	add	sp, #24
 80012e2:	bd10      	pop	{r4, pc}
 80012e4:	40014800 	.word	0x40014800
 80012e8:	40021000 	.word	0x40021000

080012ec <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012ec:	b510      	push	{r4, lr}
 80012ee:	0004      	movs	r4, r0
 80012f0:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f2:	2214      	movs	r2, #20
 80012f4:	2100      	movs	r1, #0
 80012f6:	a803      	add	r0, sp, #12
 80012f8:	f002 ff80 	bl	80041fc <memset>
  if(huart->Instance==USART2)
 80012fc:	4b14      	ldr	r3, [pc, #80]	@ (8001350 <HAL_UART_MspInit+0x64>)
 80012fe:	6822      	ldr	r2, [r4, #0]
 8001300:	429a      	cmp	r2, r3
 8001302:	d123      	bne.n	800134c <HAL_UART_MspInit+0x60>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001304:	2180      	movs	r1, #128	@ 0x80
 8001306:	4b13      	ldr	r3, [pc, #76]	@ (8001354 <HAL_UART_MspInit+0x68>)
 8001308:	0289      	lsls	r1, r1, #10
 800130a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800130c:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 800130e:	430a      	orrs	r2, r1
 8001310:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001312:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001314:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_ENABLE();
 8001316:	400a      	ands	r2, r1
 8001318:	9201      	str	r2, [sp, #4]
 800131a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800131c:	2201      	movs	r2, #1
 800131e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001320:	4311      	orrs	r1, r2
 8001322:	6359      	str	r1, [r3, #52]	@ 0x34
 8001324:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001326:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001328:	4013      	ands	r3, r2
 800132a:	9302      	str	r3, [sp, #8]
 800132c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800132e:	230c      	movs	r3, #12
 8001330:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001332:	3b0a      	subs	r3, #10
 8001334:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001336:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001338:	f000 fabc 	bl	80018b4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800133c:	2200      	movs	r2, #0
 800133e:	201c      	movs	r0, #28
 8001340:	0011      	movs	r1, r2
 8001342:	f000 f8c3 	bl	80014cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001346:	201c      	movs	r0, #28
 8001348:	f000 f8ea 	bl	8001520 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800134c:	b008      	add	sp, #32
 800134e:	bd10      	pop	{r4, pc}
 8001350:	40004400 	.word	0x40004400
 8001354:	40021000 	.word	0x40021000

08001358 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001358:	e7fe      	b.n	8001358 <NMI_Handler>

0800135a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800135a:	e7fe      	b.n	800135a <HardFault_Handler>

0800135c <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800135c:	4770      	bx	lr

0800135e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 800135e:	4770      	bx	lr

08001360 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001360:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001362:	f000 f8a1 	bl	80014a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001366:	bd10      	pop	{r4, pc}

08001368 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001368:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim17_ch1);
 800136a:	4802      	ldr	r0, [pc, #8]	@ (8001374 <DMA1_Channel1_IRQHandler+0xc>)
 800136c:	f000 fa4e 	bl	800180c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001370:	bd10      	pop	{r4, pc}
 8001372:	46c0      	nop			@ (mov r8, r8)
 8001374:	20000318 	.word	0x20000318

08001378 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8001378:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800137a:	4802      	ldr	r0, [pc, #8]	@ (8001384 <TIM17_IRQHandler+0xc>)
 800137c:	f001 f958 	bl	8002630 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8001380:	bd10      	pop	{r4, pc}
 8001382:	46c0      	nop			@ (mov r8, r8)
 8001384:	20000374 	.word	0x20000374

08001388 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001388:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800138a:	4802      	ldr	r0, [pc, #8]	@ (8001394 <USART2_IRQHandler+0xc>)
 800138c:	f001 fda8 	bl	8002ee0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001390:	bd10      	pop	{r4, pc}
 8001392:	46c0      	nop			@ (mov r8, r8)
 8001394:	20000284 	.word	0x20000284

08001398 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001398:	490b      	ldr	r1, [pc, #44]	@ (80013c8 <_sbrk+0x30>)
 800139a:	4a0c      	ldr	r2, [pc, #48]	@ (80013cc <_sbrk+0x34>)
{
 800139c:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800139e:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013a0:	490b      	ldr	r1, [pc, #44]	@ (80013d0 <_sbrk+0x38>)
{
 80013a2:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80013a4:	6808      	ldr	r0, [r1, #0]
 80013a6:	2800      	cmp	r0, #0
 80013a8:	d101      	bne.n	80013ae <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 80013aa:	480a      	ldr	r0, [pc, #40]	@ (80013d4 <_sbrk+0x3c>)
 80013ac:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ae:	6808      	ldr	r0, [r1, #0]
 80013b0:	18c3      	adds	r3, r0, r3
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d906      	bls.n	80013c4 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 80013b6:	f002 ff57 	bl	8004268 <__errno>
 80013ba:	230c      	movs	r3, #12
 80013bc:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80013be:	2001      	movs	r0, #1
 80013c0:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80013c2:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80013c4:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 80013c6:	e7fc      	b.n	80013c2 <_sbrk+0x2a>
 80013c8:	00000400 	.word	0x00000400
 80013cc:	20002000 	.word	0x20002000
 80013d0:	20000418 	.word	0x20000418
 80013d4:	20000568 	.word	0x20000568

080013d8 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013d8:	4770      	bx	lr
	...

080013dc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80013dc:	480d      	ldr	r0, [pc, #52]	@ (8001414 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80013de:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80013e0:	f7ff fffa 	bl	80013d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013e4:	480c      	ldr	r0, [pc, #48]	@ (8001418 <LoopForever+0x6>)
  ldr r1, =_edata
 80013e6:	490d      	ldr	r1, [pc, #52]	@ (800141c <LoopForever+0xa>)
  ldr r2, =_sidata
 80013e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001420 <LoopForever+0xe>)
  movs r3, #0
 80013ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013ec:	e002      	b.n	80013f4 <LoopCopyDataInit>

080013ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013f2:	3304      	adds	r3, #4

080013f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013f8:	d3f9      	bcc.n	80013ee <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001424 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013fc:	4c0a      	ldr	r4, [pc, #40]	@ (8001428 <LoopForever+0x16>)
  movs r3, #0
 80013fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001400:	e001      	b.n	8001406 <LoopFillZerobss>

08001402 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001402:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001404:	3204      	adds	r2, #4

08001406 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001406:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001408:	d3fb      	bcc.n	8001402 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800140a:	f002 ff33 	bl	8004274 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800140e:	f7ff fcaf 	bl	8000d70 <main>

08001412 <LoopForever>:

LoopForever:
  b LoopForever
 8001412:	e7fe      	b.n	8001412 <LoopForever>
  ldr   r0, =_estack
 8001414:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001418:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800141c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001420:	08004e18 	.word	0x08004e18
  ldr r2, =_sbss
 8001424:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001428:	20000568 	.word	0x20000568

0800142c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800142c:	e7fe      	b.n	800142c <ADC1_IRQHandler>
	...

08001430 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001430:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001432:	4b10      	ldr	r3, [pc, #64]	@ (8001474 <HAL_InitTick+0x44>)
{
 8001434:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 8001436:	7819      	ldrb	r1, [r3, #0]
 8001438:	2900      	cmp	r1, #0
 800143a:	d101      	bne.n	8001440 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 800143c:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 800143e:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001440:	20fa      	movs	r0, #250	@ 0xfa
 8001442:	0080      	lsls	r0, r0, #2
 8001444:	f7fe fe82 	bl	800014c <__udivsi3>
 8001448:	4c0b      	ldr	r4, [pc, #44]	@ (8001478 <HAL_InitTick+0x48>)
 800144a:	0001      	movs	r1, r0
 800144c:	6820      	ldr	r0, [r4, #0]
 800144e:	f7fe fe7d 	bl	800014c <__udivsi3>
 8001452:	f000 f871 	bl	8001538 <HAL_SYSTICK_Config>
 8001456:	1e04      	subs	r4, r0, #0
 8001458:	d1f0      	bne.n	800143c <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800145a:	2d03      	cmp	r5, #3
 800145c:	d8ee      	bhi.n	800143c <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800145e:	0002      	movs	r2, r0
 8001460:	2001      	movs	r0, #1
 8001462:	0029      	movs	r1, r5
 8001464:	4240      	negs	r0, r0
 8001466:	f000 f831 	bl	80014cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800146a:	4b04      	ldr	r3, [pc, #16]	@ (800147c <HAL_InitTick+0x4c>)
 800146c:	0020      	movs	r0, r4
 800146e:	601d      	str	r5, [r3, #0]
  return status;
 8001470:	e7e5      	b.n	800143e <HAL_InitTick+0xe>
 8001472:	46c0      	nop			@ (mov r8, r8)
 8001474:	20000004 	.word	0x20000004
 8001478:	20000000 	.word	0x20000000
 800147c:	20000008 	.word	0x20000008

08001480 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001480:	2380      	movs	r3, #128	@ 0x80
 8001482:	4a08      	ldr	r2, [pc, #32]	@ (80014a4 <HAL_Init+0x24>)
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	6811      	ldr	r1, [r2, #0]
{
 8001488:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800148a:	430b      	orrs	r3, r1
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800148c:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800148e:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001490:	f7ff ffce 	bl	8001430 <HAL_InitTick>
 8001494:	1e04      	subs	r4, r0, #0
 8001496:	d103      	bne.n	80014a0 <HAL_Init+0x20>
  HAL_MspInit();
 8001498:	f7ff fe6a 	bl	8001170 <HAL_MspInit>
}
 800149c:	0020      	movs	r0, r4
 800149e:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80014a0:	2401      	movs	r4, #1
 80014a2:	e7fb      	b.n	800149c <HAL_Init+0x1c>
 80014a4:	40022000 	.word	0x40022000

080014a8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80014a8:	4a03      	ldr	r2, [pc, #12]	@ (80014b8 <HAL_IncTick+0x10>)
 80014aa:	4b04      	ldr	r3, [pc, #16]	@ (80014bc <HAL_IncTick+0x14>)
 80014ac:	6811      	ldr	r1, [r2, #0]
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	185b      	adds	r3, r3, r1
 80014b2:	6013      	str	r3, [r2, #0]
}
 80014b4:	4770      	bx	lr
 80014b6:	46c0      	nop			@ (mov r8, r8)
 80014b8:	2000041c 	.word	0x2000041c
 80014bc:	20000004 	.word	0x20000004

080014c0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80014c0:	4b01      	ldr	r3, [pc, #4]	@ (80014c8 <HAL_GetTick+0x8>)
 80014c2:	6818      	ldr	r0, [r3, #0]
}
 80014c4:	4770      	bx	lr
 80014c6:	46c0      	nop			@ (mov r8, r8)
 80014c8:	2000041c 	.word	0x2000041c

080014cc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014cc:	b510      	push	{r4, lr}
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014ce:	24ff      	movs	r4, #255	@ 0xff
 80014d0:	2203      	movs	r2, #3
 80014d2:	000b      	movs	r3, r1
 80014d4:	0021      	movs	r1, r4
 80014d6:	4002      	ands	r2, r0
 80014d8:	00d2      	lsls	r2, r2, #3
 80014da:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014dc:	019b      	lsls	r3, r3, #6
 80014de:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014e0:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014e2:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 80014e4:	2800      	cmp	r0, #0
 80014e6:	db0a      	blt.n	80014fe <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014e8:	24c0      	movs	r4, #192	@ 0xc0
 80014ea:	4a0b      	ldr	r2, [pc, #44]	@ (8001518 <HAL_NVIC_SetPriority+0x4c>)
 80014ec:	0880      	lsrs	r0, r0, #2
 80014ee:	0080      	lsls	r0, r0, #2
 80014f0:	1880      	adds	r0, r0, r2
 80014f2:	00a4      	lsls	r4, r4, #2
 80014f4:	5902      	ldr	r2, [r0, r4]
 80014f6:	400a      	ands	r2, r1
 80014f8:	4313      	orrs	r3, r2
 80014fa:	5103      	str	r3, [r0, r4]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 80014fc:	bd10      	pop	{r4, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014fe:	220f      	movs	r2, #15
 8001500:	4010      	ands	r0, r2
 8001502:	3808      	subs	r0, #8
 8001504:	4a05      	ldr	r2, [pc, #20]	@ (800151c <HAL_NVIC_SetPriority+0x50>)
 8001506:	0880      	lsrs	r0, r0, #2
 8001508:	0080      	lsls	r0, r0, #2
 800150a:	1880      	adds	r0, r0, r2
 800150c:	69c2      	ldr	r2, [r0, #28]
 800150e:	4011      	ands	r1, r2
 8001510:	4319      	orrs	r1, r3
 8001512:	61c1      	str	r1, [r0, #28]
 8001514:	e7f2      	b.n	80014fc <HAL_NVIC_SetPriority+0x30>
 8001516:	46c0      	nop			@ (mov r8, r8)
 8001518:	e000e100 	.word	0xe000e100
 800151c:	e000ed00 	.word	0xe000ed00

08001520 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001520:	2800      	cmp	r0, #0
 8001522:	db05      	blt.n	8001530 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001524:	231f      	movs	r3, #31
 8001526:	4018      	ands	r0, r3
 8001528:	3b1e      	subs	r3, #30
 800152a:	4083      	lsls	r3, r0
 800152c:	4a01      	ldr	r2, [pc, #4]	@ (8001534 <HAL_NVIC_EnableIRQ+0x14>)
 800152e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001530:	4770      	bx	lr
 8001532:	46c0      	nop			@ (mov r8, r8)
 8001534:	e000e100 	.word	0xe000e100

08001538 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001538:	2280      	movs	r2, #128	@ 0x80
 800153a:	1e43      	subs	r3, r0, #1
 800153c:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 800153e:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001540:	4293      	cmp	r3, r2
 8001542:	d20d      	bcs.n	8001560 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001544:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001546:	4a07      	ldr	r2, [pc, #28]	@ (8001564 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001548:	4807      	ldr	r0, [pc, #28]	@ (8001568 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800154a:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800154c:	6a03      	ldr	r3, [r0, #32]
 800154e:	0609      	lsls	r1, r1, #24
 8001550:	021b      	lsls	r3, r3, #8
 8001552:	0a1b      	lsrs	r3, r3, #8
 8001554:	430b      	orrs	r3, r1
 8001556:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001558:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800155a:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800155c:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800155e:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8001560:	4770      	bx	lr
 8001562:	46c0      	nop			@ (mov r8, r8)
 8001564:	e000e010 	.word	0xe000e010
 8001568:	e000ed00 	.word	0xe000ed00

0800156c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800156c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800156e:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8001570:	6cc5      	ldr	r5, [r0, #76]	@ 0x4c
 8001572:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001574:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 8001576:	2c00      	cmp	r4, #0
 8001578:	d002      	beq.n	8001580 <DMA_SetConfig+0x14>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800157a:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 800157c:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 800157e:	6065      	str	r5, [r4, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001580:	241c      	movs	r4, #28
 8001582:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8001584:	4e08      	ldr	r6, [pc, #32]	@ (80015a8 <DMA_SetConfig+0x3c>)
 8001586:	4025      	ands	r5, r4
 8001588:	3c1b      	subs	r4, #27
 800158a:	40ac      	lsls	r4, r5
 800158c:	6877      	ldr	r7, [r6, #4]
 800158e:	433c      	orrs	r4, r7
 8001590:	6074      	str	r4, [r6, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001592:	6804      	ldr	r4, [r0, #0]
 8001594:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001596:	6883      	ldr	r3, [r0, #8]
 8001598:	2b10      	cmp	r3, #16
 800159a:	d102      	bne.n	80015a2 <DMA_SetConfig+0x36>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800159c:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800159e:	60e1      	str	r1, [r4, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80015a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 80015a2:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 80015a4:	60e2      	str	r2, [r4, #12]
}
 80015a6:	e7fb      	b.n	80015a0 <DMA_SetConfig+0x34>
 80015a8:	40020000 	.word	0x40020000

080015ac <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80015ac:	b510      	push	{r4, lr}
 80015ae:	0004      	movs	r4, r0
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80015b0:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80015b2:	4a09      	ldr	r2, [pc, #36]	@ (80015d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x2c>)
 80015b4:	089b      	lsrs	r3, r3, #2
 80015b6:	189b      	adds	r3, r3, r2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	6443      	str	r3, [r0, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80015bc:	6800      	ldr	r0, [r0, #0]
 80015be:	2114      	movs	r1, #20
 80015c0:	b2c0      	uxtb	r0, r0
 80015c2:	3808      	subs	r0, #8
 80015c4:	f7fe fdc2 	bl	800014c <__udivsi3>
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80015c8:	4b04      	ldr	r3, [pc, #16]	@ (80015dc <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 80015ca:	64a3      	str	r3, [r4, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80015cc:	231f      	movs	r3, #31
 80015ce:	4018      	ands	r0, r3
 80015d0:	3b1e      	subs	r3, #30
 80015d2:	4083      	lsls	r3, r0
 80015d4:	64e3      	str	r3, [r4, #76]	@ 0x4c
}
 80015d6:	bd10      	pop	{r4, pc}
 80015d8:	10008200 	.word	0x10008200
 80015dc:	40020880 	.word	0x40020880

080015e0 <HAL_DMA_Init>:
{
 80015e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015e2:	0004      	movs	r4, r0
    return HAL_ERROR;
 80015e4:	2001      	movs	r0, #1
  if (hdma == NULL)
 80015e6:	2c00      	cmp	r4, #0
 80015e8:	d046      	beq.n	8001678 <HAL_DMA_Init+0x98>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80015ea:	6825      	ldr	r5, [r4, #0]
 80015ec:	4b25      	ldr	r3, [pc, #148]	@ (8001684 <HAL_DMA_Init+0xa4>)
 80015ee:	2114      	movs	r1, #20
 80015f0:	18e8      	adds	r0, r5, r3
 80015f2:	f7fe fdab 	bl	800014c <__udivsi3>
  hdma->State = HAL_DMA_STATE_BUSY;
 80015f6:	2302      	movs	r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80015f8:	0080      	lsls	r0, r0, #2
  hdma->State = HAL_DMA_STATE_BUSY;
 80015fa:	1da6      	adds	r6, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80015fc:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 80015fe:	77f3      	strb	r3, [r6, #31]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001600:	682b      	ldr	r3, [r5, #0]
 8001602:	4a21      	ldr	r2, [pc, #132]	@ (8001688 <HAL_DMA_Init+0xa8>)
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001604:	68a7      	ldr	r7, [r4, #8]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001606:	4013      	ands	r3, r2
 8001608:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800160a:	68e3      	ldr	r3, [r4, #12]
 800160c:	6921      	ldr	r1, [r4, #16]
 800160e:	433b      	orrs	r3, r7
 8001610:	430b      	orrs	r3, r1
 8001612:	6961      	ldr	r1, [r4, #20]
 8001614:	682a      	ldr	r2, [r5, #0]
 8001616:	430b      	orrs	r3, r1
 8001618:	69a1      	ldr	r1, [r4, #24]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800161a:	0020      	movs	r0, r4
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800161c:	430b      	orrs	r3, r1
 800161e:	69e1      	ldr	r1, [r4, #28]
 8001620:	430b      	orrs	r3, r1
 8001622:	6a21      	ldr	r1, [r4, #32]
 8001624:	430b      	orrs	r3, r1
 8001626:	4313      	orrs	r3, r2
 8001628:	602b      	str	r3, [r5, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800162a:	f7ff ffbf 	bl	80015ac <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800162e:	2380      	movs	r3, #128	@ 0x80
 8001630:	01db      	lsls	r3, r3, #7
 8001632:	429f      	cmp	r7, r3
 8001634:	d101      	bne.n	800163a <HAL_DMA_Init+0x5a>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001636:	2300      	movs	r3, #0
 8001638:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800163a:	233f      	movs	r3, #63	@ 0x3f
 800163c:	6862      	ldr	r2, [r4, #4]
 800163e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8001640:	4013      	ands	r3, r2
 8001642:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001644:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8001646:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001648:	3a01      	subs	r2, #1
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800164a:	6048      	str	r0, [r1, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800164c:	2a03      	cmp	r2, #3
 800164e:	d814      	bhi.n	800167a <HAL_DMA_Init+0x9a>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001650:	4a0e      	ldr	r2, [pc, #56]	@ (800168c <HAL_DMA_Init+0xac>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001652:	480f      	ldr	r0, [pc, #60]	@ (8001690 <HAL_DMA_Init+0xb0>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001654:	1899      	adds	r1, r3, r2

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001656:	2201      	movs	r2, #1
 8001658:	3b01      	subs	r3, #1
 800165a:	409a      	lsls	r2, r3
 800165c:	65a2      	str	r2, [r4, #88]	@ 0x58
 800165e:	0013      	movs	r3, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001660:	2200      	movs	r2, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001662:	0089      	lsls	r1, r1, #2
 8001664:	6521      	str	r1, [r4, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001666:	6560      	str	r0, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001668:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800166a:	6043      	str	r3, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800166c:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800166e:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001670:	63e0      	str	r0, [r4, #60]	@ 0x3c
  __HAL_UNLOCK(hdma);
 8001672:	3405      	adds	r4, #5
  hdma->State = HAL_DMA_STATE_READY;
 8001674:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hdma);
 8001676:	77e0      	strb	r0, [r4, #31]
}
 8001678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->DMAmuxRequestGen = 0U;
 800167a:	2300      	movs	r3, #0
 800167c:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800167e:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001680:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001682:	e7f3      	b.n	800166c <HAL_DMA_Init+0x8c>
 8001684:	bffdfff8 	.word	0xbffdfff8
 8001688:	ffff800f 	.word	0xffff800f
 800168c:	1000823f 	.word	0x1000823f
 8001690:	40020940 	.word	0x40020940

08001694 <HAL_DMA_Start_IT>:
{
 8001694:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8001696:	1d45      	adds	r5, r0, #5
{
 8001698:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 800169a:	7fee      	ldrb	r6, [r5, #31]
{
 800169c:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 800169e:	2002      	movs	r0, #2
 80016a0:	2e01      	cmp	r6, #1
 80016a2:	d033      	beq.n	800170c <HAL_DMA_Start_IT+0x78>
 80016a4:	3801      	subs	r0, #1
 80016a6:	77e8      	strb	r0, [r5, #31]
  if (hdma->State == HAL_DMA_STATE_READY)
 80016a8:	1da7      	adds	r7, r4, #6
 80016aa:	7ffe      	ldrb	r6, [r7, #31]
 80016ac:	46b4      	mov	ip, r6
 80016ae:	4663      	mov	r3, ip
 80016b0:	b2f6      	uxtb	r6, r6
 80016b2:	9600      	str	r6, [sp, #0]
 80016b4:	2600      	movs	r6, #0
 80016b6:	4283      	cmp	r3, r0
 80016b8:	d130      	bne.n	800171c <HAL_DMA_Start_IT+0x88>
    hdma->State = HAL_DMA_STATE_BUSY;
 80016ba:	3001      	adds	r0, #1
 80016bc:	77f8      	strb	r0, [r7, #31]
    __HAL_DMA_DISABLE(hdma);
 80016be:	6825      	ldr	r5, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016c0:	63e6      	str	r6, [r4, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 80016c2:	6828      	ldr	r0, [r5, #0]
 80016c4:	9b00      	ldr	r3, [sp, #0]
 80016c6:	4398      	bics	r0, r3
 80016c8:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80016ca:	9b01      	ldr	r3, [sp, #4]
 80016cc:	0020      	movs	r0, r4
 80016ce:	f7ff ff4d 	bl	800156c <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 80016d2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80016d4:	42b3      	cmp	r3, r6
 80016d6:	d01a      	beq.n	800170e <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016d8:	230e      	movs	r3, #14
 80016da:	682a      	ldr	r2, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80016dc:	4313      	orrs	r3, r2
 80016de:	602b      	str	r3, [r5, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80016e0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	03d2      	lsls	r2, r2, #15
 80016e6:	d504      	bpl.n	80016f2 <HAL_DMA_Start_IT+0x5e>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80016e8:	2280      	movs	r2, #128	@ 0x80
 80016ea:	6819      	ldr	r1, [r3, #0]
 80016ec:	0052      	lsls	r2, r2, #1
 80016ee:	430a      	orrs	r2, r1
 80016f0:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80016f2:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d004      	beq.n	8001702 <HAL_DMA_Start_IT+0x6e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80016f8:	2280      	movs	r2, #128	@ 0x80
 80016fa:	6819      	ldr	r1, [r3, #0]
 80016fc:	0052      	lsls	r2, r2, #1
 80016fe:	430a      	orrs	r2, r1
 8001700:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8001702:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8001704:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001706:	682a      	ldr	r2, [r5, #0]
 8001708:	4313      	orrs	r3, r2
 800170a:	602b      	str	r3, [r5, #0]
}
 800170c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800170e:	2204      	movs	r2, #4
 8001710:	682b      	ldr	r3, [r5, #0]
 8001712:	4393      	bics	r3, r2
 8001714:	602b      	str	r3, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001716:	682a      	ldr	r2, [r5, #0]
 8001718:	230a      	movs	r3, #10
 800171a:	e7df      	b.n	80016dc <HAL_DMA_Start_IT+0x48>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800171c:	2380      	movs	r3, #128	@ 0x80
 800171e:	63e3      	str	r3, [r4, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8001720:	77ee      	strb	r6, [r5, #31]
    status = HAL_ERROR;
 8001722:	e7f3      	b.n	800170c <HAL_DMA_Start_IT+0x78>

08001724 <HAL_DMA_Abort>:
{
 8001724:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (NULL == hdma)
 8001726:	2800      	cmp	r0, #0
 8001728:	d008      	beq.n	800173c <HAL_DMA_Abort+0x18>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800172a:	1d84      	adds	r4, r0, #6
 800172c:	7fe3      	ldrb	r3, [r4, #31]
 800172e:	1d41      	adds	r1, r0, #5
 8001730:	2b02      	cmp	r3, #2
 8001732:	d005      	beq.n	8001740 <HAL_DMA_Abort+0x1c>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001734:	2304      	movs	r3, #4
 8001736:	63c3      	str	r3, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8001738:	2300      	movs	r3, #0
 800173a:	77cb      	strb	r3, [r1, #31]
    return HAL_ERROR;
 800173c:	2001      	movs	r0, #1
}
 800173e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001740:	250e      	movs	r5, #14
 8001742:	6802      	ldr	r2, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001744:	6c46      	ldr	r6, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001746:	6813      	ldr	r3, [r2, #0]
 8001748:	43ab      	bics	r3, r5
 800174a:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800174c:	6833      	ldr	r3, [r6, #0]
 800174e:	4d10      	ldr	r5, [pc, #64]	@ (8001790 <HAL_DMA_Abort+0x6c>)
 8001750:	402b      	ands	r3, r5
 8001752:	6033      	str	r3, [r6, #0]
    __HAL_DMA_DISABLE(hdma);
 8001754:	2301      	movs	r3, #1
 8001756:	6816      	ldr	r6, [r2, #0]
 8001758:	439e      	bics	r6, r3
 800175a:	6016      	str	r6, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 800175c:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800175e:	331b      	adds	r3, #27
 8001760:	401a      	ands	r2, r3
 8001762:	3b1b      	subs	r3, #27
 8001764:	4093      	lsls	r3, r2
 8001766:	4e0b      	ldr	r6, [pc, #44]	@ (8001794 <HAL_DMA_Abort+0x70>)
 8001768:	6877      	ldr	r7, [r6, #4]
 800176a:	433b      	orrs	r3, r7
 800176c:	6073      	str	r3, [r6, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800176e:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8001770:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8001772:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8001774:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8001776:	2b00      	cmp	r3, #0
 8001778:	d005      	beq.n	8001786 <HAL_DMA_Abort+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	402a      	ands	r2, r5
 800177e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001780:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001782:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8001784:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001786:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8001788:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 800178a:	77e3      	strb	r3, [r4, #31]
    __HAL_UNLOCK(hdma);
 800178c:	77c8      	strb	r0, [r1, #31]
  return HAL_OK;
 800178e:	e7d6      	b.n	800173e <HAL_DMA_Abort+0x1a>
 8001790:	fffffeff 	.word	0xfffffeff
 8001794:	40020000 	.word	0x40020000

08001798 <HAL_DMA_Abort_IT>:
{
 8001798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800179a:	1d81      	adds	r1, r0, #6
 800179c:	7fcb      	ldrb	r3, [r1, #31]
 800179e:	2b02      	cmp	r3, #2
 80017a0:	d003      	beq.n	80017aa <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017a2:	2304      	movs	r3, #4
 80017a4:	63c3      	str	r3, [r0, #60]	@ 0x3c
    status = HAL_ERROR;
 80017a6:	2001      	movs	r0, #1
}
 80017a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017aa:	240e      	movs	r4, #14
 80017ac:	6802      	ldr	r2, [r0, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80017ae:	271c      	movs	r7, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017b0:	6813      	ldr	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80017b2:	6c45      	ldr	r5, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017b4:	43a3      	bics	r3, r4
 80017b6:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80017b8:	2301      	movs	r3, #1
 80017ba:	6814      	ldr	r4, [r2, #0]
 80017bc:	439c      	bics	r4, r3
 80017be:	6014      	str	r4, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80017c0:	682a      	ldr	r2, [r5, #0]
 80017c2:	4c10      	ldr	r4, [pc, #64]	@ (8001804 <HAL_DMA_Abort_IT+0x6c>)
 80017c4:	4022      	ands	r2, r4
 80017c6:	602a      	str	r2, [r5, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80017c8:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80017ca:	4d0f      	ldr	r5, [pc, #60]	@ (8001808 <HAL_DMA_Abort_IT+0x70>)
 80017cc:	403a      	ands	r2, r7
 80017ce:	4093      	lsls	r3, r2
 80017d0:	686e      	ldr	r6, [r5, #4]
 80017d2:	4333      	orrs	r3, r6
 80017d4:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80017d6:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 80017d8:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80017da:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 80017dc:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d005      	beq.n	80017ee <HAL_DMA_Abort_IT+0x56>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	4022      	ands	r2, r4
 80017e6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80017e8:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80017ea:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 80017ec:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80017ee:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 80017f0:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_READY;
 80017f2:	77cb      	strb	r3, [r1, #31]
    __HAL_UNLOCK(hdma);
 80017f4:	1d43      	adds	r3, r0, #5
 80017f6:	77da      	strb	r2, [r3, #31]
    if (hdma->XferAbortCallback != NULL)
 80017f8:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d000      	beq.n	8001800 <HAL_DMA_Abort_IT+0x68>
      hdma->XferAbortCallback(hdma);
 80017fe:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001800:	2000      	movs	r0, #0
 8001802:	e7d1      	b.n	80017a8 <HAL_DMA_Abort_IT+0x10>
 8001804:	fffffeff 	.word	0xfffffeff
 8001808:	40020000 	.word	0x40020000

0800180c <HAL_DMA_IRQHandler>:
{
 800180c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800180e:	241c      	movs	r4, #28
 8001810:	2704      	movs	r7, #4
 8001812:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = DMA1->ISR;
 8001814:	4a26      	ldr	r2, [pc, #152]	@ (80018b0 <HAL_DMA_IRQHandler+0xa4>)
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001816:	4021      	ands	r1, r4
 8001818:	003c      	movs	r4, r7
 800181a:	408c      	lsls	r4, r1
  uint32_t flag_it = DMA1->ISR;
 800181c:	6816      	ldr	r6, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800181e:	6803      	ldr	r3, [r0, #0]
 8001820:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001822:	4226      	tst	r6, r4
 8001824:	d00f      	beq.n	8001846 <HAL_DMA_IRQHandler+0x3a>
 8001826:	423d      	tst	r5, r7
 8001828:	d00d      	beq.n	8001846 <HAL_DMA_IRQHandler+0x3a>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800182a:	6819      	ldr	r1, [r3, #0]
 800182c:	0689      	lsls	r1, r1, #26
 800182e:	d402      	bmi.n	8001836 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001830:	6819      	ldr	r1, [r3, #0]
 8001832:	43b9      	bics	r1, r7
 8001834:	6019      	str	r1, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001836:	6853      	ldr	r3, [r2, #4]
 8001838:	431c      	orrs	r4, r3
      if (hdma->XferHalfCpltCallback != NULL)
 800183a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800183c:	6054      	str	r4, [r2, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 800183e:	2b00      	cmp	r3, #0
 8001840:	d01b      	beq.n	800187a <HAL_DMA_IRQHandler+0x6e>
      hdma->XferErrorCallback(hdma);
 8001842:	4798      	blx	r3
  return;
 8001844:	e019      	b.n	800187a <HAL_DMA_IRQHandler+0x6e>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001846:	2702      	movs	r7, #2
 8001848:	003c      	movs	r4, r7
 800184a:	408c      	lsls	r4, r1
 800184c:	4226      	tst	r6, r4
 800184e:	d015      	beq.n	800187c <HAL_DMA_IRQHandler+0x70>
 8001850:	423d      	tst	r5, r7
 8001852:	d013      	beq.n	800187c <HAL_DMA_IRQHandler+0x70>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001854:	6819      	ldr	r1, [r3, #0]
 8001856:	0689      	lsls	r1, r1, #26
 8001858:	d406      	bmi.n	8001868 <HAL_DMA_IRQHandler+0x5c>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800185a:	250a      	movs	r5, #10
 800185c:	6819      	ldr	r1, [r3, #0]
 800185e:	43a9      	bics	r1, r5
 8001860:	6019      	str	r1, [r3, #0]
        hdma->State = HAL_DMA_STATE_READY;
 8001862:	2101      	movs	r1, #1
 8001864:	1d83      	adds	r3, r0, #6
 8001866:	77d9      	strb	r1, [r3, #31]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001868:	6853      	ldr	r3, [r2, #4]
 800186a:	431c      	orrs	r4, r3
 800186c:	6054      	str	r4, [r2, #4]
      __HAL_UNLOCK(hdma);
 800186e:	2200      	movs	r2, #0
 8001870:	1d43      	adds	r3, r0, #5
 8001872:	77da      	strb	r2, [r3, #31]
      if (hdma->XferCpltCallback != NULL)
 8001874:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if (hdma->XferErrorCallback != NULL)
 8001876:	4293      	cmp	r3, r2
 8001878:	d1e3      	bne.n	8001842 <HAL_DMA_IRQHandler+0x36>
}
 800187a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800187c:	2408      	movs	r4, #8
 800187e:	0027      	movs	r7, r4
 8001880:	408f      	lsls	r7, r1
 8001882:	423e      	tst	r6, r7
 8001884:	d0f9      	beq.n	800187a <HAL_DMA_IRQHandler+0x6e>
 8001886:	4225      	tst	r5, r4
 8001888:	d0f7      	beq.n	800187a <HAL_DMA_IRQHandler+0x6e>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800188a:	250e      	movs	r5, #14
 800188c:	681c      	ldr	r4, [r3, #0]
 800188e:	43ac      	bics	r4, r5
 8001890:	601c      	str	r4, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001892:	2301      	movs	r3, #1
 8001894:	001d      	movs	r5, r3
 8001896:	408d      	lsls	r5, r1
 8001898:	0029      	movs	r1, r5
 800189a:	6854      	ldr	r4, [r2, #4]
 800189c:	4321      	orrs	r1, r4
 800189e:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80018a0:	1d82      	adds	r2, r0, #6
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80018a2:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80018a4:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 80018a6:	2200      	movs	r2, #0
 80018a8:	1d43      	adds	r3, r0, #5
 80018aa:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 80018ac:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80018ae:	e7e2      	b.n	8001876 <HAL_DMA_IRQHandler+0x6a>
 80018b0:	40020000 	.word	0x40020000

080018b4 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 80018b4:	2300      	movs	r3, #0
{
 80018b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018b8:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018ba:	680a      	ldr	r2, [r1, #0]
 80018bc:	0014      	movs	r4, r2
 80018be:	40dc      	lsrs	r4, r3
 80018c0:	d101      	bne.n	80018c6 <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  }
}
 80018c2:	b005      	add	sp, #20
 80018c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80018c6:	2501      	movs	r5, #1
 80018c8:	0014      	movs	r4, r2
 80018ca:	409d      	lsls	r5, r3
 80018cc:	402c      	ands	r4, r5
 80018ce:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 80018d0:	422a      	tst	r2, r5
 80018d2:	d100      	bne.n	80018d6 <HAL_GPIO_Init+0x22>
 80018d4:	e091      	b.n	80019fa <HAL_GPIO_Init+0x146>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018d6:	684a      	ldr	r2, [r1, #4]
 80018d8:	005f      	lsls	r7, r3, #1
 80018da:	4694      	mov	ip, r2
 80018dc:	2203      	movs	r2, #3
 80018de:	4664      	mov	r4, ip
 80018e0:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018e2:	2403      	movs	r4, #3
 80018e4:	40bc      	lsls	r4, r7
 80018e6:	43e4      	mvns	r4, r4
 80018e8:	9401      	str	r4, [sp, #4]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018ea:	1e54      	subs	r4, r2, #1
 80018ec:	2c01      	cmp	r4, #1
 80018ee:	d82e      	bhi.n	800194e <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 80018f0:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018f2:	9c01      	ldr	r4, [sp, #4]
 80018f4:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018f6:	68cc      	ldr	r4, [r1, #12]
 80018f8:	40bc      	lsls	r4, r7
 80018fa:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 80018fc:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 80018fe:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001900:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001902:	43ac      	bics	r4, r5
 8001904:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001906:	4664      	mov	r4, ip
 8001908:	0924      	lsrs	r4, r4, #4
 800190a:	4034      	ands	r4, r6
 800190c:	409c      	lsls	r4, r3
 800190e:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8001910:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8001912:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001914:	9c01      	ldr	r4, [sp, #4]
 8001916:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001918:	688c      	ldr	r4, [r1, #8]
 800191a:	40bc      	lsls	r4, r7
 800191c:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 800191e:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001920:	2a02      	cmp	r2, #2
 8001922:	d116      	bne.n	8001952 <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001924:	2507      	movs	r5, #7
 8001926:	260f      	movs	r6, #15
 8001928:	401d      	ands	r5, r3
 800192a:	00ad      	lsls	r5, r5, #2
 800192c:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 800192e:	08dc      	lsrs	r4, r3, #3
 8001930:	00a4      	lsls	r4, r4, #2
 8001932:	1904      	adds	r4, r0, r4
 8001934:	9402      	str	r4, [sp, #8]
 8001936:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001938:	9603      	str	r6, [sp, #12]
 800193a:	0026      	movs	r6, r4
 800193c:	9c03      	ldr	r4, [sp, #12]
 800193e:	43a6      	bics	r6, r4
 8001940:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001942:	690e      	ldr	r6, [r1, #16]
 8001944:	40ae      	lsls	r6, r5
 8001946:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 8001948:	9c02      	ldr	r4, [sp, #8]
 800194a:	6226      	str	r6, [r4, #32]
 800194c:	e001      	b.n	8001952 <HAL_GPIO_Init+0x9e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800194e:	2a03      	cmp	r2, #3
 8001950:	d1df      	bne.n	8001912 <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001952:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8001954:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001956:	9d01      	ldr	r5, [sp, #4]
 8001958:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800195a:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800195c:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 800195e:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001960:	4662      	mov	r2, ip
 8001962:	02a4      	lsls	r4, r4, #10
 8001964:	4222      	tst	r2, r4
 8001966:	d048      	beq.n	80019fa <HAL_GPIO_Init+0x146>
        temp = EXTI->EXTICR[position >> 2u];
 8001968:	4a25      	ldr	r2, [pc, #148]	@ (8001a00 <HAL_GPIO_Init+0x14c>)
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800196a:	2503      	movs	r5, #3
        temp = EXTI->EXTICR[position >> 2u];
 800196c:	089c      	lsrs	r4, r3, #2
 800196e:	00a4      	lsls	r4, r4, #2
 8001970:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001972:	220f      	movs	r2, #15
 8001974:	401d      	ands	r5, r3
 8001976:	00ed      	lsls	r5, r5, #3
 8001978:	40aa      	lsls	r2, r5
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800197a:	27a0      	movs	r7, #160	@ 0xa0
        temp = EXTI->EXTICR[position >> 2u];
 800197c:	6e26      	ldr	r6, [r4, #96]	@ 0x60
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800197e:	05ff      	lsls	r7, r7, #23
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001980:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001982:	2200      	movs	r2, #0
 8001984:	42b8      	cmp	r0, r7
 8001986:	d00c      	beq.n	80019a2 <HAL_GPIO_Init+0xee>
 8001988:	4f1e      	ldr	r7, [pc, #120]	@ (8001a04 <HAL_GPIO_Init+0x150>)
 800198a:	3201      	adds	r2, #1
 800198c:	42b8      	cmp	r0, r7
 800198e:	d008      	beq.n	80019a2 <HAL_GPIO_Init+0xee>
 8001990:	4f1d      	ldr	r7, [pc, #116]	@ (8001a08 <HAL_GPIO_Init+0x154>)
 8001992:	3201      	adds	r2, #1
 8001994:	42b8      	cmp	r0, r7
 8001996:	d004      	beq.n	80019a2 <HAL_GPIO_Init+0xee>
 8001998:	4f1c      	ldr	r7, [pc, #112]	@ (8001a0c <HAL_GPIO_Init+0x158>)
 800199a:	3203      	adds	r2, #3
 800199c:	42b8      	cmp	r0, r7
 800199e:	d100      	bne.n	80019a2 <HAL_GPIO_Init+0xee>
 80019a0:	3a02      	subs	r2, #2
 80019a2:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019a4:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80019a6:	4332      	orrs	r2, r6
        EXTI->EXTICR[position >> 2u] = temp;
 80019a8:	6622      	str	r2, [r4, #96]	@ 0x60
        temp = EXTI->RTSR1;
 80019aa:	4c15      	ldr	r4, [pc, #84]	@ (8001a00 <HAL_GPIO_Init+0x14c>)
        temp &= ~(iocurrent);
 80019ac:	9a00      	ldr	r2, [sp, #0]
        temp = EXTI->RTSR1;
 80019ae:	6826      	ldr	r6, [r4, #0]
          temp |= iocurrent;
 80019b0:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 80019b2:	43d2      	mvns	r2, r2
          temp |= iocurrent;
 80019b4:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019b6:	02ff      	lsls	r7, r7, #11
 80019b8:	d401      	bmi.n	80019be <HAL_GPIO_Init+0x10a>
        temp &= ~(iocurrent);
 80019ba:	0035      	movs	r5, r6
 80019bc:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019be:	4667      	mov	r7, ip
        EXTI->RTSR1 = temp;
 80019c0:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 80019c2:	6866      	ldr	r6, [r4, #4]
          temp |= iocurrent;
 80019c4:	9d00      	ldr	r5, [sp, #0]
 80019c6:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80019c8:	02bf      	lsls	r7, r7, #10
 80019ca:	d401      	bmi.n	80019d0 <HAL_GPIO_Init+0x11c>
        temp &= ~(iocurrent);
 80019cc:	0035      	movs	r5, r6
 80019ce:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019d0:	4667      	mov	r7, ip
        EXTI->FTSR1 = temp;
 80019d2:	6065      	str	r5, [r4, #4]
        temp = EXTI->EMR1;
 80019d4:	4c0e      	ldr	r4, [pc, #56]	@ (8001a10 <HAL_GPIO_Init+0x15c>)
          temp |= iocurrent;
 80019d6:	9d00      	ldr	r5, [sp, #0]
        temp = EXTI->EMR1;
 80019d8:	6fe6      	ldr	r6, [r4, #124]	@ 0x7c
          temp |= iocurrent;
 80019da:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019dc:	03bf      	lsls	r7, r7, #14
 80019de:	d401      	bmi.n	80019e4 <HAL_GPIO_Init+0x130>
        temp &= ~(iocurrent);
 80019e0:	0035      	movs	r5, r6
 80019e2:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019e4:	4667      	mov	r7, ip
        EXTI->EMR1 = temp;
 80019e6:	67e5      	str	r5, [r4, #124]	@ 0x7c
        temp = EXTI->IMR1;
 80019e8:	4c0a      	ldr	r4, [pc, #40]	@ (8001a14 <HAL_GPIO_Init+0x160>)
          temp |= iocurrent;
 80019ea:	9e00      	ldr	r6, [sp, #0]
        temp = EXTI->IMR1;
 80019ec:	6fe5      	ldr	r5, [r4, #124]	@ 0x7c
          temp |= iocurrent;
 80019ee:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019f0:	03ff      	lsls	r7, r7, #15
 80019f2:	d401      	bmi.n	80019f8 <HAL_GPIO_Init+0x144>
        temp &= ~(iocurrent);
 80019f4:	4015      	ands	r5, r2
 80019f6:	002e      	movs	r6, r5
        EXTI->IMR1 = temp;
 80019f8:	67e6      	str	r6, [r4, #124]	@ 0x7c
    position++;
 80019fa:	3301      	adds	r3, #1
 80019fc:	e75d      	b.n	80018ba <HAL_GPIO_Init+0x6>
 80019fe:	46c0      	nop			@ (mov r8, r8)
 8001a00:	40021800 	.word	0x40021800
 8001a04:	50000400 	.word	0x50000400
 8001a08:	50000800 	.word	0x50000800
 8001a0c:	50000c00 	.word	0x50000c00
 8001a10:	40021808 	.word	0x40021808
 8001a14:	40021804 	.word	0x40021804

08001a18 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a18:	2a00      	cmp	r2, #0
 8001a1a:	d001      	beq.n	8001a20 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a1c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a1e:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a20:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8001a22:	e7fc      	b.n	8001a1e <HAL_GPIO_WritePin+0x6>

08001a24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a24:	b570      	push	{r4, r5, r6, lr}
 8001a26:	0004      	movs	r4, r0
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
  {
    return HAL_ERROR;
 8001a28:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8001a2a:	2c00      	cmp	r4, #0
 8001a2c:	d04e      	beq.n	8001acc <HAL_I2C_Init+0xa8>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a2e:	0025      	movs	r5, r4
 8001a30:	3541      	adds	r5, #65	@ 0x41
 8001a32:	782b      	ldrb	r3, [r5, #0]
 8001a34:	b2da      	uxtb	r2, r3
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d105      	bne.n	8001a46 <HAL_I2C_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a3a:	0023      	movs	r3, r4
 8001a3c:	3340      	adds	r3, #64	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001a3e:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8001a40:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8001a42:	f7ff fbad 	bl	80011a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a46:	2324      	movs	r3, #36	@ 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a48:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a4a:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8001a4c:	6823      	ldr	r3, [r4, #0]
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a4e:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8001a50:	681a      	ldr	r2, [r3, #0]
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001a52:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8001a54:	438a      	bics	r2, r1
 8001a56:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001a58:	491d      	ldr	r1, [pc, #116]	@ (8001ad0 <HAL_I2C_Init+0xac>)
 8001a5a:	6862      	ldr	r2, [r4, #4]
 8001a5c:	400a      	ands	r2, r1
 8001a5e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001a60:	689a      	ldr	r2, [r3, #8]
 8001a62:	491c      	ldr	r1, [pc, #112]	@ (8001ad4 <HAL_I2C_Init+0xb0>)
 8001a64:	400a      	ands	r2, r1
 8001a66:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a68:	2801      	cmp	r0, #1
 8001a6a:	d107      	bne.n	8001a7c <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001a6c:	2280      	movs	r2, #128	@ 0x80
 8001a6e:	0212      	lsls	r2, r2, #8
 8001a70:	4332      	orrs	r2, r6
 8001a72:	609a      	str	r2, [r3, #8]
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a74:	685a      	ldr	r2, [r3, #4]
 8001a76:	4818      	ldr	r0, [pc, #96]	@ (8001ad8 <HAL_I2C_Init+0xb4>)
 8001a78:	4002      	ands	r2, r0
 8001a7a:	e009      	b.n	8001a90 <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001a7c:	2284      	movs	r2, #132	@ 0x84
 8001a7e:	0212      	lsls	r2, r2, #8
 8001a80:	4332      	orrs	r2, r6
 8001a82:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001a84:	2802      	cmp	r0, #2
 8001a86:	d1f5      	bne.n	8001a74 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a88:	2280      	movs	r2, #128	@ 0x80
 8001a8a:	6858      	ldr	r0, [r3, #4]
 8001a8c:	0112      	lsls	r2, r2, #4
 8001a8e:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a90:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001a92:	6858      	ldr	r0, [r3, #4]
 8001a94:	4a11      	ldr	r2, [pc, #68]	@ (8001adc <HAL_I2C_Init+0xb8>)
 8001a96:	4302      	orrs	r2, r0
 8001a98:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001a9a:	68da      	ldr	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a9c:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001a9e:	400a      	ands	r2, r1
 8001aa0:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001aa2:	6961      	ldr	r1, [r4, #20]
 8001aa4:	6922      	ldr	r2, [r4, #16]
 8001aa6:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001aa8:	69a1      	ldr	r1, [r4, #24]
 8001aaa:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001aac:	430a      	orrs	r2, r1
 8001aae:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ab0:	6a21      	ldr	r1, [r4, #32]
 8001ab2:	69e2      	ldr	r2, [r4, #28]
 8001ab4:	430a      	orrs	r2, r1
 8001ab6:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001ab8:	2201      	movs	r2, #1
 8001aba:	6819      	ldr	r1, [r3, #0]
 8001abc:	430a      	orrs	r2, r1
 8001abe:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001ac0:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ac2:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001ac4:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ac6:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ac8:	3442      	adds	r4, #66	@ 0x42
 8001aca:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8001acc:	bd70      	pop	{r4, r5, r6, pc}
 8001ace:	46c0      	nop			@ (mov r8, r8)
 8001ad0:	f0ffffff 	.word	0xf0ffffff
 8001ad4:	ffff7fff 	.word	0xffff7fff
 8001ad8:	fffff7ff 	.word	0xfffff7ff
 8001adc:	02008000 	.word	0x02008000

08001ae0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ae2:	0004      	movs	r4, r0
 8001ae4:	3441      	adds	r4, #65	@ 0x41
 8001ae6:	7822      	ldrb	r2, [r4, #0]
{
 8001ae8:	0003      	movs	r3, r0
 8001aea:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001aec:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001aee:	b2d6      	uxtb	r6, r2
 8001af0:	2a20      	cmp	r2, #32
 8001af2:	d118      	bne.n	8001b26 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8001af4:	001d      	movs	r5, r3
 8001af6:	3540      	adds	r5, #64	@ 0x40
 8001af8:	782a      	ldrb	r2, [r5, #0]
 8001afa:	2a01      	cmp	r2, #1
 8001afc:	d013      	beq.n	8001b26 <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001afe:	2224      	movs	r2, #36	@ 0x24
 8001b00:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	3a23      	subs	r2, #35	@ 0x23
 8001b06:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001b08:	4807      	ldr	r0, [pc, #28]	@ (8001b28 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8001b0a:	4391      	bics	r1, r2
 8001b0c:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001b0e:	6819      	ldr	r1, [r3, #0]
 8001b10:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b12:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001b14:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8001b16:	6819      	ldr	r1, [r3, #0]
 8001b18:	4339      	orrs	r1, r7
 8001b1a:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8001b1c:	6819      	ldr	r1, [r3, #0]
 8001b1e:	430a      	orrs	r2, r1
 8001b20:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001b22:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8001b24:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001b26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b28:	ffffefff 	.word	0xffffefff

08001b2c <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b2c:	0002      	movs	r2, r0
{
 8001b2e:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b30:	3241      	adds	r2, #65	@ 0x41
 8001b32:	7814      	ldrb	r4, [r2, #0]
{
 8001b34:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b36:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b38:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b3a:	2c20      	cmp	r4, #32
 8001b3c:	d117      	bne.n	8001b6e <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8001b3e:	001c      	movs	r4, r3
 8001b40:	3440      	adds	r4, #64	@ 0x40
 8001b42:	7826      	ldrb	r6, [r4, #0]
 8001b44:	2e01      	cmp	r6, #1
 8001b46:	d012      	beq.n	8001b6e <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001b48:	3022      	adds	r0, #34	@ 0x22
 8001b4a:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	3823      	subs	r0, #35	@ 0x23
 8001b50:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001b52:	4f07      	ldr	r7, [pc, #28]	@ (8001b70 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8001b54:	4386      	bics	r6, r0
 8001b56:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8001b58:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001b5a:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8001b5c:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8001b5e:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001b60:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001b62:	6819      	ldr	r1, [r3, #0]
 8001b64:	4308      	orrs	r0, r1
 8001b66:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b68:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001b6a:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8001b6c:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b70:	fffff0ff 	.word	0xfffff0ff

08001b74 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001b74:	b510      	push	{r4, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001b76:	4c11      	ldr	r4, [pc, #68]	@ (8001bbc <HAL_PWREx_ControlVoltageScaling+0x48>)
 8001b78:	4911      	ldr	r1, [pc, #68]	@ (8001bc0 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8001b7a:	6823      	ldr	r3, [r4, #0]
{
 8001b7c:	0002      	movs	r2, r0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001b7e:	400b      	ands	r3, r1
 8001b80:	4303      	orrs	r3, r0
 8001b82:	6023      	str	r3, [r4, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b84:	2380      	movs	r3, #128	@ 0x80
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001b86:	2000      	movs	r0, #0
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d10e      	bne.n	8001bac <HAL_PWREx_ControlVoltageScaling+0x38>
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc4 <HAL_PWREx_ControlVoltageScaling+0x50>)
 8001b90:	490d      	ldr	r1, [pc, #52]	@ (8001bc8 <HAL_PWREx_ControlVoltageScaling+0x54>)
 8001b92:	6818      	ldr	r0, [r3, #0]
 8001b94:	2306      	movs	r3, #6
 8001b96:	4358      	muls	r0, r3
 8001b98:	f7fe fad8 	bl	800014c <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b9c:	2280      	movs	r2, #128	@ 0x80
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001b9e:	1c43      	adds	r3, r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ba0:	00d2      	lsls	r2, r2, #3
 8001ba2:	6961      	ldr	r1, [r4, #20]
 8001ba4:	0008      	movs	r0, r1
 8001ba6:	4010      	ands	r0, r2
 8001ba8:	4211      	tst	r1, r2
 8001baa:	d100      	bne.n	8001bae <HAL_PWREx_ControlVoltageScaling+0x3a>
}
 8001bac:	bd10      	pop	{r4, pc}
      if (wait_loop_index != 0U)
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <HAL_PWREx_ControlVoltageScaling+0x42>
        wait_loop_index--;
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	e7f5      	b.n	8001ba2 <HAL_PWREx_ControlVoltageScaling+0x2e>
        return HAL_TIMEOUT;
 8001bb6:	2003      	movs	r0, #3
 8001bb8:	e7f8      	b.n	8001bac <HAL_PWREx_ControlVoltageScaling+0x38>
 8001bba:	46c0      	nop			@ (mov r8, r8)
 8001bbc:	40007000 	.word	0x40007000
 8001bc0:	fffff9ff 	.word	0xfffff9ff
 8001bc4:	20000000 	.word	0x20000000
 8001bc8:	000f4240 	.word	0x000f4240

08001bcc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bce:	0004      	movs	r4, r0
 8001bd0:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001bd2:	2800      	cmp	r0, #0
 8001bd4:	d102      	bne.n	8001bdc <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8001bd6:	2001      	movs	r0, #1
        }
      }
    }
  }
  return HAL_OK;
}
 8001bd8:	b005      	add	sp, #20
 8001bda:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bdc:	6803      	ldr	r3, [r0, #0]
 8001bde:	07db      	lsls	r3, r3, #31
 8001be0:	d410      	bmi.n	8001c04 <HAL_RCC_OscConfig+0x38>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001be2:	6823      	ldr	r3, [r4, #0]
 8001be4:	079b      	lsls	r3, r3, #30
 8001be6:	d45c      	bmi.n	8001ca2 <HAL_RCC_OscConfig+0xd6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001be8:	6823      	ldr	r3, [r4, #0]
 8001bea:	071b      	lsls	r3, r3, #28
 8001bec:	d500      	bpl.n	8001bf0 <HAL_RCC_OscConfig+0x24>
 8001bee:	e0c1      	b.n	8001d74 <HAL_RCC_OscConfig+0x1a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bf0:	6823      	ldr	r3, [r4, #0]
 8001bf2:	075b      	lsls	r3, r3, #29
 8001bf4:	d500      	bpl.n	8001bf8 <HAL_RCC_OscConfig+0x2c>
 8001bf6:	e0f2      	b.n	8001dde <HAL_RCC_OscConfig+0x212>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001bf8:	69e3      	ldr	r3, [r4, #28]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d000      	beq.n	8001c00 <HAL_RCC_OscConfig+0x34>
 8001bfe:	e179      	b.n	8001ef4 <HAL_RCC_OscConfig+0x328>
  return HAL_OK;
 8001c00:	2000      	movs	r0, #0
 8001c02:	e7e9      	b.n	8001bd8 <HAL_RCC_OscConfig+0xc>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c04:	2238      	movs	r2, #56	@ 0x38
 8001c06:	4daf      	ldr	r5, [pc, #700]	@ (8001ec4 <HAL_RCC_OscConfig+0x2f8>)
 8001c08:	68ab      	ldr	r3, [r5, #8]
 8001c0a:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c0c:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001c0e:	2b10      	cmp	r3, #16
 8001c10:	d109      	bne.n	8001c26 <HAL_RCC_OscConfig+0x5a>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c12:	43d3      	mvns	r3, r2
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001c14:	079b      	lsls	r3, r3, #30
 8001c16:	d108      	bne.n	8001c2a <HAL_RCC_OscConfig+0x5e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c18:	682b      	ldr	r3, [r5, #0]
 8001c1a:	039b      	lsls	r3, r3, #14
 8001c1c:	d5e1      	bpl.n	8001be2 <HAL_RCC_OscConfig+0x16>
 8001c1e:	6863      	ldr	r3, [r4, #4]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d1de      	bne.n	8001be2 <HAL_RCC_OscConfig+0x16>
 8001c24:	e7d7      	b.n	8001bd6 <HAL_RCC_OscConfig+0xa>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001c26:	2b08      	cmp	r3, #8
 8001c28:	d0f6      	beq.n	8001c18 <HAL_RCC_OscConfig+0x4c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c2a:	2280      	movs	r2, #128	@ 0x80
 8001c2c:	6863      	ldr	r3, [r4, #4]
 8001c2e:	0252      	lsls	r2, r2, #9
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d111      	bne.n	8001c58 <HAL_RCC_OscConfig+0x8c>
 8001c34:	682a      	ldr	r2, [r5, #0]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001c3a:	f7ff fc41 	bl	80014c0 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c3e:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8001c40:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c42:	02bf      	lsls	r7, r7, #10
 8001c44:	682b      	ldr	r3, [r5, #0]
 8001c46:	423b      	tst	r3, r7
 8001c48:	d1cb      	bne.n	8001be2 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c4a:	f7ff fc39 	bl	80014c0 <HAL_GetTick>
 8001c4e:	1b80      	subs	r0, r0, r6
 8001c50:	2864      	cmp	r0, #100	@ 0x64
 8001c52:	d9f7      	bls.n	8001c44 <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 8001c54:	2003      	movs	r0, #3
 8001c56:	e7bf      	b.n	8001bd8 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c58:	21a0      	movs	r1, #160	@ 0xa0
 8001c5a:	02c9      	lsls	r1, r1, #11
 8001c5c:	428b      	cmp	r3, r1
 8001c5e:	d108      	bne.n	8001c72 <HAL_RCC_OscConfig+0xa6>
 8001c60:	2380      	movs	r3, #128	@ 0x80
 8001c62:	6829      	ldr	r1, [r5, #0]
 8001c64:	02db      	lsls	r3, r3, #11
 8001c66:	430b      	orrs	r3, r1
 8001c68:	602b      	str	r3, [r5, #0]
 8001c6a:	682b      	ldr	r3, [r5, #0]
 8001c6c:	431a      	orrs	r2, r3
 8001c6e:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c70:	e7e3      	b.n	8001c3a <HAL_RCC_OscConfig+0x6e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c72:	682a      	ldr	r2, [r5, #0]
 8001c74:	4994      	ldr	r1, [pc, #592]	@ (8001ec8 <HAL_RCC_OscConfig+0x2fc>)
 8001c76:	400a      	ands	r2, r1
 8001c78:	602a      	str	r2, [r5, #0]
 8001c7a:	682a      	ldr	r2, [r5, #0]
 8001c7c:	4993      	ldr	r1, [pc, #588]	@ (8001ecc <HAL_RCC_OscConfig+0x300>)
 8001c7e:	400a      	ands	r2, r1
 8001c80:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1d9      	bne.n	8001c3a <HAL_RCC_OscConfig+0x6e>
        tickstart = HAL_GetTick();
 8001c86:	f7ff fc1b 	bl	80014c0 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c8a:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8001c8c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c8e:	02bf      	lsls	r7, r7, #10
 8001c90:	682b      	ldr	r3, [r5, #0]
 8001c92:	423b      	tst	r3, r7
 8001c94:	d0a5      	beq.n	8001be2 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c96:	f7ff fc13 	bl	80014c0 <HAL_GetTick>
 8001c9a:	1b80      	subs	r0, r0, r6
 8001c9c:	2864      	cmp	r0, #100	@ 0x64
 8001c9e:	d9f7      	bls.n	8001c90 <HAL_RCC_OscConfig+0xc4>
 8001ca0:	e7d8      	b.n	8001c54 <HAL_RCC_OscConfig+0x88>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ca2:	2238      	movs	r2, #56	@ 0x38
 8001ca4:	4d87      	ldr	r5, [pc, #540]	@ (8001ec4 <HAL_RCC_OscConfig+0x2f8>)
 8001ca6:	68ab      	ldr	r3, [r5, #8]
 8001ca8:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001caa:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001cac:	2b10      	cmp	r3, #16
 8001cae:	d128      	bne.n	8001d02 <HAL_RCC_OscConfig+0x136>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cb0:	2103      	movs	r1, #3
 8001cb2:	400a      	ands	r2, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001cb4:	2a02      	cmp	r2, #2
 8001cb6:	d126      	bne.n	8001d06 <HAL_RCC_OscConfig+0x13a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001cb8:	682a      	ldr	r2, [r5, #0]
 8001cba:	0552      	lsls	r2, r2, #21
 8001cbc:	d503      	bpl.n	8001cc6 <HAL_RCC_OscConfig+0xfa>
 8001cbe:	68e2      	ldr	r2, [r4, #12]
 8001cc0:	2a00      	cmp	r2, #0
 8001cc2:	d100      	bne.n	8001cc6 <HAL_RCC_OscConfig+0xfa>
 8001cc4:	e787      	b.n	8001bd6 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cc6:	6869      	ldr	r1, [r5, #4]
 8001cc8:	6962      	ldr	r2, [r4, #20]
 8001cca:	4881      	ldr	r0, [pc, #516]	@ (8001ed0 <HAL_RCC_OscConfig+0x304>)
 8001ccc:	0212      	lsls	r2, r2, #8
 8001cce:	4001      	ands	r1, r0
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	606a      	str	r2, [r5, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d10c      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x126>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001cd8:	682b      	ldr	r3, [r5, #0]
 8001cda:	4a7e      	ldr	r2, [pc, #504]	@ (8001ed4 <HAL_RCC_OscConfig+0x308>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001cdc:	497e      	ldr	r1, [pc, #504]	@ (8001ed8 <HAL_RCC_OscConfig+0x30c>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001cde:	4013      	ands	r3, r2
 8001ce0:	6922      	ldr	r2, [r4, #16]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	602b      	str	r3, [r5, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001ce6:	682b      	ldr	r3, [r5, #0]
 8001ce8:	4a7c      	ldr	r2, [pc, #496]	@ (8001edc <HAL_RCC_OscConfig+0x310>)
 8001cea:	049b      	lsls	r3, r3, #18
 8001cec:	0f5b      	lsrs	r3, r3, #29
 8001cee:	40da      	lsrs	r2, r3
 8001cf0:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001cf2:	4b7b      	ldr	r3, [pc, #492]	@ (8001ee0 <HAL_RCC_OscConfig+0x314>)
 8001cf4:	6818      	ldr	r0, [r3, #0]
 8001cf6:	f7ff fb9b 	bl	8001430 <HAL_InitTick>
 8001cfa:	2800      	cmp	r0, #0
 8001cfc:	d100      	bne.n	8001d00 <HAL_RCC_OscConfig+0x134>
 8001cfe:	e773      	b.n	8001be8 <HAL_RCC_OscConfig+0x1c>
 8001d00:	e769      	b.n	8001bd6 <HAL_RCC_OscConfig+0xa>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d0d8      	beq.n	8001cb8 <HAL_RCC_OscConfig+0xec>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d06:	68e3      	ldr	r3, [r4, #12]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d020      	beq.n	8001d4e <HAL_RCC_OscConfig+0x182>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001d0c:	682b      	ldr	r3, [r5, #0]
 8001d0e:	4a71      	ldr	r2, [pc, #452]	@ (8001ed4 <HAL_RCC_OscConfig+0x308>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d10:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001d12:	4013      	ands	r3, r2
 8001d14:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d16:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 8001d1c:	2380      	movs	r3, #128	@ 0x80
 8001d1e:	682a      	ldr	r2, [r5, #0]
 8001d20:	005b      	lsls	r3, r3, #1
 8001d22:	4313      	orrs	r3, r2
 8001d24:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001d26:	f7ff fbcb 	bl	80014c0 <HAL_GetTick>
 8001d2a:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d2c:	682b      	ldr	r3, [r5, #0]
 8001d2e:	423b      	tst	r3, r7
 8001d30:	d007      	beq.n	8001d42 <HAL_RCC_OscConfig+0x176>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d32:	686a      	ldr	r2, [r5, #4]
 8001d34:	6963      	ldr	r3, [r4, #20]
 8001d36:	4966      	ldr	r1, [pc, #408]	@ (8001ed0 <HAL_RCC_OscConfig+0x304>)
 8001d38:	021b      	lsls	r3, r3, #8
 8001d3a:	400a      	ands	r2, r1
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	606b      	str	r3, [r5, #4]
 8001d40:	e752      	b.n	8001be8 <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d42:	f7ff fbbd 	bl	80014c0 <HAL_GetTick>
 8001d46:	1b80      	subs	r0, r0, r6
 8001d48:	2802      	cmp	r0, #2
 8001d4a:	d9ef      	bls.n	8001d2c <HAL_RCC_OscConfig+0x160>
 8001d4c:	e782      	b.n	8001c54 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 8001d4e:	682b      	ldr	r3, [r5, #0]
 8001d50:	4a64      	ldr	r2, [pc, #400]	@ (8001ee4 <HAL_RCC_OscConfig+0x318>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d52:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8001d54:	4013      	ands	r3, r2
 8001d56:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001d58:	f7ff fbb2 	bl	80014c0 <HAL_GetTick>
 8001d5c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d5e:	00ff      	lsls	r7, r7, #3
 8001d60:	682b      	ldr	r3, [r5, #0]
 8001d62:	423b      	tst	r3, r7
 8001d64:	d100      	bne.n	8001d68 <HAL_RCC_OscConfig+0x19c>
 8001d66:	e73f      	b.n	8001be8 <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d68:	f7ff fbaa 	bl	80014c0 <HAL_GetTick>
 8001d6c:	1b80      	subs	r0, r0, r6
 8001d6e:	2802      	cmp	r0, #2
 8001d70:	d9f6      	bls.n	8001d60 <HAL_RCC_OscConfig+0x194>
 8001d72:	e76f      	b.n	8001c54 <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001d74:	2238      	movs	r2, #56	@ 0x38
 8001d76:	4d53      	ldr	r5, [pc, #332]	@ (8001ec4 <HAL_RCC_OscConfig+0x2f8>)
 8001d78:	68ab      	ldr	r3, [r5, #8]
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	2b18      	cmp	r3, #24
 8001d7e:	d108      	bne.n	8001d92 <HAL_RCC_OscConfig+0x1c6>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001d80:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8001d82:	079b      	lsls	r3, r3, #30
 8001d84:	d400      	bmi.n	8001d88 <HAL_RCC_OscConfig+0x1bc>
 8001d86:	e733      	b.n	8001bf0 <HAL_RCC_OscConfig+0x24>
 8001d88:	69a3      	ldr	r3, [r4, #24]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d000      	beq.n	8001d90 <HAL_RCC_OscConfig+0x1c4>
 8001d8e:	e72f      	b.n	8001bf0 <HAL_RCC_OscConfig+0x24>
 8001d90:	e721      	b.n	8001bd6 <HAL_RCC_OscConfig+0xa>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d92:	69a2      	ldr	r2, [r4, #24]
 8001d94:	2301      	movs	r3, #1
 8001d96:	2a00      	cmp	r2, #0
 8001d98:	d010      	beq.n	8001dbc <HAL_RCC_OscConfig+0x1f0>
        __HAL_RCC_LSI_ENABLE();
 8001d9a:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d9c:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	662b      	str	r3, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001da2:	f7ff fb8d 	bl	80014c0 <HAL_GetTick>
 8001da6:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001da8:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8001daa:	423b      	tst	r3, r7
 8001dac:	d000      	beq.n	8001db0 <HAL_RCC_OscConfig+0x1e4>
 8001dae:	e71f      	b.n	8001bf0 <HAL_RCC_OscConfig+0x24>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001db0:	f7ff fb86 	bl	80014c0 <HAL_GetTick>
 8001db4:	1b80      	subs	r0, r0, r6
 8001db6:	2802      	cmp	r0, #2
 8001db8:	d9f6      	bls.n	8001da8 <HAL_RCC_OscConfig+0x1dc>
 8001dba:	e74b      	b.n	8001c54 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_LSI_DISABLE();
 8001dbc:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001dbe:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8001dc0:	439a      	bics	r2, r3
 8001dc2:	662a      	str	r2, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001dc4:	f7ff fb7c 	bl	80014c0 <HAL_GetTick>
 8001dc8:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001dca:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8001dcc:	423b      	tst	r3, r7
 8001dce:	d100      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x206>
 8001dd0:	e70e      	b.n	8001bf0 <HAL_RCC_OscConfig+0x24>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dd2:	f7ff fb75 	bl	80014c0 <HAL_GetTick>
 8001dd6:	1b80      	subs	r0, r0, r6
 8001dd8:	2802      	cmp	r0, #2
 8001dda:	d9f6      	bls.n	8001dca <HAL_RCC_OscConfig+0x1fe>
 8001ddc:	e73a      	b.n	8001c54 <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001dde:	2238      	movs	r2, #56	@ 0x38
 8001de0:	4d38      	ldr	r5, [pc, #224]	@ (8001ec4 <HAL_RCC_OscConfig+0x2f8>)
 8001de2:	68ab      	ldr	r3, [r5, #8]
 8001de4:	4013      	ands	r3, r2
 8001de6:	2b20      	cmp	r3, #32
 8001de8:	d108      	bne.n	8001dfc <HAL_RCC_OscConfig+0x230>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001dea:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8001dec:	079b      	lsls	r3, r3, #30
 8001dee:	d400      	bmi.n	8001df2 <HAL_RCC_OscConfig+0x226>
 8001df0:	e702      	b.n	8001bf8 <HAL_RCC_OscConfig+0x2c>
 8001df2:	68a3      	ldr	r3, [r4, #8]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d000      	beq.n	8001dfa <HAL_RCC_OscConfig+0x22e>
 8001df8:	e6fe      	b.n	8001bf8 <HAL_RCC_OscConfig+0x2c>
 8001dfa:	e6ec      	b.n	8001bd6 <HAL_RCC_OscConfig+0xa>
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001dfc:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001dfe:	2100      	movs	r1, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001e00:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001e02:	0552      	lsls	r2, r2, #21
    FlagStatus       pwrclkchanged = RESET;
 8001e04:	9100      	str	r1, [sp, #0]
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001e06:	4213      	tst	r3, r2
 8001e08:	d108      	bne.n	8001e1c <HAL_RCC_OscConfig+0x250>
        __HAL_RCC_PWR_CLK_ENABLE();
 8001e0a:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	63eb      	str	r3, [r5, #60]	@ 0x3c
 8001e10:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001e12:	4013      	ands	r3, r2
 8001e14:	9303      	str	r3, [sp, #12]
 8001e16:	9b03      	ldr	r3, [sp, #12]
        pwrclkchanged = SET;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	9300      	str	r3, [sp, #0]
      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e1c:	2780      	movs	r7, #128	@ 0x80
 8001e1e:	4e32      	ldr	r6, [pc, #200]	@ (8001ee8 <HAL_RCC_OscConfig+0x31c>)
 8001e20:	007f      	lsls	r7, r7, #1
 8001e22:	6833      	ldr	r3, [r6, #0]
 8001e24:	423b      	tst	r3, r7
 8001e26:	d015      	beq.n	8001e54 <HAL_RCC_OscConfig+0x288>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e28:	68a3      	ldr	r3, [r4, #8]
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d122      	bne.n	8001e74 <HAL_RCC_OscConfig+0x2a8>
 8001e2e:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8001e30:	4313      	orrs	r3, r2
 8001e32:	65eb      	str	r3, [r5, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 8001e34:	f7ff fb44 	bl	80014c0 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e38:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8001e3a:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e3c:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8001e3e:	423b      	tst	r3, r7
 8001e40:	d038      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x2e8>
      if (pwrclkchanged == SET)
 8001e42:	9b00      	ldr	r3, [sp, #0]
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d000      	beq.n	8001e4a <HAL_RCC_OscConfig+0x27e>
 8001e48:	e6d6      	b.n	8001bf8 <HAL_RCC_OscConfig+0x2c>
        __HAL_RCC_PWR_CLK_DISABLE();
 8001e4a:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001e4c:	4a27      	ldr	r2, [pc, #156]	@ (8001eec <HAL_RCC_OscConfig+0x320>)
 8001e4e:	4013      	ands	r3, r2
 8001e50:	63eb      	str	r3, [r5, #60]	@ 0x3c
 8001e52:	e6d1      	b.n	8001bf8 <HAL_RCC_OscConfig+0x2c>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e54:	6833      	ldr	r3, [r6, #0]
 8001e56:	433b      	orrs	r3, r7
 8001e58:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001e5a:	f7ff fb31 	bl	80014c0 <HAL_GetTick>
 8001e5e:	9001      	str	r0, [sp, #4]
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e60:	6833      	ldr	r3, [r6, #0]
 8001e62:	423b      	tst	r3, r7
 8001e64:	d1e0      	bne.n	8001e28 <HAL_RCC_OscConfig+0x25c>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e66:	f7ff fb2b 	bl	80014c0 <HAL_GetTick>
 8001e6a:	9b01      	ldr	r3, [sp, #4]
 8001e6c:	1ac0      	subs	r0, r0, r3
 8001e6e:	2802      	cmp	r0, #2
 8001e70:	d9f6      	bls.n	8001e60 <HAL_RCC_OscConfig+0x294>
 8001e72:	e6ef      	b.n	8001c54 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e74:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8001e76:	2b05      	cmp	r3, #5
 8001e78:	d105      	bne.n	8001e86 <HAL_RCC_OscConfig+0x2ba>
 8001e7a:	3b01      	subs	r3, #1
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	65eb      	str	r3, [r5, #92]	@ 0x5c
 8001e80:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8001e82:	2301      	movs	r3, #1
 8001e84:	e7d4      	b.n	8001e30 <HAL_RCC_OscConfig+0x264>
 8001e86:	2101      	movs	r1, #1
 8001e88:	438a      	bics	r2, r1
 8001e8a:	65ea      	str	r2, [r5, #92]	@ 0x5c
 8001e8c:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8001e8e:	3103      	adds	r1, #3
 8001e90:	438a      	bics	r2, r1
 8001e92:	65ea      	str	r2, [r5, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d1cd      	bne.n	8001e34 <HAL_RCC_OscConfig+0x268>
        tickstart = HAL_GetTick();
 8001e98:	f7ff fb12 	bl	80014c0 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e9c:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8001e9e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ea0:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8001ea2:	423b      	tst	r3, r7
 8001ea4:	d0cd      	beq.n	8001e42 <HAL_RCC_OscConfig+0x276>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ea6:	f7ff fb0b 	bl	80014c0 <HAL_GetTick>
 8001eaa:	4b11      	ldr	r3, [pc, #68]	@ (8001ef0 <HAL_RCC_OscConfig+0x324>)
 8001eac:	1b80      	subs	r0, r0, r6
 8001eae:	4298      	cmp	r0, r3
 8001eb0:	d9f6      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x2d4>
 8001eb2:	e6cf      	b.n	8001c54 <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eb4:	f7ff fb04 	bl	80014c0 <HAL_GetTick>
 8001eb8:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef0 <HAL_RCC_OscConfig+0x324>)
 8001eba:	1b80      	subs	r0, r0, r6
 8001ebc:	4298      	cmp	r0, r3
 8001ebe:	d9bd      	bls.n	8001e3c <HAL_RCC_OscConfig+0x270>
 8001ec0:	e6c8      	b.n	8001c54 <HAL_RCC_OscConfig+0x88>
 8001ec2:	46c0      	nop			@ (mov r8, r8)
 8001ec4:	40021000 	.word	0x40021000
 8001ec8:	fffeffff 	.word	0xfffeffff
 8001ecc:	fffbffff 	.word	0xfffbffff
 8001ed0:	ffff80ff 	.word	0xffff80ff
 8001ed4:	ffffc7ff 	.word	0xffffc7ff
 8001ed8:	20000000 	.word	0x20000000
 8001edc:	00f42400 	.word	0x00f42400
 8001ee0:	20000008 	.word	0x20000008
 8001ee4:	fffffeff 	.word	0xfffffeff
 8001ee8:	40007000 	.word	0x40007000
 8001eec:	efffffff 	.word	0xefffffff
 8001ef0:	00001388 	.word	0x00001388
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ef4:	2138      	movs	r1, #56	@ 0x38
 8001ef6:	4d3f      	ldr	r5, [pc, #252]	@ (8001ff4 <HAL_RCC_OscConfig+0x428>)
 8001ef8:	68aa      	ldr	r2, [r5, #8]
 8001efa:	400a      	ands	r2, r1
 8001efc:	2a10      	cmp	r2, #16
 8001efe:	d051      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x3d8>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f00:	4a3d      	ldr	r2, [pc, #244]	@ (8001ff8 <HAL_RCC_OscConfig+0x42c>)
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d138      	bne.n	8001f78 <HAL_RCC_OscConfig+0x3ac>
        __HAL_RCC_PLL_DISABLE();
 8001f06:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f08:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001f0e:	f7ff fad7 	bl	80014c0 <HAL_GetTick>
 8001f12:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f14:	04bf      	lsls	r7, r7, #18
 8001f16:	682b      	ldr	r3, [r5, #0]
 8001f18:	423b      	tst	r3, r7
 8001f1a:	d127      	bne.n	8001f6c <HAL_RCC_OscConfig+0x3a0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f1c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001f1e:	6a23      	ldr	r3, [r4, #32]
 8001f20:	68ea      	ldr	r2, [r5, #12]
 8001f22:	430b      	orrs	r3, r1
 8001f24:	4935      	ldr	r1, [pc, #212]	@ (8001ffc <HAL_RCC_OscConfig+0x430>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f26:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f28:	400a      	ands	r2, r1
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f2e:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f30:	4313      	orrs	r3, r2
 8001f32:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001f34:	4313      	orrs	r3, r2
 8001f36:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001f38:	0212      	lsls	r2, r2, #8
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8001f3e:	2380      	movs	r3, #128	@ 0x80
 8001f40:	682a      	ldr	r2, [r5, #0]
 8001f42:	045b      	lsls	r3, r3, #17
 8001f44:	4313      	orrs	r3, r2
 8001f46:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001f48:	2380      	movs	r3, #128	@ 0x80
 8001f4a:	68ea      	ldr	r2, [r5, #12]
 8001f4c:	055b      	lsls	r3, r3, #21
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8001f52:	f7ff fab5 	bl	80014c0 <HAL_GetTick>
 8001f56:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f58:	682b      	ldr	r3, [r5, #0]
 8001f5a:	4233      	tst	r3, r6
 8001f5c:	d000      	beq.n	8001f60 <HAL_RCC_OscConfig+0x394>
 8001f5e:	e64f      	b.n	8001c00 <HAL_RCC_OscConfig+0x34>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f60:	f7ff faae 	bl	80014c0 <HAL_GetTick>
 8001f64:	1b00      	subs	r0, r0, r4
 8001f66:	2802      	cmp	r0, #2
 8001f68:	d9f6      	bls.n	8001f58 <HAL_RCC_OscConfig+0x38c>
 8001f6a:	e673      	b.n	8001c54 <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f6c:	f7ff faa8 	bl	80014c0 <HAL_GetTick>
 8001f70:	1b80      	subs	r0, r0, r6
 8001f72:	2802      	cmp	r0, #2
 8001f74:	d9cf      	bls.n	8001f16 <HAL_RCC_OscConfig+0x34a>
 8001f76:	e66d      	b.n	8001c54 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_PLL_DISABLE();
 8001f78:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f7a:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001f80:	f7ff fa9e 	bl	80014c0 <HAL_GetTick>
 8001f84:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f86:	04b6      	lsls	r6, r6, #18
 8001f88:	682b      	ldr	r3, [r5, #0]
 8001f8a:	4233      	tst	r3, r6
 8001f8c:	d104      	bne.n	8001f98 <HAL_RCC_OscConfig+0x3cc>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001f8e:	68eb      	ldr	r3, [r5, #12]
 8001f90:	4a1b      	ldr	r2, [pc, #108]	@ (8002000 <HAL_RCC_OscConfig+0x434>)
 8001f92:	4013      	ands	r3, r2
 8001f94:	60eb      	str	r3, [r5, #12]
 8001f96:	e633      	b.n	8001c00 <HAL_RCC_OscConfig+0x34>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f98:	f7ff fa92 	bl	80014c0 <HAL_GetTick>
 8001f9c:	1b00      	subs	r0, r0, r4
 8001f9e:	2802      	cmp	r0, #2
 8001fa0:	d9f2      	bls.n	8001f88 <HAL_RCC_OscConfig+0x3bc>
 8001fa2:	e657      	b.n	8001c54 <HAL_RCC_OscConfig+0x88>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d100      	bne.n	8001faa <HAL_RCC_OscConfig+0x3de>
 8001fa8:	e615      	b.n	8001bd6 <HAL_RCC_OscConfig+0xa>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001faa:	2203      	movs	r2, #3
        temp_pllckcfg = RCC->PLLCFGR;
 8001fac:	68e8      	ldr	r0, [r5, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fae:	6a21      	ldr	r1, [r4, #32]
 8001fb0:	4002      	ands	r2, r0
 8001fb2:	428a      	cmp	r2, r1
 8001fb4:	d000      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x3ec>
 8001fb6:	e60e      	b.n	8001bd6 <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001fb8:	2270      	movs	r2, #112	@ 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fba:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001fbc:	4002      	ands	r2, r0
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fbe:	428a      	cmp	r2, r1
 8001fc0:	d000      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x3f8>
 8001fc2:	e608      	b.n	8001bd6 <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fc4:	21fe      	movs	r1, #254	@ 0xfe
 8001fc6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001fc8:	01c9      	lsls	r1, r1, #7
 8001fca:	4001      	ands	r1, r0
 8001fcc:	0212      	lsls	r2, r2, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001fce:	4291      	cmp	r1, r2
 8001fd0:	d000      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x408>
 8001fd2:	e600      	b.n	8001bd6 <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001fd4:	22f8      	movs	r2, #248	@ 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fd6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001fd8:	0392      	lsls	r2, r2, #14
 8001fda:	4002      	ands	r2, r0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fdc:	428a      	cmp	r2, r1
 8001fde:	d000      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x416>
 8001fe0:	e5f9      	b.n	8001bd6 <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001fe2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001fe4:	0f40      	lsrs	r0, r0, #29
 8001fe6:	0740      	lsls	r0, r0, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001fe8:	1ac0      	subs	r0, r0, r3
 8001fea:	1e43      	subs	r3, r0, #1
 8001fec:	4198      	sbcs	r0, r3
 8001fee:	b2c0      	uxtb	r0, r0
 8001ff0:	e5f2      	b.n	8001bd8 <HAL_RCC_OscConfig+0xc>
 8001ff2:	46c0      	nop			@ (mov r8, r8)
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	feffffff 	.word	0xfeffffff
 8001ffc:	1fc1808c 	.word	0x1fc1808c
 8002000:	effefffc 	.word	0xeffefffc

08002004 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002004:	2338      	movs	r3, #56	@ 0x38
{
 8002006:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002008:	4c1d      	ldr	r4, [pc, #116]	@ (8002080 <HAL_RCC_GetSysClockFreq+0x7c>)
 800200a:	68a2      	ldr	r2, [r4, #8]
 800200c:	421a      	tst	r2, r3
 800200e:	d105      	bne.n	800201c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002010:	6823      	ldr	r3, [r4, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002012:	481c      	ldr	r0, [pc, #112]	@ (8002084 <HAL_RCC_GetSysClockFreq+0x80>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002014:	049b      	lsls	r3, r3, #18
 8002016:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002018:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 800201a:	bd70      	pop	{r4, r5, r6, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800201c:	68a2      	ldr	r2, [r4, #8]
 800201e:	401a      	ands	r2, r3
 8002020:	2a08      	cmp	r2, #8
 8002022:	d027      	beq.n	8002074 <HAL_RCC_GetSysClockFreq+0x70>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002024:	68a2      	ldr	r2, [r4, #8]
 8002026:	401a      	ands	r2, r3
 8002028:	2a10      	cmp	r2, #16
 800202a:	d117      	bne.n	800205c <HAL_RCC_GetSysClockFreq+0x58>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800202c:	68e3      	ldr	r3, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800202e:	68e1      	ldr	r1, [r4, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002030:	43db      	mvns	r3, r3
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002032:	68e5      	ldr	r5, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002034:	0649      	lsls	r1, r1, #25
 8002036:	0f49      	lsrs	r1, r1, #29
 8002038:	326f      	adds	r2, #111	@ 0x6f
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800203a:	0a2d      	lsrs	r5, r5, #8
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800203c:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800203e:	4015      	ands	r5, r2
    switch (pllsource)
 8002040:	079b      	lsls	r3, r3, #30
 8002042:	d109      	bne.n	8002058 <HAL_RCC_GetSysClockFreq+0x54>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002044:	4810      	ldr	r0, [pc, #64]	@ (8002088 <HAL_RCC_GetSysClockFreq+0x84>)
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002046:	f7fe f881 	bl	800014c <__udivsi3>
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800204a:	68e1      	ldr	r1, [r4, #12]
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800204c:	4368      	muls	r0, r5
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800204e:	0f49      	lsrs	r1, r1, #29
 8002050:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 8002052:	f7fe f87b 	bl	800014c <__udivsi3>
 8002056:	e7e0      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x16>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002058:	480a      	ldr	r0, [pc, #40]	@ (8002084 <HAL_RCC_GetSysClockFreq+0x80>)
 800205a:	e7f4      	b.n	8002046 <HAL_RCC_GetSysClockFreq+0x42>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800205c:	68a2      	ldr	r2, [r4, #8]
 800205e:	401a      	ands	r2, r3
 8002060:	2a20      	cmp	r2, #32
 8002062:	d009      	beq.n	8002078 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002064:	68a2      	ldr	r2, [r4, #8]
    sysclockfreq = 0U;
 8002066:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002068:	4013      	ands	r3, r2
 800206a:	2b18      	cmp	r3, #24
 800206c:	d1d5      	bne.n	800201a <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSI_VALUE;
 800206e:	20fa      	movs	r0, #250	@ 0xfa
 8002070:	01c0      	lsls	r0, r0, #7
 8002072:	e7d2      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = HSE_VALUE;
 8002074:	4804      	ldr	r0, [pc, #16]	@ (8002088 <HAL_RCC_GetSysClockFreq+0x84>)
 8002076:	e7d0      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSE_VALUE;
 8002078:	2080      	movs	r0, #128	@ 0x80
 800207a:	0200      	lsls	r0, r0, #8
 800207c:	e7cd      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x16>
 800207e:	46c0      	nop			@ (mov r8, r8)
 8002080:	40021000 	.word	0x40021000
 8002084:	00f42400 	.word	0x00f42400
 8002088:	007a1200 	.word	0x007a1200

0800208c <HAL_RCC_ClockConfig>:
{
 800208c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800208e:	0004      	movs	r4, r0
 8002090:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8002092:	2800      	cmp	r0, #0
 8002094:	d101      	bne.n	800209a <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8002096:	2001      	movs	r0, #1
}
 8002098:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800209a:	2707      	movs	r7, #7
 800209c:	4e48      	ldr	r6, [pc, #288]	@ (80021c0 <HAL_RCC_ClockConfig+0x134>)
 800209e:	6833      	ldr	r3, [r6, #0]
 80020a0:	403b      	ands	r3, r7
 80020a2:	428b      	cmp	r3, r1
 80020a4:	d32a      	bcc.n	80020fc <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020a6:	6822      	ldr	r2, [r4, #0]
 80020a8:	0793      	lsls	r3, r2, #30
 80020aa:	d43b      	bmi.n	8002124 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020ac:	07d2      	lsls	r2, r2, #31
 80020ae:	d448      	bmi.n	8002142 <HAL_RCC_ClockConfig+0xb6>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020b0:	2707      	movs	r7, #7
 80020b2:	6833      	ldr	r3, [r6, #0]
 80020b4:	403b      	ands	r3, r7
 80020b6:	42ab      	cmp	r3, r5
 80020b8:	d90a      	bls.n	80020d0 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020ba:	6833      	ldr	r3, [r6, #0]
 80020bc:	43bb      	bics	r3, r7
 80020be:	432b      	orrs	r3, r5
 80020c0:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80020c2:	f7ff f9fd 	bl	80014c0 <HAL_GetTick>
 80020c6:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020c8:	6833      	ldr	r3, [r6, #0]
 80020ca:	403b      	ands	r3, r7
 80020cc:	42ab      	cmp	r3, r5
 80020ce:	d168      	bne.n	80021a2 <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020d0:	6823      	ldr	r3, [r4, #0]
 80020d2:	4d3c      	ldr	r5, [pc, #240]	@ (80021c4 <HAL_RCC_ClockConfig+0x138>)
 80020d4:	075b      	lsls	r3, r3, #29
 80020d6:	d46c      	bmi.n	80021b2 <HAL_RCC_ClockConfig+0x126>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80020d8:	f7ff ff94 	bl	8002004 <HAL_RCC_GetSysClockFreq>
 80020dc:	68ab      	ldr	r3, [r5, #8]
 80020de:	493a      	ldr	r1, [pc, #232]	@ (80021c8 <HAL_RCC_ClockConfig+0x13c>)
 80020e0:	051b      	lsls	r3, r3, #20
 80020e2:	0f1b      	lsrs	r3, r3, #28
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	585b      	ldr	r3, [r3, r1]
 80020e8:	211f      	movs	r1, #31
 80020ea:	400b      	ands	r3, r1
 80020ec:	40d8      	lsrs	r0, r3
 80020ee:	4a37      	ldr	r2, [pc, #220]	@ (80021cc <HAL_RCC_ClockConfig+0x140>)
  return HAL_InitTick(uwTickPrio);
 80020f0:	4b37      	ldr	r3, [pc, #220]	@ (80021d0 <HAL_RCC_ClockConfig+0x144>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80020f2:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 80020f4:	6818      	ldr	r0, [r3, #0]
 80020f6:	f7ff f99b 	bl	8001430 <HAL_InitTick>
 80020fa:	e7cd      	b.n	8002098 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020fc:	6833      	ldr	r3, [r6, #0]
 80020fe:	43bb      	bics	r3, r7
 8002100:	430b      	orrs	r3, r1
 8002102:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8002104:	f7ff f9dc 	bl	80014c0 <HAL_GetTick>
 8002108:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800210a:	6833      	ldr	r3, [r6, #0]
 800210c:	403b      	ands	r3, r7
 800210e:	42ab      	cmp	r3, r5
 8002110:	d0c9      	beq.n	80020a6 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002112:	f7ff f9d5 	bl	80014c0 <HAL_GetTick>
 8002116:	9b01      	ldr	r3, [sp, #4]
 8002118:	1ac0      	subs	r0, r0, r3
 800211a:	4b2e      	ldr	r3, [pc, #184]	@ (80021d4 <HAL_RCC_ClockConfig+0x148>)
 800211c:	4298      	cmp	r0, r3
 800211e:	d9f4      	bls.n	800210a <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 8002120:	2003      	movs	r0, #3
 8002122:	e7b9      	b.n	8002098 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002124:	4927      	ldr	r1, [pc, #156]	@ (80021c4 <HAL_RCC_ClockConfig+0x138>)
 8002126:	0753      	lsls	r3, r2, #29
 8002128:	d504      	bpl.n	8002134 <HAL_RCC_ClockConfig+0xa8>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800212a:	23e0      	movs	r3, #224	@ 0xe0
 800212c:	6888      	ldr	r0, [r1, #8]
 800212e:	01db      	lsls	r3, r3, #7
 8002130:	4303      	orrs	r3, r0
 8002132:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002134:	688b      	ldr	r3, [r1, #8]
 8002136:	4828      	ldr	r0, [pc, #160]	@ (80021d8 <HAL_RCC_ClockConfig+0x14c>)
 8002138:	4003      	ands	r3, r0
 800213a:	68a0      	ldr	r0, [r4, #8]
 800213c:	4303      	orrs	r3, r0
 800213e:	608b      	str	r3, [r1, #8]
 8002140:	e7b4      	b.n	80020ac <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002142:	6860      	ldr	r0, [r4, #4]
 8002144:	4f1f      	ldr	r7, [pc, #124]	@ (80021c4 <HAL_RCC_ClockConfig+0x138>)
 8002146:	2803      	cmp	r0, #3
 8002148:	d829      	bhi.n	800219e <HAL_RCC_ClockConfig+0x112>
 800214a:	f7fd ffeb 	bl	8000124 <__gnu_thumb1_case_uqi>
 800214e:	0220      	.short	0x0220
 8002150:	241c      	.short	0x241c
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	039b      	lsls	r3, r3, #14
 8002156:	d59e      	bpl.n	8002096 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002158:	2207      	movs	r2, #7
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	4393      	bics	r3, r2
 800215e:	4303      	orrs	r3, r0
 8002160:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 8002162:	f7ff f9ad 	bl	80014c0 <HAL_GetTick>
 8002166:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002168:	2338      	movs	r3, #56	@ 0x38
 800216a:	68ba      	ldr	r2, [r7, #8]
 800216c:	401a      	ands	r2, r3
 800216e:	6863      	ldr	r3, [r4, #4]
 8002170:	00db      	lsls	r3, r3, #3
 8002172:	429a      	cmp	r2, r3
 8002174:	d09c      	beq.n	80020b0 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002176:	f7ff f9a3 	bl	80014c0 <HAL_GetTick>
 800217a:	9b01      	ldr	r3, [sp, #4]
 800217c:	1ac0      	subs	r0, r0, r3
 800217e:	4b15      	ldr	r3, [pc, #84]	@ (80021d4 <HAL_RCC_ClockConfig+0x148>)
 8002180:	4298      	cmp	r0, r3
 8002182:	d9f1      	bls.n	8002168 <HAL_RCC_ClockConfig+0xdc>
 8002184:	e7cc      	b.n	8002120 <HAL_RCC_ClockConfig+0x94>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	019b      	lsls	r3, r3, #6
 800218a:	d4e5      	bmi.n	8002158 <HAL_RCC_ClockConfig+0xcc>
 800218c:	e783      	b.n	8002096 <HAL_RCC_ClockConfig+0xa>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	055b      	lsls	r3, r3, #21
 8002192:	d4e1      	bmi.n	8002158 <HAL_RCC_ClockConfig+0xcc>
 8002194:	e77f      	b.n	8002096 <HAL_RCC_ClockConfig+0xa>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002196:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002198:	079b      	lsls	r3, r3, #30
 800219a:	d4dd      	bmi.n	8002158 <HAL_RCC_ClockConfig+0xcc>
 800219c:	e77b      	b.n	8002096 <HAL_RCC_ClockConfig+0xa>
 800219e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021a0:	e7fa      	b.n	8002198 <HAL_RCC_ClockConfig+0x10c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021a2:	f7ff f98d 	bl	80014c0 <HAL_GetTick>
 80021a6:	9b01      	ldr	r3, [sp, #4]
 80021a8:	1ac0      	subs	r0, r0, r3
 80021aa:	4b0a      	ldr	r3, [pc, #40]	@ (80021d4 <HAL_RCC_ClockConfig+0x148>)
 80021ac:	4298      	cmp	r0, r3
 80021ae:	d98b      	bls.n	80020c8 <HAL_RCC_ClockConfig+0x3c>
 80021b0:	e7b6      	b.n	8002120 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80021b2:	68ab      	ldr	r3, [r5, #8]
 80021b4:	4a09      	ldr	r2, [pc, #36]	@ (80021dc <HAL_RCC_ClockConfig+0x150>)
 80021b6:	4013      	ands	r3, r2
 80021b8:	68e2      	ldr	r2, [r4, #12]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	60ab      	str	r3, [r5, #8]
 80021be:	e78b      	b.n	80020d8 <HAL_RCC_ClockConfig+0x4c>
 80021c0:	40022000 	.word	0x40022000
 80021c4:	40021000 	.word	0x40021000
 80021c8:	08004ca8 	.word	0x08004ca8
 80021cc:	20000000 	.word	0x20000000
 80021d0:	20000008 	.word	0x20000008
 80021d4:	00001388 	.word	0x00001388
 80021d8:	fffff0ff 	.word	0xfffff0ff
 80021dc:	ffff8fff 	.word	0xffff8fff

080021e0 <HAL_RCC_GetPCLK1Freq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80021e0:	4b06      	ldr	r3, [pc, #24]	@ (80021fc <HAL_RCC_GetPCLK1Freq+0x1c>)
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80021e2:	4907      	ldr	r1, [pc, #28]	@ (8002200 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021e4:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80021e6:	4a07      	ldr	r2, [pc, #28]	@ (8002204 <HAL_RCC_GetPCLK1Freq+0x24>)
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80021e8:	045b      	lsls	r3, r3, #17
 80021ea:	0f5b      	lsrs	r3, r3, #29
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	585b      	ldr	r3, [r3, r1]
 80021f0:	211f      	movs	r1, #31
 80021f2:	6810      	ldr	r0, [r2, #0]
 80021f4:	400b      	ands	r3, r1
 80021f6:	40d8      	lsrs	r0, r3
}
 80021f8:	4770      	bx	lr
 80021fa:	46c0      	nop			@ (mov r8, r8)
 80021fc:	40021000 	.word	0x40021000
 8002200:	08004c88 	.word	0x08004c88
 8002204:	20000000 	.word	0x20000000

08002208 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002208:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800220a:	6803      	ldr	r3, [r0, #0]
{
 800220c:	0005      	movs	r5, r0
 800220e:	b085      	sub	sp, #20
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002210:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002212:	039b      	lsls	r3, r3, #14
 8002214:	d551      	bpl.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0xb2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002216:	2280      	movs	r2, #128	@ 0x80
 8002218:	4c48      	ldr	r4, [pc, #288]	@ (800233c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800221a:	0552      	lsls	r2, r2, #21
 800221c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 800221e:	9000      	str	r0, [sp, #0]
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002220:	4213      	tst	r3, r2
 8002222:	d108      	bne.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002224:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002226:	4313      	orrs	r3, r2
 8002228:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800222a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800222c:	4013      	ands	r3, r2
 800222e:	9303      	str	r3, [sp, #12]
 8002230:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8002232:	2301      	movs	r3, #1
 8002234:	9300      	str	r3, [sp, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002236:	2780      	movs	r7, #128	@ 0x80
 8002238:	4e41      	ldr	r6, [pc, #260]	@ (8002340 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 800223a:	007f      	lsls	r7, r7, #1
 800223c:	6833      	ldr	r3, [r6, #0]
 800223e:	433b      	orrs	r3, r7
 8002240:	6033      	str	r3, [r6, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002242:	f7ff f93d 	bl	80014c0 <HAL_GetTick>
 8002246:	9001      	str	r0, [sp, #4]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002248:	6833      	ldr	r3, [r6, #0]
 800224a:	423b      	tst	r3, r7
 800224c:	d027      	beq.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x96>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800224e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002250:	23c0      	movs	r3, #192	@ 0xc0
 8002252:	0010      	movs	r0, r2
 8002254:	009b      	lsls	r3, r3, #2

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002256:	6969      	ldr	r1, [r5, #20]
 8002258:	4e3a      	ldr	r6, [pc, #232]	@ (8002344 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800225a:	4018      	ands	r0, r3
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800225c:	421a      	tst	r2, r3
 800225e:	d017      	beq.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x88>
 8002260:	4281      	cmp	r1, r0
 8002262:	d015      	beq.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002264:	2280      	movs	r2, #128	@ 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002266:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 8002268:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800226a:	0019      	movs	r1, r3
        __HAL_RCC_BACKUPRESET_FORCE();
 800226c:	0252      	lsls	r2, r2, #9
 800226e:	4302      	orrs	r2, r0
 8002270:	65e2      	str	r2, [r4, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002272:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002274:	4834      	ldr	r0, [pc, #208]	@ (8002348 <HAL_RCCEx_PeriphCLKConfig+0x140>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002276:	4031      	ands	r1, r6
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002278:	4002      	ands	r2, r0
 800227a:	65e2      	str	r2, [r4, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800227c:	65e1      	str	r1, [r4, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800227e:	07db      	lsls	r3, r3, #31
 8002280:	d506      	bpl.n	8002290 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002282:	f7ff f91d 	bl	80014c0 <HAL_GetTick>
 8002286:	0007      	movs	r7, r0

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002288:	2202      	movs	r2, #2
 800228a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800228c:	4213      	tst	r3, r2
 800228e:	d04d      	beq.n	800232c <HAL_RCCEx_PeriphCLKConfig+0x124>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002290:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002292:	696a      	ldr	r2, [r5, #20]
 8002294:	4033      	ands	r3, r6
 8002296:	4313      	orrs	r3, r2
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002298:	2000      	movs	r0, #0
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800229a:	65e3      	str	r3, [r4, #92]	@ 0x5c
 800229c:	e006      	b.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0xa4>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800229e:	f7ff f90f 	bl	80014c0 <HAL_GetTick>
 80022a2:	9b01      	ldr	r3, [sp, #4]
 80022a4:	1ac0      	subs	r0, r0, r3
 80022a6:	2802      	cmp	r0, #2
 80022a8:	d9ce      	bls.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0x40>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80022aa:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80022ac:	9b00      	ldr	r3, [sp, #0]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d103      	bne.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0xb2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022b2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80022b4:	4a25      	ldr	r2, [pc, #148]	@ (800234c <HAL_RCCEx_PeriphCLKConfig+0x144>)
 80022b6:	4013      	ands	r3, r2
 80022b8:	63e3      	str	r3, [r4, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80022ba:	682a      	ldr	r2, [r5, #0]
 80022bc:	07d3      	lsls	r3, r2, #31
 80022be:	d506      	bpl.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80022c0:	2403      	movs	r4, #3
 80022c2:	491e      	ldr	r1, [pc, #120]	@ (800233c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80022c4:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80022c6:	43a3      	bics	r3, r4
 80022c8:	686c      	ldr	r4, [r5, #4]
 80022ca:	4323      	orrs	r3, r4
 80022cc:	654b      	str	r3, [r1, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80022ce:	0693      	lsls	r3, r2, #26
 80022d0:	d506      	bpl.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80022d2:	491a      	ldr	r1, [pc, #104]	@ (800233c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80022d4:	4c1e      	ldr	r4, [pc, #120]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80022d6:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80022d8:	4023      	ands	r3, r4
 80022da:	68ac      	ldr	r4, [r5, #8]
 80022dc:	4323      	orrs	r3, r4
 80022de:	654b      	str	r3, [r1, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80022e0:	0453      	lsls	r3, r2, #17
 80022e2:	d50f      	bpl.n	8002304 <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80022e4:	4915      	ldr	r1, [pc, #84]	@ (800233c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80022e6:	692c      	ldr	r4, [r5, #16]
 80022e8:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	089b      	lsrs	r3, r3, #2
 80022ee:	4323      	orrs	r3, r4
 80022f0:	654b      	str	r3, [r1, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80022f2:	2380      	movs	r3, #128	@ 0x80
 80022f4:	05db      	lsls	r3, r3, #23
 80022f6:	429c      	cmp	r4, r3
 80022f8:	d104      	bne.n	8002304 <HAL_RCCEx_PeriphCLKConfig+0xfc>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80022fa:	2380      	movs	r3, #128	@ 0x80
 80022fc:	68cc      	ldr	r4, [r1, #12]
 80022fe:	025b      	lsls	r3, r3, #9
 8002300:	4323      	orrs	r3, r4
 8002302:	60cb      	str	r3, [r1, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002304:	0512      	lsls	r2, r2, #20
 8002306:	d50f      	bpl.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002308:	4a0c      	ldr	r2, [pc, #48]	@ (800233c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800230a:	4c12      	ldr	r4, [pc, #72]	@ (8002354 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800230c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800230e:	68e9      	ldr	r1, [r5, #12]
 8002310:	4023      	ands	r3, r4
 8002312:	430b      	orrs	r3, r1
 8002314:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002316:	2380      	movs	r3, #128	@ 0x80
 8002318:	01db      	lsls	r3, r3, #7
 800231a:	4299      	cmp	r1, r3
 800231c:	d104      	bne.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800231e:	2380      	movs	r3, #128	@ 0x80
 8002320:	68d1      	ldr	r1, [r2, #12]
 8002322:	025b      	lsls	r3, r3, #9
 8002324:	430b      	orrs	r3, r1
 8002326:	60d3      	str	r3, [r2, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 8002328:	b005      	add	sp, #20
 800232a:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800232c:	f7ff f8c8 	bl	80014c0 <HAL_GetTick>
 8002330:	4b09      	ldr	r3, [pc, #36]	@ (8002358 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002332:	1bc0      	subs	r0, r0, r7
 8002334:	4298      	cmp	r0, r3
 8002336:	d9a7      	bls.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x80>
 8002338:	e7b7      	b.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800233a:	46c0      	nop			@ (mov r8, r8)
 800233c:	40021000 	.word	0x40021000
 8002340:	40007000 	.word	0x40007000
 8002344:	fffffcff 	.word	0xfffffcff
 8002348:	fffeffff 	.word	0xfffeffff
 800234c:	efffffff 	.word	0xefffffff
 8002350:	ffffcfff 	.word	0xffffcfff
 8002354:	ffff3fff 	.word	0xffff3fff
 8002358:	00001388 	.word	0x00001388

0800235c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800235c:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800235e:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 8002360:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002362:	6a02      	ldr	r2, [r0, #32]
 8002364:	43a2      	bics	r2, r4
 8002366:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002368:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800236a:	4a12      	ldr	r2, [pc, #72]	@ (80023b4 <TIM_OC1_SetConfig+0x58>)
  tmpccmrx = TIMx->CCMR1;
 800236c:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800236e:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002370:	680a      	ldr	r2, [r1, #0]
 8002372:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002374:	2202      	movs	r2, #2
 8002376:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002378:	688a      	ldr	r2, [r1, #8]
 800237a:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800237c:	4a0e      	ldr	r2, [pc, #56]	@ (80023b8 <TIM_OC1_SetConfig+0x5c>)
 800237e:	4290      	cmp	r0, r2
 8002380:	d005      	beq.n	800238e <TIM_OC1_SetConfig+0x32>
 8002382:	4a0e      	ldr	r2, [pc, #56]	@ (80023bc <TIM_OC1_SetConfig+0x60>)
 8002384:	4290      	cmp	r0, r2
 8002386:	d002      	beq.n	800238e <TIM_OC1_SetConfig+0x32>
 8002388:	4a0d      	ldr	r2, [pc, #52]	@ (80023c0 <TIM_OC1_SetConfig+0x64>)
 800238a:	4290      	cmp	r0, r2
 800238c:	d10b      	bne.n	80023a6 <TIM_OC1_SetConfig+0x4a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800238e:	2208      	movs	r2, #8
 8002390:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002392:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002394:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8002396:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8002398:	2204      	movs	r2, #4
 800239a:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800239c:	4a09      	ldr	r2, [pc, #36]	@ (80023c4 <TIM_OC1_SetConfig+0x68>)
 800239e:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 80023a0:	694c      	ldr	r4, [r1, #20]
 80023a2:	4334      	orrs	r4, r6
 80023a4:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80023a6:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80023a8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80023aa:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80023ac:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023ae:	6203      	str	r3, [r0, #32]
}
 80023b0:	bd70      	pop	{r4, r5, r6, pc}
 80023b2:	46c0      	nop			@ (mov r8, r8)
 80023b4:	fffeff8c 	.word	0xfffeff8c
 80023b8:	40012c00 	.word	0x40012c00
 80023bc:	40014400 	.word	0x40014400
 80023c0:	40014800 	.word	0x40014800
 80023c4:	fffffcff 	.word	0xfffffcff

080023c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80023c8:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80023ca:	4a17      	ldr	r2, [pc, #92]	@ (8002428 <TIM_OC3_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 80023cc:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80023ce:	6a03      	ldr	r3, [r0, #32]
 80023d0:	4013      	ands	r3, r2
 80023d2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023d4:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80023d6:	4b15      	ldr	r3, [pc, #84]	@ (800242c <TIM_OC3_SetConfig+0x64>)
  tmpccmrx = TIMx->CCMR2;
 80023d8:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80023da:	401c      	ands	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80023dc:	680b      	ldr	r3, [r1, #0]
 80023de:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80023e0:	4b13      	ldr	r3, [pc, #76]	@ (8002430 <TIM_OC3_SetConfig+0x68>)
 80023e2:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80023e4:	688b      	ldr	r3, [r1, #8]
 80023e6:	021b      	lsls	r3, r3, #8
 80023e8:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80023ea:	4d12      	ldr	r5, [pc, #72]	@ (8002434 <TIM_OC3_SetConfig+0x6c>)
 80023ec:	42a8      	cmp	r0, r5
 80023ee:	d10e      	bne.n	800240e <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80023f0:	4d11      	ldr	r5, [pc, #68]	@ (8002438 <TIM_OC3_SetConfig+0x70>)
 80023f2:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80023f4:	68cb      	ldr	r3, [r1, #12]
 80023f6:	021b      	lsls	r3, r3, #8
 80023f8:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80023fa:	4d10      	ldr	r5, [pc, #64]	@ (800243c <TIM_OC3_SetConfig+0x74>)
 80023fc:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80023fe:	4d10      	ldr	r5, [pc, #64]	@ (8002440 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002400:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002402:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002404:	694a      	ldr	r2, [r1, #20]
 8002406:	4332      	orrs	r2, r6
 8002408:	0112      	lsls	r2, r2, #4
 800240a:	432a      	orrs	r2, r5
 800240c:	e005      	b.n	800241a <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800240e:	4d0d      	ldr	r5, [pc, #52]	@ (8002444 <TIM_OC3_SetConfig+0x7c>)
 8002410:	42a8      	cmp	r0, r5
 8002412:	d0f4      	beq.n	80023fe <TIM_OC3_SetConfig+0x36>
 8002414:	4d0c      	ldr	r5, [pc, #48]	@ (8002448 <TIM_OC3_SetConfig+0x80>)
 8002416:	42a8      	cmp	r0, r5
 8002418:	d0f1      	beq.n	80023fe <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800241a:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800241c:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800241e:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8002420:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002422:	6203      	str	r3, [r0, #32]
}
 8002424:	bd70      	pop	{r4, r5, r6, pc}
 8002426:	46c0      	nop			@ (mov r8, r8)
 8002428:	fffffeff 	.word	0xfffffeff
 800242c:	fffeff8c 	.word	0xfffeff8c
 8002430:	fffffdff 	.word	0xfffffdff
 8002434:	40012c00 	.word	0x40012c00
 8002438:	fffff7ff 	.word	0xfffff7ff
 800243c:	fffffbff 	.word	0xfffffbff
 8002440:	ffffcfff 	.word	0xffffcfff
 8002444:	40014400 	.word	0x40014400
 8002448:	40014800 	.word	0x40014800

0800244c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800244c:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800244e:	4a12      	ldr	r2, [pc, #72]	@ (8002498 <TIM_OC4_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 8002450:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002452:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002454:	4d11      	ldr	r5, [pc, #68]	@ (800249c <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002456:	4013      	ands	r3, r2
 8002458:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800245a:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 800245c:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800245e:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002460:	680d      	ldr	r5, [r1, #0]
 8002462:	022d      	lsls	r5, r5, #8
 8002464:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002466:	4a0e      	ldr	r2, [pc, #56]	@ (80024a0 <TIM_OC4_SetConfig+0x54>)
 8002468:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800246a:	688a      	ldr	r2, [r1, #8]
 800246c:	0312      	lsls	r2, r2, #12
 800246e:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002470:	4c0c      	ldr	r4, [pc, #48]	@ (80024a4 <TIM_OC4_SetConfig+0x58>)
 8002472:	42a0      	cmp	r0, r4
 8002474:	d005      	beq.n	8002482 <TIM_OC4_SetConfig+0x36>
 8002476:	4c0c      	ldr	r4, [pc, #48]	@ (80024a8 <TIM_OC4_SetConfig+0x5c>)
 8002478:	42a0      	cmp	r0, r4
 800247a:	d002      	beq.n	8002482 <TIM_OC4_SetConfig+0x36>
 800247c:	4c0b      	ldr	r4, [pc, #44]	@ (80024ac <TIM_OC4_SetConfig+0x60>)
 800247e:	42a0      	cmp	r0, r4
 8002480:	d104      	bne.n	800248c <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002482:	4c0b      	ldr	r4, [pc, #44]	@ (80024b0 <TIM_OC4_SetConfig+0x64>)
 8002484:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002486:	694b      	ldr	r3, [r1, #20]
 8002488:	019b      	lsls	r3, r3, #6
 800248a:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800248c:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800248e:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002490:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8002492:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002494:	6202      	str	r2, [r0, #32]
}
 8002496:	bd30      	pop	{r4, r5, pc}
 8002498:	ffffefff 	.word	0xffffefff
 800249c:	feff8cff 	.word	0xfeff8cff
 80024a0:	ffffdfff 	.word	0xffffdfff
 80024a4:	40012c00 	.word	0x40012c00
 80024a8:	40014400 	.word	0x40014400
 80024ac:	40014800 	.word	0x40014800
 80024b0:	ffffbfff 	.word	0xffffbfff

080024b4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80024b4:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024b6:	6a06      	ldr	r6, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80024b8:	4c10      	ldr	r4, [pc, #64]	@ (80024fc <TIM_OC5_SetConfig+0x48>)
 80024ba:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80024bc:	4a10      	ldr	r2, [pc, #64]	@ (8002500 <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80024be:	4023      	ands	r3, r4
 80024c0:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80024c2:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 80024c4:	6d45      	ldr	r5, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80024c6:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80024c8:	680a      	ldr	r2, [r1, #0]
 80024ca:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80024cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002504 <TIM_OC5_SetConfig+0x50>)
 80024ce:	4016      	ands	r6, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80024d0:	688a      	ldr	r2, [r1, #8]
 80024d2:	0412      	lsls	r2, r2, #16
 80024d4:	4332      	orrs	r2, r6

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024d6:	4e0c      	ldr	r6, [pc, #48]	@ (8002508 <TIM_OC5_SetConfig+0x54>)
 80024d8:	42b0      	cmp	r0, r6
 80024da:	d005      	beq.n	80024e8 <TIM_OC5_SetConfig+0x34>
 80024dc:	4e0b      	ldr	r6, [pc, #44]	@ (800250c <TIM_OC5_SetConfig+0x58>)
 80024de:	42b0      	cmp	r0, r6
 80024e0:	d002      	beq.n	80024e8 <TIM_OC5_SetConfig+0x34>
 80024e2:	4e0b      	ldr	r6, [pc, #44]	@ (8002510 <TIM_OC5_SetConfig+0x5c>)
 80024e4:	42b0      	cmp	r0, r6
 80024e6:	d103      	bne.n	80024f0 <TIM_OC5_SetConfig+0x3c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80024e8:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80024ea:	694b      	ldr	r3, [r1, #20]
 80024ec:	021b      	lsls	r3, r3, #8
 80024ee:	4323      	orrs	r3, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024f0:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80024f2:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 80024f4:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 80024f6:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024f8:	6202      	str	r2, [r0, #32]
}
 80024fa:	bd70      	pop	{r4, r5, r6, pc}
 80024fc:	fffeffff 	.word	0xfffeffff
 8002500:	fffeff8f 	.word	0xfffeff8f
 8002504:	fffdffff 	.word	0xfffdffff
 8002508:	40012c00 	.word	0x40012c00
 800250c:	40014400 	.word	0x40014400
 8002510:	40014800 	.word	0x40014800

08002514 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002514:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002516:	4a12      	ldr	r2, [pc, #72]	@ (8002560 <TIM_OC6_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 8002518:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800251a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800251c:	4d11      	ldr	r5, [pc, #68]	@ (8002564 <TIM_OC6_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800251e:	4013      	ands	r3, r2
 8002520:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002522:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 8002524:	6d42      	ldr	r2, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002526:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002528:	680d      	ldr	r5, [r1, #0]
 800252a:	022d      	lsls	r5, r5, #8
 800252c:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800252e:	4a0e      	ldr	r2, [pc, #56]	@ (8002568 <TIM_OC6_SetConfig+0x54>)
 8002530:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002532:	688a      	ldr	r2, [r1, #8]
 8002534:	0512      	lsls	r2, r2, #20
 8002536:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002538:	4c0c      	ldr	r4, [pc, #48]	@ (800256c <TIM_OC6_SetConfig+0x58>)
 800253a:	42a0      	cmp	r0, r4
 800253c:	d005      	beq.n	800254a <TIM_OC6_SetConfig+0x36>
 800253e:	4c0c      	ldr	r4, [pc, #48]	@ (8002570 <TIM_OC6_SetConfig+0x5c>)
 8002540:	42a0      	cmp	r0, r4
 8002542:	d002      	beq.n	800254a <TIM_OC6_SetConfig+0x36>
 8002544:	4c0b      	ldr	r4, [pc, #44]	@ (8002574 <TIM_OC6_SetConfig+0x60>)
 8002546:	42a0      	cmp	r0, r4
 8002548:	d104      	bne.n	8002554 <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800254a:	4c0b      	ldr	r4, [pc, #44]	@ (8002578 <TIM_OC6_SetConfig+0x64>)
 800254c:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800254e:	694b      	ldr	r3, [r1, #20]
 8002550:	029b      	lsls	r3, r3, #10
 8002552:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002554:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002556:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 8002558:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800255a:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800255c:	6202      	str	r2, [r0, #32]
}
 800255e:	bd30      	pop	{r4, r5, pc}
 8002560:	ffefffff 	.word	0xffefffff
 8002564:	feff8fff 	.word	0xfeff8fff
 8002568:	ffdfffff 	.word	0xffdfffff
 800256c:	40012c00 	.word	0x40012c00
 8002570:	40014400 	.word	0x40014400
 8002574:	40014800 	.word	0x40014800
 8002578:	fffbffff 	.word	0xfffbffff

0800257c <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 800257c:	4770      	bx	lr

0800257e <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 800257e:	4770      	bx	lr

08002580 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8002580:	4770      	bx	lr

08002582 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8002582:	4770      	bx	lr

08002584 <TIM_DMADelayPulseCplt>:
{
 8002584:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002586:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002588:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800258a:	4282      	cmp	r2, r0
 800258c:	d10d      	bne.n	80025aa <TIM_DMADelayPulseCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800258e:	2301      	movs	r3, #1
 8002590:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8002592:	69d2      	ldr	r2, [r2, #28]
 8002594:	2a00      	cmp	r2, #0
 8002596:	d102      	bne.n	800259e <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002598:	0022      	movs	r2, r4
 800259a:	323e      	adds	r2, #62	@ 0x3e
 800259c:	7013      	strb	r3, [r2, #0]
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800259e:	0020      	movs	r0, r4
 80025a0:	f7fe fd96 	bl	80010d0 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025a4:	2300      	movs	r3, #0
 80025a6:	7723      	strb	r3, [r4, #28]
}
 80025a8:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80025aa:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80025ac:	4283      	cmp	r3, r0
 80025ae:	d109      	bne.n	80025c4 <TIM_DMADelayPulseCplt+0x40>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80025b0:	2202      	movs	r2, #2
 80025b2:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80025b4:	69db      	ldr	r3, [r3, #28]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1f1      	bne.n	800259e <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80025ba:	0023      	movs	r3, r4
 80025bc:	3a01      	subs	r2, #1
 80025be:	333f      	adds	r3, #63	@ 0x3f
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80025c0:	701a      	strb	r2, [r3, #0]
 80025c2:	e7ec      	b.n	800259e <TIM_DMADelayPulseCplt+0x1a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80025c4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80025c6:	4283      	cmp	r3, r0
 80025c8:	d108      	bne.n	80025dc <TIM_DMADelayPulseCplt+0x58>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80025ca:	2204      	movs	r2, #4
 80025cc:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80025ce:	69db      	ldr	r3, [r3, #28]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d1e4      	bne.n	800259e <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80025d4:	0023      	movs	r3, r4
 80025d6:	3a03      	subs	r2, #3
 80025d8:	3340      	adds	r3, #64	@ 0x40
 80025da:	e7f1      	b.n	80025c0 <TIM_DMADelayPulseCplt+0x3c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80025dc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80025de:	4283      	cmp	r3, r0
 80025e0:	d1dd      	bne.n	800259e <TIM_DMADelayPulseCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80025e2:	2208      	movs	r2, #8
 80025e4:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80025e6:	69db      	ldr	r3, [r3, #28]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d1d8      	bne.n	800259e <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80025ec:	0023      	movs	r3, r4
 80025ee:	3a07      	subs	r2, #7
 80025f0:	3341      	adds	r3, #65	@ 0x41
 80025f2:	e7e5      	b.n	80025c0 <TIM_DMADelayPulseCplt+0x3c>

080025f4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
 80025f4:	4770      	bx	lr

080025f6 <TIM_DMADelayPulseHalfCplt>:
{
 80025f6:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025f8:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80025fa:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80025fc:	4283      	cmp	r3, r0
 80025fe:	d107      	bne.n	8002610 <TIM_DMADelayPulseHalfCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002600:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002602:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002604:	0020      	movs	r0, r4
 8002606:	f7ff fff5 	bl	80025f4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800260a:	2300      	movs	r3, #0
 800260c:	7723      	strb	r3, [r4, #28]
}
 800260e:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002610:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002612:	4283      	cmp	r3, r0
 8002614:	d101      	bne.n	800261a <TIM_DMADelayPulseHalfCplt+0x24>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002616:	2302      	movs	r3, #2
 8002618:	e7f3      	b.n	8002602 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800261a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800261c:	4283      	cmp	r3, r0
 800261e:	d101      	bne.n	8002624 <TIM_DMADelayPulseHalfCplt+0x2e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002620:	2304      	movs	r3, #4
 8002622:	e7ee      	b.n	8002602 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002624:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002626:	4283      	cmp	r3, r0
 8002628:	d1ec      	bne.n	8002604 <TIM_DMADelayPulseHalfCplt+0xe>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800262a:	2308      	movs	r3, #8
 800262c:	e7e9      	b.n	8002602 <TIM_DMADelayPulseHalfCplt+0xc>

0800262e <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 800262e:	4770      	bx	lr

08002630 <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002630:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 8002632:	6803      	ldr	r3, [r0, #0]
{
 8002634:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8002636:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002638:	691e      	ldr	r6, [r3, #16]
{
 800263a:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800263c:	4216      	tst	r6, r2
 800263e:	d00d      	beq.n	800265c <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002640:	4215      	tst	r5, r2
 8002642:	d00b      	beq.n	800265c <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002644:	3a05      	subs	r2, #5
 8002646:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002648:	3204      	adds	r2, #4
 800264a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800264c:	699b      	ldr	r3, [r3, #24]
 800264e:	079b      	lsls	r3, r3, #30
 8002650:	d100      	bne.n	8002654 <HAL_TIM_IRQHandler+0x24>
 8002652:	e07c      	b.n	800274e <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8002654:	f7ff ff95 	bl	8002582 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002658:	2300      	movs	r3, #0
 800265a:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800265c:	2304      	movs	r3, #4
 800265e:	421e      	tst	r6, r3
 8002660:	d012      	beq.n	8002688 <HAL_TIM_IRQHandler+0x58>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002662:	421d      	tst	r5, r3
 8002664:	d010      	beq.n	8002688 <HAL_TIM_IRQHandler+0x58>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002666:	2205      	movs	r2, #5
 8002668:	6823      	ldr	r3, [r4, #0]
 800266a:	4252      	negs	r2, r2
 800266c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800266e:	3207      	adds	r2, #7
 8002670:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002672:	699a      	ldr	r2, [r3, #24]
 8002674:	23c0      	movs	r3, #192	@ 0xc0
 8002676:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8002678:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800267a:	421a      	tst	r2, r3
 800267c:	d100      	bne.n	8002680 <HAL_TIM_IRQHandler+0x50>
 800267e:	e06c      	b.n	800275a <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002680:	f7ff ff7f 	bl	8002582 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002684:	2300      	movs	r3, #0
 8002686:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002688:	2308      	movs	r3, #8
 800268a:	421e      	tst	r6, r3
 800268c:	d00f      	beq.n	80026ae <HAL_TIM_IRQHandler+0x7e>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800268e:	421d      	tst	r5, r3
 8002690:	d00d      	beq.n	80026ae <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002692:	2209      	movs	r2, #9
 8002694:	6823      	ldr	r3, [r4, #0]
 8002696:	4252      	negs	r2, r2
 8002698:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800269a:	320d      	adds	r2, #13
 800269c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800269e:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80026a0:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026a2:	079b      	lsls	r3, r3, #30
 80026a4:	d05f      	beq.n	8002766 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80026a6:	f7ff ff6c 	bl	8002582 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026aa:	2300      	movs	r3, #0
 80026ac:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80026ae:	2310      	movs	r3, #16
 80026b0:	421e      	tst	r6, r3
 80026b2:	d011      	beq.n	80026d8 <HAL_TIM_IRQHandler+0xa8>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80026b4:	421d      	tst	r5, r3
 80026b6:	d00f      	beq.n	80026d8 <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80026b8:	2211      	movs	r2, #17
 80026ba:	6823      	ldr	r3, [r4, #0]
 80026bc:	4252      	negs	r2, r2
 80026be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026c0:	3219      	adds	r2, #25
 80026c2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026c4:	69da      	ldr	r2, [r3, #28]
 80026c6:	23c0      	movs	r3, #192	@ 0xc0
 80026c8:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80026ca:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026cc:	421a      	tst	r2, r3
 80026ce:	d050      	beq.n	8002772 <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 80026d0:	f7ff ff57 	bl	8002582 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026d4:	2300      	movs	r3, #0
 80026d6:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80026d8:	2301      	movs	r3, #1
 80026da:	421e      	tst	r6, r3
 80026dc:	d008      	beq.n	80026f0 <HAL_TIM_IRQHandler+0xc0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80026de:	421d      	tst	r5, r3
 80026e0:	d006      	beq.n	80026f0 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80026e2:	2202      	movs	r2, #2
 80026e4:	6823      	ldr	r3, [r4, #0]
 80026e6:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 80026e8:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80026ea:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80026ec:	f7ff ff47 	bl	800257e <HAL_TIM_PeriodElapsedCallback>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80026f0:	2382      	movs	r3, #130	@ 0x82
 80026f2:	019b      	lsls	r3, r3, #6
 80026f4:	421e      	tst	r6, r3
 80026f6:	d007      	beq.n	8002708 <HAL_TIM_IRQHandler+0xd8>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80026f8:	062b      	lsls	r3, r5, #24
 80026fa:	d505      	bpl.n	8002708 <HAL_TIM_IRQHandler+0xd8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80026fc:	6823      	ldr	r3, [r4, #0]
 80026fe:	4a20      	ldr	r2, [pc, #128]	@ (8002780 <HAL_TIM_IRQHandler+0x150>)
      HAL_TIMEx_BreakCallback(htim);
 8002700:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002702:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002704:	f000 fba9 	bl	8002e5a <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002708:	05f3      	lsls	r3, r6, #23
 800270a:	d507      	bpl.n	800271c <HAL_TIM_IRQHandler+0xec>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800270c:	062b      	lsls	r3, r5, #24
 800270e:	d505      	bpl.n	800271c <HAL_TIM_IRQHandler+0xec>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002710:	6823      	ldr	r3, [r4, #0]
 8002712:	4a1c      	ldr	r2, [pc, #112]	@ (8002784 <HAL_TIM_IRQHandler+0x154>)
      HAL_TIMEx_Break2Callback(htim);
 8002714:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002716:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002718:	f000 fba0 	bl	8002e5c <HAL_TIMEx_Break2Callback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800271c:	2340      	movs	r3, #64	@ 0x40
 800271e:	421e      	tst	r6, r3
 8002720:	d008      	beq.n	8002734 <HAL_TIM_IRQHandler+0x104>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002722:	421d      	tst	r5, r3
 8002724:	d006      	beq.n	8002734 <HAL_TIM_IRQHandler+0x104>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002726:	2241      	movs	r2, #65	@ 0x41
 8002728:	6823      	ldr	r3, [r4, #0]
 800272a:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 800272c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800272e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002730:	f7ff ff7d 	bl	800262e <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002734:	2320      	movs	r3, #32
 8002736:	421e      	tst	r6, r3
 8002738:	d008      	beq.n	800274c <HAL_TIM_IRQHandler+0x11c>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800273a:	421d      	tst	r5, r3
 800273c:	d006      	beq.n	800274c <HAL_TIM_IRQHandler+0x11c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800273e:	2221      	movs	r2, #33	@ 0x21
 8002740:	6823      	ldr	r3, [r4, #0]
 8002742:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 8002744:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002746:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002748:	f000 fb86 	bl	8002e58 <HAL_TIMEx_CommutCallback>
}
 800274c:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800274e:	f7ff ff17 	bl	8002580 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002752:	0020      	movs	r0, r4
 8002754:	f7fe fcbc 	bl	80010d0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002758:	e77e      	b.n	8002658 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800275a:	f7ff ff11 	bl	8002580 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800275e:	0020      	movs	r0, r4
 8002760:	f7fe fcb6 	bl	80010d0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002764:	e78e      	b.n	8002684 <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002766:	f7ff ff0b 	bl	8002580 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800276a:	0020      	movs	r0, r4
 800276c:	f7fe fcb0 	bl	80010d0 <HAL_TIM_PWM_PulseFinishedCallback>
 8002770:	e79b      	b.n	80026aa <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002772:	f7ff ff05 	bl	8002580 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002776:	0020      	movs	r0, r4
 8002778:	f7fe fcaa 	bl	80010d0 <HAL_TIM_PWM_PulseFinishedCallback>
 800277c:	e7aa      	b.n	80026d4 <HAL_TIM_IRQHandler+0xa4>
 800277e:	46c0      	nop			@ (mov r8, r8)
 8002780:	ffffdf7f 	.word	0xffffdf7f
 8002784:	fffffeff 	.word	0xfffffeff

08002788 <HAL_TIM_ErrorCallback>:
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
 8002788:	4770      	bx	lr

0800278a <TIM_DMAError>:
{
 800278a:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800278c:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800278e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002790:	4283      	cmp	r3, r0
 8002792:	d105      	bne.n	80027a0 <TIM_DMAError+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002794:	2301      	movs	r3, #1
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002796:	0022      	movs	r2, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002798:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800279a:	323e      	adds	r2, #62	@ 0x3e
    htim->State = HAL_TIM_STATE_READY;
 800279c:	7013      	strb	r3, [r2, #0]
 800279e:	e008      	b.n	80027b2 <TIM_DMAError+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80027a0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80027a2:	4283      	cmp	r3, r0
 80027a4:	d10b      	bne.n	80027be <TIM_DMAError+0x34>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027a6:	2302      	movs	r3, #2
 80027a8:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80027aa:	0023      	movs	r3, r4
 80027ac:	2201      	movs	r2, #1
 80027ae:	333f      	adds	r3, #63	@ 0x3f
 80027b0:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ErrorCallback(htim);
 80027b2:	0020      	movs	r0, r4
 80027b4:	f7ff ffe8 	bl	8002788 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027b8:	2300      	movs	r3, #0
 80027ba:	7723      	strb	r3, [r4, #28]
}
 80027bc:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80027be:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80027c0:	2301      	movs	r3, #1
 80027c2:	4282      	cmp	r2, r0
 80027c4:	d104      	bne.n	80027d0 <TIM_DMAError+0x46>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80027c6:	2204      	movs	r2, #4
 80027c8:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80027ca:	0022      	movs	r2, r4
 80027cc:	3240      	adds	r2, #64	@ 0x40
 80027ce:	e7e5      	b.n	800279c <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80027d0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80027d2:	4282      	cmp	r2, r0
 80027d4:	d104      	bne.n	80027e0 <TIM_DMAError+0x56>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80027d6:	2208      	movs	r2, #8
 80027d8:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80027da:	0022      	movs	r2, r4
 80027dc:	3241      	adds	r2, #65	@ 0x41
 80027de:	e7dd      	b.n	800279c <TIM_DMAError+0x12>
    htim->State = HAL_TIM_STATE_READY;
 80027e0:	0022      	movs	r2, r4
 80027e2:	323d      	adds	r2, #61	@ 0x3d
 80027e4:	e7da      	b.n	800279c <TIM_DMAError+0x12>
	...

080027e8 <TIM_Base_SetConfig>:
{
 80027e8:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027ea:	4c1b      	ldr	r4, [pc, #108]	@ (8002858 <TIM_Base_SetConfig+0x70>)
  tmpcr1 = TIMx->CR1;
 80027ec:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80027ee:	42a0      	cmp	r0, r4
 80027f0:	d00a      	beq.n	8002808 <TIM_Base_SetConfig+0x20>
 80027f2:	4a1a      	ldr	r2, [pc, #104]	@ (800285c <TIM_Base_SetConfig+0x74>)
 80027f4:	4290      	cmp	r0, r2
 80027f6:	d007      	beq.n	8002808 <TIM_Base_SetConfig+0x20>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027f8:	4a19      	ldr	r2, [pc, #100]	@ (8002860 <TIM_Base_SetConfig+0x78>)
 80027fa:	4290      	cmp	r0, r2
 80027fc:	d109      	bne.n	8002812 <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~TIM_CR1_CKD;
 80027fe:	4a19      	ldr	r2, [pc, #100]	@ (8002864 <TIM_Base_SetConfig+0x7c>)
 8002800:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002802:	68cb      	ldr	r3, [r1, #12]
 8002804:	4313      	orrs	r3, r2
 8002806:	e00a      	b.n	800281e <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002808:	2270      	movs	r2, #112	@ 0x70
 800280a:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 800280c:	684a      	ldr	r2, [r1, #4]
 800280e:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002810:	e7f5      	b.n	80027fe <TIM_Base_SetConfig+0x16>
 8002812:	4a15      	ldr	r2, [pc, #84]	@ (8002868 <TIM_Base_SetConfig+0x80>)
 8002814:	4290      	cmp	r0, r2
 8002816:	d0f2      	beq.n	80027fe <TIM_Base_SetConfig+0x16>
 8002818:	4a14      	ldr	r2, [pc, #80]	@ (800286c <TIM_Base_SetConfig+0x84>)
 800281a:	4290      	cmp	r0, r2
 800281c:	d0ef      	beq.n	80027fe <TIM_Base_SetConfig+0x16>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800281e:	2280      	movs	r2, #128	@ 0x80
 8002820:	4393      	bics	r3, r2
 8002822:	694a      	ldr	r2, [r1, #20]
 8002824:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002826:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002828:	688b      	ldr	r3, [r1, #8]
 800282a:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800282c:	680b      	ldr	r3, [r1, #0]
 800282e:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002830:	42a0      	cmp	r0, r4
 8002832:	d005      	beq.n	8002840 <TIM_Base_SetConfig+0x58>
 8002834:	4b0c      	ldr	r3, [pc, #48]	@ (8002868 <TIM_Base_SetConfig+0x80>)
 8002836:	4298      	cmp	r0, r3
 8002838:	d002      	beq.n	8002840 <TIM_Base_SetConfig+0x58>
 800283a:	4b0c      	ldr	r3, [pc, #48]	@ (800286c <TIM_Base_SetConfig+0x84>)
 800283c:	4298      	cmp	r0, r3
 800283e:	d101      	bne.n	8002844 <TIM_Base_SetConfig+0x5c>
    TIMx->RCR = Structure->RepetitionCounter;
 8002840:	690b      	ldr	r3, [r1, #16]
 8002842:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002844:	2201      	movs	r2, #1
 8002846:	6142      	str	r2, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002848:	6903      	ldr	r3, [r0, #16]
 800284a:	4213      	tst	r3, r2
 800284c:	d002      	beq.n	8002854 <TIM_Base_SetConfig+0x6c>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800284e:	6903      	ldr	r3, [r0, #16]
 8002850:	4393      	bics	r3, r2
 8002852:	6103      	str	r3, [r0, #16]
}
 8002854:	bd10      	pop	{r4, pc}
 8002856:	46c0      	nop			@ (mov r8, r8)
 8002858:	40012c00 	.word	0x40012c00
 800285c:	40000400 	.word	0x40000400
 8002860:	40002000 	.word	0x40002000
 8002864:	fffffcff 	.word	0xfffffcff
 8002868:	40014400 	.word	0x40014400
 800286c:	40014800 	.word	0x40014800

08002870 <HAL_TIM_Base_Init>:
{
 8002870:	b570      	push	{r4, r5, r6, lr}
 8002872:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002874:	2001      	movs	r0, #1
  if (htim == NULL)
 8002876:	2c00      	cmp	r4, #0
 8002878:	d023      	beq.n	80028c2 <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 800287a:	0025      	movs	r5, r4
 800287c:	353d      	adds	r5, #61	@ 0x3d
 800287e:	782b      	ldrb	r3, [r5, #0]
 8002880:	b2da      	uxtb	r2, r3
 8002882:	2b00      	cmp	r3, #0
 8002884:	d105      	bne.n	8002892 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8002886:	0023      	movs	r3, r4
 8002888:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800288a:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 800288c:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 800288e:	f7fe fcc9 	bl	8001224 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002892:	2302      	movs	r3, #2
 8002894:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002896:	6820      	ldr	r0, [r4, #0]
 8002898:	1d21      	adds	r1, r4, #4
 800289a:	f7ff ffa5 	bl	80027e8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800289e:	0022      	movs	r2, r4
 80028a0:	2301      	movs	r3, #1
  return HAL_OK;
 80028a2:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028a4:	3248      	adds	r2, #72	@ 0x48
 80028a6:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028a8:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028aa:	3a0a      	subs	r2, #10
 80028ac:	7013      	strb	r3, [r2, #0]
 80028ae:	7053      	strb	r3, [r2, #1]
 80028b0:	7093      	strb	r3, [r2, #2]
 80028b2:	70d3      	strb	r3, [r2, #3]
 80028b4:	7113      	strb	r3, [r2, #4]
 80028b6:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028b8:	7193      	strb	r3, [r2, #6]
 80028ba:	71d3      	strb	r3, [r2, #7]
 80028bc:	7213      	strb	r3, [r2, #8]
 80028be:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80028c0:	702b      	strb	r3, [r5, #0]
}
 80028c2:	bd70      	pop	{r4, r5, r6, pc}

080028c4 <HAL_TIM_PWM_Init>:
{
 80028c4:	b570      	push	{r4, r5, r6, lr}
 80028c6:	0004      	movs	r4, r0
    return HAL_ERROR;
 80028c8:	2001      	movs	r0, #1
  if (htim == NULL)
 80028ca:	2c00      	cmp	r4, #0
 80028cc:	d023      	beq.n	8002916 <HAL_TIM_PWM_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 80028ce:	0025      	movs	r5, r4
 80028d0:	353d      	adds	r5, #61	@ 0x3d
 80028d2:	782b      	ldrb	r3, [r5, #0]
 80028d4:	b2da      	uxtb	r2, r3
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d105      	bne.n	80028e6 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80028da:	0023      	movs	r3, r4
 80028dc:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80028de:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80028e0:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 80028e2:	f7ff fe4b 	bl	800257c <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80028e6:	2302      	movs	r3, #2
 80028e8:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028ea:	6820      	ldr	r0, [r4, #0]
 80028ec:	1d21      	adds	r1, r4, #4
 80028ee:	f7ff ff7b 	bl	80027e8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028f2:	0022      	movs	r2, r4
 80028f4:	2301      	movs	r3, #1
  return HAL_OK;
 80028f6:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028f8:	3248      	adds	r2, #72	@ 0x48
 80028fa:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028fc:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028fe:	3a0a      	subs	r2, #10
 8002900:	7013      	strb	r3, [r2, #0]
 8002902:	7053      	strb	r3, [r2, #1]
 8002904:	7093      	strb	r3, [r2, #2]
 8002906:	70d3      	strb	r3, [r2, #3]
 8002908:	7113      	strb	r3, [r2, #4]
 800290a:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800290c:	7193      	strb	r3, [r2, #6]
 800290e:	71d3      	strb	r3, [r2, #7]
 8002910:	7213      	strb	r3, [r2, #8]
 8002912:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8002914:	702b      	strb	r3, [r5, #0]
}
 8002916:	bd70      	pop	{r4, r5, r6, pc}

08002918 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002918:	2210      	movs	r2, #16
{
 800291a:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 800291c:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800291e:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002920:	4c16      	ldr	r4, [pc, #88]	@ (800297c <TIM_OC2_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002922:	4393      	bics	r3, r2
 8002924:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002926:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002928:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800292a:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800292c:	680c      	ldr	r4, [r1, #0]
 800292e:	0224      	lsls	r4, r4, #8
 8002930:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 8002932:	2320      	movs	r3, #32
 8002934:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002936:	688b      	ldr	r3, [r1, #8]
 8002938:	011b      	lsls	r3, r3, #4
 800293a:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800293c:	4d10      	ldr	r5, [pc, #64]	@ (8002980 <TIM_OC2_SetConfig+0x68>)
 800293e:	42a8      	cmp	r0, r5
 8002940:	d10f      	bne.n	8002962 <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8002942:	2580      	movs	r5, #128	@ 0x80
 8002944:	43ab      	bics	r3, r5
 8002946:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002948:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 800294a:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800294c:	011b      	lsls	r3, r3, #4
 800294e:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8002950:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002952:	4d0c      	ldr	r5, [pc, #48]	@ (8002984 <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002954:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002956:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002958:	694a      	ldr	r2, [r1, #20]
 800295a:	4332      	orrs	r2, r6
 800295c:	0092      	lsls	r2, r2, #2
 800295e:	432a      	orrs	r2, r5
 8002960:	e005      	b.n	800296e <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002962:	4d09      	ldr	r5, [pc, #36]	@ (8002988 <TIM_OC2_SetConfig+0x70>)
 8002964:	42a8      	cmp	r0, r5
 8002966:	d0f4      	beq.n	8002952 <TIM_OC2_SetConfig+0x3a>
 8002968:	4d08      	ldr	r5, [pc, #32]	@ (800298c <TIM_OC2_SetConfig+0x74>)
 800296a:	42a8      	cmp	r0, r5
 800296c:	d0f1      	beq.n	8002952 <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 800296e:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8002970:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002972:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002974:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8002976:	6203      	str	r3, [r0, #32]
}
 8002978:	bd70      	pop	{r4, r5, r6, pc}
 800297a:	46c0      	nop			@ (mov r8, r8)
 800297c:	feff8cff 	.word	0xfeff8cff
 8002980:	40012c00 	.word	0x40012c00
 8002984:	fffff3ff 	.word	0xfffff3ff
 8002988:	40014400 	.word	0x40014400
 800298c:	40014800 	.word	0x40014800

08002990 <HAL_TIM_PWM_ConfigChannel>:
{
 8002990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8002992:	0007      	movs	r7, r0
 8002994:	373c      	adds	r7, #60	@ 0x3c
{
 8002996:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 8002998:	783a      	ldrb	r2, [r7, #0]
{
 800299a:	0003      	movs	r3, r0
 800299c:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 800299e:	2002      	movs	r0, #2
 80029a0:	2a01      	cmp	r2, #1
 80029a2:	d00c      	beq.n	80029be <HAL_TIM_PWM_ConfigChannel+0x2e>
 80029a4:	3801      	subs	r0, #1
 80029a6:	7038      	strb	r0, [r7, #0]
  switch (Channel)
 80029a8:	2d0c      	cmp	r5, #12
 80029aa:	d051      	beq.n	8002a50 <HAL_TIM_PWM_ConfigChannel+0xc0>
 80029ac:	d808      	bhi.n	80029c0 <HAL_TIM_PWM_ConfigChannel+0x30>
 80029ae:	2d04      	cmp	r5, #4
 80029b0:	d02d      	beq.n	8002a0e <HAL_TIM_PWM_ConfigChannel+0x7e>
 80029b2:	2d08      	cmp	r5, #8
 80029b4:	d03c      	beq.n	8002a30 <HAL_TIM_PWM_ConfigChannel+0xa0>
 80029b6:	2d00      	cmp	r5, #0
 80029b8:	d017      	beq.n	80029ea <HAL_TIM_PWM_ConfigChannel+0x5a>
  __HAL_UNLOCK(htim);
 80029ba:	2300      	movs	r3, #0
 80029bc:	703b      	strb	r3, [r7, #0]
}
 80029be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 80029c0:	2d10      	cmp	r5, #16
 80029c2:	d058      	beq.n	8002a76 <HAL_TIM_PWM_ConfigChannel+0xe6>
 80029c4:	2d14      	cmp	r5, #20
 80029c6:	d1f8      	bne.n	80029ba <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80029c8:	681d      	ldr	r5, [r3, #0]
 80029ca:	0028      	movs	r0, r5
 80029cc:	f7ff fda2 	bl	8002514 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80029d0:	2380      	movs	r3, #128	@ 0x80
 80029d2:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 80029d4:	011b      	lsls	r3, r3, #4
 80029d6:	4313      	orrs	r3, r2
 80029d8:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80029da:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 80029dc:	4a2e      	ldr	r2, [pc, #184]	@ (8002a98 <HAL_TIM_PWM_ConfigChannel+0x108>)
 80029de:	4013      	ands	r3, r2
 80029e0:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80029e2:	6923      	ldr	r3, [r4, #16]
 80029e4:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 80029e6:	021b      	lsls	r3, r3, #8
 80029e8:	e053      	b.n	8002a92 <HAL_TIM_PWM_ConfigChannel+0x102>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80029ea:	681d      	ldr	r5, [r3, #0]
 80029ec:	0028      	movs	r0, r5
 80029ee:	f7ff fcb5 	bl	800235c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80029f2:	2308      	movs	r3, #8
 80029f4:	69aa      	ldr	r2, [r5, #24]
 80029f6:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80029f8:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80029fa:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80029fc:	69ab      	ldr	r3, [r5, #24]
 80029fe:	4393      	bics	r3, r2
 8002a00:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002a02:	69ab      	ldr	r3, [r5, #24]
 8002a04:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002a06:	4313      	orrs	r3, r2
 8002a08:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8002a0a:	2000      	movs	r0, #0
 8002a0c:	e7d5      	b.n	80029ba <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002a0e:	681d      	ldr	r5, [r3, #0]
 8002a10:	0028      	movs	r0, r5
 8002a12:	f7ff ff81 	bl	8002918 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002a16:	2380      	movs	r3, #128	@ 0x80
 8002a18:	69aa      	ldr	r2, [r5, #24]
 8002a1a:	011b      	lsls	r3, r3, #4
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002a20:	69ab      	ldr	r3, [r5, #24]
 8002a22:	4a1d      	ldr	r2, [pc, #116]	@ (8002a98 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8002a24:	4013      	ands	r3, r2
 8002a26:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002a28:	6923      	ldr	r3, [r4, #16]
 8002a2a:	69aa      	ldr	r2, [r5, #24]
 8002a2c:	021b      	lsls	r3, r3, #8
 8002a2e:	e7ea      	b.n	8002a06 <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002a30:	681e      	ldr	r6, [r3, #0]
 8002a32:	0030      	movs	r0, r6
 8002a34:	f7ff fcc8 	bl	80023c8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002a38:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002a3a:	69f3      	ldr	r3, [r6, #28]
 8002a3c:	431d      	orrs	r5, r3
 8002a3e:	61f5      	str	r5, [r6, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002a40:	69f3      	ldr	r3, [r6, #28]
 8002a42:	4393      	bics	r3, r2
 8002a44:	61f3      	str	r3, [r6, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002a46:	69f3      	ldr	r3, [r6, #28]
 8002a48:	6922      	ldr	r2, [r4, #16]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	61f3      	str	r3, [r6, #28]
      break;
 8002a4e:	e7dc      	b.n	8002a0a <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002a50:	681d      	ldr	r5, [r3, #0]
 8002a52:	0028      	movs	r0, r5
 8002a54:	f7ff fcfa 	bl	800244c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002a58:	2380      	movs	r3, #128	@ 0x80
 8002a5a:	69ea      	ldr	r2, [r5, #28]
 8002a5c:	011b      	lsls	r3, r3, #4
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002a62:	69eb      	ldr	r3, [r5, #28]
 8002a64:	4a0c      	ldr	r2, [pc, #48]	@ (8002a98 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8002a66:	4013      	ands	r3, r2
 8002a68:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002a6a:	6923      	ldr	r3, [r4, #16]
 8002a6c:	69ea      	ldr	r2, [r5, #28]
 8002a6e:	021b      	lsls	r3, r3, #8
 8002a70:	4313      	orrs	r3, r2
 8002a72:	61eb      	str	r3, [r5, #28]
      break;
 8002a74:	e7c9      	b.n	8002a0a <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002a76:	681d      	ldr	r5, [r3, #0]
 8002a78:	0028      	movs	r0, r5
 8002a7a:	f7ff fd1b 	bl	80024b4 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002a7e:	2308      	movs	r3, #8
 8002a80:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8002a82:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002a84:	2204      	movs	r2, #4
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002a86:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002a88:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8002a8a:	4393      	bics	r3, r2
 8002a8c:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002a8e:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8002a90:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002a92:	4313      	orrs	r3, r2
 8002a94:	656b      	str	r3, [r5, #84]	@ 0x54
      break;
 8002a96:	e7b8      	b.n	8002a0a <HAL_TIM_PWM_ConfigChannel+0x7a>
 8002a98:	fffffbff 	.word	0xfffffbff

08002a9c <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002a9c:	231f      	movs	r3, #31
{
 8002a9e:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002aa0:	2401      	movs	r4, #1
 8002aa2:	4019      	ands	r1, r3
 8002aa4:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002aa6:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8002aa8:	6a03      	ldr	r3, [r0, #32]
 8002aaa:	43a3      	bics	r3, r4
 8002aac:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002aae:	6a03      	ldr	r3, [r0, #32]
 8002ab0:	431a      	orrs	r2, r3
 8002ab2:	6202      	str	r2, [r0, #32]
}
 8002ab4:	bd10      	pop	{r4, pc}
	...

08002ab8 <HAL_TIM_OC_Start_DMA>:
{
 8002ab8:	b570      	push	{r4, r5, r6, lr}
 8002aba:	000e      	movs	r6, r1
 8002abc:	0005      	movs	r5, r0
 8002abe:	0011      	movs	r1, r2
 8002ac0:	2e08      	cmp	r6, #8
 8002ac2:	d01c      	beq.n	8002afe <HAL_TIM_OC_Start_DMA+0x46>
 8002ac4:	d806      	bhi.n	8002ad4 <HAL_TIM_OC_Start_DMA+0x1c>
 8002ac6:	2e00      	cmp	r6, #0
 8002ac8:	d00b      	beq.n	8002ae2 <HAL_TIM_OC_Start_DMA+0x2a>
 8002aca:	2e04      	cmp	r6, #4
 8002acc:	d014      	beq.n	8002af8 <HAL_TIM_OC_Start_DMA+0x40>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002ace:	002a      	movs	r2, r5
 8002ad0:	3243      	adds	r2, #67	@ 0x43
 8002ad2:	e008      	b.n	8002ae6 <HAL_TIM_OC_Start_DMA+0x2e>
 8002ad4:	2e0c      	cmp	r6, #12
 8002ad6:	d015      	beq.n	8002b04 <HAL_TIM_OC_Start_DMA+0x4c>
 8002ad8:	2e10      	cmp	r6, #16
 8002ada:	d1f8      	bne.n	8002ace <HAL_TIM_OC_Start_DMA+0x16>
 8002adc:	0002      	movs	r2, r0
 8002ade:	3242      	adds	r2, #66	@ 0x42
 8002ae0:	e001      	b.n	8002ae6 <HAL_TIM_OC_Start_DMA+0x2e>
 8002ae2:	0002      	movs	r2, r0
 8002ae4:	323e      	adds	r2, #62	@ 0x3e
 8002ae6:	7814      	ldrb	r4, [r2, #0]
    return HAL_BUSY;
 8002ae8:	2002      	movs	r0, #2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002aea:	3c02      	subs	r4, #2
 8002aec:	4262      	negs	r2, r4
 8002aee:	4154      	adcs	r4, r2
 8002af0:	b2e4      	uxtb	r4, r4
 8002af2:	2c00      	cmp	r4, #0
 8002af4:	d009      	beq.n	8002b0a <HAL_TIM_OC_Start_DMA+0x52>
}
 8002af6:	bd70      	pop	{r4, r5, r6, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002af8:	0002      	movs	r2, r0
 8002afa:	323f      	adds	r2, #63	@ 0x3f
 8002afc:	e7f3      	b.n	8002ae6 <HAL_TIM_OC_Start_DMA+0x2e>
 8002afe:	0002      	movs	r2, r0
 8002b00:	3240      	adds	r2, #64	@ 0x40
 8002b02:	e7f0      	b.n	8002ae6 <HAL_TIM_OC_Start_DMA+0x2e>
 8002b04:	0002      	movs	r2, r0
 8002b06:	3241      	adds	r2, #65	@ 0x41
 8002b08:	e7ed      	b.n	8002ae6 <HAL_TIM_OC_Start_DMA+0x2e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002b0a:	2e08      	cmp	r6, #8
 8002b0c:	d024      	beq.n	8002b58 <HAL_TIM_OC_Start_DMA+0xa0>
 8002b0e:	d806      	bhi.n	8002b1e <HAL_TIM_OC_Start_DMA+0x66>
 8002b10:	2e00      	cmp	r6, #0
 8002b12:	d00b      	beq.n	8002b2c <HAL_TIM_OC_Start_DMA+0x74>
 8002b14:	2e04      	cmp	r6, #4
 8002b16:	d01c      	beq.n	8002b52 <HAL_TIM_OC_Start_DMA+0x9a>
 8002b18:	002a      	movs	r2, r5
 8002b1a:	3243      	adds	r2, #67	@ 0x43
 8002b1c:	e008      	b.n	8002b30 <HAL_TIM_OC_Start_DMA+0x78>
 8002b1e:	2e0c      	cmp	r6, #12
 8002b20:	d025      	beq.n	8002b6e <HAL_TIM_OC_Start_DMA+0xb6>
 8002b22:	2e10      	cmp	r6, #16
 8002b24:	d1f8      	bne.n	8002b18 <HAL_TIM_OC_Start_DMA+0x60>
 8002b26:	002a      	movs	r2, r5
 8002b28:	3242      	adds	r2, #66	@ 0x42
 8002b2a:	e017      	b.n	8002b5c <HAL_TIM_OC_Start_DMA+0xa4>
 8002b2c:	002a      	movs	r2, r5
 8002b2e:	323e      	adds	r2, #62	@ 0x3e
 8002b30:	7812      	ldrb	r2, [r2, #0]
 8002b32:	2a01      	cmp	r2, #1
 8002b34:	d119      	bne.n	8002b6a <HAL_TIM_OC_Start_DMA+0xb2>
    if ((pData == NULL) || (Length == 0U))
 8002b36:	2900      	cmp	r1, #0
 8002b38:	d017      	beq.n	8002b6a <HAL_TIM_OC_Start_DMA+0xb2>
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d015      	beq.n	8002b6a <HAL_TIM_OC_Start_DMA+0xb2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b3e:	2202      	movs	r2, #2
 8002b40:	2e08      	cmp	r6, #8
 8002b42:	d066      	beq.n	8002c12 <HAL_TIM_OC_Start_DMA+0x15a>
 8002b44:	d816      	bhi.n	8002b74 <HAL_TIM_OC_Start_DMA+0xbc>
 8002b46:	2e00      	cmp	r6, #0
 8002b48:	d01b      	beq.n	8002b82 <HAL_TIM_OC_Start_DMA+0xca>
 8002b4a:	2e04      	cmp	r6, #4
 8002b4c:	d04c      	beq.n	8002be8 <HAL_TIM_OC_Start_DMA+0x130>
 8002b4e:	3543      	adds	r5, #67	@ 0x43
 8002b50:	e015      	b.n	8002b7e <HAL_TIM_OC_Start_DMA+0xc6>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002b52:	002a      	movs	r2, r5
 8002b54:	323f      	adds	r2, #63	@ 0x3f
 8002b56:	e7eb      	b.n	8002b30 <HAL_TIM_OC_Start_DMA+0x78>
 8002b58:	002a      	movs	r2, r5
 8002b5a:	3240      	adds	r2, #64	@ 0x40
 8002b5c:	7812      	ldrb	r2, [r2, #0]
 8002b5e:	3a01      	subs	r2, #1
 8002b60:	4250      	negs	r0, r2
 8002b62:	4142      	adcs	r2, r0
 8002b64:	b2d2      	uxtb	r2, r2
 8002b66:	2a00      	cmp	r2, #0
 8002b68:	d1e5      	bne.n	8002b36 <HAL_TIM_OC_Start_DMA+0x7e>
      return HAL_ERROR;
 8002b6a:	2001      	movs	r0, #1
 8002b6c:	e7c3      	b.n	8002af6 <HAL_TIM_OC_Start_DMA+0x3e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002b6e:	002a      	movs	r2, r5
 8002b70:	3241      	adds	r2, #65	@ 0x41
 8002b72:	e7f3      	b.n	8002b5c <HAL_TIM_OC_Start_DMA+0xa4>
 8002b74:	2e0c      	cmp	r6, #12
 8002b76:	d061      	beq.n	8002c3c <HAL_TIM_OC_Start_DMA+0x184>
 8002b78:	2e10      	cmp	r6, #16
 8002b7a:	d1e8      	bne.n	8002b4e <HAL_TIM_OC_Start_DMA+0x96>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b7c:	3542      	adds	r5, #66	@ 0x42
 8002b7e:	702a      	strb	r2, [r5, #0]
  switch (Channel)
 8002b80:	e7f3      	b.n	8002b6a <HAL_TIM_OC_Start_DMA+0xb2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b82:	0028      	movs	r0, r5
 8002b84:	303e      	adds	r0, #62	@ 0x3e
 8002b86:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002b88:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002b8a:	4a3d      	ldr	r2, [pc, #244]	@ (8002c80 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8002b8c:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002b8e:	4a3d      	ldr	r2, [pc, #244]	@ (8002c84 <HAL_TIM_OC_Start_DMA+0x1cc>)
 8002b90:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002b92:	4a3d      	ldr	r2, [pc, #244]	@ (8002c88 <HAL_TIM_OC_Start_DMA+0x1d0>)
 8002b94:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8002b96:	682a      	ldr	r2, [r5, #0]
 8002b98:	3234      	adds	r2, #52	@ 0x34
 8002b9a:	f7fe fd7b 	bl	8001694 <HAL_DMA_Start_IT>
 8002b9e:	2800      	cmp	r0, #0
 8002ba0:	d1e3      	bne.n	8002b6a <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8002ba2:	2380      	movs	r3, #128	@ 0x80
 8002ba4:	682a      	ldr	r2, [r5, #0]
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	68d1      	ldr	r1, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002baa:	682c      	ldr	r4, [r5, #0]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002bac:	430b      	orrs	r3, r1
 8002bae:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002bb0:	0031      	movs	r1, r6
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	0020      	movs	r0, r4
 8002bb6:	f7ff ff71 	bl	8002a9c <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002bba:	4a34      	ldr	r2, [pc, #208]	@ (8002c8c <HAL_TIM_OC_Start_DMA+0x1d4>)
 8002bbc:	4294      	cmp	r4, r2
 8002bbe:	d005      	beq.n	8002bcc <HAL_TIM_OC_Start_DMA+0x114>
 8002bc0:	4b33      	ldr	r3, [pc, #204]	@ (8002c90 <HAL_TIM_OC_Start_DMA+0x1d8>)
 8002bc2:	429c      	cmp	r4, r3
 8002bc4:	d002      	beq.n	8002bcc <HAL_TIM_OC_Start_DMA+0x114>
 8002bc6:	4b33      	ldr	r3, [pc, #204]	@ (8002c94 <HAL_TIM_OC_Start_DMA+0x1dc>)
 8002bc8:	429c      	cmp	r4, r3
 8002bca:	d14c      	bne.n	8002c66 <HAL_TIM_OC_Start_DMA+0x1ae>
      __HAL_TIM_MOE_ENABLE(htim);
 8002bcc:	2380      	movs	r3, #128	@ 0x80
 8002bce:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002bd0:	021b      	lsls	r3, r3, #8
 8002bd2:	430b      	orrs	r3, r1
 8002bd4:	6463      	str	r3, [r4, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bd6:	4294      	cmp	r4, r2
 8002bd8:	d148      	bne.n	8002c6c <HAL_TIM_OC_Start_DMA+0x1b4>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bda:	68a3      	ldr	r3, [r4, #8]
 8002bdc:	4a2e      	ldr	r2, [pc, #184]	@ (8002c98 <HAL_TIM_OC_Start_DMA+0x1e0>)
 8002bde:	4013      	ands	r3, r2
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002be0:	2b06      	cmp	r3, #6
 8002be2:	d148      	bne.n	8002c76 <HAL_TIM_OC_Start_DMA+0x1be>
    return HAL_BUSY;
 8002be4:	2000      	movs	r0, #0
 8002be6:	e786      	b.n	8002af6 <HAL_TIM_OC_Start_DMA+0x3e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002be8:	0028      	movs	r0, r5
 8002bea:	303f      	adds	r0, #63	@ 0x3f
 8002bec:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002bee:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8002bf0:	4a23      	ldr	r2, [pc, #140]	@ (8002c80 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8002bf2:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002bf4:	4a23      	ldr	r2, [pc, #140]	@ (8002c84 <HAL_TIM_OC_Start_DMA+0x1cc>)
 8002bf6:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002bf8:	4a23      	ldr	r2, [pc, #140]	@ (8002c88 <HAL_TIM_OC_Start_DMA+0x1d0>)
 8002bfa:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8002bfc:	682a      	ldr	r2, [r5, #0]
 8002bfe:	3238      	adds	r2, #56	@ 0x38
 8002c00:	f7fe fd48 	bl	8001694 <HAL_DMA_Start_IT>
 8002c04:	2800      	cmp	r0, #0
 8002c06:	d1b0      	bne.n	8002b6a <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002c08:	2380      	movs	r3, #128	@ 0x80
 8002c0a:	682a      	ldr	r2, [r5, #0]
 8002c0c:	00db      	lsls	r3, r3, #3
 8002c0e:	68d1      	ldr	r1, [r2, #12]
 8002c10:	e7cb      	b.n	8002baa <HAL_TIM_OC_Start_DMA+0xf2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c12:	0028      	movs	r0, r5
 8002c14:	3040      	adds	r0, #64	@ 0x40
 8002c16:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002c18:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8002c1a:	4a19      	ldr	r2, [pc, #100]	@ (8002c80 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8002c1c:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002c1e:	4a19      	ldr	r2, [pc, #100]	@ (8002c84 <HAL_TIM_OC_Start_DMA+0x1cc>)
 8002c20:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002c22:	4a19      	ldr	r2, [pc, #100]	@ (8002c88 <HAL_TIM_OC_Start_DMA+0x1d0>)
 8002c24:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8002c26:	682a      	ldr	r2, [r5, #0]
 8002c28:	323c      	adds	r2, #60	@ 0x3c
 8002c2a:	f7fe fd33 	bl	8001694 <HAL_DMA_Start_IT>
 8002c2e:	2800      	cmp	r0, #0
 8002c30:	d19b      	bne.n	8002b6a <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8002c32:	2380      	movs	r3, #128	@ 0x80
 8002c34:	682a      	ldr	r2, [r5, #0]
 8002c36:	011b      	lsls	r3, r3, #4
 8002c38:	68d1      	ldr	r1, [r2, #12]
 8002c3a:	e7b6      	b.n	8002baa <HAL_TIM_OC_Start_DMA+0xf2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c3c:	0028      	movs	r0, r5
 8002c3e:	3041      	adds	r0, #65	@ 0x41
 8002c40:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002c42:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8002c44:	4a0e      	ldr	r2, [pc, #56]	@ (8002c80 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8002c46:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002c48:	4a0e      	ldr	r2, [pc, #56]	@ (8002c84 <HAL_TIM_OC_Start_DMA+0x1cc>)
 8002c4a:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8002c4c:	4a0e      	ldr	r2, [pc, #56]	@ (8002c88 <HAL_TIM_OC_Start_DMA+0x1d0>)
 8002c4e:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8002c50:	682a      	ldr	r2, [r5, #0]
 8002c52:	3240      	adds	r2, #64	@ 0x40
 8002c54:	f7fe fd1e 	bl	8001694 <HAL_DMA_Start_IT>
 8002c58:	2800      	cmp	r0, #0
 8002c5a:	d186      	bne.n	8002b6a <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002c5c:	2380      	movs	r3, #128	@ 0x80
 8002c5e:	682a      	ldr	r2, [r5, #0]
 8002c60:	015b      	lsls	r3, r3, #5
 8002c62:	68d1      	ldr	r1, [r2, #12]
 8002c64:	e7a1      	b.n	8002baa <HAL_TIM_OC_Start_DMA+0xf2>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c66:	4b0d      	ldr	r3, [pc, #52]	@ (8002c9c <HAL_TIM_OC_Start_DMA+0x1e4>)
 8002c68:	429c      	cmp	r4, r3
 8002c6a:	d0b6      	beq.n	8002bda <HAL_TIM_OC_Start_DMA+0x122>
      __HAL_TIM_ENABLE(htim);
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	6822      	ldr	r2, [r4, #0]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	6023      	str	r3, [r4, #0]
 8002c74:	e7b6      	b.n	8002be4 <HAL_TIM_OC_Start_DMA+0x12c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c76:	2280      	movs	r2, #128	@ 0x80
 8002c78:	0252      	lsls	r2, r2, #9
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d1f6      	bne.n	8002c6c <HAL_TIM_OC_Start_DMA+0x1b4>
 8002c7e:	e7b1      	b.n	8002be4 <HAL_TIM_OC_Start_DMA+0x12c>
 8002c80:	08002585 	.word	0x08002585
 8002c84:	080025f7 	.word	0x080025f7
 8002c88:	0800278b 	.word	0x0800278b
 8002c8c:	40012c00 	.word	0x40012c00
 8002c90:	40014400 	.word	0x40014400
 8002c94:	40014800 	.word	0x40014800
 8002c98:	00010007 	.word	0x00010007
 8002c9c:	40000400 	.word	0x40000400

08002ca0 <HAL_TIM_PWM_Start_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
 8002ca0:	b510      	push	{r4, lr}
 8002ca2:	f7ff ff09 	bl	8002ab8 <HAL_TIM_OC_Start_DMA>
 8002ca6:	bd10      	pop	{r4, pc}

08002ca8 <HAL_TIM_OC_Stop_DMA>:
{
 8002ca8:	b570      	push	{r4, r5, r6, lr}
 8002caa:	0004      	movs	r4, r0
 8002cac:	000e      	movs	r6, r1
  switch (Channel)
 8002cae:	2908      	cmp	r1, #8
 8002cb0:	d04b      	beq.n	8002d4a <HAL_TIM_OC_Stop_DMA+0xa2>
 8002cb2:	d805      	bhi.n	8002cc0 <HAL_TIM_OC_Stop_DMA+0x18>
 8002cb4:	2900      	cmp	r1, #0
 8002cb6:	d00c      	beq.n	8002cd2 <HAL_TIM_OC_Stop_DMA+0x2a>
 8002cb8:	2904      	cmp	r1, #4
 8002cba:	d03f      	beq.n	8002d3c <HAL_TIM_OC_Stop_DMA+0x94>
 8002cbc:	2001      	movs	r0, #1
}
 8002cbe:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8002cc0:	290c      	cmp	r1, #12
 8002cc2:	d1fb      	bne.n	8002cbc <HAL_TIM_OC_Stop_DMA+0x14>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8002cc4:	6802      	ldr	r2, [r0, #0]
 8002cc6:	4929      	ldr	r1, [pc, #164]	@ (8002d6c <HAL_TIM_OC_Stop_DMA+0xc4>)
 8002cc8:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8002cca:	6b00      	ldr	r0, [r0, #48]	@ 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8002ccc:	400b      	ands	r3, r1
 8002cce:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8002cd0:	e005      	b.n	8002cde <HAL_TIM_OC_Stop_DMA+0x36>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8002cd2:	6802      	ldr	r2, [r0, #0]
 8002cd4:	4926      	ldr	r1, [pc, #152]	@ (8002d70 <HAL_TIM_OC_Stop_DMA+0xc8>)
 8002cd6:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8002cd8:	6a40      	ldr	r0, [r0, #36]	@ 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8002cda:	400b      	ands	r3, r1
 8002cdc:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8002cde:	f7fe fd5b 	bl	8001798 <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002ce2:	6825      	ldr	r5, [r4, #0]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	0031      	movs	r1, r6
 8002ce8:	0028      	movs	r0, r5
 8002cea:	f7ff fed7 	bl	8002a9c <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002cee:	4b21      	ldr	r3, [pc, #132]	@ (8002d74 <HAL_TIM_OC_Stop_DMA+0xcc>)
 8002cf0:	4a21      	ldr	r2, [pc, #132]	@ (8002d78 <HAL_TIM_OC_Stop_DMA+0xd0>)
 8002cf2:	429d      	cmp	r5, r3
 8002cf4:	d005      	beq.n	8002d02 <HAL_TIM_OC_Stop_DMA+0x5a>
 8002cf6:	4b21      	ldr	r3, [pc, #132]	@ (8002d7c <HAL_TIM_OC_Stop_DMA+0xd4>)
 8002cf8:	429d      	cmp	r5, r3
 8002cfa:	d002      	beq.n	8002d02 <HAL_TIM_OC_Stop_DMA+0x5a>
 8002cfc:	4b20      	ldr	r3, [pc, #128]	@ (8002d80 <HAL_TIM_OC_Stop_DMA+0xd8>)
 8002cfe:	429d      	cmp	r5, r3
 8002d00:	d10a      	bne.n	8002d18 <HAL_TIM_OC_Stop_DMA+0x70>
      __HAL_TIM_MOE_DISABLE(htim);
 8002d02:	6a2b      	ldr	r3, [r5, #32]
 8002d04:	4213      	tst	r3, r2
 8002d06:	d107      	bne.n	8002d18 <HAL_TIM_OC_Stop_DMA+0x70>
 8002d08:	6a29      	ldr	r1, [r5, #32]
 8002d0a:	4b1e      	ldr	r3, [pc, #120]	@ (8002d84 <HAL_TIM_OC_Stop_DMA+0xdc>)
 8002d0c:	4219      	tst	r1, r3
 8002d0e:	d103      	bne.n	8002d18 <HAL_TIM_OC_Stop_DMA+0x70>
 8002d10:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8002d12:	491d      	ldr	r1, [pc, #116]	@ (8002d88 <HAL_TIM_OC_Stop_DMA+0xe0>)
 8002d14:	400b      	ands	r3, r1
 8002d16:	646b      	str	r3, [r5, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 8002d18:	6a2b      	ldr	r3, [r5, #32]
 8002d1a:	4213      	tst	r3, r2
 8002d1c:	d107      	bne.n	8002d2e <HAL_TIM_OC_Stop_DMA+0x86>
 8002d1e:	6a2a      	ldr	r2, [r5, #32]
 8002d20:	4b18      	ldr	r3, [pc, #96]	@ (8002d84 <HAL_TIM_OC_Stop_DMA+0xdc>)
 8002d22:	421a      	tst	r2, r3
 8002d24:	d103      	bne.n	8002d2e <HAL_TIM_OC_Stop_DMA+0x86>
 8002d26:	2201      	movs	r2, #1
 8002d28:	682b      	ldr	r3, [r5, #0]
 8002d2a:	4393      	bics	r3, r2
 8002d2c:	602b      	str	r3, [r5, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002d2e:	2301      	movs	r3, #1
 8002d30:	2e00      	cmp	r6, #0
 8002d32:	d111      	bne.n	8002d58 <HAL_TIM_OC_Stop_DMA+0xb0>
 8002d34:	343e      	adds	r4, #62	@ 0x3e
  switch (Channel)
 8002d36:	2000      	movs	r0, #0
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002d38:	7023      	strb	r3, [r4, #0]
 8002d3a:	e7c0      	b.n	8002cbe <HAL_TIM_OC_Stop_DMA+0x16>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8002d3c:	6802      	ldr	r2, [r0, #0]
 8002d3e:	4913      	ldr	r1, [pc, #76]	@ (8002d8c <HAL_TIM_OC_Stop_DMA+0xe4>)
 8002d40:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8002d42:	6a80      	ldr	r0, [r0, #40]	@ 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8002d44:	400b      	ands	r3, r1
 8002d46:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8002d48:	e7c9      	b.n	8002cde <HAL_TIM_OC_Stop_DMA+0x36>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8002d4a:	6802      	ldr	r2, [r0, #0]
 8002d4c:	4910      	ldr	r1, [pc, #64]	@ (8002d90 <HAL_TIM_OC_Stop_DMA+0xe8>)
 8002d4e:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8002d50:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8002d52:	400b      	ands	r3, r1
 8002d54:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8002d56:	e7c2      	b.n	8002cde <HAL_TIM_OC_Stop_DMA+0x36>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002d58:	2e04      	cmp	r6, #4
 8002d5a:	d101      	bne.n	8002d60 <HAL_TIM_OC_Stop_DMA+0xb8>
 8002d5c:	343f      	adds	r4, #63	@ 0x3f
 8002d5e:	e7ea      	b.n	8002d36 <HAL_TIM_OC_Stop_DMA+0x8e>
 8002d60:	2e08      	cmp	r6, #8
 8002d62:	d101      	bne.n	8002d68 <HAL_TIM_OC_Stop_DMA+0xc0>
 8002d64:	3440      	adds	r4, #64	@ 0x40
 8002d66:	e7e6      	b.n	8002d36 <HAL_TIM_OC_Stop_DMA+0x8e>
 8002d68:	3441      	adds	r4, #65	@ 0x41
 8002d6a:	e7e4      	b.n	8002d36 <HAL_TIM_OC_Stop_DMA+0x8e>
 8002d6c:	ffffefff 	.word	0xffffefff
 8002d70:	fffffdff 	.word	0xfffffdff
 8002d74:	40012c00 	.word	0x40012c00
 8002d78:	00001111 	.word	0x00001111
 8002d7c:	40014400 	.word	0x40014400
 8002d80:	40014800 	.word	0x40014800
 8002d84:	00000444 	.word	0x00000444
 8002d88:	ffff7fff 	.word	0xffff7fff
 8002d8c:	fffffbff 	.word	0xfffffbff
 8002d90:	fffff7ff 	.word	0xfffff7ff

08002d94 <HAL_TIM_PWM_Stop_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
 8002d94:	b510      	push	{r4, lr}
 8002d96:	f7ff ff87 	bl	8002ca8 <HAL_TIM_OC_Stop_DMA>
 8002d9a:	bd10      	pop	{r4, pc}

08002d9c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002d9c:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d9e:	0004      	movs	r4, r0
 8002da0:	343c      	adds	r4, #60	@ 0x3c
 8002da2:	7823      	ldrb	r3, [r4, #0]
{
 8002da4:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8002da6:	2002      	movs	r0, #2
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d039      	beq.n	8002e20 <HAL_TIMEx_ConfigBreakDeadTime+0x84>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002dac:	481d      	ldr	r0, [pc, #116]	@ (8002e24 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 8002dae:	68cb      	ldr	r3, [r1, #12]
 8002db0:	4003      	ands	r3, r0
 8002db2:	6888      	ldr	r0, [r1, #8]
 8002db4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002db6:	481c      	ldr	r0, [pc, #112]	@ (8002e28 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8002db8:	4003      	ands	r3, r0
 8002dba:	6848      	ldr	r0, [r1, #4]
 8002dbc:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002dbe:	481b      	ldr	r0, [pc, #108]	@ (8002e2c <HAL_TIMEx_ConfigBreakDeadTime+0x90>)
 8002dc0:	4003      	ands	r3, r0
 8002dc2:	6808      	ldr	r0, [r1, #0]
 8002dc4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002dc6:	481a      	ldr	r0, [pc, #104]	@ (8002e30 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 8002dc8:	4003      	ands	r3, r0
 8002dca:	6908      	ldr	r0, [r1, #16]
 8002dcc:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002dce:	4819      	ldr	r0, [pc, #100]	@ (8002e34 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8002dd0:	4003      	ands	r3, r0
 8002dd2:	6948      	ldr	r0, [r1, #20]
 8002dd4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002dd6:	4818      	ldr	r0, [pc, #96]	@ (8002e38 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 8002dd8:	4003      	ands	r3, r0
 8002dda:	6b08      	ldr	r0, [r1, #48]	@ 0x30
 8002ddc:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8002dde:	4817      	ldr	r0, [pc, #92]	@ (8002e3c <HAL_TIMEx_ConfigBreakDeadTime+0xa0>)
 8002de0:	4003      	ands	r3, r0
 8002de2:	6988      	ldr	r0, [r1, #24]
 8002de4:	0400      	lsls	r0, r0, #16
 8002de6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8002de8:	4815      	ldr	r0, [pc, #84]	@ (8002e40 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8002dea:	4003      	ands	r3, r0
 8002dec:	69c8      	ldr	r0, [r1, #28]
 8002dee:	4303      	orrs	r3, r0

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8002df0:	6810      	ldr	r0, [r2, #0]
 8002df2:	4a14      	ldr	r2, [pc, #80]	@ (8002e44 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8002df4:	4290      	cmp	r0, r2
 8002df6:	d110      	bne.n	8002e1a <HAL_TIMEx_ConfigBreakDeadTime+0x7e>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8002df8:	4a13      	ldr	r2, [pc, #76]	@ (8002e48 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8002dfe:	0512      	lsls	r2, r2, #20
 8002e00:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002e02:	4b12      	ldr	r3, [pc, #72]	@ (8002e4c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8002e04:	401a      	ands	r2, r3
 8002e06:	6a0b      	ldr	r3, [r1, #32]
 8002e08:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002e0a:	4b11      	ldr	r3, [pc, #68]	@ (8002e50 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8002e0c:	401a      	ands	r2, r3
 8002e0e:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8002e10:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8002e12:	4b10      	ldr	r3, [pc, #64]	@ (8002e54 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8002e14:	401a      	ands	r2, r3
 8002e16:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8002e18:	4313      	orrs	r3, r2
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002e1a:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8002e1c:	2000      	movs	r0, #0
 8002e1e:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8002e20:	bd10      	pop	{r4, pc}
 8002e22:	46c0      	nop			@ (mov r8, r8)
 8002e24:	fffffcff 	.word	0xfffffcff
 8002e28:	fffffbff 	.word	0xfffffbff
 8002e2c:	fffff7ff 	.word	0xfffff7ff
 8002e30:	ffffefff 	.word	0xffffefff
 8002e34:	ffffdfff 	.word	0xffffdfff
 8002e38:	ffffbfff 	.word	0xffffbfff
 8002e3c:	fff0ffff 	.word	0xfff0ffff
 8002e40:	efffffff 	.word	0xefffffff
 8002e44:	40012c00 	.word	0x40012c00
 8002e48:	ff0fffff 	.word	0xff0fffff
 8002e4c:	feffffff 	.word	0xfeffffff
 8002e50:	fdffffff 	.word	0xfdffffff
 8002e54:	dfffffff 	.word	0xdfffffff

08002e58 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8002e58:	4770      	bx	lr

08002e5a <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8002e5a:	4770      	bx	lr

08002e5c <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8002e5c:	4770      	bx	lr
	...

08002e60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e60:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e62:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e66:	2201      	movs	r2, #1
 8002e68:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002e6c:	6801      	ldr	r1, [r0, #0]
 8002e6e:	4d13      	ldr	r5, [pc, #76]	@ (8002ebc <UART_EndRxTransfer+0x5c>)
 8002e70:	680b      	ldr	r3, [r1, #0]
 8002e72:	402b      	ands	r3, r5
 8002e74:	600b      	str	r3, [r1, #0]
 8002e76:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e7a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e7e:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002e82:	6802      	ldr	r2, [r0, #0]
 8002e84:	4c0e      	ldr	r4, [pc, #56]	@ (8002ec0 <UART_EndRxTransfer+0x60>)
 8002e86:	6893      	ldr	r3, [r2, #8]
 8002e88:	4023      	ands	r3, r4
 8002e8a:	6093      	str	r3, [r2, #8]
 8002e8c:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e90:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d10a      	bne.n	8002eac <UART_EndRxTransfer+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e96:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e9a:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e9e:	2410      	movs	r4, #16
 8002ea0:	6802      	ldr	r2, [r0, #0]
 8002ea2:	6813      	ldr	r3, [r2, #0]
 8002ea4:	43a3      	bics	r3, r4
 8002ea6:	6013      	str	r3, [r2, #0]
 8002ea8:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002eac:	0003      	movs	r3, r0
 8002eae:	2220      	movs	r2, #32
 8002eb0:	338c      	adds	r3, #140	@ 0x8c
 8002eb2:	601a      	str	r2, [r3, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002eb8:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8002eba:	bd30      	pop	{r4, r5, pc}
 8002ebc:	fffffedf 	.word	0xfffffedf
 8002ec0:	effffffe 	.word	0xeffffffe

08002ec4 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 8002ec4:	4770      	bx	lr

08002ec6 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8002ec6:	4770      	bx	lr

08002ec8 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002ec8:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	0002      	movs	r2, r0
{
 8002ece:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8002ed0:	325e      	adds	r2, #94	@ 0x5e
 8002ed2:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8002ed4:	3a08      	subs	r2, #8
 8002ed6:	8013      	strh	r3, [r2, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002ed8:	f7ff fff5 	bl	8002ec6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002edc:	bd10      	pop	{r4, pc}

08002ede <HAL_UARTEx_RxEventCallback>:
}
 8002ede:	4770      	bx	lr

08002ee0 <HAL_UART_IRQHandler>:
{
 8002ee0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002ee2:	6801      	ldr	r1, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002ee4:	4dc1      	ldr	r5, [pc, #772]	@ (80031ec <HAL_UART_IRQHandler+0x30c>)
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002ee6:	69cb      	ldr	r3, [r1, #28]
{
 8002ee8:	0004      	movs	r4, r0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002eea:	680a      	ldr	r2, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002eec:	6888      	ldr	r0, [r1, #8]
  if (errorflags == 0U)
 8002eee:	422b      	tst	r3, r5
 8002ef0:	d110      	bne.n	8002f14 <HAL_UART_IRQHandler+0x34>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002ef2:	2520      	movs	r5, #32
 8002ef4:	422b      	tst	r3, r5
 8002ef6:	d100      	bne.n	8002efa <HAL_UART_IRQHandler+0x1a>
 8002ef8:	e09b      	b.n	8003032 <HAL_UART_IRQHandler+0x152>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002efa:	2680      	movs	r6, #128	@ 0x80
 8002efc:	0576      	lsls	r6, r6, #21
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002efe:	4015      	ands	r5, r2
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002f00:	4006      	ands	r6, r0
 8002f02:	4335      	orrs	r5, r6
 8002f04:	d100      	bne.n	8002f08 <HAL_UART_IRQHandler+0x28>
 8002f06:	e094      	b.n	8003032 <HAL_UART_IRQHandler+0x152>
      if (huart->RxISR != NULL)
 8002f08:	6f63      	ldr	r3, [r4, #116]	@ 0x74
      huart->TxISR(huart);
 8002f0a:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d000      	beq.n	8002f12 <HAL_UART_IRQHandler+0x32>
 8002f10:	e085      	b.n	800301e <HAL_UART_IRQHandler+0x13e>
 8002f12:	e085      	b.n	8003020 <HAL_UART_IRQHandler+0x140>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8002f14:	4db6      	ldr	r5, [pc, #728]	@ (80031f0 <HAL_UART_IRQHandler+0x310>)
 8002f16:	4005      	ands	r5, r0
 8002f18:	9500      	str	r5, [sp, #0]
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8002f1a:	4db6      	ldr	r5, [pc, #728]	@ (80031f4 <HAL_UART_IRQHandler+0x314>)
 8002f1c:	9e00      	ldr	r6, [sp, #0]
 8002f1e:	4015      	ands	r5, r2
 8002f20:	4335      	orrs	r5, r6
 8002f22:	d100      	bne.n	8002f26 <HAL_UART_IRQHandler+0x46>
 8002f24:	e085      	b.n	8003032 <HAL_UART_IRQHandler+0x152>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002f26:	0025      	movs	r5, r4
 8002f28:	2601      	movs	r6, #1
 8002f2a:	3590      	adds	r5, #144	@ 0x90
 8002f2c:	4233      	tst	r3, r6
 8002f2e:	d005      	beq.n	8002f3c <HAL_UART_IRQHandler+0x5c>
 8002f30:	05d7      	lsls	r7, r2, #23
 8002f32:	d503      	bpl.n	8002f3c <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002f34:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f36:	682f      	ldr	r7, [r5, #0]
 8002f38:	433e      	orrs	r6, r7
 8002f3a:	602e      	str	r6, [r5, #0]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f3c:	2602      	movs	r6, #2
 8002f3e:	4233      	tst	r3, r6
 8002f40:	d00c      	beq.n	8002f5c <HAL_UART_IRQHandler+0x7c>
 8002f42:	07c7      	lsls	r7, r0, #31
 8002f44:	d50a      	bpl.n	8002f5c <HAL_UART_IRQHandler+0x7c>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f46:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002f48:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f4a:	3790      	adds	r7, #144	@ 0x90
 8002f4c:	683e      	ldr	r6, [r7, #0]
 8002f4e:	9701      	str	r7, [sp, #4]
 8002f50:	46b4      	mov	ip, r6
 8002f52:	2604      	movs	r6, #4
 8002f54:	4667      	mov	r7, ip
 8002f56:	433e      	orrs	r6, r7
 8002f58:	9f01      	ldr	r7, [sp, #4]
 8002f5a:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f5c:	2604      	movs	r6, #4
 8002f5e:	4233      	tst	r3, r6
 8002f60:	d00c      	beq.n	8002f7c <HAL_UART_IRQHandler+0x9c>
 8002f62:	07c7      	lsls	r7, r0, #31
 8002f64:	d50a      	bpl.n	8002f7c <HAL_UART_IRQHandler+0x9c>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f66:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002f68:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f6a:	3790      	adds	r7, #144	@ 0x90
 8002f6c:	683e      	ldr	r6, [r7, #0]
 8002f6e:	9701      	str	r7, [sp, #4]
 8002f70:	46b4      	mov	ip, r6
 8002f72:	2602      	movs	r6, #2
 8002f74:	4667      	mov	r7, ip
 8002f76:	433e      	orrs	r6, r7
 8002f78:	9f01      	ldr	r7, [sp, #4]
 8002f7a:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002f7c:	2608      	movs	r6, #8
 8002f7e:	46b4      	mov	ip, r6
 8002f80:	4233      	tst	r3, r6
 8002f82:	d009      	beq.n	8002f98 <HAL_UART_IRQHandler+0xb8>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002f84:	2720      	movs	r7, #32
 8002f86:	9e00      	ldr	r6, [sp, #0]
 8002f88:	4017      	ands	r7, r2
 8002f8a:	4337      	orrs	r7, r6
 8002f8c:	d004      	beq.n	8002f98 <HAL_UART_IRQHandler+0xb8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002f8e:	4666      	mov	r6, ip
 8002f90:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f92:	682f      	ldr	r7, [r5, #0]
 8002f94:	433e      	orrs	r6, r7
 8002f96:	602e      	str	r6, [r5, #0]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002f98:	2680      	movs	r6, #128	@ 0x80
 8002f9a:	0136      	lsls	r6, r6, #4
 8002f9c:	4233      	tst	r3, r6
 8002f9e:	d006      	beq.n	8002fae <HAL_UART_IRQHandler+0xce>
 8002fa0:	0157      	lsls	r7, r2, #5
 8002fa2:	d504      	bpl.n	8002fae <HAL_UART_IRQHandler+0xce>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002fa4:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002fa6:	2120      	movs	r1, #32
 8002fa8:	682e      	ldr	r6, [r5, #0]
 8002faa:	4331      	orrs	r1, r6
 8002fac:	6029      	str	r1, [r5, #0]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002fae:	6829      	ldr	r1, [r5, #0]
 8002fb0:	2900      	cmp	r1, #0
 8002fb2:	d035      	beq.n	8003020 <HAL_UART_IRQHandler+0x140>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002fb4:	2120      	movs	r1, #32
 8002fb6:	420b      	tst	r3, r1
 8002fb8:	d00a      	beq.n	8002fd0 <HAL_UART_IRQHandler+0xf0>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002fba:	2380      	movs	r3, #128	@ 0x80
 8002fbc:	055b      	lsls	r3, r3, #21
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002fbe:	4011      	ands	r1, r2
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002fc0:	4003      	ands	r3, r0
 8002fc2:	4319      	orrs	r1, r3
 8002fc4:	d004      	beq.n	8002fd0 <HAL_UART_IRQHandler+0xf0>
        if (huart->RxISR != NULL)
 8002fc6:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d001      	beq.n	8002fd0 <HAL_UART_IRQHandler+0xf0>
          huart->RxISR(huart);
 8002fcc:	0020      	movs	r0, r4
 8002fce:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002fd0:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 8002fd2:	682b      	ldr	r3, [r5, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002fd4:	2740      	movs	r7, #64	@ 0x40
 8002fd6:	6896      	ldr	r6, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002fd8:	2228      	movs	r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002fda:	403e      	ands	r6, r7
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002fdc:	4013      	ands	r3, r2
        UART_EndRxTransfer(huart);
 8002fde:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002fe0:	431e      	orrs	r6, r3
 8002fe2:	d022      	beq.n	800302a <HAL_UART_IRQHandler+0x14a>
        UART_EndRxTransfer(huart);
 8002fe4:	f7ff ff3c 	bl	8002e60 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fe8:	6823      	ldr	r3, [r4, #0]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	423b      	tst	r3, r7
 8002fee:	d018      	beq.n	8003022 <HAL_UART_IRQHandler+0x142>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ff0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ffa:	0025      	movs	r5, r4
 8002ffc:	cd04      	ldmia	r5!, {r2}
 8002ffe:	6893      	ldr	r3, [r2, #8]
 8003000:	43bb      	bics	r3, r7
 8003002:	6093      	str	r3, [r2, #8]
 8003004:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 8003008:	6fe8      	ldr	r0, [r5, #124]	@ 0x7c
 800300a:	2800      	cmp	r0, #0
 800300c:	d009      	beq.n	8003022 <HAL_UART_IRQHandler+0x142>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800300e:	4b7a      	ldr	r3, [pc, #488]	@ (80031f8 <HAL_UART_IRQHandler+0x318>)
 8003010:	6383      	str	r3, [r0, #56]	@ 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003012:	f7fe fbc1 	bl	8001798 <HAL_DMA_Abort_IT>
 8003016:	2800      	cmp	r0, #0
 8003018:	d002      	beq.n	8003020 <HAL_UART_IRQHandler+0x140>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800301a:	6fe8      	ldr	r0, [r5, #124]	@ 0x7c
 800301c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800301e:	4798      	blx	r3
}
 8003020:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 8003022:	0020      	movs	r0, r4
 8003024:	f7ff ff4f 	bl	8002ec6 <HAL_UART_ErrorCallback>
 8003028:	e7fa      	b.n	8003020 <HAL_UART_IRQHandler+0x140>
        HAL_UART_ErrorCallback(huart);
 800302a:	f7ff ff4c 	bl	8002ec6 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800302e:	602e      	str	r6, [r5, #0]
 8003030:	e7f6      	b.n	8003020 <HAL_UART_IRQHandler+0x140>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003032:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
 8003034:	2d01      	cmp	r5, #1
 8003036:	d000      	beq.n	800303a <HAL_UART_IRQHandler+0x15a>
 8003038:	e09f      	b.n	800317a <HAL_UART_IRQHandler+0x29a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800303a:	2610      	movs	r6, #16
 800303c:	4233      	tst	r3, r6
 800303e:	d100      	bne.n	8003042 <HAL_UART_IRQHandler+0x162>
 8003040:	e09b      	b.n	800317a <HAL_UART_IRQHandler+0x29a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003042:	4232      	tst	r2, r6
 8003044:	d100      	bne.n	8003048 <HAL_UART_IRQHandler+0x168>
 8003046:	e098      	b.n	800317a <HAL_UART_IRQHandler+0x29a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003048:	620e      	str	r6, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800304a:	6889      	ldr	r1, [r1, #8]
 800304c:	2340      	movs	r3, #64	@ 0x40
 800304e:	000a      	movs	r2, r1
 8003050:	401a      	ands	r2, r3
 8003052:	4219      	tst	r1, r3
 8003054:	d057      	beq.n	8003106 <HAL_UART_IRQHandler+0x226>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003056:	1d21      	adds	r1, r4, #4
 8003058:	6fca      	ldr	r2, [r1, #124]	@ 0x7c
 800305a:	6810      	ldr	r0, [r2, #0]
 800305c:	6842      	ldr	r2, [r0, #4]
 800305e:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8003060:	2a00      	cmp	r2, #0
 8003062:	d0dd      	beq.n	8003020 <HAL_UART_IRQHandler+0x140>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003064:	0027      	movs	r7, r4
 8003066:	375c      	adds	r7, #92	@ 0x5c
 8003068:	883f      	ldrh	r7, [r7, #0]
 800306a:	4297      	cmp	r7, r2
 800306c:	d9d8      	bls.n	8003020 <HAL_UART_IRQHandler+0x140>
        huart->RxXferCount = nb_remaining_rx_data;
 800306e:	0027      	movs	r7, r4
 8003070:	375e      	adds	r7, #94	@ 0x5e
 8003072:	803a      	strh	r2, [r7, #0]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003074:	6802      	ldr	r2, [r0, #0]
 8003076:	2020      	movs	r0, #32
 8003078:	4684      	mov	ip, r0
 800307a:	4010      	ands	r0, r2
 800307c:	9000      	str	r0, [sp, #0]
 800307e:	4660      	mov	r0, ip
 8003080:	4202      	tst	r2, r0
 8003082:	d132      	bne.n	80030ea <HAL_UART_IRQHandler+0x20a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003084:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003088:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800308c:	6820      	ldr	r0, [r4, #0]
 800308e:	4e5b      	ldr	r6, [pc, #364]	@ (80031fc <HAL_UART_IRQHandler+0x31c>)
 8003090:	6802      	ldr	r2, [r0, #0]
 8003092:	4032      	ands	r2, r6
 8003094:	6002      	str	r2, [r0, #0]
 8003096:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800309a:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800309e:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030a2:	6820      	ldr	r0, [r4, #0]
 80030a4:	6882      	ldr	r2, [r0, #8]
 80030a6:	43aa      	bics	r2, r5
 80030a8:	6082      	str	r2, [r0, #8]
 80030aa:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030ae:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030b2:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030b6:	6820      	ldr	r0, [r4, #0]
 80030b8:	6882      	ldr	r2, [r0, #8]
 80030ba:	439a      	bics	r2, r3
 80030bc:	6082      	str	r2, [r0, #8]
 80030be:	f387 8810 	msr	PRIMASK, r7
          huart->RxState = HAL_UART_STATE_READY;
 80030c2:	0023      	movs	r3, r4
 80030c4:	4662      	mov	r2, ip
 80030c6:	338c      	adds	r3, #140	@ 0x8c
 80030c8:	601a      	str	r2, [r3, #0]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030ca:	9b00      	ldr	r3, [sp, #0]
 80030cc:	66e3      	str	r3, [r4, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030ce:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030d2:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030d6:	6822      	ldr	r2, [r4, #0]
 80030d8:	350f      	adds	r5, #15
 80030da:	6813      	ldr	r3, [r2, #0]
 80030dc:	43ab      	bics	r3, r5
 80030de:	6013      	str	r3, [r2, #0]
 80030e0:	f380 8810 	msr	PRIMASK, r0
          (void)HAL_DMA_Abort(huart->hdmarx);
 80030e4:	6fc8      	ldr	r0, [r1, #124]	@ 0x7c
 80030e6:	f7fe fb1d 	bl	8001724 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80030ea:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80030ec:	0022      	movs	r2, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80030ee:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80030f0:	0023      	movs	r3, r4
 80030f2:	325c      	adds	r2, #92	@ 0x5c
 80030f4:	335e      	adds	r3, #94	@ 0x5e
 80030f6:	881b      	ldrh	r3, [r3, #0]
 80030f8:	8811      	ldrh	r1, [r2, #0]
 80030fa:	1ac9      	subs	r1, r1, r3
 80030fc:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80030fe:	0020      	movs	r0, r4
 8003100:	f7ff feed 	bl	8002ede <HAL_UARTEx_RxEventCallback>
 8003104:	e78c      	b.n	8003020 <HAL_UART_IRQHandler+0x140>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003106:	0023      	movs	r3, r4
 8003108:	0020      	movs	r0, r4
 800310a:	335c      	adds	r3, #92	@ 0x5c
 800310c:	305e      	adds	r0, #94	@ 0x5e
 800310e:	8819      	ldrh	r1, [r3, #0]
 8003110:	8803      	ldrh	r3, [r0, #0]
      if ((huart->RxXferCount > 0U)
 8003112:	8800      	ldrh	r0, [r0, #0]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003114:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 8003116:	2800      	cmp	r0, #0
 8003118:	d100      	bne.n	800311c <HAL_UART_IRQHandler+0x23c>
 800311a:	e781      	b.n	8003020 <HAL_UART_IRQHandler+0x140>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800311c:	1ac9      	subs	r1, r1, r3
 800311e:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8003120:	2900      	cmp	r1, #0
 8003122:	d100      	bne.n	8003126 <HAL_UART_IRQHandler+0x246>
 8003124:	e77c      	b.n	8003020 <HAL_UART_IRQHandler+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003126:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800312a:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800312e:	6820      	ldr	r0, [r4, #0]
 8003130:	4e33      	ldr	r6, [pc, #204]	@ (8003200 <HAL_UART_IRQHandler+0x320>)
 8003132:	6803      	ldr	r3, [r0, #0]
 8003134:	4033      	ands	r3, r6
 8003136:	6003      	str	r3, [r0, #0]
 8003138:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800313c:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003140:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003144:	6820      	ldr	r0, [r4, #0]
 8003146:	4e2f      	ldr	r6, [pc, #188]	@ (8003204 <HAL_UART_IRQHandler+0x324>)
 8003148:	6883      	ldr	r3, [r0, #8]
 800314a:	4033      	ands	r3, r6
 800314c:	6083      	str	r3, [r0, #8]
 800314e:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 8003152:	0023      	movs	r3, r4
 8003154:	2020      	movs	r0, #32
 8003156:	338c      	adds	r3, #140	@ 0x8c
 8003158:	6018      	str	r0, [r3, #0]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800315a:	66e2      	str	r2, [r4, #108]	@ 0x6c
        huart->RxISR = NULL;
 800315c:	6762      	str	r2, [r4, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800315e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003162:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003166:	2510      	movs	r5, #16
 8003168:	6822      	ldr	r2, [r4, #0]
 800316a:	6813      	ldr	r3, [r2, #0]
 800316c:	43ab      	bics	r3, r5
 800316e:	6013      	str	r3, [r2, #0]
 8003170:	f380 8810 	msr	PRIMASK, r0
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003174:	2302      	movs	r3, #2
 8003176:	6723      	str	r3, [r4, #112]	@ 0x70
 8003178:	e7c1      	b.n	80030fe <HAL_UART_IRQHandler+0x21e>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800317a:	2580      	movs	r5, #128	@ 0x80
 800317c:	036d      	lsls	r5, r5, #13
 800317e:	422b      	tst	r3, r5
 8003180:	d006      	beq.n	8003190 <HAL_UART_IRQHandler+0x2b0>
 8003182:	0246      	lsls	r6, r0, #9
 8003184:	d504      	bpl.n	8003190 <HAL_UART_IRQHandler+0x2b0>
    HAL_UARTEx_WakeupCallback(huart);
 8003186:	0020      	movs	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003188:	620d      	str	r5, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800318a:	f000 fe1b 	bl	8003dc4 <HAL_UARTEx_WakeupCallback>
    return;
 800318e:	e747      	b.n	8003020 <HAL_UART_IRQHandler+0x140>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003190:	2180      	movs	r1, #128	@ 0x80
 8003192:	420b      	tst	r3, r1
 8003194:	d007      	beq.n	80031a6 <HAL_UART_IRQHandler+0x2c6>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003196:	2580      	movs	r5, #128	@ 0x80
 8003198:	042d      	lsls	r5, r5, #16
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800319a:	4011      	ands	r1, r2
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800319c:	4028      	ands	r0, r5
 800319e:	4301      	orrs	r1, r0
 80031a0:	d001      	beq.n	80031a6 <HAL_UART_IRQHandler+0x2c6>
    if (huart->TxISR != NULL)
 80031a2:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80031a4:	e6b1      	b.n	8002f0a <HAL_UART_IRQHandler+0x2a>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80031a6:	2140      	movs	r1, #64	@ 0x40
 80031a8:	420b      	tst	r3, r1
 80031aa:	d016      	beq.n	80031da <HAL_UART_IRQHandler+0x2fa>
 80031ac:	420a      	tst	r2, r1
 80031ae:	d014      	beq.n	80031da <HAL_UART_IRQHandler+0x2fa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031b0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031b4:	2301      	movs	r3, #1
 80031b6:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80031ba:	6822      	ldr	r2, [r4, #0]
 80031bc:	6813      	ldr	r3, [r2, #0]
 80031be:	438b      	bics	r3, r1
 80031c0:	6013      	str	r3, [r2, #0]
 80031c2:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80031c6:	0023      	movs	r3, r4
 80031c8:	2220      	movs	r2, #32
 80031ca:	3388      	adds	r3, #136	@ 0x88
 80031cc:	601a      	str	r2, [r3, #0]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80031ce:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80031d0:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 80031d2:	67a3      	str	r3, [r4, #120]	@ 0x78
  HAL_UART_TxCpltCallback(huart);
 80031d4:	f7ff fe76 	bl	8002ec4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80031d8:	e722      	b.n	8003020 <HAL_UART_IRQHandler+0x140>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80031da:	0219      	lsls	r1, r3, #8
 80031dc:	d514      	bpl.n	8003208 <HAL_UART_IRQHandler+0x328>
 80031de:	0051      	lsls	r1, r2, #1
 80031e0:	d512      	bpl.n	8003208 <HAL_UART_IRQHandler+0x328>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80031e2:	0020      	movs	r0, r4
 80031e4:	f000 fdf0 	bl	8003dc8 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 80031e8:	e71a      	b.n	8003020 <HAL_UART_IRQHandler+0x140>
 80031ea:	46c0      	nop			@ (mov r8, r8)
 80031ec:	0000080f 	.word	0x0000080f
 80031f0:	10000001 	.word	0x10000001
 80031f4:	04000120 	.word	0x04000120
 80031f8:	08002ec9 	.word	0x08002ec9
 80031fc:	fffffeff 	.word	0xfffffeff
 8003200:	fffffedf 	.word	0xfffffedf
 8003204:	effffffe 	.word	0xeffffffe
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003208:	01db      	lsls	r3, r3, #7
 800320a:	d400      	bmi.n	800320e <HAL_UART_IRQHandler+0x32e>
 800320c:	e708      	b.n	8003020 <HAL_UART_IRQHandler+0x140>
 800320e:	2a00      	cmp	r2, #0
 8003210:	db00      	blt.n	8003214 <HAL_UART_IRQHandler+0x334>
 8003212:	e705      	b.n	8003020 <HAL_UART_IRQHandler+0x140>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003214:	0020      	movs	r0, r4
 8003216:	f000 fdd6 	bl	8003dc6 <HAL_UARTEx_RxFifoFullCallback>
    return;
 800321a:	e701      	b.n	8003020 <HAL_UART_IRQHandler+0x140>

0800321c <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800321c:	0001      	movs	r1, r0
{
 800321e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t uhMask = huart->Mask;
 8003220:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003222:	318c      	adds	r1, #140	@ 0x8c
 8003224:	680c      	ldr	r4, [r1, #0]
  uint16_t uhMask = huart->Mask;
 8003226:	3360      	adds	r3, #96	@ 0x60
 8003228:	881a      	ldrh	r2, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800322a:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800322c:	2c22      	cmp	r4, #34	@ 0x22
 800322e:	d157      	bne.n	80032e0 <UART_RxISR_8BIT+0xc4>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003232:	6d84      	ldr	r4, [r0, #88]	@ 0x58
 8003234:	4013      	ands	r3, r2
    huart->pRxBuffPtr++;
    huart->RxXferCount--;
 8003236:	0002      	movs	r2, r0
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003238:	7023      	strb	r3, [r4, #0]
    huart->pRxBuffPtr++;
 800323a:	6d83      	ldr	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 800323c:	325e      	adds	r2, #94	@ 0x5e
    huart->pRxBuffPtr++;
 800323e:	3301      	adds	r3, #1
 8003240:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 8003242:	8813      	ldrh	r3, [r2, #0]
 8003244:	3b01      	subs	r3, #1
 8003246:	b29b      	uxth	r3, r3
 8003248:	8013      	strh	r3, [r2, #0]

    if (huart->RxXferCount == 0U)
 800324a:	8813      	ldrh	r3, [r2, #0]
 800324c:	b29c      	uxth	r4, r3
 800324e:	2b00      	cmp	r3, #0
 8003250:	d142      	bne.n	80032d8 <UART_RxISR_8BIT+0xbc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003252:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003256:	3301      	adds	r3, #1
 8003258:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800325c:	6805      	ldr	r5, [r0, #0]
 800325e:	4f23      	ldr	r7, [pc, #140]	@ (80032ec <UART_RxISR_8BIT+0xd0>)
 8003260:	682a      	ldr	r2, [r5, #0]
 8003262:	403a      	ands	r2, r7
 8003264:	602a      	str	r2, [r5, #0]
 8003266:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800326a:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800326e:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003272:	6805      	ldr	r5, [r0, #0]
 8003274:	68aa      	ldr	r2, [r5, #8]
 8003276:	439a      	bics	r2, r3
 8003278:	60aa      	str	r2, [r5, #8]
 800327a:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800327e:	2220      	movs	r2, #32
 8003280:	600a      	str	r2, [r1, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003282:	6802      	ldr	r2, [r0, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003284:	6704      	str	r4, [r0, #112]	@ 0x70
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003286:	6852      	ldr	r2, [r2, #4]
      huart->RxISR = NULL;
 8003288:	6744      	str	r4, [r0, #116]	@ 0x74
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800328a:	0212      	lsls	r2, r2, #8
 800328c:	d50a      	bpl.n	80032a4 <UART_RxISR_8BIT+0x88>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800328e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003292:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003296:	6802      	ldr	r2, [r0, #0]
 8003298:	4c15      	ldr	r4, [pc, #84]	@ (80032f0 <UART_RxISR_8BIT+0xd4>)
 800329a:	6813      	ldr	r3, [r2, #0]
 800329c:	4023      	ands	r3, r4
 800329e:	6013      	str	r3, [r2, #0]
 80032a0:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032a4:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d117      	bne.n	80032da <UART_RxISR_8BIT+0xbe>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032aa:	2200      	movs	r2, #0
 80032ac:	66c2      	str	r2, [r0, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032ae:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032b2:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032b6:	6801      	ldr	r1, [r0, #0]
 80032b8:	330f      	adds	r3, #15
 80032ba:	680a      	ldr	r2, [r1, #0]
 80032bc:	439a      	bics	r2, r3
 80032be:	600a      	str	r2, [r1, #0]
 80032c0:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80032c4:	6802      	ldr	r2, [r0, #0]
 80032c6:	69d1      	ldr	r1, [r2, #28]
 80032c8:	4219      	tst	r1, r3
 80032ca:	d000      	beq.n	80032ce <UART_RxISR_8BIT+0xb2>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80032cc:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80032ce:	0003      	movs	r3, r0
 80032d0:	335c      	adds	r3, #92	@ 0x5c
 80032d2:	8819      	ldrh	r1, [r3, #0]
 80032d4:	f7ff fe03 	bl	8002ede <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80032d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 80032da:	f7fd ff09 	bl	80010f0 <HAL_UART_RxCpltCallback>
 80032de:	e7fb      	b.n	80032d8 <UART_RxISR_8BIT+0xbc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80032e0:	2208      	movs	r2, #8
 80032e2:	6999      	ldr	r1, [r3, #24]
 80032e4:	430a      	orrs	r2, r1
 80032e6:	619a      	str	r2, [r3, #24]
}
 80032e8:	e7f6      	b.n	80032d8 <UART_RxISR_8BIT+0xbc>
 80032ea:	46c0      	nop			@ (mov r8, r8)
 80032ec:	fffffedf 	.word	0xfffffedf
 80032f0:	fbffffff 	.word	0xfbffffff

080032f4 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80032f4:	0002      	movs	r2, r0
{
 80032f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t uhMask = huart->Mask;
 80032f8:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80032fa:	328c      	adds	r2, #140	@ 0x8c
 80032fc:	6811      	ldr	r1, [r2, #0]
  uint16_t uhMask = huart->Mask;
 80032fe:	3360      	adds	r3, #96	@ 0x60
 8003300:	881c      	ldrh	r4, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003302:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003304:	2922      	cmp	r1, #34	@ 0x22
 8003306:	d156      	bne.n	80033b6 <UART_RxISR_16BIT+0xc2>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003308:	6a59      	ldr	r1, [r3, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800330a:	6d83      	ldr	r3, [r0, #88]	@ 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 800330c:	4021      	ands	r1, r4
 800330e:	8019      	strh	r1, [r3, #0]
    huart->pRxBuffPtr += 2U;
    huart->RxXferCount--;
 8003310:	0001      	movs	r1, r0
    huart->pRxBuffPtr += 2U;
 8003312:	3302      	adds	r3, #2
 8003314:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 8003316:	315e      	adds	r1, #94	@ 0x5e
 8003318:	880b      	ldrh	r3, [r1, #0]
 800331a:	3b01      	subs	r3, #1
 800331c:	b29b      	uxth	r3, r3
 800331e:	800b      	strh	r3, [r1, #0]

    if (huart->RxXferCount == 0U)
 8003320:	880b      	ldrh	r3, [r1, #0]
 8003322:	b29c      	uxth	r4, r3
 8003324:	2b00      	cmp	r3, #0
 8003326:	d142      	bne.n	80033ae <UART_RxISR_16BIT+0xba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003328:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800332c:	3301      	adds	r3, #1
 800332e:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003332:	6805      	ldr	r5, [r0, #0]
 8003334:	4f22      	ldr	r7, [pc, #136]	@ (80033c0 <UART_RxISR_16BIT+0xcc>)
 8003336:	6829      	ldr	r1, [r5, #0]
 8003338:	4039      	ands	r1, r7
 800333a:	6029      	str	r1, [r5, #0]
 800333c:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003340:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003344:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003348:	6805      	ldr	r5, [r0, #0]
 800334a:	68a9      	ldr	r1, [r5, #8]
 800334c:	4399      	bics	r1, r3
 800334e:	60a9      	str	r1, [r5, #8]
 8003350:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003354:	2120      	movs	r1, #32
 8003356:	6011      	str	r1, [r2, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003358:	6802      	ldr	r2, [r0, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800335a:	6704      	str	r4, [r0, #112]	@ 0x70
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800335c:	6852      	ldr	r2, [r2, #4]
      huart->RxISR = NULL;
 800335e:	6744      	str	r4, [r0, #116]	@ 0x74
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003360:	0212      	lsls	r2, r2, #8
 8003362:	d50a      	bpl.n	800337a <UART_RxISR_16BIT+0x86>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003364:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003368:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800336c:	6802      	ldr	r2, [r0, #0]
 800336e:	4c15      	ldr	r4, [pc, #84]	@ (80033c4 <UART_RxISR_16BIT+0xd0>)
 8003370:	6813      	ldr	r3, [r2, #0]
 8003372:	4023      	ands	r3, r4
 8003374:	6013      	str	r3, [r2, #0]
 8003376:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800337a:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800337c:	2b01      	cmp	r3, #1
 800337e:	d117      	bne.n	80033b0 <UART_RxISR_16BIT+0xbc>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003380:	2200      	movs	r2, #0
 8003382:	66c2      	str	r2, [r0, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003384:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003388:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800338c:	6801      	ldr	r1, [r0, #0]
 800338e:	330f      	adds	r3, #15
 8003390:	680a      	ldr	r2, [r1, #0]
 8003392:	439a      	bics	r2, r3
 8003394:	600a      	str	r2, [r1, #0]
 8003396:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800339a:	6802      	ldr	r2, [r0, #0]
 800339c:	69d1      	ldr	r1, [r2, #28]
 800339e:	4219      	tst	r1, r3
 80033a0:	d000      	beq.n	80033a4 <UART_RxISR_16BIT+0xb0>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80033a2:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80033a4:	0003      	movs	r3, r0
 80033a6:	335c      	adds	r3, #92	@ 0x5c
 80033a8:	8819      	ldrh	r1, [r3, #0]
 80033aa:	f7ff fd98 	bl	8002ede <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80033ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 80033b0:	f7fd fe9e 	bl	80010f0 <HAL_UART_RxCpltCallback>
 80033b4:	e7fb      	b.n	80033ae <UART_RxISR_16BIT+0xba>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80033b6:	2208      	movs	r2, #8
 80033b8:	6999      	ldr	r1, [r3, #24]
 80033ba:	430a      	orrs	r2, r1
 80033bc:	619a      	str	r2, [r3, #24]
}
 80033be:	e7f6      	b.n	80033ae <UART_RxISR_16BIT+0xba>
 80033c0:	fffffedf 	.word	0xfffffedf
 80033c4:	fbffffff 	.word	0xfbffffff

080033c8 <UART_RxISR_8BIT_FIFOEN>:
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
  uint16_t  uhMask = huart->Mask;
 80033c8:	0003      	movs	r3, r0
{
 80033ca:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t  uhMask = huart->Mask;
 80033cc:	3360      	adds	r3, #96	@ 0x60
 80033ce:	881b      	ldrh	r3, [r3, #0]
{
 80033d0:	b085      	sub	sp, #20
  uint16_t  uhMask = huart->Mask;
 80033d2:	9302      	str	r3, [sp, #8]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80033d4:	6803      	ldr	r3, [r0, #0]
{
 80033d6:	0004      	movs	r4, r0
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80033d8:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	9203      	str	r2, [sp, #12]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	9201      	str	r2, [sp, #4]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80033e2:	0002      	movs	r2, r0
 80033e4:	328c      	adds	r2, #140	@ 0x8c
 80033e6:	6812      	ldr	r2, [r2, #0]
 80033e8:	2a22      	cmp	r2, #34	@ 0x22
 80033ea:	d000      	beq.n	80033ee <UART_RxISR_8BIT_FIFOEN+0x26>
 80033ec:	e0c4      	b.n	8003578 <UART_RxISR_8BIT_FIFOEN+0x1b0>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80033ee:	0003      	movs	r3, r0
 80033f0:	3368      	adds	r3, #104	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80033f2:	881b      	ldrh	r3, [r3, #0]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d002      	beq.n	80033fe <UART_RxISR_8BIT_FIFOEN+0x36>
 80033f8:	2320      	movs	r3, #32
 80033fa:	421d      	tst	r5, r3
 80033fc:	d108      	bne.n	8003410 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80033fe:	0023      	movs	r3, r4
 8003400:	335e      	adds	r3, #94	@ 0x5e
 8003402:	881b      	ldrh	r3, [r3, #0]
 8003404:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8003406:	2b00      	cmp	r3, #0
 8003408:	d000      	beq.n	800340c <UART_RxISR_8BIT_FIFOEN+0x44>
 800340a:	e095      	b.n	8003538 <UART_RxISR_8BIT_FIFOEN+0x170>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800340c:	b005      	add	sp, #20
 800340e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      huart->RxXferCount--;
 8003410:	0026      	movs	r6, r4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003412:	6823      	ldr	r3, [r4, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003414:	9902      	ldr	r1, [sp, #8]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003418:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800341a:	400b      	ands	r3, r1
 800341c:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 800341e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 8003420:	365e      	adds	r6, #94	@ 0x5e
      huart->pRxBuffPtr++;
 8003422:	3301      	adds	r3, #1
 8003424:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 8003426:	8833      	ldrh	r3, [r6, #0]
      isrflags = READ_REG(huart->Instance->ISR);
 8003428:	6822      	ldr	r2, [r4, #0]
      huart->RxXferCount--;
 800342a:	3b01      	subs	r3, #1
 800342c:	b29b      	uxth	r3, r3
 800342e:	8033      	strh	r3, [r6, #0]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8003430:	2307      	movs	r3, #7
      isrflags = READ_REG(huart->Instance->ISR);
 8003432:	69d5      	ldr	r5, [r2, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8003434:	421d      	tst	r5, r3
 8003436:	d02f      	beq.n	8003498 <UART_RxISR_8BIT_FIFOEN+0xd0>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003438:	3b06      	subs	r3, #6
 800343a:	421d      	tst	r5, r3
 800343c:	d008      	beq.n	8003450 <UART_RxISR_8BIT_FIFOEN+0x88>
 800343e:	9903      	ldr	r1, [sp, #12]
 8003440:	05c9      	lsls	r1, r1, #23
 8003442:	d505      	bpl.n	8003450 <UART_RxISR_8BIT_FIFOEN+0x88>
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003444:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003446:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003448:	3190      	adds	r1, #144	@ 0x90
 800344a:	6808      	ldr	r0, [r1, #0]
 800344c:	4303      	orrs	r3, r0
 800344e:	600b      	str	r3, [r1, #0]
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003450:	2302      	movs	r3, #2
 8003452:	421d      	tst	r5, r3
 8003454:	d009      	beq.n	800346a <UART_RxISR_8BIT_FIFOEN+0xa2>
 8003456:	9901      	ldr	r1, [sp, #4]
 8003458:	07c9      	lsls	r1, r1, #31
 800345a:	d506      	bpl.n	800346a <UART_RxISR_8BIT_FIFOEN+0xa2>
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800345c:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800345e:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003460:	3190      	adds	r1, #144	@ 0x90
 8003462:	6808      	ldr	r0, [r1, #0]
 8003464:	18db      	adds	r3, r3, r3
 8003466:	4303      	orrs	r3, r0
 8003468:	600b      	str	r3, [r1, #0]
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800346a:	2304      	movs	r3, #4
 800346c:	421d      	tst	r5, r3
 800346e:	d009      	beq.n	8003484 <UART_RxISR_8BIT_FIFOEN+0xbc>
 8003470:	9901      	ldr	r1, [sp, #4]
 8003472:	07c9      	lsls	r1, r1, #31
 8003474:	d506      	bpl.n	8003484 <UART_RxISR_8BIT_FIFOEN+0xbc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003476:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003478:	0022      	movs	r2, r4
 800347a:	3290      	adds	r2, #144	@ 0x90
 800347c:	6811      	ldr	r1, [r2, #0]
 800347e:	3b02      	subs	r3, #2
 8003480:	430b      	orrs	r3, r1
 8003482:	6013      	str	r3, [r2, #0]
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003484:	0027      	movs	r7, r4
 8003486:	3790      	adds	r7, #144	@ 0x90
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d004      	beq.n	8003498 <UART_RxISR_8BIT_FIFOEN+0xd0>
          HAL_UART_ErrorCallback(huart);
 800348e:	0020      	movs	r0, r4
 8003490:	f7ff fd19 	bl	8002ec6 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003494:	2300      	movs	r3, #0
 8003496:	603b      	str	r3, [r7, #0]
      if (huart->RxXferCount == 0U)
 8003498:	8833      	ldrh	r3, [r6, #0]
 800349a:	b299      	uxth	r1, r3
 800349c:	2b00      	cmp	r3, #0
 800349e:	d1ab      	bne.n	80033f8 <UART_RxISR_8BIT_FIFOEN+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034a0:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034a4:	3301      	adds	r3, #1
 80034a6:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80034aa:	6820      	ldr	r0, [r4, #0]
 80034ac:	4f35      	ldr	r7, [pc, #212]	@ (8003584 <UART_RxISR_8BIT_FIFOEN+0x1bc>)
 80034ae:	6802      	ldr	r2, [r0, #0]
 80034b0:	403a      	ands	r2, r7
 80034b2:	6002      	str	r2, [r0, #0]
 80034b4:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034b8:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034bc:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80034c0:	6820      	ldr	r0, [r4, #0]
 80034c2:	4f31      	ldr	r7, [pc, #196]	@ (8003588 <UART_RxISR_8BIT_FIFOEN+0x1c0>)
 80034c4:	6882      	ldr	r2, [r0, #8]
 80034c6:	403a      	ands	r2, r7
 80034c8:	6082      	str	r2, [r0, #8]
 80034ca:	f386 8810 	msr	PRIMASK, r6
        huart->RxState = HAL_UART_STATE_READY;
 80034ce:	0022      	movs	r2, r4
 80034d0:	2020      	movs	r0, #32
 80034d2:	328c      	adds	r2, #140	@ 0x8c
 80034d4:	6010      	str	r0, [r2, #0]
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80034d6:	6822      	ldr	r2, [r4, #0]
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034d8:	6721      	str	r1, [r4, #112]	@ 0x70
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80034da:	6852      	ldr	r2, [r2, #4]
        huart->RxISR = NULL;
 80034dc:	6761      	str	r1, [r4, #116]	@ 0x74
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80034de:	0212      	lsls	r2, r2, #8
 80034e0:	d50a      	bpl.n	80034f8 <UART_RxISR_8BIT_FIFOEN+0x130>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034e2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034e6:	f383 8810 	msr	PRIMASK, r3
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80034ea:	6822      	ldr	r2, [r4, #0]
 80034ec:	4827      	ldr	r0, [pc, #156]	@ (800358c <UART_RxISR_8BIT_FIFOEN+0x1c4>)
 80034ee:	6813      	ldr	r3, [r2, #0]
 80034f0:	4003      	ands	r3, r0
 80034f2:	6013      	str	r3, [r2, #0]
 80034f4:	f381 8810 	msr	PRIMASK, r1
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034f8:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d118      	bne.n	8003530 <UART_RxISR_8BIT_FIFOEN+0x168>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034fe:	2200      	movs	r2, #0
 8003500:	66e2      	str	r2, [r4, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003502:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003506:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800350a:	6821      	ldr	r1, [r4, #0]
 800350c:	330f      	adds	r3, #15
 800350e:	680a      	ldr	r2, [r1, #0]
 8003510:	439a      	bics	r2, r3
 8003512:	600a      	str	r2, [r1, #0]
 8003514:	f380 8810 	msr	PRIMASK, r0
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003518:	6822      	ldr	r2, [r4, #0]
 800351a:	69d1      	ldr	r1, [r2, #28]
 800351c:	4219      	tst	r1, r3
 800351e:	d000      	beq.n	8003522 <UART_RxISR_8BIT_FIFOEN+0x15a>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003520:	6213      	str	r3, [r2, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003522:	0023      	movs	r3, r4
 8003524:	335c      	adds	r3, #92	@ 0x5c
 8003526:	0020      	movs	r0, r4
 8003528:	8819      	ldrh	r1, [r3, #0]
 800352a:	f7ff fcd8 	bl	8002ede <HAL_UARTEx_RxEventCallback>
 800352e:	e763      	b.n	80033f8 <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_RxCpltCallback(huart);
 8003530:	0020      	movs	r0, r4
 8003532:	f7fd fddd 	bl	80010f0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8003536:	e75f      	b.n	80033f8 <UART_RxISR_8BIT_FIFOEN+0x30>
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8003538:	0023      	movs	r3, r4
 800353a:	3368      	adds	r3, #104	@ 0x68
 800353c:	881b      	ldrh	r3, [r3, #0]
 800353e:	4293      	cmp	r3, r2
 8003540:	d800      	bhi.n	8003544 <UART_RxISR_8BIT_FIFOEN+0x17c>
 8003542:	e763      	b.n	800340c <UART_RxISR_8BIT_FIFOEN+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003544:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003548:	2201      	movs	r2, #1
 800354a:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800354e:	6821      	ldr	r1, [r4, #0]
 8003550:	4d0f      	ldr	r5, [pc, #60]	@ (8003590 <UART_RxISR_8BIT_FIFOEN+0x1c8>)
 8003552:	688b      	ldr	r3, [r1, #8]
 8003554:	402b      	ands	r3, r5
 8003556:	608b      	str	r3, [r1, #8]
 8003558:	f380 8810 	msr	PRIMASK, r0
      huart->RxISR = UART_RxISR_8BIT;
 800355c:	4b0d      	ldr	r3, [pc, #52]	@ (8003594 <UART_RxISR_8BIT_FIFOEN+0x1cc>)
 800355e:	6763      	str	r3, [r4, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003560:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003564:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003568:	2320      	movs	r3, #32
 800356a:	6822      	ldr	r2, [r4, #0]
 800356c:	6810      	ldr	r0, [r2, #0]
 800356e:	4303      	orrs	r3, r0
 8003570:	6013      	str	r3, [r2, #0]
 8003572:	f381 8810 	msr	PRIMASK, r1
}
 8003576:	e749      	b.n	800340c <UART_RxISR_8BIT_FIFOEN+0x44>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003578:	2208      	movs	r2, #8
 800357a:	6999      	ldr	r1, [r3, #24]
 800357c:	430a      	orrs	r2, r1
 800357e:	619a      	str	r2, [r3, #24]
}
 8003580:	e744      	b.n	800340c <UART_RxISR_8BIT_FIFOEN+0x44>
 8003582:	46c0      	nop			@ (mov r8, r8)
 8003584:	fffffeff 	.word	0xfffffeff
 8003588:	effffffe 	.word	0xeffffffe
 800358c:	fbffffff 	.word	0xfbffffff
 8003590:	efffffff 	.word	0xefffffff
 8003594:	0800321d 	.word	0x0800321d

08003598 <UART_RxISR_16BIT_FIFOEN>:
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8003598:	0003      	movs	r3, r0
{
 800359a:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t  uhMask = huart->Mask;
 800359c:	3360      	adds	r3, #96	@ 0x60
 800359e:	881b      	ldrh	r3, [r3, #0]
{
 80035a0:	b085      	sub	sp, #20
  uint16_t  uhMask = huart->Mask;
 80035a2:	9302      	str	r3, [sp, #8]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80035a4:	6803      	ldr	r3, [r0, #0]
{
 80035a6:	0004      	movs	r4, r0
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80035a8:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	9203      	str	r2, [sp, #12]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80035ae:	689a      	ldr	r2, [r3, #8]
 80035b0:	9201      	str	r2, [sp, #4]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80035b2:	0002      	movs	r2, r0
 80035b4:	328c      	adds	r2, #140	@ 0x8c
 80035b6:	6812      	ldr	r2, [r2, #0]
 80035b8:	2a22      	cmp	r2, #34	@ 0x22
 80035ba:	d000      	beq.n	80035be <UART_RxISR_16BIT_FIFOEN+0x26>
 80035bc:	e0c2      	b.n	8003744 <UART_RxISR_16BIT_FIFOEN+0x1ac>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80035be:	0003      	movs	r3, r0
 80035c0:	3368      	adds	r3, #104	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80035c2:	881b      	ldrh	r3, [r3, #0]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d002      	beq.n	80035ce <UART_RxISR_16BIT_FIFOEN+0x36>
 80035c8:	2320      	movs	r3, #32
 80035ca:	421d      	tst	r5, r3
 80035cc:	d108      	bne.n	80035e0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80035ce:	0023      	movs	r3, r4
 80035d0:	335e      	adds	r3, #94	@ 0x5e
 80035d2:	881b      	ldrh	r3, [r3, #0]
 80035d4:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d000      	beq.n	80035dc <UART_RxISR_16BIT_FIFOEN+0x44>
 80035da:	e093      	b.n	8003704 <UART_RxISR_16BIT_FIFOEN+0x16c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80035dc:	b005      	add	sp, #20
 80035de:	bdf0      	pop	{r4, r5, r6, r7, pc}
      huart->RxXferCount--;
 80035e0:	0026      	movs	r6, r4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80035e2:	6823      	ldr	r3, [r4, #0]
      *tmp = (uint16_t)(uhdata & uhMask);
 80035e4:	9802      	ldr	r0, [sp, #8]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80035e6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80035e8:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 80035ea:	4001      	ands	r1, r0
 80035ec:	8011      	strh	r1, [r2, #0]
      huart->pRxBuffPtr += 2U;
 80035ee:	3202      	adds	r2, #2
 80035f0:	65a2      	str	r2, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 80035f2:	365e      	adds	r6, #94	@ 0x5e
 80035f4:	8832      	ldrh	r2, [r6, #0]
 80035f6:	3a01      	subs	r2, #1
 80035f8:	b292      	uxth	r2, r2
 80035fa:	8032      	strh	r2, [r6, #0]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80035fc:	2207      	movs	r2, #7
      isrflags = READ_REG(huart->Instance->ISR);
 80035fe:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8003600:	4215      	tst	r5, r2
 8003602:	d02f      	beq.n	8003664 <UART_RxISR_16BIT_FIFOEN+0xcc>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003604:	3a06      	subs	r2, #6
 8003606:	4215      	tst	r5, r2
 8003608:	d008      	beq.n	800361c <UART_RxISR_16BIT_FIFOEN+0x84>
 800360a:	9903      	ldr	r1, [sp, #12]
 800360c:	05c9      	lsls	r1, r1, #23
 800360e:	d505      	bpl.n	800361c <UART_RxISR_16BIT_FIFOEN+0x84>
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003610:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003612:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003614:	3190      	adds	r1, #144	@ 0x90
 8003616:	6808      	ldr	r0, [r1, #0]
 8003618:	4302      	orrs	r2, r0
 800361a:	600a      	str	r2, [r1, #0]
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800361c:	2202      	movs	r2, #2
 800361e:	4215      	tst	r5, r2
 8003620:	d009      	beq.n	8003636 <UART_RxISR_16BIT_FIFOEN+0x9e>
 8003622:	9901      	ldr	r1, [sp, #4]
 8003624:	07c9      	lsls	r1, r1, #31
 8003626:	d506      	bpl.n	8003636 <UART_RxISR_16BIT_FIFOEN+0x9e>
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003628:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800362a:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800362c:	3190      	adds	r1, #144	@ 0x90
 800362e:	6808      	ldr	r0, [r1, #0]
 8003630:	1892      	adds	r2, r2, r2
 8003632:	4302      	orrs	r2, r0
 8003634:	600a      	str	r2, [r1, #0]
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003636:	2204      	movs	r2, #4
 8003638:	4215      	tst	r5, r2
 800363a:	d009      	beq.n	8003650 <UART_RxISR_16BIT_FIFOEN+0xb8>
 800363c:	9901      	ldr	r1, [sp, #4]
 800363e:	07c9      	lsls	r1, r1, #31
 8003640:	d506      	bpl.n	8003650 <UART_RxISR_16BIT_FIFOEN+0xb8>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003642:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003644:	0022      	movs	r2, r4
 8003646:	2302      	movs	r3, #2
 8003648:	3290      	adds	r2, #144	@ 0x90
 800364a:	6811      	ldr	r1, [r2, #0]
 800364c:	430b      	orrs	r3, r1
 800364e:	6013      	str	r3, [r2, #0]
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003650:	0027      	movs	r7, r4
 8003652:	3790      	adds	r7, #144	@ 0x90
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d004      	beq.n	8003664 <UART_RxISR_16BIT_FIFOEN+0xcc>
          HAL_UART_ErrorCallback(huart);
 800365a:	0020      	movs	r0, r4
 800365c:	f7ff fc33 	bl	8002ec6 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003660:	2300      	movs	r3, #0
 8003662:	603b      	str	r3, [r7, #0]
      if (huart->RxXferCount == 0U)
 8003664:	8833      	ldrh	r3, [r6, #0]
 8003666:	b299      	uxth	r1, r3
 8003668:	2b00      	cmp	r3, #0
 800366a:	d1ad      	bne.n	80035c8 <UART_RxISR_16BIT_FIFOEN+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800366c:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003670:	3301      	adds	r3, #1
 8003672:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003676:	6820      	ldr	r0, [r4, #0]
 8003678:	4f35      	ldr	r7, [pc, #212]	@ (8003750 <UART_RxISR_16BIT_FIFOEN+0x1b8>)
 800367a:	6802      	ldr	r2, [r0, #0]
 800367c:	403a      	ands	r2, r7
 800367e:	6002      	str	r2, [r0, #0]
 8003680:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003684:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003688:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800368c:	6820      	ldr	r0, [r4, #0]
 800368e:	4f31      	ldr	r7, [pc, #196]	@ (8003754 <UART_RxISR_16BIT_FIFOEN+0x1bc>)
 8003690:	6882      	ldr	r2, [r0, #8]
 8003692:	403a      	ands	r2, r7
 8003694:	6082      	str	r2, [r0, #8]
 8003696:	f386 8810 	msr	PRIMASK, r6
        huart->RxState = HAL_UART_STATE_READY;
 800369a:	0022      	movs	r2, r4
 800369c:	2020      	movs	r0, #32
 800369e:	328c      	adds	r2, #140	@ 0x8c
 80036a0:	6010      	str	r0, [r2, #0]
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80036a2:	6822      	ldr	r2, [r4, #0]
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036a4:	6721      	str	r1, [r4, #112]	@ 0x70
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80036a6:	6852      	ldr	r2, [r2, #4]
        huart->RxISR = NULL;
 80036a8:	6761      	str	r1, [r4, #116]	@ 0x74
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80036aa:	0212      	lsls	r2, r2, #8
 80036ac:	d50a      	bpl.n	80036c4 <UART_RxISR_16BIT_FIFOEN+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036ae:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036b2:	f383 8810 	msr	PRIMASK, r3
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80036b6:	6822      	ldr	r2, [r4, #0]
 80036b8:	4827      	ldr	r0, [pc, #156]	@ (8003758 <UART_RxISR_16BIT_FIFOEN+0x1c0>)
 80036ba:	6813      	ldr	r3, [r2, #0]
 80036bc:	4003      	ands	r3, r0
 80036be:	6013      	str	r3, [r2, #0]
 80036c0:	f381 8810 	msr	PRIMASK, r1
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036c4:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d118      	bne.n	80036fc <UART_RxISR_16BIT_FIFOEN+0x164>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036ca:	2200      	movs	r2, #0
 80036cc:	66e2      	str	r2, [r4, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036ce:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036d2:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036d6:	6821      	ldr	r1, [r4, #0]
 80036d8:	330f      	adds	r3, #15
 80036da:	680a      	ldr	r2, [r1, #0]
 80036dc:	439a      	bics	r2, r3
 80036de:	600a      	str	r2, [r1, #0]
 80036e0:	f380 8810 	msr	PRIMASK, r0
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80036e4:	6822      	ldr	r2, [r4, #0]
 80036e6:	69d1      	ldr	r1, [r2, #28]
 80036e8:	4219      	tst	r1, r3
 80036ea:	d000      	beq.n	80036ee <UART_RxISR_16BIT_FIFOEN+0x156>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80036ec:	6213      	str	r3, [r2, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80036ee:	0023      	movs	r3, r4
 80036f0:	335c      	adds	r3, #92	@ 0x5c
 80036f2:	0020      	movs	r0, r4
 80036f4:	8819      	ldrh	r1, [r3, #0]
 80036f6:	f7ff fbf2 	bl	8002ede <HAL_UARTEx_RxEventCallback>
 80036fa:	e765      	b.n	80035c8 <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_RxCpltCallback(huart);
 80036fc:	0020      	movs	r0, r4
 80036fe:	f7fd fcf7 	bl	80010f0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8003702:	e761      	b.n	80035c8 <UART_RxISR_16BIT_FIFOEN+0x30>
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8003704:	0023      	movs	r3, r4
 8003706:	3368      	adds	r3, #104	@ 0x68
 8003708:	881b      	ldrh	r3, [r3, #0]
 800370a:	4293      	cmp	r3, r2
 800370c:	d800      	bhi.n	8003710 <UART_RxISR_16BIT_FIFOEN+0x178>
 800370e:	e765      	b.n	80035dc <UART_RxISR_16BIT_FIFOEN+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003710:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003714:	2201      	movs	r2, #1
 8003716:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800371a:	6821      	ldr	r1, [r4, #0]
 800371c:	4d0f      	ldr	r5, [pc, #60]	@ (800375c <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 800371e:	688b      	ldr	r3, [r1, #8]
 8003720:	402b      	ands	r3, r5
 8003722:	608b      	str	r3, [r1, #8]
 8003724:	f380 8810 	msr	PRIMASK, r0
      huart->RxISR = UART_RxISR_16BIT;
 8003728:	4b0d      	ldr	r3, [pc, #52]	@ (8003760 <UART_RxISR_16BIT_FIFOEN+0x1c8>)
 800372a:	6763      	str	r3, [r4, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800372c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003730:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003734:	2320      	movs	r3, #32
 8003736:	6822      	ldr	r2, [r4, #0]
 8003738:	6810      	ldr	r0, [r2, #0]
 800373a:	4303      	orrs	r3, r0
 800373c:	6013      	str	r3, [r2, #0]
 800373e:	f381 8810 	msr	PRIMASK, r1
}
 8003742:	e74b      	b.n	80035dc <UART_RxISR_16BIT_FIFOEN+0x44>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003744:	2208      	movs	r2, #8
 8003746:	6999      	ldr	r1, [r3, #24]
 8003748:	430a      	orrs	r2, r1
 800374a:	619a      	str	r2, [r3, #24]
}
 800374c:	e746      	b.n	80035dc <UART_RxISR_16BIT_FIFOEN+0x44>
 800374e:	46c0      	nop			@ (mov r8, r8)
 8003750:	fffffeff 	.word	0xfffffeff
 8003754:	effffffe 	.word	0xeffffffe
 8003758:	fbffffff 	.word	0xfbffffff
 800375c:	efffffff 	.word	0xefffffff
 8003760:	080032f5 	.word	0x080032f5

08003764 <UART_SetConfig>:
{
 8003764:	b570      	push	{r4, r5, r6, lr}
 8003766:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003768:	6925      	ldr	r5, [r4, #16]
 800376a:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800376c:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800376e:	4329      	orrs	r1, r5
 8003770:	6965      	ldr	r5, [r4, #20]
 8003772:	69c2      	ldr	r2, [r0, #28]
 8003774:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003776:	6818      	ldr	r0, [r3, #0]
 8003778:	4d49      	ldr	r5, [pc, #292]	@ (80038a0 <UART_SetConfig+0x13c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800377a:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800377c:	4028      	ands	r0, r5
 800377e:	4301      	orrs	r1, r0
 8003780:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003782:	6859      	ldr	r1, [r3, #4]
 8003784:	4847      	ldr	r0, [pc, #284]	@ (80038a4 <UART_SetConfig+0x140>)
    tmpreg |= huart->Init.OneBitSampling;
 8003786:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003788:	4001      	ands	r1, r0
 800378a:	68e0      	ldr	r0, [r4, #12]
 800378c:	4301      	orrs	r1, r0
 800378e:	6059      	str	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003790:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003792:	6898      	ldr	r0, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8003794:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003796:	4d44      	ldr	r5, [pc, #272]	@ (80038a8 <UART_SetConfig+0x144>)
 8003798:	4028      	ands	r0, r5
 800379a:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800379c:	200f      	movs	r0, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800379e:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80037a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80037a2:	4381      	bics	r1, r0
 80037a4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80037a6:	4301      	orrs	r1, r0
 80037a8:	62d9      	str	r1, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80037aa:	4940      	ldr	r1, [pc, #256]	@ (80038ac <UART_SetConfig+0x148>)
 80037ac:	428b      	cmp	r3, r1
 80037ae:	d115      	bne.n	80037dc <UART_SetConfig+0x78>
 80037b0:	2103      	movs	r1, #3
 80037b2:	4b3f      	ldr	r3, [pc, #252]	@ (80038b0 <UART_SetConfig+0x14c>)
 80037b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b6:	400b      	ands	r3, r1
 80037b8:	3b01      	subs	r3, #1
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d860      	bhi.n	8003880 <UART_SetConfig+0x11c>
 80037be:	493d      	ldr	r1, [pc, #244]	@ (80038b4 <UART_SetConfig+0x150>)
 80037c0:	5cc8      	ldrb	r0, [r1, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037c2:	2380      	movs	r3, #128	@ 0x80
 80037c4:	021b      	lsls	r3, r3, #8
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d12f      	bne.n	800382a <UART_SetConfig+0xc6>
    switch (clocksource)
 80037ca:	2808      	cmp	r0, #8
 80037cc:	d856      	bhi.n	800387c <UART_SetConfig+0x118>
 80037ce:	f7fc fca9 	bl	8000124 <__gnu_thumb1_case_uqi>
 80037d2:	555b      	.short	0x555b
 80037d4:	550b550e 	.word	0x550b550e
 80037d8:	5555      	.short	0x5555
 80037da:	0f          	.byte	0x0f
 80037db:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80037dc:	4936      	ldr	r1, [pc, #216]	@ (80038b8 <UART_SetConfig+0x154>)
 80037de:	185b      	adds	r3, r3, r1
 80037e0:	1e59      	subs	r1, r3, #1
 80037e2:	418b      	sbcs	r3, r1
 80037e4:	0118      	lsls	r0, r3, #4
 80037e6:	e7ec      	b.n	80037c2 <UART_SetConfig+0x5e>
        pclk = HAL_RCC_GetSysClockFreq();
 80037e8:	f7fe fc0c 	bl	8002004 <HAL_RCC_GetSysClockFreq>
 80037ec:	e04e      	b.n	800388c <UART_SetConfig+0x128>
    switch (clocksource)
 80037ee:	4a33      	ldr	r2, [pc, #204]	@ (80038bc <UART_SetConfig+0x158>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80037f0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80037f2:	4b33      	ldr	r3, [pc, #204]	@ (80038c0 <UART_SetConfig+0x15c>)
 80037f4:	0049      	lsls	r1, r1, #1
 80037f6:	0010      	movs	r0, r2
 80037f8:	5ac9      	ldrh	r1, [r1, r3]
 80037fa:	f7fc fca7 	bl	800014c <__udivsi3>
 80037fe:	6865      	ldr	r5, [r4, #4]
 8003800:	0040      	lsls	r0, r0, #1
 8003802:	086b      	lsrs	r3, r5, #1
 8003804:	18c0      	adds	r0, r0, r3
 8003806:	0029      	movs	r1, r5
 8003808:	f7fc fca0 	bl	800014c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800380c:	0002      	movs	r2, r0
 800380e:	4b2d      	ldr	r3, [pc, #180]	@ (80038c4 <UART_SetConfig+0x160>)
 8003810:	3a10      	subs	r2, #16
 8003812:	429a      	cmp	r2, r3
 8003814:	d832      	bhi.n	800387c <UART_SetConfig+0x118>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003816:	230f      	movs	r3, #15
 8003818:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800381a:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800381c:	439a      	bics	r2, r3
 800381e:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003820:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8003822:	6822      	ldr	r2, [r4, #0]
 8003824:	4303      	orrs	r3, r0
 8003826:	60d3      	str	r3, [r2, #12]
 8003828:	e032      	b.n	8003890 <UART_SetConfig+0x12c>
    switch (clocksource)
 800382a:	2808      	cmp	r0, #8
 800382c:	d826      	bhi.n	800387c <UART_SetConfig+0x118>
 800382e:	f7fc fc79 	bl	8000124 <__gnu_thumb1_case_uqi>
 8003832:	251a      	.short	0x251a
 8003834:	251f2505 	.word	0x251f2505
 8003838:	2525      	.short	0x2525
 800383a:	22          	.byte	0x22
 800383b:	00          	.byte	0x00
        pclk = (uint32_t) HSI_VALUE;
 800383c:	481f      	ldr	r0, [pc, #124]	@ (80038bc <UART_SetConfig+0x158>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800383e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003840:	4b1f      	ldr	r3, [pc, #124]	@ (80038c0 <UART_SetConfig+0x15c>)
 8003842:	0052      	lsls	r2, r2, #1
 8003844:	5ad1      	ldrh	r1, [r2, r3]
 8003846:	f7fc fc81 	bl	800014c <__udivsi3>
 800384a:	6865      	ldr	r5, [r4, #4]
 800384c:	086b      	lsrs	r3, r5, #1
 800384e:	18c0      	adds	r0, r0, r3
 8003850:	0029      	movs	r1, r5
 8003852:	f7fc fc7b 	bl	800014c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003856:	0002      	movs	r2, r0
 8003858:	4b1a      	ldr	r3, [pc, #104]	@ (80038c4 <UART_SetConfig+0x160>)
 800385a:	3a10      	subs	r2, #16
 800385c:	429a      	cmp	r2, r3
 800385e:	d80d      	bhi.n	800387c <UART_SetConfig+0x118>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003860:	6823      	ldr	r3, [r4, #0]
 8003862:	60d8      	str	r0, [r3, #12]
 8003864:	e014      	b.n	8003890 <UART_SetConfig+0x12c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003866:	f7fe fcbb 	bl	80021e0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800386a:	2800      	cmp	r0, #0
 800386c:	d010      	beq.n	8003890 <UART_SetConfig+0x12c>
 800386e:	e7e6      	b.n	800383e <UART_SetConfig+0xda>
        pclk = HAL_RCC_GetSysClockFreq();
 8003870:	f7fe fbc8 	bl	8002004 <HAL_RCC_GetSysClockFreq>
        break;
 8003874:	e7f9      	b.n	800386a <UART_SetConfig+0x106>
    switch (clocksource)
 8003876:	2080      	movs	r0, #128	@ 0x80
 8003878:	0200      	lsls	r0, r0, #8
 800387a:	e7e0      	b.n	800383e <UART_SetConfig+0xda>
        ret = HAL_ERROR;
 800387c:	2001      	movs	r0, #1
 800387e:	e008      	b.n	8003892 <UART_SetConfig+0x12e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003880:	2380      	movs	r3, #128	@ 0x80
 8003882:	021b      	lsls	r3, r3, #8
 8003884:	429a      	cmp	r2, r3
 8003886:	d1ee      	bne.n	8003866 <UART_SetConfig+0x102>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003888:	f7fe fcaa 	bl	80021e0 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 800388c:	1e02      	subs	r2, r0, #0
    if (pclk != 0U)
 800388e:	d1af      	bne.n	80037f0 <UART_SetConfig+0x8c>
        ret = HAL_ERROR;
 8003890:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 8003892:	4b0d      	ldr	r3, [pc, #52]	@ (80038c8 <UART_SetConfig+0x164>)
 8003894:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8003896:	2300      	movs	r3, #0
 8003898:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 800389a:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 800389c:	bd70      	pop	{r4, r5, r6, pc}
 800389e:	46c0      	nop			@ (mov r8, r8)
 80038a0:	cfff69f3 	.word	0xcfff69f3
 80038a4:	ffffcfff 	.word	0xffffcfff
 80038a8:	11fff4ff 	.word	0x11fff4ff
 80038ac:	40013800 	.word	0x40013800
 80038b0:	40021000 	.word	0x40021000
 80038b4:	08004ce8 	.word	0x08004ce8
 80038b8:	bfffbc00 	.word	0xbfffbc00
 80038bc:	00f42400 	.word	0x00f42400
 80038c0:	08004cec 	.word	0x08004cec
 80038c4:	0000ffef 	.word	0x0000ffef
 80038c8:	00010001 	.word	0x00010001

080038cc <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80038cc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 80038ce:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80038d0:	071a      	lsls	r2, r3, #28
 80038d2:	d506      	bpl.n	80038e2 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80038d4:	6801      	ldr	r1, [r0, #0]
 80038d6:	4c28      	ldr	r4, [pc, #160]	@ (8003978 <UART_AdvFeatureConfig+0xac>)
 80038d8:	684a      	ldr	r2, [r1, #4]
 80038da:	4022      	ands	r2, r4
 80038dc:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80038de:	4322      	orrs	r2, r4
 80038e0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80038e2:	07da      	lsls	r2, r3, #31
 80038e4:	d506      	bpl.n	80038f4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80038e6:	6801      	ldr	r1, [r0, #0]
 80038e8:	4c24      	ldr	r4, [pc, #144]	@ (800397c <UART_AdvFeatureConfig+0xb0>)
 80038ea:	684a      	ldr	r2, [r1, #4]
 80038ec:	4022      	ands	r2, r4
 80038ee:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 80038f0:	4322      	orrs	r2, r4
 80038f2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80038f4:	079a      	lsls	r2, r3, #30
 80038f6:	d506      	bpl.n	8003906 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80038f8:	6801      	ldr	r1, [r0, #0]
 80038fa:	4c21      	ldr	r4, [pc, #132]	@ (8003980 <UART_AdvFeatureConfig+0xb4>)
 80038fc:	684a      	ldr	r2, [r1, #4]
 80038fe:	4022      	ands	r2, r4
 8003900:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8003902:	4322      	orrs	r2, r4
 8003904:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003906:	075a      	lsls	r2, r3, #29
 8003908:	d506      	bpl.n	8003918 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800390a:	6801      	ldr	r1, [r0, #0]
 800390c:	4c1d      	ldr	r4, [pc, #116]	@ (8003984 <UART_AdvFeatureConfig+0xb8>)
 800390e:	684a      	ldr	r2, [r1, #4]
 8003910:	4022      	ands	r2, r4
 8003912:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8003914:	4322      	orrs	r2, r4
 8003916:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003918:	06da      	lsls	r2, r3, #27
 800391a:	d506      	bpl.n	800392a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800391c:	6801      	ldr	r1, [r0, #0]
 800391e:	4c1a      	ldr	r4, [pc, #104]	@ (8003988 <UART_AdvFeatureConfig+0xbc>)
 8003920:	688a      	ldr	r2, [r1, #8]
 8003922:	4022      	ands	r2, r4
 8003924:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8003926:	4322      	orrs	r2, r4
 8003928:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800392a:	069a      	lsls	r2, r3, #26
 800392c:	d506      	bpl.n	800393c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800392e:	6801      	ldr	r1, [r0, #0]
 8003930:	4c16      	ldr	r4, [pc, #88]	@ (800398c <UART_AdvFeatureConfig+0xc0>)
 8003932:	688a      	ldr	r2, [r1, #8]
 8003934:	4022      	ands	r2, r4
 8003936:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8003938:	4322      	orrs	r2, r4
 800393a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800393c:	065a      	lsls	r2, r3, #25
 800393e:	d510      	bpl.n	8003962 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003940:	6801      	ldr	r1, [r0, #0]
 8003942:	4d13      	ldr	r5, [pc, #76]	@ (8003990 <UART_AdvFeatureConfig+0xc4>)
 8003944:	684a      	ldr	r2, [r1, #4]
 8003946:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8003948:	402a      	ands	r2, r5
 800394a:	4322      	orrs	r2, r4
 800394c:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800394e:	2280      	movs	r2, #128	@ 0x80
 8003950:	0352      	lsls	r2, r2, #13
 8003952:	4294      	cmp	r4, r2
 8003954:	d105      	bne.n	8003962 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003956:	684a      	ldr	r2, [r1, #4]
 8003958:	4c0e      	ldr	r4, [pc, #56]	@ (8003994 <UART_AdvFeatureConfig+0xc8>)
 800395a:	4022      	ands	r2, r4
 800395c:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 800395e:	4322      	orrs	r2, r4
 8003960:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003962:	061b      	lsls	r3, r3, #24
 8003964:	d506      	bpl.n	8003974 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003966:	6802      	ldr	r2, [r0, #0]
 8003968:	490b      	ldr	r1, [pc, #44]	@ (8003998 <UART_AdvFeatureConfig+0xcc>)
 800396a:	6853      	ldr	r3, [r2, #4]
 800396c:	400b      	ands	r3, r1
 800396e:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8003970:	430b      	orrs	r3, r1
 8003972:	6053      	str	r3, [r2, #4]
}
 8003974:	bd30      	pop	{r4, r5, pc}
 8003976:	46c0      	nop			@ (mov r8, r8)
 8003978:	ffff7fff 	.word	0xffff7fff
 800397c:	fffdffff 	.word	0xfffdffff
 8003980:	fffeffff 	.word	0xfffeffff
 8003984:	fffbffff 	.word	0xfffbffff
 8003988:	ffffefff 	.word	0xffffefff
 800398c:	ffffdfff 	.word	0xffffdfff
 8003990:	ffefffff 	.word	0xffefffff
 8003994:	ff9fffff 	.word	0xff9fffff
 8003998:	fff7ffff 	.word	0xfff7ffff

0800399c <UART_WaitOnFlagUntilTimeout>:
{
 800399c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800399e:	0004      	movs	r4, r0
 80039a0:	000d      	movs	r5, r1
 80039a2:	0017      	movs	r7, r2
 80039a4:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039a6:	6822      	ldr	r2, [r4, #0]
 80039a8:	69d3      	ldr	r3, [r2, #28]
 80039aa:	402b      	ands	r3, r5
 80039ac:	1b5b      	subs	r3, r3, r5
 80039ae:	4259      	negs	r1, r3
 80039b0:	414b      	adcs	r3, r1
 80039b2:	42bb      	cmp	r3, r7
 80039b4:	d001      	beq.n	80039ba <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80039b6:	2000      	movs	r0, #0
 80039b8:	e026      	b.n	8003a08 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 80039ba:	9b08      	ldr	r3, [sp, #32]
 80039bc:	3301      	adds	r3, #1
 80039be:	d0f3      	beq.n	80039a8 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039c0:	f7fd fd7e 	bl	80014c0 <HAL_GetTick>
 80039c4:	9b00      	ldr	r3, [sp, #0]
 80039c6:	1ac0      	subs	r0, r0, r3
 80039c8:	9b08      	ldr	r3, [sp, #32]
 80039ca:	4298      	cmp	r0, r3
 80039cc:	d82d      	bhi.n	8003a2a <UART_WaitOnFlagUntilTimeout+0x8e>
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d02b      	beq.n	8003a2a <UART_WaitOnFlagUntilTimeout+0x8e>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80039d2:	6823      	ldr	r3, [r4, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	0752      	lsls	r2, r2, #29
 80039d8:	d5e5      	bpl.n	80039a6 <UART_WaitOnFlagUntilTimeout+0xa>
 80039da:	002a      	movs	r2, r5
 80039dc:	2140      	movs	r1, #64	@ 0x40
 80039de:	3a40      	subs	r2, #64	@ 0x40
 80039e0:	438a      	bics	r2, r1
 80039e2:	d0e0      	beq.n	80039a6 <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80039e4:	69da      	ldr	r2, [r3, #28]
 80039e6:	2608      	movs	r6, #8
 80039e8:	0011      	movs	r1, r2
 80039ea:	4031      	ands	r1, r6
 80039ec:	9101      	str	r1, [sp, #4]
 80039ee:	4232      	tst	r2, r6
 80039f0:	d00b      	beq.n	8003a0a <UART_WaitOnFlagUntilTimeout+0x6e>
          UART_EndRxTransfer(huart);
 80039f2:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80039f4:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 80039f6:	f7ff fa33 	bl	8002e60 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80039fa:	0023      	movs	r3, r4
 80039fc:	3390      	adds	r3, #144	@ 0x90
 80039fe:	601e      	str	r6, [r3, #0]
          __HAL_UNLOCK(huart);
 8003a00:	2300      	movs	r3, #0
          return HAL_ERROR;
 8003a02:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 8003a04:	3484      	adds	r4, #132	@ 0x84
 8003a06:	7023      	strb	r3, [r4, #0]
}
 8003a08:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a0a:	2280      	movs	r2, #128	@ 0x80
 8003a0c:	69d9      	ldr	r1, [r3, #28]
 8003a0e:	0112      	lsls	r2, r2, #4
 8003a10:	4211      	tst	r1, r2
 8003a12:	d0c8      	beq.n	80039a6 <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a14:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8003a16:	0020      	movs	r0, r4
 8003a18:	f7ff fa22 	bl	8002e60 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003a1c:	0023      	movs	r3, r4
 8003a1e:	2220      	movs	r2, #32
 8003a20:	3390      	adds	r3, #144	@ 0x90
 8003a22:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(huart);
 8003a24:	9b01      	ldr	r3, [sp, #4]
 8003a26:	3484      	adds	r4, #132	@ 0x84
 8003a28:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 8003a2a:	2003      	movs	r0, #3
 8003a2c:	e7ec      	b.n	8003a08 <UART_WaitOnFlagUntilTimeout+0x6c>

08003a2e <HAL_UART_Transmit>:
{
 8003a2e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a30:	0017      	movs	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003a32:	0002      	movs	r2, r0
{
 8003a34:	b087      	sub	sp, #28
  if (huart->gState == HAL_UART_STATE_READY)
 8003a36:	3288      	adds	r2, #136	@ 0x88
{
 8003a38:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 8003a3a:	6813      	ldr	r3, [r2, #0]
{
 8003a3c:	0004      	movs	r4, r0
 8003a3e:	000d      	movs	r5, r1
    return HAL_BUSY;
 8003a40:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8003a42:	2b20      	cmp	r3, #32
 8003a44:	d139      	bne.n	8003aba <HAL_UART_Transmit+0x8c>
      return  HAL_ERROR;
 8003a46:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8003a48:	2900      	cmp	r1, #0
 8003a4a:	d036      	beq.n	8003aba <HAL_UART_Transmit+0x8c>
 8003a4c:	2f00      	cmp	r7, #0
 8003a4e:	d034      	beq.n	8003aba <HAL_UART_Transmit+0x8c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a50:	2380      	movs	r3, #128	@ 0x80
 8003a52:	68a1      	ldr	r1, [r4, #8]
 8003a54:	015b      	lsls	r3, r3, #5
 8003a56:	4299      	cmp	r1, r3
 8003a58:	d104      	bne.n	8003a64 <HAL_UART_Transmit+0x36>
 8003a5a:	6923      	ldr	r3, [r4, #16]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d101      	bne.n	8003a64 <HAL_UART_Transmit+0x36>
      if ((((uint32_t)pData) & 1U) != 0U)
 8003a60:	4205      	tst	r5, r0
 8003a62:	d12a      	bne.n	8003aba <HAL_UART_Transmit+0x8c>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a64:	0023      	movs	r3, r4
 8003a66:	2600      	movs	r6, #0
 8003a68:	3390      	adds	r3, #144	@ 0x90
 8003a6a:	601e      	str	r6, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a6c:	2321      	movs	r3, #33	@ 0x21
 8003a6e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003a70:	f7fd fd26 	bl	80014c0 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8003a74:	0023      	movs	r3, r4
 8003a76:	3354      	adds	r3, #84	@ 0x54
 8003a78:	801f      	strh	r7, [r3, #0]
    huart->TxXferCount = Size;
 8003a7a:	3302      	adds	r3, #2
 8003a7c:	9303      	str	r3, [sp, #12]
 8003a7e:	801f      	strh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a80:	2380      	movs	r3, #128	@ 0x80
 8003a82:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8003a84:	9004      	str	r0, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a86:	015b      	lsls	r3, r3, #5
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d104      	bne.n	8003a96 <HAL_UART_Transmit+0x68>
 8003a8c:	6923      	ldr	r3, [r4, #16]
 8003a8e:	42b3      	cmp	r3, r6
 8003a90:	d101      	bne.n	8003a96 <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 8003a92:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8003a94:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 8003a96:	0023      	movs	r3, r4
 8003a98:	3356      	adds	r3, #86	@ 0x56
 8003a9a:	881b      	ldrh	r3, [r3, #0]
 8003a9c:	b29a      	uxth	r2, r3
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d10d      	bne.n	8003abe <HAL_UART_Transmit+0x90>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003aa2:	9b05      	ldr	r3, [sp, #20]
 8003aa4:	0020      	movs	r0, r4
 8003aa6:	9300      	str	r3, [sp, #0]
 8003aa8:	2140      	movs	r1, #64	@ 0x40
 8003aaa:	9b04      	ldr	r3, [sp, #16]
 8003aac:	f7ff ff76 	bl	800399c <UART_WaitOnFlagUntilTimeout>
 8003ab0:	2320      	movs	r3, #32
 8003ab2:	3488      	adds	r4, #136	@ 0x88
      huart->gState = HAL_UART_STATE_READY;
 8003ab4:	6023      	str	r3, [r4, #0]
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ab6:	2800      	cmp	r0, #0
 8003ab8:	d10e      	bne.n	8003ad8 <HAL_UART_Transmit+0xaa>
}
 8003aba:	b007      	add	sp, #28
 8003abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003abe:	9b05      	ldr	r3, [sp, #20]
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	9300      	str	r3, [sp, #0]
 8003ac4:	2180      	movs	r1, #128	@ 0x80
 8003ac6:	0020      	movs	r0, r4
 8003ac8:	9b04      	ldr	r3, [sp, #16]
 8003aca:	f7ff ff67 	bl	800399c <UART_WaitOnFlagUntilTimeout>
 8003ace:	2800      	cmp	r0, #0
 8003ad0:	d004      	beq.n	8003adc <HAL_UART_Transmit+0xae>
        huart->gState = HAL_UART_STATE_READY;
 8003ad2:	2320      	movs	r3, #32
 8003ad4:	3488      	adds	r4, #136	@ 0x88
 8003ad6:	6023      	str	r3, [r4, #0]
        return HAL_TIMEOUT;
 8003ad8:	2003      	movs	r0, #3
 8003ada:	e7ee      	b.n	8003aba <HAL_UART_Transmit+0x8c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003adc:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8003ade:	2d00      	cmp	r5, #0
 8003ae0:	d10b      	bne.n	8003afa <HAL_UART_Transmit+0xcc>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ae2:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8003ae4:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ae6:	05db      	lsls	r3, r3, #23
 8003ae8:	0ddb      	lsrs	r3, r3, #23
 8003aea:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8003aec:	9b03      	ldr	r3, [sp, #12]
 8003aee:	9a03      	ldr	r2, [sp, #12]
 8003af0:	881b      	ldrh	r3, [r3, #0]
 8003af2:	3b01      	subs	r3, #1
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	8013      	strh	r3, [r2, #0]
 8003af8:	e7cd      	b.n	8003a96 <HAL_UART_Transmit+0x68>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003afa:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 8003afc:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003afe:	6293      	str	r3, [r2, #40]	@ 0x28
        pdata8bits++;
 8003b00:	e7f4      	b.n	8003aec <HAL_UART_Transmit+0xbe>
	...

08003b04 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b04:	0003      	movs	r3, r0
{
 8003b06:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b08:	2600      	movs	r6, #0
{
 8003b0a:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b0c:	3390      	adds	r3, #144	@ 0x90
 8003b0e:	601e      	str	r6, [r3, #0]
  tickstart = HAL_GetTick();
 8003b10:	f7fd fcd6 	bl	80014c0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b14:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8003b16:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	071b      	lsls	r3, r3, #28
 8003b1c:	d51f      	bpl.n	8003b5e <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b1e:	2180      	movs	r1, #128	@ 0x80
 8003b20:	4b28      	ldr	r3, [pc, #160]	@ (8003bc4 <UART_CheckIdleState+0xc0>)
 8003b22:	0032      	movs	r2, r6
 8003b24:	9300      	str	r3, [sp, #0]
 8003b26:	0389      	lsls	r1, r1, #14
 8003b28:	0003      	movs	r3, r0
 8003b2a:	0020      	movs	r0, r4
 8003b2c:	f7ff ff36 	bl	800399c <UART_WaitOnFlagUntilTimeout>
 8003b30:	42b0      	cmp	r0, r6
 8003b32:	d014      	beq.n	8003b5e <UART_CheckIdleState+0x5a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b34:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b38:	2301      	movs	r3, #1
 8003b3a:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003b3e:	2080      	movs	r0, #128	@ 0x80
 8003b40:	6822      	ldr	r2, [r4, #0]
 8003b42:	6813      	ldr	r3, [r2, #0]
 8003b44:	4383      	bics	r3, r0
 8003b46:	6013      	str	r3, [r2, #0]
 8003b48:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8003b4c:	0023      	movs	r3, r4
 8003b4e:	2220      	movs	r2, #32
 8003b50:	3388      	adds	r3, #136	@ 0x88
 8003b52:	601a      	str	r2, [r3, #0]
      return HAL_TIMEOUT;
 8003b54:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8003b56:	2300      	movs	r3, #0
 8003b58:	3484      	adds	r4, #132	@ 0x84
 8003b5a:	7023      	strb	r3, [r4, #0]
}
 8003b5c:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b5e:	0026      	movs	r6, r4
 8003b60:	6823      	ldr	r3, [r4, #0]
 8003b62:	368c      	adds	r6, #140	@ 0x8c
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	075b      	lsls	r3, r3, #29
 8003b68:	d523      	bpl.n	8003bb2 <UART_CheckIdleState+0xae>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b6a:	2180      	movs	r1, #128	@ 0x80
 8003b6c:	4b15      	ldr	r3, [pc, #84]	@ (8003bc4 <UART_CheckIdleState+0xc0>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	9300      	str	r3, [sp, #0]
 8003b72:	0020      	movs	r0, r4
 8003b74:	002b      	movs	r3, r5
 8003b76:	03c9      	lsls	r1, r1, #15
 8003b78:	f7ff ff10 	bl	800399c <UART_WaitOnFlagUntilTimeout>
 8003b7c:	2800      	cmp	r0, #0
 8003b7e:	d018      	beq.n	8003bb2 <UART_CheckIdleState+0xae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b80:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b84:	2201      	movs	r2, #1
 8003b86:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003b8a:	6821      	ldr	r1, [r4, #0]
 8003b8c:	4d0e      	ldr	r5, [pc, #56]	@ (8003bc8 <UART_CheckIdleState+0xc4>)
 8003b8e:	680b      	ldr	r3, [r1, #0]
 8003b90:	402b      	ands	r3, r5
 8003b92:	600b      	str	r3, [r1, #0]
 8003b94:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b98:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b9c:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ba0:	6821      	ldr	r1, [r4, #0]
 8003ba2:	688b      	ldr	r3, [r1, #8]
 8003ba4:	4393      	bics	r3, r2
 8003ba6:	608b      	str	r3, [r1, #8]
 8003ba8:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8003bac:	2320      	movs	r3, #32
 8003bae:	6033      	str	r3, [r6, #0]
      return HAL_TIMEOUT;
 8003bb0:	e7d0      	b.n	8003b54 <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 8003bb2:	0023      	movs	r3, r4
 8003bb4:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bb6:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003bb8:	3388      	adds	r3, #136	@ 0x88
 8003bba:	601a      	str	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8003bbc:	6032      	str	r2, [r6, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bbe:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bc0:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 8003bc2:	e7c8      	b.n	8003b56 <UART_CheckIdleState+0x52>
 8003bc4:	01ffffff 	.word	0x01ffffff
 8003bc8:	fffffedf 	.word	0xfffffedf

08003bcc <HAL_UART_Init>:
{
 8003bcc:	b570      	push	{r4, r5, r6, lr}
 8003bce:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8003bd0:	d101      	bne.n	8003bd6 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8003bd2:	2001      	movs	r0, #1
}
 8003bd4:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8003bd6:	0005      	movs	r5, r0
 8003bd8:	3588      	adds	r5, #136	@ 0x88
 8003bda:	682b      	ldr	r3, [r5, #0]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d104      	bne.n	8003bea <HAL_UART_Init+0x1e>
    huart->Lock = HAL_UNLOCKED;
 8003be0:	0002      	movs	r2, r0
 8003be2:	3284      	adds	r2, #132	@ 0x84
 8003be4:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8003be6:	f7fd fb81 	bl	80012ec <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8003bea:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8003bec:	2101      	movs	r1, #1
 8003bee:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003bf0:	602b      	str	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8003bf2:	6813      	ldr	r3, [r2, #0]
 8003bf4:	438b      	bics	r3, r1
 8003bf6:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003bf8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d002      	beq.n	8003c04 <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 8003bfe:	0020      	movs	r0, r4
 8003c00:	f7ff fe64 	bl	80038cc <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c04:	0020      	movs	r0, r4
 8003c06:	f7ff fdad 	bl	8003764 <UART_SetConfig>
 8003c0a:	2801      	cmp	r0, #1
 8003c0c:	d0e1      	beq.n	8003bd2 <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c0e:	6823      	ldr	r3, [r4, #0]
 8003c10:	4907      	ldr	r1, [pc, #28]	@ (8003c30 <HAL_UART_Init+0x64>)
 8003c12:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8003c14:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c16:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c18:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c1c:	689a      	ldr	r2, [r3, #8]
 8003c1e:	438a      	bics	r2, r1
 8003c20:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003c22:	2201      	movs	r2, #1
 8003c24:	6819      	ldr	r1, [r3, #0]
 8003c26:	430a      	orrs	r2, r1
 8003c28:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8003c2a:	f7ff ff6b 	bl	8003b04 <UART_CheckIdleState>
 8003c2e:	e7d1      	b.n	8003bd4 <HAL_UART_Init+0x8>
 8003c30:	ffffb7ff 	.word	0xffffb7ff

08003c34 <UART_Start_Receive_IT>:
  huart->RxXferSize  = Size;
 8003c34:	0003      	movs	r3, r0
 8003c36:	335c      	adds	r3, #92	@ 0x5c
{
 8003c38:	b570      	push	{r4, r5, r6, lr}
  huart->pRxBuffPtr  = pData;
 8003c3a:	6581      	str	r1, [r0, #88]	@ 0x58
  UART_MASK_COMPUTATION(huart);
 8003c3c:	2480      	movs	r4, #128	@ 0x80
  huart->RxXferSize  = Size;
 8003c3e:	801a      	strh	r2, [r3, #0]
  huart->RxXferCount = Size;
 8003c40:	805a      	strh	r2, [r3, #2]
  huart->RxISR       = NULL;
 8003c42:	2300      	movs	r3, #0
  UART_MASK_COMPUTATION(huart);
 8003c44:	6881      	ldr	r1, [r0, #8]
  huart->RxISR       = NULL;
 8003c46:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 8003c48:	0164      	lsls	r4, r4, #5
 8003c4a:	42a1      	cmp	r1, r4
 8003c4c:	d13c      	bne.n	8003cc8 <UART_Start_Receive_IT+0x94>
 8003c4e:	6903      	ldr	r3, [r0, #16]
 8003c50:	4259      	negs	r1, r3
 8003c52:	414b      	adcs	r3, r1
 8003c54:	021b      	lsls	r3, r3, #8
 8003c56:	33ff      	adds	r3, #255	@ 0xff
 8003c58:	0001      	movs	r1, r0
 8003c5a:	3160      	adds	r1, #96	@ 0x60
 8003c5c:	800b      	strh	r3, [r1, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c5e:	0003      	movs	r3, r0
 8003c60:	2100      	movs	r1, #0
 8003c62:	3390      	adds	r3, #144	@ 0x90
 8003c64:	6019      	str	r1, [r3, #0]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c66:	3122      	adds	r1, #34	@ 0x22
 8003c68:	3b04      	subs	r3, #4
 8003c6a:	6019      	str	r1, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c6c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c70:	2301      	movs	r3, #1
 8003c72:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c76:	6801      	ldr	r1, [r0, #0]
 8003c78:	688d      	ldr	r5, [r1, #8]
 8003c7a:	432b      	orrs	r3, r5
 8003c7c:	608b      	str	r3, [r1, #8]
 8003c7e:	f384 8810 	msr	PRIMASK, r4
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8003c82:	2580      	movs	r5, #128	@ 0x80
 8003c84:	2180      	movs	r1, #128	@ 0x80
 8003c86:	6e46      	ldr	r6, [r0, #100]	@ 0x64
 8003c88:	6884      	ldr	r4, [r0, #8]
 8003c8a:	6903      	ldr	r3, [r0, #16]
 8003c8c:	05ad      	lsls	r5, r5, #22
 8003c8e:	0149      	lsls	r1, r1, #5
 8003c90:	42ae      	cmp	r6, r5
 8003c92:	d13f      	bne.n	8003d14 <UART_Start_Receive_IT+0xe0>
 8003c94:	0005      	movs	r5, r0
 8003c96:	3568      	adds	r5, #104	@ 0x68
 8003c98:	882d      	ldrh	r5, [r5, #0]
 8003c9a:	4295      	cmp	r5, r2
 8003c9c:	d83a      	bhi.n	8003d14 <UART_Start_Receive_IT+0xe0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c9e:	428c      	cmp	r4, r1
 8003ca0:	d133      	bne.n	8003d0a <UART_Start_Receive_IT+0xd6>
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d122      	bne.n	8003cec <UART_Start_Receive_IT+0xb8>
 8003ca6:	4b2c      	ldr	r3, [pc, #176]	@ (8003d58 <UART_Start_Receive_IT+0x124>)
 8003ca8:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003caa:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cae:	2301      	movs	r3, #1
 8003cb0:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003cb4:	2380      	movs	r3, #128	@ 0x80
 8003cb6:	6802      	ldr	r2, [r0, #0]
 8003cb8:	055b      	lsls	r3, r3, #21
 8003cba:	6890      	ldr	r0, [r2, #8]
 8003cbc:	4303      	orrs	r3, r0
 8003cbe:	6093      	str	r3, [r2, #8]
 8003cc0:	f381 8810 	msr	PRIMASK, r1
}
 8003cc4:	2000      	movs	r0, #0
 8003cc6:	bd70      	pop	{r4, r5, r6, pc}
  UART_MASK_COMPUTATION(huart);
 8003cc8:	2900      	cmp	r1, #0
 8003cca:	d105      	bne.n	8003cd8 <UART_Start_Receive_IT+0xa4>
 8003ccc:	6901      	ldr	r1, [r0, #16]
 8003cce:	23ff      	movs	r3, #255	@ 0xff
 8003cd0:	2900      	cmp	r1, #0
 8003cd2:	d0c1      	beq.n	8003c58 <UART_Start_Receive_IT+0x24>
 8003cd4:	3b80      	subs	r3, #128	@ 0x80
 8003cd6:	e7bf      	b.n	8003c58 <UART_Start_Receive_IT+0x24>
 8003cd8:	2480      	movs	r4, #128	@ 0x80
 8003cda:	0564      	lsls	r4, r4, #21
 8003cdc:	42a1      	cmp	r1, r4
 8003cde:	d1bb      	bne.n	8003c58 <UART_Start_Receive_IT+0x24>
 8003ce0:	6901      	ldr	r1, [r0, #16]
 8003ce2:	237f      	movs	r3, #127	@ 0x7f
 8003ce4:	2900      	cmp	r1, #0
 8003ce6:	d0b7      	beq.n	8003c58 <UART_Start_Receive_IT+0x24>
 8003ce8:	3b40      	subs	r3, #64	@ 0x40
 8003cea:	e7b5      	b.n	8003c58 <UART_Start_Receive_IT+0x24>
 8003cec:	4b1b      	ldr	r3, [pc, #108]	@ (8003d5c <UART_Start_Receive_IT+0x128>)
 8003cee:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cf0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003cfa:	6802      	ldr	r2, [r0, #0]
 8003cfc:	33ff      	adds	r3, #255	@ 0xff
 8003cfe:	6814      	ldr	r4, [r2, #0]
 8003d00:	4323      	orrs	r3, r4
 8003d02:	6013      	str	r3, [r2, #0]
 8003d04:	f381 8810 	msr	PRIMASK, r1
}
 8003d08:	e7cf      	b.n	8003caa <UART_Start_Receive_IT+0x76>
 8003d0a:	4a14      	ldr	r2, [pc, #80]	@ (8003d5c <UART_Start_Receive_IT+0x128>)
 8003d0c:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d0cb      	beq.n	8003caa <UART_Start_Receive_IT+0x76>
 8003d12:	e7ed      	b.n	8003cf0 <UART_Start_Receive_IT+0xbc>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d14:	428c      	cmp	r4, r1
 8003d16:	d11a      	bne.n	8003d4e <UART_Start_Receive_IT+0x11a>
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d10a      	bne.n	8003d32 <UART_Start_Receive_IT+0xfe>
 8003d1c:	4b10      	ldr	r3, [pc, #64]	@ (8003d60 <UART_Start_Receive_IT+0x12c>)
 8003d1e:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d20:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d24:	2301      	movs	r3, #1
 8003d26:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003d2a:	6802      	ldr	r2, [r0, #0]
 8003d2c:	331f      	adds	r3, #31
 8003d2e:	6810      	ldr	r0, [r2, #0]
 8003d30:	e00a      	b.n	8003d48 <UART_Start_Receive_IT+0x114>
 8003d32:	4b0c      	ldr	r3, [pc, #48]	@ (8003d64 <UART_Start_Receive_IT+0x130>)
 8003d34:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d36:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8003d40:	6802      	ldr	r2, [r0, #0]
 8003d42:	3320      	adds	r3, #32
 8003d44:	6810      	ldr	r0, [r2, #0]
 8003d46:	33ff      	adds	r3, #255	@ 0xff
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003d48:	4303      	orrs	r3, r0
 8003d4a:	6013      	str	r3, [r2, #0]
 8003d4c:	e7b8      	b.n	8003cc0 <UART_Start_Receive_IT+0x8c>
 8003d4e:	4a05      	ldr	r2, [pc, #20]	@ (8003d64 <UART_Start_Receive_IT+0x130>)
 8003d50:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d1ef      	bne.n	8003d36 <UART_Start_Receive_IT+0x102>
 8003d56:	e7e3      	b.n	8003d20 <UART_Start_Receive_IT+0xec>
 8003d58:	08003599 	.word	0x08003599
 8003d5c:	080033c9 	.word	0x080033c9
 8003d60:	080032f5 	.word	0x080032f5
 8003d64:	0800321d 	.word	0x0800321d

08003d68 <HAL_UART_Receive_IT>:
{
 8003d68:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d6a:	308c      	adds	r0, #140	@ 0x8c
{
 8003d6c:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d6e:	6804      	ldr	r4, [r0, #0]
    return HAL_BUSY;
 8003d70:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d72:	2c20      	cmp	r4, #32
 8003d74:	d125      	bne.n	8003dc2 <HAL_UART_Receive_IT+0x5a>
      return HAL_ERROR;
 8003d76:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8003d78:	2900      	cmp	r1, #0
 8003d7a:	d022      	beq.n	8003dc2 <HAL_UART_Receive_IT+0x5a>
 8003d7c:	2a00      	cmp	r2, #0
 8003d7e:	d020      	beq.n	8003dc2 <HAL_UART_Receive_IT+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d80:	2080      	movs	r0, #128	@ 0x80
 8003d82:	689c      	ldr	r4, [r3, #8]
 8003d84:	0140      	lsls	r0, r0, #5
 8003d86:	4284      	cmp	r4, r0
 8003d88:	d105      	bne.n	8003d96 <HAL_UART_Receive_IT+0x2e>
 8003d8a:	6918      	ldr	r0, [r3, #16]
 8003d8c:	2800      	cmp	r0, #0
 8003d8e:	d102      	bne.n	8003d96 <HAL_UART_Receive_IT+0x2e>
      return HAL_ERROR;
 8003d90:	3001      	adds	r0, #1
      if ((((uint32_t)pData) & 1U) != 0U)
 8003d92:	4201      	tst	r1, r0
 8003d94:	d115      	bne.n	8003dc2 <HAL_UART_Receive_IT+0x5a>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d96:	2000      	movs	r0, #0
 8003d98:	66d8      	str	r0, [r3, #108]	@ 0x6c
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003d9a:	6818      	ldr	r0, [r3, #0]
 8003d9c:	6840      	ldr	r0, [r0, #4]
 8003d9e:	0200      	lsls	r0, r0, #8
 8003da0:	d50c      	bpl.n	8003dbc <HAL_UART_Receive_IT+0x54>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003da2:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003da6:	2001      	movs	r0, #1
 8003da8:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003dac:	2080      	movs	r0, #128	@ 0x80
 8003dae:	681c      	ldr	r4, [r3, #0]
 8003db0:	04c0      	lsls	r0, r0, #19
 8003db2:	6826      	ldr	r6, [r4, #0]
 8003db4:	4330      	orrs	r0, r6
 8003db6:	6020      	str	r0, [r4, #0]
 8003db8:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 8003dbc:	0018      	movs	r0, r3
 8003dbe:	f7ff ff39 	bl	8003c34 <UART_Start_Receive_IT>
}
 8003dc2:	bd70      	pop	{r4, r5, r6, pc}

08003dc4 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003dc4:	4770      	bx	lr

08003dc6 <HAL_UARTEx_RxFifoFullCallback>:
/**
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 8003dc6:	4770      	bx	lr

08003dc8 <HAL_UARTEx_TxFifoEmptyCallback>:
/**
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 8003dc8:	4770      	bx	lr
	...

08003dcc <_strtol_l.isra.0>:
 8003dcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dce:	b085      	sub	sp, #20
 8003dd0:	0017      	movs	r7, r2
 8003dd2:	001e      	movs	r6, r3
 8003dd4:	9003      	str	r0, [sp, #12]
 8003dd6:	9101      	str	r1, [sp, #4]
 8003dd8:	2b24      	cmp	r3, #36	@ 0x24
 8003dda:	d823      	bhi.n	8003e24 <_strtol_l.isra.0+0x58>
 8003ddc:	000c      	movs	r4, r1
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d020      	beq.n	8003e24 <_strtol_l.isra.0+0x58>
 8003de2:	4b3d      	ldr	r3, [pc, #244]	@ (8003ed8 <_strtol_l.isra.0+0x10c>)
 8003de4:	2208      	movs	r2, #8
 8003de6:	469c      	mov	ip, r3
 8003de8:	0023      	movs	r3, r4
 8003dea:	4661      	mov	r1, ip
 8003dec:	781d      	ldrb	r5, [r3, #0]
 8003dee:	3401      	adds	r4, #1
 8003df0:	5d48      	ldrb	r0, [r1, r5]
 8003df2:	0001      	movs	r1, r0
 8003df4:	4011      	ands	r1, r2
 8003df6:	4210      	tst	r0, r2
 8003df8:	d1f6      	bne.n	8003de8 <_strtol_l.isra.0+0x1c>
 8003dfa:	2d2d      	cmp	r5, #45	@ 0x2d
 8003dfc:	d119      	bne.n	8003e32 <_strtol_l.isra.0+0x66>
 8003dfe:	7825      	ldrb	r5, [r4, #0]
 8003e00:	1c9c      	adds	r4, r3, #2
 8003e02:	2301      	movs	r3, #1
 8003e04:	9300      	str	r3, [sp, #0]
 8003e06:	2210      	movs	r2, #16
 8003e08:	0033      	movs	r3, r6
 8003e0a:	4393      	bics	r3, r2
 8003e0c:	d11d      	bne.n	8003e4a <_strtol_l.isra.0+0x7e>
 8003e0e:	2d30      	cmp	r5, #48	@ 0x30
 8003e10:	d115      	bne.n	8003e3e <_strtol_l.isra.0+0x72>
 8003e12:	2120      	movs	r1, #32
 8003e14:	7823      	ldrb	r3, [r4, #0]
 8003e16:	438b      	bics	r3, r1
 8003e18:	2b58      	cmp	r3, #88	@ 0x58
 8003e1a:	d110      	bne.n	8003e3e <_strtol_l.isra.0+0x72>
 8003e1c:	7865      	ldrb	r5, [r4, #1]
 8003e1e:	3402      	adds	r4, #2
 8003e20:	2610      	movs	r6, #16
 8003e22:	e012      	b.n	8003e4a <_strtol_l.isra.0+0x7e>
 8003e24:	f000 fa20 	bl	8004268 <__errno>
 8003e28:	2316      	movs	r3, #22
 8003e2a:	6003      	str	r3, [r0, #0]
 8003e2c:	2000      	movs	r0, #0
 8003e2e:	b005      	add	sp, #20
 8003e30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e32:	9100      	str	r1, [sp, #0]
 8003e34:	2d2b      	cmp	r5, #43	@ 0x2b
 8003e36:	d1e6      	bne.n	8003e06 <_strtol_l.isra.0+0x3a>
 8003e38:	7825      	ldrb	r5, [r4, #0]
 8003e3a:	1c9c      	adds	r4, r3, #2
 8003e3c:	e7e3      	b.n	8003e06 <_strtol_l.isra.0+0x3a>
 8003e3e:	2e00      	cmp	r6, #0
 8003e40:	d1ee      	bne.n	8003e20 <_strtol_l.isra.0+0x54>
 8003e42:	360a      	adds	r6, #10
 8003e44:	2d30      	cmp	r5, #48	@ 0x30
 8003e46:	d100      	bne.n	8003e4a <_strtol_l.isra.0+0x7e>
 8003e48:	3e02      	subs	r6, #2
 8003e4a:	4a24      	ldr	r2, [pc, #144]	@ (8003edc <_strtol_l.isra.0+0x110>)
 8003e4c:	9b00      	ldr	r3, [sp, #0]
 8003e4e:	4694      	mov	ip, r2
 8003e50:	4463      	add	r3, ip
 8003e52:	0031      	movs	r1, r6
 8003e54:	0018      	movs	r0, r3
 8003e56:	9302      	str	r3, [sp, #8]
 8003e58:	f7fc f9fe 	bl	8000258 <__aeabi_uidivmod>
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	4684      	mov	ip, r0
 8003e60:	0010      	movs	r0, r2
 8003e62:	002b      	movs	r3, r5
 8003e64:	3b30      	subs	r3, #48	@ 0x30
 8003e66:	2b09      	cmp	r3, #9
 8003e68:	d811      	bhi.n	8003e8e <_strtol_l.isra.0+0xc2>
 8003e6a:	001d      	movs	r5, r3
 8003e6c:	42ae      	cmp	r6, r5
 8003e6e:	dd1d      	ble.n	8003eac <_strtol_l.isra.0+0xe0>
 8003e70:	1c53      	adds	r3, r2, #1
 8003e72:	d009      	beq.n	8003e88 <_strtol_l.isra.0+0xbc>
 8003e74:	2201      	movs	r2, #1
 8003e76:	4252      	negs	r2, r2
 8003e78:	4584      	cmp	ip, r0
 8003e7a:	d305      	bcc.n	8003e88 <_strtol_l.isra.0+0xbc>
 8003e7c:	d101      	bne.n	8003e82 <_strtol_l.isra.0+0xb6>
 8003e7e:	42a9      	cmp	r1, r5
 8003e80:	db11      	blt.n	8003ea6 <_strtol_l.isra.0+0xda>
 8003e82:	2201      	movs	r2, #1
 8003e84:	4370      	muls	r0, r6
 8003e86:	1828      	adds	r0, r5, r0
 8003e88:	7825      	ldrb	r5, [r4, #0]
 8003e8a:	3401      	adds	r4, #1
 8003e8c:	e7e9      	b.n	8003e62 <_strtol_l.isra.0+0x96>
 8003e8e:	002b      	movs	r3, r5
 8003e90:	3b41      	subs	r3, #65	@ 0x41
 8003e92:	2b19      	cmp	r3, #25
 8003e94:	d801      	bhi.n	8003e9a <_strtol_l.isra.0+0xce>
 8003e96:	3d37      	subs	r5, #55	@ 0x37
 8003e98:	e7e8      	b.n	8003e6c <_strtol_l.isra.0+0xa0>
 8003e9a:	002b      	movs	r3, r5
 8003e9c:	3b61      	subs	r3, #97	@ 0x61
 8003e9e:	2b19      	cmp	r3, #25
 8003ea0:	d804      	bhi.n	8003eac <_strtol_l.isra.0+0xe0>
 8003ea2:	3d57      	subs	r5, #87	@ 0x57
 8003ea4:	e7e2      	b.n	8003e6c <_strtol_l.isra.0+0xa0>
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	4252      	negs	r2, r2
 8003eaa:	e7ed      	b.n	8003e88 <_strtol_l.isra.0+0xbc>
 8003eac:	1c53      	adds	r3, r2, #1
 8003eae:	d108      	bne.n	8003ec2 <_strtol_l.isra.0+0xf6>
 8003eb0:	2322      	movs	r3, #34	@ 0x22
 8003eb2:	9a03      	ldr	r2, [sp, #12]
 8003eb4:	9802      	ldr	r0, [sp, #8]
 8003eb6:	6013      	str	r3, [r2, #0]
 8003eb8:	2f00      	cmp	r7, #0
 8003eba:	d0b8      	beq.n	8003e2e <_strtol_l.isra.0+0x62>
 8003ebc:	1e63      	subs	r3, r4, #1
 8003ebe:	9301      	str	r3, [sp, #4]
 8003ec0:	e007      	b.n	8003ed2 <_strtol_l.isra.0+0x106>
 8003ec2:	9b00      	ldr	r3, [sp, #0]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d000      	beq.n	8003eca <_strtol_l.isra.0+0xfe>
 8003ec8:	4240      	negs	r0, r0
 8003eca:	2f00      	cmp	r7, #0
 8003ecc:	d0af      	beq.n	8003e2e <_strtol_l.isra.0+0x62>
 8003ece:	2a00      	cmp	r2, #0
 8003ed0:	d1f4      	bne.n	8003ebc <_strtol_l.isra.0+0xf0>
 8003ed2:	9b01      	ldr	r3, [sp, #4]
 8003ed4:	603b      	str	r3, [r7, #0]
 8003ed6:	e7aa      	b.n	8003e2e <_strtol_l.isra.0+0x62>
 8003ed8:	08004d05 	.word	0x08004d05
 8003edc:	7fffffff 	.word	0x7fffffff

08003ee0 <strtol>:
 8003ee0:	b510      	push	{r4, lr}
 8003ee2:	4c04      	ldr	r4, [pc, #16]	@ (8003ef4 <strtol+0x14>)
 8003ee4:	0013      	movs	r3, r2
 8003ee6:	000a      	movs	r2, r1
 8003ee8:	0001      	movs	r1, r0
 8003eea:	6820      	ldr	r0, [r4, #0]
 8003eec:	f7ff ff6e 	bl	8003dcc <_strtol_l.isra.0>
 8003ef0:	bd10      	pop	{r4, pc}
 8003ef2:	46c0      	nop			@ (mov r8, r8)
 8003ef4:	2000000c 	.word	0x2000000c

08003ef8 <_strtoul_l.isra.0>:
 8003ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003efa:	001e      	movs	r6, r3
 8003efc:	4b3e      	ldr	r3, [pc, #248]	@ (8003ff8 <_strtoul_l.isra.0+0x100>)
 8003efe:	0017      	movs	r7, r2
 8003f00:	000c      	movs	r4, r1
 8003f02:	469c      	mov	ip, r3
 8003f04:	2208      	movs	r2, #8
 8003f06:	b085      	sub	sp, #20
 8003f08:	9003      	str	r0, [sp, #12]
 8003f0a:	9100      	str	r1, [sp, #0]
 8003f0c:	0023      	movs	r3, r4
 8003f0e:	4661      	mov	r1, ip
 8003f10:	781d      	ldrb	r5, [r3, #0]
 8003f12:	3401      	adds	r4, #1
 8003f14:	5d48      	ldrb	r0, [r1, r5]
 8003f16:	0001      	movs	r1, r0
 8003f18:	4011      	ands	r1, r2
 8003f1a:	4210      	tst	r0, r2
 8003f1c:	d1f6      	bne.n	8003f0c <_strtoul_l.isra.0+0x14>
 8003f1e:	2d2d      	cmp	r5, #45	@ 0x2d
 8003f20:	d112      	bne.n	8003f48 <_strtoul_l.isra.0+0x50>
 8003f22:	7825      	ldrb	r5, [r4, #0]
 8003f24:	1c9c      	adds	r4, r3, #2
 8003f26:	2301      	movs	r3, #1
 8003f28:	9302      	str	r3, [sp, #8]
 8003f2a:	2210      	movs	r2, #16
 8003f2c:	0033      	movs	r3, r6
 8003f2e:	4393      	bics	r3, r2
 8003f30:	d116      	bne.n	8003f60 <_strtoul_l.isra.0+0x68>
 8003f32:	2d30      	cmp	r5, #48	@ 0x30
 8003f34:	d10e      	bne.n	8003f54 <_strtoul_l.isra.0+0x5c>
 8003f36:	2120      	movs	r1, #32
 8003f38:	7823      	ldrb	r3, [r4, #0]
 8003f3a:	438b      	bics	r3, r1
 8003f3c:	2b58      	cmp	r3, #88	@ 0x58
 8003f3e:	d109      	bne.n	8003f54 <_strtoul_l.isra.0+0x5c>
 8003f40:	7865      	ldrb	r5, [r4, #1]
 8003f42:	3402      	adds	r4, #2
 8003f44:	2610      	movs	r6, #16
 8003f46:	e00b      	b.n	8003f60 <_strtoul_l.isra.0+0x68>
 8003f48:	9102      	str	r1, [sp, #8]
 8003f4a:	2d2b      	cmp	r5, #43	@ 0x2b
 8003f4c:	d1ed      	bne.n	8003f2a <_strtoul_l.isra.0+0x32>
 8003f4e:	7825      	ldrb	r5, [r4, #0]
 8003f50:	1c9c      	adds	r4, r3, #2
 8003f52:	e7ea      	b.n	8003f2a <_strtoul_l.isra.0+0x32>
 8003f54:	2e00      	cmp	r6, #0
 8003f56:	d1f5      	bne.n	8003f44 <_strtoul_l.isra.0+0x4c>
 8003f58:	360a      	adds	r6, #10
 8003f5a:	2d30      	cmp	r5, #48	@ 0x30
 8003f5c:	d100      	bne.n	8003f60 <_strtoul_l.isra.0+0x68>
 8003f5e:	3e02      	subs	r6, #2
 8003f60:	2001      	movs	r0, #1
 8003f62:	0031      	movs	r1, r6
 8003f64:	4240      	negs	r0, r0
 8003f66:	f7fc f8f1 	bl	800014c <__udivsi3>
 8003f6a:	9001      	str	r0, [sp, #4]
 8003f6c:	2001      	movs	r0, #1
 8003f6e:	0031      	movs	r1, r6
 8003f70:	4240      	negs	r0, r0
 8003f72:	f7fc f971 	bl	8000258 <__aeabi_uidivmod>
 8003f76:	2300      	movs	r3, #0
 8003f78:	2201      	movs	r2, #1
 8003f7a:	0018      	movs	r0, r3
 8003f7c:	4694      	mov	ip, r2
 8003f7e:	002a      	movs	r2, r5
 8003f80:	3a30      	subs	r2, #48	@ 0x30
 8003f82:	2a09      	cmp	r2, #9
 8003f84:	d812      	bhi.n	8003fac <_strtoul_l.isra.0+0xb4>
 8003f86:	0015      	movs	r5, r2
 8003f88:	42ae      	cmp	r6, r5
 8003f8a:	dd1e      	ble.n	8003fca <_strtoul_l.isra.0+0xd2>
 8003f8c:	1c5a      	adds	r2, r3, #1
 8003f8e:	d00a      	beq.n	8003fa6 <_strtoul_l.isra.0+0xae>
 8003f90:	2301      	movs	r3, #1
 8003f92:	9a01      	ldr	r2, [sp, #4]
 8003f94:	425b      	negs	r3, r3
 8003f96:	4282      	cmp	r2, r0
 8003f98:	d305      	bcc.n	8003fa6 <_strtoul_l.isra.0+0xae>
 8003f9a:	d101      	bne.n	8003fa0 <_strtoul_l.isra.0+0xa8>
 8003f9c:	42a9      	cmp	r1, r5
 8003f9e:	db11      	blt.n	8003fc4 <_strtoul_l.isra.0+0xcc>
 8003fa0:	4663      	mov	r3, ip
 8003fa2:	4370      	muls	r0, r6
 8003fa4:	1828      	adds	r0, r5, r0
 8003fa6:	7825      	ldrb	r5, [r4, #0]
 8003fa8:	3401      	adds	r4, #1
 8003faa:	e7e8      	b.n	8003f7e <_strtoul_l.isra.0+0x86>
 8003fac:	002a      	movs	r2, r5
 8003fae:	3a41      	subs	r2, #65	@ 0x41
 8003fb0:	2a19      	cmp	r2, #25
 8003fb2:	d801      	bhi.n	8003fb8 <_strtoul_l.isra.0+0xc0>
 8003fb4:	3d37      	subs	r5, #55	@ 0x37
 8003fb6:	e7e7      	b.n	8003f88 <_strtoul_l.isra.0+0x90>
 8003fb8:	002a      	movs	r2, r5
 8003fba:	3a61      	subs	r2, #97	@ 0x61
 8003fbc:	2a19      	cmp	r2, #25
 8003fbe:	d804      	bhi.n	8003fca <_strtoul_l.isra.0+0xd2>
 8003fc0:	3d57      	subs	r5, #87	@ 0x57
 8003fc2:	e7e1      	b.n	8003f88 <_strtoul_l.isra.0+0x90>
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	425b      	negs	r3, r3
 8003fc8:	e7ed      	b.n	8003fa6 <_strtoul_l.isra.0+0xae>
 8003fca:	1c5a      	adds	r2, r3, #1
 8003fcc:	d107      	bne.n	8003fde <_strtoul_l.isra.0+0xe6>
 8003fce:	2222      	movs	r2, #34	@ 0x22
 8003fd0:	9903      	ldr	r1, [sp, #12]
 8003fd2:	0018      	movs	r0, r3
 8003fd4:	600a      	str	r2, [r1, #0]
 8003fd6:	2f00      	cmp	r7, #0
 8003fd8:	d109      	bne.n	8003fee <_strtoul_l.isra.0+0xf6>
 8003fda:	b005      	add	sp, #20
 8003fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fde:	9a02      	ldr	r2, [sp, #8]
 8003fe0:	2a00      	cmp	r2, #0
 8003fe2:	d000      	beq.n	8003fe6 <_strtoul_l.isra.0+0xee>
 8003fe4:	4240      	negs	r0, r0
 8003fe6:	2f00      	cmp	r7, #0
 8003fe8:	d0f7      	beq.n	8003fda <_strtoul_l.isra.0+0xe2>
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d001      	beq.n	8003ff2 <_strtoul_l.isra.0+0xfa>
 8003fee:	1e63      	subs	r3, r4, #1
 8003ff0:	9300      	str	r3, [sp, #0]
 8003ff2:	9b00      	ldr	r3, [sp, #0]
 8003ff4:	603b      	str	r3, [r7, #0]
 8003ff6:	e7f0      	b.n	8003fda <_strtoul_l.isra.0+0xe2>
 8003ff8:	08004d05 	.word	0x08004d05

08003ffc <strtoul>:
 8003ffc:	b510      	push	{r4, lr}
 8003ffe:	4c04      	ldr	r4, [pc, #16]	@ (8004010 <strtoul+0x14>)
 8004000:	0013      	movs	r3, r2
 8004002:	000a      	movs	r2, r1
 8004004:	0001      	movs	r1, r0
 8004006:	6820      	ldr	r0, [r4, #0]
 8004008:	f7ff ff76 	bl	8003ef8 <_strtoul_l.isra.0>
 800400c:	bd10      	pop	{r4, pc}
 800400e:	46c0      	nop			@ (mov r8, r8)
 8004010:	2000000c 	.word	0x2000000c

08004014 <_strtoull_l.isra.0>:
 8004014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004016:	b08b      	sub	sp, #44	@ 0x2c
 8004018:	9202      	str	r2, [sp, #8]
 800401a:	001e      	movs	r6, r3
 800401c:	000c      	movs	r4, r1
 800401e:	2208      	movs	r2, #8
 8004020:	4f4b      	ldr	r7, [pc, #300]	@ (8004150 <_strtoull_l.isra.0+0x13c>)
 8004022:	9008      	str	r0, [sp, #32]
 8004024:	9101      	str	r1, [sp, #4]
 8004026:	0023      	movs	r3, r4
 8004028:	781d      	ldrb	r5, [r3, #0]
 800402a:	3401      	adds	r4, #1
 800402c:	5d78      	ldrb	r0, [r7, r5]
 800402e:	0001      	movs	r1, r0
 8004030:	4011      	ands	r1, r2
 8004032:	4210      	tst	r0, r2
 8004034:	d1f7      	bne.n	8004026 <_strtoull_l.isra.0+0x12>
 8004036:	2d2d      	cmp	r5, #45	@ 0x2d
 8004038:	d112      	bne.n	8004060 <_strtoull_l.isra.0+0x4c>
 800403a:	7825      	ldrb	r5, [r4, #0]
 800403c:	1c9c      	adds	r4, r3, #2
 800403e:	2301      	movs	r3, #1
 8004040:	9303      	str	r3, [sp, #12]
 8004042:	2210      	movs	r2, #16
 8004044:	0033      	movs	r3, r6
 8004046:	4393      	bics	r3, r2
 8004048:	d116      	bne.n	8004078 <_strtoull_l.isra.0+0x64>
 800404a:	2d30      	cmp	r5, #48	@ 0x30
 800404c:	d10e      	bne.n	800406c <_strtoull_l.isra.0+0x58>
 800404e:	2120      	movs	r1, #32
 8004050:	7823      	ldrb	r3, [r4, #0]
 8004052:	438b      	bics	r3, r1
 8004054:	2b58      	cmp	r3, #88	@ 0x58
 8004056:	d109      	bne.n	800406c <_strtoull_l.isra.0+0x58>
 8004058:	7865      	ldrb	r5, [r4, #1]
 800405a:	3402      	adds	r4, #2
 800405c:	2610      	movs	r6, #16
 800405e:	e00b      	b.n	8004078 <_strtoull_l.isra.0+0x64>
 8004060:	9103      	str	r1, [sp, #12]
 8004062:	2d2b      	cmp	r5, #43	@ 0x2b
 8004064:	d1ed      	bne.n	8004042 <_strtoull_l.isra.0+0x2e>
 8004066:	7825      	ldrb	r5, [r4, #0]
 8004068:	1c9c      	adds	r4, r3, #2
 800406a:	e7ea      	b.n	8004042 <_strtoull_l.isra.0+0x2e>
 800406c:	2e00      	cmp	r6, #0
 800406e:	d1f5      	bne.n	800405c <_strtoull_l.isra.0+0x48>
 8004070:	360a      	adds	r6, #10
 8004072:	2d30      	cmp	r5, #48	@ 0x30
 8004074:	d100      	bne.n	8004078 <_strtoull_l.isra.0+0x64>
 8004076:	3e02      	subs	r6, #2
 8004078:	17f3      	asrs	r3, r6, #31
 800407a:	0032      	movs	r2, r6
 800407c:	2001      	movs	r0, #1
 800407e:	4240      	negs	r0, r0
 8004080:	17c1      	asrs	r1, r0, #31
 8004082:	9309      	str	r3, [sp, #36]	@ 0x24
 8004084:	f7fc f8ee 	bl	8000264 <__aeabi_uldivmod>
 8004088:	0032      	movs	r2, r6
 800408a:	9006      	str	r0, [sp, #24]
 800408c:	000f      	movs	r7, r1
 800408e:	17f3      	asrs	r3, r6, #31
 8004090:	2001      	movs	r0, #1
 8004092:	4240      	negs	r0, r0
 8004094:	17c1      	asrs	r1, r0, #31
 8004096:	f7fc f8e5 	bl	8000264 <__aeabi_uldivmod>
 800409a:	2300      	movs	r3, #0
 800409c:	2000      	movs	r0, #0
 800409e:	2100      	movs	r1, #0
 80040a0:	9207      	str	r2, [sp, #28]
 80040a2:	002a      	movs	r2, r5
 80040a4:	3a30      	subs	r2, #48	@ 0x30
 80040a6:	2a09      	cmp	r2, #9
 80040a8:	d823      	bhi.n	80040f2 <_strtoull_l.isra.0+0xde>
 80040aa:	0015      	movs	r5, r2
 80040ac:	42ae      	cmp	r6, r5
 80040ae:	dd2f      	ble.n	8004110 <_strtoull_l.isra.0+0xfc>
 80040b0:	1c5a      	adds	r2, r3, #1
 80040b2:	d01b      	beq.n	80040ec <_strtoull_l.isra.0+0xd8>
 80040b4:	42b9      	cmp	r1, r7
 80040b6:	d828      	bhi.n	800410a <_strtoull_l.isra.0+0xf6>
 80040b8:	d102      	bne.n	80040c0 <_strtoull_l.isra.0+0xac>
 80040ba:	9b06      	ldr	r3, [sp, #24]
 80040bc:	4298      	cmp	r0, r3
 80040be:	d824      	bhi.n	800410a <_strtoull_l.isra.0+0xf6>
 80040c0:	9b06      	ldr	r3, [sp, #24]
 80040c2:	4283      	cmp	r3, r0
 80040c4:	d104      	bne.n	80040d0 <_strtoull_l.isra.0+0xbc>
 80040c6:	428f      	cmp	r7, r1
 80040c8:	d102      	bne.n	80040d0 <_strtoull_l.isra.0+0xbc>
 80040ca:	9b07      	ldr	r3, [sp, #28]
 80040cc:	42ab      	cmp	r3, r5
 80040ce:	db1c      	blt.n	800410a <_strtoull_l.isra.0+0xf6>
 80040d0:	0002      	movs	r2, r0
 80040d2:	000b      	movs	r3, r1
 80040d4:	0030      	movs	r0, r6
 80040d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80040d8:	f7fc f8e4 	bl	80002a4 <__aeabi_lmul>
 80040dc:	17eb      	asrs	r3, r5, #31
 80040de:	9504      	str	r5, [sp, #16]
 80040e0:	9305      	str	r3, [sp, #20]
 80040e2:	9a04      	ldr	r2, [sp, #16]
 80040e4:	9b05      	ldr	r3, [sp, #20]
 80040e6:	1880      	adds	r0, r0, r2
 80040e8:	4159      	adcs	r1, r3
 80040ea:	2301      	movs	r3, #1
 80040ec:	7825      	ldrb	r5, [r4, #0]
 80040ee:	3401      	adds	r4, #1
 80040f0:	e7d7      	b.n	80040a2 <_strtoull_l.isra.0+0x8e>
 80040f2:	002a      	movs	r2, r5
 80040f4:	3a41      	subs	r2, #65	@ 0x41
 80040f6:	2a19      	cmp	r2, #25
 80040f8:	d801      	bhi.n	80040fe <_strtoull_l.isra.0+0xea>
 80040fa:	3d37      	subs	r5, #55	@ 0x37
 80040fc:	e7d6      	b.n	80040ac <_strtoull_l.isra.0+0x98>
 80040fe:	002a      	movs	r2, r5
 8004100:	3a61      	subs	r2, #97	@ 0x61
 8004102:	2a19      	cmp	r2, #25
 8004104:	d804      	bhi.n	8004110 <_strtoull_l.isra.0+0xfc>
 8004106:	3d57      	subs	r5, #87	@ 0x57
 8004108:	e7d0      	b.n	80040ac <_strtoull_l.isra.0+0x98>
 800410a:	2301      	movs	r3, #1
 800410c:	425b      	negs	r3, r3
 800410e:	e7ed      	b.n	80040ec <_strtoull_l.isra.0+0xd8>
 8004110:	1c5a      	adds	r2, r3, #1
 8004112:	d10a      	bne.n	800412a <_strtoull_l.isra.0+0x116>
 8004114:	9a08      	ldr	r2, [sp, #32]
 8004116:	3323      	adds	r3, #35	@ 0x23
 8004118:	6013      	str	r3, [r2, #0]
 800411a:	9b02      	ldr	r3, [sp, #8]
 800411c:	2001      	movs	r0, #1
 800411e:	4240      	negs	r0, r0
 8004120:	17c1      	asrs	r1, r0, #31
 8004122:	2b00      	cmp	r3, #0
 8004124:	d10e      	bne.n	8004144 <_strtoull_l.isra.0+0x130>
 8004126:	b00b      	add	sp, #44	@ 0x2c
 8004128:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800412a:	9a03      	ldr	r2, [sp, #12]
 800412c:	2a00      	cmp	r2, #0
 800412e:	d004      	beq.n	800413a <_strtoull_l.isra.0+0x126>
 8004130:	0005      	movs	r5, r0
 8004132:	000e      	movs	r6, r1
 8004134:	2100      	movs	r1, #0
 8004136:	4268      	negs	r0, r5
 8004138:	41b1      	sbcs	r1, r6
 800413a:	9a02      	ldr	r2, [sp, #8]
 800413c:	2a00      	cmp	r2, #0
 800413e:	d0f2      	beq.n	8004126 <_strtoull_l.isra.0+0x112>
 8004140:	2b00      	cmp	r3, #0
 8004142:	d001      	beq.n	8004148 <_strtoull_l.isra.0+0x134>
 8004144:	1e63      	subs	r3, r4, #1
 8004146:	9301      	str	r3, [sp, #4]
 8004148:	9b02      	ldr	r3, [sp, #8]
 800414a:	9a01      	ldr	r2, [sp, #4]
 800414c:	601a      	str	r2, [r3, #0]
 800414e:	e7ea      	b.n	8004126 <_strtoull_l.isra.0+0x112>
 8004150:	08004d05 	.word	0x08004d05

08004154 <strtoull>:
 8004154:	b510      	push	{r4, lr}
 8004156:	4c04      	ldr	r4, [pc, #16]	@ (8004168 <strtoull+0x14>)
 8004158:	0013      	movs	r3, r2
 800415a:	000a      	movs	r2, r1
 800415c:	0001      	movs	r1, r0
 800415e:	6820      	ldr	r0, [r4, #0]
 8004160:	f7ff ff58 	bl	8004014 <_strtoull_l.isra.0>
 8004164:	bd10      	pop	{r4, pc}
 8004166:	46c0      	nop			@ (mov r8, r8)
 8004168:	2000000c 	.word	0x2000000c

0800416c <sniprintf>:
 800416c:	b40c      	push	{r2, r3}
 800416e:	b530      	push	{r4, r5, lr}
 8004170:	4b18      	ldr	r3, [pc, #96]	@ (80041d4 <sniprintf+0x68>)
 8004172:	000c      	movs	r4, r1
 8004174:	681d      	ldr	r5, [r3, #0]
 8004176:	b09d      	sub	sp, #116	@ 0x74
 8004178:	2900      	cmp	r1, #0
 800417a:	da08      	bge.n	800418e <sniprintf+0x22>
 800417c:	238b      	movs	r3, #139	@ 0x8b
 800417e:	2001      	movs	r0, #1
 8004180:	602b      	str	r3, [r5, #0]
 8004182:	4240      	negs	r0, r0
 8004184:	b01d      	add	sp, #116	@ 0x74
 8004186:	bc30      	pop	{r4, r5}
 8004188:	bc08      	pop	{r3}
 800418a:	b002      	add	sp, #8
 800418c:	4718      	bx	r3
 800418e:	2382      	movs	r3, #130	@ 0x82
 8004190:	466a      	mov	r2, sp
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	8293      	strh	r3, [r2, #20]
 8004196:	2300      	movs	r3, #0
 8004198:	9002      	str	r0, [sp, #8]
 800419a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800419c:	9006      	str	r0, [sp, #24]
 800419e:	4299      	cmp	r1, r3
 80041a0:	d000      	beq.n	80041a4 <sniprintf+0x38>
 80041a2:	1e4b      	subs	r3, r1, #1
 80041a4:	9304      	str	r3, [sp, #16]
 80041a6:	9307      	str	r3, [sp, #28]
 80041a8:	2301      	movs	r3, #1
 80041aa:	466a      	mov	r2, sp
 80041ac:	425b      	negs	r3, r3
 80041ae:	82d3      	strh	r3, [r2, #22]
 80041b0:	0028      	movs	r0, r5
 80041b2:	ab21      	add	r3, sp, #132	@ 0x84
 80041b4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80041b6:	a902      	add	r1, sp, #8
 80041b8:	9301      	str	r3, [sp, #4]
 80041ba:	f000 f9e7 	bl	800458c <_svfiprintf_r>
 80041be:	1c43      	adds	r3, r0, #1
 80041c0:	da01      	bge.n	80041c6 <sniprintf+0x5a>
 80041c2:	238b      	movs	r3, #139	@ 0x8b
 80041c4:	602b      	str	r3, [r5, #0]
 80041c6:	2c00      	cmp	r4, #0
 80041c8:	d0dc      	beq.n	8004184 <sniprintf+0x18>
 80041ca:	2200      	movs	r2, #0
 80041cc:	9b02      	ldr	r3, [sp, #8]
 80041ce:	701a      	strb	r2, [r3, #0]
 80041d0:	e7d8      	b.n	8004184 <sniprintf+0x18>
 80041d2:	46c0      	nop			@ (mov r8, r8)
 80041d4:	2000000c 	.word	0x2000000c

080041d8 <memmove>:
 80041d8:	b510      	push	{r4, lr}
 80041da:	4288      	cmp	r0, r1
 80041dc:	d902      	bls.n	80041e4 <memmove+0xc>
 80041de:	188b      	adds	r3, r1, r2
 80041e0:	4298      	cmp	r0, r3
 80041e2:	d308      	bcc.n	80041f6 <memmove+0x1e>
 80041e4:	2300      	movs	r3, #0
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d007      	beq.n	80041fa <memmove+0x22>
 80041ea:	5ccc      	ldrb	r4, [r1, r3]
 80041ec:	54c4      	strb	r4, [r0, r3]
 80041ee:	3301      	adds	r3, #1
 80041f0:	e7f9      	b.n	80041e6 <memmove+0xe>
 80041f2:	5c8b      	ldrb	r3, [r1, r2]
 80041f4:	5483      	strb	r3, [r0, r2]
 80041f6:	3a01      	subs	r2, #1
 80041f8:	d2fb      	bcs.n	80041f2 <memmove+0x1a>
 80041fa:	bd10      	pop	{r4, pc}

080041fc <memset>:
 80041fc:	0003      	movs	r3, r0
 80041fe:	1882      	adds	r2, r0, r2
 8004200:	4293      	cmp	r3, r2
 8004202:	d100      	bne.n	8004206 <memset+0xa>
 8004204:	4770      	bx	lr
 8004206:	7019      	strb	r1, [r3, #0]
 8004208:	3301      	adds	r3, #1
 800420a:	e7f9      	b.n	8004200 <memset+0x4>

0800420c <strchr>:
 800420c:	b2c9      	uxtb	r1, r1
 800420e:	7803      	ldrb	r3, [r0, #0]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d004      	beq.n	800421e <strchr+0x12>
 8004214:	428b      	cmp	r3, r1
 8004216:	d100      	bne.n	800421a <strchr+0xe>
 8004218:	4770      	bx	lr
 800421a:	3001      	adds	r0, #1
 800421c:	e7f7      	b.n	800420e <strchr+0x2>
 800421e:	424b      	negs	r3, r1
 8004220:	4159      	adcs	r1, r3
 8004222:	4249      	negs	r1, r1
 8004224:	4008      	ands	r0, r1
 8004226:	e7f7      	b.n	8004218 <strchr+0xc>

08004228 <strncpy>:
 8004228:	0003      	movs	r3, r0
 800422a:	b530      	push	{r4, r5, lr}
 800422c:	001d      	movs	r5, r3
 800422e:	2a00      	cmp	r2, #0
 8004230:	d006      	beq.n	8004240 <strncpy+0x18>
 8004232:	780c      	ldrb	r4, [r1, #0]
 8004234:	3a01      	subs	r2, #1
 8004236:	3301      	adds	r3, #1
 8004238:	702c      	strb	r4, [r5, #0]
 800423a:	3101      	adds	r1, #1
 800423c:	2c00      	cmp	r4, #0
 800423e:	d1f5      	bne.n	800422c <strncpy+0x4>
 8004240:	2100      	movs	r1, #0
 8004242:	189a      	adds	r2, r3, r2
 8004244:	4293      	cmp	r3, r2
 8004246:	d100      	bne.n	800424a <strncpy+0x22>
 8004248:	bd30      	pop	{r4, r5, pc}
 800424a:	7019      	strb	r1, [r3, #0]
 800424c:	3301      	adds	r3, #1
 800424e:	e7f9      	b.n	8004244 <strncpy+0x1c>

08004250 <strnlen>:
 8004250:	0003      	movs	r3, r0
 8004252:	1841      	adds	r1, r0, r1
 8004254:	428b      	cmp	r3, r1
 8004256:	d002      	beq.n	800425e <strnlen+0xe>
 8004258:	781a      	ldrb	r2, [r3, #0]
 800425a:	2a00      	cmp	r2, #0
 800425c:	d101      	bne.n	8004262 <strnlen+0x12>
 800425e:	1a18      	subs	r0, r3, r0
 8004260:	4770      	bx	lr
 8004262:	3301      	adds	r3, #1
 8004264:	e7f6      	b.n	8004254 <strnlen+0x4>
	...

08004268 <__errno>:
 8004268:	4b01      	ldr	r3, [pc, #4]	@ (8004270 <__errno+0x8>)
 800426a:	6818      	ldr	r0, [r3, #0]
 800426c:	4770      	bx	lr
 800426e:	46c0      	nop			@ (mov r8, r8)
 8004270:	2000000c 	.word	0x2000000c

08004274 <__libc_init_array>:
 8004274:	b570      	push	{r4, r5, r6, lr}
 8004276:	2600      	movs	r6, #0
 8004278:	4c0c      	ldr	r4, [pc, #48]	@ (80042ac <__libc_init_array+0x38>)
 800427a:	4d0d      	ldr	r5, [pc, #52]	@ (80042b0 <__libc_init_array+0x3c>)
 800427c:	1b64      	subs	r4, r4, r5
 800427e:	10a4      	asrs	r4, r4, #2
 8004280:	42a6      	cmp	r6, r4
 8004282:	d109      	bne.n	8004298 <__libc_init_array+0x24>
 8004284:	2600      	movs	r6, #0
 8004286:	f000 fc51 	bl	8004b2c <_init>
 800428a:	4c0a      	ldr	r4, [pc, #40]	@ (80042b4 <__libc_init_array+0x40>)
 800428c:	4d0a      	ldr	r5, [pc, #40]	@ (80042b8 <__libc_init_array+0x44>)
 800428e:	1b64      	subs	r4, r4, r5
 8004290:	10a4      	asrs	r4, r4, #2
 8004292:	42a6      	cmp	r6, r4
 8004294:	d105      	bne.n	80042a2 <__libc_init_array+0x2e>
 8004296:	bd70      	pop	{r4, r5, r6, pc}
 8004298:	00b3      	lsls	r3, r6, #2
 800429a:	58eb      	ldr	r3, [r5, r3]
 800429c:	4798      	blx	r3
 800429e:	3601      	adds	r6, #1
 80042a0:	e7ee      	b.n	8004280 <__libc_init_array+0xc>
 80042a2:	00b3      	lsls	r3, r6, #2
 80042a4:	58eb      	ldr	r3, [r5, r3]
 80042a6:	4798      	blx	r3
 80042a8:	3601      	adds	r6, #1
 80042aa:	e7f2      	b.n	8004292 <__libc_init_array+0x1e>
 80042ac:	08004e10 	.word	0x08004e10
 80042b0:	08004e10 	.word	0x08004e10
 80042b4:	08004e14 	.word	0x08004e14
 80042b8:	08004e10 	.word	0x08004e10

080042bc <__retarget_lock_acquire_recursive>:
 80042bc:	4770      	bx	lr

080042be <__retarget_lock_release_recursive>:
 80042be:	4770      	bx	lr

080042c0 <memcpy>:
 80042c0:	2300      	movs	r3, #0
 80042c2:	b510      	push	{r4, lr}
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d100      	bne.n	80042ca <memcpy+0xa>
 80042c8:	bd10      	pop	{r4, pc}
 80042ca:	5ccc      	ldrb	r4, [r1, r3]
 80042cc:	54c4      	strb	r4, [r0, r3]
 80042ce:	3301      	adds	r3, #1
 80042d0:	e7f8      	b.n	80042c4 <memcpy+0x4>
	...

080042d4 <_free_r>:
 80042d4:	b570      	push	{r4, r5, r6, lr}
 80042d6:	0005      	movs	r5, r0
 80042d8:	1e0c      	subs	r4, r1, #0
 80042da:	d010      	beq.n	80042fe <_free_r+0x2a>
 80042dc:	3c04      	subs	r4, #4
 80042de:	6823      	ldr	r3, [r4, #0]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	da00      	bge.n	80042e6 <_free_r+0x12>
 80042e4:	18e4      	adds	r4, r4, r3
 80042e6:	0028      	movs	r0, r5
 80042e8:	f000 f8e0 	bl	80044ac <__malloc_lock>
 80042ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004364 <_free_r+0x90>)
 80042ee:	6813      	ldr	r3, [r2, #0]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d105      	bne.n	8004300 <_free_r+0x2c>
 80042f4:	6063      	str	r3, [r4, #4]
 80042f6:	6014      	str	r4, [r2, #0]
 80042f8:	0028      	movs	r0, r5
 80042fa:	f000 f8df 	bl	80044bc <__malloc_unlock>
 80042fe:	bd70      	pop	{r4, r5, r6, pc}
 8004300:	42a3      	cmp	r3, r4
 8004302:	d908      	bls.n	8004316 <_free_r+0x42>
 8004304:	6820      	ldr	r0, [r4, #0]
 8004306:	1821      	adds	r1, r4, r0
 8004308:	428b      	cmp	r3, r1
 800430a:	d1f3      	bne.n	80042f4 <_free_r+0x20>
 800430c:	6819      	ldr	r1, [r3, #0]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	1809      	adds	r1, r1, r0
 8004312:	6021      	str	r1, [r4, #0]
 8004314:	e7ee      	b.n	80042f4 <_free_r+0x20>
 8004316:	001a      	movs	r2, r3
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d001      	beq.n	8004322 <_free_r+0x4e>
 800431e:	42a3      	cmp	r3, r4
 8004320:	d9f9      	bls.n	8004316 <_free_r+0x42>
 8004322:	6811      	ldr	r1, [r2, #0]
 8004324:	1850      	adds	r0, r2, r1
 8004326:	42a0      	cmp	r0, r4
 8004328:	d10b      	bne.n	8004342 <_free_r+0x6e>
 800432a:	6820      	ldr	r0, [r4, #0]
 800432c:	1809      	adds	r1, r1, r0
 800432e:	1850      	adds	r0, r2, r1
 8004330:	6011      	str	r1, [r2, #0]
 8004332:	4283      	cmp	r3, r0
 8004334:	d1e0      	bne.n	80042f8 <_free_r+0x24>
 8004336:	6818      	ldr	r0, [r3, #0]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	1841      	adds	r1, r0, r1
 800433c:	6011      	str	r1, [r2, #0]
 800433e:	6053      	str	r3, [r2, #4]
 8004340:	e7da      	b.n	80042f8 <_free_r+0x24>
 8004342:	42a0      	cmp	r0, r4
 8004344:	d902      	bls.n	800434c <_free_r+0x78>
 8004346:	230c      	movs	r3, #12
 8004348:	602b      	str	r3, [r5, #0]
 800434a:	e7d5      	b.n	80042f8 <_free_r+0x24>
 800434c:	6820      	ldr	r0, [r4, #0]
 800434e:	1821      	adds	r1, r4, r0
 8004350:	428b      	cmp	r3, r1
 8004352:	d103      	bne.n	800435c <_free_r+0x88>
 8004354:	6819      	ldr	r1, [r3, #0]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	1809      	adds	r1, r1, r0
 800435a:	6021      	str	r1, [r4, #0]
 800435c:	6063      	str	r3, [r4, #4]
 800435e:	6054      	str	r4, [r2, #4]
 8004360:	e7ca      	b.n	80042f8 <_free_r+0x24>
 8004362:	46c0      	nop			@ (mov r8, r8)
 8004364:	20000564 	.word	0x20000564

08004368 <sbrk_aligned>:
 8004368:	b570      	push	{r4, r5, r6, lr}
 800436a:	4e0f      	ldr	r6, [pc, #60]	@ (80043a8 <sbrk_aligned+0x40>)
 800436c:	000d      	movs	r5, r1
 800436e:	6831      	ldr	r1, [r6, #0]
 8004370:	0004      	movs	r4, r0
 8004372:	2900      	cmp	r1, #0
 8004374:	d102      	bne.n	800437c <sbrk_aligned+0x14>
 8004376:	f000 fb83 	bl	8004a80 <_sbrk_r>
 800437a:	6030      	str	r0, [r6, #0]
 800437c:	0029      	movs	r1, r5
 800437e:	0020      	movs	r0, r4
 8004380:	f000 fb7e 	bl	8004a80 <_sbrk_r>
 8004384:	1c43      	adds	r3, r0, #1
 8004386:	d103      	bne.n	8004390 <sbrk_aligned+0x28>
 8004388:	2501      	movs	r5, #1
 800438a:	426d      	negs	r5, r5
 800438c:	0028      	movs	r0, r5
 800438e:	bd70      	pop	{r4, r5, r6, pc}
 8004390:	2303      	movs	r3, #3
 8004392:	1cc5      	adds	r5, r0, #3
 8004394:	439d      	bics	r5, r3
 8004396:	42a8      	cmp	r0, r5
 8004398:	d0f8      	beq.n	800438c <sbrk_aligned+0x24>
 800439a:	1a29      	subs	r1, r5, r0
 800439c:	0020      	movs	r0, r4
 800439e:	f000 fb6f 	bl	8004a80 <_sbrk_r>
 80043a2:	3001      	adds	r0, #1
 80043a4:	d1f2      	bne.n	800438c <sbrk_aligned+0x24>
 80043a6:	e7ef      	b.n	8004388 <sbrk_aligned+0x20>
 80043a8:	20000560 	.word	0x20000560

080043ac <_malloc_r>:
 80043ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043ae:	2203      	movs	r2, #3
 80043b0:	1ccb      	adds	r3, r1, #3
 80043b2:	4393      	bics	r3, r2
 80043b4:	3308      	adds	r3, #8
 80043b6:	0005      	movs	r5, r0
 80043b8:	001f      	movs	r7, r3
 80043ba:	2b0c      	cmp	r3, #12
 80043bc:	d234      	bcs.n	8004428 <_malloc_r+0x7c>
 80043be:	270c      	movs	r7, #12
 80043c0:	42b9      	cmp	r1, r7
 80043c2:	d833      	bhi.n	800442c <_malloc_r+0x80>
 80043c4:	0028      	movs	r0, r5
 80043c6:	f000 f871 	bl	80044ac <__malloc_lock>
 80043ca:	4e37      	ldr	r6, [pc, #220]	@ (80044a8 <_malloc_r+0xfc>)
 80043cc:	6833      	ldr	r3, [r6, #0]
 80043ce:	001c      	movs	r4, r3
 80043d0:	2c00      	cmp	r4, #0
 80043d2:	d12f      	bne.n	8004434 <_malloc_r+0x88>
 80043d4:	0039      	movs	r1, r7
 80043d6:	0028      	movs	r0, r5
 80043d8:	f7ff ffc6 	bl	8004368 <sbrk_aligned>
 80043dc:	0004      	movs	r4, r0
 80043de:	1c43      	adds	r3, r0, #1
 80043e0:	d15f      	bne.n	80044a2 <_malloc_r+0xf6>
 80043e2:	6834      	ldr	r4, [r6, #0]
 80043e4:	9400      	str	r4, [sp, #0]
 80043e6:	9b00      	ldr	r3, [sp, #0]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d14a      	bne.n	8004482 <_malloc_r+0xd6>
 80043ec:	2c00      	cmp	r4, #0
 80043ee:	d052      	beq.n	8004496 <_malloc_r+0xea>
 80043f0:	6823      	ldr	r3, [r4, #0]
 80043f2:	0028      	movs	r0, r5
 80043f4:	18e3      	adds	r3, r4, r3
 80043f6:	9900      	ldr	r1, [sp, #0]
 80043f8:	9301      	str	r3, [sp, #4]
 80043fa:	f000 fb41 	bl	8004a80 <_sbrk_r>
 80043fe:	9b01      	ldr	r3, [sp, #4]
 8004400:	4283      	cmp	r3, r0
 8004402:	d148      	bne.n	8004496 <_malloc_r+0xea>
 8004404:	6823      	ldr	r3, [r4, #0]
 8004406:	0028      	movs	r0, r5
 8004408:	1aff      	subs	r7, r7, r3
 800440a:	0039      	movs	r1, r7
 800440c:	f7ff ffac 	bl	8004368 <sbrk_aligned>
 8004410:	3001      	adds	r0, #1
 8004412:	d040      	beq.n	8004496 <_malloc_r+0xea>
 8004414:	6823      	ldr	r3, [r4, #0]
 8004416:	19db      	adds	r3, r3, r7
 8004418:	6023      	str	r3, [r4, #0]
 800441a:	6833      	ldr	r3, [r6, #0]
 800441c:	685a      	ldr	r2, [r3, #4]
 800441e:	2a00      	cmp	r2, #0
 8004420:	d133      	bne.n	800448a <_malloc_r+0xde>
 8004422:	9b00      	ldr	r3, [sp, #0]
 8004424:	6033      	str	r3, [r6, #0]
 8004426:	e019      	b.n	800445c <_malloc_r+0xb0>
 8004428:	2b00      	cmp	r3, #0
 800442a:	dac9      	bge.n	80043c0 <_malloc_r+0x14>
 800442c:	230c      	movs	r3, #12
 800442e:	602b      	str	r3, [r5, #0]
 8004430:	2000      	movs	r0, #0
 8004432:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004434:	6821      	ldr	r1, [r4, #0]
 8004436:	1bc9      	subs	r1, r1, r7
 8004438:	d420      	bmi.n	800447c <_malloc_r+0xd0>
 800443a:	290b      	cmp	r1, #11
 800443c:	d90a      	bls.n	8004454 <_malloc_r+0xa8>
 800443e:	19e2      	adds	r2, r4, r7
 8004440:	6027      	str	r7, [r4, #0]
 8004442:	42a3      	cmp	r3, r4
 8004444:	d104      	bne.n	8004450 <_malloc_r+0xa4>
 8004446:	6032      	str	r2, [r6, #0]
 8004448:	6863      	ldr	r3, [r4, #4]
 800444a:	6011      	str	r1, [r2, #0]
 800444c:	6053      	str	r3, [r2, #4]
 800444e:	e005      	b.n	800445c <_malloc_r+0xb0>
 8004450:	605a      	str	r2, [r3, #4]
 8004452:	e7f9      	b.n	8004448 <_malloc_r+0x9c>
 8004454:	6862      	ldr	r2, [r4, #4]
 8004456:	42a3      	cmp	r3, r4
 8004458:	d10e      	bne.n	8004478 <_malloc_r+0xcc>
 800445a:	6032      	str	r2, [r6, #0]
 800445c:	0028      	movs	r0, r5
 800445e:	f000 f82d 	bl	80044bc <__malloc_unlock>
 8004462:	0020      	movs	r0, r4
 8004464:	2207      	movs	r2, #7
 8004466:	300b      	adds	r0, #11
 8004468:	1d23      	adds	r3, r4, #4
 800446a:	4390      	bics	r0, r2
 800446c:	1ac2      	subs	r2, r0, r3
 800446e:	4298      	cmp	r0, r3
 8004470:	d0df      	beq.n	8004432 <_malloc_r+0x86>
 8004472:	1a1b      	subs	r3, r3, r0
 8004474:	50a3      	str	r3, [r4, r2]
 8004476:	e7dc      	b.n	8004432 <_malloc_r+0x86>
 8004478:	605a      	str	r2, [r3, #4]
 800447a:	e7ef      	b.n	800445c <_malloc_r+0xb0>
 800447c:	0023      	movs	r3, r4
 800447e:	6864      	ldr	r4, [r4, #4]
 8004480:	e7a6      	b.n	80043d0 <_malloc_r+0x24>
 8004482:	9c00      	ldr	r4, [sp, #0]
 8004484:	6863      	ldr	r3, [r4, #4]
 8004486:	9300      	str	r3, [sp, #0]
 8004488:	e7ad      	b.n	80043e6 <_malloc_r+0x3a>
 800448a:	001a      	movs	r2, r3
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	42a3      	cmp	r3, r4
 8004490:	d1fb      	bne.n	800448a <_malloc_r+0xde>
 8004492:	2300      	movs	r3, #0
 8004494:	e7da      	b.n	800444c <_malloc_r+0xa0>
 8004496:	230c      	movs	r3, #12
 8004498:	0028      	movs	r0, r5
 800449a:	602b      	str	r3, [r5, #0]
 800449c:	f000 f80e 	bl	80044bc <__malloc_unlock>
 80044a0:	e7c6      	b.n	8004430 <_malloc_r+0x84>
 80044a2:	6007      	str	r7, [r0, #0]
 80044a4:	e7da      	b.n	800445c <_malloc_r+0xb0>
 80044a6:	46c0      	nop			@ (mov r8, r8)
 80044a8:	20000564 	.word	0x20000564

080044ac <__malloc_lock>:
 80044ac:	b510      	push	{r4, lr}
 80044ae:	4802      	ldr	r0, [pc, #8]	@ (80044b8 <__malloc_lock+0xc>)
 80044b0:	f7ff ff04 	bl	80042bc <__retarget_lock_acquire_recursive>
 80044b4:	bd10      	pop	{r4, pc}
 80044b6:	46c0      	nop			@ (mov r8, r8)
 80044b8:	2000055c 	.word	0x2000055c

080044bc <__malloc_unlock>:
 80044bc:	b510      	push	{r4, lr}
 80044be:	4802      	ldr	r0, [pc, #8]	@ (80044c8 <__malloc_unlock+0xc>)
 80044c0:	f7ff fefd 	bl	80042be <__retarget_lock_release_recursive>
 80044c4:	bd10      	pop	{r4, pc}
 80044c6:	46c0      	nop			@ (mov r8, r8)
 80044c8:	2000055c 	.word	0x2000055c

080044cc <__ssputs_r>:
 80044cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044ce:	688e      	ldr	r6, [r1, #8]
 80044d0:	b085      	sub	sp, #20
 80044d2:	001f      	movs	r7, r3
 80044d4:	000c      	movs	r4, r1
 80044d6:	680b      	ldr	r3, [r1, #0]
 80044d8:	9002      	str	r0, [sp, #8]
 80044da:	9203      	str	r2, [sp, #12]
 80044dc:	42be      	cmp	r6, r7
 80044de:	d830      	bhi.n	8004542 <__ssputs_r+0x76>
 80044e0:	210c      	movs	r1, #12
 80044e2:	5e62      	ldrsh	r2, [r4, r1]
 80044e4:	2190      	movs	r1, #144	@ 0x90
 80044e6:	00c9      	lsls	r1, r1, #3
 80044e8:	420a      	tst	r2, r1
 80044ea:	d028      	beq.n	800453e <__ssputs_r+0x72>
 80044ec:	2003      	movs	r0, #3
 80044ee:	6921      	ldr	r1, [r4, #16]
 80044f0:	1a5b      	subs	r3, r3, r1
 80044f2:	9301      	str	r3, [sp, #4]
 80044f4:	6963      	ldr	r3, [r4, #20]
 80044f6:	4343      	muls	r3, r0
 80044f8:	9801      	ldr	r0, [sp, #4]
 80044fa:	0fdd      	lsrs	r5, r3, #31
 80044fc:	18ed      	adds	r5, r5, r3
 80044fe:	1c7b      	adds	r3, r7, #1
 8004500:	181b      	adds	r3, r3, r0
 8004502:	106d      	asrs	r5, r5, #1
 8004504:	42ab      	cmp	r3, r5
 8004506:	d900      	bls.n	800450a <__ssputs_r+0x3e>
 8004508:	001d      	movs	r5, r3
 800450a:	0552      	lsls	r2, r2, #21
 800450c:	d528      	bpl.n	8004560 <__ssputs_r+0x94>
 800450e:	0029      	movs	r1, r5
 8004510:	9802      	ldr	r0, [sp, #8]
 8004512:	f7ff ff4b 	bl	80043ac <_malloc_r>
 8004516:	1e06      	subs	r6, r0, #0
 8004518:	d02c      	beq.n	8004574 <__ssputs_r+0xa8>
 800451a:	9a01      	ldr	r2, [sp, #4]
 800451c:	6921      	ldr	r1, [r4, #16]
 800451e:	f7ff fecf 	bl	80042c0 <memcpy>
 8004522:	89a2      	ldrh	r2, [r4, #12]
 8004524:	4b18      	ldr	r3, [pc, #96]	@ (8004588 <__ssputs_r+0xbc>)
 8004526:	401a      	ands	r2, r3
 8004528:	2380      	movs	r3, #128	@ 0x80
 800452a:	4313      	orrs	r3, r2
 800452c:	81a3      	strh	r3, [r4, #12]
 800452e:	9b01      	ldr	r3, [sp, #4]
 8004530:	6126      	str	r6, [r4, #16]
 8004532:	18f6      	adds	r6, r6, r3
 8004534:	6026      	str	r6, [r4, #0]
 8004536:	003e      	movs	r6, r7
 8004538:	6165      	str	r5, [r4, #20]
 800453a:	1aed      	subs	r5, r5, r3
 800453c:	60a5      	str	r5, [r4, #8]
 800453e:	42be      	cmp	r6, r7
 8004540:	d900      	bls.n	8004544 <__ssputs_r+0x78>
 8004542:	003e      	movs	r6, r7
 8004544:	0032      	movs	r2, r6
 8004546:	9903      	ldr	r1, [sp, #12]
 8004548:	6820      	ldr	r0, [r4, #0]
 800454a:	f7ff fe45 	bl	80041d8 <memmove>
 800454e:	2000      	movs	r0, #0
 8004550:	68a3      	ldr	r3, [r4, #8]
 8004552:	1b9b      	subs	r3, r3, r6
 8004554:	60a3      	str	r3, [r4, #8]
 8004556:	6823      	ldr	r3, [r4, #0]
 8004558:	199b      	adds	r3, r3, r6
 800455a:	6023      	str	r3, [r4, #0]
 800455c:	b005      	add	sp, #20
 800455e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004560:	002a      	movs	r2, r5
 8004562:	9802      	ldr	r0, [sp, #8]
 8004564:	f000 faa9 	bl	8004aba <_realloc_r>
 8004568:	1e06      	subs	r6, r0, #0
 800456a:	d1e0      	bne.n	800452e <__ssputs_r+0x62>
 800456c:	6921      	ldr	r1, [r4, #16]
 800456e:	9802      	ldr	r0, [sp, #8]
 8004570:	f7ff feb0 	bl	80042d4 <_free_r>
 8004574:	230c      	movs	r3, #12
 8004576:	2001      	movs	r0, #1
 8004578:	9a02      	ldr	r2, [sp, #8]
 800457a:	4240      	negs	r0, r0
 800457c:	6013      	str	r3, [r2, #0]
 800457e:	89a2      	ldrh	r2, [r4, #12]
 8004580:	3334      	adds	r3, #52	@ 0x34
 8004582:	4313      	orrs	r3, r2
 8004584:	81a3      	strh	r3, [r4, #12]
 8004586:	e7e9      	b.n	800455c <__ssputs_r+0x90>
 8004588:	fffffb7f 	.word	0xfffffb7f

0800458c <_svfiprintf_r>:
 800458c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800458e:	b0a1      	sub	sp, #132	@ 0x84
 8004590:	9003      	str	r0, [sp, #12]
 8004592:	001d      	movs	r5, r3
 8004594:	898b      	ldrh	r3, [r1, #12]
 8004596:	000f      	movs	r7, r1
 8004598:	0016      	movs	r6, r2
 800459a:	061b      	lsls	r3, r3, #24
 800459c:	d511      	bpl.n	80045c2 <_svfiprintf_r+0x36>
 800459e:	690b      	ldr	r3, [r1, #16]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10e      	bne.n	80045c2 <_svfiprintf_r+0x36>
 80045a4:	2140      	movs	r1, #64	@ 0x40
 80045a6:	f7ff ff01 	bl	80043ac <_malloc_r>
 80045aa:	6038      	str	r0, [r7, #0]
 80045ac:	6138      	str	r0, [r7, #16]
 80045ae:	2800      	cmp	r0, #0
 80045b0:	d105      	bne.n	80045be <_svfiprintf_r+0x32>
 80045b2:	230c      	movs	r3, #12
 80045b4:	9a03      	ldr	r2, [sp, #12]
 80045b6:	6013      	str	r3, [r2, #0]
 80045b8:	2001      	movs	r0, #1
 80045ba:	4240      	negs	r0, r0
 80045bc:	e0cf      	b.n	800475e <_svfiprintf_r+0x1d2>
 80045be:	2340      	movs	r3, #64	@ 0x40
 80045c0:	617b      	str	r3, [r7, #20]
 80045c2:	2300      	movs	r3, #0
 80045c4:	ac08      	add	r4, sp, #32
 80045c6:	6163      	str	r3, [r4, #20]
 80045c8:	3320      	adds	r3, #32
 80045ca:	7663      	strb	r3, [r4, #25]
 80045cc:	3310      	adds	r3, #16
 80045ce:	76a3      	strb	r3, [r4, #26]
 80045d0:	9507      	str	r5, [sp, #28]
 80045d2:	0035      	movs	r5, r6
 80045d4:	782b      	ldrb	r3, [r5, #0]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d001      	beq.n	80045de <_svfiprintf_r+0x52>
 80045da:	2b25      	cmp	r3, #37	@ 0x25
 80045dc:	d148      	bne.n	8004670 <_svfiprintf_r+0xe4>
 80045de:	1bab      	subs	r3, r5, r6
 80045e0:	9305      	str	r3, [sp, #20]
 80045e2:	42b5      	cmp	r5, r6
 80045e4:	d00b      	beq.n	80045fe <_svfiprintf_r+0x72>
 80045e6:	0032      	movs	r2, r6
 80045e8:	0039      	movs	r1, r7
 80045ea:	9803      	ldr	r0, [sp, #12]
 80045ec:	f7ff ff6e 	bl	80044cc <__ssputs_r>
 80045f0:	3001      	adds	r0, #1
 80045f2:	d100      	bne.n	80045f6 <_svfiprintf_r+0x6a>
 80045f4:	e0ae      	b.n	8004754 <_svfiprintf_r+0x1c8>
 80045f6:	6963      	ldr	r3, [r4, #20]
 80045f8:	9a05      	ldr	r2, [sp, #20]
 80045fa:	189b      	adds	r3, r3, r2
 80045fc:	6163      	str	r3, [r4, #20]
 80045fe:	782b      	ldrb	r3, [r5, #0]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d100      	bne.n	8004606 <_svfiprintf_r+0x7a>
 8004604:	e0a6      	b.n	8004754 <_svfiprintf_r+0x1c8>
 8004606:	2201      	movs	r2, #1
 8004608:	2300      	movs	r3, #0
 800460a:	4252      	negs	r2, r2
 800460c:	6062      	str	r2, [r4, #4]
 800460e:	a904      	add	r1, sp, #16
 8004610:	3254      	adds	r2, #84	@ 0x54
 8004612:	1852      	adds	r2, r2, r1
 8004614:	1c6e      	adds	r6, r5, #1
 8004616:	6023      	str	r3, [r4, #0]
 8004618:	60e3      	str	r3, [r4, #12]
 800461a:	60a3      	str	r3, [r4, #8]
 800461c:	7013      	strb	r3, [r2, #0]
 800461e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004620:	4b54      	ldr	r3, [pc, #336]	@ (8004774 <_svfiprintf_r+0x1e8>)
 8004622:	2205      	movs	r2, #5
 8004624:	0018      	movs	r0, r3
 8004626:	7831      	ldrb	r1, [r6, #0]
 8004628:	9305      	str	r3, [sp, #20]
 800462a:	f000 fa3b 	bl	8004aa4 <memchr>
 800462e:	1c75      	adds	r5, r6, #1
 8004630:	2800      	cmp	r0, #0
 8004632:	d11f      	bne.n	8004674 <_svfiprintf_r+0xe8>
 8004634:	6822      	ldr	r2, [r4, #0]
 8004636:	06d3      	lsls	r3, r2, #27
 8004638:	d504      	bpl.n	8004644 <_svfiprintf_r+0xb8>
 800463a:	2353      	movs	r3, #83	@ 0x53
 800463c:	a904      	add	r1, sp, #16
 800463e:	185b      	adds	r3, r3, r1
 8004640:	2120      	movs	r1, #32
 8004642:	7019      	strb	r1, [r3, #0]
 8004644:	0713      	lsls	r3, r2, #28
 8004646:	d504      	bpl.n	8004652 <_svfiprintf_r+0xc6>
 8004648:	2353      	movs	r3, #83	@ 0x53
 800464a:	a904      	add	r1, sp, #16
 800464c:	185b      	adds	r3, r3, r1
 800464e:	212b      	movs	r1, #43	@ 0x2b
 8004650:	7019      	strb	r1, [r3, #0]
 8004652:	7833      	ldrb	r3, [r6, #0]
 8004654:	2b2a      	cmp	r3, #42	@ 0x2a
 8004656:	d016      	beq.n	8004686 <_svfiprintf_r+0xfa>
 8004658:	0035      	movs	r5, r6
 800465a:	2100      	movs	r1, #0
 800465c:	200a      	movs	r0, #10
 800465e:	68e3      	ldr	r3, [r4, #12]
 8004660:	782a      	ldrb	r2, [r5, #0]
 8004662:	1c6e      	adds	r6, r5, #1
 8004664:	3a30      	subs	r2, #48	@ 0x30
 8004666:	2a09      	cmp	r2, #9
 8004668:	d950      	bls.n	800470c <_svfiprintf_r+0x180>
 800466a:	2900      	cmp	r1, #0
 800466c:	d111      	bne.n	8004692 <_svfiprintf_r+0x106>
 800466e:	e017      	b.n	80046a0 <_svfiprintf_r+0x114>
 8004670:	3501      	adds	r5, #1
 8004672:	e7af      	b.n	80045d4 <_svfiprintf_r+0x48>
 8004674:	9b05      	ldr	r3, [sp, #20]
 8004676:	6822      	ldr	r2, [r4, #0]
 8004678:	1ac0      	subs	r0, r0, r3
 800467a:	2301      	movs	r3, #1
 800467c:	4083      	lsls	r3, r0
 800467e:	4313      	orrs	r3, r2
 8004680:	002e      	movs	r6, r5
 8004682:	6023      	str	r3, [r4, #0]
 8004684:	e7cc      	b.n	8004620 <_svfiprintf_r+0x94>
 8004686:	9b07      	ldr	r3, [sp, #28]
 8004688:	1d19      	adds	r1, r3, #4
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	9107      	str	r1, [sp, #28]
 800468e:	2b00      	cmp	r3, #0
 8004690:	db01      	blt.n	8004696 <_svfiprintf_r+0x10a>
 8004692:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004694:	e004      	b.n	80046a0 <_svfiprintf_r+0x114>
 8004696:	425b      	negs	r3, r3
 8004698:	60e3      	str	r3, [r4, #12]
 800469a:	2302      	movs	r3, #2
 800469c:	4313      	orrs	r3, r2
 800469e:	6023      	str	r3, [r4, #0]
 80046a0:	782b      	ldrb	r3, [r5, #0]
 80046a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80046a4:	d10c      	bne.n	80046c0 <_svfiprintf_r+0x134>
 80046a6:	786b      	ldrb	r3, [r5, #1]
 80046a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80046aa:	d134      	bne.n	8004716 <_svfiprintf_r+0x18a>
 80046ac:	9b07      	ldr	r3, [sp, #28]
 80046ae:	3502      	adds	r5, #2
 80046b0:	1d1a      	adds	r2, r3, #4
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	9207      	str	r2, [sp, #28]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	da01      	bge.n	80046be <_svfiprintf_r+0x132>
 80046ba:	2301      	movs	r3, #1
 80046bc:	425b      	negs	r3, r3
 80046be:	9309      	str	r3, [sp, #36]	@ 0x24
 80046c0:	4e2d      	ldr	r6, [pc, #180]	@ (8004778 <_svfiprintf_r+0x1ec>)
 80046c2:	2203      	movs	r2, #3
 80046c4:	0030      	movs	r0, r6
 80046c6:	7829      	ldrb	r1, [r5, #0]
 80046c8:	f000 f9ec 	bl	8004aa4 <memchr>
 80046cc:	2800      	cmp	r0, #0
 80046ce:	d006      	beq.n	80046de <_svfiprintf_r+0x152>
 80046d0:	2340      	movs	r3, #64	@ 0x40
 80046d2:	1b80      	subs	r0, r0, r6
 80046d4:	4083      	lsls	r3, r0
 80046d6:	6822      	ldr	r2, [r4, #0]
 80046d8:	3501      	adds	r5, #1
 80046da:	4313      	orrs	r3, r2
 80046dc:	6023      	str	r3, [r4, #0]
 80046de:	7829      	ldrb	r1, [r5, #0]
 80046e0:	2206      	movs	r2, #6
 80046e2:	4826      	ldr	r0, [pc, #152]	@ (800477c <_svfiprintf_r+0x1f0>)
 80046e4:	1c6e      	adds	r6, r5, #1
 80046e6:	7621      	strb	r1, [r4, #24]
 80046e8:	f000 f9dc 	bl	8004aa4 <memchr>
 80046ec:	2800      	cmp	r0, #0
 80046ee:	d038      	beq.n	8004762 <_svfiprintf_r+0x1d6>
 80046f0:	4b23      	ldr	r3, [pc, #140]	@ (8004780 <_svfiprintf_r+0x1f4>)
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d122      	bne.n	800473c <_svfiprintf_r+0x1b0>
 80046f6:	2207      	movs	r2, #7
 80046f8:	9b07      	ldr	r3, [sp, #28]
 80046fa:	3307      	adds	r3, #7
 80046fc:	4393      	bics	r3, r2
 80046fe:	3308      	adds	r3, #8
 8004700:	9307      	str	r3, [sp, #28]
 8004702:	6963      	ldr	r3, [r4, #20]
 8004704:	9a04      	ldr	r2, [sp, #16]
 8004706:	189b      	adds	r3, r3, r2
 8004708:	6163      	str	r3, [r4, #20]
 800470a:	e762      	b.n	80045d2 <_svfiprintf_r+0x46>
 800470c:	4343      	muls	r3, r0
 800470e:	0035      	movs	r5, r6
 8004710:	2101      	movs	r1, #1
 8004712:	189b      	adds	r3, r3, r2
 8004714:	e7a4      	b.n	8004660 <_svfiprintf_r+0xd4>
 8004716:	2300      	movs	r3, #0
 8004718:	200a      	movs	r0, #10
 800471a:	0019      	movs	r1, r3
 800471c:	3501      	adds	r5, #1
 800471e:	6063      	str	r3, [r4, #4]
 8004720:	782a      	ldrb	r2, [r5, #0]
 8004722:	1c6e      	adds	r6, r5, #1
 8004724:	3a30      	subs	r2, #48	@ 0x30
 8004726:	2a09      	cmp	r2, #9
 8004728:	d903      	bls.n	8004732 <_svfiprintf_r+0x1a6>
 800472a:	2b00      	cmp	r3, #0
 800472c:	d0c8      	beq.n	80046c0 <_svfiprintf_r+0x134>
 800472e:	9109      	str	r1, [sp, #36]	@ 0x24
 8004730:	e7c6      	b.n	80046c0 <_svfiprintf_r+0x134>
 8004732:	4341      	muls	r1, r0
 8004734:	0035      	movs	r5, r6
 8004736:	2301      	movs	r3, #1
 8004738:	1889      	adds	r1, r1, r2
 800473a:	e7f1      	b.n	8004720 <_svfiprintf_r+0x194>
 800473c:	aa07      	add	r2, sp, #28
 800473e:	9200      	str	r2, [sp, #0]
 8004740:	0021      	movs	r1, r4
 8004742:	003a      	movs	r2, r7
 8004744:	4b0f      	ldr	r3, [pc, #60]	@ (8004784 <_svfiprintf_r+0x1f8>)
 8004746:	9803      	ldr	r0, [sp, #12]
 8004748:	e000      	b.n	800474c <_svfiprintf_r+0x1c0>
 800474a:	bf00      	nop
 800474c:	9004      	str	r0, [sp, #16]
 800474e:	9b04      	ldr	r3, [sp, #16]
 8004750:	3301      	adds	r3, #1
 8004752:	d1d6      	bne.n	8004702 <_svfiprintf_r+0x176>
 8004754:	89bb      	ldrh	r3, [r7, #12]
 8004756:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004758:	065b      	lsls	r3, r3, #25
 800475a:	d500      	bpl.n	800475e <_svfiprintf_r+0x1d2>
 800475c:	e72c      	b.n	80045b8 <_svfiprintf_r+0x2c>
 800475e:	b021      	add	sp, #132	@ 0x84
 8004760:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004762:	aa07      	add	r2, sp, #28
 8004764:	9200      	str	r2, [sp, #0]
 8004766:	0021      	movs	r1, r4
 8004768:	003a      	movs	r2, r7
 800476a:	4b06      	ldr	r3, [pc, #24]	@ (8004784 <_svfiprintf_r+0x1f8>)
 800476c:	9803      	ldr	r0, [sp, #12]
 800476e:	f000 f87b 	bl	8004868 <_printf_i>
 8004772:	e7eb      	b.n	800474c <_svfiprintf_r+0x1c0>
 8004774:	08004c52 	.word	0x08004c52
 8004778:	08004c58 	.word	0x08004c58
 800477c:	08004c5c 	.word	0x08004c5c
 8004780:	00000000 	.word	0x00000000
 8004784:	080044cd 	.word	0x080044cd

08004788 <_printf_common>:
 8004788:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800478a:	0016      	movs	r6, r2
 800478c:	9301      	str	r3, [sp, #4]
 800478e:	688a      	ldr	r2, [r1, #8]
 8004790:	690b      	ldr	r3, [r1, #16]
 8004792:	000c      	movs	r4, r1
 8004794:	9000      	str	r0, [sp, #0]
 8004796:	4293      	cmp	r3, r2
 8004798:	da00      	bge.n	800479c <_printf_common+0x14>
 800479a:	0013      	movs	r3, r2
 800479c:	0022      	movs	r2, r4
 800479e:	6033      	str	r3, [r6, #0]
 80047a0:	3243      	adds	r2, #67	@ 0x43
 80047a2:	7812      	ldrb	r2, [r2, #0]
 80047a4:	2a00      	cmp	r2, #0
 80047a6:	d001      	beq.n	80047ac <_printf_common+0x24>
 80047a8:	3301      	adds	r3, #1
 80047aa:	6033      	str	r3, [r6, #0]
 80047ac:	6823      	ldr	r3, [r4, #0]
 80047ae:	069b      	lsls	r3, r3, #26
 80047b0:	d502      	bpl.n	80047b8 <_printf_common+0x30>
 80047b2:	6833      	ldr	r3, [r6, #0]
 80047b4:	3302      	adds	r3, #2
 80047b6:	6033      	str	r3, [r6, #0]
 80047b8:	6822      	ldr	r2, [r4, #0]
 80047ba:	2306      	movs	r3, #6
 80047bc:	0015      	movs	r5, r2
 80047be:	401d      	ands	r5, r3
 80047c0:	421a      	tst	r2, r3
 80047c2:	d027      	beq.n	8004814 <_printf_common+0x8c>
 80047c4:	0023      	movs	r3, r4
 80047c6:	3343      	adds	r3, #67	@ 0x43
 80047c8:	781b      	ldrb	r3, [r3, #0]
 80047ca:	1e5a      	subs	r2, r3, #1
 80047cc:	4193      	sbcs	r3, r2
 80047ce:	6822      	ldr	r2, [r4, #0]
 80047d0:	0692      	lsls	r2, r2, #26
 80047d2:	d430      	bmi.n	8004836 <_printf_common+0xae>
 80047d4:	0022      	movs	r2, r4
 80047d6:	9901      	ldr	r1, [sp, #4]
 80047d8:	9800      	ldr	r0, [sp, #0]
 80047da:	9d08      	ldr	r5, [sp, #32]
 80047dc:	3243      	adds	r2, #67	@ 0x43
 80047de:	47a8      	blx	r5
 80047e0:	3001      	adds	r0, #1
 80047e2:	d025      	beq.n	8004830 <_printf_common+0xa8>
 80047e4:	2206      	movs	r2, #6
 80047e6:	6823      	ldr	r3, [r4, #0]
 80047e8:	2500      	movs	r5, #0
 80047ea:	4013      	ands	r3, r2
 80047ec:	2b04      	cmp	r3, #4
 80047ee:	d105      	bne.n	80047fc <_printf_common+0x74>
 80047f0:	6833      	ldr	r3, [r6, #0]
 80047f2:	68e5      	ldr	r5, [r4, #12]
 80047f4:	1aed      	subs	r5, r5, r3
 80047f6:	43eb      	mvns	r3, r5
 80047f8:	17db      	asrs	r3, r3, #31
 80047fa:	401d      	ands	r5, r3
 80047fc:	68a3      	ldr	r3, [r4, #8]
 80047fe:	6922      	ldr	r2, [r4, #16]
 8004800:	4293      	cmp	r3, r2
 8004802:	dd01      	ble.n	8004808 <_printf_common+0x80>
 8004804:	1a9b      	subs	r3, r3, r2
 8004806:	18ed      	adds	r5, r5, r3
 8004808:	2600      	movs	r6, #0
 800480a:	42b5      	cmp	r5, r6
 800480c:	d120      	bne.n	8004850 <_printf_common+0xc8>
 800480e:	2000      	movs	r0, #0
 8004810:	e010      	b.n	8004834 <_printf_common+0xac>
 8004812:	3501      	adds	r5, #1
 8004814:	68e3      	ldr	r3, [r4, #12]
 8004816:	6832      	ldr	r2, [r6, #0]
 8004818:	1a9b      	subs	r3, r3, r2
 800481a:	42ab      	cmp	r3, r5
 800481c:	ddd2      	ble.n	80047c4 <_printf_common+0x3c>
 800481e:	0022      	movs	r2, r4
 8004820:	2301      	movs	r3, #1
 8004822:	9901      	ldr	r1, [sp, #4]
 8004824:	9800      	ldr	r0, [sp, #0]
 8004826:	9f08      	ldr	r7, [sp, #32]
 8004828:	3219      	adds	r2, #25
 800482a:	47b8      	blx	r7
 800482c:	3001      	adds	r0, #1
 800482e:	d1f0      	bne.n	8004812 <_printf_common+0x8a>
 8004830:	2001      	movs	r0, #1
 8004832:	4240      	negs	r0, r0
 8004834:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004836:	2030      	movs	r0, #48	@ 0x30
 8004838:	18e1      	adds	r1, r4, r3
 800483a:	3143      	adds	r1, #67	@ 0x43
 800483c:	7008      	strb	r0, [r1, #0]
 800483e:	0021      	movs	r1, r4
 8004840:	1c5a      	adds	r2, r3, #1
 8004842:	3145      	adds	r1, #69	@ 0x45
 8004844:	7809      	ldrb	r1, [r1, #0]
 8004846:	18a2      	adds	r2, r4, r2
 8004848:	3243      	adds	r2, #67	@ 0x43
 800484a:	3302      	adds	r3, #2
 800484c:	7011      	strb	r1, [r2, #0]
 800484e:	e7c1      	b.n	80047d4 <_printf_common+0x4c>
 8004850:	0022      	movs	r2, r4
 8004852:	2301      	movs	r3, #1
 8004854:	9901      	ldr	r1, [sp, #4]
 8004856:	9800      	ldr	r0, [sp, #0]
 8004858:	9f08      	ldr	r7, [sp, #32]
 800485a:	321a      	adds	r2, #26
 800485c:	47b8      	blx	r7
 800485e:	3001      	adds	r0, #1
 8004860:	d0e6      	beq.n	8004830 <_printf_common+0xa8>
 8004862:	3601      	adds	r6, #1
 8004864:	e7d1      	b.n	800480a <_printf_common+0x82>
	...

08004868 <_printf_i>:
 8004868:	b5f0      	push	{r4, r5, r6, r7, lr}
 800486a:	b08b      	sub	sp, #44	@ 0x2c
 800486c:	9206      	str	r2, [sp, #24]
 800486e:	000a      	movs	r2, r1
 8004870:	3243      	adds	r2, #67	@ 0x43
 8004872:	9307      	str	r3, [sp, #28]
 8004874:	9005      	str	r0, [sp, #20]
 8004876:	9203      	str	r2, [sp, #12]
 8004878:	7e0a      	ldrb	r2, [r1, #24]
 800487a:	000c      	movs	r4, r1
 800487c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800487e:	2a78      	cmp	r2, #120	@ 0x78
 8004880:	d809      	bhi.n	8004896 <_printf_i+0x2e>
 8004882:	2a62      	cmp	r2, #98	@ 0x62
 8004884:	d80b      	bhi.n	800489e <_printf_i+0x36>
 8004886:	2a00      	cmp	r2, #0
 8004888:	d100      	bne.n	800488c <_printf_i+0x24>
 800488a:	e0ba      	b.n	8004a02 <_printf_i+0x19a>
 800488c:	497a      	ldr	r1, [pc, #488]	@ (8004a78 <_printf_i+0x210>)
 800488e:	9104      	str	r1, [sp, #16]
 8004890:	2a58      	cmp	r2, #88	@ 0x58
 8004892:	d100      	bne.n	8004896 <_printf_i+0x2e>
 8004894:	e08e      	b.n	80049b4 <_printf_i+0x14c>
 8004896:	0025      	movs	r5, r4
 8004898:	3542      	adds	r5, #66	@ 0x42
 800489a:	702a      	strb	r2, [r5, #0]
 800489c:	e022      	b.n	80048e4 <_printf_i+0x7c>
 800489e:	0010      	movs	r0, r2
 80048a0:	3863      	subs	r0, #99	@ 0x63
 80048a2:	2815      	cmp	r0, #21
 80048a4:	d8f7      	bhi.n	8004896 <_printf_i+0x2e>
 80048a6:	f7fb fc47 	bl	8000138 <__gnu_thumb1_case_shi>
 80048aa:	0016      	.short	0x0016
 80048ac:	fff6001f 	.word	0xfff6001f
 80048b0:	fff6fff6 	.word	0xfff6fff6
 80048b4:	001ffff6 	.word	0x001ffff6
 80048b8:	fff6fff6 	.word	0xfff6fff6
 80048bc:	fff6fff6 	.word	0xfff6fff6
 80048c0:	0036009f 	.word	0x0036009f
 80048c4:	fff6007e 	.word	0xfff6007e
 80048c8:	00b0fff6 	.word	0x00b0fff6
 80048cc:	0036fff6 	.word	0x0036fff6
 80048d0:	fff6fff6 	.word	0xfff6fff6
 80048d4:	0082      	.short	0x0082
 80048d6:	0025      	movs	r5, r4
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	3542      	adds	r5, #66	@ 0x42
 80048dc:	1d11      	adds	r1, r2, #4
 80048de:	6019      	str	r1, [r3, #0]
 80048e0:	6813      	ldr	r3, [r2, #0]
 80048e2:	702b      	strb	r3, [r5, #0]
 80048e4:	2301      	movs	r3, #1
 80048e6:	e09e      	b.n	8004a26 <_printf_i+0x1be>
 80048e8:	6818      	ldr	r0, [r3, #0]
 80048ea:	6809      	ldr	r1, [r1, #0]
 80048ec:	1d02      	adds	r2, r0, #4
 80048ee:	060d      	lsls	r5, r1, #24
 80048f0:	d50b      	bpl.n	800490a <_printf_i+0xa2>
 80048f2:	6806      	ldr	r6, [r0, #0]
 80048f4:	601a      	str	r2, [r3, #0]
 80048f6:	2e00      	cmp	r6, #0
 80048f8:	da03      	bge.n	8004902 <_printf_i+0x9a>
 80048fa:	232d      	movs	r3, #45	@ 0x2d
 80048fc:	9a03      	ldr	r2, [sp, #12]
 80048fe:	4276      	negs	r6, r6
 8004900:	7013      	strb	r3, [r2, #0]
 8004902:	4b5d      	ldr	r3, [pc, #372]	@ (8004a78 <_printf_i+0x210>)
 8004904:	270a      	movs	r7, #10
 8004906:	9304      	str	r3, [sp, #16]
 8004908:	e018      	b.n	800493c <_printf_i+0xd4>
 800490a:	6806      	ldr	r6, [r0, #0]
 800490c:	601a      	str	r2, [r3, #0]
 800490e:	0649      	lsls	r1, r1, #25
 8004910:	d5f1      	bpl.n	80048f6 <_printf_i+0x8e>
 8004912:	b236      	sxth	r6, r6
 8004914:	e7ef      	b.n	80048f6 <_printf_i+0x8e>
 8004916:	6808      	ldr	r0, [r1, #0]
 8004918:	6819      	ldr	r1, [r3, #0]
 800491a:	c940      	ldmia	r1!, {r6}
 800491c:	0605      	lsls	r5, r0, #24
 800491e:	d402      	bmi.n	8004926 <_printf_i+0xbe>
 8004920:	0640      	lsls	r0, r0, #25
 8004922:	d500      	bpl.n	8004926 <_printf_i+0xbe>
 8004924:	b2b6      	uxth	r6, r6
 8004926:	6019      	str	r1, [r3, #0]
 8004928:	4b53      	ldr	r3, [pc, #332]	@ (8004a78 <_printf_i+0x210>)
 800492a:	270a      	movs	r7, #10
 800492c:	9304      	str	r3, [sp, #16]
 800492e:	2a6f      	cmp	r2, #111	@ 0x6f
 8004930:	d100      	bne.n	8004934 <_printf_i+0xcc>
 8004932:	3f02      	subs	r7, #2
 8004934:	0023      	movs	r3, r4
 8004936:	2200      	movs	r2, #0
 8004938:	3343      	adds	r3, #67	@ 0x43
 800493a:	701a      	strb	r2, [r3, #0]
 800493c:	6863      	ldr	r3, [r4, #4]
 800493e:	60a3      	str	r3, [r4, #8]
 8004940:	2b00      	cmp	r3, #0
 8004942:	db06      	blt.n	8004952 <_printf_i+0xea>
 8004944:	2104      	movs	r1, #4
 8004946:	6822      	ldr	r2, [r4, #0]
 8004948:	9d03      	ldr	r5, [sp, #12]
 800494a:	438a      	bics	r2, r1
 800494c:	6022      	str	r2, [r4, #0]
 800494e:	4333      	orrs	r3, r6
 8004950:	d00c      	beq.n	800496c <_printf_i+0x104>
 8004952:	9d03      	ldr	r5, [sp, #12]
 8004954:	0030      	movs	r0, r6
 8004956:	0039      	movs	r1, r7
 8004958:	f7fb fc7e 	bl	8000258 <__aeabi_uidivmod>
 800495c:	9b04      	ldr	r3, [sp, #16]
 800495e:	3d01      	subs	r5, #1
 8004960:	5c5b      	ldrb	r3, [r3, r1]
 8004962:	702b      	strb	r3, [r5, #0]
 8004964:	0033      	movs	r3, r6
 8004966:	0006      	movs	r6, r0
 8004968:	429f      	cmp	r7, r3
 800496a:	d9f3      	bls.n	8004954 <_printf_i+0xec>
 800496c:	2f08      	cmp	r7, #8
 800496e:	d109      	bne.n	8004984 <_printf_i+0x11c>
 8004970:	6823      	ldr	r3, [r4, #0]
 8004972:	07db      	lsls	r3, r3, #31
 8004974:	d506      	bpl.n	8004984 <_printf_i+0x11c>
 8004976:	6862      	ldr	r2, [r4, #4]
 8004978:	6923      	ldr	r3, [r4, #16]
 800497a:	429a      	cmp	r2, r3
 800497c:	dc02      	bgt.n	8004984 <_printf_i+0x11c>
 800497e:	2330      	movs	r3, #48	@ 0x30
 8004980:	3d01      	subs	r5, #1
 8004982:	702b      	strb	r3, [r5, #0]
 8004984:	9b03      	ldr	r3, [sp, #12]
 8004986:	1b5b      	subs	r3, r3, r5
 8004988:	6123      	str	r3, [r4, #16]
 800498a:	9b07      	ldr	r3, [sp, #28]
 800498c:	0021      	movs	r1, r4
 800498e:	9300      	str	r3, [sp, #0]
 8004990:	9805      	ldr	r0, [sp, #20]
 8004992:	9b06      	ldr	r3, [sp, #24]
 8004994:	aa09      	add	r2, sp, #36	@ 0x24
 8004996:	f7ff fef7 	bl	8004788 <_printf_common>
 800499a:	3001      	adds	r0, #1
 800499c:	d148      	bne.n	8004a30 <_printf_i+0x1c8>
 800499e:	2001      	movs	r0, #1
 80049a0:	4240      	negs	r0, r0
 80049a2:	b00b      	add	sp, #44	@ 0x2c
 80049a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049a6:	2220      	movs	r2, #32
 80049a8:	6809      	ldr	r1, [r1, #0]
 80049aa:	430a      	orrs	r2, r1
 80049ac:	6022      	str	r2, [r4, #0]
 80049ae:	2278      	movs	r2, #120	@ 0x78
 80049b0:	4932      	ldr	r1, [pc, #200]	@ (8004a7c <_printf_i+0x214>)
 80049b2:	9104      	str	r1, [sp, #16]
 80049b4:	0021      	movs	r1, r4
 80049b6:	3145      	adds	r1, #69	@ 0x45
 80049b8:	700a      	strb	r2, [r1, #0]
 80049ba:	6819      	ldr	r1, [r3, #0]
 80049bc:	6822      	ldr	r2, [r4, #0]
 80049be:	c940      	ldmia	r1!, {r6}
 80049c0:	0610      	lsls	r0, r2, #24
 80049c2:	d402      	bmi.n	80049ca <_printf_i+0x162>
 80049c4:	0650      	lsls	r0, r2, #25
 80049c6:	d500      	bpl.n	80049ca <_printf_i+0x162>
 80049c8:	b2b6      	uxth	r6, r6
 80049ca:	6019      	str	r1, [r3, #0]
 80049cc:	07d3      	lsls	r3, r2, #31
 80049ce:	d502      	bpl.n	80049d6 <_printf_i+0x16e>
 80049d0:	2320      	movs	r3, #32
 80049d2:	4313      	orrs	r3, r2
 80049d4:	6023      	str	r3, [r4, #0]
 80049d6:	2e00      	cmp	r6, #0
 80049d8:	d001      	beq.n	80049de <_printf_i+0x176>
 80049da:	2710      	movs	r7, #16
 80049dc:	e7aa      	b.n	8004934 <_printf_i+0xcc>
 80049de:	2220      	movs	r2, #32
 80049e0:	6823      	ldr	r3, [r4, #0]
 80049e2:	4393      	bics	r3, r2
 80049e4:	6023      	str	r3, [r4, #0]
 80049e6:	e7f8      	b.n	80049da <_printf_i+0x172>
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	680d      	ldr	r5, [r1, #0]
 80049ec:	1d10      	adds	r0, r2, #4
 80049ee:	6949      	ldr	r1, [r1, #20]
 80049f0:	6018      	str	r0, [r3, #0]
 80049f2:	6813      	ldr	r3, [r2, #0]
 80049f4:	062e      	lsls	r6, r5, #24
 80049f6:	d501      	bpl.n	80049fc <_printf_i+0x194>
 80049f8:	6019      	str	r1, [r3, #0]
 80049fa:	e002      	b.n	8004a02 <_printf_i+0x19a>
 80049fc:	066d      	lsls	r5, r5, #25
 80049fe:	d5fb      	bpl.n	80049f8 <_printf_i+0x190>
 8004a00:	8019      	strh	r1, [r3, #0]
 8004a02:	2300      	movs	r3, #0
 8004a04:	9d03      	ldr	r5, [sp, #12]
 8004a06:	6123      	str	r3, [r4, #16]
 8004a08:	e7bf      	b.n	800498a <_printf_i+0x122>
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	1d11      	adds	r1, r2, #4
 8004a0e:	6019      	str	r1, [r3, #0]
 8004a10:	6815      	ldr	r5, [r2, #0]
 8004a12:	2100      	movs	r1, #0
 8004a14:	0028      	movs	r0, r5
 8004a16:	6862      	ldr	r2, [r4, #4]
 8004a18:	f000 f844 	bl	8004aa4 <memchr>
 8004a1c:	2800      	cmp	r0, #0
 8004a1e:	d001      	beq.n	8004a24 <_printf_i+0x1bc>
 8004a20:	1b40      	subs	r0, r0, r5
 8004a22:	6060      	str	r0, [r4, #4]
 8004a24:	6863      	ldr	r3, [r4, #4]
 8004a26:	6123      	str	r3, [r4, #16]
 8004a28:	2300      	movs	r3, #0
 8004a2a:	9a03      	ldr	r2, [sp, #12]
 8004a2c:	7013      	strb	r3, [r2, #0]
 8004a2e:	e7ac      	b.n	800498a <_printf_i+0x122>
 8004a30:	002a      	movs	r2, r5
 8004a32:	6923      	ldr	r3, [r4, #16]
 8004a34:	9906      	ldr	r1, [sp, #24]
 8004a36:	9805      	ldr	r0, [sp, #20]
 8004a38:	9d07      	ldr	r5, [sp, #28]
 8004a3a:	47a8      	blx	r5
 8004a3c:	3001      	adds	r0, #1
 8004a3e:	d0ae      	beq.n	800499e <_printf_i+0x136>
 8004a40:	6823      	ldr	r3, [r4, #0]
 8004a42:	079b      	lsls	r3, r3, #30
 8004a44:	d415      	bmi.n	8004a72 <_printf_i+0x20a>
 8004a46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a48:	68e0      	ldr	r0, [r4, #12]
 8004a4a:	4298      	cmp	r0, r3
 8004a4c:	daa9      	bge.n	80049a2 <_printf_i+0x13a>
 8004a4e:	0018      	movs	r0, r3
 8004a50:	e7a7      	b.n	80049a2 <_printf_i+0x13a>
 8004a52:	0022      	movs	r2, r4
 8004a54:	2301      	movs	r3, #1
 8004a56:	9906      	ldr	r1, [sp, #24]
 8004a58:	9805      	ldr	r0, [sp, #20]
 8004a5a:	9e07      	ldr	r6, [sp, #28]
 8004a5c:	3219      	adds	r2, #25
 8004a5e:	47b0      	blx	r6
 8004a60:	3001      	adds	r0, #1
 8004a62:	d09c      	beq.n	800499e <_printf_i+0x136>
 8004a64:	3501      	adds	r5, #1
 8004a66:	68e3      	ldr	r3, [r4, #12]
 8004a68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004a6a:	1a9b      	subs	r3, r3, r2
 8004a6c:	42ab      	cmp	r3, r5
 8004a6e:	dcf0      	bgt.n	8004a52 <_printf_i+0x1ea>
 8004a70:	e7e9      	b.n	8004a46 <_printf_i+0x1de>
 8004a72:	2500      	movs	r5, #0
 8004a74:	e7f7      	b.n	8004a66 <_printf_i+0x1fe>
 8004a76:	46c0      	nop			@ (mov r8, r8)
 8004a78:	08004c63 	.word	0x08004c63
 8004a7c:	08004c74 	.word	0x08004c74

08004a80 <_sbrk_r>:
 8004a80:	2300      	movs	r3, #0
 8004a82:	b570      	push	{r4, r5, r6, lr}
 8004a84:	4d06      	ldr	r5, [pc, #24]	@ (8004aa0 <_sbrk_r+0x20>)
 8004a86:	0004      	movs	r4, r0
 8004a88:	0008      	movs	r0, r1
 8004a8a:	602b      	str	r3, [r5, #0]
 8004a8c:	f7fc fc84 	bl	8001398 <_sbrk>
 8004a90:	1c43      	adds	r3, r0, #1
 8004a92:	d103      	bne.n	8004a9c <_sbrk_r+0x1c>
 8004a94:	682b      	ldr	r3, [r5, #0]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d000      	beq.n	8004a9c <_sbrk_r+0x1c>
 8004a9a:	6023      	str	r3, [r4, #0]
 8004a9c:	bd70      	pop	{r4, r5, r6, pc}
 8004a9e:	46c0      	nop			@ (mov r8, r8)
 8004aa0:	20000558 	.word	0x20000558

08004aa4 <memchr>:
 8004aa4:	b2c9      	uxtb	r1, r1
 8004aa6:	1882      	adds	r2, r0, r2
 8004aa8:	4290      	cmp	r0, r2
 8004aaa:	d101      	bne.n	8004ab0 <memchr+0xc>
 8004aac:	2000      	movs	r0, #0
 8004aae:	4770      	bx	lr
 8004ab0:	7803      	ldrb	r3, [r0, #0]
 8004ab2:	428b      	cmp	r3, r1
 8004ab4:	d0fb      	beq.n	8004aae <memchr+0xa>
 8004ab6:	3001      	adds	r0, #1
 8004ab8:	e7f6      	b.n	8004aa8 <memchr+0x4>

08004aba <_realloc_r>:
 8004aba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004abc:	0006      	movs	r6, r0
 8004abe:	000c      	movs	r4, r1
 8004ac0:	0015      	movs	r5, r2
 8004ac2:	2900      	cmp	r1, #0
 8004ac4:	d105      	bne.n	8004ad2 <_realloc_r+0x18>
 8004ac6:	0011      	movs	r1, r2
 8004ac8:	f7ff fc70 	bl	80043ac <_malloc_r>
 8004acc:	0004      	movs	r4, r0
 8004ace:	0020      	movs	r0, r4
 8004ad0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004ad2:	2a00      	cmp	r2, #0
 8004ad4:	d103      	bne.n	8004ade <_realloc_r+0x24>
 8004ad6:	f7ff fbfd 	bl	80042d4 <_free_r>
 8004ada:	002c      	movs	r4, r5
 8004adc:	e7f7      	b.n	8004ace <_realloc_r+0x14>
 8004ade:	f000 f81c 	bl	8004b1a <_malloc_usable_size_r>
 8004ae2:	0007      	movs	r7, r0
 8004ae4:	4285      	cmp	r5, r0
 8004ae6:	d802      	bhi.n	8004aee <_realloc_r+0x34>
 8004ae8:	0843      	lsrs	r3, r0, #1
 8004aea:	42ab      	cmp	r3, r5
 8004aec:	d3ef      	bcc.n	8004ace <_realloc_r+0x14>
 8004aee:	0029      	movs	r1, r5
 8004af0:	0030      	movs	r0, r6
 8004af2:	f7ff fc5b 	bl	80043ac <_malloc_r>
 8004af6:	9001      	str	r0, [sp, #4]
 8004af8:	2800      	cmp	r0, #0
 8004afa:	d101      	bne.n	8004b00 <_realloc_r+0x46>
 8004afc:	9c01      	ldr	r4, [sp, #4]
 8004afe:	e7e6      	b.n	8004ace <_realloc_r+0x14>
 8004b00:	002a      	movs	r2, r5
 8004b02:	42bd      	cmp	r5, r7
 8004b04:	d900      	bls.n	8004b08 <_realloc_r+0x4e>
 8004b06:	003a      	movs	r2, r7
 8004b08:	0021      	movs	r1, r4
 8004b0a:	9801      	ldr	r0, [sp, #4]
 8004b0c:	f7ff fbd8 	bl	80042c0 <memcpy>
 8004b10:	0021      	movs	r1, r4
 8004b12:	0030      	movs	r0, r6
 8004b14:	f7ff fbde 	bl	80042d4 <_free_r>
 8004b18:	e7f0      	b.n	8004afc <_realloc_r+0x42>

08004b1a <_malloc_usable_size_r>:
 8004b1a:	1f0b      	subs	r3, r1, #4
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	1f18      	subs	r0, r3, #4
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	da01      	bge.n	8004b28 <_malloc_usable_size_r+0xe>
 8004b24:	580b      	ldr	r3, [r1, r0]
 8004b26:	18c0      	adds	r0, r0, r3
 8004b28:	4770      	bx	lr
	...

08004b2c <_init>:
 8004b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b2e:	46c0      	nop			@ (mov r8, r8)
 8004b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b32:	bc08      	pop	{r3}
 8004b34:	469e      	mov	lr, r3
 8004b36:	4770      	bx	lr

08004b38 <_fini>:
 8004b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b3a:	46c0      	nop			@ (mov r8, r8)
 8004b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b3e:	bc08      	pop	{r3}
 8004b40:	469e      	mov	lr, r3
 8004b42:	4770      	bx	lr
