m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/iuri/Projects/altera/Microprocessor_v17_pipeline/simulation/modelsim
vControlDecode
Z1 !s110 1512079476
!i10b 1
!s100 Ml:imU>LQT;2WS74K[cI01
I6ZYTnJQMm`:TN5jC@K4AF1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1512070176
8/home/iuri/Projects/altera/Microprocessor_v17_pipeline/ControlDecode.v
F/home/iuri/Projects/altera/Microprocessor_v17_pipeline/ControlDecode.v
Z3 L0 12
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1512079475.000000
!s107 /home/iuri/Projects/altera/Microprocessor_v17_pipeline/ControlDecode.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline|/home/iuri/Projects/altera/Microprocessor_v17_pipeline/ControlDecode.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline
Z8 tCvgOpt 0
n@control@decode
vControlExecute
R1
!i10b 1
!s100 LE[Lh=QDRDa4<3A8S^CCn1
IQYi2hIO^C`Yc8<X5=I8j<3
R2
R0
w1512021419
8/home/iuri/Projects/altera/Microprocessor_v17_pipeline/ControlExecute.v
F/home/iuri/Projects/altera/Microprocessor_v17_pipeline/ControlExecute.v
R3
R4
r1
!s85 0
31
Z9 !s108 1512079476.000000
!s107 /home/iuri/Projects/altera/Microprocessor_v17_pipeline/ControlExecute.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline|/home/iuri/Projects/altera/Microprocessor_v17_pipeline/ControlExecute.v|
!i113 1
R6
R7
R8
n@control@execute
vControlWriteback
R1
!i10b 1
!s100 QgcM;@SU;MFO^EDdl4DgH2
IcZaKY6_b4gi9YNmSZ=OYl1
R2
R0
w1512078018
8/home/iuri/Projects/altera/Microprocessor_v17_pipeline/ControlWriteback.v
F/home/iuri/Projects/altera/Microprocessor_v17_pipeline/ControlWriteback.v
L0 11
R4
r1
!s85 0
31
R9
!s107 /home/iuri/Projects/altera/Microprocessor_v17_pipeline/ControlWriteback.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline|/home/iuri/Projects/altera/Microprocessor_v17_pipeline/ControlWriteback.v|
!i113 1
R6
R7
R8
n@control@writeback
vDecoder
Z10 !s110 1512079475
!i10b 1
!s100 RHZUF4X[T7<6NSaK^OJ:@1
Id5cF5HTV<Mddk6jZ=VI9N2
R2
R0
w1512013381
8/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Decoder.v
F/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Decoder.v
L0 9
R4
r1
!s85 0
31
R5
!s107 /home/iuri/Projects/altera/Microprocessor_v17_pipeline/Decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline|/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Decoder.v|
!i113 1
R6
R7
R8
n@decoder
vInstrMemory
R10
!i10b 1
!s100 _B09Q[ciSjQoT;>eY6j[32
IBT<<M8a`a_377H3Ho;A3H2
R2
R0
w1510971851
8/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v
F/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v
L0 39
R4
r1
!s85 0
31
R5
!s107 /home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline|/home/iuri/Projects/altera/Microprocessor_v17_pipeline/InstrMemory.v|
!i113 1
R6
R7
R8
n@instr@memory
vMicroprocessor
R10
!i10b 1
!s100 07C7gOQ?C6RN9]C8`?C]C0
I[3ncJY3Wm_CWSh?_^MbYK2
R2
R0
w1512078058
8/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v
F/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v
L0 7
R4
r1
!s85 0
31
R5
!s107 /home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline|/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Microprocessor.v|
!i113 1
R6
R7
R8
n@microprocessor
vMux16bit2x1
R10
!i10b 1
!s100 cmEzF3GzZdMjAB?aLN?<k0
ILU^dmiEdS3]J`8ci?AECK1
R2
R0
w1507225197
8/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Mux16bit2x1.v
F/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Mux16bit2x1.v
L0 7
R4
r1
!s85 0
31
R5
!s107 /home/iuri/Projects/altera/Microprocessor_v17_pipeline/Mux16bit2x1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline|/home/iuri/Projects/altera/Microprocessor_v17_pipeline/Mux16bit2x1.v|
!i113 1
R6
R7
R8
n@mux16bit2x1
vRegisterBank
R10
!i10b 1
!s100 Vc@Jo>O@T:aK=]B?6o=U>0
IK75]inFH_=LSKle0V?:]z1
R2
R0
w1511321518
8/home/iuri/Projects/altera/Microprocessor_v17_pipeline/RegisterBank.v
F/home/iuri/Projects/altera/Microprocessor_v17_pipeline/RegisterBank.v
L0 7
R4
r1
!s85 0
31
R5
!s107 /home/iuri/Projects/altera/Microprocessor_v17_pipeline/RegisterBank.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline|/home/iuri/Projects/altera/Microprocessor_v17_pipeline/RegisterBank.v|
!i113 1
R6
R7
R8
n@register@bank
vULA
R10
!i10b 1
!s100 zAO@fZJ>QOQnlhINmNXj=3
IbOAo[5d0J]KK^=^MaM;gO1
R2
R0
w1512012653
8/home/iuri/Projects/altera/Microprocessor_v17_pipeline/ULA.v
F/home/iuri/Projects/altera/Microprocessor_v17_pipeline/ULA.v
L0 26
R4
r1
!s85 0
31
R5
!s107 /home/iuri/Projects/altera/Microprocessor_v17_pipeline/ULA.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/iuri/Projects/altera/Microprocessor_v17_pipeline|/home/iuri/Projects/altera/Microprocessor_v17_pipeline/ULA.v|
!i113 1
R6
R7
R8
n@u@l@a
