Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Sep  2 16:49:37 2024
| Host         : DESKTOP-D3DOE9J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HOMECURITY_TOP_timing_summary_routed.rpt -pb HOMECURITY_TOP_timing_summary_routed.pb -rpx HOMECURITY_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : HOMECURITY_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.294        0.000                      0                 1725        0.138        0.000                      0                 1725        4.500        0.000                       0                  1090  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.294        0.000                      0                 1725        0.138        0.000                      0                 1725        4.500        0.000                       0                  1090  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 doorlock/count_usec_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/send_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.426ns  (logic 1.079ns (24.377%)  route 3.347ns (75.623%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns = ( 10.262 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.741    10.262    doorlock/clk_IBUF_BUFG
    SLICE_X11Y146        FDCE                                         r  doorlock/count_usec_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDCE (Prop_fdce_C_Q)         0.459    10.721 r  doorlock/count_usec_reg[19]/Q
                         net (fo=3, routed)           0.827    11.549    doorlock/count_usec_reg[19]
    SLICE_X10Y144        LUT4 (Prop_lut4_I0_O)        0.124    11.673 f  doorlock/cnt_clear[4]_i_7/O
                         net (fo=1, routed)           0.593    12.266    doorlock/cnt_clear[4]_i_7_n_0
    SLICE_X10Y143        LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  doorlock/cnt_clear[4]_i_5/O
                         net (fo=8, routed)           0.354    12.744    doorlock/cnt_clear[4]_i_5_n_0
    SLICE_X9Y143         LUT6 (Prop_lut6_I0_O)        0.124    12.868 r  doorlock/send_buffer[7]_i_14/O
                         net (fo=7, routed)           0.614    13.482    doorlock/nolabel_line1158/send_buffer_reg[0]_1
    SLICE_X15Y143        LUT6 (Prop_lut6_I2_O)        0.124    13.606 f  doorlock/nolabel_line1158/send_buffer[7]_i_5/O
                         net (fo=2, routed)           0.425    14.031    doorlock/nolabel_line1158/send_buffer[7]_i_5_n_0
    SLICE_X12Y143        LUT5 (Prop_lut5_I2_O)        0.124    14.155 r  doorlock/nolabel_line1158/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.534    14.689    doorlock/nolabel_line1158_n_111
    SLICE_X9Y143         FDRE                                         r  doorlock/send_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.615    14.956    doorlock/clk_IBUF_BUFG
    SLICE_X9Y143         FDRE                                         r  doorlock/send_buffer_reg[4]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X9Y143         FDRE (Setup_fdre_C_CE)      -0.205    14.983    doorlock/send_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 doorlock/count_usec_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/send_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.423ns  (logic 1.079ns (24.393%)  route 3.344ns (75.607%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns = ( 10.262 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.741    10.262    doorlock/clk_IBUF_BUFG
    SLICE_X11Y146        FDCE                                         r  doorlock/count_usec_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDCE (Prop_fdce_C_Q)         0.459    10.721 r  doorlock/count_usec_reg[19]/Q
                         net (fo=3, routed)           0.827    11.549    doorlock/count_usec_reg[19]
    SLICE_X10Y144        LUT4 (Prop_lut4_I0_O)        0.124    11.673 f  doorlock/cnt_clear[4]_i_7/O
                         net (fo=1, routed)           0.593    12.266    doorlock/cnt_clear[4]_i_7_n_0
    SLICE_X10Y143        LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  doorlock/cnt_clear[4]_i_5/O
                         net (fo=8, routed)           0.354    12.744    doorlock/cnt_clear[4]_i_5_n_0
    SLICE_X9Y143         LUT6 (Prop_lut6_I0_O)        0.124    12.868 r  doorlock/send_buffer[7]_i_14/O
                         net (fo=7, routed)           0.614    13.482    doorlock/nolabel_line1158/send_buffer_reg[0]_1
    SLICE_X15Y143        LUT6 (Prop_lut6_I2_O)        0.124    13.606 f  doorlock/nolabel_line1158/send_buffer[7]_i_5/O
                         net (fo=2, routed)           0.425    14.031    doorlock/nolabel_line1158/send_buffer[7]_i_5_n_0
    SLICE_X12Y143        LUT5 (Prop_lut5_I2_O)        0.124    14.155 r  doorlock/nolabel_line1158/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.531    14.686    doorlock/nolabel_line1158_n_111
    SLICE_X10Y144        FDRE                                         r  doorlock/send_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.615    14.956    doorlock/clk_IBUF_BUFG
    SLICE_X10Y144        FDRE                                         r  doorlock/send_buffer_reg[0]/C
                         clock pessimism              0.281    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X10Y144        FDRE (Setup_fdre_C_CE)      -0.169    15.033    doorlock/send_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.686    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 doorlock/count_usec_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/send_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.423ns  (logic 1.079ns (24.393%)  route 3.344ns (75.607%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns = ( 10.262 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.741    10.262    doorlock/clk_IBUF_BUFG
    SLICE_X11Y146        FDCE                                         r  doorlock/count_usec_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDCE (Prop_fdce_C_Q)         0.459    10.721 r  doorlock/count_usec_reg[19]/Q
                         net (fo=3, routed)           0.827    11.549    doorlock/count_usec_reg[19]
    SLICE_X10Y144        LUT4 (Prop_lut4_I0_O)        0.124    11.673 f  doorlock/cnt_clear[4]_i_7/O
                         net (fo=1, routed)           0.593    12.266    doorlock/cnt_clear[4]_i_7_n_0
    SLICE_X10Y143        LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  doorlock/cnt_clear[4]_i_5/O
                         net (fo=8, routed)           0.354    12.744    doorlock/cnt_clear[4]_i_5_n_0
    SLICE_X9Y143         LUT6 (Prop_lut6_I0_O)        0.124    12.868 r  doorlock/send_buffer[7]_i_14/O
                         net (fo=7, routed)           0.614    13.482    doorlock/nolabel_line1158/send_buffer_reg[0]_1
    SLICE_X15Y143        LUT6 (Prop_lut6_I2_O)        0.124    13.606 f  doorlock/nolabel_line1158/send_buffer[7]_i_5/O
                         net (fo=2, routed)           0.425    14.031    doorlock/nolabel_line1158/send_buffer[7]_i_5_n_0
    SLICE_X12Y143        LUT5 (Prop_lut5_I2_O)        0.124    14.155 r  doorlock/nolabel_line1158/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.531    14.686    doorlock/nolabel_line1158_n_111
    SLICE_X10Y144        FDRE                                         r  doorlock/send_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.615    14.956    doorlock/clk_IBUF_BUFG
    SLICE_X10Y144        FDRE                                         r  doorlock/send_buffer_reg[1]/C
                         clock pessimism              0.281    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X10Y144        FDRE (Setup_fdre_C_CE)      -0.169    15.033    doorlock/send_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.686    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 doorlock/count_usec_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/send_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.396ns  (logic 1.079ns (24.546%)  route 3.317ns (75.454%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns = ( 10.262 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.741    10.262    doorlock/clk_IBUF_BUFG
    SLICE_X11Y146        FDCE                                         r  doorlock/count_usec_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDCE (Prop_fdce_C_Q)         0.459    10.721 r  doorlock/count_usec_reg[19]/Q
                         net (fo=3, routed)           0.827    11.549    doorlock/count_usec_reg[19]
    SLICE_X10Y144        LUT4 (Prop_lut4_I0_O)        0.124    11.673 f  doorlock/cnt_clear[4]_i_7/O
                         net (fo=1, routed)           0.593    12.266    doorlock/cnt_clear[4]_i_7_n_0
    SLICE_X10Y143        LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  doorlock/cnt_clear[4]_i_5/O
                         net (fo=8, routed)           0.354    12.744    doorlock/cnt_clear[4]_i_5_n_0
    SLICE_X9Y143         LUT6 (Prop_lut6_I0_O)        0.124    12.868 r  doorlock/send_buffer[7]_i_14/O
                         net (fo=7, routed)           0.614    13.482    doorlock/nolabel_line1158/send_buffer_reg[0]_1
    SLICE_X15Y143        LUT6 (Prop_lut6_I2_O)        0.124    13.606 f  doorlock/nolabel_line1158/send_buffer[7]_i_5/O
                         net (fo=2, routed)           0.425    14.031    doorlock/nolabel_line1158/send_buffer[7]_i_5_n_0
    SLICE_X12Y143        LUT5 (Prop_lut5_I2_O)        0.124    14.155 r  doorlock/nolabel_line1158/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.503    14.658    doorlock/nolabel_line1158_n_111
    SLICE_X10Y143        FDRE                                         r  doorlock/send_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.615    14.956    doorlock/clk_IBUF_BUFG
    SLICE_X10Y143        FDRE                                         r  doorlock/send_buffer_reg[2]/C
                         clock pessimism              0.281    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X10Y143        FDRE (Setup_fdre_C_CE)      -0.169    15.033    doorlock/send_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 doorlock/count_usec_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/send_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.396ns  (logic 1.079ns (24.546%)  route 3.317ns (75.454%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.262ns = ( 10.262 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.741    10.262    doorlock/clk_IBUF_BUFG
    SLICE_X11Y146        FDCE                                         r  doorlock/count_usec_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y146        FDCE (Prop_fdce_C_Q)         0.459    10.721 r  doorlock/count_usec_reg[19]/Q
                         net (fo=3, routed)           0.827    11.549    doorlock/count_usec_reg[19]
    SLICE_X10Y144        LUT4 (Prop_lut4_I0_O)        0.124    11.673 f  doorlock/cnt_clear[4]_i_7/O
                         net (fo=1, routed)           0.593    12.266    doorlock/cnt_clear[4]_i_7_n_0
    SLICE_X10Y143        LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  doorlock/cnt_clear[4]_i_5/O
                         net (fo=8, routed)           0.354    12.744    doorlock/cnt_clear[4]_i_5_n_0
    SLICE_X9Y143         LUT6 (Prop_lut6_I0_O)        0.124    12.868 r  doorlock/send_buffer[7]_i_14/O
                         net (fo=7, routed)           0.614    13.482    doorlock/nolabel_line1158/send_buffer_reg[0]_1
    SLICE_X15Y143        LUT6 (Prop_lut6_I2_O)        0.124    13.606 f  doorlock/nolabel_line1158/send_buffer[7]_i_5/O
                         net (fo=2, routed)           0.425    14.031    doorlock/nolabel_line1158/send_buffer[7]_i_5_n_0
    SLICE_X12Y143        LUT5 (Prop_lut5_I2_O)        0.124    14.155 r  doorlock/nolabel_line1158/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.503    14.658    doorlock/nolabel_line1158_n_111
    SLICE_X10Y143        FDRE                                         r  doorlock/send_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.615    14.956    doorlock/clk_IBUF_BUFG
    SLICE_X10Y143        FDRE                                         r  doorlock/send_buffer_reg[3]/C
                         clock pessimism              0.281    15.237    
                         clock uncertainty           -0.035    15.202    
    SLICE_X10Y143        FDRE (Setup_fdre_C_CE)      -0.169    15.033    doorlock/send_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 fan_smart/nolabel_line871/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_smart/nolabel_line871/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.353ns  (logic 1.282ns (29.451%)  route 3.071ns (70.549%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns = ( 10.158 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.637    10.158    fan_smart/nolabel_line871/clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  fan_smart/nolabel_line871/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.459    10.617 r  fan_smart/nolabel_line871/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.802    11.419    fan_smart/nolabel_line871/count_usec_reg[9]
    SLICE_X63Y42         LUT2 (Prop_lut2_I0_O)        0.124    11.543 r  fan_smart/nolabel_line871/next_state[5]_i_15/O
                         net (fo=2, routed)           0.576    12.120    fan_smart/nolabel_line871/next_state[5]_i_15_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.244 f  fan_smart/nolabel_line871/next_state[5]_i_13/O
                         net (fo=1, routed)           0.431    12.675    fan_smart/nolabel_line871/next_state[5]_i_13_n_0
    SLICE_X63Y41         LUT5 (Prop_lut5_I1_O)        0.124    12.799 r  fan_smart/nolabel_line871/next_state[5]_i_8/O
                         net (fo=3, routed)           0.479    13.278    fan_smart/nolabel_line871/next_state[5]_i_8_n_0
    SLICE_X63Y41         LUT4 (Prop_lut4_I2_O)        0.119    13.397 r  fan_smart/nolabel_line871/next_state[5]_i_5/O
                         net (fo=1, routed)           0.441    13.838    fan_smart/nolabel_line871/ed/next_state_reg[0]_1
    SLICE_X64Y41         LUT5 (Prop_lut5_I4_O)        0.332    14.170 r  fan_smart/nolabel_line871/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.341    14.511    fan_smart/nolabel_line871/next_state
    SLICE_X64Y42         FDCE                                         r  fan_smart/nolabel_line871/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.518    14.859    fan_smart/nolabel_line871/clk_IBUF_BUFG
    SLICE_X64Y42         FDCE                                         r  fan_smart/nolabel_line871/next_state_reg[3]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X64Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.929    fan_smart/nolabel_line871/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 fan_smart/nolabel_line871/count_usec_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fan_smart/nolabel_line871/next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.353ns  (logic 1.282ns (29.451%)  route 3.071ns (70.549%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns = ( 10.158 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.637    10.158    fan_smart/nolabel_line871/clk_IBUF_BUFG
    SLICE_X62Y41         FDCE                                         r  fan_smart/nolabel_line871/count_usec_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.459    10.617 r  fan_smart/nolabel_line871/count_usec_reg[9]/Q
                         net (fo=4, routed)           0.802    11.419    fan_smart/nolabel_line871/count_usec_reg[9]
    SLICE_X63Y42         LUT2 (Prop_lut2_I0_O)        0.124    11.543 r  fan_smart/nolabel_line871/next_state[5]_i_15/O
                         net (fo=2, routed)           0.576    12.120    fan_smart/nolabel_line871/next_state[5]_i_15_n_0
    SLICE_X64Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.244 f  fan_smart/nolabel_line871/next_state[5]_i_13/O
                         net (fo=1, routed)           0.431    12.675    fan_smart/nolabel_line871/next_state[5]_i_13_n_0
    SLICE_X63Y41         LUT5 (Prop_lut5_I1_O)        0.124    12.799 r  fan_smart/nolabel_line871/next_state[5]_i_8/O
                         net (fo=3, routed)           0.479    13.278    fan_smart/nolabel_line871/next_state[5]_i_8_n_0
    SLICE_X63Y41         LUT4 (Prop_lut4_I2_O)        0.119    13.397 r  fan_smart/nolabel_line871/next_state[5]_i_5/O
                         net (fo=1, routed)           0.441    13.838    fan_smart/nolabel_line871/ed/next_state_reg[0]_1
    SLICE_X64Y41         LUT5 (Prop_lut5_I4_O)        0.332    14.170 r  fan_smart/nolabel_line871/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.341    14.511    fan_smart/nolabel_line871/next_state
    SLICE_X64Y42         FDCE                                         r  fan_smart/nolabel_line871/next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.518    14.859    fan_smart/nolabel_line871/clk_IBUF_BUFG
    SLICE_X64Y42         FDCE                                         r  fan_smart/nolabel_line871/next_state_reg[4]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X64Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.929    fan_smart/nolabel_line871/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 doorlock/state_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/security_password_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.252ns  (logic 1.020ns (23.986%)  route 3.232ns (76.014%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns = ( 10.260 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.739    10.260    doorlock/clk_IBUF_BUFG
    SLICE_X12Y142        FDCE                                         r  doorlock/state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDCE (Prop_fdce_C_Q)         0.524    10.784 f  doorlock/state_reg[4]/Q
                         net (fo=18, routed)          1.059    11.844    doorlock/state[4]
    SLICE_X16Y142        LUT6 (Prop_lut6_I2_O)        0.124    11.968 r  doorlock/password[15]_i_3/O
                         net (fo=10, routed)          0.732    12.699    doorlock/password[15]_i_3_n_0
    SLICE_X21Y140        LUT3 (Prop_lut3_I0_O)        0.124    12.823 r  doorlock/entered_password[15]_i_2/O
                         net (fo=6, routed)           0.336    13.160    doorlock/nolabel_line1158/cnt_pw_1_reg[0]_0
    SLICE_X20Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.284 f  doorlock/nolabel_line1158/security_password[15]_i_2/O
                         net (fo=4, routed)           0.463    13.747    doorlock/nolabel_line1158/security_password[15]_i_2_n_0
    SLICE_X18Y139        LUT3 (Prop_lut3_I2_O)        0.124    13.871 r  doorlock/nolabel_line1158/security_password[11]_i_1/O
                         net (fo=4, routed)           0.642    14.513    doorlock/security_password[11]
    SLICE_X19Y139        FDCE                                         r  doorlock/security_password_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.612    14.953    doorlock/clk_IBUF_BUFG
    SLICE_X19Y139        FDCE                                         r  doorlock/security_password_reg[10]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X19Y139        FDCE (Setup_fdce_C_CE)      -0.205    14.980    doorlock/security_password_reg[10]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -14.513    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 doorlock/state_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/security_password_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.252ns  (logic 1.020ns (23.986%)  route 3.232ns (76.014%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns = ( 10.260 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.739    10.260    doorlock/clk_IBUF_BUFG
    SLICE_X12Y142        FDCE                                         r  doorlock/state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDCE (Prop_fdce_C_Q)         0.524    10.784 f  doorlock/state_reg[4]/Q
                         net (fo=18, routed)          1.059    11.844    doorlock/state[4]
    SLICE_X16Y142        LUT6 (Prop_lut6_I2_O)        0.124    11.968 r  doorlock/password[15]_i_3/O
                         net (fo=10, routed)          0.732    12.699    doorlock/password[15]_i_3_n_0
    SLICE_X21Y140        LUT3 (Prop_lut3_I0_O)        0.124    12.823 r  doorlock/entered_password[15]_i_2/O
                         net (fo=6, routed)           0.336    13.160    doorlock/nolabel_line1158/cnt_pw_1_reg[0]_0
    SLICE_X20Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.284 f  doorlock/nolabel_line1158/security_password[15]_i_2/O
                         net (fo=4, routed)           0.463    13.747    doorlock/nolabel_line1158/security_password[15]_i_2_n_0
    SLICE_X18Y139        LUT3 (Prop_lut3_I2_O)        0.124    13.871 r  doorlock/nolabel_line1158/security_password[11]_i_1/O
                         net (fo=4, routed)           0.642    14.513    doorlock/security_password[11]
    SLICE_X19Y139        FDCE                                         r  doorlock/security_password_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.612    14.953    doorlock/clk_IBUF_BUFG
    SLICE_X19Y139        FDCE                                         r  doorlock/security_password_reg[11]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X19Y139        FDCE (Setup_fdce_C_CE)      -0.205    14.980    doorlock/security_password_reg[11]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -14.513    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 doorlock/state_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/security_password_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.252ns  (logic 1.020ns (23.986%)  route 3.232ns (76.014%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns = ( 10.260 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.739    10.260    doorlock/clk_IBUF_BUFG
    SLICE_X12Y142        FDCE                                         r  doorlock/state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDCE (Prop_fdce_C_Q)         0.524    10.784 f  doorlock/state_reg[4]/Q
                         net (fo=18, routed)          1.059    11.844    doorlock/state[4]
    SLICE_X16Y142        LUT6 (Prop_lut6_I2_O)        0.124    11.968 r  doorlock/password[15]_i_3/O
                         net (fo=10, routed)          0.732    12.699    doorlock/password[15]_i_3_n_0
    SLICE_X21Y140        LUT3 (Prop_lut3_I0_O)        0.124    12.823 r  doorlock/entered_password[15]_i_2/O
                         net (fo=6, routed)           0.336    13.160    doorlock/nolabel_line1158/cnt_pw_1_reg[0]_0
    SLICE_X20Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.284 f  doorlock/nolabel_line1158/security_password[15]_i_2/O
                         net (fo=4, routed)           0.463    13.747    doorlock/nolabel_line1158/security_password[15]_i_2_n_0
    SLICE_X18Y139        LUT3 (Prop_lut3_I2_O)        0.124    13.871 r  doorlock/nolabel_line1158/security_password[11]_i_1/O
                         net (fo=4, routed)           0.642    14.513    doorlock/security_password[11]
    SLICE_X19Y139        FDCE                                         r  doorlock/security_password_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        1.612    14.953    doorlock/clk_IBUF_BUFG
    SLICE_X19Y139        FDCE                                         r  doorlock/security_password_reg[8]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X19Y139        FDCE (Setup_fdce_C_CE)      -0.205    14.980    doorlock/security_password_reg[8]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -14.513    
  -------------------------------------------------------------------
                         slack                                  0.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 external/send_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            external/txtlcd/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.672     1.556    external/clk_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  external/send_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  external/send_buffer_reg[6]/Q
                         net (fo=1, routed)           0.057     1.754    external/txtlcd/data_reg[6]_0[6]
    SLICE_X4Y110         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  external/txtlcd/data[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.799    external/txtlcd/data0_in[6]
    SLICE_X4Y110         FDCE                                         r  external/txtlcd/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.946     2.074    external/txtlcd/clk_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  external/txtlcd/data_reg[6]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X4Y110         FDCE (Hold_fdce_C_D)         0.092     1.661    external/txtlcd/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 doorlock/nolabel_line1158/master/count_usec5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/nolabel_line1158/master/scl_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.674     1.558    doorlock/nolabel_line1158/master/clk_IBUF_BUFG
    SLICE_X3Y141         FDCE                                         r  doorlock/nolabel_line1158/master/count_usec5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  doorlock/nolabel_line1158/master/count_usec5_reg[2]/Q
                         net (fo=6, routed)           0.087     1.786    doorlock/nolabel_line1158/master/usec_clk/ed/count_usec5[0]
    SLICE_X2Y141         LUT5 (Prop_lut5_I2_O)        0.045     1.831 r  doorlock/nolabel_line1158/master/usec_clk/ed/scl_i_1/O
                         net (fo=1, routed)           0.000     1.831    doorlock/nolabel_line1158/master/usec_clk_n_2
    SLICE_X2Y141         FDPE                                         r  doorlock/nolabel_line1158/master/scl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.949     2.077    doorlock/nolabel_line1158/master/clk_IBUF_BUFG
    SLICE_X2Y141         FDPE                                         r  doorlock/nolabel_line1158/master/scl_reg/C
                         clock pessimism             -0.506     1.571    
    SLICE_X2Y141         FDPE (Hold_fdpe_C_D)         0.121     1.692    doorlock/nolabel_line1158/master/scl_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 doorlock/cnt_string_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/cnt_string_d_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (59.909%)  route 0.126ns (40.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.674     1.558    doorlock/clk_IBUF_BUFG
    SLICE_X7Y146         FDCE                                         r  doorlock/cnt_string_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  doorlock/cnt_string_d_reg[0]/Q
                         net (fo=14, routed)          0.126     1.825    doorlock/nolabel_line1158/cnt_wrong_1_reg[1]_0[0]
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.048     1.873 r  doorlock/nolabel_line1158/cnt_string_d[3]_i_1/O
                         net (fo=1, routed)           0.000     1.873    doorlock/nolabel_line1158_n_78
    SLICE_X6Y146         FDCE                                         r  doorlock/cnt_string_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.948     2.076    doorlock/clk_IBUF_BUFG
    SLICE_X6Y146         FDCE                                         r  doorlock/cnt_string_d_reg[3]/C
                         clock pessimism             -0.505     1.571    
    SLICE_X6Y146         FDCE (Hold_fdce_C_D)         0.131     1.702    doorlock/cnt_string_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 fnd/rc/com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/rc/com_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.154%)  route 0.106ns (42.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.590     1.473    fnd/rc/clk_IBUF_BUFG
    SLICE_X61Y35         FDCE                                         r  fnd/rc/com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  fnd/rc/com_reg[0]/Q
                         net (fo=7, routed)           0.106     1.720    fnd/rc/Q[0]
    SLICE_X61Y35         FDPE                                         r  fnd/rc/com_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.859     1.986    fnd/rc/clk_IBUF_BUFG
    SLICE_X61Y35         FDPE                                         r  fnd/rc/com_reg[1]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y35         FDPE (Hold_fdpe_C_D)         0.075     1.548    fnd/rc/com_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 doorlock/cnt_string_d_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/cnt_string_d_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.674     1.558    doorlock/clk_IBUF_BUFG
    SLICE_X7Y146         FDCE                                         r  doorlock/cnt_string_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y146         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  doorlock/cnt_string_d_reg[0]/Q
                         net (fo=14, routed)          0.126     1.825    doorlock/nolabel_line1158/cnt_wrong_1_reg[1]_0[0]
    SLICE_X6Y146         LUT4 (Prop_lut4_I1_O)        0.045     1.870 r  doorlock/nolabel_line1158/cnt_string_d[2]_i_1/O
                         net (fo=1, routed)           0.000     1.870    doorlock/nolabel_line1158_n_79
    SLICE_X6Y146         FDCE                                         r  doorlock/cnt_string_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.948     2.076    doorlock/clk_IBUF_BUFG
    SLICE_X6Y146         FDCE                                         r  doorlock/cnt_string_d_reg[2]/C
                         clock pessimism             -0.505     1.571    
    SLICE_X6Y146         FDCE (Hold_fdce_C_D)         0.121     1.692    doorlock/cnt_string_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 external/send_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            external/txtlcd/data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.672     1.556    external/clk_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  external/send_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  external/send_buffer_reg[1]/Q
                         net (fo=1, routed)           0.097     1.793    external/txtlcd/data_reg[6]_0[1]
    SLICE_X4Y110         LUT5 (Prop_lut5_I1_O)        0.045     1.838 r  external/txtlcd/data[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.838    external/txtlcd/data0_in[5]
    SLICE_X4Y110         FDCE                                         r  external/txtlcd/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.946     2.074    external/txtlcd/clk_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  external/txtlcd/data_reg[5]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X4Y110         FDCE (Hold_fdce_C_D)         0.091     1.660    external/txtlcd/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 doorlock/nolabel_line1158/master/scl_edge/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/nolabel_line1158/master/scl_edge/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.275ns  (logic 0.146ns (53.168%)  route 0.129ns (46.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 7.077 - 5.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 6.558 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.674     6.558    doorlock/nolabel_line1158/master/scl_edge/clk_IBUF_BUFG
    SLICE_X1Y141         FDCE                                         r  doorlock/nolabel_line1158/master/scl_edge/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDCE (Prop_fdce_C_Q)         0.146     6.704 r  doorlock/nolabel_line1158/master/scl_edge/ff_cur_reg/Q
                         net (fo=8, routed)           0.129     6.832    doorlock/nolabel_line1158/master/scl_edge/p_0_in[1]
    SLICE_X3Y142         FDCE                                         r  doorlock/nolabel_line1158/master/scl_edge/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.949     7.077    doorlock/nolabel_line1158/master/scl_edge/clk_IBUF_BUFG
    SLICE_X3Y142         FDCE                                         r  doorlock/nolabel_line1158/master/scl_edge/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.574    
    SLICE_X3Y142         FDCE (Hold_fdce_C_D)         0.077     6.651    doorlock/nolabel_line1158/master/scl_edge/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.651    
                         arrival time                           6.832    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 flame/nolabel_line836/pwm_motor/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flame/nolabel_line836/pwm_motor/ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.294ns  (logic 0.167ns (56.733%)  route 0.127ns (43.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 7.036 - 5.000 ) 
    Source Clock Delay      (SCD):    1.520ns = ( 6.520 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.636     6.520    flame/nolabel_line836/pwm_motor/ed/clk_IBUF_BUFG
    SLICE_X10Y121        FDCE                                         r  flame/nolabel_line836/pwm_motor/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y121        FDCE (Prop_fdce_C_Q)         0.167     6.687 r  flame/nolabel_line836/pwm_motor/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.127     6.814    flame/nolabel_line836/pwm_motor/ed/p_0_in[1]
    SLICE_X9Y122         FDCE                                         r  flame/nolabel_line836/pwm_motor/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.908     7.036    flame/nolabel_line836/pwm_motor/ed/clk_IBUF_BUFG
    SLICE_X9Y122         FDCE                                         r  flame/nolabel_line836/pwm_motor/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.482     6.554    
    SLICE_X9Y122         FDCE (Hold_fdce_C_D)         0.077     6.631    flame/nolabel_line836/pwm_motor/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.631    
                         arrival time                           6.814    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 doorlock/cnt_string_9_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doorlock/cnt_string_9_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.645     1.529    doorlock/clk_IBUF_BUFG
    SLICE_X9Y140         FDCE                                         r  doorlock/cnt_string_9_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  doorlock/cnt_string_9_reg[2]/Q
                         net (fo=13, routed)          0.134     1.803    doorlock/nolabel_line1158/cnt_string_9_reg[4][2]
    SLICE_X8Y140         LUT6 (Prop_lut6_I1_O)        0.045     1.848 r  doorlock/nolabel_line1158/cnt_string_9[4]_i_2/O
                         net (fo=1, routed)           0.000     1.848    doorlock/nolabel_line1158_n_37
    SLICE_X8Y140         FDCE                                         r  doorlock/cnt_string_9_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.920     2.048    doorlock/clk_IBUF_BUFG
    SLICE_X8Y140         FDCE                                         r  doorlock/cnt_string_9_reg[4]/C
                         clock pessimism             -0.506     1.542    
    SLICE_X8Y140         FDCE (Hold_fdce_C_D)         0.120     1.662    doorlock/cnt_string_9_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 external/send_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            external/txtlcd/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.920%)  route 0.143ns (43.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.673     1.557    external/clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  external/send_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  external/send_buffer_reg[3]/Q
                         net (fo=1, routed)           0.143     1.841    external/txtlcd/data_reg[6]_0[3]
    SLICE_X3Y110         LUT4 (Prop_lut4_I0_O)        0.048     1.889 r  external/txtlcd/data[7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.889    external/txtlcd/data0_in[7]
    SLICE_X3Y110         FDCE                                         r  external/txtlcd/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1089, routed)        0.948     2.076    external/txtlcd/clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  external/txtlcd/data_reg[7]/C
                         clock pessimism             -0.482     1.594    
    SLICE_X3Y110         FDCE (Hold_fdce_C_D)         0.107     1.701    external/txtlcd/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      adc1/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X17Y143  doorlock/cnt_string_6_reg[3]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X16Y143  doorlock/cnt_string_6_reg[4]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X13Y146  doorlock/cnt_string_7_reg[0]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X13Y146  doorlock/cnt_string_7_reg[1]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X13Y146  doorlock/cnt_string_7_reg[2]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X13Y146  doorlock/cnt_string_7_reg[3]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X14Y146  doorlock/cnt_string_7_reg[4]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X8Y140   doorlock/cnt_string_9_reg[0]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y119   flame/nolabel_line836/pwm_motor/cnt_sysclk_reg[12]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y119   flame/nolabel_line836/pwm_motor/cnt_sysclk_reg[13]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y119   flame/nolabel_line836/pwm_motor/cnt_sysclk_reg[14]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y119   flame/nolabel_line836/pwm_motor/cnt_sysclk_reg[15]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y120   flame/nolabel_line836/pwm_motor/cnt_sysclk_reg[16]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y120   flame/nolabel_line836/pwm_motor/cnt_sysclk_reg[17]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X8Y120   flame/nolabel_line836/pwm_motor/cnt_sysclk_reg[18]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X5Y139   doorlock/keypad/key_valid_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X7Y109   external/init_flag_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X6Y109   external/rs_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X11Y115  external/count_usec_reg[13]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X11Y115  external/count_usec_reg[14]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X11Y115  external/count_usec_reg[15]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X11Y116  external/count_usec_reg[16]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X11Y116  external/count_usec_reg[17]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X11Y116  external/count_usec_reg[18]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X11Y116  external/count_usec_reg[19]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X10Y116  servo1/open_edge/ff_old_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X3Y147   doorlock/nolabel_line1158/usec_clk/ed/ff_old_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X2Y147   doorlock/nolabel_line1158/count_usec_reg[12]/C



