

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_60_5'
================================================================
* Date:           Thu May  9 21:56:49 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_22 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.952 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_5  |        3|        3|         2|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     442|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    48|       0|     378|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|     519|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    48|     519|     865|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U23  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U24  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U25  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_7_3_64_1_1_U27         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U29         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U30         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U31         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_8_3_64_1_1_U28         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_9_4_64_1_1_U26         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|  48|  0| 378|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln60_fu_402_p2    |         +|   0|  0|   12|           4|           2|
    |add_ln66_1_fu_428_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln66_2_fu_434_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln66_fu_424_p2    |         +|   0|  0|  135|         128|         128|
    |tmp_4_fu_352_p8       |         -|   0|  0|   10|           3|           3|
    |tmp_fu_244_p10        |         -|   0|  0|   12|           5|           4|
    |icmp_ln60_fu_228_p2   |      icmp|   0|  0|   12|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|    2|           1|           2|
    |tmp_2_fu_294_p9       |       xor|   0|  0|    3|           3|           2|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  442|         404|         401|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add122_2402_fu_80        |   9|          2|  128|        256|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_84                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  138|        276|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add122_2402_fu_80        |  128|   0|  128|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_84                  |    4|   0|    4|          0|
    |mul_ln66_2_reg_482       |  128|   0|  128|          0|
    |mul_ln66_reg_477         |  128|   0|  128|          0|
    |tmp_1_reg_472            |   64|   0|   64|          0|
    |tmp_reg_467              |   64|   0|   64|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  519|   0|  519|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|arg1_r_2_reload         |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_3_reload         |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_4_reload         |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_5_reload         |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_6_reload         |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_7_reload         |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|arg1_r_8_reload         |   in|   64|     ap_none|                arg1_r_8_reload|        scalar|
|arg2_r_reload           |   in|   64|     ap_none|                  arg2_r_reload|        scalar|
|arg2_r_1_reload         |   in|   64|     ap_none|                arg2_r_1_reload|        scalar|
|arg2_r_2_reload         |   in|   64|     ap_none|                arg2_r_2_reload|        scalar|
|arg2_r_3_reload         |   in|   64|     ap_none|                arg2_r_3_reload|        scalar|
|arg2_r_4_reload         |   in|   64|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_5_reload         |   in|   64|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_6_reload         |   in|   64|     ap_none|                arg2_r_6_reload|        scalar|
|arg1_r_1_reload         |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg2_r_7_reload         |   in|   64|     ap_none|                arg2_r_7_reload|        scalar|
|arg1_r_reload           |   in|   64|     ap_none|                  arg1_r_reload|        scalar|
|arg2_r_8_reload         |   in|   64|     ap_none|                arg2_r_8_reload|        scalar|
|add122_2402_out         |  out|  128|      ap_vld|                add122_2402_out|       pointer|
|add122_2402_out_ap_vld  |  out|    1|      ap_vld|                add122_2402_out|       pointer|
+------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.87>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%add122_2402 = alloca i32 1"   --->   Operation 5 'alloca' 'add122_2402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg2_r_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_8_reload"   --->   Operation 7 'read' 'arg2_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_reload"   --->   Operation 8 'read' 'arg1_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg2_r_7_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_7_reload"   --->   Operation 9 'read' 'arg2_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_1_reload"   --->   Operation 10 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg2_r_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_6_reload"   --->   Operation 11 'read' 'arg2_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg2_r_5_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_5_reload"   --->   Operation 12 'read' 'arg2_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg2_r_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_4_reload"   --->   Operation 13 'read' 'arg2_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg2_r_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_3_reload"   --->   Operation 14 'read' 'arg2_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg2_r_2_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_2_reload"   --->   Operation 15 'read' 'arg2_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg2_r_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_1_reload"   --->   Operation 16 'read' 'arg2_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg2_r_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_reload"   --->   Operation 17 'read' 'arg2_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_8_reload"   --->   Operation 18 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_7_reload"   --->   Operation 19 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_6_reload"   --->   Operation 20 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_5_reload"   --->   Operation 21 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_4_reload"   --->   Operation 22 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_3_reload"   --->   Operation 23 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_2_reload"   --->   Operation 24 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %add122_2402"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc123"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [d2.cpp:60]   --->   Operation 28 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln60 = icmp_ult  i4 %i_1, i4 9" [d2.cpp:60]   --->   Operation 29 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.end128.exitStub, void %for.inc123.split" [d2.cpp:60]   --->   Operation 30 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i4 %i_1" [d2.cpp:60]   --->   Operation 31 'trunc' 'trunc_ln60' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%sub_ln66 = sub i4 8, i4 %i_1" [d2.cpp:66]   --->   Operation 32 'sub' 'sub_ln66' <Predicate = (icmp_ln60)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.77ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 0, i64 %arg1_r_2_reload_read, i64 %arg1_r_3_reload_read, i64 %arg1_r_4_reload_read, i64 %arg1_r_5_reload_read, i64 %arg1_r_6_reload_read, i64 %arg1_r_7_reload_read, i64 %arg1_r_8_reload_read, i4 %sub_ln66" [d2.cpp:66]   --->   Operation 33 'mux' 'tmp' <Predicate = (icmp_ln60)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.67ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i3 %trunc_ln60" [d2.cpp:66]   --->   Operation 34 'mux' 'tmp_1' <Predicate = (icmp_ln60)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.12ns)   --->   "%xor_ln66 = xor i3 %trunc_ln60, i3 7" [d2.cpp:66]   --->   Operation 35 'xor' 'xor_ln66' <Predicate = (icmp_ln60)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.72ns)   --->   "%tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 0, i64 %arg1_r_1_reload_read, i64 %arg1_r_2_reload_read, i64 %arg1_r_3_reload_read, i64 %arg1_r_4_reload_read, i64 %arg1_r_5_reload_read, i64 %arg1_r_6_reload_read, i64 %arg1_r_7_reload_read, i3 %xor_ln66" [d2.cpp:66]   --->   Operation 36 'mux' 'tmp_2' <Predicate = (icmp_ln60)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i64 %tmp_2" [d2.cpp:66]   --->   Operation 37 'zext' 'zext_ln66_2' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.67ns)   --->   "%tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i3 %trunc_ln60" [d2.cpp:66]   --->   Operation 38 'mux' 'tmp_3' <Predicate = (icmp_ln60)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln66_3 = zext i64 %tmp_3" [d2.cpp:66]   --->   Operation 39 'zext' 'zext_ln66_3' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.67ns)   --->   "%sub_ln66_1 = sub i3 6, i3 %trunc_ln60" [d2.cpp:66]   --->   Operation 40 'sub' 'sub_ln66_1' <Predicate = (icmp_ln60)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.67ns)   --->   "%tmp_4 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 %arg1_r_reload_read, i64 %arg1_r_1_reload_read, i64 %arg1_r_2_reload_read, i64 %arg1_r_3_reload_read, i64 %arg1_r_4_reload_read, i64 %arg1_r_5_reload_read, i64 %arg1_r_6_reload_read, i3 %sub_ln66_1" [d2.cpp:66]   --->   Operation 41 'mux' 'tmp_4' <Predicate = (icmp_ln60)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln66_4 = zext i64 %tmp_4" [d2.cpp:66]   --->   Operation 42 'zext' 'zext_ln66_4' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.67ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i3 %trunc_ln60" [d2.cpp:66]   --->   Operation 43 'mux' 'tmp_5' <Predicate = (icmp_ln60)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln66_5 = zext i64 %tmp_5" [d2.cpp:66]   --->   Operation 44 'zext' 'zext_ln66_5' <Predicate = (icmp_ln60)> <Delay = 0.00>
ST_1 : [1/1] (1.25ns)   --->   Input mux for Operation 45 '%mul_ln66 = mul i128 %zext_ln66_5, i128 %zext_ln66_4'
ST_1 : Operation 45 [1/1] (3.27ns)   --->   "%mul_ln66 = mul i128 %zext_ln66_5, i128 %zext_ln66_4" [d2.cpp:66]   --->   Operation 45 'mul' 'mul_ln66' <Predicate = (icmp_ln60)> <Delay = 3.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : [1/1] (1.25ns)   --->   Input mux for Operation 46 '%mul_ln66_2 = mul i128 %zext_ln66_3, i128 %zext_ln66_2'
ST_1 : Operation 46 [1/1] (3.27ns)   --->   "%mul_ln66_2 = mul i128 %zext_ln66_3, i128 %zext_ln66_2" [d2.cpp:66]   --->   Operation 46 'mul' 'mul_ln66_2' <Predicate = (icmp_ln60)> <Delay = 3.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%add_ln60 = add i4 %i_1, i4 3" [d2.cpp:60]   --->   Operation 47 'add' 'add_ln60' <Predicate = (icmp_ln60)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln60 = store i4 %add_ln60, i4 %i" [d2.cpp:60]   --->   Operation 48 'store' 'store_ln60' <Predicate = (icmp_ln60)> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add122_2402_load_1 = load i128 %add122_2402"   --->   Operation 61 'load' 'add122_2402_load_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add122_2402_out, i128 %add122_2402_load_1"   --->   Operation 62 'write' 'write_ln0' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.95>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%add122_2402_load = load i128 %add122_2402" [d2.cpp:66]   --->   Operation 49 'load' 'add122_2402_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [d2.cpp:62]   --->   Operation 50 'specpipeline' 'specpipeline_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln60 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [d2.cpp:60]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [d2.cpp:60]   --->   Operation 52 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i64 %tmp" [d2.cpp:66]   --->   Operation 53 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i64 %tmp_1" [d2.cpp:66]   --->   Operation 54 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.25ns)   --->   Input mux for Operation 55 '%mul_ln66_1 = mul i128 %zext_ln66_1, i128 %zext_ln66'
ST_2 : Operation 55 [1/1] (3.27ns)   --->   "%mul_ln66_1 = mul i128 %zext_ln66_1, i128 %zext_ln66" [d2.cpp:66]   --->   Operation 55 'mul' 'mul_ln66_1' <Predicate = true> <Delay = 3.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.57ns)   --->   "%add_ln66 = add i128 %mul_ln66_2, i128 %mul_ln66" [d2.cpp:66]   --->   Operation 56 'add' 'add_ln66' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln66_1 = add i128 %add_ln66, i128 %mul_ln66_1" [d2.cpp:66]   --->   Operation 57 'add' 'add_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%add_ln66_2 = add i128 %add122_2402_load, i128 %add_ln66_1" [d2.cpp:66]   --->   Operation 58 'add' 'add_ln66_2' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.49> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln60 = store i128 %add_ln66_2, i128 %add122_2402" [d2.cpp:60]   --->   Operation 59 'store' 'store_ln60' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.inc123" [d2.cpp:60]   --->   Operation 60 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arg1_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add122_2402_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add122_2402            (alloca           ) [ 011]
i                      (alloca           ) [ 010]
arg2_r_8_reload_read   (read             ) [ 000]
arg1_r_reload_read     (read             ) [ 000]
arg2_r_7_reload_read   (read             ) [ 000]
arg1_r_1_reload_read   (read             ) [ 000]
arg2_r_6_reload_read   (read             ) [ 000]
arg2_r_5_reload_read   (read             ) [ 000]
arg2_r_4_reload_read   (read             ) [ 000]
arg2_r_3_reload_read   (read             ) [ 000]
arg2_r_2_reload_read   (read             ) [ 000]
arg2_r_1_reload_read   (read             ) [ 000]
arg2_r_reload_read     (read             ) [ 000]
arg1_r_8_reload_read   (read             ) [ 000]
arg1_r_7_reload_read   (read             ) [ 000]
arg1_r_6_reload_read   (read             ) [ 000]
arg1_r_5_reload_read   (read             ) [ 000]
arg1_r_4_reload_read   (read             ) [ 000]
arg1_r_3_reload_read   (read             ) [ 000]
arg1_r_2_reload_read   (read             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_1                    (load             ) [ 000]
icmp_ln60              (icmp             ) [ 010]
br_ln60                (br               ) [ 000]
trunc_ln60             (trunc            ) [ 000]
sub_ln66               (sub              ) [ 000]
tmp                    (mux              ) [ 011]
tmp_1                  (mux              ) [ 011]
xor_ln66               (xor              ) [ 000]
tmp_2                  (mux              ) [ 000]
zext_ln66_2            (zext             ) [ 000]
tmp_3                  (mux              ) [ 000]
zext_ln66_3            (zext             ) [ 000]
sub_ln66_1             (sub              ) [ 000]
tmp_4                  (mux              ) [ 000]
zext_ln66_4            (zext             ) [ 000]
tmp_5                  (mux              ) [ 000]
zext_ln66_5            (zext             ) [ 000]
mul_ln66               (mul              ) [ 011]
mul_ln66_2             (mul              ) [ 011]
add_ln60               (add              ) [ 000]
store_ln60             (store            ) [ 000]
add122_2402_load       (load             ) [ 000]
specpipeline_ln62      (specpipeline     ) [ 000]
speclooptripcount_ln60 (speclooptripcount) [ 000]
specloopname_ln60      (specloopname     ) [ 000]
zext_ln66              (zext             ) [ 000]
zext_ln66_1            (zext             ) [ 000]
mul_ln66_1             (mul              ) [ 000]
add_ln66               (add              ) [ 000]
add_ln66_1             (add              ) [ 000]
add_ln66_2             (add              ) [ 000]
store_ln60             (store            ) [ 000]
br_ln60                (br               ) [ 000]
add122_2402_load_1     (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arg1_r_2_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_3_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_4_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_5_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_5_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_6_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_6_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_7_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_8_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_8_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg2_r_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg2_r_1_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_1_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg2_r_2_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg2_r_3_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg2_r_4_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg2_r_5_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_5_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg2_r_6_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_6_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arg1_r_1_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arg2_r_7_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_7_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arg1_r_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="arg2_r_8_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_8_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="add122_2402_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add122_2402_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i64.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.7i64.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i64.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="add122_2402_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add122_2402/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="arg2_r_8_reload_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_8_reload_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="arg1_r_reload_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_reload_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="arg2_r_7_reload_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_7_reload_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="arg1_r_1_reload_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_reload_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arg2_r_6_reload_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_6_reload_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="arg2_r_5_reload_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_5_reload_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="arg2_r_4_reload_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="arg2_r_3_reload_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arg2_r_2_reload_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="arg2_r_1_reload_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_1_reload_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="arg2_r_reload_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_reload_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="arg1_r_8_reload_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_8_reload_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="arg1_r_7_reload_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_reload_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="arg1_r_6_reload_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_6_reload_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="arg1_r_5_reload_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_5_reload_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="arg1_r_4_reload_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="arg1_r_3_reload_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="arg1_r_2_reload_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln0_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="128" slack="0"/>
<pin id="199" dir="0" index="2" bw="128" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="mul_ln66_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln66/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="mul_ln66_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln66_2/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="mul_ln66_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="0"/>
<pin id="214" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln66_1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="128" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_1_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln60_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln60_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sub_ln66_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="0" index="3" bw="64" slack="0"/>
<pin id="249" dir="0" index="4" bw="64" slack="0"/>
<pin id="250" dir="0" index="5" bw="64" slack="0"/>
<pin id="251" dir="0" index="6" bw="64" slack="0"/>
<pin id="252" dir="0" index="7" bw="64" slack="0"/>
<pin id="253" dir="0" index="8" bw="64" slack="0"/>
<pin id="254" dir="0" index="9" bw="64" slack="0"/>
<pin id="255" dir="0" index="10" bw="4" slack="0"/>
<pin id="256" dir="1" index="11" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="0" index="2" bw="64" slack="0"/>
<pin id="272" dir="0" index="3" bw="64" slack="0"/>
<pin id="273" dir="0" index="4" bw="64" slack="0"/>
<pin id="274" dir="0" index="5" bw="64" slack="0"/>
<pin id="275" dir="0" index="6" bw="64" slack="0"/>
<pin id="276" dir="0" index="7" bw="64" slack="0"/>
<pin id="277" dir="0" index="8" bw="3" slack="0"/>
<pin id="278" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="xor_ln66_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="0" index="1" bw="3" slack="0"/>
<pin id="291" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln66/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="64" slack="0"/>
<pin id="298" dir="0" index="3" bw="64" slack="0"/>
<pin id="299" dir="0" index="4" bw="64" slack="0"/>
<pin id="300" dir="0" index="5" bw="64" slack="0"/>
<pin id="301" dir="0" index="6" bw="64" slack="0"/>
<pin id="302" dir="0" index="7" bw="64" slack="0"/>
<pin id="303" dir="0" index="8" bw="64" slack="0"/>
<pin id="304" dir="0" index="9" bw="3" slack="0"/>
<pin id="305" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln66_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_2/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="0" index="1" bw="64" slack="0"/>
<pin id="324" dir="0" index="2" bw="64" slack="0"/>
<pin id="325" dir="0" index="3" bw="64" slack="0"/>
<pin id="326" dir="0" index="4" bw="64" slack="0"/>
<pin id="327" dir="0" index="5" bw="64" slack="0"/>
<pin id="328" dir="0" index="6" bw="64" slack="0"/>
<pin id="329" dir="0" index="7" bw="64" slack="0"/>
<pin id="330" dir="0" index="8" bw="3" slack="0"/>
<pin id="331" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln66_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_3/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sub_ln66_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="0" index="1" bw="3" slack="0"/>
<pin id="349" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66_1/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_4_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="0" index="2" bw="64" slack="0"/>
<pin id="356" dir="0" index="3" bw="64" slack="0"/>
<pin id="357" dir="0" index="4" bw="64" slack="0"/>
<pin id="358" dir="0" index="5" bw="64" slack="0"/>
<pin id="359" dir="0" index="6" bw="64" slack="0"/>
<pin id="360" dir="0" index="7" bw="64" slack="0"/>
<pin id="361" dir="0" index="8" bw="3" slack="0"/>
<pin id="362" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln66_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_4/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_5_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="0"/>
<pin id="380" dir="0" index="2" bw="64" slack="0"/>
<pin id="381" dir="0" index="3" bw="64" slack="0"/>
<pin id="382" dir="0" index="4" bw="64" slack="0"/>
<pin id="383" dir="0" index="5" bw="64" slack="0"/>
<pin id="384" dir="0" index="6" bw="64" slack="0"/>
<pin id="385" dir="0" index="7" bw="64" slack="0"/>
<pin id="386" dir="0" index="8" bw="3" slack="0"/>
<pin id="387" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln66_5_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="0"/>
<pin id="399" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_5/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln60_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="3" slack="0"/>
<pin id="405" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln60_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="0"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add122_2402_load_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="128" slack="1"/>
<pin id="415" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add122_2402_load/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln66_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="1"/>
<pin id="418" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln66_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="1"/>
<pin id="422" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_1/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln66_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="128" slack="1"/>
<pin id="426" dir="0" index="1" bw="128" slack="1"/>
<pin id="427" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln66_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="128" slack="0"/>
<pin id="430" dir="0" index="1" bw="128" slack="0"/>
<pin id="431" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln66_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="128" slack="0"/>
<pin id="436" dir="0" index="1" bw="128" slack="0"/>
<pin id="437" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_2/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln60_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="128" slack="0"/>
<pin id="442" dir="0" index="1" bw="128" slack="1"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add122_2402_load_1_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="128" slack="0"/>
<pin id="447" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add122_2402_load_1/1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="add122_2402_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="128" slack="0"/>
<pin id="451" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="add122_2402 "/>
</bind>
</comp>

<comp id="457" class="1005" name="i_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="467" class="1005" name="tmp_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="mul_ln66_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="128" slack="1"/>
<pin id="479" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln66 "/>
</bind>
</comp>

<comp id="482" class="1005" name="mul_ln66_2_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="128" slack="1"/>
<pin id="484" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln66_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="38" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="78" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="225" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="225" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="260"><net_src comp="190" pin="2"/><net_sink comp="244" pin=3"/></net>

<net id="261"><net_src comp="184" pin="2"/><net_sink comp="244" pin=4"/></net>

<net id="262"><net_src comp="178" pin="2"/><net_sink comp="244" pin=5"/></net>

<net id="263"><net_src comp="172" pin="2"/><net_sink comp="244" pin=6"/></net>

<net id="264"><net_src comp="166" pin="2"/><net_sink comp="244" pin=7"/></net>

<net id="265"><net_src comp="160" pin="2"/><net_sink comp="244" pin=8"/></net>

<net id="266"><net_src comp="154" pin="2"/><net_sink comp="244" pin=9"/></net>

<net id="267"><net_src comp="238" pin="2"/><net_sink comp="244" pin=10"/></net>

<net id="279"><net_src comp="54" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="280"><net_src comp="148" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="281"><net_src comp="142" pin="2"/><net_sink comp="268" pin=2"/></net>

<net id="282"><net_src comp="136" pin="2"/><net_sink comp="268" pin=3"/></net>

<net id="283"><net_src comp="130" pin="2"/><net_sink comp="268" pin=4"/></net>

<net id="284"><net_src comp="124" pin="2"/><net_sink comp="268" pin=5"/></net>

<net id="285"><net_src comp="118" pin="2"/><net_sink comp="268" pin=6"/></net>

<net id="286"><net_src comp="112" pin="2"/><net_sink comp="268" pin=7"/></net>

<net id="287"><net_src comp="234" pin="1"/><net_sink comp="268" pin=8"/></net>

<net id="292"><net_src comp="234" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="306"><net_src comp="58" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="307"><net_src comp="52" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="308"><net_src comp="106" pin="2"/><net_sink comp="294" pin=2"/></net>

<net id="309"><net_src comp="190" pin="2"/><net_sink comp="294" pin=3"/></net>

<net id="310"><net_src comp="184" pin="2"/><net_sink comp="294" pin=4"/></net>

<net id="311"><net_src comp="178" pin="2"/><net_sink comp="294" pin=5"/></net>

<net id="312"><net_src comp="172" pin="2"/><net_sink comp="294" pin=6"/></net>

<net id="313"><net_src comp="166" pin="2"/><net_sink comp="294" pin=7"/></net>

<net id="314"><net_src comp="160" pin="2"/><net_sink comp="294" pin=8"/></net>

<net id="315"><net_src comp="288" pin="2"/><net_sink comp="294" pin=9"/></net>

<net id="319"><net_src comp="294" pin="10"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="332"><net_src comp="54" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="333"><net_src comp="142" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="334"><net_src comp="136" pin="2"/><net_sink comp="321" pin=2"/></net>

<net id="335"><net_src comp="130" pin="2"/><net_sink comp="321" pin=3"/></net>

<net id="336"><net_src comp="124" pin="2"/><net_sink comp="321" pin=4"/></net>

<net id="337"><net_src comp="118" pin="2"/><net_sink comp="321" pin=5"/></net>

<net id="338"><net_src comp="112" pin="2"/><net_sink comp="321" pin=6"/></net>

<net id="339"><net_src comp="100" pin="2"/><net_sink comp="321" pin=7"/></net>

<net id="340"><net_src comp="234" pin="1"/><net_sink comp="321" pin=8"/></net>

<net id="344"><net_src comp="321" pin="9"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="350"><net_src comp="60" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="234" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="363"><net_src comp="54" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="364"><net_src comp="94" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="365"><net_src comp="106" pin="2"/><net_sink comp="352" pin=2"/></net>

<net id="366"><net_src comp="190" pin="2"/><net_sink comp="352" pin=3"/></net>

<net id="367"><net_src comp="184" pin="2"/><net_sink comp="352" pin=4"/></net>

<net id="368"><net_src comp="178" pin="2"/><net_sink comp="352" pin=5"/></net>

<net id="369"><net_src comp="172" pin="2"/><net_sink comp="352" pin=6"/></net>

<net id="370"><net_src comp="166" pin="2"/><net_sink comp="352" pin=7"/></net>

<net id="371"><net_src comp="346" pin="2"/><net_sink comp="352" pin=8"/></net>

<net id="375"><net_src comp="352" pin="9"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="389"><net_src comp="136" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="390"><net_src comp="130" pin="2"/><net_sink comp="377" pin=2"/></net>

<net id="391"><net_src comp="124" pin="2"/><net_sink comp="377" pin=3"/></net>

<net id="392"><net_src comp="118" pin="2"/><net_sink comp="377" pin=4"/></net>

<net id="393"><net_src comp="112" pin="2"/><net_sink comp="377" pin=5"/></net>

<net id="394"><net_src comp="100" pin="2"/><net_sink comp="377" pin=6"/></net>

<net id="395"><net_src comp="88" pin="2"/><net_sink comp="377" pin=7"/></net>

<net id="396"><net_src comp="234" pin="1"/><net_sink comp="377" pin=8"/></net>

<net id="400"><net_src comp="377" pin="9"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="406"><net_src comp="225" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="62" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="416" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="423"><net_src comp="420" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="432"><net_src comp="424" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="211" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="413" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="445" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="452"><net_src comp="80" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="460"><net_src comp="84" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="470"><net_src comp="244" pin="11"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="475"><net_src comp="268" pin="9"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="480"><net_src comp="203" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="485"><net_src comp="207" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="424" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add122_2402_out | {1 }
 - Input state : 
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_2_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_3_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_4_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_5_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_6_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_7_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_8_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_1_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_2_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_3_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_4_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_5_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_6_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_1_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_7_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg1_r_reload | {1 }
	Port: test_Pipeline_VITIS_LOOP_60_5 : arg2_r_8_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln60 : 2
		br_ln60 : 3
		trunc_ln60 : 2
		sub_ln66 : 2
		tmp : 3
		tmp_1 : 3
		xor_ln66 : 3
		tmp_2 : 3
		zext_ln66_2 : 4
		tmp_3 : 3
		zext_ln66_3 : 4
		sub_ln66_1 : 3
		tmp_4 : 4
		zext_ln66_4 : 5
		tmp_5 : 3
		zext_ln66_5 : 4
		mul_ln66 : 6
		mul_ln66_2 : 5
		add_ln60 : 2
		store_ln60 : 3
		add122_2402_load_1 : 1
		write_ln0 : 2
	State 2
		mul_ln66_1 : 1
		add_ln66_1 : 2
		add_ln66_2 : 3
		store_ln60 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln60_fu_402         |    0    |    0    |    12   |
|    add   |          add_ln66_fu_424         |    0    |    0    |   135   |
|          |         add_ln66_1_fu_428        |    0    |    0    |   128   |
|          |         add_ln66_2_fu_434        |    0    |    0    |   128   |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_244            |    0    |    0    |    49   |
|          |           tmp_1_fu_268           |    0    |    0    |    37   |
|    mux   |           tmp_2_fu_294           |    0    |    0    |    43   |
|          |           tmp_3_fu_321           |    0    |    0    |    37   |
|          |           tmp_4_fu_352           |    0    |    0    |    37   |
|          |           tmp_5_fu_377           |    0    |    0    |    37   |
|----------|----------------------------------|---------|---------|---------|
|          |          mul_ln66_fu_203         |    16   |    0    |    46   |
|    mul   |         mul_ln66_2_fu_207        |    16   |    0    |    46   |
|          |         mul_ln66_1_fu_211        |    16   |    0    |    46   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          sub_ln66_fu_238         |    0    |    0    |    12   |
|          |         sub_ln66_1_fu_346        |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln60_fu_228         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|    xor   |          xor_ln66_fu_288         |    0    |    0    |    3    |
|----------|----------------------------------|---------|---------|---------|
|          |  arg2_r_8_reload_read_read_fu_88 |    0    |    0    |    0    |
|          |   arg1_r_reload_read_read_fu_94  |    0    |    0    |    0    |
|          | arg2_r_7_reload_read_read_fu_100 |    0    |    0    |    0    |
|          | arg1_r_1_reload_read_read_fu_106 |    0    |    0    |    0    |
|          | arg2_r_6_reload_read_read_fu_112 |    0    |    0    |    0    |
|          | arg2_r_5_reload_read_read_fu_118 |    0    |    0    |    0    |
|          | arg2_r_4_reload_read_read_fu_124 |    0    |    0    |    0    |
|          | arg2_r_3_reload_read_read_fu_130 |    0    |    0    |    0    |
|   read   | arg2_r_2_reload_read_read_fu_136 |    0    |    0    |    0    |
|          | arg2_r_1_reload_read_read_fu_142 |    0    |    0    |    0    |
|          |  arg2_r_reload_read_read_fu_148  |    0    |    0    |    0    |
|          | arg1_r_8_reload_read_read_fu_154 |    0    |    0    |    0    |
|          | arg1_r_7_reload_read_read_fu_160 |    0    |    0    |    0    |
|          | arg1_r_6_reload_read_read_fu_166 |    0    |    0    |    0    |
|          | arg1_r_5_reload_read_read_fu_172 |    0    |    0    |    0    |
|          | arg1_r_4_reload_read_read_fu_178 |    0    |    0    |    0    |
|          | arg1_r_3_reload_read_read_fu_184 |    0    |    0    |    0    |
|          | arg1_r_2_reload_read_read_fu_190 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_196      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln60_fu_234        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        zext_ln66_2_fu_316        |    0    |    0    |    0    |
|          |        zext_ln66_3_fu_341        |    0    |    0    |    0    |
|   zext   |        zext_ln66_4_fu_372        |    0    |    0    |    0    |
|          |        zext_ln66_5_fu_397        |    0    |    0    |    0    |
|          |         zext_ln66_fu_416         |    0    |    0    |    0    |
|          |        zext_ln66_1_fu_420        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    48   |    0    |   818   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|add122_2402_reg_449|   128  |
|     i_reg_457     |    4   |
| mul_ln66_2_reg_482|   128  |
|  mul_ln66_reg_477 |   128  |
|   tmp_1_reg_472   |   64   |
|    tmp_reg_467    |   64   |
+-------------------+--------+
|       Total       |   516  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   48   |    0   |   818  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   516  |    -   |
+-----------+--------+--------+--------+
|   Total   |   48   |   516  |   818  |
+-----------+--------+--------+--------+
