Anchor:
  - &input ridf/@NAME@@NUM@.ridf
  - &output output/@NAME@/@NUM@/chkseg@NAME@@NUM@.root

Processor:
  - name: timer
    type: art::TTimerProcessor

  - name: ridf
    type: art::TRIDFEventStore
    parameter:
      OutputTransparency: 1
      InputFiles:
        - *input
      SHMID: 0

  - name: modlistloader
    type: art::TParameterArrayLoader
    parameter:
      Name: modlist
      Type: art::TModuleType
      FileName: conf/seg/modulelist.yaml
      FileFormat: yaml

  - name: seglistloader
    type: art::TParameterArrayLoader
    parameter:
      Name: seglist
      Type: art::TSegmentInfo
      FileName: conf/seg/seglist.yaml
      FileFormat: yaml

  # Histograms
  - name: SegmentHistogram
    type: art::TSegmentCheckProcessor
    parameter:
      Ignore: # [StringVec_t] ignore segment list
        - ""
      ModuleList: modlist # [TString] name of the module list
      SegmentList: seglist # [TString] name of the segment list

  # TTree
  - name: SegmentOutputTree
    type: art::TSegmentOutputProcessor
    parameter:
      Ignore: # [StringVec_t] ignore segment list
        - ""
      ModuleList: modlist # [TString] name of the module list
      SegmentList: seglist # [TString] name of the segment list
      FileName: *output
