// Seed: 3467865026
module module_0 (
    output wand  id_0,
    output wor   id_1,
    input  uwire id_2,
    output uwire id_3,
    input  wire  id_4,
    input  uwire id_5,
    input  tri1  id_6,
    input  wand  id_7,
    input  tri   id_8,
    output wand  id_9,
    output wor   id_10,
    input  wire  id_11,
    output tri0  id_12,
    output wand  id_13,
    output wand  id_14
);
  assign id_13 = id_4;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output wand id_6,
    output tri1 id_7,
    input wire id_8,
    input uwire id_9,
    input wand id_10,
    input tri0 id_11,
    input tri0 id_12,
    input tri0 id_13,
    output wor id_14,
    output wand id_15,
    output tri0 id_16,
    output wire id_17,
    input wand id_18,
    input tri0 id_19,
    input wand id_20,
    input tri id_21,
    input wire id_22,
    input uwire id_23,
    output wor id_24,
    output uwire id_25,
    input tri0 id_26,
    input tri id_27,
    input wor id_28,
    input supply1 id_29,
    input uwire id_30,
    input tri1 id_31,
    input wire id_32,
    output supply1 id_33,
    input wor id_34,
    output wor id_35,
    output supply1 id_36
);
  wire id_38;
  module_0(
      id_6,
      id_24,
      id_28,
      id_6,
      id_10,
      id_21,
      id_23,
      id_9,
      id_30,
      id_35,
      id_16,
      id_19,
      id_33,
      id_33,
      id_15
  );
  tri0 id_39 = 1 == id_18 + id_9;
endmodule
