<?xml version="1.0" encoding="UTF-8"?>
<BluePearlReport ReportName="Gated Clocks" Created="Tue Mar 19 11:18:00 2019">
    <Headers>
        <Header Column="0" Name="Gated Clock Name" IntegerValue="No"/>
        <Header Column="1" Name="Clock Source" IntegerValue="No"/>
        <Header Column="2" Name="Clock Domain" IntegerValue="No"/>
        <Header Column="3" Name="Fanout" IntegerValue="Yes"/>
    </Headers>
    <Row FileID="8" LineNum="74">
        <Column Column="0" Data="design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_v10.U0.POR_FF_I/F4/C_IN"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="1"/>
    </Row>
    <Row FileID="8" LineNum="74">
        <Column Column="0" Data="design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_v10.U0.POR_FF_I/F4/C_IN"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="1"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[0].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[1].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[0].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[1].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[0].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[10].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[11].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[12].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[13].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[14].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[15].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[16].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[17].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[18].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[19].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[1].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[20].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[21].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[22].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[23].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[2].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[3].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[4].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[5].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[6].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[7].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[8].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <Row FileID="9" LineNum="76">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[9].RAM32M0\.WCLK_in"/>
        <Column Column="1" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i"/>
        <Column Column="2" Data="sys_clock_group"/>
        <Column Column="3" Data="256"/>
    </Row>
    <FileIDs>
        <File name="C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/vivado_2017_3/vhdl/unisim/FDSE.vhd" id="8"/>
        <File name="vivado_2017_3/verilog/unisim/RAM32M.v" id="9"/>
    </FileIDs>
</BluePearlReport>
