# do ram.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:22 on Oct 14,2024
# vcom -work work ram.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity ram
# -- Compiling architecture structure of ram
# End time: 21:19:22 on Oct 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:19:22 on Oct 14,2024
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ram_vhd_vec_tst
# -- Compiling architecture ram_arch of ram_vhd_vec_tst
# End time: 21:19:22 on Oct 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -sdfmax ram_vhd_vec_tst/i1=ram_vhd.sdo -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.ram_vhd_vec_tst 
# Start time: 21:19:22 on Oct 14,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ram_vhd_vec_tst(ram_arch)
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.ram(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_ram_block(block_arch)
# Loading cycloneive.cycloneive_ram_register(reg_arch)
# Loading cycloneive.cycloneive_ram_pulse_generator(pgen_arch)
# Loading instances from ram_vhd.sdo
# Loading timing data from ram_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /ram_vhd_vec_tst File: Waveform.vwf.vht
# after#31
# End time: 21:19:22 on Oct 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
