* Author: Hrishikesh Baruah
* Date Created: 04 March 2016
* Environment
  - OS: Windows 7, Ubuntu-16.04,Centos-6
  - Browsers: Firefox-42.0,Chrome-47.0,chromium-45.0
  - Bandwidth : 100Mbps
  - Hardware Configuration:8GBRAM ,
  - Processor:i7
  - Plugin : LabView runtime engine Plugin

* Objective
  - To view the Simulation of the Signal Conditioning Circuit for RTD (Resistance Temperature Detector)

* Pre conditions
  - Refer to first test case [[https://github.com/Virtual-Labs/electronic-instrumentation-laboratory-iitg
/blob/master/test-cases/integration_test-cases/Signal Conditioning Circuit for RTD (Resistance Temperature Detector)/Signal Conditioning Circuit for RTD (Resistance Temperature Detector)_03_Procedure_smk.org][Signal Conditioning Circuit for RTD (Resistance Temperature Detector)_03_Procedure_smk.org]]

* Post conditions
  - Nil
* Test Steps
  1. Click on the Simulation link
  2. It should re-direct to the Simulation page

* Expected result
  1. Simulation page should be opened
  2. Content should be present with no distortions and Junk characters

* Review/comments
