// Seed: 2210156903
module module_0;
  if (1) begin : LABEL_0
    begin : LABEL_1
      bit id_1;
      begin : LABEL_2
        id_2(
            id_2
        );
        always id_1 = 1 == 1;
        wire id_3;
      end
    end
  end else begin : LABEL_3
    logic id_4 = -1'b0 & 1'b0;
  end
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  parameter id_7 = 1 - 1;
endprogram
