\doxysection{stm32g0xx\+\_\+hal\+\_\+spi.\+h}
\label{stm32g0xx__hal__spi_8h_source}\index{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_spi.h@{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_spi.h}}
\textbf{ Go to the documentation of this file.}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32G0xx\_HAL\_SPI\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32G0xx\_HAL\_SPI\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}stm32g0xx\_hal\_def.h"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00038\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00046\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00047\ \{}
\DoxyCodeLine{00048\ \ \ uint32\_t\ Mode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00051\ \ \ uint32\_t\ Direction;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00054\ \ \ uint32\_t\ DataSize;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00057\ \ \ uint32\_t\ CLKPolarity;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00060\ \ \ uint32\_t\ CLKPhase;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00063\ \ \ uint32\_t\ NSS;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00067\ \ \ uint32\_t\ BaudRatePrescaler;\ \ \ }
\DoxyCodeLine{00073\ \ \ uint32\_t\ FirstBit;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00076\ \ \ uint32\_t\ TIMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00079\ \ \ uint32\_t\ CRCCalculation;\ \ \ \ \ \ }
\DoxyCodeLine{00082\ \ \ uint32\_t\ CRCPolynomial;\ \ \ \ \ \ \ }
\DoxyCodeLine{00085\ \ \ uint32\_t\ CRCLength;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00089\ \ \ uint32\_t\ NSSPMode;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00095\ \}\ SPI\_InitTypeDef;}
\DoxyCodeLine{00096\ }
\DoxyCodeLine{00100\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00101\ \{}
\DoxyCodeLine{00102\ \ \ HAL\_SPI\_STATE\_RESET\ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{00103\ \ \ HAL\_SPI\_STATE\_READY\ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{00104\ \ \ HAL\_SPI\_STATE\_BUSY\ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{00105\ \ \ HAL\_SPI\_STATE\_BUSY\_TX\ \ \ \ =\ 0x03U,\ \ \ \ }
\DoxyCodeLine{00106\ \ \ HAL\_SPI\_STATE\_BUSY\_RX\ \ \ \ =\ 0x04U,\ \ \ \ }
\DoxyCodeLine{00107\ \ \ HAL\_SPI\_STATE\_BUSY\_TX\_RX\ =\ 0x05U,\ \ \ \ }
\DoxyCodeLine{00108\ \ \ HAL\_SPI\_STATE\_ERROR\ \ \ \ \ \ =\ 0x06U,\ \ \ \ }
\DoxyCodeLine{00109\ \ \ HAL\_SPI\_STATE\_ABORT\ \ \ \ \ \ =\ 0x07U\ \ \ \ \ }
\DoxyCodeLine{00110\ \}\ HAL\_SPI\_StateTypeDef;}
\DoxyCodeLine{00111\ }
\DoxyCodeLine{00115\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\_\_SPI\_HandleTypeDef}
\DoxyCodeLine{00116\ \{}
\DoxyCodeLine{00117\ \ \ SPI\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *Instance;\ \ \ \ \ \ }
\DoxyCodeLine{00119\ \ \ SPI\_InitTypeDef\ \ \ \ \ \ \ \ \ \ \ \ Init;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00121\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *pTxBuffPtr;\ \ \ \ }
\DoxyCodeLine{00123\ \ \ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TxXferSize;\ \ \ \ \ }
\DoxyCodeLine{00125\ \ \ \_\_IO\ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ TxXferCount;\ \ \ \ }
\DoxyCodeLine{00127\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *pRxBuffPtr;\ \ \ \ }
\DoxyCodeLine{00129\ \ \ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RxXferSize;\ \ \ \ \ }
\DoxyCodeLine{00131\ \ \ \_\_IO\ uint16\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ RxXferCount;\ \ \ \ }
\DoxyCodeLine{00133\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRCSize;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00135\ \ \ void\ (*RxISR)(\textcolor{keyword}{struct\ }\_\_SPI\_HandleTypeDef\ *hspi);\ \ \ }
\DoxyCodeLine{00137\ \ \ void\ (*TxISR)(\textcolor{keyword}{struct\ }\_\_SPI\_HandleTypeDef\ *hspi);\ \ \ }
\DoxyCodeLine{00139\ \ \ DMA\_HandleTypeDef\ \ \ \ \ \ \ \ \ \ *hdmatx;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00141\ \ \ DMA\_HandleTypeDef\ \ \ \ \ \ \ \ \ \ *hdmarx;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00143\ \ \ HAL\_LockTypeDef\ \ \ \ \ \ \ \ \ \ \ \ Lock;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00145\ \ \ \_\_IO\ HAL\_SPI\_StateTypeDef\ \ State;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00147\ \ \ \_\_IO\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ ErrorCode;\ \ \ \ \ \ }
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ ==\ 1U)}}
\DoxyCodeLine{00150\ \ \ void\ (*\ TxCpltCallback)(\textcolor{keyword}{struct\ }\_\_SPI\_HandleTypeDef\ *hspi);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00151\ \ \ void\ (*\ RxCpltCallback)(\textcolor{keyword}{struct\ }\_\_SPI\_HandleTypeDef\ *hspi);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00152\ \ \ void\ (*\ TxRxCpltCallback)(\textcolor{keyword}{struct\ }\_\_SPI\_HandleTypeDef\ *hspi);\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00153\ \ \ void\ (*\ TxHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_SPI\_HandleTypeDef\ *hspi);\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00154\ \ \ void\ (*\ RxHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_SPI\_HandleTypeDef\ *hspi);\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00155\ \ \ void\ (*\ TxRxHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_SPI\_HandleTypeDef\ *hspi);\ \ \ \ \ \ \ }
\DoxyCodeLine{00156\ \ \ void\ (*\ ErrorCallback)(\textcolor{keyword}{struct\ }\_\_SPI\_HandleTypeDef\ *hspi);\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00157\ \ \ void\ (*\ AbortCpltCallback)(\textcolor{keyword}{struct\ }\_\_SPI\_HandleTypeDef\ *hspi);\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00158\ \ \ void\ (*\ MspInitCallback)(\textcolor{keyword}{struct\ }\_\_SPI\_HandleTypeDef\ *hspi);\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00159\ \ \ void\ (*\ MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_SPI\_HandleTypeDef\ *hspi);\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00162\ \}\ SPI\_HandleTypeDef;}
\DoxyCodeLine{00163\ }
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ ==\ 1U)}}
\DoxyCodeLine{00168\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{00169\ \{}
\DoxyCodeLine{00170\ \ \ HAL\_SPI\_TX\_COMPLETE\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{00171\ \ \ HAL\_SPI\_RX\_COMPLETE\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{00172\ \ \ HAL\_SPI\_TX\_RX\_COMPLETE\_CB\_ID\ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{00173\ \ \ HAL\_SPI\_TX\_HALF\_COMPLETE\_CB\_ID\ \ \ \ \ \ \ \ =\ 0x03U,\ \ \ \ }
\DoxyCodeLine{00174\ \ \ HAL\_SPI\_RX\_HALF\_COMPLETE\_CB\_ID\ \ \ \ \ \ \ \ =\ 0x04U,\ \ \ \ }
\DoxyCodeLine{00175\ \ \ HAL\_SPI\_TX\_RX\_HALF\_COMPLETE\_CB\_ID\ \ \ \ \ =\ 0x05U,\ \ \ \ }
\DoxyCodeLine{00176\ \ \ HAL\_SPI\_ERROR\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x06U,\ \ \ \ }
\DoxyCodeLine{00177\ \ \ HAL\_SPI\_ABORT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x07U,\ \ \ \ }
\DoxyCodeLine{00178\ \ \ HAL\_SPI\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x08U,\ \ \ \ }
\DoxyCodeLine{00179\ \ \ HAL\_SPI\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x09U\ \ \ \ \ }
\DoxyCodeLine{00181\ \}\ HAL\_SPI\_CallbackIDTypeDef;}
\DoxyCodeLine{00182\ }
\DoxyCodeLine{00186\ \textcolor{keyword}{typedef}\ \ void\ (*pSPI\_CallbackTypeDef)(SPI\_HandleTypeDef\ *hspi);\ }
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00193\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ \ \ }}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)\ \ \ }}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_CRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)\ \ \ }}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)\ \ \ }}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)\ \ \ }}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_DMA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)\ \ \ }}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_FLAG\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)\ \ \ }}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_ABORT\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)\ \ \ }}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ ==\ 1U)}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#define\ HAL\_SPI\_ERROR\_INVALID\_CALLBACK\ \ (0x00000080U)\ \ \ }}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ SPI\_MODE\_SLAVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ SPI\_MODE\_MASTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR1\_MSTR\ |\ SPI\_CR1\_SSI)}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ SPI\_DIRECTION\_2LINES\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#define\ SPI\_DIRECTION\_2LINES\_RXONLY\ \ \ \ \ SPI\_CR1\_RXONLY}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ SPI\_DIRECTION\_1LINE\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIMODE}}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_4BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300U)}}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_5BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_6BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000500U)}}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_7BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000600U)}}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_8BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000700U)}}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_9BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)}}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_10BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000900U)}}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_11BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000A00U)}}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_12BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000B00U)}}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_13BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000C00U)}}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_14BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000D00U)}}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_15BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000E00U)}}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#define\ SPI\_DATASIZE\_16BIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000F00U)}}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\#define\ SPI\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ SPI\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPOL}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ SPI\_PHASE\_1EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ SPI\_PHASE\_2EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPHA}}
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#define\ SPI\_NSS\_SOFT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSM}}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ SPI\_NSS\_HARD\_INPUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ SPI\_NSS\_HARD\_OUTPUT\ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_CR2\_SSOE\ <<\ 16U)}}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ SPI\_NSS\_PULSE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_NSSP}}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ SPI\_NSS\_PULSE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00295\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_2\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_4\ \ \ \ \ \ \ \ \ (SPI\_CR1\_BR\_0)}}
\DoxyCodeLine{00297\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_8\ \ \ \ \ \ \ \ \ (SPI\_CR1\_BR\_1)}}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_16\ \ \ \ \ \ \ \ (SPI\_CR1\_BR\_1\ |\ SPI\_CR1\_BR\_0)}}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_32\ \ \ \ \ \ \ \ (SPI\_CR1\_BR\_2)}}
\DoxyCodeLine{00300\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_64\ \ \ \ \ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_0)}}
\DoxyCodeLine{00301\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_128\ \ \ \ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_1)}}
\DoxyCodeLine{00302\ \textcolor{preprocessor}{\#define\ SPI\_BAUDRATEPRESCALER\_256\ \ \ \ \ \ \ (SPI\_CR1\_BR\_2\ |\ SPI\_CR1\_BR\_1\ |\ SPI\_CR1\_BR\_0)}}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\#define\ SPI\_FIRSTBIT\_MSB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#define\ SPI\_FIRSTBIT\_LSB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_LSBFIRST}}
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#define\ SPI\_TIMODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#define\ SPI\_TIMODE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_FRF}}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#define\ SPI\_CRCCALCULATION\_DISABLE\ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ SPI\_CRCCALCULATION\_ENABLE\ \ \ \ \ \ \ SPI\_CR1\_CRCEN}}
\DoxyCodeLine{00341\ \textcolor{preprocessor}{\#define\ SPI\_CRC\_LENGTH\_DATASIZE\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00342\ \textcolor{preprocessor}{\#define\ SPI\_CRC\_LENGTH\_8BIT\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#define\ SPI\_CRC\_LENGTH\_16BIT\ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{00356\ \textcolor{preprocessor}{\#define\ SPI\_RXFIFO\_THRESHOLD\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_FRXTH}}
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#define\ SPI\_RXFIFO\_THRESHOLD\_QF\ \ \ \ \ \ \ \ \ SPI\_CR2\_FRXTH}}
\DoxyCodeLine{00358\ \textcolor{preprocessor}{\#define\ SPI\_RXFIFO\_THRESHOLD\_HF\ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\#define\ SPI\_IT\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXEIE}}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#define\ SPI\_IT\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXNEIE}}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#define\ SPI\_IT\_ERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_ERRIE}}
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_RXNE\ \ \ }\textcolor{comment}{/*\ SPI\ status\ flag:\ Rx\ buffer\ not\ empty\ flag\ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_TXE\ \ \ \ }\textcolor{comment}{/*\ SPI\ status\ flag:\ Tx\ buffer\ empty\ flag\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_BSY\ \ \ \ }\textcolor{comment}{/*\ SPI\ status\ flag:\ Busy\ flag\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_CRCERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CRCERR\ }\textcolor{comment}{/*\ SPI\ Error\ flag:\ CRC\ error\ flag\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_MODF\ \ \ }\textcolor{comment}{/*\ SPI\ Error\ flag:\ Mode\ fault\ flag\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_OVR\ \ \ \ }\textcolor{comment}{/*\ SPI\ Error\ flag:\ Overrun\ flag\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00382\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRE\ \ \ \ }\textcolor{comment}{/*\ SPI\ Error\ flag:\ TI\ mode\ frame\ format\ error\ flag\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00383\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_FTLVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FTLVL\ \ }\textcolor{comment}{/*\ SPI\ fifo\ transmission\ level\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00384\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_FRLVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRLVL\ \ }\textcolor{comment}{/*\ SPI\ fifo\ reception\ level\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\#define\ SPI\_FLAG\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SPI\_SR\_RXNE\ |\ SPI\_SR\_TXE\ |\ SPI\_SR\_BSY\ |\ SPI\_SR\_CRCERR\(\backslash\)}}
\DoxyCodeLine{00386\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ SPI\_SR\_MODF\ |\ SPI\_SR\_OVR\ |\ SPI\_SR\_FRE\ |\ SPI\_SR\_FTLVL\ |\ SPI\_SR\_FRLVL)}}
\DoxyCodeLine{00394\ \textcolor{preprocessor}{\#define\ SPI\_FTLVL\_EMPTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\#define\ SPI\_FTLVL\_QUARTER\_FULL\ \ \ \ \ \ \ \ \ \ (0x00000800U)}}
\DoxyCodeLine{00396\ \textcolor{preprocessor}{\#define\ SPI\_FTLVL\_HALF\_FULL\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)}}
\DoxyCodeLine{00397\ \textcolor{preprocessor}{\#define\ SPI\_FTLVL\_FULL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001800U)}}
\DoxyCodeLine{00398\ }
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\#define\ SPI\_FRLVL\_EMPTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\#define\ SPI\_FRLVL\_QUARTER\_FULL\ \ \ \ \ \ \ \ \ \ (0x00000200U)}}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\#define\ SPI\_FRLVL\_HALF\_FULL\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\#define\ SPI\_FRLVL\_FULL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000600U)}}
\DoxyCodeLine{00418\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ ==\ 1U)}}
\DoxyCodeLine{00429\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SPI\_STATE\_RESET;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspInitCallback\ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00432\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspDeInitCallback\ =\ NULL;\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00433\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{00434\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>State\ =\ HAL\_SPI\_STATE\_RESET)}}
\DoxyCodeLine{00436\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00437\ }
\DoxyCodeLine{00448\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_ENABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR2,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{00449\ }
\DoxyCodeLine{00460\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_DISABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR2,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{00461\ }
\DoxyCodeLine{00472\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_GET\_IT\_SOURCE(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ ((((\_\_HANDLE\_\_)-\/>Instance-\/>CR2\(\backslash\)}}
\DoxyCodeLine{00473\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ (\_\_INTERRUPT\_\_))\ ==\ (\_\_INTERRUPT\_\_))\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{00474\ }
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ ((((\_\_HANDLE\_\_)-\/>Instance-\/>SR)\ \&\ (\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{00492\ }
\DoxyCodeLine{00498\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_CLEAR\_CRCERRFLAG(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>Instance-\/>SR\ =\ (uint16\_t)(\string~SPI\_FLAG\_CRCERR))}}
\DoxyCodeLine{00499\ }
\DoxyCodeLine{00505\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_CLEAR\_MODFFLAG(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00506\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\ \ \ \ \_\_IO\ uint32\_t\ tmpreg\_modf\ =\ 0x00U;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\ \ \ \ tmpreg\_modf\ =\ (\_\_HANDLE\_\_)-\/>Instance-\/>SR;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00509\ \textcolor{preprocessor}{\ \ \ \ CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_SPE);\ \(\backslash\)}}
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\ \ \ \ UNUSED(tmpreg\_modf);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00511\ \textcolor{preprocessor}{\ \ \}\ while(0U)}}
\DoxyCodeLine{00512\ }
\DoxyCodeLine{00518\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_CLEAR\_OVRFLAG(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00519\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\ \ \ \ \_\_IO\ uint32\_t\ tmpreg\_ovr\ =\ 0x00U;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\ \ \ \ tmpreg\_ovr\ =\ (\_\_HANDLE\_\_)-\/>Instance-\/>DR;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\ \ \ \ tmpreg\_ovr\ =\ (\_\_HANDLE\_\_)-\/>Instance-\/>SR;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\ \ \ \ UNUSED(tmpreg\_ovr);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00524\ \textcolor{preprocessor}{\ \ \}\ while(0U)}}
\DoxyCodeLine{00525\ }
\DoxyCodeLine{00531\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_CLEAR\_FREFLAG(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\ \ \ \ \_\_IO\ uint32\_t\ tmpreg\_fre\ =\ 0x00U;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\ \ \ \ tmpreg\_fre\ =\ (\_\_HANDLE\_\_)-\/>Instance-\/>SR;\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\ \ \ \ UNUSED(tmpreg\_fre);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00536\ \textcolor{preprocessor}{\ \ \}while(0U)}}
\DoxyCodeLine{00537\ }
\DoxyCodeLine{00543\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_ENABLE(\_\_HANDLE\_\_)\ \ SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_SPE)}}
\DoxyCodeLine{00544\ }
\DoxyCodeLine{00550\ \textcolor{preprocessor}{\#define\ \_\_HAL\_SPI\_DISABLE(\_\_HANDLE\_\_)\ CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_SPE)}}
\DoxyCodeLine{00551\ }
\DoxyCodeLine{00556\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00566\ \textcolor{preprocessor}{\#define\ SPI\_1LINE\_TX(\_\_HANDLE\_\_)\ \ SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_BIDIOE)}}
\DoxyCodeLine{00567\ }
\DoxyCodeLine{00573\ \textcolor{preprocessor}{\#define\ SPI\_1LINE\_RX(\_\_HANDLE\_\_)\ \ CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_BIDIOE)}}
\DoxyCodeLine{00574\ }
\DoxyCodeLine{00580\ \textcolor{preprocessor}{\#define\ SPI\_RESET\_CRC(\_\_HANDLE\_\_)\ do\{CLEAR\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_CRCEN);\(\backslash\)}}
\DoxyCodeLine{00581\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT((\_\_HANDLE\_\_)-\/>Instance-\/>CR1,\ SPI\_CR1\_CRCEN);\}while(0U)}}
\DoxyCodeLine{00582\ }
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\#define\ SPI\_CHECK\_FLAG(\_\_SR\_\_,\ \_\_FLAG\_\_)\ ((((\_\_SR\_\_)\ \&\ ((\_\_FLAG\_\_)\ \&\ SPI\_FLAG\_MASK))\ ==\ \(\backslash\)}}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FLAG\_\_)\ \&\ SPI\_FLAG\_MASK))\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{00600\ }
\DoxyCodeLine{00610\ \textcolor{preprocessor}{\#define\ SPI\_CHECK\_IT\_SOURCE(\_\_CR2\_\_,\ \_\_INTERRUPT\_\_)\ ((((\_\_CR2\_\_)\ \&\ (\_\_INTERRUPT\_\_))\ ==\ \(\backslash\)}}
\DoxyCodeLine{00611\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_INTERRUPT\_\_))\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{00612\ }
\DoxyCodeLine{00618\ \textcolor{preprocessor}{\#define\ IS\_SPI\_MODE(\_\_MODE\_\_)\ \ \ \ \ \ (((\_\_MODE\_\_)\ ==\ SPI\_MODE\_SLAVE)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00619\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ SPI\_MODE\_MASTER))}}
\DoxyCodeLine{00620\ }
\DoxyCodeLine{00626\ \textcolor{preprocessor}{\#define\ IS\_SPI\_DIRECTION(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_2LINES)\ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00627\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_2LINES\_RXONLY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_1LINE))}}
\DoxyCodeLine{00629\ }
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\#define\ IS\_SPI\_DIRECTION\_2LINES(\_\_MODE\_\_)\ ((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_2LINES)}}
\DoxyCodeLine{00635\ }
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\#define\ IS\_SPI\_DIRECTION\_2LINES\_OR\_1LINE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_2LINES)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00641\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ SPI\_DIRECTION\_1LINE))}}
\DoxyCodeLine{00642\ }
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\#define\ IS\_SPI\_DATASIZE(\_\_DATASIZE\_\_)\ (((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_16BIT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_15BIT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_14BIT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_13BIT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_12BIT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_11BIT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_10BIT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_9BIT)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_8BIT)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_7BIT)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_6BIT)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00659\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_5BIT)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DATASIZE\_\_)\ ==\ SPI\_DATASIZE\_4BIT))}}
\DoxyCodeLine{00661\ }
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\#define\ IS\_SPI\_CPOL(\_\_CPOL\_\_)\ \ \ \ \ \ (((\_\_CPOL\_\_)\ ==\ SPI\_POLARITY\_LOW)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CPOL\_\_)\ ==\ SPI\_POLARITY\_HIGH))}}
\DoxyCodeLine{00669\ }
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\#define\ IS\_SPI\_CPHA(\_\_CPHA\_\_)\ \ \ \ \ \ (((\_\_CPHA\_\_)\ ==\ SPI\_PHASE\_1EDGE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CPHA\_\_)\ ==\ SPI\_PHASE\_2EDGE))}}
\DoxyCodeLine{00677\ }
\DoxyCodeLine{00683\ \textcolor{preprocessor}{\#define\ IS\_SPI\_NSS(\_\_NSS\_\_)\ \ \ \ \ \ \ \ (((\_\_NSS\_\_)\ ==\ SPI\_NSS\_SOFT)\ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00684\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_NSS\_\_)\ ==\ SPI\_NSS\_HARD\_INPUT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00685\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_NSS\_\_)\ ==\ SPI\_NSS\_HARD\_OUTPUT))}}
\DoxyCodeLine{00686\ }
\DoxyCodeLine{00692\ \textcolor{preprocessor}{\#define\ IS\_SPI\_NSSP(\_\_NSSP\_\_)\ \ \ \ \ \ (((\_\_NSSP\_\_)\ ==\ SPI\_NSS\_PULSE\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00693\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_NSSP\_\_)\ ==\ SPI\_NSS\_PULSE\_DISABLE))}}
\DoxyCodeLine{00694\ }
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\#define\ IS\_SPI\_BAUDRATE\_PRESCALER(\_\_PRESCALER\_\_)\ (((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00701\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00702\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_16)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00704\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_32)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_64)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00706\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_128)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00707\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ SPI\_BAUDRATEPRESCALER\_256))}}
\DoxyCodeLine{00708\ }
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\#define\ IS\_SPI\_FIRST\_BIT(\_\_BIT\_\_)\ \ (((\_\_BIT\_\_)\ ==\ SPI\_FIRSTBIT\_MSB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BIT\_\_)\ ==\ SPI\_FIRSTBIT\_LSB))}}
\DoxyCodeLine{00716\ }
\DoxyCodeLine{00722\ \textcolor{preprocessor}{\#define\ IS\_SPI\_TIMODE(\_\_MODE\_\_)\ \ \ \ (((\_\_MODE\_\_)\ ==\ SPI\_TIMODE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00723\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ SPI\_TIMODE\_ENABLE))}}
\DoxyCodeLine{00724\ }
\DoxyCodeLine{00730\ \textcolor{preprocessor}{\#define\ IS\_SPI\_CRC\_CALCULATION(\_\_CALCULATION\_\_)\ (((\_\_CALCULATION\_\_)\ ==\ SPI\_CRCCALCULATION\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CALCULATION\_\_)\ ==\ SPI\_CRCCALCULATION\_ENABLE))}}
\DoxyCodeLine{00732\ }
\DoxyCodeLine{00738\ \textcolor{preprocessor}{\#define\ IS\_SPI\_CRC\_LENGTH(\_\_LENGTH\_\_)\ (((\_\_LENGTH\_\_)\ ==\ SPI\_CRC\_LENGTH\_DATASIZE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00739\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ SPI\_CRC\_LENGTH\_8BIT)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00740\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ SPI\_CRC\_LENGTH\_16BIT))}}
\DoxyCodeLine{00741\ }
\DoxyCodeLine{00747\ \textcolor{preprocessor}{\#define\ IS\_SPI\_CRC\_POLYNOMIAL(\_\_POLYNOMIAL\_\_)\ (((\_\_POLYNOMIAL\_\_)\ >=\ 0x1U)\ \ \ \ \&\&\ \(\backslash\)}}
\DoxyCodeLine{00748\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLYNOMIAL\_\_)\ <=\ 0xFFFFU)\ \&\&\ \(\backslash\)}}
\DoxyCodeLine{00749\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_POLYNOMIAL\_\_)\&0x1U)\ !=\ 0U))}}
\DoxyCodeLine{00750\ }
\DoxyCodeLine{00755\ \textcolor{preprocessor}{\#define\ IS\_SPI\_DMA\_HANDLE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)\ !=\ NULL)}}
\DoxyCodeLine{00756\ }
\DoxyCodeLine{00761\ \textcolor{comment}{/*\ Include\ SPI\ HAL\ Extended\ module\ */}}
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\#include\ "{}stm32g0xx\_hal\_spi\_ex.h"{}}}
\DoxyCodeLine{00763\ }
\DoxyCodeLine{00764\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00772\ \textcolor{comment}{/*\ Initialization/de-\/initialization\ functions\ \ ********************************/}}
\DoxyCodeLine{00773\ HAL\_StatusTypeDef\ HAL\_SPI\_Init(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00774\ HAL\_StatusTypeDef\ HAL\_SPI\_DeInit(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00775\ \textcolor{keywordtype}{void}\ HAL\_SPI\_MspInit(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00776\ \textcolor{keywordtype}{void}\ HAL\_SPI\_MspDeInit(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00777\ }
\DoxyCodeLine{00778\ \textcolor{comment}{/*\ Callbacks\ Register/UnRegister\ functions\ \ ***********************************/}}
\DoxyCodeLine{00779\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ ==\ 1U)}}
\DoxyCodeLine{00780\ HAL\_StatusTypeDef\ HAL\_SPI\_RegisterCallback(SPI\_HandleTypeDef\ *hspi,\ HAL\_SPI\_CallbackIDTypeDef\ CallbackID,}
\DoxyCodeLine{00781\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pSPI\_CallbackTypeDef\ pCallback);}
\DoxyCodeLine{00782\ HAL\_StatusTypeDef\ HAL\_SPI\_UnRegisterCallback(SPI\_HandleTypeDef\ *hspi,\ HAL\_SPI\_CallbackIDTypeDef\ CallbackID);}
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_SPI\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00791\ \textcolor{comment}{/*\ I/O\ operation\ functions\ \ ***************************************************/}}
\DoxyCodeLine{00792\ HAL\_StatusTypeDef\ HAL\_SPI\_Transmit(SPI\_HandleTypeDef\ *hspi,\ uint8\_t\ *pData,\ uint16\_t\ Size,\ uint32\_t\ Timeout);}
\DoxyCodeLine{00793\ HAL\_StatusTypeDef\ HAL\_SPI\_Receive(SPI\_HandleTypeDef\ *hspi,\ uint8\_t\ *pData,\ uint16\_t\ Size,\ uint32\_t\ Timeout);}
\DoxyCodeLine{00794\ HAL\_StatusTypeDef\ HAL\_SPI\_TransmitReceive(SPI\_HandleTypeDef\ *hspi,\ uint8\_t\ *pTxData,\ uint8\_t\ *pRxData,\ uint16\_t\ Size,}
\DoxyCodeLine{00795\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Timeout);}
\DoxyCodeLine{00796\ HAL\_StatusTypeDef\ HAL\_SPI\_Transmit\_IT(SPI\_HandleTypeDef\ *hspi,\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{00797\ HAL\_StatusTypeDef\ HAL\_SPI\_Receive\_IT(SPI\_HandleTypeDef\ *hspi,\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{00798\ HAL\_StatusTypeDef\ HAL\_SPI\_TransmitReceive\_IT(SPI\_HandleTypeDef\ *hspi,\ uint8\_t\ *pTxData,\ uint8\_t\ *pRxData,}
\DoxyCodeLine{00799\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ Size);}
\DoxyCodeLine{00800\ HAL\_StatusTypeDef\ HAL\_SPI\_Transmit\_DMA(SPI\_HandleTypeDef\ *hspi,\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{00801\ HAL\_StatusTypeDef\ HAL\_SPI\_Receive\_DMA(SPI\_HandleTypeDef\ *hspi,\ uint8\_t\ *pData,\ uint16\_t\ Size);}
\DoxyCodeLine{00802\ HAL\_StatusTypeDef\ HAL\_SPI\_TransmitReceive\_DMA(SPI\_HandleTypeDef\ *hspi,\ uint8\_t\ *pTxData,\ uint8\_t\ *pRxData,}
\DoxyCodeLine{00803\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint16\_t\ Size);}
\DoxyCodeLine{00804\ HAL\_StatusTypeDef\ HAL\_SPI\_DMAPause(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00805\ HAL\_StatusTypeDef\ HAL\_SPI\_DMAResume(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00806\ HAL\_StatusTypeDef\ HAL\_SPI\_DMAStop(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00807\ \textcolor{comment}{/*\ Transfer\ Abort\ functions\ */}}
\DoxyCodeLine{00808\ HAL\_StatusTypeDef\ HAL\_SPI\_Abort(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00809\ HAL\_StatusTypeDef\ HAL\_SPI\_Abort\_IT(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00810\ }
\DoxyCodeLine{00811\ \textcolor{keywordtype}{void}\ HAL\_SPI\_IRQHandler(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00812\ \textcolor{keywordtype}{void}\ HAL\_SPI\_TxCpltCallback(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00813\ \textcolor{keywordtype}{void}\ HAL\_SPI\_RxCpltCallback(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00814\ \textcolor{keywordtype}{void}\ HAL\_SPI\_TxRxCpltCallback(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00815\ \textcolor{keywordtype}{void}\ HAL\_SPI\_TxHalfCpltCallback(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00816\ \textcolor{keywordtype}{void}\ HAL\_SPI\_RxHalfCpltCallback(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00817\ \textcolor{keywordtype}{void}\ HAL\_SPI\_TxRxHalfCpltCallback(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00818\ \textcolor{keywordtype}{void}\ HAL\_SPI\_ErrorCallback(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00819\ \textcolor{keywordtype}{void}\ HAL\_SPI\_AbortCpltCallback(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00827\ \textcolor{comment}{/*\ Peripheral\ State\ and\ Error\ functions\ ***************************************/}}
\DoxyCodeLine{00828\ HAL\_SPI\_StateTypeDef\ HAL\_SPI\_GetState(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00829\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_SPI\_GetError(SPI\_HandleTypeDef\ *hspi);}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00847\ \}}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00849\ }
\DoxyCodeLine{00850\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G0xx\_HAL\_SPI\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00851\ }

\end{DoxyCode}
