// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/12/2024 00:45:36"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MAR (
	DATA_ADDR,
	LOAD,
	MIR,
	CLOCK,
	\INPUT );
output 	[31:0] DATA_ADDR;
input 	LOAD;
input 	[35:0] MIR;
input 	CLOCK;
input 	[31:0] \INPUT ;

// Design Ports Information
// DATA_ADDR[31]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[30]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[29]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[28]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[27]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[26]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[25]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[24]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[23]	=>  Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[22]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[21]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[20]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[19]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[18]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[17]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[16]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[15]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[14]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[13]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[12]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[11]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[10]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[9]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[8]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[7]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[6]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[5]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[4]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[3]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[1]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDR[0]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[35]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[34]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[33]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[32]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[31]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[30]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[29]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[28]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[27]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[26]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[25]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[24]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[23]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[22]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[21]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[20]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[19]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[18]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[17]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[16]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[15]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[14]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[13]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[12]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[11]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[10]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[9]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[8]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[6]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[5]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[3]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[2]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[1]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[0]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[7]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[6]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[4]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[31]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LOAD	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[30]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[29]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[28]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[27]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[26]	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[25]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[24]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[23]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[22]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[21]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[20]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[19]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[18]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[17]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[16]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[15]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[14]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[13]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[12]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[11]	=>  Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[10]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[9]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[8]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[3]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[2]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[1]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT[0]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[7]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK~combout ;
wire \inst|inst12~combout ;
wire \inst|inst12~clkctrl_outclk ;
wire \inst|inst16|inst~feeder_combout ;
wire \LOAD~combout ;
wire \LOAD~clkctrl_outclk ;
wire \inst|inst16|inst~regout ;
wire \inst|inst16|inst5~regout ;
wire \inst|inst16|inst16~regout ;
wire \inst|inst16|inst20~feeder_combout ;
wire \inst|inst16|inst20~regout ;
wire \inst|inst15|inst~feeder_combout ;
wire \inst|inst15|inst~regout ;
wire \inst|inst15|inst5~feeder_combout ;
wire \inst|inst15|inst5~regout ;
wire \inst|inst15|inst16~feeder_combout ;
wire \inst|inst15|inst16~regout ;
wire \inst|inst15|inst20~regout ;
wire \inst|inst14|inst~feeder_combout ;
wire \inst|inst14|inst~regout ;
wire \inst|inst14|inst5~regout ;
wire \inst|inst14|inst16~feeder_combout ;
wire \inst|inst14|inst16~regout ;
wire \inst|inst14|inst20~feeder_combout ;
wire \inst|inst14|inst20~regout ;
wire \inst|inst11|inst~feeder_combout ;
wire \inst|inst11|inst~regout ;
wire \inst|inst11|inst5~feeder_combout ;
wire \inst|inst11|inst5~regout ;
wire \inst|inst11|inst16~feeder_combout ;
wire \inst|inst11|inst16~regout ;
wire \inst|inst11|inst20~feeder_combout ;
wire \inst|inst11|inst20~regout ;
wire \inst|inst3|inst~feeder_combout ;
wire \inst|inst3|inst~regout ;
wire \inst|inst3|inst5~feeder_combout ;
wire \inst|inst3|inst5~regout ;
wire \inst|inst3|inst16~feeder_combout ;
wire \inst|inst3|inst16~regout ;
wire \inst|inst3|inst20~feeder_combout ;
wire \inst|inst3|inst20~regout ;
wire \inst|inst2|inst~feeder_combout ;
wire \inst|inst2|inst~regout ;
wire \inst|inst2|inst5~feeder_combout ;
wire \inst|inst2|inst5~regout ;
wire \inst|inst2|inst16~feeder_combout ;
wire \inst|inst2|inst16~regout ;
wire \inst|inst2|inst20~feeder_combout ;
wire \inst|inst2|inst20~regout ;
wire \inst|inst|inst20~regout ;
wire \inst|inst|inst16~regout ;
wire \inst|inst|inst5~feeder_combout ;
wire \inst|inst|inst5~regout ;
wire \inst|inst|inst~feeder_combout ;
wire \inst|inst|inst~regout ;
wire [35:0] \MIR~combout ;
wire [31:0] \INPUT~combout ;


// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[7]));
// synopsys translate_off
defparam \MIR[7]~I .input_async_reset = "none";
defparam \MIR[7]~I .input_power_up = "low";
defparam \MIR[7]~I .input_register_mode = "none";
defparam \MIR[7]~I .input_sync_reset = "none";
defparam \MIR[7]~I .oe_async_reset = "none";
defparam \MIR[7]~I .oe_power_up = "low";
defparam \MIR[7]~I .oe_register_mode = "none";
defparam \MIR[7]~I .oe_sync_reset = "none";
defparam \MIR[7]~I .operation_mode = "input";
defparam \MIR[7]~I .output_async_reset = "none";
defparam \MIR[7]~I .output_power_up = "low";
defparam \MIR[7]~I .output_register_mode = "none";
defparam \MIR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N24
cycloneii_lcell_comb \inst|inst12 (
// Equation(s):
// \inst|inst12~combout  = LCELL((\MIR~combout [7] & \CLOCK~combout ))

	.dataa(\MIR~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\CLOCK~combout ),
	.cin(gnd),
	.combout(\inst|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst12 .lut_mask = 16'hAA00;
defparam \inst|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \inst|inst12~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst|inst12~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|inst12~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|inst12~clkctrl .clock_type = "global clock";
defparam \inst|inst12~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [31]));
// synopsys translate_off
defparam \INPUT[31]~I .input_async_reset = "none";
defparam \INPUT[31]~I .input_power_up = "low";
defparam \INPUT[31]~I .input_register_mode = "none";
defparam \INPUT[31]~I .input_sync_reset = "none";
defparam \INPUT[31]~I .oe_async_reset = "none";
defparam \INPUT[31]~I .oe_power_up = "low";
defparam \INPUT[31]~I .oe_register_mode = "none";
defparam \INPUT[31]~I .oe_sync_reset = "none";
defparam \INPUT[31]~I .operation_mode = "input";
defparam \INPUT[31]~I .output_async_reset = "none";
defparam \INPUT[31]~I .output_power_up = "low";
defparam \INPUT[31]~I .output_register_mode = "none";
defparam \INPUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y1_N16
cycloneii_lcell_comb \inst|inst16|inst~feeder (
// Equation(s):
// \inst|inst16|inst~feeder_combout  = \INPUT~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [31]),
	.cin(gnd),
	.combout(\inst|inst16|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst16|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst16|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \LOAD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\LOAD~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LOAD));
// synopsys translate_off
defparam \LOAD~I .input_async_reset = "none";
defparam \LOAD~I .input_power_up = "low";
defparam \LOAD~I .input_register_mode = "none";
defparam \LOAD~I .input_sync_reset = "none";
defparam \LOAD~I .oe_async_reset = "none";
defparam \LOAD~I .oe_power_up = "low";
defparam \LOAD~I .oe_register_mode = "none";
defparam \LOAD~I .oe_sync_reset = "none";
defparam \LOAD~I .operation_mode = "input";
defparam \LOAD~I .output_async_reset = "none";
defparam \LOAD~I .output_power_up = "low";
defparam \LOAD~I .output_register_mode = "none";
defparam \LOAD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \LOAD~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\LOAD~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LOAD~clkctrl_outclk ));
// synopsys translate_off
defparam \LOAD~clkctrl .clock_type = "global clock";
defparam \LOAD~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X3_Y1_N17
cycloneii_lcell_ff \inst|inst16|inst (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst16|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst16|inst~regout ));

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [30]));
// synopsys translate_off
defparam \INPUT[30]~I .input_async_reset = "none";
defparam \INPUT[30]~I .input_power_up = "low";
defparam \INPUT[30]~I .input_register_mode = "none";
defparam \INPUT[30]~I .input_sync_reset = "none";
defparam \INPUT[30]~I .oe_async_reset = "none";
defparam \INPUT[30]~I .oe_power_up = "low";
defparam \INPUT[30]~I .oe_register_mode = "none";
defparam \INPUT[30]~I .oe_sync_reset = "none";
defparam \INPUT[30]~I .operation_mode = "input";
defparam \INPUT[30]~I .output_async_reset = "none";
defparam \INPUT[30]~I .output_power_up = "low";
defparam \INPUT[30]~I .output_register_mode = "none";
defparam \INPUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y13_N17
cycloneii_lcell_ff \inst|inst16|inst5 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INPUT~combout [30]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst16|inst5~regout ));

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [29]));
// synopsys translate_off
defparam \INPUT[29]~I .input_async_reset = "none";
defparam \INPUT[29]~I .input_power_up = "low";
defparam \INPUT[29]~I .input_register_mode = "none";
defparam \INPUT[29]~I .input_sync_reset = "none";
defparam \INPUT[29]~I .oe_async_reset = "none";
defparam \INPUT[29]~I .oe_power_up = "low";
defparam \INPUT[29]~I .oe_register_mode = "none";
defparam \INPUT[29]~I .oe_sync_reset = "none";
defparam \INPUT[29]~I .operation_mode = "input";
defparam \INPUT[29]~I .output_async_reset = "none";
defparam \INPUT[29]~I .output_power_up = "low";
defparam \INPUT[29]~I .output_register_mode = "none";
defparam \INPUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X5_Y13_N1
cycloneii_lcell_ff \inst|inst16|inst16 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INPUT~combout [29]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst16|inst16~regout ));

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [28]));
// synopsys translate_off
defparam \INPUT[28]~I .input_async_reset = "none";
defparam \INPUT[28]~I .input_power_up = "low";
defparam \INPUT[28]~I .input_register_mode = "none";
defparam \INPUT[28]~I .input_sync_reset = "none";
defparam \INPUT[28]~I .oe_async_reset = "none";
defparam \INPUT[28]~I .oe_power_up = "low";
defparam \INPUT[28]~I .oe_register_mode = "none";
defparam \INPUT[28]~I .oe_sync_reset = "none";
defparam \INPUT[28]~I .operation_mode = "input";
defparam \INPUT[28]~I .output_async_reset = "none";
defparam \INPUT[28]~I .output_power_up = "low";
defparam \INPUT[28]~I .output_register_mode = "none";
defparam \INPUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N8
cycloneii_lcell_comb \inst|inst16|inst20~feeder (
// Equation(s):
// \inst|inst16|inst20~feeder_combout  = \INPUT~combout [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [28]),
	.cin(gnd),
	.combout(\inst|inst16|inst20~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst16|inst20~feeder .lut_mask = 16'hFF00;
defparam \inst|inst16|inst20~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N9
cycloneii_lcell_ff \inst|inst16|inst20 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst16|inst20~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst16|inst20~regout ));

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [27]));
// synopsys translate_off
defparam \INPUT[27]~I .input_async_reset = "none";
defparam \INPUT[27]~I .input_power_up = "low";
defparam \INPUT[27]~I .input_register_mode = "none";
defparam \INPUT[27]~I .input_sync_reset = "none";
defparam \INPUT[27]~I .oe_async_reset = "none";
defparam \INPUT[27]~I .oe_power_up = "low";
defparam \INPUT[27]~I .oe_register_mode = "none";
defparam \INPUT[27]~I .oe_sync_reset = "none";
defparam \INPUT[27]~I .operation_mode = "input";
defparam \INPUT[27]~I .output_async_reset = "none";
defparam \INPUT[27]~I .output_power_up = "low";
defparam \INPUT[27]~I .output_register_mode = "none";
defparam \INPUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y2_N24
cycloneii_lcell_comb \inst|inst15|inst~feeder (
// Equation(s):
// \inst|inst15|inst~feeder_combout  = \INPUT~combout [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [27]),
	.cin(gnd),
	.combout(\inst|inst15|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst15|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst15|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N25
cycloneii_lcell_ff \inst|inst15|inst (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst15|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst15|inst~regout ));

// Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [26]));
// synopsys translate_off
defparam \INPUT[26]~I .input_async_reset = "none";
defparam \INPUT[26]~I .input_power_up = "low";
defparam \INPUT[26]~I .input_register_mode = "none";
defparam \INPUT[26]~I .input_sync_reset = "none";
defparam \INPUT[26]~I .oe_async_reset = "none";
defparam \INPUT[26]~I .oe_power_up = "low";
defparam \INPUT[26]~I .oe_register_mode = "none";
defparam \INPUT[26]~I .oe_sync_reset = "none";
defparam \INPUT[26]~I .operation_mode = "input";
defparam \INPUT[26]~I .output_async_reset = "none";
defparam \INPUT[26]~I .output_power_up = "low";
defparam \INPUT[26]~I .output_register_mode = "none";
defparam \INPUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N16
cycloneii_lcell_comb \inst|inst15|inst5~feeder (
// Equation(s):
// \inst|inst15|inst5~feeder_combout  = \INPUT~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [26]),
	.cin(gnd),
	.combout(\inst|inst15|inst5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst15|inst5~feeder .lut_mask = 16'hFF00;
defparam \inst|inst15|inst5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y1_N17
cycloneii_lcell_ff \inst|inst15|inst5 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst15|inst5~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst15|inst5~regout ));

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [25]));
// synopsys translate_off
defparam \INPUT[25]~I .input_async_reset = "none";
defparam \INPUT[25]~I .input_power_up = "low";
defparam \INPUT[25]~I .input_register_mode = "none";
defparam \INPUT[25]~I .input_sync_reset = "none";
defparam \INPUT[25]~I .oe_async_reset = "none";
defparam \INPUT[25]~I .oe_power_up = "low";
defparam \INPUT[25]~I .oe_register_mode = "none";
defparam \INPUT[25]~I .oe_sync_reset = "none";
defparam \INPUT[25]~I .operation_mode = "input";
defparam \INPUT[25]~I .output_async_reset = "none";
defparam \INPUT[25]~I .output_power_up = "low";
defparam \INPUT[25]~I .output_register_mode = "none";
defparam \INPUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N16
cycloneii_lcell_comb \inst|inst15|inst16~feeder (
// Equation(s):
// \inst|inst15|inst16~feeder_combout  = \INPUT~combout [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [25]),
	.cin(gnd),
	.combout(\inst|inst15|inst16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst15|inst16~feeder .lut_mask = 16'hFF00;
defparam \inst|inst15|inst16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y11_N17
cycloneii_lcell_ff \inst|inst15|inst16 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst15|inst16~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst15|inst16~regout ));

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [24]));
// synopsys translate_off
defparam \INPUT[24]~I .input_async_reset = "none";
defparam \INPUT[24]~I .input_power_up = "low";
defparam \INPUT[24]~I .input_register_mode = "none";
defparam \INPUT[24]~I .input_sync_reset = "none";
defparam \INPUT[24]~I .oe_async_reset = "none";
defparam \INPUT[24]~I .oe_power_up = "low";
defparam \INPUT[24]~I .oe_register_mode = "none";
defparam \INPUT[24]~I .oe_sync_reset = "none";
defparam \INPUT[24]~I .operation_mode = "input";
defparam \INPUT[24]~I .output_async_reset = "none";
defparam \INPUT[24]~I .output_power_up = "low";
defparam \INPUT[24]~I .output_register_mode = "none";
defparam \INPUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X17_Y13_N1
cycloneii_lcell_ff \inst|inst15|inst20 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INPUT~combout [24]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst15|inst20~regout ));

// Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [23]));
// synopsys translate_off
defparam \INPUT[23]~I .input_async_reset = "none";
defparam \INPUT[23]~I .input_power_up = "low";
defparam \INPUT[23]~I .input_register_mode = "none";
defparam \INPUT[23]~I .input_sync_reset = "none";
defparam \INPUT[23]~I .oe_async_reset = "none";
defparam \INPUT[23]~I .oe_power_up = "low";
defparam \INPUT[23]~I .oe_register_mode = "none";
defparam \INPUT[23]~I .oe_sync_reset = "none";
defparam \INPUT[23]~I .operation_mode = "input";
defparam \INPUT[23]~I .output_async_reset = "none";
defparam \INPUT[23]~I .output_power_up = "low";
defparam \INPUT[23]~I .output_register_mode = "none";
defparam \INPUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y1_N16
cycloneii_lcell_comb \inst|inst14|inst~feeder (
// Equation(s):
// \inst|inst14|inst~feeder_combout  = \INPUT~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [23]),
	.cin(gnd),
	.combout(\inst|inst14|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst14|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y1_N17
cycloneii_lcell_ff \inst|inst14|inst (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst14|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst14|inst~regout ));

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [22]));
// synopsys translate_off
defparam \INPUT[22]~I .input_async_reset = "none";
defparam \INPUT[22]~I .input_power_up = "low";
defparam \INPUT[22]~I .input_register_mode = "none";
defparam \INPUT[22]~I .input_sync_reset = "none";
defparam \INPUT[22]~I .oe_async_reset = "none";
defparam \INPUT[22]~I .oe_power_up = "low";
defparam \INPUT[22]~I .oe_register_mode = "none";
defparam \INPUT[22]~I .oe_sync_reset = "none";
defparam \INPUT[22]~I .operation_mode = "input";
defparam \INPUT[22]~I .output_async_reset = "none";
defparam \INPUT[22]~I .output_power_up = "low";
defparam \INPUT[22]~I .output_register_mode = "none";
defparam \INPUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X26_Y12_N17
cycloneii_lcell_ff \inst|inst14|inst5 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INPUT~combout [22]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst14|inst5~regout ));

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [21]));
// synopsys translate_off
defparam \INPUT[21]~I .input_async_reset = "none";
defparam \INPUT[21]~I .input_power_up = "low";
defparam \INPUT[21]~I .input_register_mode = "none";
defparam \INPUT[21]~I .input_sync_reset = "none";
defparam \INPUT[21]~I .oe_async_reset = "none";
defparam \INPUT[21]~I .oe_power_up = "low";
defparam \INPUT[21]~I .oe_register_mode = "none";
defparam \INPUT[21]~I .oe_sync_reset = "none";
defparam \INPUT[21]~I .operation_mode = "input";
defparam \INPUT[21]~I .output_async_reset = "none";
defparam \INPUT[21]~I .output_power_up = "low";
defparam \INPUT[21]~I .output_register_mode = "none";
defparam \INPUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N0
cycloneii_lcell_comb \inst|inst14|inst16~feeder (
// Equation(s):
// \inst|inst14|inst16~feeder_combout  = \INPUT~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [21]),
	.cin(gnd),
	.combout(\inst|inst14|inst16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|inst16~feeder .lut_mask = 16'hFF00;
defparam \inst|inst14|inst16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y13_N1
cycloneii_lcell_ff \inst|inst14|inst16 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst14|inst16~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst14|inst16~regout ));

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [20]));
// synopsys translate_off
defparam \INPUT[20]~I .input_async_reset = "none";
defparam \INPUT[20]~I .input_power_up = "low";
defparam \INPUT[20]~I .input_register_mode = "none";
defparam \INPUT[20]~I .input_sync_reset = "none";
defparam \INPUT[20]~I .oe_async_reset = "none";
defparam \INPUT[20]~I .oe_power_up = "low";
defparam \INPUT[20]~I .oe_register_mode = "none";
defparam \INPUT[20]~I .oe_sync_reset = "none";
defparam \INPUT[20]~I .operation_mode = "input";
defparam \INPUT[20]~I .output_async_reset = "none";
defparam \INPUT[20]~I .output_power_up = "low";
defparam \INPUT[20]~I .output_register_mode = "none";
defparam \INPUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N24
cycloneii_lcell_comb \inst|inst14|inst20~feeder (
// Equation(s):
// \inst|inst14|inst20~feeder_combout  = \INPUT~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [20]),
	.cin(gnd),
	.combout(\inst|inst14|inst20~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|inst20~feeder .lut_mask = 16'hFF00;
defparam \inst|inst14|inst20~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y4_N25
cycloneii_lcell_ff \inst|inst14|inst20 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst14|inst20~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst14|inst20~regout ));

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [19]));
// synopsys translate_off
defparam \INPUT[19]~I .input_async_reset = "none";
defparam \INPUT[19]~I .input_power_up = "low";
defparam \INPUT[19]~I .input_register_mode = "none";
defparam \INPUT[19]~I .input_sync_reset = "none";
defparam \INPUT[19]~I .oe_async_reset = "none";
defparam \INPUT[19]~I .oe_power_up = "low";
defparam \INPUT[19]~I .oe_register_mode = "none";
defparam \INPUT[19]~I .oe_sync_reset = "none";
defparam \INPUT[19]~I .operation_mode = "input";
defparam \INPUT[19]~I .output_async_reset = "none";
defparam \INPUT[19]~I .output_power_up = "low";
defparam \INPUT[19]~I .output_register_mode = "none";
defparam \INPUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y1_N16
cycloneii_lcell_comb \inst|inst11|inst~feeder (
// Equation(s):
// \inst|inst11|inst~feeder_combout  = \INPUT~combout [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [19]),
	.cin(gnd),
	.combout(\inst|inst11|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst11|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y1_N17
cycloneii_lcell_ff \inst|inst11|inst (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst11|inst~regout ));

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [18]));
// synopsys translate_off
defparam \INPUT[18]~I .input_async_reset = "none";
defparam \INPUT[18]~I .input_power_up = "low";
defparam \INPUT[18]~I .input_register_mode = "none";
defparam \INPUT[18]~I .input_sync_reset = "none";
defparam \INPUT[18]~I .oe_async_reset = "none";
defparam \INPUT[18]~I .oe_power_up = "low";
defparam \INPUT[18]~I .oe_register_mode = "none";
defparam \INPUT[18]~I .oe_sync_reset = "none";
defparam \INPUT[18]~I .operation_mode = "input";
defparam \INPUT[18]~I .output_async_reset = "none";
defparam \INPUT[18]~I .output_power_up = "low";
defparam \INPUT[18]~I .output_register_mode = "none";
defparam \INPUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N8
cycloneii_lcell_comb \inst|inst11|inst5~feeder (
// Equation(s):
// \inst|inst11|inst5~feeder_combout  = \INPUT~combout [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [18]),
	.cin(gnd),
	.combout(\inst|inst11|inst5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11|inst5~feeder .lut_mask = 16'hFF00;
defparam \inst|inst11|inst5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y12_N9
cycloneii_lcell_ff \inst|inst11|inst5 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11|inst5~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst11|inst5~regout ));

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [17]));
// synopsys translate_off
defparam \INPUT[17]~I .input_async_reset = "none";
defparam \INPUT[17]~I .input_power_up = "low";
defparam \INPUT[17]~I .input_register_mode = "none";
defparam \INPUT[17]~I .input_sync_reset = "none";
defparam \INPUT[17]~I .oe_async_reset = "none";
defparam \INPUT[17]~I .oe_power_up = "low";
defparam \INPUT[17]~I .oe_register_mode = "none";
defparam \INPUT[17]~I .oe_sync_reset = "none";
defparam \INPUT[17]~I .operation_mode = "input";
defparam \INPUT[17]~I .output_async_reset = "none";
defparam \INPUT[17]~I .output_power_up = "low";
defparam \INPUT[17]~I .output_register_mode = "none";
defparam \INPUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y3_N24
cycloneii_lcell_comb \inst|inst11|inst16~feeder (
// Equation(s):
// \inst|inst11|inst16~feeder_combout  = \INPUT~combout [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [17]),
	.cin(gnd),
	.combout(\inst|inst11|inst16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11|inst16~feeder .lut_mask = 16'hFF00;
defparam \inst|inst11|inst16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y3_N25
cycloneii_lcell_ff \inst|inst11|inst16 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11|inst16~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst11|inst16~regout ));

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [16]));
// synopsys translate_off
defparam \INPUT[16]~I .input_async_reset = "none";
defparam \INPUT[16]~I .input_power_up = "low";
defparam \INPUT[16]~I .input_register_mode = "none";
defparam \INPUT[16]~I .input_sync_reset = "none";
defparam \INPUT[16]~I .oe_async_reset = "none";
defparam \INPUT[16]~I .oe_power_up = "low";
defparam \INPUT[16]~I .oe_register_mode = "none";
defparam \INPUT[16]~I .oe_sync_reset = "none";
defparam \INPUT[16]~I .operation_mode = "input";
defparam \INPUT[16]~I .output_async_reset = "none";
defparam \INPUT[16]~I .output_power_up = "low";
defparam \INPUT[16]~I .output_register_mode = "none";
defparam \INPUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N24
cycloneii_lcell_comb \inst|inst11|inst20~feeder (
// Equation(s):
// \inst|inst11|inst20~feeder_combout  = \INPUT~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [16]),
	.cin(gnd),
	.combout(\inst|inst11|inst20~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11|inst20~feeder .lut_mask = 16'hFF00;
defparam \inst|inst11|inst20~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y6_N25
cycloneii_lcell_ff \inst|inst11|inst20 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11|inst20~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst11|inst20~regout ));

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [15]));
// synopsys translate_off
defparam \INPUT[15]~I .input_async_reset = "none";
defparam \INPUT[15]~I .input_power_up = "low";
defparam \INPUT[15]~I .input_register_mode = "none";
defparam \INPUT[15]~I .input_sync_reset = "none";
defparam \INPUT[15]~I .oe_async_reset = "none";
defparam \INPUT[15]~I .oe_power_up = "low";
defparam \INPUT[15]~I .oe_register_mode = "none";
defparam \INPUT[15]~I .oe_sync_reset = "none";
defparam \INPUT[15]~I .operation_mode = "input";
defparam \INPUT[15]~I .output_async_reset = "none";
defparam \INPUT[15]~I .output_power_up = "low";
defparam \INPUT[15]~I .output_register_mode = "none";
defparam \INPUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N24
cycloneii_lcell_comb \inst|inst3|inst~feeder (
// Equation(s):
// \inst|inst3|inst~feeder_combout  = \INPUT~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [15]),
	.cin(gnd),
	.combout(\inst|inst3|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst3|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N25
cycloneii_lcell_ff \inst|inst3|inst (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst3|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst~regout ));

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [14]));
// synopsys translate_off
defparam \INPUT[14]~I .input_async_reset = "none";
defparam \INPUT[14]~I .input_power_up = "low";
defparam \INPUT[14]~I .input_register_mode = "none";
defparam \INPUT[14]~I .input_sync_reset = "none";
defparam \INPUT[14]~I .oe_async_reset = "none";
defparam \INPUT[14]~I .oe_power_up = "low";
defparam \INPUT[14]~I .oe_register_mode = "none";
defparam \INPUT[14]~I .oe_sync_reset = "none";
defparam \INPUT[14]~I .operation_mode = "input";
defparam \INPUT[14]~I .output_async_reset = "none";
defparam \INPUT[14]~I .output_power_up = "low";
defparam \INPUT[14]~I .output_register_mode = "none";
defparam \INPUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
cycloneii_lcell_comb \inst|inst3|inst5~feeder (
// Equation(s):
// \inst|inst3|inst5~feeder_combout  = \INPUT~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [14]),
	.cin(gnd),
	.combout(\inst|inst3|inst5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst5~feeder .lut_mask = 16'hFF00;
defparam \inst|inst3|inst5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y13_N1
cycloneii_lcell_ff \inst|inst3|inst5 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst3|inst5~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst5~regout ));

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [13]));
// synopsys translate_off
defparam \INPUT[13]~I .input_async_reset = "none";
defparam \INPUT[13]~I .input_power_up = "low";
defparam \INPUT[13]~I .input_register_mode = "none";
defparam \INPUT[13]~I .input_sync_reset = "none";
defparam \INPUT[13]~I .oe_async_reset = "none";
defparam \INPUT[13]~I .oe_power_up = "low";
defparam \INPUT[13]~I .oe_register_mode = "none";
defparam \INPUT[13]~I .oe_sync_reset = "none";
defparam \INPUT[13]~I .operation_mode = "input";
defparam \INPUT[13]~I .output_async_reset = "none";
defparam \INPUT[13]~I .output_power_up = "low";
defparam \INPUT[13]~I .output_register_mode = "none";
defparam \INPUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y1_N16
cycloneii_lcell_comb \inst|inst3|inst16~feeder (
// Equation(s):
// \inst|inst3|inst16~feeder_combout  = \INPUT~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [13]),
	.cin(gnd),
	.combout(\inst|inst3|inst16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst16~feeder .lut_mask = 16'hFF00;
defparam \inst|inst3|inst16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y1_N17
cycloneii_lcell_ff \inst|inst3|inst16 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst3|inst16~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst16~regout ));

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [12]));
// synopsys translate_off
defparam \INPUT[12]~I .input_async_reset = "none";
defparam \INPUT[12]~I .input_power_up = "low";
defparam \INPUT[12]~I .input_register_mode = "none";
defparam \INPUT[12]~I .input_sync_reset = "none";
defparam \INPUT[12]~I .oe_async_reset = "none";
defparam \INPUT[12]~I .oe_power_up = "low";
defparam \INPUT[12]~I .oe_register_mode = "none";
defparam \INPUT[12]~I .oe_sync_reset = "none";
defparam \INPUT[12]~I .operation_mode = "input";
defparam \INPUT[12]~I .output_async_reset = "none";
defparam \INPUT[12]~I .output_power_up = "low";
defparam \INPUT[12]~I .output_register_mode = "none";
defparam \INPUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y3_N24
cycloneii_lcell_comb \inst|inst3|inst20~feeder (
// Equation(s):
// \inst|inst3|inst20~feeder_combout  = \INPUT~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [12]),
	.cin(gnd),
	.combout(\inst|inst3|inst20~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst20~feeder .lut_mask = 16'hFF00;
defparam \inst|inst3|inst20~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y3_N25
cycloneii_lcell_ff \inst|inst3|inst20 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst3|inst20~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst20~regout ));

// Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [11]));
// synopsys translate_off
defparam \INPUT[11]~I .input_async_reset = "none";
defparam \INPUT[11]~I .input_power_up = "low";
defparam \INPUT[11]~I .input_register_mode = "none";
defparam \INPUT[11]~I .input_sync_reset = "none";
defparam \INPUT[11]~I .oe_async_reset = "none";
defparam \INPUT[11]~I .oe_power_up = "low";
defparam \INPUT[11]~I .oe_register_mode = "none";
defparam \INPUT[11]~I .oe_sync_reset = "none";
defparam \INPUT[11]~I .operation_mode = "input";
defparam \INPUT[11]~I .output_async_reset = "none";
defparam \INPUT[11]~I .output_power_up = "low";
defparam \INPUT[11]~I .output_register_mode = "none";
defparam \INPUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y1_N8
cycloneii_lcell_comb \inst|inst2|inst~feeder (
// Equation(s):
// \inst|inst2|inst~feeder_combout  = \INPUT~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [11]),
	.cin(gnd),
	.combout(\inst|inst2|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst2|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y1_N9
cycloneii_lcell_ff \inst|inst2|inst (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst2|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst~regout ));

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [10]));
// synopsys translate_off
defparam \INPUT[10]~I .input_async_reset = "none";
defparam \INPUT[10]~I .input_power_up = "low";
defparam \INPUT[10]~I .input_register_mode = "none";
defparam \INPUT[10]~I .input_sync_reset = "none";
defparam \INPUT[10]~I .oe_async_reset = "none";
defparam \INPUT[10]~I .oe_power_up = "low";
defparam \INPUT[10]~I .oe_register_mode = "none";
defparam \INPUT[10]~I .oe_sync_reset = "none";
defparam \INPUT[10]~I .operation_mode = "input";
defparam \INPUT[10]~I .output_async_reset = "none";
defparam \INPUT[10]~I .output_power_up = "low";
defparam \INPUT[10]~I .output_register_mode = "none";
defparam \INPUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y5_N24
cycloneii_lcell_comb \inst|inst2|inst5~feeder (
// Equation(s):
// \inst|inst2|inst5~feeder_combout  = \INPUT~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [10]),
	.cin(gnd),
	.combout(\inst|inst2|inst5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst5~feeder .lut_mask = 16'hFF00;
defparam \inst|inst2|inst5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y5_N25
cycloneii_lcell_ff \inst|inst2|inst5 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst2|inst5~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst5~regout ));

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [9]));
// synopsys translate_off
defparam \INPUT[9]~I .input_async_reset = "none";
defparam \INPUT[9]~I .input_power_up = "low";
defparam \INPUT[9]~I .input_register_mode = "none";
defparam \INPUT[9]~I .input_sync_reset = "none";
defparam \INPUT[9]~I .oe_async_reset = "none";
defparam \INPUT[9]~I .oe_power_up = "low";
defparam \INPUT[9]~I .oe_register_mode = "none";
defparam \INPUT[9]~I .oe_sync_reset = "none";
defparam \INPUT[9]~I .operation_mode = "input";
defparam \INPUT[9]~I .output_async_reset = "none";
defparam \INPUT[9]~I .output_power_up = "low";
defparam \INPUT[9]~I .output_register_mode = "none";
defparam \INPUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
cycloneii_lcell_comb \inst|inst2|inst16~feeder (
// Equation(s):
// \inst|inst2|inst16~feeder_combout  = \INPUT~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [9]),
	.cin(gnd),
	.combout(\inst|inst2|inst16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst16~feeder .lut_mask = 16'hFF00;
defparam \inst|inst2|inst16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y13_N1
cycloneii_lcell_ff \inst|inst2|inst16 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst2|inst16~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst16~regout ));

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [8]));
// synopsys translate_off
defparam \INPUT[8]~I .input_async_reset = "none";
defparam \INPUT[8]~I .input_power_up = "low";
defparam \INPUT[8]~I .input_register_mode = "none";
defparam \INPUT[8]~I .input_sync_reset = "none";
defparam \INPUT[8]~I .oe_async_reset = "none";
defparam \INPUT[8]~I .oe_power_up = "low";
defparam \INPUT[8]~I .oe_register_mode = "none";
defparam \INPUT[8]~I .oe_sync_reset = "none";
defparam \INPUT[8]~I .operation_mode = "input";
defparam \INPUT[8]~I .output_async_reset = "none";
defparam \INPUT[8]~I .output_power_up = "low";
defparam \INPUT[8]~I .output_register_mode = "none";
defparam \INPUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y2_N8
cycloneii_lcell_comb \inst|inst2|inst20~feeder (
// Equation(s):
// \inst|inst2|inst20~feeder_combout  = \INPUT~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [8]),
	.cin(gnd),
	.combout(\inst|inst2|inst20~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst20~feeder .lut_mask = 16'hFF00;
defparam \inst|inst2|inst20~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y2_N9
cycloneii_lcell_ff \inst|inst2|inst20 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst2|inst20~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst20~regout ));

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [3]));
// synopsys translate_off
defparam \INPUT[3]~I .input_async_reset = "none";
defparam \INPUT[3]~I .input_power_up = "low";
defparam \INPUT[3]~I .input_register_mode = "none";
defparam \INPUT[3]~I .input_sync_reset = "none";
defparam \INPUT[3]~I .oe_async_reset = "none";
defparam \INPUT[3]~I .oe_power_up = "low";
defparam \INPUT[3]~I .oe_register_mode = "none";
defparam \INPUT[3]~I .oe_sync_reset = "none";
defparam \INPUT[3]~I .operation_mode = "input";
defparam \INPUT[3]~I .output_async_reset = "none";
defparam \INPUT[3]~I .output_power_up = "low";
defparam \INPUT[3]~I .output_register_mode = "none";
defparam \INPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X13_Y13_N1
cycloneii_lcell_ff \inst|inst|inst20 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INPUT~combout [3]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst20~regout ));

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [2]));
// synopsys translate_off
defparam \INPUT[2]~I .input_async_reset = "none";
defparam \INPUT[2]~I .input_power_up = "low";
defparam \INPUT[2]~I .input_register_mode = "none";
defparam \INPUT[2]~I .input_sync_reset = "none";
defparam \INPUT[2]~I .oe_async_reset = "none";
defparam \INPUT[2]~I .oe_power_up = "low";
defparam \INPUT[2]~I .oe_register_mode = "none";
defparam \INPUT[2]~I .oe_sync_reset = "none";
defparam \INPUT[2]~I .operation_mode = "input";
defparam \INPUT[2]~I .output_async_reset = "none";
defparam \INPUT[2]~I .output_power_up = "low";
defparam \INPUT[2]~I .output_register_mode = "none";
defparam \INPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X18_Y13_N1
cycloneii_lcell_ff \inst|inst|inst16 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\INPUT~combout [2]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst16~regout ));

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [1]));
// synopsys translate_off
defparam \INPUT[1]~I .input_async_reset = "none";
defparam \INPUT[1]~I .input_power_up = "low";
defparam \INPUT[1]~I .input_register_mode = "none";
defparam \INPUT[1]~I .input_sync_reset = "none";
defparam \INPUT[1]~I .oe_async_reset = "none";
defparam \INPUT[1]~I .oe_power_up = "low";
defparam \INPUT[1]~I .oe_register_mode = "none";
defparam \INPUT[1]~I .oe_sync_reset = "none";
defparam \INPUT[1]~I .operation_mode = "input";
defparam \INPUT[1]~I .output_async_reset = "none";
defparam \INPUT[1]~I .output_power_up = "low";
defparam \INPUT[1]~I .output_register_mode = "none";
defparam \INPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneii_lcell_comb \inst|inst|inst5~feeder (
// Equation(s):
// \inst|inst|inst5~feeder_combout  = \INPUT~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [1]),
	.cin(gnd),
	.combout(\inst|inst|inst5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst5~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y13_N1
cycloneii_lcell_ff \inst|inst|inst5 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst|inst5~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst5~regout ));

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [0]));
// synopsys translate_off
defparam \INPUT[0]~I .input_async_reset = "none";
defparam \INPUT[0]~I .input_power_up = "low";
defparam \INPUT[0]~I .input_register_mode = "none";
defparam \INPUT[0]~I .input_sync_reset = "none";
defparam \INPUT[0]~I .oe_async_reset = "none";
defparam \INPUT[0]~I .oe_power_up = "low";
defparam \INPUT[0]~I .oe_register_mode = "none";
defparam \INPUT[0]~I .oe_sync_reset = "none";
defparam \INPUT[0]~I .operation_mode = "input";
defparam \INPUT[0]~I .output_async_reset = "none";
defparam \INPUT[0]~I .output_power_up = "low";
defparam \INPUT[0]~I .output_register_mode = "none";
defparam \INPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N16
cycloneii_lcell_comb \inst|inst|inst~feeder (
// Equation(s):
// \inst|inst|inst~feeder_combout  = \INPUT~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\INPUT~combout [0]),
	.cin(gnd),
	.combout(\inst|inst|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y1_N17
cycloneii_lcell_ff \inst|inst|inst (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst~regout ));

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[31]~I (
	.datain(\inst|inst16|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[31]));
// synopsys translate_off
defparam \DATA_ADDR[31]~I .input_async_reset = "none";
defparam \DATA_ADDR[31]~I .input_power_up = "low";
defparam \DATA_ADDR[31]~I .input_register_mode = "none";
defparam \DATA_ADDR[31]~I .input_sync_reset = "none";
defparam \DATA_ADDR[31]~I .oe_async_reset = "none";
defparam \DATA_ADDR[31]~I .oe_power_up = "low";
defparam \DATA_ADDR[31]~I .oe_register_mode = "none";
defparam \DATA_ADDR[31]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[31]~I .operation_mode = "output";
defparam \DATA_ADDR[31]~I .output_async_reset = "none";
defparam \DATA_ADDR[31]~I .output_power_up = "low";
defparam \DATA_ADDR[31]~I .output_register_mode = "none";
defparam \DATA_ADDR[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[30]~I (
	.datain(\inst|inst16|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[30]));
// synopsys translate_off
defparam \DATA_ADDR[30]~I .input_async_reset = "none";
defparam \DATA_ADDR[30]~I .input_power_up = "low";
defparam \DATA_ADDR[30]~I .input_register_mode = "none";
defparam \DATA_ADDR[30]~I .input_sync_reset = "none";
defparam \DATA_ADDR[30]~I .oe_async_reset = "none";
defparam \DATA_ADDR[30]~I .oe_power_up = "low";
defparam \DATA_ADDR[30]~I .oe_register_mode = "none";
defparam \DATA_ADDR[30]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[30]~I .operation_mode = "output";
defparam \DATA_ADDR[30]~I .output_async_reset = "none";
defparam \DATA_ADDR[30]~I .output_power_up = "low";
defparam \DATA_ADDR[30]~I .output_register_mode = "none";
defparam \DATA_ADDR[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[29]~I (
	.datain(\inst|inst16|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[29]));
// synopsys translate_off
defparam \DATA_ADDR[29]~I .input_async_reset = "none";
defparam \DATA_ADDR[29]~I .input_power_up = "low";
defparam \DATA_ADDR[29]~I .input_register_mode = "none";
defparam \DATA_ADDR[29]~I .input_sync_reset = "none";
defparam \DATA_ADDR[29]~I .oe_async_reset = "none";
defparam \DATA_ADDR[29]~I .oe_power_up = "low";
defparam \DATA_ADDR[29]~I .oe_register_mode = "none";
defparam \DATA_ADDR[29]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[29]~I .operation_mode = "output";
defparam \DATA_ADDR[29]~I .output_async_reset = "none";
defparam \DATA_ADDR[29]~I .output_power_up = "low";
defparam \DATA_ADDR[29]~I .output_register_mode = "none";
defparam \DATA_ADDR[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[28]~I (
	.datain(\inst|inst16|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[28]));
// synopsys translate_off
defparam \DATA_ADDR[28]~I .input_async_reset = "none";
defparam \DATA_ADDR[28]~I .input_power_up = "low";
defparam \DATA_ADDR[28]~I .input_register_mode = "none";
defparam \DATA_ADDR[28]~I .input_sync_reset = "none";
defparam \DATA_ADDR[28]~I .oe_async_reset = "none";
defparam \DATA_ADDR[28]~I .oe_power_up = "low";
defparam \DATA_ADDR[28]~I .oe_register_mode = "none";
defparam \DATA_ADDR[28]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[28]~I .operation_mode = "output";
defparam \DATA_ADDR[28]~I .output_async_reset = "none";
defparam \DATA_ADDR[28]~I .output_power_up = "low";
defparam \DATA_ADDR[28]~I .output_register_mode = "none";
defparam \DATA_ADDR[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[27]~I (
	.datain(\inst|inst15|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[27]));
// synopsys translate_off
defparam \DATA_ADDR[27]~I .input_async_reset = "none";
defparam \DATA_ADDR[27]~I .input_power_up = "low";
defparam \DATA_ADDR[27]~I .input_register_mode = "none";
defparam \DATA_ADDR[27]~I .input_sync_reset = "none";
defparam \DATA_ADDR[27]~I .oe_async_reset = "none";
defparam \DATA_ADDR[27]~I .oe_power_up = "low";
defparam \DATA_ADDR[27]~I .oe_register_mode = "none";
defparam \DATA_ADDR[27]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[27]~I .operation_mode = "output";
defparam \DATA_ADDR[27]~I .output_async_reset = "none";
defparam \DATA_ADDR[27]~I .output_power_up = "low";
defparam \DATA_ADDR[27]~I .output_register_mode = "none";
defparam \DATA_ADDR[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[26]~I (
	.datain(\inst|inst15|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[26]));
// synopsys translate_off
defparam \DATA_ADDR[26]~I .input_async_reset = "none";
defparam \DATA_ADDR[26]~I .input_power_up = "low";
defparam \DATA_ADDR[26]~I .input_register_mode = "none";
defparam \DATA_ADDR[26]~I .input_sync_reset = "none";
defparam \DATA_ADDR[26]~I .oe_async_reset = "none";
defparam \DATA_ADDR[26]~I .oe_power_up = "low";
defparam \DATA_ADDR[26]~I .oe_register_mode = "none";
defparam \DATA_ADDR[26]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[26]~I .operation_mode = "output";
defparam \DATA_ADDR[26]~I .output_async_reset = "none";
defparam \DATA_ADDR[26]~I .output_power_up = "low";
defparam \DATA_ADDR[26]~I .output_register_mode = "none";
defparam \DATA_ADDR[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[25]~I (
	.datain(\inst|inst15|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[25]));
// synopsys translate_off
defparam \DATA_ADDR[25]~I .input_async_reset = "none";
defparam \DATA_ADDR[25]~I .input_power_up = "low";
defparam \DATA_ADDR[25]~I .input_register_mode = "none";
defparam \DATA_ADDR[25]~I .input_sync_reset = "none";
defparam \DATA_ADDR[25]~I .oe_async_reset = "none";
defparam \DATA_ADDR[25]~I .oe_power_up = "low";
defparam \DATA_ADDR[25]~I .oe_register_mode = "none";
defparam \DATA_ADDR[25]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[25]~I .operation_mode = "output";
defparam \DATA_ADDR[25]~I .output_async_reset = "none";
defparam \DATA_ADDR[25]~I .output_power_up = "low";
defparam \DATA_ADDR[25]~I .output_register_mode = "none";
defparam \DATA_ADDR[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[24]~I (
	.datain(\inst|inst15|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[24]));
// synopsys translate_off
defparam \DATA_ADDR[24]~I .input_async_reset = "none";
defparam \DATA_ADDR[24]~I .input_power_up = "low";
defparam \DATA_ADDR[24]~I .input_register_mode = "none";
defparam \DATA_ADDR[24]~I .input_sync_reset = "none";
defparam \DATA_ADDR[24]~I .oe_async_reset = "none";
defparam \DATA_ADDR[24]~I .oe_power_up = "low";
defparam \DATA_ADDR[24]~I .oe_register_mode = "none";
defparam \DATA_ADDR[24]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[24]~I .operation_mode = "output";
defparam \DATA_ADDR[24]~I .output_async_reset = "none";
defparam \DATA_ADDR[24]~I .output_power_up = "low";
defparam \DATA_ADDR[24]~I .output_register_mode = "none";
defparam \DATA_ADDR[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[23]~I (
	.datain(\inst|inst14|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[23]));
// synopsys translate_off
defparam \DATA_ADDR[23]~I .input_async_reset = "none";
defparam \DATA_ADDR[23]~I .input_power_up = "low";
defparam \DATA_ADDR[23]~I .input_register_mode = "none";
defparam \DATA_ADDR[23]~I .input_sync_reset = "none";
defparam \DATA_ADDR[23]~I .oe_async_reset = "none";
defparam \DATA_ADDR[23]~I .oe_power_up = "low";
defparam \DATA_ADDR[23]~I .oe_register_mode = "none";
defparam \DATA_ADDR[23]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[23]~I .operation_mode = "output";
defparam \DATA_ADDR[23]~I .output_async_reset = "none";
defparam \DATA_ADDR[23]~I .output_power_up = "low";
defparam \DATA_ADDR[23]~I .output_register_mode = "none";
defparam \DATA_ADDR[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[22]~I (
	.datain(\inst|inst14|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[22]));
// synopsys translate_off
defparam \DATA_ADDR[22]~I .input_async_reset = "none";
defparam \DATA_ADDR[22]~I .input_power_up = "low";
defparam \DATA_ADDR[22]~I .input_register_mode = "none";
defparam \DATA_ADDR[22]~I .input_sync_reset = "none";
defparam \DATA_ADDR[22]~I .oe_async_reset = "none";
defparam \DATA_ADDR[22]~I .oe_power_up = "low";
defparam \DATA_ADDR[22]~I .oe_register_mode = "none";
defparam \DATA_ADDR[22]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[22]~I .operation_mode = "output";
defparam \DATA_ADDR[22]~I .output_async_reset = "none";
defparam \DATA_ADDR[22]~I .output_power_up = "low";
defparam \DATA_ADDR[22]~I .output_register_mode = "none";
defparam \DATA_ADDR[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[21]~I (
	.datain(\inst|inst14|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[21]));
// synopsys translate_off
defparam \DATA_ADDR[21]~I .input_async_reset = "none";
defparam \DATA_ADDR[21]~I .input_power_up = "low";
defparam \DATA_ADDR[21]~I .input_register_mode = "none";
defparam \DATA_ADDR[21]~I .input_sync_reset = "none";
defparam \DATA_ADDR[21]~I .oe_async_reset = "none";
defparam \DATA_ADDR[21]~I .oe_power_up = "low";
defparam \DATA_ADDR[21]~I .oe_register_mode = "none";
defparam \DATA_ADDR[21]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[21]~I .operation_mode = "output";
defparam \DATA_ADDR[21]~I .output_async_reset = "none";
defparam \DATA_ADDR[21]~I .output_power_up = "low";
defparam \DATA_ADDR[21]~I .output_register_mode = "none";
defparam \DATA_ADDR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[20]~I (
	.datain(\inst|inst14|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[20]));
// synopsys translate_off
defparam \DATA_ADDR[20]~I .input_async_reset = "none";
defparam \DATA_ADDR[20]~I .input_power_up = "low";
defparam \DATA_ADDR[20]~I .input_register_mode = "none";
defparam \DATA_ADDR[20]~I .input_sync_reset = "none";
defparam \DATA_ADDR[20]~I .oe_async_reset = "none";
defparam \DATA_ADDR[20]~I .oe_power_up = "low";
defparam \DATA_ADDR[20]~I .oe_register_mode = "none";
defparam \DATA_ADDR[20]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[20]~I .operation_mode = "output";
defparam \DATA_ADDR[20]~I .output_async_reset = "none";
defparam \DATA_ADDR[20]~I .output_power_up = "low";
defparam \DATA_ADDR[20]~I .output_register_mode = "none";
defparam \DATA_ADDR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[19]~I (
	.datain(\inst|inst11|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[19]));
// synopsys translate_off
defparam \DATA_ADDR[19]~I .input_async_reset = "none";
defparam \DATA_ADDR[19]~I .input_power_up = "low";
defparam \DATA_ADDR[19]~I .input_register_mode = "none";
defparam \DATA_ADDR[19]~I .input_sync_reset = "none";
defparam \DATA_ADDR[19]~I .oe_async_reset = "none";
defparam \DATA_ADDR[19]~I .oe_power_up = "low";
defparam \DATA_ADDR[19]~I .oe_register_mode = "none";
defparam \DATA_ADDR[19]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[19]~I .operation_mode = "output";
defparam \DATA_ADDR[19]~I .output_async_reset = "none";
defparam \DATA_ADDR[19]~I .output_power_up = "low";
defparam \DATA_ADDR[19]~I .output_register_mode = "none";
defparam \DATA_ADDR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[18]~I (
	.datain(\inst|inst11|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[18]));
// synopsys translate_off
defparam \DATA_ADDR[18]~I .input_async_reset = "none";
defparam \DATA_ADDR[18]~I .input_power_up = "low";
defparam \DATA_ADDR[18]~I .input_register_mode = "none";
defparam \DATA_ADDR[18]~I .input_sync_reset = "none";
defparam \DATA_ADDR[18]~I .oe_async_reset = "none";
defparam \DATA_ADDR[18]~I .oe_power_up = "low";
defparam \DATA_ADDR[18]~I .oe_register_mode = "none";
defparam \DATA_ADDR[18]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[18]~I .operation_mode = "output";
defparam \DATA_ADDR[18]~I .output_async_reset = "none";
defparam \DATA_ADDR[18]~I .output_power_up = "low";
defparam \DATA_ADDR[18]~I .output_register_mode = "none";
defparam \DATA_ADDR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[17]~I (
	.datain(\inst|inst11|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[17]));
// synopsys translate_off
defparam \DATA_ADDR[17]~I .input_async_reset = "none";
defparam \DATA_ADDR[17]~I .input_power_up = "low";
defparam \DATA_ADDR[17]~I .input_register_mode = "none";
defparam \DATA_ADDR[17]~I .input_sync_reset = "none";
defparam \DATA_ADDR[17]~I .oe_async_reset = "none";
defparam \DATA_ADDR[17]~I .oe_power_up = "low";
defparam \DATA_ADDR[17]~I .oe_register_mode = "none";
defparam \DATA_ADDR[17]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[17]~I .operation_mode = "output";
defparam \DATA_ADDR[17]~I .output_async_reset = "none";
defparam \DATA_ADDR[17]~I .output_power_up = "low";
defparam \DATA_ADDR[17]~I .output_register_mode = "none";
defparam \DATA_ADDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[16]~I (
	.datain(\inst|inst11|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[16]));
// synopsys translate_off
defparam \DATA_ADDR[16]~I .input_async_reset = "none";
defparam \DATA_ADDR[16]~I .input_power_up = "low";
defparam \DATA_ADDR[16]~I .input_register_mode = "none";
defparam \DATA_ADDR[16]~I .input_sync_reset = "none";
defparam \DATA_ADDR[16]~I .oe_async_reset = "none";
defparam \DATA_ADDR[16]~I .oe_power_up = "low";
defparam \DATA_ADDR[16]~I .oe_register_mode = "none";
defparam \DATA_ADDR[16]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[16]~I .operation_mode = "output";
defparam \DATA_ADDR[16]~I .output_async_reset = "none";
defparam \DATA_ADDR[16]~I .output_power_up = "low";
defparam \DATA_ADDR[16]~I .output_register_mode = "none";
defparam \DATA_ADDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[15]~I (
	.datain(\inst|inst3|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[15]));
// synopsys translate_off
defparam \DATA_ADDR[15]~I .input_async_reset = "none";
defparam \DATA_ADDR[15]~I .input_power_up = "low";
defparam \DATA_ADDR[15]~I .input_register_mode = "none";
defparam \DATA_ADDR[15]~I .input_sync_reset = "none";
defparam \DATA_ADDR[15]~I .oe_async_reset = "none";
defparam \DATA_ADDR[15]~I .oe_power_up = "low";
defparam \DATA_ADDR[15]~I .oe_register_mode = "none";
defparam \DATA_ADDR[15]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[15]~I .operation_mode = "output";
defparam \DATA_ADDR[15]~I .output_async_reset = "none";
defparam \DATA_ADDR[15]~I .output_power_up = "low";
defparam \DATA_ADDR[15]~I .output_register_mode = "none";
defparam \DATA_ADDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[14]~I (
	.datain(\inst|inst3|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[14]));
// synopsys translate_off
defparam \DATA_ADDR[14]~I .input_async_reset = "none";
defparam \DATA_ADDR[14]~I .input_power_up = "low";
defparam \DATA_ADDR[14]~I .input_register_mode = "none";
defparam \DATA_ADDR[14]~I .input_sync_reset = "none";
defparam \DATA_ADDR[14]~I .oe_async_reset = "none";
defparam \DATA_ADDR[14]~I .oe_power_up = "low";
defparam \DATA_ADDR[14]~I .oe_register_mode = "none";
defparam \DATA_ADDR[14]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[14]~I .operation_mode = "output";
defparam \DATA_ADDR[14]~I .output_async_reset = "none";
defparam \DATA_ADDR[14]~I .output_power_up = "low";
defparam \DATA_ADDR[14]~I .output_register_mode = "none";
defparam \DATA_ADDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[13]~I (
	.datain(\inst|inst3|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[13]));
// synopsys translate_off
defparam \DATA_ADDR[13]~I .input_async_reset = "none";
defparam \DATA_ADDR[13]~I .input_power_up = "low";
defparam \DATA_ADDR[13]~I .input_register_mode = "none";
defparam \DATA_ADDR[13]~I .input_sync_reset = "none";
defparam \DATA_ADDR[13]~I .oe_async_reset = "none";
defparam \DATA_ADDR[13]~I .oe_power_up = "low";
defparam \DATA_ADDR[13]~I .oe_register_mode = "none";
defparam \DATA_ADDR[13]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[13]~I .operation_mode = "output";
defparam \DATA_ADDR[13]~I .output_async_reset = "none";
defparam \DATA_ADDR[13]~I .output_power_up = "low";
defparam \DATA_ADDR[13]~I .output_register_mode = "none";
defparam \DATA_ADDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[12]~I (
	.datain(\inst|inst3|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[12]));
// synopsys translate_off
defparam \DATA_ADDR[12]~I .input_async_reset = "none";
defparam \DATA_ADDR[12]~I .input_power_up = "low";
defparam \DATA_ADDR[12]~I .input_register_mode = "none";
defparam \DATA_ADDR[12]~I .input_sync_reset = "none";
defparam \DATA_ADDR[12]~I .oe_async_reset = "none";
defparam \DATA_ADDR[12]~I .oe_power_up = "low";
defparam \DATA_ADDR[12]~I .oe_register_mode = "none";
defparam \DATA_ADDR[12]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[12]~I .operation_mode = "output";
defparam \DATA_ADDR[12]~I .output_async_reset = "none";
defparam \DATA_ADDR[12]~I .output_power_up = "low";
defparam \DATA_ADDR[12]~I .output_register_mode = "none";
defparam \DATA_ADDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[11]~I (
	.datain(\inst|inst2|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[11]));
// synopsys translate_off
defparam \DATA_ADDR[11]~I .input_async_reset = "none";
defparam \DATA_ADDR[11]~I .input_power_up = "low";
defparam \DATA_ADDR[11]~I .input_register_mode = "none";
defparam \DATA_ADDR[11]~I .input_sync_reset = "none";
defparam \DATA_ADDR[11]~I .oe_async_reset = "none";
defparam \DATA_ADDR[11]~I .oe_power_up = "low";
defparam \DATA_ADDR[11]~I .oe_register_mode = "none";
defparam \DATA_ADDR[11]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[11]~I .operation_mode = "output";
defparam \DATA_ADDR[11]~I .output_async_reset = "none";
defparam \DATA_ADDR[11]~I .output_power_up = "low";
defparam \DATA_ADDR[11]~I .output_register_mode = "none";
defparam \DATA_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[10]~I (
	.datain(\inst|inst2|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[10]));
// synopsys translate_off
defparam \DATA_ADDR[10]~I .input_async_reset = "none";
defparam \DATA_ADDR[10]~I .input_power_up = "low";
defparam \DATA_ADDR[10]~I .input_register_mode = "none";
defparam \DATA_ADDR[10]~I .input_sync_reset = "none";
defparam \DATA_ADDR[10]~I .oe_async_reset = "none";
defparam \DATA_ADDR[10]~I .oe_power_up = "low";
defparam \DATA_ADDR[10]~I .oe_register_mode = "none";
defparam \DATA_ADDR[10]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[10]~I .operation_mode = "output";
defparam \DATA_ADDR[10]~I .output_async_reset = "none";
defparam \DATA_ADDR[10]~I .output_power_up = "low";
defparam \DATA_ADDR[10]~I .output_register_mode = "none";
defparam \DATA_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[9]~I (
	.datain(\inst|inst2|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[9]));
// synopsys translate_off
defparam \DATA_ADDR[9]~I .input_async_reset = "none";
defparam \DATA_ADDR[9]~I .input_power_up = "low";
defparam \DATA_ADDR[9]~I .input_register_mode = "none";
defparam \DATA_ADDR[9]~I .input_sync_reset = "none";
defparam \DATA_ADDR[9]~I .oe_async_reset = "none";
defparam \DATA_ADDR[9]~I .oe_power_up = "low";
defparam \DATA_ADDR[9]~I .oe_register_mode = "none";
defparam \DATA_ADDR[9]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[9]~I .operation_mode = "output";
defparam \DATA_ADDR[9]~I .output_async_reset = "none";
defparam \DATA_ADDR[9]~I .output_power_up = "low";
defparam \DATA_ADDR[9]~I .output_register_mode = "none";
defparam \DATA_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[8]~I (
	.datain(\inst|inst2|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[8]));
// synopsys translate_off
defparam \DATA_ADDR[8]~I .input_async_reset = "none";
defparam \DATA_ADDR[8]~I .input_power_up = "low";
defparam \DATA_ADDR[8]~I .input_register_mode = "none";
defparam \DATA_ADDR[8]~I .input_sync_reset = "none";
defparam \DATA_ADDR[8]~I .oe_async_reset = "none";
defparam \DATA_ADDR[8]~I .oe_power_up = "low";
defparam \DATA_ADDR[8]~I .oe_register_mode = "none";
defparam \DATA_ADDR[8]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[8]~I .operation_mode = "output";
defparam \DATA_ADDR[8]~I .output_async_reset = "none";
defparam \DATA_ADDR[8]~I .output_power_up = "low";
defparam \DATA_ADDR[8]~I .output_register_mode = "none";
defparam \DATA_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[7]));
// synopsys translate_off
defparam \DATA_ADDR[7]~I .input_async_reset = "none";
defparam \DATA_ADDR[7]~I .input_power_up = "low";
defparam \DATA_ADDR[7]~I .input_register_mode = "none";
defparam \DATA_ADDR[7]~I .input_sync_reset = "none";
defparam \DATA_ADDR[7]~I .oe_async_reset = "none";
defparam \DATA_ADDR[7]~I .oe_power_up = "low";
defparam \DATA_ADDR[7]~I .oe_register_mode = "none";
defparam \DATA_ADDR[7]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[7]~I .operation_mode = "output";
defparam \DATA_ADDR[7]~I .output_async_reset = "none";
defparam \DATA_ADDR[7]~I .output_power_up = "low";
defparam \DATA_ADDR[7]~I .output_register_mode = "none";
defparam \DATA_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[6]));
// synopsys translate_off
defparam \DATA_ADDR[6]~I .input_async_reset = "none";
defparam \DATA_ADDR[6]~I .input_power_up = "low";
defparam \DATA_ADDR[6]~I .input_register_mode = "none";
defparam \DATA_ADDR[6]~I .input_sync_reset = "none";
defparam \DATA_ADDR[6]~I .oe_async_reset = "none";
defparam \DATA_ADDR[6]~I .oe_power_up = "low";
defparam \DATA_ADDR[6]~I .oe_register_mode = "none";
defparam \DATA_ADDR[6]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[6]~I .operation_mode = "output";
defparam \DATA_ADDR[6]~I .output_async_reset = "none";
defparam \DATA_ADDR[6]~I .output_power_up = "low";
defparam \DATA_ADDR[6]~I .output_register_mode = "none";
defparam \DATA_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[5]));
// synopsys translate_off
defparam \DATA_ADDR[5]~I .input_async_reset = "none";
defparam \DATA_ADDR[5]~I .input_power_up = "low";
defparam \DATA_ADDR[5]~I .input_register_mode = "none";
defparam \DATA_ADDR[5]~I .input_sync_reset = "none";
defparam \DATA_ADDR[5]~I .oe_async_reset = "none";
defparam \DATA_ADDR[5]~I .oe_power_up = "low";
defparam \DATA_ADDR[5]~I .oe_register_mode = "none";
defparam \DATA_ADDR[5]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[5]~I .operation_mode = "output";
defparam \DATA_ADDR[5]~I .output_async_reset = "none";
defparam \DATA_ADDR[5]~I .output_power_up = "low";
defparam \DATA_ADDR[5]~I .output_register_mode = "none";
defparam \DATA_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[4]));
// synopsys translate_off
defparam \DATA_ADDR[4]~I .input_async_reset = "none";
defparam \DATA_ADDR[4]~I .input_power_up = "low";
defparam \DATA_ADDR[4]~I .input_register_mode = "none";
defparam \DATA_ADDR[4]~I .input_sync_reset = "none";
defparam \DATA_ADDR[4]~I .oe_async_reset = "none";
defparam \DATA_ADDR[4]~I .oe_power_up = "low";
defparam \DATA_ADDR[4]~I .oe_register_mode = "none";
defparam \DATA_ADDR[4]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[4]~I .operation_mode = "output";
defparam \DATA_ADDR[4]~I .output_async_reset = "none";
defparam \DATA_ADDR[4]~I .output_power_up = "low";
defparam \DATA_ADDR[4]~I .output_register_mode = "none";
defparam \DATA_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[3]~I (
	.datain(\inst|inst|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[3]));
// synopsys translate_off
defparam \DATA_ADDR[3]~I .input_async_reset = "none";
defparam \DATA_ADDR[3]~I .input_power_up = "low";
defparam \DATA_ADDR[3]~I .input_register_mode = "none";
defparam \DATA_ADDR[3]~I .input_sync_reset = "none";
defparam \DATA_ADDR[3]~I .oe_async_reset = "none";
defparam \DATA_ADDR[3]~I .oe_power_up = "low";
defparam \DATA_ADDR[3]~I .oe_register_mode = "none";
defparam \DATA_ADDR[3]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[3]~I .operation_mode = "output";
defparam \DATA_ADDR[3]~I .output_async_reset = "none";
defparam \DATA_ADDR[3]~I .output_power_up = "low";
defparam \DATA_ADDR[3]~I .output_register_mode = "none";
defparam \DATA_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[2]~I (
	.datain(\inst|inst|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[2]));
// synopsys translate_off
defparam \DATA_ADDR[2]~I .input_async_reset = "none";
defparam \DATA_ADDR[2]~I .input_power_up = "low";
defparam \DATA_ADDR[2]~I .input_register_mode = "none";
defparam \DATA_ADDR[2]~I .input_sync_reset = "none";
defparam \DATA_ADDR[2]~I .oe_async_reset = "none";
defparam \DATA_ADDR[2]~I .oe_power_up = "low";
defparam \DATA_ADDR[2]~I .oe_register_mode = "none";
defparam \DATA_ADDR[2]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[2]~I .operation_mode = "output";
defparam \DATA_ADDR[2]~I .output_async_reset = "none";
defparam \DATA_ADDR[2]~I .output_power_up = "low";
defparam \DATA_ADDR[2]~I .output_register_mode = "none";
defparam \DATA_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[1]~I (
	.datain(\inst|inst|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[1]));
// synopsys translate_off
defparam \DATA_ADDR[1]~I .input_async_reset = "none";
defparam \DATA_ADDR[1]~I .input_power_up = "low";
defparam \DATA_ADDR[1]~I .input_register_mode = "none";
defparam \DATA_ADDR[1]~I .input_sync_reset = "none";
defparam \DATA_ADDR[1]~I .oe_async_reset = "none";
defparam \DATA_ADDR[1]~I .oe_power_up = "low";
defparam \DATA_ADDR[1]~I .oe_register_mode = "none";
defparam \DATA_ADDR[1]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[1]~I .operation_mode = "output";
defparam \DATA_ADDR[1]~I .output_async_reset = "none";
defparam \DATA_ADDR[1]~I .output_power_up = "low";
defparam \DATA_ADDR[1]~I .output_register_mode = "none";
defparam \DATA_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDR[0]~I (
	.datain(\inst|inst|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDR[0]));
// synopsys translate_off
defparam \DATA_ADDR[0]~I .input_async_reset = "none";
defparam \DATA_ADDR[0]~I .input_power_up = "low";
defparam \DATA_ADDR[0]~I .input_register_mode = "none";
defparam \DATA_ADDR[0]~I .input_sync_reset = "none";
defparam \DATA_ADDR[0]~I .oe_async_reset = "none";
defparam \DATA_ADDR[0]~I .oe_power_up = "low";
defparam \DATA_ADDR[0]~I .oe_register_mode = "none";
defparam \DATA_ADDR[0]~I .oe_sync_reset = "none";
defparam \DATA_ADDR[0]~I .operation_mode = "output";
defparam \DATA_ADDR[0]~I .output_async_reset = "none";
defparam \DATA_ADDR[0]~I .output_power_up = "low";
defparam \DATA_ADDR[0]~I .output_register_mode = "none";
defparam \DATA_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[35]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[35]));
// synopsys translate_off
defparam \MIR[35]~I .input_async_reset = "none";
defparam \MIR[35]~I .input_power_up = "low";
defparam \MIR[35]~I .input_register_mode = "none";
defparam \MIR[35]~I .input_sync_reset = "none";
defparam \MIR[35]~I .oe_async_reset = "none";
defparam \MIR[35]~I .oe_power_up = "low";
defparam \MIR[35]~I .oe_register_mode = "none";
defparam \MIR[35]~I .oe_sync_reset = "none";
defparam \MIR[35]~I .operation_mode = "input";
defparam \MIR[35]~I .output_async_reset = "none";
defparam \MIR[35]~I .output_power_up = "low";
defparam \MIR[35]~I .output_register_mode = "none";
defparam \MIR[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[34]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[34]));
// synopsys translate_off
defparam \MIR[34]~I .input_async_reset = "none";
defparam \MIR[34]~I .input_power_up = "low";
defparam \MIR[34]~I .input_register_mode = "none";
defparam \MIR[34]~I .input_sync_reset = "none";
defparam \MIR[34]~I .oe_async_reset = "none";
defparam \MIR[34]~I .oe_power_up = "low";
defparam \MIR[34]~I .oe_register_mode = "none";
defparam \MIR[34]~I .oe_sync_reset = "none";
defparam \MIR[34]~I .operation_mode = "input";
defparam \MIR[34]~I .output_async_reset = "none";
defparam \MIR[34]~I .output_power_up = "low";
defparam \MIR[34]~I .output_register_mode = "none";
defparam \MIR[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[33]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[33]));
// synopsys translate_off
defparam \MIR[33]~I .input_async_reset = "none";
defparam \MIR[33]~I .input_power_up = "low";
defparam \MIR[33]~I .input_register_mode = "none";
defparam \MIR[33]~I .input_sync_reset = "none";
defparam \MIR[33]~I .oe_async_reset = "none";
defparam \MIR[33]~I .oe_power_up = "low";
defparam \MIR[33]~I .oe_register_mode = "none";
defparam \MIR[33]~I .oe_sync_reset = "none";
defparam \MIR[33]~I .operation_mode = "input";
defparam \MIR[33]~I .output_async_reset = "none";
defparam \MIR[33]~I .output_power_up = "low";
defparam \MIR[33]~I .output_register_mode = "none";
defparam \MIR[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[32]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[32]));
// synopsys translate_off
defparam \MIR[32]~I .input_async_reset = "none";
defparam \MIR[32]~I .input_power_up = "low";
defparam \MIR[32]~I .input_register_mode = "none";
defparam \MIR[32]~I .input_sync_reset = "none";
defparam \MIR[32]~I .oe_async_reset = "none";
defparam \MIR[32]~I .oe_power_up = "low";
defparam \MIR[32]~I .oe_register_mode = "none";
defparam \MIR[32]~I .oe_sync_reset = "none";
defparam \MIR[32]~I .operation_mode = "input";
defparam \MIR[32]~I .output_async_reset = "none";
defparam \MIR[32]~I .output_power_up = "low";
defparam \MIR[32]~I .output_register_mode = "none";
defparam \MIR[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[31]));
// synopsys translate_off
defparam \MIR[31]~I .input_async_reset = "none";
defparam \MIR[31]~I .input_power_up = "low";
defparam \MIR[31]~I .input_register_mode = "none";
defparam \MIR[31]~I .input_sync_reset = "none";
defparam \MIR[31]~I .oe_async_reset = "none";
defparam \MIR[31]~I .oe_power_up = "low";
defparam \MIR[31]~I .oe_register_mode = "none";
defparam \MIR[31]~I .oe_sync_reset = "none";
defparam \MIR[31]~I .operation_mode = "input";
defparam \MIR[31]~I .output_async_reset = "none";
defparam \MIR[31]~I .output_power_up = "low";
defparam \MIR[31]~I .output_register_mode = "none";
defparam \MIR[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[30]));
// synopsys translate_off
defparam \MIR[30]~I .input_async_reset = "none";
defparam \MIR[30]~I .input_power_up = "low";
defparam \MIR[30]~I .input_register_mode = "none";
defparam \MIR[30]~I .input_sync_reset = "none";
defparam \MIR[30]~I .oe_async_reset = "none";
defparam \MIR[30]~I .oe_power_up = "low";
defparam \MIR[30]~I .oe_register_mode = "none";
defparam \MIR[30]~I .oe_sync_reset = "none";
defparam \MIR[30]~I .operation_mode = "input";
defparam \MIR[30]~I .output_async_reset = "none";
defparam \MIR[30]~I .output_power_up = "low";
defparam \MIR[30]~I .output_register_mode = "none";
defparam \MIR[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[29]));
// synopsys translate_off
defparam \MIR[29]~I .input_async_reset = "none";
defparam \MIR[29]~I .input_power_up = "low";
defparam \MIR[29]~I .input_register_mode = "none";
defparam \MIR[29]~I .input_sync_reset = "none";
defparam \MIR[29]~I .oe_async_reset = "none";
defparam \MIR[29]~I .oe_power_up = "low";
defparam \MIR[29]~I .oe_register_mode = "none";
defparam \MIR[29]~I .oe_sync_reset = "none";
defparam \MIR[29]~I .operation_mode = "input";
defparam \MIR[29]~I .output_async_reset = "none";
defparam \MIR[29]~I .output_power_up = "low";
defparam \MIR[29]~I .output_register_mode = "none";
defparam \MIR[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[28]));
// synopsys translate_off
defparam \MIR[28]~I .input_async_reset = "none";
defparam \MIR[28]~I .input_power_up = "low";
defparam \MIR[28]~I .input_register_mode = "none";
defparam \MIR[28]~I .input_sync_reset = "none";
defparam \MIR[28]~I .oe_async_reset = "none";
defparam \MIR[28]~I .oe_power_up = "low";
defparam \MIR[28]~I .oe_register_mode = "none";
defparam \MIR[28]~I .oe_sync_reset = "none";
defparam \MIR[28]~I .operation_mode = "input";
defparam \MIR[28]~I .output_async_reset = "none";
defparam \MIR[28]~I .output_power_up = "low";
defparam \MIR[28]~I .output_register_mode = "none";
defparam \MIR[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[27]));
// synopsys translate_off
defparam \MIR[27]~I .input_async_reset = "none";
defparam \MIR[27]~I .input_power_up = "low";
defparam \MIR[27]~I .input_register_mode = "none";
defparam \MIR[27]~I .input_sync_reset = "none";
defparam \MIR[27]~I .oe_async_reset = "none";
defparam \MIR[27]~I .oe_power_up = "low";
defparam \MIR[27]~I .oe_register_mode = "none";
defparam \MIR[27]~I .oe_sync_reset = "none";
defparam \MIR[27]~I .operation_mode = "input";
defparam \MIR[27]~I .output_async_reset = "none";
defparam \MIR[27]~I .output_power_up = "low";
defparam \MIR[27]~I .output_register_mode = "none";
defparam \MIR[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[26]));
// synopsys translate_off
defparam \MIR[26]~I .input_async_reset = "none";
defparam \MIR[26]~I .input_power_up = "low";
defparam \MIR[26]~I .input_register_mode = "none";
defparam \MIR[26]~I .input_sync_reset = "none";
defparam \MIR[26]~I .oe_async_reset = "none";
defparam \MIR[26]~I .oe_power_up = "low";
defparam \MIR[26]~I .oe_register_mode = "none";
defparam \MIR[26]~I .oe_sync_reset = "none";
defparam \MIR[26]~I .operation_mode = "input";
defparam \MIR[26]~I .output_async_reset = "none";
defparam \MIR[26]~I .output_power_up = "low";
defparam \MIR[26]~I .output_register_mode = "none";
defparam \MIR[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[25]));
// synopsys translate_off
defparam \MIR[25]~I .input_async_reset = "none";
defparam \MIR[25]~I .input_power_up = "low";
defparam \MIR[25]~I .input_register_mode = "none";
defparam \MIR[25]~I .input_sync_reset = "none";
defparam \MIR[25]~I .oe_async_reset = "none";
defparam \MIR[25]~I .oe_power_up = "low";
defparam \MIR[25]~I .oe_register_mode = "none";
defparam \MIR[25]~I .oe_sync_reset = "none";
defparam \MIR[25]~I .operation_mode = "input";
defparam \MIR[25]~I .output_async_reset = "none";
defparam \MIR[25]~I .output_power_up = "low";
defparam \MIR[25]~I .output_register_mode = "none";
defparam \MIR[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[24]));
// synopsys translate_off
defparam \MIR[24]~I .input_async_reset = "none";
defparam \MIR[24]~I .input_power_up = "low";
defparam \MIR[24]~I .input_register_mode = "none";
defparam \MIR[24]~I .input_sync_reset = "none";
defparam \MIR[24]~I .oe_async_reset = "none";
defparam \MIR[24]~I .oe_power_up = "low";
defparam \MIR[24]~I .oe_register_mode = "none";
defparam \MIR[24]~I .oe_sync_reset = "none";
defparam \MIR[24]~I .operation_mode = "input";
defparam \MIR[24]~I .output_async_reset = "none";
defparam \MIR[24]~I .output_power_up = "low";
defparam \MIR[24]~I .output_register_mode = "none";
defparam \MIR[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[23]));
// synopsys translate_off
defparam \MIR[23]~I .input_async_reset = "none";
defparam \MIR[23]~I .input_power_up = "low";
defparam \MIR[23]~I .input_register_mode = "none";
defparam \MIR[23]~I .input_sync_reset = "none";
defparam \MIR[23]~I .oe_async_reset = "none";
defparam \MIR[23]~I .oe_power_up = "low";
defparam \MIR[23]~I .oe_register_mode = "none";
defparam \MIR[23]~I .oe_sync_reset = "none";
defparam \MIR[23]~I .operation_mode = "input";
defparam \MIR[23]~I .output_async_reset = "none";
defparam \MIR[23]~I .output_power_up = "low";
defparam \MIR[23]~I .output_register_mode = "none";
defparam \MIR[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[22]));
// synopsys translate_off
defparam \MIR[22]~I .input_async_reset = "none";
defparam \MIR[22]~I .input_power_up = "low";
defparam \MIR[22]~I .input_register_mode = "none";
defparam \MIR[22]~I .input_sync_reset = "none";
defparam \MIR[22]~I .oe_async_reset = "none";
defparam \MIR[22]~I .oe_power_up = "low";
defparam \MIR[22]~I .oe_register_mode = "none";
defparam \MIR[22]~I .oe_sync_reset = "none";
defparam \MIR[22]~I .operation_mode = "input";
defparam \MIR[22]~I .output_async_reset = "none";
defparam \MIR[22]~I .output_power_up = "low";
defparam \MIR[22]~I .output_register_mode = "none";
defparam \MIR[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[21]));
// synopsys translate_off
defparam \MIR[21]~I .input_async_reset = "none";
defparam \MIR[21]~I .input_power_up = "low";
defparam \MIR[21]~I .input_register_mode = "none";
defparam \MIR[21]~I .input_sync_reset = "none";
defparam \MIR[21]~I .oe_async_reset = "none";
defparam \MIR[21]~I .oe_power_up = "low";
defparam \MIR[21]~I .oe_register_mode = "none";
defparam \MIR[21]~I .oe_sync_reset = "none";
defparam \MIR[21]~I .operation_mode = "input";
defparam \MIR[21]~I .output_async_reset = "none";
defparam \MIR[21]~I .output_power_up = "low";
defparam \MIR[21]~I .output_register_mode = "none";
defparam \MIR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[20]));
// synopsys translate_off
defparam \MIR[20]~I .input_async_reset = "none";
defparam \MIR[20]~I .input_power_up = "low";
defparam \MIR[20]~I .input_register_mode = "none";
defparam \MIR[20]~I .input_sync_reset = "none";
defparam \MIR[20]~I .oe_async_reset = "none";
defparam \MIR[20]~I .oe_power_up = "low";
defparam \MIR[20]~I .oe_register_mode = "none";
defparam \MIR[20]~I .oe_sync_reset = "none";
defparam \MIR[20]~I .operation_mode = "input";
defparam \MIR[20]~I .output_async_reset = "none";
defparam \MIR[20]~I .output_power_up = "low";
defparam \MIR[20]~I .output_register_mode = "none";
defparam \MIR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[19]));
// synopsys translate_off
defparam \MIR[19]~I .input_async_reset = "none";
defparam \MIR[19]~I .input_power_up = "low";
defparam \MIR[19]~I .input_register_mode = "none";
defparam \MIR[19]~I .input_sync_reset = "none";
defparam \MIR[19]~I .oe_async_reset = "none";
defparam \MIR[19]~I .oe_power_up = "low";
defparam \MIR[19]~I .oe_register_mode = "none";
defparam \MIR[19]~I .oe_sync_reset = "none";
defparam \MIR[19]~I .operation_mode = "input";
defparam \MIR[19]~I .output_async_reset = "none";
defparam \MIR[19]~I .output_power_up = "low";
defparam \MIR[19]~I .output_register_mode = "none";
defparam \MIR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[18]));
// synopsys translate_off
defparam \MIR[18]~I .input_async_reset = "none";
defparam \MIR[18]~I .input_power_up = "low";
defparam \MIR[18]~I .input_register_mode = "none";
defparam \MIR[18]~I .input_sync_reset = "none";
defparam \MIR[18]~I .oe_async_reset = "none";
defparam \MIR[18]~I .oe_power_up = "low";
defparam \MIR[18]~I .oe_register_mode = "none";
defparam \MIR[18]~I .oe_sync_reset = "none";
defparam \MIR[18]~I .operation_mode = "input";
defparam \MIR[18]~I .output_async_reset = "none";
defparam \MIR[18]~I .output_power_up = "low";
defparam \MIR[18]~I .output_register_mode = "none";
defparam \MIR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[17]));
// synopsys translate_off
defparam \MIR[17]~I .input_async_reset = "none";
defparam \MIR[17]~I .input_power_up = "low";
defparam \MIR[17]~I .input_register_mode = "none";
defparam \MIR[17]~I .input_sync_reset = "none";
defparam \MIR[17]~I .oe_async_reset = "none";
defparam \MIR[17]~I .oe_power_up = "low";
defparam \MIR[17]~I .oe_register_mode = "none";
defparam \MIR[17]~I .oe_sync_reset = "none";
defparam \MIR[17]~I .operation_mode = "input";
defparam \MIR[17]~I .output_async_reset = "none";
defparam \MIR[17]~I .output_power_up = "low";
defparam \MIR[17]~I .output_register_mode = "none";
defparam \MIR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[16]));
// synopsys translate_off
defparam \MIR[16]~I .input_async_reset = "none";
defparam \MIR[16]~I .input_power_up = "low";
defparam \MIR[16]~I .input_register_mode = "none";
defparam \MIR[16]~I .input_sync_reset = "none";
defparam \MIR[16]~I .oe_async_reset = "none";
defparam \MIR[16]~I .oe_power_up = "low";
defparam \MIR[16]~I .oe_register_mode = "none";
defparam \MIR[16]~I .oe_sync_reset = "none";
defparam \MIR[16]~I .operation_mode = "input";
defparam \MIR[16]~I .output_async_reset = "none";
defparam \MIR[16]~I .output_power_up = "low";
defparam \MIR[16]~I .output_register_mode = "none";
defparam \MIR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[15]));
// synopsys translate_off
defparam \MIR[15]~I .input_async_reset = "none";
defparam \MIR[15]~I .input_power_up = "low";
defparam \MIR[15]~I .input_register_mode = "none";
defparam \MIR[15]~I .input_sync_reset = "none";
defparam \MIR[15]~I .oe_async_reset = "none";
defparam \MIR[15]~I .oe_power_up = "low";
defparam \MIR[15]~I .oe_register_mode = "none";
defparam \MIR[15]~I .oe_sync_reset = "none";
defparam \MIR[15]~I .operation_mode = "input";
defparam \MIR[15]~I .output_async_reset = "none";
defparam \MIR[15]~I .output_power_up = "low";
defparam \MIR[15]~I .output_register_mode = "none";
defparam \MIR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[14]));
// synopsys translate_off
defparam \MIR[14]~I .input_async_reset = "none";
defparam \MIR[14]~I .input_power_up = "low";
defparam \MIR[14]~I .input_register_mode = "none";
defparam \MIR[14]~I .input_sync_reset = "none";
defparam \MIR[14]~I .oe_async_reset = "none";
defparam \MIR[14]~I .oe_power_up = "low";
defparam \MIR[14]~I .oe_register_mode = "none";
defparam \MIR[14]~I .oe_sync_reset = "none";
defparam \MIR[14]~I .operation_mode = "input";
defparam \MIR[14]~I .output_async_reset = "none";
defparam \MIR[14]~I .output_power_up = "low";
defparam \MIR[14]~I .output_register_mode = "none";
defparam \MIR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[13]));
// synopsys translate_off
defparam \MIR[13]~I .input_async_reset = "none";
defparam \MIR[13]~I .input_power_up = "low";
defparam \MIR[13]~I .input_register_mode = "none";
defparam \MIR[13]~I .input_sync_reset = "none";
defparam \MIR[13]~I .oe_async_reset = "none";
defparam \MIR[13]~I .oe_power_up = "low";
defparam \MIR[13]~I .oe_register_mode = "none";
defparam \MIR[13]~I .oe_sync_reset = "none";
defparam \MIR[13]~I .operation_mode = "input";
defparam \MIR[13]~I .output_async_reset = "none";
defparam \MIR[13]~I .output_power_up = "low";
defparam \MIR[13]~I .output_register_mode = "none";
defparam \MIR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[12]));
// synopsys translate_off
defparam \MIR[12]~I .input_async_reset = "none";
defparam \MIR[12]~I .input_power_up = "low";
defparam \MIR[12]~I .input_register_mode = "none";
defparam \MIR[12]~I .input_sync_reset = "none";
defparam \MIR[12]~I .oe_async_reset = "none";
defparam \MIR[12]~I .oe_power_up = "low";
defparam \MIR[12]~I .oe_register_mode = "none";
defparam \MIR[12]~I .oe_sync_reset = "none";
defparam \MIR[12]~I .operation_mode = "input";
defparam \MIR[12]~I .output_async_reset = "none";
defparam \MIR[12]~I .output_power_up = "low";
defparam \MIR[12]~I .output_register_mode = "none";
defparam \MIR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[11]));
// synopsys translate_off
defparam \MIR[11]~I .input_async_reset = "none";
defparam \MIR[11]~I .input_power_up = "low";
defparam \MIR[11]~I .input_register_mode = "none";
defparam \MIR[11]~I .input_sync_reset = "none";
defparam \MIR[11]~I .oe_async_reset = "none";
defparam \MIR[11]~I .oe_power_up = "low";
defparam \MIR[11]~I .oe_register_mode = "none";
defparam \MIR[11]~I .oe_sync_reset = "none";
defparam \MIR[11]~I .operation_mode = "input";
defparam \MIR[11]~I .output_async_reset = "none";
defparam \MIR[11]~I .output_power_up = "low";
defparam \MIR[11]~I .output_register_mode = "none";
defparam \MIR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[10]));
// synopsys translate_off
defparam \MIR[10]~I .input_async_reset = "none";
defparam \MIR[10]~I .input_power_up = "low";
defparam \MIR[10]~I .input_register_mode = "none";
defparam \MIR[10]~I .input_sync_reset = "none";
defparam \MIR[10]~I .oe_async_reset = "none";
defparam \MIR[10]~I .oe_power_up = "low";
defparam \MIR[10]~I .oe_register_mode = "none";
defparam \MIR[10]~I .oe_sync_reset = "none";
defparam \MIR[10]~I .operation_mode = "input";
defparam \MIR[10]~I .output_async_reset = "none";
defparam \MIR[10]~I .output_power_up = "low";
defparam \MIR[10]~I .output_register_mode = "none";
defparam \MIR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[9]));
// synopsys translate_off
defparam \MIR[9]~I .input_async_reset = "none";
defparam \MIR[9]~I .input_power_up = "low";
defparam \MIR[9]~I .input_register_mode = "none";
defparam \MIR[9]~I .input_sync_reset = "none";
defparam \MIR[9]~I .oe_async_reset = "none";
defparam \MIR[9]~I .oe_power_up = "low";
defparam \MIR[9]~I .oe_register_mode = "none";
defparam \MIR[9]~I .oe_sync_reset = "none";
defparam \MIR[9]~I .operation_mode = "input";
defparam \MIR[9]~I .output_async_reset = "none";
defparam \MIR[9]~I .output_power_up = "low";
defparam \MIR[9]~I .output_register_mode = "none";
defparam \MIR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[8]));
// synopsys translate_off
defparam \MIR[8]~I .input_async_reset = "none";
defparam \MIR[8]~I .input_power_up = "low";
defparam \MIR[8]~I .input_register_mode = "none";
defparam \MIR[8]~I .input_sync_reset = "none";
defparam \MIR[8]~I .oe_async_reset = "none";
defparam \MIR[8]~I .oe_power_up = "low";
defparam \MIR[8]~I .oe_register_mode = "none";
defparam \MIR[8]~I .oe_sync_reset = "none";
defparam \MIR[8]~I .operation_mode = "input";
defparam \MIR[8]~I .output_async_reset = "none";
defparam \MIR[8]~I .output_power_up = "low";
defparam \MIR[8]~I .output_register_mode = "none";
defparam \MIR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[6]));
// synopsys translate_off
defparam \MIR[6]~I .input_async_reset = "none";
defparam \MIR[6]~I .input_power_up = "low";
defparam \MIR[6]~I .input_register_mode = "none";
defparam \MIR[6]~I .input_sync_reset = "none";
defparam \MIR[6]~I .oe_async_reset = "none";
defparam \MIR[6]~I .oe_power_up = "low";
defparam \MIR[6]~I .oe_register_mode = "none";
defparam \MIR[6]~I .oe_sync_reset = "none";
defparam \MIR[6]~I .operation_mode = "input";
defparam \MIR[6]~I .output_async_reset = "none";
defparam \MIR[6]~I .output_power_up = "low";
defparam \MIR[6]~I .output_register_mode = "none";
defparam \MIR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[5]));
// synopsys translate_off
defparam \MIR[5]~I .input_async_reset = "none";
defparam \MIR[5]~I .input_power_up = "low";
defparam \MIR[5]~I .input_register_mode = "none";
defparam \MIR[5]~I .input_sync_reset = "none";
defparam \MIR[5]~I .oe_async_reset = "none";
defparam \MIR[5]~I .oe_power_up = "low";
defparam \MIR[5]~I .oe_register_mode = "none";
defparam \MIR[5]~I .oe_sync_reset = "none";
defparam \MIR[5]~I .operation_mode = "input";
defparam \MIR[5]~I .output_async_reset = "none";
defparam \MIR[5]~I .output_power_up = "low";
defparam \MIR[5]~I .output_register_mode = "none";
defparam \MIR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[4]));
// synopsys translate_off
defparam \MIR[4]~I .input_async_reset = "none";
defparam \MIR[4]~I .input_power_up = "low";
defparam \MIR[4]~I .input_register_mode = "none";
defparam \MIR[4]~I .input_sync_reset = "none";
defparam \MIR[4]~I .oe_async_reset = "none";
defparam \MIR[4]~I .oe_power_up = "low";
defparam \MIR[4]~I .oe_register_mode = "none";
defparam \MIR[4]~I .oe_sync_reset = "none";
defparam \MIR[4]~I .operation_mode = "input";
defparam \MIR[4]~I .output_async_reset = "none";
defparam \MIR[4]~I .output_power_up = "low";
defparam \MIR[4]~I .output_register_mode = "none";
defparam \MIR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[3]));
// synopsys translate_off
defparam \MIR[3]~I .input_async_reset = "none";
defparam \MIR[3]~I .input_power_up = "low";
defparam \MIR[3]~I .input_register_mode = "none";
defparam \MIR[3]~I .input_sync_reset = "none";
defparam \MIR[3]~I .oe_async_reset = "none";
defparam \MIR[3]~I .oe_power_up = "low";
defparam \MIR[3]~I .oe_register_mode = "none";
defparam \MIR[3]~I .oe_sync_reset = "none";
defparam \MIR[3]~I .operation_mode = "input";
defparam \MIR[3]~I .output_async_reset = "none";
defparam \MIR[3]~I .output_power_up = "low";
defparam \MIR[3]~I .output_register_mode = "none";
defparam \MIR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[2]));
// synopsys translate_off
defparam \MIR[2]~I .input_async_reset = "none";
defparam \MIR[2]~I .input_power_up = "low";
defparam \MIR[2]~I .input_register_mode = "none";
defparam \MIR[2]~I .input_sync_reset = "none";
defparam \MIR[2]~I .oe_async_reset = "none";
defparam \MIR[2]~I .oe_power_up = "low";
defparam \MIR[2]~I .oe_register_mode = "none";
defparam \MIR[2]~I .oe_sync_reset = "none";
defparam \MIR[2]~I .operation_mode = "input";
defparam \MIR[2]~I .output_async_reset = "none";
defparam \MIR[2]~I .output_power_up = "low";
defparam \MIR[2]~I .output_register_mode = "none";
defparam \MIR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[1]));
// synopsys translate_off
defparam \MIR[1]~I .input_async_reset = "none";
defparam \MIR[1]~I .input_power_up = "low";
defparam \MIR[1]~I .input_register_mode = "none";
defparam \MIR[1]~I .input_sync_reset = "none";
defparam \MIR[1]~I .oe_async_reset = "none";
defparam \MIR[1]~I .oe_power_up = "low";
defparam \MIR[1]~I .oe_register_mode = "none";
defparam \MIR[1]~I .oe_sync_reset = "none";
defparam \MIR[1]~I .operation_mode = "input";
defparam \MIR[1]~I .output_async_reset = "none";
defparam \MIR[1]~I .output_power_up = "low";
defparam \MIR[1]~I .output_register_mode = "none";
defparam \MIR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[0]));
// synopsys translate_off
defparam \MIR[0]~I .input_async_reset = "none";
defparam \MIR[0]~I .input_power_up = "low";
defparam \MIR[0]~I .input_register_mode = "none";
defparam \MIR[0]~I .input_sync_reset = "none";
defparam \MIR[0]~I .oe_async_reset = "none";
defparam \MIR[0]~I .oe_power_up = "low";
defparam \MIR[0]~I .oe_register_mode = "none";
defparam \MIR[0]~I .oe_sync_reset = "none";
defparam \MIR[0]~I .operation_mode = "input";
defparam \MIR[0]~I .output_async_reset = "none";
defparam \MIR[0]~I .output_power_up = "low";
defparam \MIR[0]~I .output_register_mode = "none";
defparam \MIR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [7]));
// synopsys translate_off
defparam \INPUT[7]~I .input_async_reset = "none";
defparam \INPUT[7]~I .input_power_up = "low";
defparam \INPUT[7]~I .input_register_mode = "none";
defparam \INPUT[7]~I .input_sync_reset = "none";
defparam \INPUT[7]~I .oe_async_reset = "none";
defparam \INPUT[7]~I .oe_power_up = "low";
defparam \INPUT[7]~I .oe_register_mode = "none";
defparam \INPUT[7]~I .oe_sync_reset = "none";
defparam \INPUT[7]~I .operation_mode = "input";
defparam \INPUT[7]~I .output_async_reset = "none";
defparam \INPUT[7]~I .output_power_up = "low";
defparam \INPUT[7]~I .output_register_mode = "none";
defparam \INPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [6]));
// synopsys translate_off
defparam \INPUT[6]~I .input_async_reset = "none";
defparam \INPUT[6]~I .input_power_up = "low";
defparam \INPUT[6]~I .input_register_mode = "none";
defparam \INPUT[6]~I .input_sync_reset = "none";
defparam \INPUT[6]~I .oe_async_reset = "none";
defparam \INPUT[6]~I .oe_power_up = "low";
defparam \INPUT[6]~I .oe_register_mode = "none";
defparam \INPUT[6]~I .oe_sync_reset = "none";
defparam \INPUT[6]~I .operation_mode = "input";
defparam \INPUT[6]~I .output_async_reset = "none";
defparam \INPUT[6]~I .output_power_up = "low";
defparam \INPUT[6]~I .output_register_mode = "none";
defparam \INPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [5]));
// synopsys translate_off
defparam \INPUT[5]~I .input_async_reset = "none";
defparam \INPUT[5]~I .input_power_up = "low";
defparam \INPUT[5]~I .input_register_mode = "none";
defparam \INPUT[5]~I .input_sync_reset = "none";
defparam \INPUT[5]~I .oe_async_reset = "none";
defparam \INPUT[5]~I .oe_power_up = "low";
defparam \INPUT[5]~I .oe_register_mode = "none";
defparam \INPUT[5]~I .oe_sync_reset = "none";
defparam \INPUT[5]~I .operation_mode = "input";
defparam \INPUT[5]~I .output_async_reset = "none";
defparam \INPUT[5]~I .output_power_up = "low";
defparam \INPUT[5]~I .output_register_mode = "none";
defparam \INPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\INPUT [4]));
// synopsys translate_off
defparam \INPUT[4]~I .input_async_reset = "none";
defparam \INPUT[4]~I .input_power_up = "low";
defparam \INPUT[4]~I .input_register_mode = "none";
defparam \INPUT[4]~I .input_sync_reset = "none";
defparam \INPUT[4]~I .oe_async_reset = "none";
defparam \INPUT[4]~I .oe_power_up = "low";
defparam \INPUT[4]~I .oe_register_mode = "none";
defparam \INPUT[4]~I .oe_sync_reset = "none";
defparam \INPUT[4]~I .operation_mode = "input";
defparam \INPUT[4]~I .output_async_reset = "none";
defparam \INPUT[4]~I .output_power_up = "low";
defparam \INPUT[4]~I .output_register_mode = "none";
defparam \INPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
