V 50
K _ IRSwitch
Y 1
D 0 0 230 100
Z 10
i 9
P 1 0 60 20 60 0 2 0
L 20 60 10 0 2 0 1 0 Data0_port
A 0 70 10 0 2 0 PINTYPE=IN
A 0 70 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 2 0 40 20 40 0 2 0
L 20 40 10 0 2 0 1 0 Sel0
A 0 50 10 0 2 0 PINTYPE=IN
A 0 50 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 3 230 60 210 60 0 3 0
L 150 60 10 0 2 0 1 0 Result
A 210 70 10 0 2 0 PINTYPE=OUT
A 210 70 10 0 2 0 VHDL_TYPE=STD_LOGIC
U 20 10 10 0 2 3 DEVICE=IRSwitch
U 20 0 10 0 3 0 VHDLFILE=C:/Users/Victor/Documents/Cookies/wake_up_radio/IRVersion/WuIR/smartgen/IRSwitch/IRSwitch.vhd
U 20 -10 10 0 3 0 VHDL=IRSwitch
U 20 -20 10 0 3 0 ACCEL=VANTAGE
U 20 -30 10 0 3 0 VHDL_IMPORT_IEEE$STDLOGIC_ARITH=PACKGE
U 20 -40 10 0 3 0 VHDL_IMPORT_IEEE$STDLOGIC_1164=PACKGE
U 20 -50 10 0 3 0 VHDL_IMPORT_IEEE=LIBRARY
U 20 -60 10 0 3 0 PINORDER=Data0_port Sel0 Result 
b 20 20 210 80
E
