##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for I2C_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ClockBlock/clk_bus  | N/A                   | Target: 24.00 MHz  | 
Clock: ClockBlock/dclk_0   | N/A                   | Target: 1.50 MHz   | 
Clock: ClockBlock/dclk_1   | N/A                   | Target: 1.60 MHz   | 
Clock: Clock_1             | Frequency: 40.37 MHz  | Target: 1.50 MHz   | 
Clock: CyBUS_CLK           | Frequency: 35.89 MHz  | Target: 24.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 24.00 MHz  | 
Clock: I2C_IntClock        | Frequency: 25.08 MHz  | Target: 1.60 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        666667           641895      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        41666.7          32921       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     I2C_IntClock   41666.7          13806       N/A              N/A         N/A              N/A         N/A              N/A         
I2C_IntClock  I2C_IntClock   625000           585120      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
SCL_1(0)_PAD:out  27784         I2C_IntClock:R    
SDA_1(0)_PAD:out  27406         I2C_IntClock:R    
Servo0(0)_PAD     23684         Clock_1:R         
Servo1(0)_PAD     23975         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 40.37 MHz | Target: 1.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 641895p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 661577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19682
-------------------------------------   ----- 
End-of-path arrival time (ps)           19682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   4692   9972  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  19682  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  19682  641895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 35.89 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 13806p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24350
-------------------------------------   ----- 
End-of-path arrival time (ps)           24350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/clock                                              iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                       iocell5      17874  17874  13806  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell32   6476  24350  13806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell32         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for I2C_IntClock
******************************************
Clock: I2C_IntClock
Frequency: 25.08 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 585120p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           618710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33590
-------------------------------------   ----- 
End-of-path arrival time (ps)           33590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q               macrocell21     1250   1250  585120  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_4          macrocell7     10284  11534  585120  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell7      3350  14884  585120  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell15     8472  23357  585120  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell15     3350  26707  585120  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   6883  33590  585120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 641895p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 661577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19682
-------------------------------------   ----- 
End-of-path arrival time (ps)           19682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   4692   9972  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  19682  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  19682  641895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 585120p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           618710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33590
-------------------------------------   ----- 
End-of-path arrival time (ps)           33590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q               macrocell21     1250   1250  585120  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_4          macrocell7     10284  11534  585120  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell7      3350  14884  585120  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell15     8472  23357  585120  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell15     3350  26707  585120  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   6883  33590  585120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_112/main_0
Capture Clock  : Net_112/clock_0
Path slack     : 32921p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#16 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk             controlcell2        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  32921  RISE       1
Net_112/main_0                                      macrocell1     2656   5236  32921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_112/clock_0                                            macrocell1          0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
**************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 13806p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24350
-------------------------------------   ----- 
End-of-path arrival time (ps)           24350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/clock                                              iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                       iocell5      17874  17874  13806  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell32   6476  24350  13806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell32         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 13806p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24350
-------------------------------------   ----- 
End-of-path arrival time (ps)           24350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/clock                                              iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                       iocell5      17874  17874  13806  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell32   6476  24350  13806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \I2C:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 13809p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24348
-------------------------------------   ----- 
End-of-path arrival time (ps)           24348
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/clock                                              iocell5             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                     iocell5      17874  17874  13806  RISE       1
\I2C:bI2C_UDB:status_1\/main_0  macrocell34   6474  24348  13809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 14716p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23440
-------------------------------------   ----- 
End-of-path arrival time (ps)           23440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/clock                                              iocell4             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                       iocell4      18203  18203  14716  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell4    5237  23440  14716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell4          0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 14716p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23440
-------------------------------------   ----- 
End-of-path arrival time (ps)           23440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/clock                                              iocell4             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                       iocell4      18203  18203  14716  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell29   5237  23440  14716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_4
Path End       : \I2C:bI2C_UDB:control_reg_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_4\/clock_0
Path slack     : 31930p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_4  controlcell1   2580   2580  31930  RISE       1
\I2C:bI2C_UDB:control_reg_4\/main_0        macrocell9     3647   6227  31930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_2
Path End       : \I2C:bI2C_UDB:control_reg_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_2\/clock_0
Path slack     : 31933p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6224
-------------------------------------   ---- 
End-of-path arrival time (ps)           6224
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_2  controlcell1   2580   2580  31933  RISE       1
\I2C:bI2C_UDB:control_reg_2\/main_0        macrocell8     3644   6224  31933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_2\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_112/main_0
Capture Clock  : Net_112/clock_0
Path slack     : 32921p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#16 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk             controlcell2        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  32921  RISE       1
Net_112/main_0                                      macrocell1     2656   5236  32921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_112/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_113/main_0
Capture Clock  : Net_113/clock_0
Path slack     : 32921p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#16 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk             controlcell2        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  32921  RISE       1
Net_113/main_0                                      macrocell2     2656   5236  32921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_113/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Servo:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Servo:PWMUDB:runmode_enable\/clock_0
Path slack     : 32929p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#16 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk             controlcell2        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  32921  RISE       1
\Servo:PWMUDB:runmode_enable\/main_0                macrocell44    2647   5227  32929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_5
Path End       : \I2C:bI2C_UDB:control_reg_5\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_5\/clock_0
Path slack     : 33261p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  33261  RISE       1
\I2C:bI2C_UDB:control_reg_5\/main_0        macrocell10    2316   4896  33261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_5\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_6
Path End       : \I2C:bI2C_UDB:control_reg_6\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_6\/clock_0
Path slack     : 33274p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_6  controlcell1   2580   2580  33274  RISE       1
\I2C:bI2C_UDB:control_reg_6\/main_0        macrocell11    2303   4883  33274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_6\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_1
Path End       : \I2C:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_reset\/clock_0
Path slack     : 33275p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_1  controlcell1   2580   2580  33275  RISE       1
\I2C:bI2C_UDB:m_reset\/main_0              macrocell18    2302   4882  33275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_7
Path End       : \I2C:bI2C_UDB:control_reg_7\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_7\/clock_0
Path slack     : 33276p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#15 vs. I2C_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_7  controlcell1   2580   2580  33276  RISE       1
\I2C:bI2C_UDB:control_reg_7\/main_0        macrocell12    2301   4881  33276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_7\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 585120p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           618710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33590
-------------------------------------   ----- 
End-of-path arrival time (ps)           33590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q               macrocell21     1250   1250  585120  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_4          macrocell7     10284  11534  585120  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell7      3350  14884  585120  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell15     8472  23357  585120  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell15     3350  26707  585120  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   6883  33590  585120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 589301p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -5310
------------------------------------------------------   ------ 
End-of-path required time (ps)                           619690

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30389
-------------------------------------   ----- 
End-of-path arrival time (ps)           30389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q                 macrocell21     1250   1250  585120  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_4            macrocell7     10284  11534  585120  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q                 macrocell7      3350  14884  585120  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell14     8472  23357  589301  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell14     3350  26707  589301  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell1   3682  30389  589301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 597338p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           618710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21372
-------------------------------------   ----- 
End-of-path arrival time (ps)           21372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q               macrocell21     1250   1250  585120  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell16    11129  12379  597338  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell16     3350  15729  597338  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell2   5643  21372  597338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 598238p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23252
-------------------------------------   ----- 
End-of-path arrival time (ps)           23252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q               macrocell21   1250   1250  585120  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell16  11129  12379  597338  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell16   3350  15729  597338  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_0       macrocell17   7523  23252  598238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 598238p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23252
-------------------------------------   ----- 
End-of-path arrival time (ps)           23252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q               macrocell21   1250   1250  585120  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell16  11129  12379  597338  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell16   3350  15729  597338  RISE       1
\I2C:bI2C_UDB:status_0\/main_1           macrocell33   7523  23252  598238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 598238p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23252
-------------------------------------   ----- 
End-of-path arrival time (ps)           23252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q               macrocell21   1250   1250  585120  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell16  11129  12379  597338  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell16   3350  15729  597338  RISE       1
\I2C:bI2C_UDB:status_3\/main_1           macrocell36   7523  23252  598238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 598866p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22624
-------------------------------------   ----- 
End-of-path arrival time (ps)           22624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q            macrocell21   1250   1250  585120  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_4       macrocell7   10284  11534  585120  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q            macrocell7    3350  14884  585120  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell5    7740  22624  598866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:scl_x_wire\/main_8
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 599653p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21837
-------------------------------------   ----- 
End-of-path arrival time (ps)           21837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell21   1250   1250  585120  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_4  macrocell7   10284  11534  585120  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q       macrocell7    3350  14884  585120  RISE       1
\I2C:scl_x_wire\/main_8          macrocell39   6952  21837  599653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 599908p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -5310
------------------------------------------------------   ------ 
End-of-path required time (ps)                           619690

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19782
-------------------------------------   ----- 
End-of-path arrival time (ps)           19782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  597780  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/main_0      macrocell13     8860  14140  599908  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/q           macrocell13     3350  17490  599908  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0   datapathcell1   2292  19782  599908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 601584p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19906
-------------------------------------   ----- 
End-of-path arrival time (ps)           19906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q             macrocell21   1250   1250  585120  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/main_7  macrocell23  12400  13650  601584  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/q       macrocell23   3350  17000  601584  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_5        macrocell22   2906  19906  601584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 601587p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19903
-------------------------------------   ----- 
End-of-path arrival time (ps)           19903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q             macrocell21   1250   1250  585120  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/main_7  macrocell20  12396  13646  601587  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/q       macrocell20   3350  16996  601587  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_8        macrocell19   2907  19903  601587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 604057p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17433
-------------------------------------   ----- 
End-of-path arrival time (ps)           17433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q         macrocell5    1250   1250  585428  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/main_10  macrocell26  10528  11778  604057  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/q        macrocell26   3350  15128  604057  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_6         macrocell25   2305  17433  604057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 607310p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14180
-------------------------------------   ----- 
End-of-path arrival time (ps)           14180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  597780  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_0             macrocell21     8900  14180  607310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 608396p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13094
-------------------------------------   ----- 
End-of-path arrival time (ps)           13094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell18   1250   1250  607208  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_6  macrocell21  11844  13094  608396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 608947p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12543
-------------------------------------   ----- 
End-of-path arrival time (ps)           12543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell21   1250   1250  585120  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_4  macrocell19  11293  12543  608947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 608947p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12543
-------------------------------------   ----- 
End-of-path arrival time (ps)           12543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell21   1250   1250  585120  RISE       1
\I2C:bI2C_UDB:status_1\/main_5  macrocell34  11293  12543  608947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 609111p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12379
-------------------------------------   ----- 
End-of-path arrival time (ps)           12379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell21   1250   1250  585120  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_7  macrocell24  11129  12379  609111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 609145p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12345
-------------------------------------   ----- 
End-of-path arrival time (ps)           12345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell25   1250   1250  589799  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_1  macrocell21  11095  12345  609145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 609285p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12205
-------------------------------------   ----- 
End-of-path arrival time (ps)           12205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell19   1250   1250  590453  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_5  macrocell21  10955  12205  609285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 609293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12197
-------------------------------------   ----- 
End-of-path arrival time (ps)           12197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell18   1250   1250  607208  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell5   10947  12197  609293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 609293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12197
-------------------------------------   ----- 
End-of-path arrival time (ps)           12197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell18   1250   1250  607208  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_1  macrocell17  10947  12197  609293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 609293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12197
-------------------------------------   ----- 
End-of-path arrival time (ps)           12197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell18   1250   1250  607208  RISE       1
\I2C:bI2C_UDB:status_0\/main_6  macrocell33  10947  12197  609293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 609293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12197
-------------------------------------   ----- 
End-of-path arrival time (ps)           12197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell18   1250   1250  607208  RISE       1
\I2C:bI2C_UDB:status_3\/main_7  macrocell36  10947  12197  609293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 609299p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12191
-------------------------------------   ----- 
End-of-path arrival time (ps)           12191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell24   1250   1250  588742  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_2  macrocell21  10941  12191  609299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 609553p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11937
-------------------------------------   ----- 
End-of-path arrival time (ps)           11937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  597780  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_0             macrocell24     6657  11937  609553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 609712p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11778
-------------------------------------   ----- 
End-of-path arrival time (ps)           11778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q       macrocell5    1250   1250  585428  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell6   10528  11778  609712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 609865p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11625
-------------------------------------   ----- 
End-of-path arrival time (ps)           11625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell22   1250   1250  589836  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_3  macrocell21  10375  11625  609865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 609894p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11596
-------------------------------------   ----- 
End-of-path arrival time (ps)           11596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell21   1250   1250  585120  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_3  macrocell25  10346  11596  609894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:sda_x_wire\/main_6
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 609894p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11596
-------------------------------------   ----- 
End-of-path arrival time (ps)           11596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell21   1250   1250  585120  RISE       1
\I2C:sda_x_wire\/main_6     macrocell40  10346  11596  609894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 609956p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell21   1250   1250  585120  RISE       1
\I2C:bI2C_UDB:status_2\/main_4  macrocell35  10284  11534  609956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:scl_x_wire\/main_6
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 610072p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11418
-------------------------------------   ----- 
End-of-path arrival time (ps)           11418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell18   1250   1250  607208  RISE       1
\I2C:scl_x_wire\/main_6   macrocell39  10168  11418  610072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 610248p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11242
-------------------------------------   ----- 
End-of-path arrival time (ps)           11242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell25   1250   1250  589799  RISE       1
\I2C:bI2C_UDB:status_0\/main_2  macrocell33   9992  11242  610248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 610248p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11242
-------------------------------------   ----- 
End-of-path arrival time (ps)           11242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell25   1250   1250  589799  RISE       1
\I2C:bI2C_UDB:status_3\/main_2  macrocell36   9992  11242  610248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 610623p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10867
-------------------------------------   ----- 
End-of-path arrival time (ps)           10867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell19   1250   1250  590453  RISE       1
\I2C:bI2C_UDB:status_3\/main_6  macrocell36   9617  10867  610623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 610798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10692
-------------------------------------   ----- 
End-of-path arrival time (ps)           10692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell22   1250   1250  589836  RISE       1
\I2C:bI2C_UDB:status_0\/main_4  macrocell33   9442  10692  610798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 610798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10692
-------------------------------------   ----- 
End-of-path arrival time (ps)           10692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell22   1250   1250  589836  RISE       1
\I2C:bI2C_UDB:status_3\/main_4  macrocell36   9442  10692  610798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:scl_x_wire\/main_2
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 610814p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10676
-------------------------------------   ----- 
End-of-path arrival time (ps)           10676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell24   1250   1250  588742  RISE       1
\I2C:scl_x_wire\/main_2     macrocell39   9426  10676  610814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:scl_x_wire\/main_1
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 610997p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10493
-------------------------------------   ----- 
End-of-path arrival time (ps)           10493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell25   1250   1250  589799  RISE       1
\I2C:scl_x_wire\/main_1     macrocell39   9243  10493  610997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C:bI2C_UDB:StsReg\/clock
Path slack     : 611056p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -1570
------------------------------------------------------   ------ 
End-of-path required time (ps)                           623430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12374
-------------------------------------   ----- 
End-of-path arrival time (ps)           12374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q     macrocell29    1250   1250  592766  RISE       1
\I2C:bI2C_UDB:status_5\/main_0  macrocell38    3586   4836  611056  RISE       1
\I2C:bI2C_UDB:status_5\/q       macrocell38    3350   8186  611056  RISE       1
\I2C:bI2C_UDB:StsReg\/status_5  statusicell1   4188  12374  611056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:StsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 611151p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10339
-------------------------------------   ----- 
End-of-path arrival time (ps)           10339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  597780  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_0             macrocell19     5059  10339  611151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:sda_x_wire\/main_9
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 611448p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10042
-------------------------------------   ----- 
End-of-path arrival time (ps)           10042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q  macrocell17   1250   1250  605052  RISE       1
\I2C:sda_x_wire\/main_9        macrocell40   8792  10042  611448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 611533p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9957
-------------------------------------   ---- 
End-of-path arrival time (ps)           9957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell24   1250   1250  588742  RISE       1
\I2C:bI2C_UDB:status_0\/main_3  macrocell33   8707   9957  611533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 611533p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9957
-------------------------------------   ---- 
End-of-path arrival time (ps)           9957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell24   1250   1250  588742  RISE       1
\I2C:bI2C_UDB:status_3\/main_3  macrocell36   8707   9957  611533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:scl_x_wire\/main_3
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 611555p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9935
-------------------------------------   ---- 
End-of-path arrival time (ps)           9935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell22   1250   1250  589836  RISE       1
\I2C:scl_x_wire\/main_3     macrocell39   8685   9935  611555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_5\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611765p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9725
-------------------------------------   ---- 
End-of-path arrival time (ps)           9725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_5\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_5\/q   macrocell10   1250   1250  606234  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_2  macrocell24   8475   9725  611765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 612029p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9461
-------------------------------------   ---- 
End-of-path arrival time (ps)           9461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell5    1250   1250  585428  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_7  macrocell19   8211   9461  612029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 612029p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9461
-------------------------------------   ---- 
End-of-path arrival time (ps)           9461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell5    1250   1250  585428  RISE       1
\I2C:bI2C_UDB:status_1\/main_8   macrocell34   8211   9461  612029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612036p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9454
-------------------------------------   ---- 
End-of-path arrival time (ps)           9454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q   macrocell5    1250   1250  585428  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_10  macrocell24   8204   9454  612036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 612053p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9437
-------------------------------------   ---- 
End-of-path arrival time (ps)           9437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell5    1250   1250  585428  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_4  macrocell22   8187   9437  612053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_6\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612070p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9420
-------------------------------------   ---- 
End-of-path arrival time (ps)           9420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_6\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_6\/q   macrocell11   1250   1250  606633  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_1  macrocell24   8170   9420  612070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:scl_x_wire\/main_5
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 612153p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9337
-------------------------------------   ---- 
End-of-path arrival time (ps)           9337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell19   1250   1250  590453  RISE       1
\I2C:scl_x_wire\/main_5     macrocell39   8087   9337  612153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 612300p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9190
-------------------------------------   ---- 
End-of-path arrival time (ps)           9190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell18   1250   1250  607208  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_5  macrocell25   7940   9190  612300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:sda_x_wire\/main_8
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 612300p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9190
-------------------------------------   ---- 
End-of-path arrival time (ps)           9190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell18   1250   1250  607208  RISE       1
\I2C:sda_x_wire\/main_8   macrocell40   7940   9190  612300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612408p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9082
-------------------------------------   ---- 
End-of-path arrival time (ps)           9082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q     macrocell17   1250   1250  605052  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_11  macrocell24   7832   9082  612408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:sda_x_wire\/main_4
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 612624p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8866
-------------------------------------   ---- 
End-of-path arrival time (ps)           8866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell24   1250   1250  588742  RISE       1
\I2C:sda_x_wire\/main_4     macrocell40   7616   8866  612624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 612863p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8627
-------------------------------------   ---- 
End-of-path arrival time (ps)           8627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell18   1250   1250  607208  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell6    7377   8627  612863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612916p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8574
-------------------------------------   ---- 
End-of-path arrival time (ps)           8574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_2\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_2\/q   macrocell8    1250   1250  608023  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_3  macrocell24   7324   8574  612916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 612986p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8504
-------------------------------------   ---- 
End-of-path arrival time (ps)           8504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell25   1250   1250  589799  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_1  macrocell25   7254   8504  612986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:sda_x_wire\/main_3
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 612986p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8504
-------------------------------------   ---- 
End-of-path arrival time (ps)           8504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell25   1250   1250  589799  RISE       1
\I2C:sda_x_wire\/main_3     macrocell40   7254   8504  612986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:scl_x_wire\/main_4
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 613087p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8403
-------------------------------------   ---- 
End-of-path arrival time (ps)           8403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell21   1250   1250  585120  RISE       1
\I2C:scl_x_wire\/main_4     macrocell39   7153   8403  613087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 613194p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8296
-------------------------------------   ---- 
End-of-path arrival time (ps)           8296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell18   1250   1250  607208  RISE       1
\I2C:bI2C_UDB:status_2\/main_6  macrocell35   7046   8296  613194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8197
-------------------------------------   ---- 
End-of-path arrival time (ps)           8197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell24   1250   1250  588742  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_2  macrocell19   6947   8197  613293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 613293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8197
-------------------------------------   ---- 
End-of-path arrival time (ps)           8197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell24   1250   1250  588742  RISE       1
\I2C:bI2C_UDB:status_1\/main_3  macrocell34   6947   8197  613293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613302p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell24   1250   1250  588742  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_5  macrocell24   6938   8188  613302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:scl_x_wire\/q
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 613507p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:scl_x_wire\/q                macrocell39   1250   1250  588690  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_0  macrocell4    6733   7983  613507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell4          0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 613578p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7912
-------------------------------------   ---- 
End-of-path arrival time (ps)           7912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell24   1250   1250  588742  RISE       1
\I2C:bI2C_UDB:status_2\/main_2  macrocell35   6662   7912  613578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 613583p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7907
-------------------------------------   ---- 
End-of-path arrival time (ps)           7907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell18   1250   1250  607208  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_5  macrocell3    6657   7907  613583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell3          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 613583p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7907
-------------------------------------   ---- 
End-of-path arrival time (ps)           7907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell18   1250   1250  607208  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_3  macrocell22   6657   7907  613583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 613807p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell19   1250   1250  590453  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_4  macrocell25   6433   7683  613807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:sda_x_wire\/main_7
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 613807p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell19   1250   1250  590453  RISE       1
\I2C:sda_x_wire\/main_7     macrocell40   6433   7683  613807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 613866p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7624
-------------------------------------   ---- 
End-of-path arrival time (ps)           7624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell5    1250   1250  585428  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_7  macrocell21   6374   7624  613866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C:sda_x_wire\/main_1
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 614037p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/so_comb  datapathcell2   4550   4550  614037  RISE       1
\I2C:sda_x_wire\/main_1            macrocell40     2903   7453  614037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 614067p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7423
-------------------------------------   ---- 
End-of-path arrival time (ps)           7423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_2\/q       macrocell35   1250   1250  614067  RISE       1
\I2C:bI2C_UDB:status_2\/main_0  macrocell35   6173   7423  614067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 614371p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -6770
------------------------------------------------------   ------ 
End-of-path required time (ps)                           618230

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q         macrocell32     1250   1250  614371  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/route_si  datapathcell2   2609   3859  614371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 614519p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q       macrocell17   1250   1250  605052  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_2  macrocell17   5721   6971  614519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614523p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell25   1250   1250  589799  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_4  macrocell24   5717   6967  614523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 614635p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6855
-------------------------------------   ---- 
End-of-path arrival time (ps)           6855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell25   1250   1250  589799  RISE       1
\I2C:bI2C_UDB:status_2\/main_1  macrocell35   5605   6855  614635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 614671p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6819
-------------------------------------   ---- 
End-of-path arrival time (ps)           6819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell22   1250   1250  589836  RISE       1
\I2C:bI2C_UDB:status_2\/main_3  macrocell35   5569   6819  614671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 614719p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6771
-------------------------------------   ---- 
End-of-path arrival time (ps)           6771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell22   1250   1250  589836  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_2  macrocell25   5521   6771  614719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:sda_x_wire\/main_5
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 614719p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6771
-------------------------------------   ---- 
End-of-path arrival time (ps)           6771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell22   1250   1250  589836  RISE       1
\I2C:sda_x_wire\/main_5     macrocell40   5521   6771  614719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 614721p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6769
-------------------------------------   ---- 
End-of-path arrival time (ps)           6769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell25   1250   1250  589799  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_1  macrocell19   5519   6769  614721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 614721p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6769
-------------------------------------   ---- 
End-of-path arrival time (ps)           6769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell25   1250   1250  589799  RISE       1
\I2C:bI2C_UDB:status_1\/main_2  macrocell34   5519   6769  614721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 614723p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6767
-------------------------------------   ---- 
End-of-path arrival time (ps)           6767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell1   3850   3850  600789  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell5      2917   6767  614723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell5          0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 614730p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6760
-------------------------------------   ---- 
End-of-path arrival time (ps)           6760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell25   1250   1250  589799  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_0  macrocell22   5510   6760  614730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614740p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6750
-------------------------------------   ---- 
End-of-path arrival time (ps)           6750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell18   1250   1250  607208  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_9  macrocell24   5500   6750  614740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:scl_x_wire\/main_7
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 615145p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6345
-------------------------------------   ---- 
End-of-path arrival time (ps)           6345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell5    1250   1250  585428  RISE       1
\I2C:scl_x_wire\/main_7          macrocell39   5095   6345  615145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 615275p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6215
-------------------------------------   ---- 
End-of-path arrival time (ps)           6215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell24   1250   1250  588742  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_1  macrocell22   4965   6215  615275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 615288p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6202
-------------------------------------   ---- 
End-of-path arrival time (ps)           6202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell19   1250   1250  590453  RISE       1
\I2C:bI2C_UDB:status_2\/main_5  macrocell35   4952   6202  615288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 615353p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell21   1250   1250  585120  RISE       1
\I2C:bI2C_UDB:status_0\/main_5  macrocell33   4887   6137  615353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 615353p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell21   1250   1250  585120  RISE       1
\I2C:bI2C_UDB:status_3\/main_5  macrocell36   4887   6137  615353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 615628p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5862
-------------------------------------   ---- 
End-of-path arrival time (ps)           5862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell18   1250   1250  607208  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_6  macrocell19   4612   5862  615628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 615628p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5862
-------------------------------------   ---- 
End-of-path arrival time (ps)           5862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell18   1250   1250  607208  RISE       1
\I2C:bI2C_UDB:status_1\/main_7  macrocell34   4612   5862  615628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 615780p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell22   1250   1250  589836  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_3  macrocell19   4460   5710  615780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 615780p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell22   1250   1250  589836  RISE       1
\I2C:bI2C_UDB:status_1\/main_4  macrocell34   4460   5710  615780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616062p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_4\/q   macrocell9    1250   1250  606198  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_0  macrocell25   4178   5428  616062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_4\/q
Path End       : \I2C:sda_x_wire\/main_2
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 616062p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_4\/q  macrocell9    1250   1250  606198  RISE       1
\I2C:sda_x_wire\/main_2         macrocell40   4178   5428  616062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616341p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell22   1250   1250  589836  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_6  macrocell24   3899   5149  616341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 616651p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q            macrocell29   1250   1250  592766  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/main_0  macrocell28   3589   4839  616651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 616654p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q         macrocell29   1250   1250  592766  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_0  macrocell3    3586   4836  616654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell3          0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:sda_x_wire\/q
Path End       : \I2C:sda_x_wire\/main_0
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 616752p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell40         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2C:sda_x_wire\/q       macrocell40   1250   1250  616752  RISE       1
\I2C:sda_x_wire\/main_0  macrocell40   3488   4738  616752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_0\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 616755p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_0\/q       macrocell33   1250   1250  616755  RISE       1
\I2C:bI2C_UDB:status_0\/main_0  macrocell33   3485   4735  616755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 616761p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell22   1250   1250  589836  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_2  macrocell22   3479   4729  616761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 616781p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_3\/q       macrocell36   1250   1250  616781  RISE       1
\I2C:bI2C_UDB:status_3\/main_0  macrocell36   3459   4709  616781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 617591p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell21   1250   1250  585120  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_4  macrocell21   2649   3899  617591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 617630p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q        macrocell31   1250   1250  612033  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell30   2610   3860  617630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617631p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q    macrocell31   1250   1250  612033  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_3  macrocell3    2609   3859  617631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell3          0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 617632p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell19   1250   1250  590453  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_5  macrocell19   2608   3858  617632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 617632p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell19   1250   1250  590453  RISE       1
\I2C:bI2C_UDB:status_1\/main_6  macrocell34   2608   3858  617632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 617634p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell19   1250   1250  590453  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_8  macrocell24   2606   3856  617634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 617637p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q            macrocell32   1250   1250  614371  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/main_0  macrocell31   2603   3853  617637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 617645p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_1\/q       macrocell34   1250   1250  617645  RISE       1
\I2C:bI2C_UDB:status_1\/main_1  macrocell34   2595   3845  617645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell34         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617931p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell3          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:bus_busy_reg\/q       macrocell3    1250   1250  617931  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_6  macrocell3    2309   3559  617931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell3          0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617934p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q    macrocell28   1250   1250  592183  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_1  macrocell3    2306   3556  617934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell3          0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 617934p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell28   1250   1250  592183  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell27   2306   3556  617934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C:sda_x_wire\/main_10
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 617942p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc2_reg\/q  macrocell6    1250   1250  617942  RISE       1
\I2C:sda_x_wire\/main_10         macrocell40   2298   3548  617942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell40         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617946p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last2_reg\/q   macrocell30   1250   1250  612347  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_4  macrocell3    2294   3544  617946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell3          0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617958p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   625000
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3532
-------------------------------------   ---- 
End-of-path arrival time (ps)           3532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last2_reg\/q   macrocell27   1250   1250  612359  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_2  macrocell3    2282   3532  617958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell3          0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 641895p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 661577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19682
-------------------------------------   ----- 
End-of-path arrival time (ps)           19682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   4692   9972  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  19682  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  19682  641895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 645174p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9973
-------------------------------------   ---- 
End-of-path arrival time (ps)           9973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   4693   9973  645174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 645175p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9972
-------------------------------------   ---- 
End-of-path arrival time (ps)           9972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   4692   9972  645175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:final_kill_reg\/q
Path End       : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 648705p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16392
-------------------------------------   ----- 
End-of-path arrival time (ps)           16392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:final_kill_reg\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:final_kill_reg\/q                 macrocell41    1250   1250  648705  RISE       1
\Servo:PWMUDB:status_5\/main_0                  macrocell47    6260   7510  648705  RISE       1
\Servo:PWMUDB:status_5\/q                       macrocell47    3350  10860  648705  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell2   5532  16392  648705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock                statusicell2        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:runmode_enable\/q
Path End       : \Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 649681p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:runmode_enable\/q         macrocell44     1250   1250  646963  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   4215   5465  649681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:runmode_enable\/q
Path End       : \Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Servo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 650243p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:runmode_enable\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:runmode_enable\/q         macrocell44     1250   1250  646963  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3654   4904  650243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Servo:PWMUDB:status_1\/main_0
Capture Clock  : \Servo:PWMUDB:status_1\/clock_0
Path slack     : 652373p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10784
-------------------------------------   ----- 
End-of-path arrival time (ps)           10784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   4900   4900  652373  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   4900  652373  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   3070   7970  652373  RISE       1
\Servo:PWMUDB:status_1\/main_0         macrocell46     2814  10784  652373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_113/main_1
Capture Clock  : Net_113/clock_0
Path slack     : 652373p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10783
-------------------------------------   ----- 
End-of-path arrival time (ps)           10783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   4900   4900  652373  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   4900  652373  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   3070   7970  652373  RISE       1
Net_113/main_1                         macrocell2      2813  10783  652373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_113/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Servo:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Servo:PWMUDB:prevCompare2\/clock_0
Path slack     : 652373p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10783
-------------------------------------   ----- 
End-of-path arrival time (ps)           10783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   4900   4900  652373  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   4900  652373  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   3070   7970  652373  RISE       1
\Servo:PWMUDB:prevCompare2\/main_0     macrocell43     2813  10783  652373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:prevCompare2\/clock_0                        macrocell43         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_112/main_1
Capture Clock  : Net_112/clock_0
Path slack     : 653354p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9802
-------------------------------------   ---- 
End-of-path arrival time (ps)           9802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  653354  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  653354  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  653354  RISE       1
Net_112/main_1                         macrocell1      2622   9802  653354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_112/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Servo:PWMUDB:prevCompare1\/clock_0
Path slack     : 653354p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9802
-------------------------------------   ---- 
End-of-path arrival time (ps)           9802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  653354  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  653354  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  653354  RISE       1
\Servo:PWMUDB:prevCompare1\/main_0     macrocell42     2622   9802  653354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:prevCompare1\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo:PWMUDB:status_0\/main_0
Capture Clock  : \Servo:PWMUDB:status_0\/clock_0
Path slack     : 653360p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9797
-------------------------------------   ---- 
End-of-path arrival time (ps)           9797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  653354  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  653354  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  653354  RISE       1
\Servo:PWMUDB:status_0\/main_0         macrocell45     2617   9797  653360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 653690p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11407
-------------------------------------   ----- 
End-of-path arrival time (ps)           11407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:sP16:pwmdp:u0\/z0                 datapathcell3   2320   2320  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0i                datapathcell4      0   2320  641895  RISE       1
\Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb            datapathcell4   2960   5280  641895  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell2    6127  11407  653690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock                statusicell2        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:prevCompare1\/q
Path End       : \Servo:PWMUDB:status_0\/main_1
Capture Clock  : \Servo:PWMUDB:status_0\/clock_0
Path slack     : 659615p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:prevCompare1\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Servo:PWMUDB:prevCompare1\/q   macrocell42   1250   1250  659615  RISE       1
\Servo:PWMUDB:status_0\/main_1  macrocell45   2292   3542  659615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:prevCompare2\/q
Path End       : \Servo:PWMUDB:status_1\/main_1
Capture Clock  : \Servo:PWMUDB:status_1\/clock_0
Path slack     : 659621p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:prevCompare2\/clock_0                        macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Servo:PWMUDB:prevCompare2\/q   macrocell43   1250   1250  659621  RISE       1
\Servo:PWMUDB:status_1\/main_1  macrocell46   2285   3535  659621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:status_1\/q
Path End       : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 661537p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:status_1\/q                       macrocell46    1250   1250  661537  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell2   2310   3560  661537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock                statusicell2        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo:PWMUDB:status_0\/q
Path End       : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 661542p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   666667
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:status_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo:PWMUDB:status_0\/q                       macrocell45    1250   1250  661542  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell2   2305   3555  661542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo:PWMUDB:sSTSReg:nrstSts:stsreg\/clock                statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

