
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[2]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[6]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[15]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[24]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[56]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[10]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[63]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[12]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[28]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[16]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[40]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[45]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[20]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[57]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[44]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[21]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[22]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[0]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[1]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[17]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[26]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[39]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[19]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[37]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[8]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[48]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[4]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[34]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[30]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[55]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[41]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[49]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[51]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[53]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[61]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[58]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[13]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[7]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[11]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[29]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[14]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[33]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[36]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[52]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[32]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[46]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[50]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[18]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[25]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[35]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[23]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[59]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[47]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[54]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[3]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[42]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[31]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[60]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[43]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[9]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[62]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[27]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[5]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[38]}]
set_property MARK_DEBUG true [get_nets design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txValid]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[0]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[1]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[2]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[3]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[4]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[5]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[6]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[7]}]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[31]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[32]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[33]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[34]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[35]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[36]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[37]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[38]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[39]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[40]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[41]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[42]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[43]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[44]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[45]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[46]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[47]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[48]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[49]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[50]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[51]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[52]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[53]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[54]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[55]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[56]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[57]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[58]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[59]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[60]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[61]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[62]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/cycle_counter_io_value[63]}]]

set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[4]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[3]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[6]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[13]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[26]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[28]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[31]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[19]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[29]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[12]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[30]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[5]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[9]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[1]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[20]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[24]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[16]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[21]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[17]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[15]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[23]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[22]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[0]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[14]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[11]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[27]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[10]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[25]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[18]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[7]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[8]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[2]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[1]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[14]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[8]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[16]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[18]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[19]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[23]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[27]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[28]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[30]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[17]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[24]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[21]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[4]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[0]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[3]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[9]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[12]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[15]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[2]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[11]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[22]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[6]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[26]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[31]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[20]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[5]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[7]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[10]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[13]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[25]}]
set_property MARK_DEBUG true [get_nets {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[29]}]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/data0[31]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[0]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[1]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[2]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[3]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[4]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[5]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[6]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[7]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[8]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[9]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[10]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[11]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[12]}]]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[13]}]]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[14]}]]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[15]}]]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[16]}]]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[17]}]]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[18]}]]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[19]}]]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[20]}]]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[21]}]]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[22]}]]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[23]}]]
connect_debug_port u_ila_0/probe26 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[24]}]]
connect_debug_port u_ila_0/probe27 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[25]}]]
connect_debug_port u_ila_0/probe28 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[26]}]]
connect_debug_port u_ila_0/probe29 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[27]}]]
connect_debug_port u_ila_0/probe30 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[28]}]]
connect_debug_port u_ila_0/probe31 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[29]}]]
connect_debug_port u_ila_0/probe32 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[30]}]]
connect_debug_port u_ila_0/probe33 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/core/cycle_counter/counter_reg_n_0_[31]}]]


connect_debug_port u_ila_0/clk [get_nets [list design_top_i/clk_wiz_80/inst/clk_out1]]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[31]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[7]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[31]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[8]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wstrb[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wstrb[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wstrb[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wstrb[3]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[8]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[31]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[32]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[33]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[34]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[35]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[36]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[37]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[38]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[39]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[40]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[41]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[42]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[43]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[44]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[45]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[46]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[47]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[48]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[49]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[50]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[51]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[52]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[53]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[54]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[55]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[56]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[57]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[58]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[59]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[60]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[61]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[62]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[63]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[31]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[31]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[31]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[31]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[11]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[31]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[31]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_ren]]
connect_debug_port u_ila_0/probe15 [get_nets [list design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rvalid]]
connect_debug_port u_ila_0/probe16 [get_nets [list design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wen]]
connect_debug_port u_ila_0/probe17 [get_nets [list design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wready]]
connect_debug_port u_ila_0/probe18 [get_nets [list design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_enable]]
connect_debug_port u_ila_0/probe19 [get_nets [list design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_enable]]
connect_debug_port u_ila_0/probe20 [get_nets [list design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txValid]]

connect_debug_port u_ila_0/clk [get_nets [list clock_IBUF_BUFG]]
connect_debug_port u_ila_0/probe0 [get_nets [list {nolabel_line8/io_imemWrite_data[0]} {nolabel_line8/io_imemWrite_data[1]} {nolabel_line8/io_imemWrite_data[2]} {nolabel_line8/io_imemWrite_data[3]} {nolabel_line8/io_imemWrite_data[4]} {nolabel_line8/io_imemWrite_data[5]} {nolabel_line8/io_imemWrite_data[6]} {nolabel_line8/io_imemWrite_data[7]} {nolabel_line8/io_imemWrite_data[8]} {nolabel_line8/io_imemWrite_data[9]} {nolabel_line8/io_imemWrite_data[10]} {nolabel_line8/io_imemWrite_data[11]} {nolabel_line8/io_imemWrite_data[12]} {nolabel_line8/io_imemWrite_data[13]} {nolabel_line8/io_imemWrite_data[14]} {nolabel_line8/io_imemWrite_data[15]} {nolabel_line8/io_imemWrite_data[16]} {nolabel_line8/io_imemWrite_data[17]} {nolabel_line8/io_imemWrite_data[18]} {nolabel_line8/io_imemWrite_data[19]} {nolabel_line8/io_imemWrite_data[20]} {nolabel_line8/io_imemWrite_data[21]} {nolabel_line8/io_imemWrite_data[22]} {nolabel_line8/io_imemWrite_data[23]} {nolabel_line8/io_imemWrite_data[24]} {nolabel_line8/io_imemWrite_data[25]} {nolabel_line8/io_imemWrite_data[26]} {nolabel_line8/io_imemWrite_data[27]} {nolabel_line8/io_imemWrite_data[28]} {nolabel_line8/io_imemWrite_data[29]} {nolabel_line8/io_imemWrite_data[30]} {nolabel_line8/io_imemWrite_data[31]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {nolabel_line8/io_imemWrite_address[0]} {nolabel_line8/io_imemWrite_address[1]} {nolabel_line8/io_imemWrite_address[2]} {nolabel_line8/io_imemWrite_address[3]} {nolabel_line8/io_imemWrite_address[4]} {nolabel_line8/io_imemWrite_address[5]} {nolabel_line8/io_imemWrite_address[6]} {nolabel_line8/io_imemWrite_address[7]} {nolabel_line8/io_imemWrite_address[8]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {nolabel_line8/io_imemRead_data[0]} {nolabel_line8/io_imemRead_data[1]} {nolabel_line8/io_imemRead_data[2]} {nolabel_line8/io_imemRead_data[3]} {nolabel_line8/io_imemRead_data[4]} {nolabel_line8/io_imemRead_data[5]} {nolabel_line8/io_imemRead_data[6]} {nolabel_line8/io_imemRead_data[7]} {nolabel_line8/io_imemRead_data[8]} {nolabel_line8/io_imemRead_data[9]} {nolabel_line8/io_imemRead_data[10]} {nolabel_line8/io_imemRead_data[11]} {nolabel_line8/io_imemRead_data[12]} {nolabel_line8/io_imemRead_data[13]} {nolabel_line8/io_imemRead_data[14]} {nolabel_line8/io_imemRead_data[15]} {nolabel_line8/io_imemRead_data[16]} {nolabel_line8/io_imemRead_data[17]} {nolabel_line8/io_imemRead_data[18]} {nolabel_line8/io_imemRead_data[19]} {nolabel_line8/io_imemRead_data[20]} {nolabel_line8/io_imemRead_data[21]} {nolabel_line8/io_imemRead_data[22]} {nolabel_line8/io_imemRead_data[23]} {nolabel_line8/io_imemRead_data[24]} {nolabel_line8/io_imemRead_data[25]} {nolabel_line8/io_imemRead_data[26]} {nolabel_line8/io_imemRead_data[27]} {nolabel_line8/io_imemRead_data[28]} {nolabel_line8/io_imemRead_data[29]} {nolabel_line8/io_imemRead_data[30]} {nolabel_line8/io_imemRead_data[31]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {nolabel_line8/io_imemRead_address[0]} {nolabel_line8/io_imemRead_address[1]} {nolabel_line8/io_imemRead_address[2]} {nolabel_line8/io_imemRead_address[3]} {nolabel_line8/io_imemRead_address[4]} {nolabel_line8/io_imemRead_address[5]} {nolabel_line8/io_imemRead_address[6]} {nolabel_line8/io_imemRead_address[7]} {nolabel_line8/io_imemRead_address[8]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {nolabel_line8/io_debugSignals_wstrb[0]} {nolabel_line8/io_debugSignals_wstrb[1]} {nolabel_line8/io_debugSignals_wstrb[2]} {nolabel_line8/io_debugSignals_wstrb[3]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {nolabel_line8/io_debugSignals_wdata[0]} {nolabel_line8/io_debugSignals_wdata[1]} {nolabel_line8/io_debugSignals_wdata[2]} {nolabel_line8/io_debugSignals_wdata[3]} {nolabel_line8/io_debugSignals_wdata[4]} {nolabel_line8/io_debugSignals_wdata[5]} {nolabel_line8/io_debugSignals_wdata[6]} {nolabel_line8/io_debugSignals_wdata[7]} {nolabel_line8/io_debugSignals_wdata[8]} {nolabel_line8/io_debugSignals_wdata[9]} {nolabel_line8/io_debugSignals_wdata[10]} {nolabel_line8/io_debugSignals_wdata[11]} {nolabel_line8/io_debugSignals_wdata[12]} {nolabel_line8/io_debugSignals_wdata[13]} {nolabel_line8/io_debugSignals_wdata[14]} {nolabel_line8/io_debugSignals_wdata[15]} {nolabel_line8/io_debugSignals_wdata[16]} {nolabel_line8/io_debugSignals_wdata[17]} {nolabel_line8/io_debugSignals_wdata[18]} {nolabel_line8/io_debugSignals_wdata[19]} {nolabel_line8/io_debugSignals_wdata[20]} {nolabel_line8/io_debugSignals_wdata[21]} {nolabel_line8/io_debugSignals_wdata[22]} {nolabel_line8/io_debugSignals_wdata[23]} {nolabel_line8/io_debugSignals_wdata[24]} {nolabel_line8/io_debugSignals_wdata[25]} {nolabel_line8/io_debugSignals_wdata[26]} {nolabel_line8/io_debugSignals_wdata[27]} {nolabel_line8/io_debugSignals_wdata[28]} {nolabel_line8/io_debugSignals_wdata[29]} {nolabel_line8/io_debugSignals_wdata[30]} {nolabel_line8/io_debugSignals_wdata[31]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {nolabel_line8/io_debugSignals_rdata[0]} {nolabel_line8/io_debugSignals_rdata[1]} {nolabel_line8/io_debugSignals_rdata[2]} {nolabel_line8/io_debugSignals_rdata[3]} {nolabel_line8/io_debugSignals_rdata[4]} {nolabel_line8/io_debugSignals_rdata[5]} {nolabel_line8/io_debugSignals_rdata[6]} {nolabel_line8/io_debugSignals_rdata[7]} {nolabel_line8/io_debugSignals_rdata[8]} {nolabel_line8/io_debugSignals_rdata[9]} {nolabel_line8/io_debugSignals_rdata[10]} {nolabel_line8/io_debugSignals_rdata[11]} {nolabel_line8/io_debugSignals_rdata[12]} {nolabel_line8/io_debugSignals_rdata[13]} {nolabel_line8/io_debugSignals_rdata[14]} {nolabel_line8/io_debugSignals_rdata[15]} {nolabel_line8/io_debugSignals_rdata[16]} {nolabel_line8/io_debugSignals_rdata[17]} {nolabel_line8/io_debugSignals_rdata[18]} {nolabel_line8/io_debugSignals_rdata[19]} {nolabel_line8/io_debugSignals_rdata[20]} {nolabel_line8/io_debugSignals_rdata[21]} {nolabel_line8/io_debugSignals_rdata[22]} {nolabel_line8/io_debugSignals_rdata[23]} {nolabel_line8/io_debugSignals_rdata[24]} {nolabel_line8/io_debugSignals_rdata[25]} {nolabel_line8/io_debugSignals_rdata[26]} {nolabel_line8/io_debugSignals_rdata[27]} {nolabel_line8/io_debugSignals_rdata[28]} {nolabel_line8/io_debugSignals_rdata[29]} {nolabel_line8/io_debugSignals_rdata[30]} {nolabel_line8/io_debugSignals_rdata[31]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {nolabel_line8/io_debugSignals_raddr[0]} {nolabel_line8/io_debugSignals_raddr[1]} {nolabel_line8/io_debugSignals_raddr[2]} {nolabel_line8/io_debugSignals_raddr[3]} {nolabel_line8/io_debugSignals_raddr[4]} {nolabel_line8/io_debugSignals_raddr[5]} {nolabel_line8/io_debugSignals_raddr[6]} {nolabel_line8/io_debugSignals_raddr[7]} {nolabel_line8/io_debugSignals_raddr[8]} {nolabel_line8/io_debugSignals_raddr[9]} {nolabel_line8/io_debugSignals_raddr[10]} {nolabel_line8/io_debugSignals_raddr[11]} {nolabel_line8/io_debugSignals_raddr[12]} {nolabel_line8/io_debugSignals_raddr[13]} {nolabel_line8/io_debugSignals_raddr[14]} {nolabel_line8/io_debugSignals_raddr[15]} {nolabel_line8/io_debugSignals_raddr[16]} {nolabel_line8/io_debugSignals_raddr[17]} {nolabel_line8/io_debugSignals_raddr[18]} {nolabel_line8/io_debugSignals_raddr[19]} {nolabel_line8/io_debugSignals_raddr[20]} {nolabel_line8/io_debugSignals_raddr[21]} {nolabel_line8/io_debugSignals_raddr[22]} {nolabel_line8/io_debugSignals_raddr[23]} {nolabel_line8/io_debugSignals_raddr[24]} {nolabel_line8/io_debugSignals_raddr[25]} {nolabel_line8/io_debugSignals_raddr[26]} {nolabel_line8/io_debugSignals_raddr[27]} {nolabel_line8/io_debugSignals_raddr[28]} {nolabel_line8/io_debugSignals_raddr[29]} {nolabel_line8/io_debugSignals_raddr[30]} {nolabel_line8/io_debugSignals_raddr[31]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[0]} {nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[1]} {nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[2]} {nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[3]} {nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[4]} {nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[5]} {nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[6]} {nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[7]} {nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[8]} {nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[9]} {nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[10]} {nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[11]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {nolabel_line8/io_debugSignals_core_cycle_counter[0]} {nolabel_line8/io_debugSignals_core_cycle_counter[1]} {nolabel_line8/io_debugSignals_core_cycle_counter[2]} {nolabel_line8/io_debugSignals_core_cycle_counter[3]} {nolabel_line8/io_debugSignals_core_cycle_counter[4]} {nolabel_line8/io_debugSignals_core_cycle_counter[5]} {nolabel_line8/io_debugSignals_core_cycle_counter[6]} {nolabel_line8/io_debugSignals_core_cycle_counter[7]} {nolabel_line8/io_debugSignals_core_cycle_counter[8]} {nolabel_line8/io_debugSignals_core_cycle_counter[9]} {nolabel_line8/io_debugSignals_core_cycle_counter[10]} {nolabel_line8/io_debugSignals_core_cycle_counter[11]} {nolabel_line8/io_debugSignals_core_cycle_counter[12]} {nolabel_line8/io_debugSignals_core_cycle_counter[13]} {nolabel_line8/io_debugSignals_core_cycle_counter[14]} {nolabel_line8/io_debugSignals_core_cycle_counter[15]} {nolabel_line8/io_debugSignals_core_cycle_counter[16]} {nolabel_line8/io_debugSignals_core_cycle_counter[17]} {nolabel_line8/io_debugSignals_core_cycle_counter[18]} {nolabel_line8/io_debugSignals_core_cycle_counter[19]} {nolabel_line8/io_debugSignals_core_cycle_counter[20]} {nolabel_line8/io_debugSignals_core_cycle_counter[21]} {nolabel_line8/io_debugSignals_core_cycle_counter[22]} {nolabel_line8/io_debugSignals_core_cycle_counter[23]} {nolabel_line8/io_debugSignals_core_cycle_counter[24]} {nolabel_line8/io_debugSignals_core_cycle_counter[25]} {nolabel_line8/io_debugSignals_core_cycle_counter[26]} {nolabel_line8/io_debugSignals_core_cycle_counter[27]} {nolabel_line8/io_debugSignals_core_cycle_counter[28]} {nolabel_line8/io_debugSignals_core_cycle_counter[29]} {nolabel_line8/io_debugSignals_core_cycle_counter[30]} {nolabel_line8/io_debugSignals_core_cycle_counter[31]} {nolabel_line8/io_debugSignals_core_cycle_counter[32]} {nolabel_line8/io_debugSignals_core_cycle_counter[33]} {nolabel_line8/io_debugSignals_core_cycle_counter[34]} {nolabel_line8/io_debugSignals_core_cycle_counter[35]} {nolabel_line8/io_debugSignals_core_cycle_counter[36]} {nolabel_line8/io_debugSignals_core_cycle_counter[37]} {nolabel_line8/io_debugSignals_core_cycle_counter[38]} {nolabel_line8/io_debugSignals_core_cycle_counter[39]} {nolabel_line8/io_debugSignals_core_cycle_counter[40]} {nolabel_line8/io_debugSignals_core_cycle_counter[41]} {nolabel_line8/io_debugSignals_core_cycle_counter[42]} {nolabel_line8/io_debugSignals_core_cycle_counter[43]} {nolabel_line8/io_debugSignals_core_cycle_counter[44]} {nolabel_line8/io_debugSignals_core_cycle_counter[45]} {nolabel_line8/io_debugSignals_core_cycle_counter[46]} {nolabel_line8/io_debugSignals_core_cycle_counter[47]} {nolabel_line8/io_debugSignals_core_cycle_counter[48]} {nolabel_line8/io_debugSignals_core_cycle_counter[49]} {nolabel_line8/io_debugSignals_core_cycle_counter[50]} {nolabel_line8/io_debugSignals_core_cycle_counter[51]} {nolabel_line8/io_debugSignals_core_cycle_counter[52]} {nolabel_line8/io_debugSignals_core_cycle_counter[53]} {nolabel_line8/io_debugSignals_core_cycle_counter[54]} {nolabel_line8/io_debugSignals_core_cycle_counter[55]} {nolabel_line8/io_debugSignals_core_cycle_counter[56]} {nolabel_line8/io_debugSignals_core_cycle_counter[57]} {nolabel_line8/io_debugSignals_core_cycle_counter[58]} {nolabel_line8/io_debugSignals_core_cycle_counter[59]} {nolabel_line8/io_debugSignals_core_cycle_counter[60]} {nolabel_line8/io_debugSignals_core_cycle_counter[61]} {nolabel_line8/io_debugSignals_core_cycle_counter[62]} {nolabel_line8/io_debugSignals_core_cycle_counter[63]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {nolabel_line8/io_debugSignals_waddr[0]} {nolabel_line8/io_debugSignals_waddr[1]} {nolabel_line8/io_debugSignals_waddr[2]} {nolabel_line8/io_debugSignals_waddr[3]} {nolabel_line8/io_debugSignals_waddr[4]} {nolabel_line8/io_debugSignals_waddr[5]} {nolabel_line8/io_debugSignals_waddr[6]} {nolabel_line8/io_debugSignals_waddr[7]} {nolabel_line8/io_debugSignals_waddr[8]} {nolabel_line8/io_debugSignals_waddr[9]} {nolabel_line8/io_debugSignals_waddr[10]} {nolabel_line8/io_debugSignals_waddr[11]} {nolabel_line8/io_debugSignals_waddr[12]} {nolabel_line8/io_debugSignals_waddr[13]} {nolabel_line8/io_debugSignals_waddr[14]} {nolabel_line8/io_debugSignals_waddr[15]} {nolabel_line8/io_debugSignals_waddr[16]} {nolabel_line8/io_debugSignals_waddr[17]} {nolabel_line8/io_debugSignals_waddr[18]} {nolabel_line8/io_debugSignals_waddr[19]} {nolabel_line8/io_debugSignals_waddr[20]} {nolabel_line8/io_debugSignals_waddr[21]} {nolabel_line8/io_debugSignals_waddr[22]} {nolabel_line8/io_debugSignals_waddr[23]} {nolabel_line8/io_debugSignals_waddr[24]} {nolabel_line8/io_debugSignals_waddr[25]} {nolabel_line8/io_debugSignals_waddr[26]} {nolabel_line8/io_debugSignals_waddr[27]} {nolabel_line8/io_debugSignals_waddr[28]} {nolabel_line8/io_debugSignals_waddr[29]} {nolabel_line8/io_debugSignals_waddr[30]} {nolabel_line8/io_debugSignals_waddr[31]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {nolabel_line8/io_debugSignals_core_mem_reg_pc[0]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[1]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[2]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[3]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[4]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[5]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[6]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[7]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[8]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[9]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[10]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[11]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[12]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[13]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[14]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[15]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[16]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[17]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[18]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[19]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[20]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[21]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[22]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[23]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[24]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[25]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[26]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[27]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[28]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[29]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[30]} {nolabel_line8/io_debugSignals_core_mem_reg_pc[31]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {nolabel_line8/io_debugSignals_core_csr_rdata[0]} {nolabel_line8/io_debugSignals_core_csr_rdata[1]} {nolabel_line8/io_debugSignals_core_csr_rdata[2]} {nolabel_line8/io_debugSignals_core_csr_rdata[3]} {nolabel_line8/io_debugSignals_core_csr_rdata[4]} {nolabel_line8/io_debugSignals_core_csr_rdata[5]} {nolabel_line8/io_debugSignals_core_csr_rdata[6]} {nolabel_line8/io_debugSignals_core_csr_rdata[7]} {nolabel_line8/io_debugSignals_core_csr_rdata[8]} {nolabel_line8/io_debugSignals_core_csr_rdata[9]} {nolabel_line8/io_debugSignals_core_csr_rdata[10]} {nolabel_line8/io_debugSignals_core_csr_rdata[11]} {nolabel_line8/io_debugSignals_core_csr_rdata[12]} {nolabel_line8/io_debugSignals_core_csr_rdata[13]} {nolabel_line8/io_debugSignals_core_csr_rdata[14]} {nolabel_line8/io_debugSignals_core_csr_rdata[15]} {nolabel_line8/io_debugSignals_core_csr_rdata[16]} {nolabel_line8/io_debugSignals_core_csr_rdata[17]} {nolabel_line8/io_debugSignals_core_csr_rdata[18]} {nolabel_line8/io_debugSignals_core_csr_rdata[19]} {nolabel_line8/io_debugSignals_core_csr_rdata[20]} {nolabel_line8/io_debugSignals_core_csr_rdata[21]} {nolabel_line8/io_debugSignals_core_csr_rdata[22]} {nolabel_line8/io_debugSignals_core_csr_rdata[23]} {nolabel_line8/io_debugSignals_core_csr_rdata[24]} {nolabel_line8/io_debugSignals_core_csr_rdata[25]} {nolabel_line8/io_debugSignals_core_csr_rdata[26]} {nolabel_line8/io_debugSignals_core_csr_rdata[27]} {nolabel_line8/io_debugSignals_core_csr_rdata[28]} {nolabel_line8/io_debugSignals_core_csr_rdata[29]} {nolabel_line8/io_debugSignals_core_csr_rdata[30]} {nolabel_line8/io_debugSignals_core_csr_rdata[31]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list nolabel_line8/io_debugSignals_ren]]
connect_debug_port u_ila_0/probe14 [get_nets [list nolabel_line8/io_debugSignals_rvalid]]
connect_debug_port u_ila_0/probe15 [get_nets [list nolabel_line8/io_debugSignals_wen]]
connect_debug_port u_ila_0/probe16 [get_nets [list nolabel_line8/io_debugSignals_wready]]
connect_debug_port u_ila_0/probe17 [get_nets [list nolabel_line8/io_imemRead_enable]]
connect_debug_port u_ila_0/probe18 [get_nets [list nolabel_line8/io_imemWrite_enable]]
connect_debug_port dbg_hub/clk [get_nets clock_IBUF_BUFG]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_top_i/clk_wiz_80/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txData[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 9 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_address[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_data[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 9 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_address[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wstrb[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wstrb[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wstrb[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wstrb[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 12 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_csr_addr[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_mem_reg_pc[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_raddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_csr_rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_waddr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 64 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[31]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[32]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[33]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[34]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[35]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[36]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[37]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[38]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[39]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[40]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[41]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[42]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[43]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[44]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[45]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[46]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[47]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[48]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[49]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[50]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[51]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[52]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[53]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[54]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[55]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[56]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[57]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[58]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[59]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[60]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[61]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[62]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_core_cycle_counter[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[0]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[1]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[2]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[3]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[4]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[5]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[6]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[7]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[8]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[9]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[10]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[11]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[12]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[13]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[14]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[15]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[16]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[17]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[18]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[19]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[20]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[21]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[22]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[23]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[24]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[25]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[26]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[27]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[28]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[29]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[30]} {design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_data[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_ren]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_rvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wen]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_top_i/top_vivado_0/inst/nolabel_line8/io_debugSignals_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_top_i/top_vivado_0/inst/nolabel_line8/io_imemRead_enable]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list design_top_i/top_vivado_0/inst/nolabel_line8/io_imemWrite_enable]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list design_top_i/top_vivado_0/inst/nolabel_line8/core/uart/txValid]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
