INFO: [HLS 200-10] Running '/data/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'brenton' on host 'isc01.fnal.gov' (Linux_x86_64 version 5.14.0-162.22.2.el9_1.x86_64) on Tue Aug 08 12:29:17 EDT 2023
INFO: [HLS 200-10] In directory '/home/brenton/kernel/processAPA'
Sourcing Tcl script '/home/brenton/kernel/processAPA/processapa/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: source /home/brenton/kernel/processAPA/processapa/solution1/cosim.tcl
INFO: [HLS 200-1510] Running: open_project processapa 
INFO: [HLS 200-10] Opening project '/home/brenton/kernel/processAPA/processapa'.
INFO: [HLS 200-1510] Running: set_top process_data 
INFO: [HLS 200-1510] Running: add_files FDHDChannelMapSP.cxx 
INFO: [HLS 200-10] Adding design file 'FDHDChannelMapSP.cxx' to the project
INFO: [HLS 200-1510] Running: add_files kernel.cpp 
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files myproject.cpp 
INFO: [HLS 200-10] Adding design file 'myproject.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb FDHDChannelMap_v1_visiblewires.txt -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'FDHDChannelMap_v1_visiblewires.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb FDHDChannelMap_v1_wireends.txt -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'FDHDChannelMap_v1_wireends.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb FDHD_CrateMap_v1.txt -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'FDHD_CrateMap_v1.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/datfiles/TriggerRecord00001_0000TPCAPA000.dat -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../workspace/datfiles/TriggerRecord00001_0000TPCAPA000.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/datfiles/TriggerRecord00001_0000TPCAPA001.dat -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../workspace/datfiles/TriggerRecord00001_0000TPCAPA001.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/datfiles/TriggerRecord00001_0000TPCAPA002.dat -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../workspace/datfiles/TriggerRecord00001_0000TPCAPA002.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/datfiles/TriggerRecord00001_0000TPCAPA003.dat -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../workspace/datfiles/TriggerRecord00001_0000TPCAPA003.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb processAPA.cxx -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'processAPA.cxx' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../workspace/processAPA/weights -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../workspace/processAPA/weights' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/home/brenton/kernel/processAPA/processapa/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./processapa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_data process_data 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/data/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_process_data.cpp
   Compiling kernel.cpp_pre.cpp.tb.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Compiling FDHDChannelMapSP.cxx_pre.cxx.tb.cxx
   Compiling processAPA.cxx_pre.cxx.tb.cxx
   Compiling apatb_process_data_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
started running
here
after
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 65536
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /data/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_process_data_top glbl -Oenable_linking_all_libraries -prj process_data.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s process_data 
Multi-threading is on. Using 62 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_process_data_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/AESL_axi_master_gmem4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/AESL_axi_master_gmem5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_process_data_Pipeline_frame_chan_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_process_data_Pipeline_frame_chan_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_process_data_Pipeline_first_chan_loop_first_chan_frame_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_process_data_Pipeline_first_chan_loop_first_chan_frame_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_process_data_Pipeline_VITIS_LOOP_169_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_process_data_Pipeline_VITIS_LOOP_169_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_process_data_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_process_data_Pipeline_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_process_data_Pipeline_VITIS_LOOP_651_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_process_data_Pipeline_VITIS_LOOP_651_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_process_data_Pipeline_VITIS_LOOP_399_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_process_data_Pipeline_VITIS_LOOP_399_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_process_data_Pipeline_VITIS_LOOP_918_4_VITIS_LOOP_920_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_process_data_Pipeline_VITIS_LOOP_918_4_VITIS_LOOP_920_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadTop_PadTopWidth
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadMain_CopyMain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_zeropad2d_cl_array_array_ap_fixed_1u_config2_Pipeline_PadBottom_PadBottomWidth
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_64u_config9_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config12_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config12_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_process_data_Pipeline_VITIS_LOOP_930_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_process_data_Pipeline_VITIS_LOOP_930_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_process_data_Pipeline_VITIS_LOOP_941_8_VITIS_LOOP_943_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_process_data_Pipeline_VITIS_LOOP_941_8_VITIS_LOOP_943_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_process_data_Pipeline_VITIS_LOOP_954_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_process_data_Pipeline_VITIS_LOOP_954_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_frp_fifoout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_frp_fifoout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_frp_pipeline_valid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_frp_pipeline_valid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mul_21ns_23ns_43_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mul_21ns_23ns_43_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mul_16s_16s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mul_16s_16s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_process_data_Pipeline_frame_chan_loop_p_ZZ12process_dataiPcRN4dune16FDHDChannbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_void_conv_2d_buffer_lbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_void_conv_2d_buffer_lbW_core
INFO: [VRFC 10-311] analyzing module process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config3_s_void_conv_2d_buffer_lbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mul_16s_9s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mul_16s_9s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_outidx_ncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_outidx_ncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_w3_ROM_ocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_mult_s_w3_ROM_ocq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinpcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinpcA_core
INFO: [VRFC 10-311] analyzing module process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s_p_ZZN4nnet19poolinpcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dbXr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dbXr_core
INFO: [VRFC 10-311] analyzing module process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_32u_config6_s_p_ZZN4nnet17conv_2dbXr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mul_16s_8s_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mul_16s_8s_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_cZC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_w6_ROM_cZC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc0C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc0C_core
INFO: [VRFC 10-311] analyzing module process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_void_pooling2d_bufc0C
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd2M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd2M_core
INFO: [VRFC 10-311] analyzing module process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config9_s_p_ZZN4nnet17conv_2dd2M
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_w9_ROM_f67.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_mult_s_w9_ROM_f67
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buf77.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buf77_core
INFO: [VRFC 10-311] analyzing module process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_s_void_pooling2d_buf77
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2g9b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2g9b_core
INFO: [VRFC 10-311] analyzing module process_data_shift_line_buffer_array_ap_fixed_16_6_5_3_0_64u_config12_s_p_ZZN4nnet17conv_2g9b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_w12_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_dense_resource_ap_fixed_ap_fixed_16_6_5_3_0_config12_mult_s_w12_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujdb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujdb_core
INFO: [VRFC 10-311] analyzing module process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_s_void_pooling2d_bujdb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_w16_ROM_AUTOjJb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_w16_ROM_AUTOjJb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mul_16s_11s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mul_16s_11s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_AUTOjKb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_AUTOjKb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mul_18s_17ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mul_18s_17ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_exp_tabljLb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_exp_tabljLb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_invert_tjMb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_s_invert_tjMb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_fifo_w16_d65536_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_fifo_w16_d65536_A
INFO: [VRFC 10-311] analyzing module process_data_fifo_w16_d65536_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_fifo_w512_d64260_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_fifo_w512_d64260_A
INFO: [VRFC 10-311] analyzing module process_data_fifo_w512_d64260_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_fifo_w512_d3937_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_fifo_w512_d3937_A
INFO: [VRFC 10-311] analyzing module process_data_fifo_w512_d3937_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_fifo_w1024_d3625_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_fifo_w1024_d3625_A
INFO: [VRFC 10-311] analyzing module process_data_fifo_w1024_d3625_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_fifo_w1024_d868_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_fifo_w1024_d868_A
INFO: [VRFC 10-311] analyzing module process_data_fifo_w1024_d868_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_fifo_w1024_d720_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_fifo_w1024_d720_A
INFO: [VRFC 10-311] analyzing module process_data_fifo_w1024_d720_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_fifo_w1024_d180_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_fifo_w1024_d180_A
INFO: [VRFC 10-311] analyzing module process_data_fifo_w1024_d180_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_fifo_w512_d112_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_fifo_w512_d112_A
INFO: [VRFC 10-311] analyzing module process_data_fifo_w512_d112_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_fifo_w512_d28_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_fifo_w512_d28_A
INFO: [VRFC 10-311] analyzing module process_data_fifo_w512_d28_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_fifo_w128_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_fifo_w128_d1_S
INFO: [VRFC 10-311] analyzing module process_data_fifo_w128_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_fifo_w48_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_fifo_w48_d1_S
INFO: [VRFC 10-311] analyzing module process_data_fifo_w48_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mul_32ns_34ns_65_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mul_32ns_34ns_65_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0
INFO: [VRFC 10-311] analyzing module process_data_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_32u_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_fifo_w15_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_fifo_w15_d2_S
INFO: [VRFC 10-311] analyzing module process_data_fifo_w15_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0
INFO: [VRFC 10-311] analyzing module process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6jNb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6jNb
INFO: [VRFC 10-311] analyzing module process_data_start_for_conv_2d_cl_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_64u_config6jNb_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0
INFO: [VRFC 10-311] analyzing module process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9jOb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9jOb
INFO: [VRFC 10-311] analyzing module process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9jOb_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0
INFO: [VRFC 10-311] analyzing module process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config11_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config1jPb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config1jPb
INFO: [VRFC 10-311] analyzing module process_data_start_for_conv_2d_cl_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config1jPb_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0
INFO: [VRFC 10-311] analyzing module process_data_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config14_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0
INFO: [VRFC 10-311] analyzing module process_data_start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_8u_config16_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0
INFO: [VRFC 10-311] analyzing module process_data_start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0
INFO: [VRFC 10-311] analyzing module process_data_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config19_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_urem_32ns_5ns_4_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_urem_32ns_5ns_4_36_seq_1_divseq
INFO: [VRFC 10-311] analyzing module process_data_urem_32ns_5ns_4_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mul_29ns_4ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mul_29ns_4ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mul_9ns_14ns_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mul_9ns_14ns_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_planes_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_planes_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_process_data_int_char_FDHDChannelMapSP_int_adc_vectors_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_adc_vectors2_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_adc_vectors2_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_adc_words_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_adc_words_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_ave_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_ave_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_cc_prob_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_cc_prob_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_fifo_w48_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_fifo_w48_d2_S
INFO: [VRFC 10-311] analyzing module process_data_fifo_w48_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module process_data_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module process_data_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module process_data_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module process_data_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module process_data_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module process_data_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module process_data_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module process_data_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module process_data_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module process_data_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module process_data_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module process_data_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module process_data_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module process_data_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module process_data_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module process_data_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module process_data_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module process_data_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module process_data_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module process_data_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_gmem4_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_gmem4_m_axi
INFO: [VRFC 10-311] analyzing module process_data_gmem4_m_axi_load
INFO: [VRFC 10-311] analyzing module process_data_gmem4_m_axi_store
INFO: [VRFC 10-311] analyzing module process_data_gmem4_m_axi_read
INFO: [VRFC 10-311] analyzing module process_data_gmem4_m_axi_write
INFO: [VRFC 10-311] analyzing module process_data_gmem4_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module process_data_gmem4_m_axi_throttle
INFO: [VRFC 10-311] analyzing module process_data_gmem4_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module process_data_gmem4_m_axi_fifo
INFO: [VRFC 10-311] analyzing module process_data_gmem4_m_axi_srl
INFO: [VRFC 10-311] analyzing module process_data_gmem4_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_gmem5_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_gmem5_m_axi
INFO: [VRFC 10-311] analyzing module process_data_gmem5_m_axi_load
INFO: [VRFC 10-311] analyzing module process_data_gmem5_m_axi_store
INFO: [VRFC 10-311] analyzing module process_data_gmem5_m_axi_read
INFO: [VRFC 10-311] analyzing module process_data_gmem5_m_axi_write
INFO: [VRFC 10-311] analyzing module process_data_gmem5_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module process_data_gmem5_m_axi_throttle
INFO: [VRFC 10-311] analyzing module process_data_gmem5_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module process_data_gmem5_m_axi_fifo
INFO: [VRFC 10-311] analyzing module process_data_gmem5_m_axi_srl
INFO: [VRFC 10-311] analyzing module process_data_gmem5_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mux_50_6_14_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mux_50_6_14_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mux_60_6_14_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mux_60_6_14_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mac_muladd_9ns_13ns_8ns_22_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mac_muladd_9ns_13ns_8ns_22_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module process_data_mac_muladd_9ns_13ns_8ns_22_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mux_9_4_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mux_9_4_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mux_16_4_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mux_16_4_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mux_144_8_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mux_144_8_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mux_288_9_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mux_288_9_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mux_128_7_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mux_128_7_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mux_8_3_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mux_8_3_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_mac_muladd_9ns_13ns_13ns_22_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_mac_muladd_9ns_13ns_13ns_22_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module process_data_mac_muladd_9ns_13ns_13ns_22_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_data_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/brenton/kernel/processAPA/processapa/solution1/sim/verilog/process_data_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config5_s.v:3582]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.process_data_planes_RAM_AUTO_1R1...
Compiling module xil_defaultlib.process_data_process_data_int_ch...
Compiling module xil_defaultlib.process_data_adc_vectors2_RAM_AU...
Compiling module xil_defaultlib.process_data_adc_words_RAM_AUTO_...
Compiling module xil_defaultlib.process_data_ave_RAM_AUTO_1R1W
Compiling module xil_defaultlib.process_data_cc_prob_RAM_AUTO_1R...
Compiling module xil_defaultlib.process_data_mac_muladd_9ns_13ns...
Compiling module xil_defaultlib.process_data_mac_muladd_9ns_13ns...
Compiling module xil_defaultlib.process_data_flow_control_loop_p...
Compiling module xil_defaultlib.process_data_process_data_Pipeli...
Compiling module xil_defaultlib.process_data_mul_21ns_23ns_43_1_...
Compiling module xil_defaultlib.process_data_mux_50_6_14_1_1(ID=...
Compiling module xil_defaultlib.process_data_process_data_Pipeli...
Compiling module xil_defaultlib.process_data_process_data_Pipeli...
Compiling module xil_defaultlib.process_data_process_data_Pipeli...
Compiling module xil_defaultlib.process_data_process_data_Pipeli...
Compiling module xil_defaultlib.process_data_process_data_Pipeli...
Compiling module xil_defaultlib.process_data_mux_60_6_14_1_1(ID=...
Compiling module xil_defaultlib.process_data_process_data_Pipeli...
Compiling module xil_defaultlib.process_data_process_data_Pipeli...
Compiling module xil_defaultlib.process_data_zeropad2d_cl_array_...
Compiling module xil_defaultlib.process_data_zeropad2d_cl_array_...
Compiling module xil_defaultlib.process_data_zeropad2d_cl_array_...
Compiling module xil_defaultlib.process_data_zeropad2d_cl_array_...
Compiling module xil_defaultlib.process_data_shift_line_buffer_a...
Compiling module xil_defaultlib.process_data_shift_line_buffer_a...
Compiling module xil_defaultlib.process_data_shift_line_buffer_a...
Compiling module xil_defaultlib.process_data_dense_resource_ap_f...
Compiling module xil_defaultlib.process_data_dense_resource_ap_f...
Compiling module xil_defaultlib.process_data_mux_9_4_16_1_1(ID=1...
Compiling module xil_defaultlib.process_data_mul_16s_16s_26_1_1(...
Compiling module xil_defaultlib.process_data_mux_16_4_16_1_1(ID=...
Compiling module xil_defaultlib.process_data_mul_16s_9s_25_1_1(N...
Compiling module xil_defaultlib.process_data_dense_resource_ap_f...
Compiling module xil_defaultlib.process_data_compute_output_buff...
Compiling module xil_defaultlib.process_data_conv_2d_cl_array_ap...
Compiling module xil_defaultlib.process_data_pooling2d_cl_array_...
Compiling module xil_defaultlib.process_data_pooling2d_cl_array_...
Compiling module xil_defaultlib.process_data_flow_control_loop_p...
Compiling module xil_defaultlib.process_data_frp_pipeline_valid(...
Compiling module xil_defaultlib.process_data_frp_fifoout(PipeLat...
Compiling module xil_defaultlib.process_data_pooling2d_cl_array_...
Compiling module xil_defaultlib.process_data_shift_line_buffer_a...
Compiling module xil_defaultlib.process_data_shift_line_buffer_a...
Compiling module xil_defaultlib.process_data_shift_line_buffer_a...
Compiling module xil_defaultlib.process_data_dense_resource_ap_f...
Compiling module xil_defaultlib.process_data_mux_144_8_16_1_1(ID...
Compiling module xil_defaultlib.process_data_mul_16s_8s_24_1_1(N...
Compiling module xil_defaultlib.process_data_dense_resource_ap_f...
Compiling module xil_defaultlib.process_data_compute_output_buff...
Compiling module xil_defaultlib.process_data_conv_2d_cl_array_ap...
Compiling module xil_defaultlib.process_data_pooling2d_cl_array_...
Compiling module xil_defaultlib.process_data_pooling2d_cl_array_...
Compiling module xil_defaultlib.process_data_pooling2d_cl_array_...
Compiling module xil_defaultlib.process_data_shift_line_buffer_a...
Compiling module xil_defaultlib.process_data_shift_line_buffer_a...
Compiling module xil_defaultlib.process_data_shift_line_buffer_a...
Compiling module xil_defaultlib.process_data_dense_resource_ap_f...
Compiling module xil_defaultlib.process_data_mux_288_9_16_1_1(ID...
Compiling module xil_defaultlib.process_data_dense_resource_ap_f...
Compiling module xil_defaultlib.process_data_compute_output_buff...
Compiling module xil_defaultlib.process_data_conv_2d_cl_array_ap...
Compiling module xil_defaultlib.process_data_pooling2d_cl_array_...
Compiling module xil_defaultlib.process_data_pooling2d_cl_array_...
Compiling module xil_defaultlib.process_data_pooling2d_cl_array_...
Compiling module xil_defaultlib.process_data_shift_line_buffer_a...
Compiling module xil_defaultlib.process_data_shift_line_buffer_a...
Compiling module xil_defaultlib.process_data_shift_line_buffer_a...
Compiling module xil_defaultlib.process_data_dense_resource_ap_f...
Compiling module xil_defaultlib.process_data_dense_resource_ap_f...
Compiling module xil_defaultlib.process_data_compute_output_buff...
Compiling module xil_defaultlib.process_data_conv_2d_cl_array_ap...
Compiling module xil_defaultlib.process_data_pooling2d_cl_array_...
Compiling module xil_defaultlib.process_data_pooling2d_cl_array_...
Compiling module xil_defaultlib.process_data_pooling2d_cl_array_...
Compiling module xil_defaultlib.process_data_dense_wrapper_ap_fi...
Compiling module xil_defaultlib.process_data_mux_128_7_16_1_1(ID...
Compiling module xil_defaultlib.process_data_dense_wrapper_ap_fi...
Compiling module xil_defaultlib.process_data_dense_array_ap_fixe...
Compiling module xil_defaultlib.process_data_dense_wrapper_ap_fi...
Compiling module xil_defaultlib.process_data_mux_8_3_16_1_1(ID=1...
Compiling module xil_defaultlib.process_data_mul_16s_11s_26_1_1(...
Compiling module xil_defaultlib.process_data_dense_wrapper_ap_fi...
Compiling module xil_defaultlib.process_data_dense_array_ap_fixe...
Compiling module xil_defaultlib.process_data_softmax_stable_arra...
Compiling module xil_defaultlib.process_data_softmax_stable_arra...
Compiling module xil_defaultlib.process_data_mul_18s_17ns_26_1_1...
Compiling module xil_defaultlib.process_data_softmax_stable_arra...
Compiling module xil_defaultlib.process_data_softmax_array_array...
Compiling module xil_defaultlib.process_data_fifo_w16_d65536_A_r...
Compiling module xil_defaultlib.process_data_fifo_w16_d65536_A
Compiling module xil_defaultlib.process_data_fifo_w512_d64260_A_...
Compiling module xil_defaultlib.process_data_fifo_w512_d64260_A
Compiling module xil_defaultlib.process_data_fifo_w512_d3937_A_r...
Compiling module xil_defaultlib.process_data_fifo_w512_d3937_A
Compiling module xil_defaultlib.process_data_fifo_w1024_d3625_A_...
Compiling module xil_defaultlib.process_data_fifo_w1024_d3625_A
Compiling module xil_defaultlib.process_data_fifo_w1024_d868_A_r...
Compiling module xil_defaultlib.process_data_fifo_w1024_d868_A
Compiling module xil_defaultlib.process_data_fifo_w1024_d720_A_r...
Compiling module xil_defaultlib.process_data_fifo_w1024_d720_A
Compiling module xil_defaultlib.process_data_fifo_w1024_d180_A_r...
Compiling module xil_defaultlib.process_data_fifo_w1024_d180_A
Compiling module xil_defaultlib.process_data_fifo_w512_d112_A_ra...
Compiling module xil_defaultlib.process_data_fifo_w512_d112_A
Compiling module xil_defaultlib.process_data_fifo_w512_d28_A_ram
Compiling module xil_defaultlib.process_data_fifo_w512_d28_A
Compiling module xil_defaultlib.process_data_fifo_w128_d1_S_Shif...
Compiling module xil_defaultlib.process_data_fifo_w128_d1_S
Compiling module xil_defaultlib.process_data_fifo_w48_d1_S_Shift...
Compiling module xil_defaultlib.process_data_fifo_w48_d1_S
Compiling module xil_defaultlib.process_data_start_for_conv_2d_c...
Compiling module xil_defaultlib.process_data_start_for_conv_2d_c...
Compiling module xil_defaultlib.process_data_start_for_pooling2d...
Compiling module xil_defaultlib.process_data_start_for_pooling2d...
Compiling module xil_defaultlib.process_data_start_for_conv_2d_c...
Compiling module xil_defaultlib.process_data_start_for_conv_2d_c...
Compiling module xil_defaultlib.process_data_start_for_pooling2d...
Compiling module xil_defaultlib.process_data_start_for_pooling2d...
Compiling module xil_defaultlib.process_data_start_for_conv_2d_c...
Compiling module xil_defaultlib.process_data_start_for_conv_2d_c...
Compiling module xil_defaultlib.process_data_start_for_pooling2d...
Compiling module xil_defaultlib.process_data_start_for_pooling2d...
Compiling module xil_defaultlib.process_data_start_for_conv_2d_c...
Compiling module xil_defaultlib.process_data_start_for_conv_2d_c...
Compiling module xil_defaultlib.process_data_start_for_pooling2d...
Compiling module xil_defaultlib.process_data_start_for_pooling2d...
Compiling module xil_defaultlib.process_data_start_for_dense_arr...
Compiling module xil_defaultlib.process_data_start_for_dense_arr...
Compiling module xil_defaultlib.process_data_start_for_dense_arr...
Compiling module xil_defaultlib.process_data_start_for_dense_arr...
Compiling module xil_defaultlib.process_data_start_for_softmax_a...
Compiling module xil_defaultlib.process_data_start_for_softmax_a...
Compiling module xil_defaultlib.process_data_myproject
Compiling module xil_defaultlib.process_data_process_data_Pipeli...
Compiling module xil_defaultlib.process_data_mac_muladd_9ns_13ns...
Compiling module xil_defaultlib.process_data_mac_muladd_9ns_13ns...
Compiling module xil_defaultlib.process_data_process_data_Pipeli...
Compiling module xil_defaultlib.process_data_process_data_Pipeli...
Compiling module xil_defaultlib.process_data_control_s_axi
Compiling module xil_defaultlib.process_data_gmem0_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_mem(MEM...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_fifo(ME...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_store(N...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_mem(MEM...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_fifo(ME...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_load(NU...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_reg_sli...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_burst_c...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_reg_sli...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_throttl...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_reg_sli...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_write(C...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_reg_sli...
Compiling module xil_defaultlib.process_data_gmem0_m_axi_read(C_...
Compiling module xil_defaultlib.process_data_gmem0_m_axi(CONSERV...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_mem(MEM...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_fifo(ME...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_store(N...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_mem(MEM...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_fifo(ME...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_load(NU...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_reg_sli...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_burst_c...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_reg_sli...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_throttl...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_reg_sli...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_write(C...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_reg_sli...
Compiling module xil_defaultlib.process_data_gmem1_m_axi_read(C_...
Compiling module xil_defaultlib.process_data_gmem1_m_axi(CONSERV...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_mem(MEM...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_fifo(ME...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_store(N...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_mem(MEM...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_fifo(ME...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_load(NU...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_reg_sli...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_burst_c...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_reg_sli...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_throttl...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_reg_sli...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_write(C...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_reg_sli...
Compiling module xil_defaultlib.process_data_gmem4_m_axi_read(C_...
Compiling module xil_defaultlib.process_data_gmem4_m_axi(CONSERV...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_mem(MEM...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_fifo(ME...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_store(N...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_mem(MEM...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_fifo(ME...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_load(NU...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_reg_sli...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_burst_c...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_reg_sli...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_srl(DAT...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_fifo(DA...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_throttl...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_reg_sli...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_write(C...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_reg_sli...
Compiling module xil_defaultlib.process_data_gmem5_m_axi_read(C_...
Compiling module xil_defaultlib.process_data_gmem5_m_axi(CONSERV...
Compiling module xil_defaultlib.process_data_mul_32ns_34ns_65_1_...
Compiling module xil_defaultlib.process_data_urem_32ns_5ns_4_36_...
Compiling module xil_defaultlib.process_data_urem_32ns_5ns_4_36_...
Compiling module xil_defaultlib.process_data_mul_29ns_4ns_32_1_1...
Compiling module xil_defaultlib.process_data_mul_9ns_14ns_22_1_1...
Compiling module xil_defaultlib.process_data_fifo_w15_d2_S_Shift...
Compiling module xil_defaultlib.process_data_fifo_w15_d2_S
Compiling module xil_defaultlib.process_data_fifo_w48_d2_S_Shift...
Compiling module xil_defaultlib.process_data_fifo_w48_d2_S
Compiling module xil_defaultlib.process_data
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem4
Compiling module xil_defaultlib.AESL_axi_master_gmem5
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.rewind_loop_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=419)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=221)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_process_data_top
Compiling module work.glbl
Built simulation snapshot process_data

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/process_data/xsim_script.tcl
# xsim {process_data} -autoloadwcfg -tclbatch {process_data.tcl}
Time resolution is 1 ps
source process_data.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "155000"
// RTL Simulation : 0 / 1 [n/a] @ "100000175000"
