#pragma setintsize mE
// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;
const char B8 = 8;
const char B9 = 9;
const char B10 = 10;
const char B11 = 11;
const char B12 = 12;
const char B13 = 13;
const char B14 = 14;
const char B15 = 15;
const char B16 = 16;
const char B17 = 17;
const char B18 = 18;
const char B19 = 19;
const char B20 = 20;
const char B21 = 21;
const char B22 = 22;
const char B23 = 23;
const char B24 = 24;
const char B25 = 25;
const char B26 = 26;
const char B27 = 27;
const char B28 = 28;
const char B29 = 29;
const char B30 = 30;
const char B31 = 31;

const unsigned long __FLASH_SIZE = 0x00020000;
const unsigned long _FLASH_ERASE = 2048;
const unsigned long _FLASH_WRITE_LATCH = 4;


// Interrupt Vector Table Constants

const IVT_INT_NMI                = 2;
const IVT_INT_HardFault          = 3;
const IVT_INT_MemManage          = 4;
const IVT_INT_BusFault           = 5;
const IVT_INT_UsageFault         = 6;
const IVT_INT_RESERVED1          = 7;
const IVT_INT_RESERVED2          = 8;
const IVT_INT_RESERVED3          = 9;
const IVT_INT_RESERVED4          = 10;
const IVT_INT_SVCall             = 11;
const IVT_INT_DebugMon           = 12;
const IVT_INT_RESERVED5          = 13;
const IVT_INT_PendSV             = 14;
const IVT_INT_SysTick            = 15;
const IVT_INT_PSS                = 16;
const IVT_INT_CS                 = 17;
const IVT_INT_PCM                = 18;
const IVT_INT_WDT_A              = 19;
const IVT_INT_FPU_INT            = 20;
const IVT_INT_FLCTL_A            = 21;
const IVT_INT_COMP_E0            = 22;
const IVT_INT_COMP_E1            = 23;
const IVT_INT_TA0_0              = 24;
const IVT_INT_TA0_N              = 25;
const IVT_INT_TA1_0              = 26;
const IVT_INT_TA1_N              = 27;
const IVT_INT_TA2_0              = 28;
const IVT_INT_TA2_N              = 29;
const IVT_INT_TA3_0              = 30;
const IVT_INT_TA3_N              = 31;
const IVT_INT_EUSCIA0            = 32;
const IVT_INT_EUSCIA1            = 33;
const IVT_INT_EUSCIA2            = 34;
const IVT_INT_EUSCIA3            = 35;
const IVT_INT_EUSCIB0            = 36;
const IVT_INT_EUSCIB1            = 37;
const IVT_INT_EUSCIB2            = 38;
const IVT_INT_EUSCIB3            = 39;
const IVT_INT_ADC14              = 40;
const IVT_INT_T32_INT1           = 41;
const IVT_INT_T32_INT2           = 42;
const IVT_INT_T32_INTC           = 43;
const IVT_INT_AES256             = 44;
const IVT_INT_RTC_C              = 45;
const IVT_INT_DMA_ERR            = 46;
const IVT_INT_DMA_INT3           = 47;
const IVT_INT_DMA_INT2           = 48;
const IVT_INT_DMA_INT1           = 49;
const IVT_INT_DMA_INT0           = 50;
const IVT_INT_PORT1              = 51;
const IVT_INT_PORT2              = 52;
const IVT_INT_PORT3              = 53;
const IVT_INT_PORT4              = 54;
const IVT_INT_PORT5              = 55;
const IVT_INT_PORT6              = 56;
const IVT_INT_LCD_F              = 57;
const IVT_INT_RESERVED6          = 58;
const IVT_INT_RESERVED7          = 59;
const IVT_INT_RESERVED8          = 60;
const IVT_INT_RESERVED9          = 61;
const IVT_INT_RESERVED10         = 62;
const IVT_INT_RESERVED11         = 63;
const IVT_INT_RESERVED12         = 64;
const IVT_INT_RESERVED13         = 65;
const IVT_INT_RESERVED14         = 66;
const IVT_INT_RESERVED15         = 67;
const IVT_INT_RESERVED16         = 68;
const IVT_INT_RESERVED17         = 69;
const IVT_INT_RESERVED18         = 70;
const IVT_INT_RESERVED19         = 71;
const IVT_INT_RESERVED20         = 72;
const IVT_INT_RESERVED21         = 73;
const IVT_INT_RESERVED22         = 74;
const IVT_INT_RESERVED23         = 75;
const IVT_INT_RESERVED24         = 76;
const IVT_INT_RESERVED25         = 77;
const IVT_INT_RESERVED26         = 78;
const IVT_INT_RESERVED27         = 79;

const register unsigned long S0  = 0x0000;
const register unsigned long S1  = 0x0004;
const register unsigned long S2  = 0x0008;
const register unsigned long S3  = 0x000C;
const register unsigned long S4  = 0x0010;
const register unsigned long S5  = 0x0014;
const register unsigned long S6  = 0x0018;
const register unsigned long S7  = 0x001C;
const register unsigned long S8  = 0x0020;
const register unsigned long S9  = 0x0024;
const register unsigned long S10 = 0x0028;
const register unsigned long S11 = 0x002C;
const register unsigned long S12 = 0x0030;
const register unsigned long S13 = 0x0034;
const register unsigned long S14 = 0x0038;
const register unsigned long S15 = 0x003C;
const register unsigned long S16 = 0x0040;
const register unsigned long S17 = 0x0044;
const register unsigned long S18 = 0x0048;
const register unsigned long S19 = 0x004C;
const register unsigned long S20 = 0x0050;
const register unsigned long S21 = 0x0054;
const register unsigned long S22 = 0x0058;
const register unsigned long S23 = 0x005C;
const register unsigned long S24 = 0x0060;
const register unsigned long S25 = 0x0064;
const register unsigned long S26 = 0x0068;
const register unsigned long S27 = 0x006C;
const register unsigned long S28 = 0x0070;
const register unsigned long S29 = 0x0074;
const register unsigned long S30 = 0x0078;
const register unsigned long S31 = 0x007C;

const register unsigned long D0  = 0x0000;
const register unsigned long D1  = 0x0008;
const register unsigned long D2  = 0x0010;
const register unsigned long D3  = 0x0018;
const register unsigned long D4  = 0x0020;
const register unsigned long D5  = 0x0028;
const register unsigned long D6  = 0x0030;
const register unsigned long D7  = 0x0038;
const register unsigned long D8  = 0x0040;
const register unsigned long D9  = 0x0048;
const register unsigned long D10 = 0x0050;
const register unsigned long D11 = 0x0058;
const register unsigned long D12 = 0x0060;
const register unsigned long D13 = 0x0068;
const register unsigned long D14 = 0x0070;
const register unsigned long D15 = 0x0078;

// Working space registers
rx unsigned long R0  absolute 0x0000;
rx unsigned long R1  absolute 0x0004;
rx unsigned long R2  absolute 0x0008;
rx unsigned long R3  absolute 0x000C;
rx unsigned long R4  absolute 0x0010;
rx unsigned long R5  absolute 0x0014;
rx unsigned long R6  absolute 0x0018;
rx unsigned long R7  absolute 0x001C;
rx unsigned long R8  absolute 0x0020;
rx unsigned long R9  absolute 0x0024;
rx unsigned long R10 absolute 0x0028;
rx unsigned long R11 absolute 0x002C;
rx unsigned long R12 absolute 0x0030;
rx unsigned long R13 absolute 0x0034;
rx unsigned long R14 absolute 0x0038;
rx unsigned long R15 absolute 0x003C;

rx unsigned long SP  absolute 0x0034;
rx unsigned long LR  absolute 0x0038;
rx unsigned long PC  absolute 0x003C;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_OFF                   =     3;

// Special function registers (SFRs)
sfr far unsigned long   volatile TLV_TLV_CHECKSUM     absolute 0x00201000;
    const register unsigned short int TLV_CHECKSUM0 = 0;
    sbit  TLV_CHECKSUM0_bit at TLV_TLV_CHECKSUM.B0;
    const register unsigned short int TLV_CHECKSUM1 = 1;
    sbit  TLV_CHECKSUM1_bit at TLV_TLV_CHECKSUM.B1;
    const register unsigned short int TLV_CHECKSUM2 = 2;
    sbit  TLV_CHECKSUM2_bit at TLV_TLV_CHECKSUM.B2;
    const register unsigned short int TLV_CHECKSUM3 = 3;
    sbit  TLV_CHECKSUM3_bit at TLV_TLV_CHECKSUM.B3;
    const register unsigned short int TLV_CHECKSUM4 = 4;
    sbit  TLV_CHECKSUM4_bit at TLV_TLV_CHECKSUM.B4;
    const register unsigned short int TLV_CHECKSUM5 = 5;
    sbit  TLV_CHECKSUM5_bit at TLV_TLV_CHECKSUM.B5;
    const register unsigned short int TLV_CHECKSUM6 = 6;
    sbit  TLV_CHECKSUM6_bit at TLV_TLV_CHECKSUM.B6;
    const register unsigned short int TLV_CHECKSUM7 = 7;
    sbit  TLV_CHECKSUM7_bit at TLV_TLV_CHECKSUM.B7;
    const register unsigned short int TLV_CHECKSUM8 = 8;
    sbit  TLV_CHECKSUM8_bit at TLV_TLV_CHECKSUM.B8;
    const register unsigned short int TLV_CHECKSUM9 = 9;
    sbit  TLV_CHECKSUM9_bit at TLV_TLV_CHECKSUM.B9;
    const register unsigned short int TLV_CHECKSUM10 = 10;
    sbit  TLV_CHECKSUM10_bit at TLV_TLV_CHECKSUM.B10;
    const register unsigned short int TLV_CHECKSUM11 = 11;
    sbit  TLV_CHECKSUM11_bit at TLV_TLV_CHECKSUM.B11;
    const register unsigned short int TLV_CHECKSUM12 = 12;
    sbit  TLV_CHECKSUM12_bit at TLV_TLV_CHECKSUM.B12;
    const register unsigned short int TLV_CHECKSUM13 = 13;
    sbit  TLV_CHECKSUM13_bit at TLV_TLV_CHECKSUM.B13;
    const register unsigned short int TLV_CHECKSUM14 = 14;
    sbit  TLV_CHECKSUM14_bit at TLV_TLV_CHECKSUM.B14;
    const register unsigned short int TLV_CHECKSUM15 = 15;
    sbit  TLV_CHECKSUM15_bit at TLV_TLV_CHECKSUM.B15;
    const register unsigned short int TLV_CHECKSUM16 = 16;
    sbit  TLV_CHECKSUM16_bit at TLV_TLV_CHECKSUM.B16;
    const register unsigned short int TLV_CHECKSUM17 = 17;
    sbit  TLV_CHECKSUM17_bit at TLV_TLV_CHECKSUM.B17;
    const register unsigned short int TLV_CHECKSUM18 = 18;
    sbit  TLV_CHECKSUM18_bit at TLV_TLV_CHECKSUM.B18;
    const register unsigned short int TLV_CHECKSUM19 = 19;
    sbit  TLV_CHECKSUM19_bit at TLV_TLV_CHECKSUM.B19;
    const register unsigned short int TLV_CHECKSUM20 = 20;
    sbit  TLV_CHECKSUM20_bit at TLV_TLV_CHECKSUM.B20;
    const register unsigned short int TLV_CHECKSUM21 = 21;
    sbit  TLV_CHECKSUM21_bit at TLV_TLV_CHECKSUM.B21;
    const register unsigned short int TLV_CHECKSUM22 = 22;
    sbit  TLV_CHECKSUM22_bit at TLV_TLV_CHECKSUM.B22;
    const register unsigned short int TLV_CHECKSUM23 = 23;
    sbit  TLV_CHECKSUM23_bit at TLV_TLV_CHECKSUM.B23;
    const register unsigned short int TLV_CHECKSUM24 = 24;
    sbit  TLV_CHECKSUM24_bit at TLV_TLV_CHECKSUM.B24;
    const register unsigned short int TLV_CHECKSUM25 = 25;
    sbit  TLV_CHECKSUM25_bit at TLV_TLV_CHECKSUM.B25;
    const register unsigned short int TLV_CHECKSUM26 = 26;
    sbit  TLV_CHECKSUM26_bit at TLV_TLV_CHECKSUM.B26;
    const register unsigned short int TLV_CHECKSUM27 = 27;
    sbit  TLV_CHECKSUM27_bit at TLV_TLV_CHECKSUM.B27;
    const register unsigned short int TLV_CHECKSUM28 = 28;
    sbit  TLV_CHECKSUM28_bit at TLV_TLV_CHECKSUM.B28;
    const register unsigned short int TLV_CHECKSUM29 = 29;
    sbit  TLV_CHECKSUM29_bit at TLV_TLV_CHECKSUM.B29;
    const register unsigned short int TLV_CHECKSUM30 = 30;
    sbit  TLV_CHECKSUM30_bit at TLV_TLV_CHECKSUM.B30;
    const register unsigned short int TLV_CHECKSUM31 = 31;
    sbit  TLV_CHECKSUM31_bit at TLV_TLV_CHECKSUM.B31;

sfr far unsigned long   volatile TLV_DEVICE_INFO_TAG  absolute 0x00201004;
    const register unsigned short int DEVICE_INFO_TAG0 = 0;
    sbit  DEVICE_INFO_TAG0_bit at TLV_DEVICE_INFO_TAG.B0;
    const register unsigned short int DEVICE_INFO_TAG1 = 1;
    sbit  DEVICE_INFO_TAG1_bit at TLV_DEVICE_INFO_TAG.B1;
    const register unsigned short int DEVICE_INFO_TAG2 = 2;
    sbit  DEVICE_INFO_TAG2_bit at TLV_DEVICE_INFO_TAG.B2;
    const register unsigned short int DEVICE_INFO_TAG3 = 3;
    sbit  DEVICE_INFO_TAG3_bit at TLV_DEVICE_INFO_TAG.B3;
    const register unsigned short int DEVICE_INFO_TAG4 = 4;
    sbit  DEVICE_INFO_TAG4_bit at TLV_DEVICE_INFO_TAG.B4;
    const register unsigned short int DEVICE_INFO_TAG5 = 5;
    sbit  DEVICE_INFO_TAG5_bit at TLV_DEVICE_INFO_TAG.B5;
    const register unsigned short int DEVICE_INFO_TAG6 = 6;
    sbit  DEVICE_INFO_TAG6_bit at TLV_DEVICE_INFO_TAG.B6;
    const register unsigned short int DEVICE_INFO_TAG7 = 7;
    sbit  DEVICE_INFO_TAG7_bit at TLV_DEVICE_INFO_TAG.B7;
    const register unsigned short int DEVICE_INFO_TAG8 = 8;
    sbit  DEVICE_INFO_TAG8_bit at TLV_DEVICE_INFO_TAG.B8;
    const register unsigned short int DEVICE_INFO_TAG9 = 9;
    sbit  DEVICE_INFO_TAG9_bit at TLV_DEVICE_INFO_TAG.B9;
    const register unsigned short int DEVICE_INFO_TAG10 = 10;
    sbit  DEVICE_INFO_TAG10_bit at TLV_DEVICE_INFO_TAG.B10;
    const register unsigned short int DEVICE_INFO_TAG11 = 11;
    sbit  DEVICE_INFO_TAG11_bit at TLV_DEVICE_INFO_TAG.B11;
    const register unsigned short int DEVICE_INFO_TAG12 = 12;
    sbit  DEVICE_INFO_TAG12_bit at TLV_DEVICE_INFO_TAG.B12;
    const register unsigned short int DEVICE_INFO_TAG13 = 13;
    sbit  DEVICE_INFO_TAG13_bit at TLV_DEVICE_INFO_TAG.B13;
    const register unsigned short int DEVICE_INFO_TAG14 = 14;
    sbit  DEVICE_INFO_TAG14_bit at TLV_DEVICE_INFO_TAG.B14;
    const register unsigned short int DEVICE_INFO_TAG15 = 15;
    sbit  DEVICE_INFO_TAG15_bit at TLV_DEVICE_INFO_TAG.B15;
    const register unsigned short int DEVICE_INFO_TAG16 = 16;
    sbit  DEVICE_INFO_TAG16_bit at TLV_DEVICE_INFO_TAG.B16;
    const register unsigned short int DEVICE_INFO_TAG17 = 17;
    sbit  DEVICE_INFO_TAG17_bit at TLV_DEVICE_INFO_TAG.B17;
    const register unsigned short int DEVICE_INFO_TAG18 = 18;
    sbit  DEVICE_INFO_TAG18_bit at TLV_DEVICE_INFO_TAG.B18;
    const register unsigned short int DEVICE_INFO_TAG19 = 19;
    sbit  DEVICE_INFO_TAG19_bit at TLV_DEVICE_INFO_TAG.B19;
    const register unsigned short int DEVICE_INFO_TAG20 = 20;
    sbit  DEVICE_INFO_TAG20_bit at TLV_DEVICE_INFO_TAG.B20;
    const register unsigned short int DEVICE_INFO_TAG21 = 21;
    sbit  DEVICE_INFO_TAG21_bit at TLV_DEVICE_INFO_TAG.B21;
    const register unsigned short int DEVICE_INFO_TAG22 = 22;
    sbit  DEVICE_INFO_TAG22_bit at TLV_DEVICE_INFO_TAG.B22;
    const register unsigned short int DEVICE_INFO_TAG23 = 23;
    sbit  DEVICE_INFO_TAG23_bit at TLV_DEVICE_INFO_TAG.B23;
    const register unsigned short int DEVICE_INFO_TAG24 = 24;
    sbit  DEVICE_INFO_TAG24_bit at TLV_DEVICE_INFO_TAG.B24;
    const register unsigned short int DEVICE_INFO_TAG25 = 25;
    sbit  DEVICE_INFO_TAG25_bit at TLV_DEVICE_INFO_TAG.B25;
    const register unsigned short int DEVICE_INFO_TAG26 = 26;
    sbit  DEVICE_INFO_TAG26_bit at TLV_DEVICE_INFO_TAG.B26;
    const register unsigned short int DEVICE_INFO_TAG27 = 27;
    sbit  DEVICE_INFO_TAG27_bit at TLV_DEVICE_INFO_TAG.B27;
    const register unsigned short int DEVICE_INFO_TAG28 = 28;
    sbit  DEVICE_INFO_TAG28_bit at TLV_DEVICE_INFO_TAG.B28;
    const register unsigned short int DEVICE_INFO_TAG29 = 29;
    sbit  DEVICE_INFO_TAG29_bit at TLV_DEVICE_INFO_TAG.B29;
    const register unsigned short int DEVICE_INFO_TAG30 = 30;
    sbit  DEVICE_INFO_TAG30_bit at TLV_DEVICE_INFO_TAG.B30;
    const register unsigned short int DEVICE_INFO_TAG31 = 31;
    sbit  DEVICE_INFO_TAG31_bit at TLV_DEVICE_INFO_TAG.B31;

sfr far unsigned long   volatile TLV_DEVICE_INFO_LEN  absolute 0x00201008;
    const register unsigned short int DEVICE_INFO_LEN0 = 0;
    sbit  DEVICE_INFO_LEN0_bit at TLV_DEVICE_INFO_LEN.B0;
    const register unsigned short int DEVICE_INFO_LEN1 = 1;
    sbit  DEVICE_INFO_LEN1_bit at TLV_DEVICE_INFO_LEN.B1;
    const register unsigned short int DEVICE_INFO_LEN2 = 2;
    sbit  DEVICE_INFO_LEN2_bit at TLV_DEVICE_INFO_LEN.B2;
    const register unsigned short int DEVICE_INFO_LEN3 = 3;
    sbit  DEVICE_INFO_LEN3_bit at TLV_DEVICE_INFO_LEN.B3;
    const register unsigned short int DEVICE_INFO_LEN4 = 4;
    sbit  DEVICE_INFO_LEN4_bit at TLV_DEVICE_INFO_LEN.B4;
    const register unsigned short int DEVICE_INFO_LEN5 = 5;
    sbit  DEVICE_INFO_LEN5_bit at TLV_DEVICE_INFO_LEN.B5;
    const register unsigned short int DEVICE_INFO_LEN6 = 6;
    sbit  DEVICE_INFO_LEN6_bit at TLV_DEVICE_INFO_LEN.B6;
    const register unsigned short int DEVICE_INFO_LEN7 = 7;
    sbit  DEVICE_INFO_LEN7_bit at TLV_DEVICE_INFO_LEN.B7;
    const register unsigned short int DEVICE_INFO_LEN8 = 8;
    sbit  DEVICE_INFO_LEN8_bit at TLV_DEVICE_INFO_LEN.B8;
    const register unsigned short int DEVICE_INFO_LEN9 = 9;
    sbit  DEVICE_INFO_LEN9_bit at TLV_DEVICE_INFO_LEN.B9;
    const register unsigned short int DEVICE_INFO_LEN10 = 10;
    sbit  DEVICE_INFO_LEN10_bit at TLV_DEVICE_INFO_LEN.B10;
    const register unsigned short int DEVICE_INFO_LEN11 = 11;
    sbit  DEVICE_INFO_LEN11_bit at TLV_DEVICE_INFO_LEN.B11;
    const register unsigned short int DEVICE_INFO_LEN12 = 12;
    sbit  DEVICE_INFO_LEN12_bit at TLV_DEVICE_INFO_LEN.B12;
    const register unsigned short int DEVICE_INFO_LEN13 = 13;
    sbit  DEVICE_INFO_LEN13_bit at TLV_DEVICE_INFO_LEN.B13;
    const register unsigned short int DEVICE_INFO_LEN14 = 14;
    sbit  DEVICE_INFO_LEN14_bit at TLV_DEVICE_INFO_LEN.B14;
    const register unsigned short int DEVICE_INFO_LEN15 = 15;
    sbit  DEVICE_INFO_LEN15_bit at TLV_DEVICE_INFO_LEN.B15;
    const register unsigned short int DEVICE_INFO_LEN16 = 16;
    sbit  DEVICE_INFO_LEN16_bit at TLV_DEVICE_INFO_LEN.B16;
    const register unsigned short int DEVICE_INFO_LEN17 = 17;
    sbit  DEVICE_INFO_LEN17_bit at TLV_DEVICE_INFO_LEN.B17;
    const register unsigned short int DEVICE_INFO_LEN18 = 18;
    sbit  DEVICE_INFO_LEN18_bit at TLV_DEVICE_INFO_LEN.B18;
    const register unsigned short int DEVICE_INFO_LEN19 = 19;
    sbit  DEVICE_INFO_LEN19_bit at TLV_DEVICE_INFO_LEN.B19;
    const register unsigned short int DEVICE_INFO_LEN20 = 20;
    sbit  DEVICE_INFO_LEN20_bit at TLV_DEVICE_INFO_LEN.B20;
    const register unsigned short int DEVICE_INFO_LEN21 = 21;
    sbit  DEVICE_INFO_LEN21_bit at TLV_DEVICE_INFO_LEN.B21;
    const register unsigned short int DEVICE_INFO_LEN22 = 22;
    sbit  DEVICE_INFO_LEN22_bit at TLV_DEVICE_INFO_LEN.B22;
    const register unsigned short int DEVICE_INFO_LEN23 = 23;
    sbit  DEVICE_INFO_LEN23_bit at TLV_DEVICE_INFO_LEN.B23;
    const register unsigned short int DEVICE_INFO_LEN24 = 24;
    sbit  DEVICE_INFO_LEN24_bit at TLV_DEVICE_INFO_LEN.B24;
    const register unsigned short int DEVICE_INFO_LEN25 = 25;
    sbit  DEVICE_INFO_LEN25_bit at TLV_DEVICE_INFO_LEN.B25;
    const register unsigned short int DEVICE_INFO_LEN26 = 26;
    sbit  DEVICE_INFO_LEN26_bit at TLV_DEVICE_INFO_LEN.B26;
    const register unsigned short int DEVICE_INFO_LEN27 = 27;
    sbit  DEVICE_INFO_LEN27_bit at TLV_DEVICE_INFO_LEN.B27;
    const register unsigned short int DEVICE_INFO_LEN28 = 28;
    sbit  DEVICE_INFO_LEN28_bit at TLV_DEVICE_INFO_LEN.B28;
    const register unsigned short int DEVICE_INFO_LEN29 = 29;
    sbit  DEVICE_INFO_LEN29_bit at TLV_DEVICE_INFO_LEN.B29;
    const register unsigned short int DEVICE_INFO_LEN30 = 30;
    sbit  DEVICE_INFO_LEN30_bit at TLV_DEVICE_INFO_LEN.B30;
    const register unsigned short int DEVICE_INFO_LEN31 = 31;
    sbit  DEVICE_INFO_LEN31_bit at TLV_DEVICE_INFO_LEN.B31;

sfr far unsigned long   volatile TLV_DEVICE_ID        absolute 0x0020100C;
    const register unsigned short int DEVICE_ID0 = 0;
    sbit  DEVICE_ID0_bit at TLV_DEVICE_ID.B0;
    const register unsigned short int DEVICE_ID1 = 1;
    sbit  DEVICE_ID1_bit at TLV_DEVICE_ID.B1;
    const register unsigned short int DEVICE_ID2 = 2;
    sbit  DEVICE_ID2_bit at TLV_DEVICE_ID.B2;
    const register unsigned short int DEVICE_ID3 = 3;
    sbit  DEVICE_ID3_bit at TLV_DEVICE_ID.B3;
    const register unsigned short int DEVICE_ID4 = 4;
    sbit  DEVICE_ID4_bit at TLV_DEVICE_ID.B4;
    const register unsigned short int DEVICE_ID5 = 5;
    sbit  DEVICE_ID5_bit at TLV_DEVICE_ID.B5;
    const register unsigned short int DEVICE_ID6 = 6;
    sbit  DEVICE_ID6_bit at TLV_DEVICE_ID.B6;
    const register unsigned short int DEVICE_ID7 = 7;
    sbit  DEVICE_ID7_bit at TLV_DEVICE_ID.B7;
    const register unsigned short int DEVICE_ID8 = 8;
    sbit  DEVICE_ID8_bit at TLV_DEVICE_ID.B8;
    const register unsigned short int DEVICE_ID9 = 9;
    sbit  DEVICE_ID9_bit at TLV_DEVICE_ID.B9;
    const register unsigned short int DEVICE_ID10 = 10;
    sbit  DEVICE_ID10_bit at TLV_DEVICE_ID.B10;
    const register unsigned short int DEVICE_ID11 = 11;
    sbit  DEVICE_ID11_bit at TLV_DEVICE_ID.B11;
    const register unsigned short int DEVICE_ID12 = 12;
    sbit  DEVICE_ID12_bit at TLV_DEVICE_ID.B12;
    const register unsigned short int DEVICE_ID13 = 13;
    sbit  DEVICE_ID13_bit at TLV_DEVICE_ID.B13;
    const register unsigned short int DEVICE_ID14 = 14;
    sbit  DEVICE_ID14_bit at TLV_DEVICE_ID.B14;
    const register unsigned short int DEVICE_ID15 = 15;
    sbit  DEVICE_ID15_bit at TLV_DEVICE_ID.B15;
    const register unsigned short int DEVICE_ID16 = 16;
    sbit  DEVICE_ID16_bit at TLV_DEVICE_ID.B16;
    const register unsigned short int DEVICE_ID17 = 17;
    sbit  DEVICE_ID17_bit at TLV_DEVICE_ID.B17;
    const register unsigned short int DEVICE_ID18 = 18;
    sbit  DEVICE_ID18_bit at TLV_DEVICE_ID.B18;
    const register unsigned short int DEVICE_ID19 = 19;
    sbit  DEVICE_ID19_bit at TLV_DEVICE_ID.B19;
    const register unsigned short int DEVICE_ID20 = 20;
    sbit  DEVICE_ID20_bit at TLV_DEVICE_ID.B20;
    const register unsigned short int DEVICE_ID21 = 21;
    sbit  DEVICE_ID21_bit at TLV_DEVICE_ID.B21;
    const register unsigned short int DEVICE_ID22 = 22;
    sbit  DEVICE_ID22_bit at TLV_DEVICE_ID.B22;
    const register unsigned short int DEVICE_ID23 = 23;
    sbit  DEVICE_ID23_bit at TLV_DEVICE_ID.B23;
    const register unsigned short int DEVICE_ID24 = 24;
    sbit  DEVICE_ID24_bit at TLV_DEVICE_ID.B24;
    const register unsigned short int DEVICE_ID25 = 25;
    sbit  DEVICE_ID25_bit at TLV_DEVICE_ID.B25;
    const register unsigned short int DEVICE_ID26 = 26;
    sbit  DEVICE_ID26_bit at TLV_DEVICE_ID.B26;
    const register unsigned short int DEVICE_ID27 = 27;
    sbit  DEVICE_ID27_bit at TLV_DEVICE_ID.B27;
    const register unsigned short int DEVICE_ID28 = 28;
    sbit  DEVICE_ID28_bit at TLV_DEVICE_ID.B28;
    const register unsigned short int DEVICE_ID29 = 29;
    sbit  DEVICE_ID29_bit at TLV_DEVICE_ID.B29;
    const register unsigned short int DEVICE_ID30 = 30;
    sbit  DEVICE_ID30_bit at TLV_DEVICE_ID.B30;
    const register unsigned short int DEVICE_ID31 = 31;
    sbit  DEVICE_ID31_bit at TLV_DEVICE_ID.B31;

sfr far unsigned long   volatile TLV_HWREV            absolute 0x00201010;
    const register unsigned short int HWREV0 = 0;
    sbit  HWREV0_bit at TLV_HWREV.B0;
    const register unsigned short int HWREV1 = 1;
    sbit  HWREV1_bit at TLV_HWREV.B1;
    const register unsigned short int HWREV2 = 2;
    sbit  HWREV2_bit at TLV_HWREV.B2;
    const register unsigned short int HWREV3 = 3;
    sbit  HWREV3_bit at TLV_HWREV.B3;
    const register unsigned short int HWREV4 = 4;
    sbit  HWREV4_bit at TLV_HWREV.B4;
    const register unsigned short int HWREV5 = 5;
    sbit  HWREV5_bit at TLV_HWREV.B5;
    const register unsigned short int HWREV6 = 6;
    sbit  HWREV6_bit at TLV_HWREV.B6;
    const register unsigned short int HWREV7 = 7;
    sbit  HWREV7_bit at TLV_HWREV.B7;
    const register unsigned short int HWREV8 = 8;
    sbit  HWREV8_bit at TLV_HWREV.B8;
    const register unsigned short int HWREV9 = 9;
    sbit  HWREV9_bit at TLV_HWREV.B9;
    const register unsigned short int HWREV10 = 10;
    sbit  HWREV10_bit at TLV_HWREV.B10;
    const register unsigned short int HWREV11 = 11;
    sbit  HWREV11_bit at TLV_HWREV.B11;
    const register unsigned short int HWREV12 = 12;
    sbit  HWREV12_bit at TLV_HWREV.B12;
    const register unsigned short int HWREV13 = 13;
    sbit  HWREV13_bit at TLV_HWREV.B13;
    const register unsigned short int HWREV14 = 14;
    sbit  HWREV14_bit at TLV_HWREV.B14;
    const register unsigned short int HWREV15 = 15;
    sbit  HWREV15_bit at TLV_HWREV.B15;
    const register unsigned short int HWREV16 = 16;
    sbit  HWREV16_bit at TLV_HWREV.B16;
    const register unsigned short int HWREV17 = 17;
    sbit  HWREV17_bit at TLV_HWREV.B17;
    const register unsigned short int HWREV18 = 18;
    sbit  HWREV18_bit at TLV_HWREV.B18;
    const register unsigned short int HWREV19 = 19;
    sbit  HWREV19_bit at TLV_HWREV.B19;
    const register unsigned short int HWREV20 = 20;
    sbit  HWREV20_bit at TLV_HWREV.B20;
    const register unsigned short int HWREV21 = 21;
    sbit  HWREV21_bit at TLV_HWREV.B21;
    const register unsigned short int HWREV22 = 22;
    sbit  HWREV22_bit at TLV_HWREV.B22;
    const register unsigned short int HWREV23 = 23;
    sbit  HWREV23_bit at TLV_HWREV.B23;
    const register unsigned short int HWREV24 = 24;
    sbit  HWREV24_bit at TLV_HWREV.B24;
    const register unsigned short int HWREV25 = 25;
    sbit  HWREV25_bit at TLV_HWREV.B25;
    const register unsigned short int HWREV26 = 26;
    sbit  HWREV26_bit at TLV_HWREV.B26;
    const register unsigned short int HWREV27 = 27;
    sbit  HWREV27_bit at TLV_HWREV.B27;
    const register unsigned short int HWREV28 = 28;
    sbit  HWREV28_bit at TLV_HWREV.B28;
    const register unsigned short int HWREV29 = 29;
    sbit  HWREV29_bit at TLV_HWREV.B29;
    const register unsigned short int HWREV30 = 30;
    sbit  HWREV30_bit at TLV_HWREV.B30;
    const register unsigned short int HWREV31 = 31;
    sbit  HWREV31_bit at TLV_HWREV.B31;

sfr far unsigned long   volatile TLV_BCREV            absolute 0x00201014;
    const register unsigned short int BCREV0 = 0;
    sbit  BCREV0_bit at TLV_BCREV.B0;
    const register unsigned short int BCREV1 = 1;
    sbit  BCREV1_bit at TLV_BCREV.B1;
    const register unsigned short int BCREV2 = 2;
    sbit  BCREV2_bit at TLV_BCREV.B2;
    const register unsigned short int BCREV3 = 3;
    sbit  BCREV3_bit at TLV_BCREV.B3;
    const register unsigned short int BCREV4 = 4;
    sbit  BCREV4_bit at TLV_BCREV.B4;
    const register unsigned short int BCREV5 = 5;
    sbit  BCREV5_bit at TLV_BCREV.B5;
    const register unsigned short int BCREV6 = 6;
    sbit  BCREV6_bit at TLV_BCREV.B6;
    const register unsigned short int BCREV7 = 7;
    sbit  BCREV7_bit at TLV_BCREV.B7;
    const register unsigned short int BCREV8 = 8;
    sbit  BCREV8_bit at TLV_BCREV.B8;
    const register unsigned short int BCREV9 = 9;
    sbit  BCREV9_bit at TLV_BCREV.B9;
    const register unsigned short int BCREV10 = 10;
    sbit  BCREV10_bit at TLV_BCREV.B10;
    const register unsigned short int BCREV11 = 11;
    sbit  BCREV11_bit at TLV_BCREV.B11;
    const register unsigned short int BCREV12 = 12;
    sbit  BCREV12_bit at TLV_BCREV.B12;
    const register unsigned short int BCREV13 = 13;
    sbit  BCREV13_bit at TLV_BCREV.B13;
    const register unsigned short int BCREV14 = 14;
    sbit  BCREV14_bit at TLV_BCREV.B14;
    const register unsigned short int BCREV15 = 15;
    sbit  BCREV15_bit at TLV_BCREV.B15;
    const register unsigned short int BCREV16 = 16;
    sbit  BCREV16_bit at TLV_BCREV.B16;
    const register unsigned short int BCREV17 = 17;
    sbit  BCREV17_bit at TLV_BCREV.B17;
    const register unsigned short int BCREV18 = 18;
    sbit  BCREV18_bit at TLV_BCREV.B18;
    const register unsigned short int BCREV19 = 19;
    sbit  BCREV19_bit at TLV_BCREV.B19;
    const register unsigned short int BCREV20 = 20;
    sbit  BCREV20_bit at TLV_BCREV.B20;
    const register unsigned short int BCREV21 = 21;
    sbit  BCREV21_bit at TLV_BCREV.B21;
    const register unsigned short int BCREV22 = 22;
    sbit  BCREV22_bit at TLV_BCREV.B22;
    const register unsigned short int BCREV23 = 23;
    sbit  BCREV23_bit at TLV_BCREV.B23;
    const register unsigned short int BCREV24 = 24;
    sbit  BCREV24_bit at TLV_BCREV.B24;
    const register unsigned short int BCREV25 = 25;
    sbit  BCREV25_bit at TLV_BCREV.B25;
    const register unsigned short int BCREV26 = 26;
    sbit  BCREV26_bit at TLV_BCREV.B26;
    const register unsigned short int BCREV27 = 27;
    sbit  BCREV27_bit at TLV_BCREV.B27;
    const register unsigned short int BCREV28 = 28;
    sbit  BCREV28_bit at TLV_BCREV.B28;
    const register unsigned short int BCREV29 = 29;
    sbit  BCREV29_bit at TLV_BCREV.B29;
    const register unsigned short int BCREV30 = 30;
    sbit  BCREV30_bit at TLV_BCREV.B30;
    const register unsigned short int BCREV31 = 31;
    sbit  BCREV31_bit at TLV_BCREV.B31;

sfr far unsigned long   volatile TLV_ROM_DRVLIB_REV   absolute 0x00201018;
    const register unsigned short int ROM_DRVLIB_REV0 = 0;
    sbit  ROM_DRVLIB_REV0_bit at TLV_ROM_DRVLIB_REV.B0;
    const register unsigned short int ROM_DRVLIB_REV1 = 1;
    sbit  ROM_DRVLIB_REV1_bit at TLV_ROM_DRVLIB_REV.B1;
    const register unsigned short int ROM_DRVLIB_REV2 = 2;
    sbit  ROM_DRVLIB_REV2_bit at TLV_ROM_DRVLIB_REV.B2;
    const register unsigned short int ROM_DRVLIB_REV3 = 3;
    sbit  ROM_DRVLIB_REV3_bit at TLV_ROM_DRVLIB_REV.B3;
    const register unsigned short int ROM_DRVLIB_REV4 = 4;
    sbit  ROM_DRVLIB_REV4_bit at TLV_ROM_DRVLIB_REV.B4;
    const register unsigned short int ROM_DRVLIB_REV5 = 5;
    sbit  ROM_DRVLIB_REV5_bit at TLV_ROM_DRVLIB_REV.B5;
    const register unsigned short int ROM_DRVLIB_REV6 = 6;
    sbit  ROM_DRVLIB_REV6_bit at TLV_ROM_DRVLIB_REV.B6;
    const register unsigned short int ROM_DRVLIB_REV7 = 7;
    sbit  ROM_DRVLIB_REV7_bit at TLV_ROM_DRVLIB_REV.B7;
    const register unsigned short int ROM_DRVLIB_REV8 = 8;
    sbit  ROM_DRVLIB_REV8_bit at TLV_ROM_DRVLIB_REV.B8;
    const register unsigned short int ROM_DRVLIB_REV9 = 9;
    sbit  ROM_DRVLIB_REV9_bit at TLV_ROM_DRVLIB_REV.B9;
    const register unsigned short int ROM_DRVLIB_REV10 = 10;
    sbit  ROM_DRVLIB_REV10_bit at TLV_ROM_DRVLIB_REV.B10;
    const register unsigned short int ROM_DRVLIB_REV11 = 11;
    sbit  ROM_DRVLIB_REV11_bit at TLV_ROM_DRVLIB_REV.B11;
    const register unsigned short int ROM_DRVLIB_REV12 = 12;
    sbit  ROM_DRVLIB_REV12_bit at TLV_ROM_DRVLIB_REV.B12;
    const register unsigned short int ROM_DRVLIB_REV13 = 13;
    sbit  ROM_DRVLIB_REV13_bit at TLV_ROM_DRVLIB_REV.B13;
    const register unsigned short int ROM_DRVLIB_REV14 = 14;
    sbit  ROM_DRVLIB_REV14_bit at TLV_ROM_DRVLIB_REV.B14;
    const register unsigned short int ROM_DRVLIB_REV15 = 15;
    sbit  ROM_DRVLIB_REV15_bit at TLV_ROM_DRVLIB_REV.B15;
    const register unsigned short int ROM_DRVLIB_REV16 = 16;
    sbit  ROM_DRVLIB_REV16_bit at TLV_ROM_DRVLIB_REV.B16;
    const register unsigned short int ROM_DRVLIB_REV17 = 17;
    sbit  ROM_DRVLIB_REV17_bit at TLV_ROM_DRVLIB_REV.B17;
    const register unsigned short int ROM_DRVLIB_REV18 = 18;
    sbit  ROM_DRVLIB_REV18_bit at TLV_ROM_DRVLIB_REV.B18;
    const register unsigned short int ROM_DRVLIB_REV19 = 19;
    sbit  ROM_DRVLIB_REV19_bit at TLV_ROM_DRVLIB_REV.B19;
    const register unsigned short int ROM_DRVLIB_REV20 = 20;
    sbit  ROM_DRVLIB_REV20_bit at TLV_ROM_DRVLIB_REV.B20;
    const register unsigned short int ROM_DRVLIB_REV21 = 21;
    sbit  ROM_DRVLIB_REV21_bit at TLV_ROM_DRVLIB_REV.B21;
    const register unsigned short int ROM_DRVLIB_REV22 = 22;
    sbit  ROM_DRVLIB_REV22_bit at TLV_ROM_DRVLIB_REV.B22;
    const register unsigned short int ROM_DRVLIB_REV23 = 23;
    sbit  ROM_DRVLIB_REV23_bit at TLV_ROM_DRVLIB_REV.B23;
    const register unsigned short int ROM_DRVLIB_REV24 = 24;
    sbit  ROM_DRVLIB_REV24_bit at TLV_ROM_DRVLIB_REV.B24;
    const register unsigned short int ROM_DRVLIB_REV25 = 25;
    sbit  ROM_DRVLIB_REV25_bit at TLV_ROM_DRVLIB_REV.B25;
    const register unsigned short int ROM_DRVLIB_REV26 = 26;
    sbit  ROM_DRVLIB_REV26_bit at TLV_ROM_DRVLIB_REV.B26;
    const register unsigned short int ROM_DRVLIB_REV27 = 27;
    sbit  ROM_DRVLIB_REV27_bit at TLV_ROM_DRVLIB_REV.B27;
    const register unsigned short int ROM_DRVLIB_REV28 = 28;
    sbit  ROM_DRVLIB_REV28_bit at TLV_ROM_DRVLIB_REV.B28;
    const register unsigned short int ROM_DRVLIB_REV29 = 29;
    sbit  ROM_DRVLIB_REV29_bit at TLV_ROM_DRVLIB_REV.B29;
    const register unsigned short int ROM_DRVLIB_REV30 = 30;
    sbit  ROM_DRVLIB_REV30_bit at TLV_ROM_DRVLIB_REV.B30;
    const register unsigned short int ROM_DRVLIB_REV31 = 31;
    sbit  ROM_DRVLIB_REV31_bit at TLV_ROM_DRVLIB_REV.B31;

sfr far unsigned long   volatile TLV_DIE_REC_TAG      absolute 0x0020101C;
    const register unsigned short int DIE_REC_TAG0 = 0;
    sbit  DIE_REC_TAG0_bit at TLV_DIE_REC_TAG.B0;
    const register unsigned short int DIE_REC_TAG1 = 1;
    sbit  DIE_REC_TAG1_bit at TLV_DIE_REC_TAG.B1;
    const register unsigned short int DIE_REC_TAG2 = 2;
    sbit  DIE_REC_TAG2_bit at TLV_DIE_REC_TAG.B2;
    const register unsigned short int DIE_REC_TAG3 = 3;
    sbit  DIE_REC_TAG3_bit at TLV_DIE_REC_TAG.B3;
    const register unsigned short int DIE_REC_TAG4 = 4;
    sbit  DIE_REC_TAG4_bit at TLV_DIE_REC_TAG.B4;
    const register unsigned short int DIE_REC_TAG5 = 5;
    sbit  DIE_REC_TAG5_bit at TLV_DIE_REC_TAG.B5;
    const register unsigned short int DIE_REC_TAG6 = 6;
    sbit  DIE_REC_TAG6_bit at TLV_DIE_REC_TAG.B6;
    const register unsigned short int DIE_REC_TAG7 = 7;
    sbit  DIE_REC_TAG7_bit at TLV_DIE_REC_TAG.B7;
    const register unsigned short int DIE_REC_TAG8 = 8;
    sbit  DIE_REC_TAG8_bit at TLV_DIE_REC_TAG.B8;
    const register unsigned short int DIE_REC_TAG9 = 9;
    sbit  DIE_REC_TAG9_bit at TLV_DIE_REC_TAG.B9;
    const register unsigned short int DIE_REC_TAG10 = 10;
    sbit  DIE_REC_TAG10_bit at TLV_DIE_REC_TAG.B10;
    const register unsigned short int DIE_REC_TAG11 = 11;
    sbit  DIE_REC_TAG11_bit at TLV_DIE_REC_TAG.B11;
    const register unsigned short int DIE_REC_TAG12 = 12;
    sbit  DIE_REC_TAG12_bit at TLV_DIE_REC_TAG.B12;
    const register unsigned short int DIE_REC_TAG13 = 13;
    sbit  DIE_REC_TAG13_bit at TLV_DIE_REC_TAG.B13;
    const register unsigned short int DIE_REC_TAG14 = 14;
    sbit  DIE_REC_TAG14_bit at TLV_DIE_REC_TAG.B14;
    const register unsigned short int DIE_REC_TAG15 = 15;
    sbit  DIE_REC_TAG15_bit at TLV_DIE_REC_TAG.B15;
    const register unsigned short int DIE_REC_TAG16 = 16;
    sbit  DIE_REC_TAG16_bit at TLV_DIE_REC_TAG.B16;
    const register unsigned short int DIE_REC_TAG17 = 17;
    sbit  DIE_REC_TAG17_bit at TLV_DIE_REC_TAG.B17;
    const register unsigned short int DIE_REC_TAG18 = 18;
    sbit  DIE_REC_TAG18_bit at TLV_DIE_REC_TAG.B18;
    const register unsigned short int DIE_REC_TAG19 = 19;
    sbit  DIE_REC_TAG19_bit at TLV_DIE_REC_TAG.B19;
    const register unsigned short int DIE_REC_TAG20 = 20;
    sbit  DIE_REC_TAG20_bit at TLV_DIE_REC_TAG.B20;
    const register unsigned short int DIE_REC_TAG21 = 21;
    sbit  DIE_REC_TAG21_bit at TLV_DIE_REC_TAG.B21;
    const register unsigned short int DIE_REC_TAG22 = 22;
    sbit  DIE_REC_TAG22_bit at TLV_DIE_REC_TAG.B22;
    const register unsigned short int DIE_REC_TAG23 = 23;
    sbit  DIE_REC_TAG23_bit at TLV_DIE_REC_TAG.B23;
    const register unsigned short int DIE_REC_TAG24 = 24;
    sbit  DIE_REC_TAG24_bit at TLV_DIE_REC_TAG.B24;
    const register unsigned short int DIE_REC_TAG25 = 25;
    sbit  DIE_REC_TAG25_bit at TLV_DIE_REC_TAG.B25;
    const register unsigned short int DIE_REC_TAG26 = 26;
    sbit  DIE_REC_TAG26_bit at TLV_DIE_REC_TAG.B26;
    const register unsigned short int DIE_REC_TAG27 = 27;
    sbit  DIE_REC_TAG27_bit at TLV_DIE_REC_TAG.B27;
    const register unsigned short int DIE_REC_TAG28 = 28;
    sbit  DIE_REC_TAG28_bit at TLV_DIE_REC_TAG.B28;
    const register unsigned short int DIE_REC_TAG29 = 29;
    sbit  DIE_REC_TAG29_bit at TLV_DIE_REC_TAG.B29;
    const register unsigned short int DIE_REC_TAG30 = 30;
    sbit  DIE_REC_TAG30_bit at TLV_DIE_REC_TAG.B30;
    const register unsigned short int DIE_REC_TAG31 = 31;
    sbit  DIE_REC_TAG31_bit at TLV_DIE_REC_TAG.B31;

sfr far unsigned long   volatile TLV_DIE_REC_LEN      absolute 0x00201020;
    const register unsigned short int DIE_REC_LEN0 = 0;
    sbit  DIE_REC_LEN0_bit at TLV_DIE_REC_LEN.B0;
    const register unsigned short int DIE_REC_LEN1 = 1;
    sbit  DIE_REC_LEN1_bit at TLV_DIE_REC_LEN.B1;
    const register unsigned short int DIE_REC_LEN2 = 2;
    sbit  DIE_REC_LEN2_bit at TLV_DIE_REC_LEN.B2;
    const register unsigned short int DIE_REC_LEN3 = 3;
    sbit  DIE_REC_LEN3_bit at TLV_DIE_REC_LEN.B3;
    const register unsigned short int DIE_REC_LEN4 = 4;
    sbit  DIE_REC_LEN4_bit at TLV_DIE_REC_LEN.B4;
    const register unsigned short int DIE_REC_LEN5 = 5;
    sbit  DIE_REC_LEN5_bit at TLV_DIE_REC_LEN.B5;
    const register unsigned short int DIE_REC_LEN6 = 6;
    sbit  DIE_REC_LEN6_bit at TLV_DIE_REC_LEN.B6;
    const register unsigned short int DIE_REC_LEN7 = 7;
    sbit  DIE_REC_LEN7_bit at TLV_DIE_REC_LEN.B7;
    const register unsigned short int DIE_REC_LEN8 = 8;
    sbit  DIE_REC_LEN8_bit at TLV_DIE_REC_LEN.B8;
    const register unsigned short int DIE_REC_LEN9 = 9;
    sbit  DIE_REC_LEN9_bit at TLV_DIE_REC_LEN.B9;
    const register unsigned short int DIE_REC_LEN10 = 10;
    sbit  DIE_REC_LEN10_bit at TLV_DIE_REC_LEN.B10;
    const register unsigned short int DIE_REC_LEN11 = 11;
    sbit  DIE_REC_LEN11_bit at TLV_DIE_REC_LEN.B11;
    const register unsigned short int DIE_REC_LEN12 = 12;
    sbit  DIE_REC_LEN12_bit at TLV_DIE_REC_LEN.B12;
    const register unsigned short int DIE_REC_LEN13 = 13;
    sbit  DIE_REC_LEN13_bit at TLV_DIE_REC_LEN.B13;
    const register unsigned short int DIE_REC_LEN14 = 14;
    sbit  DIE_REC_LEN14_bit at TLV_DIE_REC_LEN.B14;
    const register unsigned short int DIE_REC_LEN15 = 15;
    sbit  DIE_REC_LEN15_bit at TLV_DIE_REC_LEN.B15;
    const register unsigned short int DIE_REC_LEN16 = 16;
    sbit  DIE_REC_LEN16_bit at TLV_DIE_REC_LEN.B16;
    const register unsigned short int DIE_REC_LEN17 = 17;
    sbit  DIE_REC_LEN17_bit at TLV_DIE_REC_LEN.B17;
    const register unsigned short int DIE_REC_LEN18 = 18;
    sbit  DIE_REC_LEN18_bit at TLV_DIE_REC_LEN.B18;
    const register unsigned short int DIE_REC_LEN19 = 19;
    sbit  DIE_REC_LEN19_bit at TLV_DIE_REC_LEN.B19;
    const register unsigned short int DIE_REC_LEN20 = 20;
    sbit  DIE_REC_LEN20_bit at TLV_DIE_REC_LEN.B20;
    const register unsigned short int DIE_REC_LEN21 = 21;
    sbit  DIE_REC_LEN21_bit at TLV_DIE_REC_LEN.B21;
    const register unsigned short int DIE_REC_LEN22 = 22;
    sbit  DIE_REC_LEN22_bit at TLV_DIE_REC_LEN.B22;
    const register unsigned short int DIE_REC_LEN23 = 23;
    sbit  DIE_REC_LEN23_bit at TLV_DIE_REC_LEN.B23;
    const register unsigned short int DIE_REC_LEN24 = 24;
    sbit  DIE_REC_LEN24_bit at TLV_DIE_REC_LEN.B24;
    const register unsigned short int DIE_REC_LEN25 = 25;
    sbit  DIE_REC_LEN25_bit at TLV_DIE_REC_LEN.B25;
    const register unsigned short int DIE_REC_LEN26 = 26;
    sbit  DIE_REC_LEN26_bit at TLV_DIE_REC_LEN.B26;
    const register unsigned short int DIE_REC_LEN27 = 27;
    sbit  DIE_REC_LEN27_bit at TLV_DIE_REC_LEN.B27;
    const register unsigned short int DIE_REC_LEN28 = 28;
    sbit  DIE_REC_LEN28_bit at TLV_DIE_REC_LEN.B28;
    const register unsigned short int DIE_REC_LEN29 = 29;
    sbit  DIE_REC_LEN29_bit at TLV_DIE_REC_LEN.B29;
    const register unsigned short int DIE_REC_LEN30 = 30;
    sbit  DIE_REC_LEN30_bit at TLV_DIE_REC_LEN.B30;
    const register unsigned short int DIE_REC_LEN31 = 31;
    sbit  DIE_REC_LEN31_bit at TLV_DIE_REC_LEN.B31;

sfr far unsigned long   volatile TLV_DIE_XPOS         absolute 0x00201024;
    const register unsigned short int DIE_XPOS0 = 0;
    sbit  DIE_XPOS0_bit at TLV_DIE_XPOS.B0;
    const register unsigned short int DIE_XPOS1 = 1;
    sbit  DIE_XPOS1_bit at TLV_DIE_XPOS.B1;
    const register unsigned short int DIE_XPOS2 = 2;
    sbit  DIE_XPOS2_bit at TLV_DIE_XPOS.B2;
    const register unsigned short int DIE_XPOS3 = 3;
    sbit  DIE_XPOS3_bit at TLV_DIE_XPOS.B3;
    const register unsigned short int DIE_XPOS4 = 4;
    sbit  DIE_XPOS4_bit at TLV_DIE_XPOS.B4;
    const register unsigned short int DIE_XPOS5 = 5;
    sbit  DIE_XPOS5_bit at TLV_DIE_XPOS.B5;
    const register unsigned short int DIE_XPOS6 = 6;
    sbit  DIE_XPOS6_bit at TLV_DIE_XPOS.B6;
    const register unsigned short int DIE_XPOS7 = 7;
    sbit  DIE_XPOS7_bit at TLV_DIE_XPOS.B7;
    const register unsigned short int DIE_XPOS8 = 8;
    sbit  DIE_XPOS8_bit at TLV_DIE_XPOS.B8;
    const register unsigned short int DIE_XPOS9 = 9;
    sbit  DIE_XPOS9_bit at TLV_DIE_XPOS.B9;
    const register unsigned short int DIE_XPOS10 = 10;
    sbit  DIE_XPOS10_bit at TLV_DIE_XPOS.B10;
    const register unsigned short int DIE_XPOS11 = 11;
    sbit  DIE_XPOS11_bit at TLV_DIE_XPOS.B11;
    const register unsigned short int DIE_XPOS12 = 12;
    sbit  DIE_XPOS12_bit at TLV_DIE_XPOS.B12;
    const register unsigned short int DIE_XPOS13 = 13;
    sbit  DIE_XPOS13_bit at TLV_DIE_XPOS.B13;
    const register unsigned short int DIE_XPOS14 = 14;
    sbit  DIE_XPOS14_bit at TLV_DIE_XPOS.B14;
    const register unsigned short int DIE_XPOS15 = 15;
    sbit  DIE_XPOS15_bit at TLV_DIE_XPOS.B15;
    const register unsigned short int DIE_XPOS16 = 16;
    sbit  DIE_XPOS16_bit at TLV_DIE_XPOS.B16;
    const register unsigned short int DIE_XPOS17 = 17;
    sbit  DIE_XPOS17_bit at TLV_DIE_XPOS.B17;
    const register unsigned short int DIE_XPOS18 = 18;
    sbit  DIE_XPOS18_bit at TLV_DIE_XPOS.B18;
    const register unsigned short int DIE_XPOS19 = 19;
    sbit  DIE_XPOS19_bit at TLV_DIE_XPOS.B19;
    const register unsigned short int DIE_XPOS20 = 20;
    sbit  DIE_XPOS20_bit at TLV_DIE_XPOS.B20;
    const register unsigned short int DIE_XPOS21 = 21;
    sbit  DIE_XPOS21_bit at TLV_DIE_XPOS.B21;
    const register unsigned short int DIE_XPOS22 = 22;
    sbit  DIE_XPOS22_bit at TLV_DIE_XPOS.B22;
    const register unsigned short int DIE_XPOS23 = 23;
    sbit  DIE_XPOS23_bit at TLV_DIE_XPOS.B23;
    const register unsigned short int DIE_XPOS24 = 24;
    sbit  DIE_XPOS24_bit at TLV_DIE_XPOS.B24;
    const register unsigned short int DIE_XPOS25 = 25;
    sbit  DIE_XPOS25_bit at TLV_DIE_XPOS.B25;
    const register unsigned short int DIE_XPOS26 = 26;
    sbit  DIE_XPOS26_bit at TLV_DIE_XPOS.B26;
    const register unsigned short int DIE_XPOS27 = 27;
    sbit  DIE_XPOS27_bit at TLV_DIE_XPOS.B27;
    const register unsigned short int DIE_XPOS28 = 28;
    sbit  DIE_XPOS28_bit at TLV_DIE_XPOS.B28;
    const register unsigned short int DIE_XPOS29 = 29;
    sbit  DIE_XPOS29_bit at TLV_DIE_XPOS.B29;
    const register unsigned short int DIE_XPOS30 = 30;
    sbit  DIE_XPOS30_bit at TLV_DIE_XPOS.B30;
    const register unsigned short int DIE_XPOS31 = 31;
    sbit  DIE_XPOS31_bit at TLV_DIE_XPOS.B31;

sfr far unsigned long   volatile TLV_DIE_YPOS         absolute 0x00201028;
    const register unsigned short int DIE_YPOS0 = 0;
    sbit  DIE_YPOS0_bit at TLV_DIE_YPOS.B0;
    const register unsigned short int DIE_YPOS1 = 1;
    sbit  DIE_YPOS1_bit at TLV_DIE_YPOS.B1;
    const register unsigned short int DIE_YPOS2 = 2;
    sbit  DIE_YPOS2_bit at TLV_DIE_YPOS.B2;
    const register unsigned short int DIE_YPOS3 = 3;
    sbit  DIE_YPOS3_bit at TLV_DIE_YPOS.B3;
    const register unsigned short int DIE_YPOS4 = 4;
    sbit  DIE_YPOS4_bit at TLV_DIE_YPOS.B4;
    const register unsigned short int DIE_YPOS5 = 5;
    sbit  DIE_YPOS5_bit at TLV_DIE_YPOS.B5;
    const register unsigned short int DIE_YPOS6 = 6;
    sbit  DIE_YPOS6_bit at TLV_DIE_YPOS.B6;
    const register unsigned short int DIE_YPOS7 = 7;
    sbit  DIE_YPOS7_bit at TLV_DIE_YPOS.B7;
    const register unsigned short int DIE_YPOS8 = 8;
    sbit  DIE_YPOS8_bit at TLV_DIE_YPOS.B8;
    const register unsigned short int DIE_YPOS9 = 9;
    sbit  DIE_YPOS9_bit at TLV_DIE_YPOS.B9;
    const register unsigned short int DIE_YPOS10 = 10;
    sbit  DIE_YPOS10_bit at TLV_DIE_YPOS.B10;
    const register unsigned short int DIE_YPOS11 = 11;
    sbit  DIE_YPOS11_bit at TLV_DIE_YPOS.B11;
    const register unsigned short int DIE_YPOS12 = 12;
    sbit  DIE_YPOS12_bit at TLV_DIE_YPOS.B12;
    const register unsigned short int DIE_YPOS13 = 13;
    sbit  DIE_YPOS13_bit at TLV_DIE_YPOS.B13;
    const register unsigned short int DIE_YPOS14 = 14;
    sbit  DIE_YPOS14_bit at TLV_DIE_YPOS.B14;
    const register unsigned short int DIE_YPOS15 = 15;
    sbit  DIE_YPOS15_bit at TLV_DIE_YPOS.B15;
    const register unsigned short int DIE_YPOS16 = 16;
    sbit  DIE_YPOS16_bit at TLV_DIE_YPOS.B16;
    const register unsigned short int DIE_YPOS17 = 17;
    sbit  DIE_YPOS17_bit at TLV_DIE_YPOS.B17;
    const register unsigned short int DIE_YPOS18 = 18;
    sbit  DIE_YPOS18_bit at TLV_DIE_YPOS.B18;
    const register unsigned short int DIE_YPOS19 = 19;
    sbit  DIE_YPOS19_bit at TLV_DIE_YPOS.B19;
    const register unsigned short int DIE_YPOS20 = 20;
    sbit  DIE_YPOS20_bit at TLV_DIE_YPOS.B20;
    const register unsigned short int DIE_YPOS21 = 21;
    sbit  DIE_YPOS21_bit at TLV_DIE_YPOS.B21;
    const register unsigned short int DIE_YPOS22 = 22;
    sbit  DIE_YPOS22_bit at TLV_DIE_YPOS.B22;
    const register unsigned short int DIE_YPOS23 = 23;
    sbit  DIE_YPOS23_bit at TLV_DIE_YPOS.B23;
    const register unsigned short int DIE_YPOS24 = 24;
    sbit  DIE_YPOS24_bit at TLV_DIE_YPOS.B24;
    const register unsigned short int DIE_YPOS25 = 25;
    sbit  DIE_YPOS25_bit at TLV_DIE_YPOS.B25;
    const register unsigned short int DIE_YPOS26 = 26;
    sbit  DIE_YPOS26_bit at TLV_DIE_YPOS.B26;
    const register unsigned short int DIE_YPOS27 = 27;
    sbit  DIE_YPOS27_bit at TLV_DIE_YPOS.B27;
    const register unsigned short int DIE_YPOS28 = 28;
    sbit  DIE_YPOS28_bit at TLV_DIE_YPOS.B28;
    const register unsigned short int DIE_YPOS29 = 29;
    sbit  DIE_YPOS29_bit at TLV_DIE_YPOS.B29;
    const register unsigned short int DIE_YPOS30 = 30;
    sbit  DIE_YPOS30_bit at TLV_DIE_YPOS.B30;
    const register unsigned short int DIE_YPOS31 = 31;
    sbit  DIE_YPOS31_bit at TLV_DIE_YPOS.B31;

sfr far unsigned long   volatile TLV_WAFER_ID         absolute 0x0020102C;
    const register unsigned short int WAFER_ID0 = 0;
    sbit  WAFER_ID0_bit at TLV_WAFER_ID.B0;
    const register unsigned short int WAFER_ID1 = 1;
    sbit  WAFER_ID1_bit at TLV_WAFER_ID.B1;
    const register unsigned short int WAFER_ID2 = 2;
    sbit  WAFER_ID2_bit at TLV_WAFER_ID.B2;
    const register unsigned short int WAFER_ID3 = 3;
    sbit  WAFER_ID3_bit at TLV_WAFER_ID.B3;
    const register unsigned short int WAFER_ID4 = 4;
    sbit  WAFER_ID4_bit at TLV_WAFER_ID.B4;
    const register unsigned short int WAFER_ID5 = 5;
    sbit  WAFER_ID5_bit at TLV_WAFER_ID.B5;
    const register unsigned short int WAFER_ID6 = 6;
    sbit  WAFER_ID6_bit at TLV_WAFER_ID.B6;
    const register unsigned short int WAFER_ID7 = 7;
    sbit  WAFER_ID7_bit at TLV_WAFER_ID.B7;
    const register unsigned short int WAFER_ID8 = 8;
    sbit  WAFER_ID8_bit at TLV_WAFER_ID.B8;
    const register unsigned short int WAFER_ID9 = 9;
    sbit  WAFER_ID9_bit at TLV_WAFER_ID.B9;
    const register unsigned short int WAFER_ID10 = 10;
    sbit  WAFER_ID10_bit at TLV_WAFER_ID.B10;
    const register unsigned short int WAFER_ID11 = 11;
    sbit  WAFER_ID11_bit at TLV_WAFER_ID.B11;
    const register unsigned short int WAFER_ID12 = 12;
    sbit  WAFER_ID12_bit at TLV_WAFER_ID.B12;
    const register unsigned short int WAFER_ID13 = 13;
    sbit  WAFER_ID13_bit at TLV_WAFER_ID.B13;
    const register unsigned short int WAFER_ID14 = 14;
    sbit  WAFER_ID14_bit at TLV_WAFER_ID.B14;
    const register unsigned short int WAFER_ID15 = 15;
    sbit  WAFER_ID15_bit at TLV_WAFER_ID.B15;
    const register unsigned short int WAFER_ID16 = 16;
    sbit  WAFER_ID16_bit at TLV_WAFER_ID.B16;
    const register unsigned short int WAFER_ID17 = 17;
    sbit  WAFER_ID17_bit at TLV_WAFER_ID.B17;
    const register unsigned short int WAFER_ID18 = 18;
    sbit  WAFER_ID18_bit at TLV_WAFER_ID.B18;
    const register unsigned short int WAFER_ID19 = 19;
    sbit  WAFER_ID19_bit at TLV_WAFER_ID.B19;
    const register unsigned short int WAFER_ID20 = 20;
    sbit  WAFER_ID20_bit at TLV_WAFER_ID.B20;
    const register unsigned short int WAFER_ID21 = 21;
    sbit  WAFER_ID21_bit at TLV_WAFER_ID.B21;
    const register unsigned short int WAFER_ID22 = 22;
    sbit  WAFER_ID22_bit at TLV_WAFER_ID.B22;
    const register unsigned short int WAFER_ID23 = 23;
    sbit  WAFER_ID23_bit at TLV_WAFER_ID.B23;
    const register unsigned short int WAFER_ID24 = 24;
    sbit  WAFER_ID24_bit at TLV_WAFER_ID.B24;
    const register unsigned short int WAFER_ID25 = 25;
    sbit  WAFER_ID25_bit at TLV_WAFER_ID.B25;
    const register unsigned short int WAFER_ID26 = 26;
    sbit  WAFER_ID26_bit at TLV_WAFER_ID.B26;
    const register unsigned short int WAFER_ID27 = 27;
    sbit  WAFER_ID27_bit at TLV_WAFER_ID.B27;
    const register unsigned short int WAFER_ID28 = 28;
    sbit  WAFER_ID28_bit at TLV_WAFER_ID.B28;
    const register unsigned short int WAFER_ID29 = 29;
    sbit  WAFER_ID29_bit at TLV_WAFER_ID.B29;
    const register unsigned short int WAFER_ID30 = 30;
    sbit  WAFER_ID30_bit at TLV_WAFER_ID.B30;
    const register unsigned short int WAFER_ID31 = 31;
    sbit  WAFER_ID31_bit at TLV_WAFER_ID.B31;

sfr far unsigned long   volatile TLV_LOT_ID           absolute 0x00201030;
    const register unsigned short int LOT_ID0 = 0;
    sbit  LOT_ID0_bit at TLV_LOT_ID.B0;
    const register unsigned short int LOT_ID1 = 1;
    sbit  LOT_ID1_bit at TLV_LOT_ID.B1;
    const register unsigned short int LOT_ID2 = 2;
    sbit  LOT_ID2_bit at TLV_LOT_ID.B2;
    const register unsigned short int LOT_ID3 = 3;
    sbit  LOT_ID3_bit at TLV_LOT_ID.B3;
    const register unsigned short int LOT_ID4 = 4;
    sbit  LOT_ID4_bit at TLV_LOT_ID.B4;
    const register unsigned short int LOT_ID5 = 5;
    sbit  LOT_ID5_bit at TLV_LOT_ID.B5;
    const register unsigned short int LOT_ID6 = 6;
    sbit  LOT_ID6_bit at TLV_LOT_ID.B6;
    const register unsigned short int LOT_ID7 = 7;
    sbit  LOT_ID7_bit at TLV_LOT_ID.B7;
    const register unsigned short int LOT_ID8 = 8;
    sbit  LOT_ID8_bit at TLV_LOT_ID.B8;
    const register unsigned short int LOT_ID9 = 9;
    sbit  LOT_ID9_bit at TLV_LOT_ID.B9;
    const register unsigned short int LOT_ID10 = 10;
    sbit  LOT_ID10_bit at TLV_LOT_ID.B10;
    const register unsigned short int LOT_ID11 = 11;
    sbit  LOT_ID11_bit at TLV_LOT_ID.B11;
    const register unsigned short int LOT_ID12 = 12;
    sbit  LOT_ID12_bit at TLV_LOT_ID.B12;
    const register unsigned short int LOT_ID13 = 13;
    sbit  LOT_ID13_bit at TLV_LOT_ID.B13;
    const register unsigned short int LOT_ID14 = 14;
    sbit  LOT_ID14_bit at TLV_LOT_ID.B14;
    const register unsigned short int LOT_ID15 = 15;
    sbit  LOT_ID15_bit at TLV_LOT_ID.B15;
    const register unsigned short int LOT_ID16 = 16;
    sbit  LOT_ID16_bit at TLV_LOT_ID.B16;
    const register unsigned short int LOT_ID17 = 17;
    sbit  LOT_ID17_bit at TLV_LOT_ID.B17;
    const register unsigned short int LOT_ID18 = 18;
    sbit  LOT_ID18_bit at TLV_LOT_ID.B18;
    const register unsigned short int LOT_ID19 = 19;
    sbit  LOT_ID19_bit at TLV_LOT_ID.B19;
    const register unsigned short int LOT_ID20 = 20;
    sbit  LOT_ID20_bit at TLV_LOT_ID.B20;
    const register unsigned short int LOT_ID21 = 21;
    sbit  LOT_ID21_bit at TLV_LOT_ID.B21;
    const register unsigned short int LOT_ID22 = 22;
    sbit  LOT_ID22_bit at TLV_LOT_ID.B22;
    const register unsigned short int LOT_ID23 = 23;
    sbit  LOT_ID23_bit at TLV_LOT_ID.B23;
    const register unsigned short int LOT_ID24 = 24;
    sbit  LOT_ID24_bit at TLV_LOT_ID.B24;
    const register unsigned short int LOT_ID25 = 25;
    sbit  LOT_ID25_bit at TLV_LOT_ID.B25;
    const register unsigned short int LOT_ID26 = 26;
    sbit  LOT_ID26_bit at TLV_LOT_ID.B26;
    const register unsigned short int LOT_ID27 = 27;
    sbit  LOT_ID27_bit at TLV_LOT_ID.B27;
    const register unsigned short int LOT_ID28 = 28;
    sbit  LOT_ID28_bit at TLV_LOT_ID.B28;
    const register unsigned short int LOT_ID29 = 29;
    sbit  LOT_ID29_bit at TLV_LOT_ID.B29;
    const register unsigned short int LOT_ID30 = 30;
    sbit  LOT_ID30_bit at TLV_LOT_ID.B30;
    const register unsigned short int LOT_ID31 = 31;
    sbit  LOT_ID31_bit at TLV_LOT_ID.B31;

sfr far unsigned long   volatile TLV_TEST_RESULTS     absolute 0x00201040;
    const register unsigned short int TEST_RESULTS0 = 0;
    sbit  TEST_RESULTS0_bit at TLV_TEST_RESULTS.B0;
    const register unsigned short int TEST_RESULTS1 = 1;
    sbit  TEST_RESULTS1_bit at TLV_TEST_RESULTS.B1;
    const register unsigned short int TEST_RESULTS2 = 2;
    sbit  TEST_RESULTS2_bit at TLV_TEST_RESULTS.B2;
    const register unsigned short int TEST_RESULTS3 = 3;
    sbit  TEST_RESULTS3_bit at TLV_TEST_RESULTS.B3;
    const register unsigned short int TEST_RESULTS4 = 4;
    sbit  TEST_RESULTS4_bit at TLV_TEST_RESULTS.B4;
    const register unsigned short int TEST_RESULTS5 = 5;
    sbit  TEST_RESULTS5_bit at TLV_TEST_RESULTS.B5;
    const register unsigned short int TEST_RESULTS6 = 6;
    sbit  TEST_RESULTS6_bit at TLV_TEST_RESULTS.B6;
    const register unsigned short int TEST_RESULTS7 = 7;
    sbit  TEST_RESULTS7_bit at TLV_TEST_RESULTS.B7;
    const register unsigned short int TEST_RESULTS8 = 8;
    sbit  TEST_RESULTS8_bit at TLV_TEST_RESULTS.B8;
    const register unsigned short int TEST_RESULTS9 = 9;
    sbit  TEST_RESULTS9_bit at TLV_TEST_RESULTS.B9;
    const register unsigned short int TEST_RESULTS10 = 10;
    sbit  TEST_RESULTS10_bit at TLV_TEST_RESULTS.B10;
    const register unsigned short int TEST_RESULTS11 = 11;
    sbit  TEST_RESULTS11_bit at TLV_TEST_RESULTS.B11;
    const register unsigned short int TEST_RESULTS12 = 12;
    sbit  TEST_RESULTS12_bit at TLV_TEST_RESULTS.B12;
    const register unsigned short int TEST_RESULTS13 = 13;
    sbit  TEST_RESULTS13_bit at TLV_TEST_RESULTS.B13;
    const register unsigned short int TEST_RESULTS14 = 14;
    sbit  TEST_RESULTS14_bit at TLV_TEST_RESULTS.B14;
    const register unsigned short int TEST_RESULTS15 = 15;
    sbit  TEST_RESULTS15_bit at TLV_TEST_RESULTS.B15;
    const register unsigned short int TEST_RESULTS16 = 16;
    sbit  TEST_RESULTS16_bit at TLV_TEST_RESULTS.B16;
    const register unsigned short int TEST_RESULTS17 = 17;
    sbit  TEST_RESULTS17_bit at TLV_TEST_RESULTS.B17;
    const register unsigned short int TEST_RESULTS18 = 18;
    sbit  TEST_RESULTS18_bit at TLV_TEST_RESULTS.B18;
    const register unsigned short int TEST_RESULTS19 = 19;
    sbit  TEST_RESULTS19_bit at TLV_TEST_RESULTS.B19;
    const register unsigned short int TEST_RESULTS20 = 20;
    sbit  TEST_RESULTS20_bit at TLV_TEST_RESULTS.B20;
    const register unsigned short int TEST_RESULTS21 = 21;
    sbit  TEST_RESULTS21_bit at TLV_TEST_RESULTS.B21;
    const register unsigned short int TEST_RESULTS22 = 22;
    sbit  TEST_RESULTS22_bit at TLV_TEST_RESULTS.B22;
    const register unsigned short int TEST_RESULTS23 = 23;
    sbit  TEST_RESULTS23_bit at TLV_TEST_RESULTS.B23;
    const register unsigned short int TEST_RESULTS24 = 24;
    sbit  TEST_RESULTS24_bit at TLV_TEST_RESULTS.B24;
    const register unsigned short int TEST_RESULTS25 = 25;
    sbit  TEST_RESULTS25_bit at TLV_TEST_RESULTS.B25;
    const register unsigned short int TEST_RESULTS26 = 26;
    sbit  TEST_RESULTS26_bit at TLV_TEST_RESULTS.B26;
    const register unsigned short int TEST_RESULTS27 = 27;
    sbit  TEST_RESULTS27_bit at TLV_TEST_RESULTS.B27;
    const register unsigned short int TEST_RESULTS28 = 28;
    sbit  TEST_RESULTS28_bit at TLV_TEST_RESULTS.B28;
    const register unsigned short int TEST_RESULTS29 = 29;
    sbit  TEST_RESULTS29_bit at TLV_TEST_RESULTS.B29;
    const register unsigned short int TEST_RESULTS30 = 30;
    sbit  TEST_RESULTS30_bit at TLV_TEST_RESULTS.B30;
    const register unsigned short int TEST_RESULTS31 = 31;
    sbit  TEST_RESULTS31_bit at TLV_TEST_RESULTS.B31;

sfr far unsigned long   volatile TLV_CS_CAL_TAG       absolute 0x00201044;
    const register unsigned short int CS_CAL_TAG0 = 0;
    sbit  CS_CAL_TAG0_bit at TLV_CS_CAL_TAG.B0;
    const register unsigned short int CS_CAL_TAG1 = 1;
    sbit  CS_CAL_TAG1_bit at TLV_CS_CAL_TAG.B1;
    const register unsigned short int CS_CAL_TAG2 = 2;
    sbit  CS_CAL_TAG2_bit at TLV_CS_CAL_TAG.B2;
    const register unsigned short int CS_CAL_TAG3 = 3;
    sbit  CS_CAL_TAG3_bit at TLV_CS_CAL_TAG.B3;
    const register unsigned short int CS_CAL_TAG4 = 4;
    sbit  CS_CAL_TAG4_bit at TLV_CS_CAL_TAG.B4;
    const register unsigned short int CS_CAL_TAG5 = 5;
    sbit  CS_CAL_TAG5_bit at TLV_CS_CAL_TAG.B5;
    const register unsigned short int CS_CAL_TAG6 = 6;
    sbit  CS_CAL_TAG6_bit at TLV_CS_CAL_TAG.B6;
    const register unsigned short int CS_CAL_TAG7 = 7;
    sbit  CS_CAL_TAG7_bit at TLV_CS_CAL_TAG.B7;
    const register unsigned short int CS_CAL_TAG8 = 8;
    sbit  CS_CAL_TAG8_bit at TLV_CS_CAL_TAG.B8;
    const register unsigned short int CS_CAL_TAG9 = 9;
    sbit  CS_CAL_TAG9_bit at TLV_CS_CAL_TAG.B9;
    const register unsigned short int CS_CAL_TAG10 = 10;
    sbit  CS_CAL_TAG10_bit at TLV_CS_CAL_TAG.B10;
    const register unsigned short int CS_CAL_TAG11 = 11;
    sbit  CS_CAL_TAG11_bit at TLV_CS_CAL_TAG.B11;
    const register unsigned short int CS_CAL_TAG12 = 12;
    sbit  CS_CAL_TAG12_bit at TLV_CS_CAL_TAG.B12;
    const register unsigned short int CS_CAL_TAG13 = 13;
    sbit  CS_CAL_TAG13_bit at TLV_CS_CAL_TAG.B13;
    const register unsigned short int CS_CAL_TAG14 = 14;
    sbit  CS_CAL_TAG14_bit at TLV_CS_CAL_TAG.B14;
    const register unsigned short int CS_CAL_TAG15 = 15;
    sbit  CS_CAL_TAG15_bit at TLV_CS_CAL_TAG.B15;
    const register unsigned short int CS_CAL_TAG16 = 16;
    sbit  CS_CAL_TAG16_bit at TLV_CS_CAL_TAG.B16;
    const register unsigned short int CS_CAL_TAG17 = 17;
    sbit  CS_CAL_TAG17_bit at TLV_CS_CAL_TAG.B17;
    const register unsigned short int CS_CAL_TAG18 = 18;
    sbit  CS_CAL_TAG18_bit at TLV_CS_CAL_TAG.B18;
    const register unsigned short int CS_CAL_TAG19 = 19;
    sbit  CS_CAL_TAG19_bit at TLV_CS_CAL_TAG.B19;
    const register unsigned short int CS_CAL_TAG20 = 20;
    sbit  CS_CAL_TAG20_bit at TLV_CS_CAL_TAG.B20;
    const register unsigned short int CS_CAL_TAG21 = 21;
    sbit  CS_CAL_TAG21_bit at TLV_CS_CAL_TAG.B21;
    const register unsigned short int CS_CAL_TAG22 = 22;
    sbit  CS_CAL_TAG22_bit at TLV_CS_CAL_TAG.B22;
    const register unsigned short int CS_CAL_TAG23 = 23;
    sbit  CS_CAL_TAG23_bit at TLV_CS_CAL_TAG.B23;
    const register unsigned short int CS_CAL_TAG24 = 24;
    sbit  CS_CAL_TAG24_bit at TLV_CS_CAL_TAG.B24;
    const register unsigned short int CS_CAL_TAG25 = 25;
    sbit  CS_CAL_TAG25_bit at TLV_CS_CAL_TAG.B25;
    const register unsigned short int CS_CAL_TAG26 = 26;
    sbit  CS_CAL_TAG26_bit at TLV_CS_CAL_TAG.B26;
    const register unsigned short int CS_CAL_TAG27 = 27;
    sbit  CS_CAL_TAG27_bit at TLV_CS_CAL_TAG.B27;
    const register unsigned short int CS_CAL_TAG28 = 28;
    sbit  CS_CAL_TAG28_bit at TLV_CS_CAL_TAG.B28;
    const register unsigned short int CS_CAL_TAG29 = 29;
    sbit  CS_CAL_TAG29_bit at TLV_CS_CAL_TAG.B29;
    const register unsigned short int CS_CAL_TAG30 = 30;
    sbit  CS_CAL_TAG30_bit at TLV_CS_CAL_TAG.B30;
    const register unsigned short int CS_CAL_TAG31 = 31;
    sbit  CS_CAL_TAG31_bit at TLV_CS_CAL_TAG.B31;

sfr far unsigned long   volatile TLV_CS_CAL_LEN       absolute 0x00201048;
    const register unsigned short int CS_CAL_LEN0 = 0;
    sbit  CS_CAL_LEN0_bit at TLV_CS_CAL_LEN.B0;
    const register unsigned short int CS_CAL_LEN1 = 1;
    sbit  CS_CAL_LEN1_bit at TLV_CS_CAL_LEN.B1;
    const register unsigned short int CS_CAL_LEN2 = 2;
    sbit  CS_CAL_LEN2_bit at TLV_CS_CAL_LEN.B2;
    const register unsigned short int CS_CAL_LEN3 = 3;
    sbit  CS_CAL_LEN3_bit at TLV_CS_CAL_LEN.B3;
    const register unsigned short int CS_CAL_LEN4 = 4;
    sbit  CS_CAL_LEN4_bit at TLV_CS_CAL_LEN.B4;
    const register unsigned short int CS_CAL_LEN5 = 5;
    sbit  CS_CAL_LEN5_bit at TLV_CS_CAL_LEN.B5;
    const register unsigned short int CS_CAL_LEN6 = 6;
    sbit  CS_CAL_LEN6_bit at TLV_CS_CAL_LEN.B6;
    const register unsigned short int CS_CAL_LEN7 = 7;
    sbit  CS_CAL_LEN7_bit at TLV_CS_CAL_LEN.B7;
    const register unsigned short int CS_CAL_LEN8 = 8;
    sbit  CS_CAL_LEN8_bit at TLV_CS_CAL_LEN.B8;
    const register unsigned short int CS_CAL_LEN9 = 9;
    sbit  CS_CAL_LEN9_bit at TLV_CS_CAL_LEN.B9;
    const register unsigned short int CS_CAL_LEN10 = 10;
    sbit  CS_CAL_LEN10_bit at TLV_CS_CAL_LEN.B10;
    const register unsigned short int CS_CAL_LEN11 = 11;
    sbit  CS_CAL_LEN11_bit at TLV_CS_CAL_LEN.B11;
    const register unsigned short int CS_CAL_LEN12 = 12;
    sbit  CS_CAL_LEN12_bit at TLV_CS_CAL_LEN.B12;
    const register unsigned short int CS_CAL_LEN13 = 13;
    sbit  CS_CAL_LEN13_bit at TLV_CS_CAL_LEN.B13;
    const register unsigned short int CS_CAL_LEN14 = 14;
    sbit  CS_CAL_LEN14_bit at TLV_CS_CAL_LEN.B14;
    const register unsigned short int CS_CAL_LEN15 = 15;
    sbit  CS_CAL_LEN15_bit at TLV_CS_CAL_LEN.B15;
    const register unsigned short int CS_CAL_LEN16 = 16;
    sbit  CS_CAL_LEN16_bit at TLV_CS_CAL_LEN.B16;
    const register unsigned short int CS_CAL_LEN17 = 17;
    sbit  CS_CAL_LEN17_bit at TLV_CS_CAL_LEN.B17;
    const register unsigned short int CS_CAL_LEN18 = 18;
    sbit  CS_CAL_LEN18_bit at TLV_CS_CAL_LEN.B18;
    const register unsigned short int CS_CAL_LEN19 = 19;
    sbit  CS_CAL_LEN19_bit at TLV_CS_CAL_LEN.B19;
    const register unsigned short int CS_CAL_LEN20 = 20;
    sbit  CS_CAL_LEN20_bit at TLV_CS_CAL_LEN.B20;
    const register unsigned short int CS_CAL_LEN21 = 21;
    sbit  CS_CAL_LEN21_bit at TLV_CS_CAL_LEN.B21;
    const register unsigned short int CS_CAL_LEN22 = 22;
    sbit  CS_CAL_LEN22_bit at TLV_CS_CAL_LEN.B22;
    const register unsigned short int CS_CAL_LEN23 = 23;
    sbit  CS_CAL_LEN23_bit at TLV_CS_CAL_LEN.B23;
    const register unsigned short int CS_CAL_LEN24 = 24;
    sbit  CS_CAL_LEN24_bit at TLV_CS_CAL_LEN.B24;
    const register unsigned short int CS_CAL_LEN25 = 25;
    sbit  CS_CAL_LEN25_bit at TLV_CS_CAL_LEN.B25;
    const register unsigned short int CS_CAL_LEN26 = 26;
    sbit  CS_CAL_LEN26_bit at TLV_CS_CAL_LEN.B26;
    const register unsigned short int CS_CAL_LEN27 = 27;
    sbit  CS_CAL_LEN27_bit at TLV_CS_CAL_LEN.B27;
    const register unsigned short int CS_CAL_LEN28 = 28;
    sbit  CS_CAL_LEN28_bit at TLV_CS_CAL_LEN.B28;
    const register unsigned short int CS_CAL_LEN29 = 29;
    sbit  CS_CAL_LEN29_bit at TLV_CS_CAL_LEN.B29;
    const register unsigned short int CS_CAL_LEN30 = 30;
    sbit  CS_CAL_LEN30_bit at TLV_CS_CAL_LEN.B30;
    const register unsigned short int CS_CAL_LEN31 = 31;
    sbit  CS_CAL_LEN31_bit at TLV_CS_CAL_LEN.B31;

sfr far unsigned long   volatile TLV_DCOIR_FCAL_RSEL04 absolute 0x0020104C;
    const register unsigned short int DCOIR_FCAL_RSEL040 = 0;
    sbit  DCOIR_FCAL_RSEL040_bit at TLV_DCOIR_FCAL_RSEL04.B0;
    const register unsigned short int DCOIR_FCAL_RSEL041 = 1;
    sbit  DCOIR_FCAL_RSEL041_bit at TLV_DCOIR_FCAL_RSEL04.B1;
    const register unsigned short int DCOIR_FCAL_RSEL042 = 2;
    sbit  DCOIR_FCAL_RSEL042_bit at TLV_DCOIR_FCAL_RSEL04.B2;
    const register unsigned short int DCOIR_FCAL_RSEL043 = 3;
    sbit  DCOIR_FCAL_RSEL043_bit at TLV_DCOIR_FCAL_RSEL04.B3;
    const register unsigned short int DCOIR_FCAL_RSEL044 = 4;
    sbit  DCOIR_FCAL_RSEL044_bit at TLV_DCOIR_FCAL_RSEL04.B4;
    const register unsigned short int DCOIR_FCAL_RSEL045 = 5;
    sbit  DCOIR_FCAL_RSEL045_bit at TLV_DCOIR_FCAL_RSEL04.B5;
    const register unsigned short int DCOIR_FCAL_RSEL046 = 6;
    sbit  DCOIR_FCAL_RSEL046_bit at TLV_DCOIR_FCAL_RSEL04.B6;
    const register unsigned short int DCOIR_FCAL_RSEL047 = 7;
    sbit  DCOIR_FCAL_RSEL047_bit at TLV_DCOIR_FCAL_RSEL04.B7;
    const register unsigned short int DCOIR_FCAL_RSEL048 = 8;
    sbit  DCOIR_FCAL_RSEL048_bit at TLV_DCOIR_FCAL_RSEL04.B8;
    const register unsigned short int DCOIR_FCAL_RSEL049 = 9;
    sbit  DCOIR_FCAL_RSEL049_bit at TLV_DCOIR_FCAL_RSEL04.B9;
    const register unsigned short int DCOIR_FCAL_RSEL0410 = 10;
    sbit  DCOIR_FCAL_RSEL0410_bit at TLV_DCOIR_FCAL_RSEL04.B10;
    const register unsigned short int DCOIR_FCAL_RSEL0411 = 11;
    sbit  DCOIR_FCAL_RSEL0411_bit at TLV_DCOIR_FCAL_RSEL04.B11;
    const register unsigned short int DCOIR_FCAL_RSEL0412 = 12;
    sbit  DCOIR_FCAL_RSEL0412_bit at TLV_DCOIR_FCAL_RSEL04.B12;
    const register unsigned short int DCOIR_FCAL_RSEL0413 = 13;
    sbit  DCOIR_FCAL_RSEL0413_bit at TLV_DCOIR_FCAL_RSEL04.B13;
    const register unsigned short int DCOIR_FCAL_RSEL0414 = 14;
    sbit  DCOIR_FCAL_RSEL0414_bit at TLV_DCOIR_FCAL_RSEL04.B14;
    const register unsigned short int DCOIR_FCAL_RSEL0415 = 15;
    sbit  DCOIR_FCAL_RSEL0415_bit at TLV_DCOIR_FCAL_RSEL04.B15;
    const register unsigned short int DCOIR_FCAL_RSEL0416 = 16;
    sbit  DCOIR_FCAL_RSEL0416_bit at TLV_DCOIR_FCAL_RSEL04.B16;
    const register unsigned short int DCOIR_FCAL_RSEL0417 = 17;
    sbit  DCOIR_FCAL_RSEL0417_bit at TLV_DCOIR_FCAL_RSEL04.B17;
    const register unsigned short int DCOIR_FCAL_RSEL0418 = 18;
    sbit  DCOIR_FCAL_RSEL0418_bit at TLV_DCOIR_FCAL_RSEL04.B18;
    const register unsigned short int DCOIR_FCAL_RSEL0419 = 19;
    sbit  DCOIR_FCAL_RSEL0419_bit at TLV_DCOIR_FCAL_RSEL04.B19;
    const register unsigned short int DCOIR_FCAL_RSEL0420 = 20;
    sbit  DCOIR_FCAL_RSEL0420_bit at TLV_DCOIR_FCAL_RSEL04.B20;
    const register unsigned short int DCOIR_FCAL_RSEL0421 = 21;
    sbit  DCOIR_FCAL_RSEL0421_bit at TLV_DCOIR_FCAL_RSEL04.B21;
    const register unsigned short int DCOIR_FCAL_RSEL0422 = 22;
    sbit  DCOIR_FCAL_RSEL0422_bit at TLV_DCOIR_FCAL_RSEL04.B22;
    const register unsigned short int DCOIR_FCAL_RSEL0423 = 23;
    sbit  DCOIR_FCAL_RSEL0423_bit at TLV_DCOIR_FCAL_RSEL04.B23;
    const register unsigned short int DCOIR_FCAL_RSEL0424 = 24;
    sbit  DCOIR_FCAL_RSEL0424_bit at TLV_DCOIR_FCAL_RSEL04.B24;
    const register unsigned short int DCOIR_FCAL_RSEL0425 = 25;
    sbit  DCOIR_FCAL_RSEL0425_bit at TLV_DCOIR_FCAL_RSEL04.B25;
    const register unsigned short int DCOIR_FCAL_RSEL0426 = 26;
    sbit  DCOIR_FCAL_RSEL0426_bit at TLV_DCOIR_FCAL_RSEL04.B26;
    const register unsigned short int DCOIR_FCAL_RSEL0427 = 27;
    sbit  DCOIR_FCAL_RSEL0427_bit at TLV_DCOIR_FCAL_RSEL04.B27;
    const register unsigned short int DCOIR_FCAL_RSEL0428 = 28;
    sbit  DCOIR_FCAL_RSEL0428_bit at TLV_DCOIR_FCAL_RSEL04.B28;
    const register unsigned short int DCOIR_FCAL_RSEL0429 = 29;
    sbit  DCOIR_FCAL_RSEL0429_bit at TLV_DCOIR_FCAL_RSEL04.B29;
    const register unsigned short int DCOIR_FCAL_RSEL0430 = 30;
    sbit  DCOIR_FCAL_RSEL0430_bit at TLV_DCOIR_FCAL_RSEL04.B30;
    const register unsigned short int DCOIR_FCAL_RSEL0431 = 31;
    sbit  DCOIR_FCAL_RSEL0431_bit at TLV_DCOIR_FCAL_RSEL04.B31;

sfr far unsigned long   volatile TLV_DCOIR_FCAL_RSEL5 absolute 0x00201050;
    const register unsigned short int DCOIR_FCAL_RSEL50 = 0;
    sbit  DCOIR_FCAL_RSEL50_bit at TLV_DCOIR_FCAL_RSEL5.B0;
    const register unsigned short int DCOIR_FCAL_RSEL51 = 1;
    sbit  DCOIR_FCAL_RSEL51_bit at TLV_DCOIR_FCAL_RSEL5.B1;
    const register unsigned short int DCOIR_FCAL_RSEL52 = 2;
    sbit  DCOIR_FCAL_RSEL52_bit at TLV_DCOIR_FCAL_RSEL5.B2;
    const register unsigned short int DCOIR_FCAL_RSEL53 = 3;
    sbit  DCOIR_FCAL_RSEL53_bit at TLV_DCOIR_FCAL_RSEL5.B3;
    const register unsigned short int DCOIR_FCAL_RSEL54 = 4;
    sbit  DCOIR_FCAL_RSEL54_bit at TLV_DCOIR_FCAL_RSEL5.B4;
    const register unsigned short int DCOIR_FCAL_RSEL55 = 5;
    sbit  DCOIR_FCAL_RSEL55_bit at TLV_DCOIR_FCAL_RSEL5.B5;
    const register unsigned short int DCOIR_FCAL_RSEL56 = 6;
    sbit  DCOIR_FCAL_RSEL56_bit at TLV_DCOIR_FCAL_RSEL5.B6;
    const register unsigned short int DCOIR_FCAL_RSEL57 = 7;
    sbit  DCOIR_FCAL_RSEL57_bit at TLV_DCOIR_FCAL_RSEL5.B7;
    const register unsigned short int DCOIR_FCAL_RSEL58 = 8;
    sbit  DCOIR_FCAL_RSEL58_bit at TLV_DCOIR_FCAL_RSEL5.B8;
    const register unsigned short int DCOIR_FCAL_RSEL59 = 9;
    sbit  DCOIR_FCAL_RSEL59_bit at TLV_DCOIR_FCAL_RSEL5.B9;
    const register unsigned short int DCOIR_FCAL_RSEL510 = 10;
    sbit  DCOIR_FCAL_RSEL510_bit at TLV_DCOIR_FCAL_RSEL5.B10;
    const register unsigned short int DCOIR_FCAL_RSEL511 = 11;
    sbit  DCOIR_FCAL_RSEL511_bit at TLV_DCOIR_FCAL_RSEL5.B11;
    const register unsigned short int DCOIR_FCAL_RSEL512 = 12;
    sbit  DCOIR_FCAL_RSEL512_bit at TLV_DCOIR_FCAL_RSEL5.B12;
    const register unsigned short int DCOIR_FCAL_RSEL513 = 13;
    sbit  DCOIR_FCAL_RSEL513_bit at TLV_DCOIR_FCAL_RSEL5.B13;
    const register unsigned short int DCOIR_FCAL_RSEL514 = 14;
    sbit  DCOIR_FCAL_RSEL514_bit at TLV_DCOIR_FCAL_RSEL5.B14;
    const register unsigned short int DCOIR_FCAL_RSEL515 = 15;
    sbit  DCOIR_FCAL_RSEL515_bit at TLV_DCOIR_FCAL_RSEL5.B15;
    const register unsigned short int DCOIR_FCAL_RSEL516 = 16;
    sbit  DCOIR_FCAL_RSEL516_bit at TLV_DCOIR_FCAL_RSEL5.B16;
    const register unsigned short int DCOIR_FCAL_RSEL517 = 17;
    sbit  DCOIR_FCAL_RSEL517_bit at TLV_DCOIR_FCAL_RSEL5.B17;
    const register unsigned short int DCOIR_FCAL_RSEL518 = 18;
    sbit  DCOIR_FCAL_RSEL518_bit at TLV_DCOIR_FCAL_RSEL5.B18;
    const register unsigned short int DCOIR_FCAL_RSEL519 = 19;
    sbit  DCOIR_FCAL_RSEL519_bit at TLV_DCOIR_FCAL_RSEL5.B19;
    const register unsigned short int DCOIR_FCAL_RSEL520 = 20;
    sbit  DCOIR_FCAL_RSEL520_bit at TLV_DCOIR_FCAL_RSEL5.B20;
    const register unsigned short int DCOIR_FCAL_RSEL521 = 21;
    sbit  DCOIR_FCAL_RSEL521_bit at TLV_DCOIR_FCAL_RSEL5.B21;
    const register unsigned short int DCOIR_FCAL_RSEL522 = 22;
    sbit  DCOIR_FCAL_RSEL522_bit at TLV_DCOIR_FCAL_RSEL5.B22;
    const register unsigned short int DCOIR_FCAL_RSEL523 = 23;
    sbit  DCOIR_FCAL_RSEL523_bit at TLV_DCOIR_FCAL_RSEL5.B23;
    const register unsigned short int DCOIR_FCAL_RSEL524 = 24;
    sbit  DCOIR_FCAL_RSEL524_bit at TLV_DCOIR_FCAL_RSEL5.B24;
    const register unsigned short int DCOIR_FCAL_RSEL525 = 25;
    sbit  DCOIR_FCAL_RSEL525_bit at TLV_DCOIR_FCAL_RSEL5.B25;
    const register unsigned short int DCOIR_FCAL_RSEL526 = 26;
    sbit  DCOIR_FCAL_RSEL526_bit at TLV_DCOIR_FCAL_RSEL5.B26;
    const register unsigned short int DCOIR_FCAL_RSEL527 = 27;
    sbit  DCOIR_FCAL_RSEL527_bit at TLV_DCOIR_FCAL_RSEL5.B27;
    const register unsigned short int DCOIR_FCAL_RSEL528 = 28;
    sbit  DCOIR_FCAL_RSEL528_bit at TLV_DCOIR_FCAL_RSEL5.B28;
    const register unsigned short int DCOIR_FCAL_RSEL529 = 29;
    sbit  DCOIR_FCAL_RSEL529_bit at TLV_DCOIR_FCAL_RSEL5.B29;
    const register unsigned short int DCOIR_FCAL_RSEL530 = 30;
    sbit  DCOIR_FCAL_RSEL530_bit at TLV_DCOIR_FCAL_RSEL5.B30;
    const register unsigned short int DCOIR_FCAL_RSEL531 = 31;
    sbit  DCOIR_FCAL_RSEL531_bit at TLV_DCOIR_FCAL_RSEL5.B31;

sfr far unsigned long   volatile TLV_DCOIR_CONSTK_RSEL04 absolute 0x00201064;
    const register unsigned short int DCOIR_CONSTK_RSEL040 = 0;
    sbit  DCOIR_CONSTK_RSEL040_bit at TLV_DCOIR_CONSTK_RSEL04.B0;
    const register unsigned short int DCOIR_CONSTK_RSEL041 = 1;
    sbit  DCOIR_CONSTK_RSEL041_bit at TLV_DCOIR_CONSTK_RSEL04.B1;
    const register unsigned short int DCOIR_CONSTK_RSEL042 = 2;
    sbit  DCOIR_CONSTK_RSEL042_bit at TLV_DCOIR_CONSTK_RSEL04.B2;
    const register unsigned short int DCOIR_CONSTK_RSEL043 = 3;
    sbit  DCOIR_CONSTK_RSEL043_bit at TLV_DCOIR_CONSTK_RSEL04.B3;
    const register unsigned short int DCOIR_CONSTK_RSEL044 = 4;
    sbit  DCOIR_CONSTK_RSEL044_bit at TLV_DCOIR_CONSTK_RSEL04.B4;
    const register unsigned short int DCOIR_CONSTK_RSEL045 = 5;
    sbit  DCOIR_CONSTK_RSEL045_bit at TLV_DCOIR_CONSTK_RSEL04.B5;
    const register unsigned short int DCOIR_CONSTK_RSEL046 = 6;
    sbit  DCOIR_CONSTK_RSEL046_bit at TLV_DCOIR_CONSTK_RSEL04.B6;
    const register unsigned short int DCOIR_CONSTK_RSEL047 = 7;
    sbit  DCOIR_CONSTK_RSEL047_bit at TLV_DCOIR_CONSTK_RSEL04.B7;
    const register unsigned short int DCOIR_CONSTK_RSEL048 = 8;
    sbit  DCOIR_CONSTK_RSEL048_bit at TLV_DCOIR_CONSTK_RSEL04.B8;
    const register unsigned short int DCOIR_CONSTK_RSEL049 = 9;
    sbit  DCOIR_CONSTK_RSEL049_bit at TLV_DCOIR_CONSTK_RSEL04.B9;
    const register unsigned short int DCOIR_CONSTK_RSEL0410 = 10;
    sbit  DCOIR_CONSTK_RSEL0410_bit at TLV_DCOIR_CONSTK_RSEL04.B10;
    const register unsigned short int DCOIR_CONSTK_RSEL0411 = 11;
    sbit  DCOIR_CONSTK_RSEL0411_bit at TLV_DCOIR_CONSTK_RSEL04.B11;
    const register unsigned short int DCOIR_CONSTK_RSEL0412 = 12;
    sbit  DCOIR_CONSTK_RSEL0412_bit at TLV_DCOIR_CONSTK_RSEL04.B12;
    const register unsigned short int DCOIR_CONSTK_RSEL0413 = 13;
    sbit  DCOIR_CONSTK_RSEL0413_bit at TLV_DCOIR_CONSTK_RSEL04.B13;
    const register unsigned short int DCOIR_CONSTK_RSEL0414 = 14;
    sbit  DCOIR_CONSTK_RSEL0414_bit at TLV_DCOIR_CONSTK_RSEL04.B14;
    const register unsigned short int DCOIR_CONSTK_RSEL0415 = 15;
    sbit  DCOIR_CONSTK_RSEL0415_bit at TLV_DCOIR_CONSTK_RSEL04.B15;
    const register unsigned short int DCOIR_CONSTK_RSEL0416 = 16;
    sbit  DCOIR_CONSTK_RSEL0416_bit at TLV_DCOIR_CONSTK_RSEL04.B16;
    const register unsigned short int DCOIR_CONSTK_RSEL0417 = 17;
    sbit  DCOIR_CONSTK_RSEL0417_bit at TLV_DCOIR_CONSTK_RSEL04.B17;
    const register unsigned short int DCOIR_CONSTK_RSEL0418 = 18;
    sbit  DCOIR_CONSTK_RSEL0418_bit at TLV_DCOIR_CONSTK_RSEL04.B18;
    const register unsigned short int DCOIR_CONSTK_RSEL0419 = 19;
    sbit  DCOIR_CONSTK_RSEL0419_bit at TLV_DCOIR_CONSTK_RSEL04.B19;
    const register unsigned short int DCOIR_CONSTK_RSEL0420 = 20;
    sbit  DCOIR_CONSTK_RSEL0420_bit at TLV_DCOIR_CONSTK_RSEL04.B20;
    const register unsigned short int DCOIR_CONSTK_RSEL0421 = 21;
    sbit  DCOIR_CONSTK_RSEL0421_bit at TLV_DCOIR_CONSTK_RSEL04.B21;
    const register unsigned short int DCOIR_CONSTK_RSEL0422 = 22;
    sbit  DCOIR_CONSTK_RSEL0422_bit at TLV_DCOIR_CONSTK_RSEL04.B22;
    const register unsigned short int DCOIR_CONSTK_RSEL0423 = 23;
    sbit  DCOIR_CONSTK_RSEL0423_bit at TLV_DCOIR_CONSTK_RSEL04.B23;
    const register unsigned short int DCOIR_CONSTK_RSEL0424 = 24;
    sbit  DCOIR_CONSTK_RSEL0424_bit at TLV_DCOIR_CONSTK_RSEL04.B24;
    const register unsigned short int DCOIR_CONSTK_RSEL0425 = 25;
    sbit  DCOIR_CONSTK_RSEL0425_bit at TLV_DCOIR_CONSTK_RSEL04.B25;
    const register unsigned short int DCOIR_CONSTK_RSEL0426 = 26;
    sbit  DCOIR_CONSTK_RSEL0426_bit at TLV_DCOIR_CONSTK_RSEL04.B26;
    const register unsigned short int DCOIR_CONSTK_RSEL0427 = 27;
    sbit  DCOIR_CONSTK_RSEL0427_bit at TLV_DCOIR_CONSTK_RSEL04.B27;
    const register unsigned short int DCOIR_CONSTK_RSEL0428 = 28;
    sbit  DCOIR_CONSTK_RSEL0428_bit at TLV_DCOIR_CONSTK_RSEL04.B28;
    const register unsigned short int DCOIR_CONSTK_RSEL0429 = 29;
    sbit  DCOIR_CONSTK_RSEL0429_bit at TLV_DCOIR_CONSTK_RSEL04.B29;
    const register unsigned short int DCOIR_CONSTK_RSEL0430 = 30;
    sbit  DCOIR_CONSTK_RSEL0430_bit at TLV_DCOIR_CONSTK_RSEL04.B30;
    const register unsigned short int DCOIR_CONSTK_RSEL0431 = 31;
    sbit  DCOIR_CONSTK_RSEL0431_bit at TLV_DCOIR_CONSTK_RSEL04.B31;

sfr far unsigned long   volatile TLV_DCOIR_CONSTK_RSEL5 absolute 0x00201068;
    const register unsigned short int DCOIR_CONSTK_RSEL50 = 0;
    sbit  DCOIR_CONSTK_RSEL50_bit at TLV_DCOIR_CONSTK_RSEL5.B0;
    const register unsigned short int DCOIR_CONSTK_RSEL51 = 1;
    sbit  DCOIR_CONSTK_RSEL51_bit at TLV_DCOIR_CONSTK_RSEL5.B1;
    const register unsigned short int DCOIR_CONSTK_RSEL52 = 2;
    sbit  DCOIR_CONSTK_RSEL52_bit at TLV_DCOIR_CONSTK_RSEL5.B2;
    const register unsigned short int DCOIR_CONSTK_RSEL53 = 3;
    sbit  DCOIR_CONSTK_RSEL53_bit at TLV_DCOIR_CONSTK_RSEL5.B3;
    const register unsigned short int DCOIR_CONSTK_RSEL54 = 4;
    sbit  DCOIR_CONSTK_RSEL54_bit at TLV_DCOIR_CONSTK_RSEL5.B4;
    const register unsigned short int DCOIR_CONSTK_RSEL55 = 5;
    sbit  DCOIR_CONSTK_RSEL55_bit at TLV_DCOIR_CONSTK_RSEL5.B5;
    const register unsigned short int DCOIR_CONSTK_RSEL56 = 6;
    sbit  DCOIR_CONSTK_RSEL56_bit at TLV_DCOIR_CONSTK_RSEL5.B6;
    const register unsigned short int DCOIR_CONSTK_RSEL57 = 7;
    sbit  DCOIR_CONSTK_RSEL57_bit at TLV_DCOIR_CONSTK_RSEL5.B7;
    const register unsigned short int DCOIR_CONSTK_RSEL58 = 8;
    sbit  DCOIR_CONSTK_RSEL58_bit at TLV_DCOIR_CONSTK_RSEL5.B8;
    const register unsigned short int DCOIR_CONSTK_RSEL59 = 9;
    sbit  DCOIR_CONSTK_RSEL59_bit at TLV_DCOIR_CONSTK_RSEL5.B9;
    const register unsigned short int DCOIR_CONSTK_RSEL510 = 10;
    sbit  DCOIR_CONSTK_RSEL510_bit at TLV_DCOIR_CONSTK_RSEL5.B10;
    const register unsigned short int DCOIR_CONSTK_RSEL511 = 11;
    sbit  DCOIR_CONSTK_RSEL511_bit at TLV_DCOIR_CONSTK_RSEL5.B11;
    const register unsigned short int DCOIR_CONSTK_RSEL512 = 12;
    sbit  DCOIR_CONSTK_RSEL512_bit at TLV_DCOIR_CONSTK_RSEL5.B12;
    const register unsigned short int DCOIR_CONSTK_RSEL513 = 13;
    sbit  DCOIR_CONSTK_RSEL513_bit at TLV_DCOIR_CONSTK_RSEL5.B13;
    const register unsigned short int DCOIR_CONSTK_RSEL514 = 14;
    sbit  DCOIR_CONSTK_RSEL514_bit at TLV_DCOIR_CONSTK_RSEL5.B14;
    const register unsigned short int DCOIR_CONSTK_RSEL515 = 15;
    sbit  DCOIR_CONSTK_RSEL515_bit at TLV_DCOIR_CONSTK_RSEL5.B15;
    const register unsigned short int DCOIR_CONSTK_RSEL516 = 16;
    sbit  DCOIR_CONSTK_RSEL516_bit at TLV_DCOIR_CONSTK_RSEL5.B16;
    const register unsigned short int DCOIR_CONSTK_RSEL517 = 17;
    sbit  DCOIR_CONSTK_RSEL517_bit at TLV_DCOIR_CONSTK_RSEL5.B17;
    const register unsigned short int DCOIR_CONSTK_RSEL518 = 18;
    sbit  DCOIR_CONSTK_RSEL518_bit at TLV_DCOIR_CONSTK_RSEL5.B18;
    const register unsigned short int DCOIR_CONSTK_RSEL519 = 19;
    sbit  DCOIR_CONSTK_RSEL519_bit at TLV_DCOIR_CONSTK_RSEL5.B19;
    const register unsigned short int DCOIR_CONSTK_RSEL520 = 20;
    sbit  DCOIR_CONSTK_RSEL520_bit at TLV_DCOIR_CONSTK_RSEL5.B20;
    const register unsigned short int DCOIR_CONSTK_RSEL521 = 21;
    sbit  DCOIR_CONSTK_RSEL521_bit at TLV_DCOIR_CONSTK_RSEL5.B21;
    const register unsigned short int DCOIR_CONSTK_RSEL522 = 22;
    sbit  DCOIR_CONSTK_RSEL522_bit at TLV_DCOIR_CONSTK_RSEL5.B22;
    const register unsigned short int DCOIR_CONSTK_RSEL523 = 23;
    sbit  DCOIR_CONSTK_RSEL523_bit at TLV_DCOIR_CONSTK_RSEL5.B23;
    const register unsigned short int DCOIR_CONSTK_RSEL524 = 24;
    sbit  DCOIR_CONSTK_RSEL524_bit at TLV_DCOIR_CONSTK_RSEL5.B24;
    const register unsigned short int DCOIR_CONSTK_RSEL525 = 25;
    sbit  DCOIR_CONSTK_RSEL525_bit at TLV_DCOIR_CONSTK_RSEL5.B25;
    const register unsigned short int DCOIR_CONSTK_RSEL526 = 26;
    sbit  DCOIR_CONSTK_RSEL526_bit at TLV_DCOIR_CONSTK_RSEL5.B26;
    const register unsigned short int DCOIR_CONSTK_RSEL527 = 27;
    sbit  DCOIR_CONSTK_RSEL527_bit at TLV_DCOIR_CONSTK_RSEL5.B27;
    const register unsigned short int DCOIR_CONSTK_RSEL528 = 28;
    sbit  DCOIR_CONSTK_RSEL528_bit at TLV_DCOIR_CONSTK_RSEL5.B28;
    const register unsigned short int DCOIR_CONSTK_RSEL529 = 29;
    sbit  DCOIR_CONSTK_RSEL529_bit at TLV_DCOIR_CONSTK_RSEL5.B29;
    const register unsigned short int DCOIR_CONSTK_RSEL530 = 30;
    sbit  DCOIR_CONSTK_RSEL530_bit at TLV_DCOIR_CONSTK_RSEL5.B30;
    const register unsigned short int DCOIR_CONSTK_RSEL531 = 31;
    sbit  DCOIR_CONSTK_RSEL531_bit at TLV_DCOIR_CONSTK_RSEL5.B31;

sfr far unsigned long   volatile TLV_DCOER_FCAL_RSEL04 absolute 0x0020106C;
    const register unsigned short int DCOER_FCAL_RSEL040 = 0;
    sbit  DCOER_FCAL_RSEL040_bit at TLV_DCOER_FCAL_RSEL04.B0;
    const register unsigned short int DCOER_FCAL_RSEL041 = 1;
    sbit  DCOER_FCAL_RSEL041_bit at TLV_DCOER_FCAL_RSEL04.B1;
    const register unsigned short int DCOER_FCAL_RSEL042 = 2;
    sbit  DCOER_FCAL_RSEL042_bit at TLV_DCOER_FCAL_RSEL04.B2;
    const register unsigned short int DCOER_FCAL_RSEL043 = 3;
    sbit  DCOER_FCAL_RSEL043_bit at TLV_DCOER_FCAL_RSEL04.B3;
    const register unsigned short int DCOER_FCAL_RSEL044 = 4;
    sbit  DCOER_FCAL_RSEL044_bit at TLV_DCOER_FCAL_RSEL04.B4;
    const register unsigned short int DCOER_FCAL_RSEL045 = 5;
    sbit  DCOER_FCAL_RSEL045_bit at TLV_DCOER_FCAL_RSEL04.B5;
    const register unsigned short int DCOER_FCAL_RSEL046 = 6;
    sbit  DCOER_FCAL_RSEL046_bit at TLV_DCOER_FCAL_RSEL04.B6;
    const register unsigned short int DCOER_FCAL_RSEL047 = 7;
    sbit  DCOER_FCAL_RSEL047_bit at TLV_DCOER_FCAL_RSEL04.B7;
    const register unsigned short int DCOER_FCAL_RSEL048 = 8;
    sbit  DCOER_FCAL_RSEL048_bit at TLV_DCOER_FCAL_RSEL04.B8;
    const register unsigned short int DCOER_FCAL_RSEL049 = 9;
    sbit  DCOER_FCAL_RSEL049_bit at TLV_DCOER_FCAL_RSEL04.B9;
    const register unsigned short int DCOER_FCAL_RSEL0410 = 10;
    sbit  DCOER_FCAL_RSEL0410_bit at TLV_DCOER_FCAL_RSEL04.B10;
    const register unsigned short int DCOER_FCAL_RSEL0411 = 11;
    sbit  DCOER_FCAL_RSEL0411_bit at TLV_DCOER_FCAL_RSEL04.B11;
    const register unsigned short int DCOER_FCAL_RSEL0412 = 12;
    sbit  DCOER_FCAL_RSEL0412_bit at TLV_DCOER_FCAL_RSEL04.B12;
    const register unsigned short int DCOER_FCAL_RSEL0413 = 13;
    sbit  DCOER_FCAL_RSEL0413_bit at TLV_DCOER_FCAL_RSEL04.B13;
    const register unsigned short int DCOER_FCAL_RSEL0414 = 14;
    sbit  DCOER_FCAL_RSEL0414_bit at TLV_DCOER_FCAL_RSEL04.B14;
    const register unsigned short int DCOER_FCAL_RSEL0415 = 15;
    sbit  DCOER_FCAL_RSEL0415_bit at TLV_DCOER_FCAL_RSEL04.B15;
    const register unsigned short int DCOER_FCAL_RSEL0416 = 16;
    sbit  DCOER_FCAL_RSEL0416_bit at TLV_DCOER_FCAL_RSEL04.B16;
    const register unsigned short int DCOER_FCAL_RSEL0417 = 17;
    sbit  DCOER_FCAL_RSEL0417_bit at TLV_DCOER_FCAL_RSEL04.B17;
    const register unsigned short int DCOER_FCAL_RSEL0418 = 18;
    sbit  DCOER_FCAL_RSEL0418_bit at TLV_DCOER_FCAL_RSEL04.B18;
    const register unsigned short int DCOER_FCAL_RSEL0419 = 19;
    sbit  DCOER_FCAL_RSEL0419_bit at TLV_DCOER_FCAL_RSEL04.B19;
    const register unsigned short int DCOER_FCAL_RSEL0420 = 20;
    sbit  DCOER_FCAL_RSEL0420_bit at TLV_DCOER_FCAL_RSEL04.B20;
    const register unsigned short int DCOER_FCAL_RSEL0421 = 21;
    sbit  DCOER_FCAL_RSEL0421_bit at TLV_DCOER_FCAL_RSEL04.B21;
    const register unsigned short int DCOER_FCAL_RSEL0422 = 22;
    sbit  DCOER_FCAL_RSEL0422_bit at TLV_DCOER_FCAL_RSEL04.B22;
    const register unsigned short int DCOER_FCAL_RSEL0423 = 23;
    sbit  DCOER_FCAL_RSEL0423_bit at TLV_DCOER_FCAL_RSEL04.B23;
    const register unsigned short int DCOER_FCAL_RSEL0424 = 24;
    sbit  DCOER_FCAL_RSEL0424_bit at TLV_DCOER_FCAL_RSEL04.B24;
    const register unsigned short int DCOER_FCAL_RSEL0425 = 25;
    sbit  DCOER_FCAL_RSEL0425_bit at TLV_DCOER_FCAL_RSEL04.B25;
    const register unsigned short int DCOER_FCAL_RSEL0426 = 26;
    sbit  DCOER_FCAL_RSEL0426_bit at TLV_DCOER_FCAL_RSEL04.B26;
    const register unsigned short int DCOER_FCAL_RSEL0427 = 27;
    sbit  DCOER_FCAL_RSEL0427_bit at TLV_DCOER_FCAL_RSEL04.B27;
    const register unsigned short int DCOER_FCAL_RSEL0428 = 28;
    sbit  DCOER_FCAL_RSEL0428_bit at TLV_DCOER_FCAL_RSEL04.B28;
    const register unsigned short int DCOER_FCAL_RSEL0429 = 29;
    sbit  DCOER_FCAL_RSEL0429_bit at TLV_DCOER_FCAL_RSEL04.B29;
    const register unsigned short int DCOER_FCAL_RSEL0430 = 30;
    sbit  DCOER_FCAL_RSEL0430_bit at TLV_DCOER_FCAL_RSEL04.B30;
    const register unsigned short int DCOER_FCAL_RSEL0431 = 31;
    sbit  DCOER_FCAL_RSEL0431_bit at TLV_DCOER_FCAL_RSEL04.B31;

sfr far unsigned long   volatile TLV_DCOER_FCAL_RSEL5 absolute 0x00201070;
    const register unsigned short int DCOER_FCAL_RSEL50 = 0;
    sbit  DCOER_FCAL_RSEL50_bit at TLV_DCOER_FCAL_RSEL5.B0;
    const register unsigned short int DCOER_FCAL_RSEL51 = 1;
    sbit  DCOER_FCAL_RSEL51_bit at TLV_DCOER_FCAL_RSEL5.B1;
    const register unsigned short int DCOER_FCAL_RSEL52 = 2;
    sbit  DCOER_FCAL_RSEL52_bit at TLV_DCOER_FCAL_RSEL5.B2;
    const register unsigned short int DCOER_FCAL_RSEL53 = 3;
    sbit  DCOER_FCAL_RSEL53_bit at TLV_DCOER_FCAL_RSEL5.B3;
    const register unsigned short int DCOER_FCAL_RSEL54 = 4;
    sbit  DCOER_FCAL_RSEL54_bit at TLV_DCOER_FCAL_RSEL5.B4;
    const register unsigned short int DCOER_FCAL_RSEL55 = 5;
    sbit  DCOER_FCAL_RSEL55_bit at TLV_DCOER_FCAL_RSEL5.B5;
    const register unsigned short int DCOER_FCAL_RSEL56 = 6;
    sbit  DCOER_FCAL_RSEL56_bit at TLV_DCOER_FCAL_RSEL5.B6;
    const register unsigned short int DCOER_FCAL_RSEL57 = 7;
    sbit  DCOER_FCAL_RSEL57_bit at TLV_DCOER_FCAL_RSEL5.B7;
    const register unsigned short int DCOER_FCAL_RSEL58 = 8;
    sbit  DCOER_FCAL_RSEL58_bit at TLV_DCOER_FCAL_RSEL5.B8;
    const register unsigned short int DCOER_FCAL_RSEL59 = 9;
    sbit  DCOER_FCAL_RSEL59_bit at TLV_DCOER_FCAL_RSEL5.B9;
    const register unsigned short int DCOER_FCAL_RSEL510 = 10;
    sbit  DCOER_FCAL_RSEL510_bit at TLV_DCOER_FCAL_RSEL5.B10;
    const register unsigned short int DCOER_FCAL_RSEL511 = 11;
    sbit  DCOER_FCAL_RSEL511_bit at TLV_DCOER_FCAL_RSEL5.B11;
    const register unsigned short int DCOER_FCAL_RSEL512 = 12;
    sbit  DCOER_FCAL_RSEL512_bit at TLV_DCOER_FCAL_RSEL5.B12;
    const register unsigned short int DCOER_FCAL_RSEL513 = 13;
    sbit  DCOER_FCAL_RSEL513_bit at TLV_DCOER_FCAL_RSEL5.B13;
    const register unsigned short int DCOER_FCAL_RSEL514 = 14;
    sbit  DCOER_FCAL_RSEL514_bit at TLV_DCOER_FCAL_RSEL5.B14;
    const register unsigned short int DCOER_FCAL_RSEL515 = 15;
    sbit  DCOER_FCAL_RSEL515_bit at TLV_DCOER_FCAL_RSEL5.B15;
    const register unsigned short int DCOER_FCAL_RSEL516 = 16;
    sbit  DCOER_FCAL_RSEL516_bit at TLV_DCOER_FCAL_RSEL5.B16;
    const register unsigned short int DCOER_FCAL_RSEL517 = 17;
    sbit  DCOER_FCAL_RSEL517_bit at TLV_DCOER_FCAL_RSEL5.B17;
    const register unsigned short int DCOER_FCAL_RSEL518 = 18;
    sbit  DCOER_FCAL_RSEL518_bit at TLV_DCOER_FCAL_RSEL5.B18;
    const register unsigned short int DCOER_FCAL_RSEL519 = 19;
    sbit  DCOER_FCAL_RSEL519_bit at TLV_DCOER_FCAL_RSEL5.B19;
    const register unsigned short int DCOER_FCAL_RSEL520 = 20;
    sbit  DCOER_FCAL_RSEL520_bit at TLV_DCOER_FCAL_RSEL5.B20;
    const register unsigned short int DCOER_FCAL_RSEL521 = 21;
    sbit  DCOER_FCAL_RSEL521_bit at TLV_DCOER_FCAL_RSEL5.B21;
    const register unsigned short int DCOER_FCAL_RSEL522 = 22;
    sbit  DCOER_FCAL_RSEL522_bit at TLV_DCOER_FCAL_RSEL5.B22;
    const register unsigned short int DCOER_FCAL_RSEL523 = 23;
    sbit  DCOER_FCAL_RSEL523_bit at TLV_DCOER_FCAL_RSEL5.B23;
    const register unsigned short int DCOER_FCAL_RSEL524 = 24;
    sbit  DCOER_FCAL_RSEL524_bit at TLV_DCOER_FCAL_RSEL5.B24;
    const register unsigned short int DCOER_FCAL_RSEL525 = 25;
    sbit  DCOER_FCAL_RSEL525_bit at TLV_DCOER_FCAL_RSEL5.B25;
    const register unsigned short int DCOER_FCAL_RSEL526 = 26;
    sbit  DCOER_FCAL_RSEL526_bit at TLV_DCOER_FCAL_RSEL5.B26;
    const register unsigned short int DCOER_FCAL_RSEL527 = 27;
    sbit  DCOER_FCAL_RSEL527_bit at TLV_DCOER_FCAL_RSEL5.B27;
    const register unsigned short int DCOER_FCAL_RSEL528 = 28;
    sbit  DCOER_FCAL_RSEL528_bit at TLV_DCOER_FCAL_RSEL5.B28;
    const register unsigned short int DCOER_FCAL_RSEL529 = 29;
    sbit  DCOER_FCAL_RSEL529_bit at TLV_DCOER_FCAL_RSEL5.B29;
    const register unsigned short int DCOER_FCAL_RSEL530 = 30;
    sbit  DCOER_FCAL_RSEL530_bit at TLV_DCOER_FCAL_RSEL5.B30;
    const register unsigned short int DCOER_FCAL_RSEL531 = 31;
    sbit  DCOER_FCAL_RSEL531_bit at TLV_DCOER_FCAL_RSEL5.B31;

sfr far unsigned long   volatile TLV_DCOER_CONSTK_RSEL04 absolute 0x00201084;
    const register unsigned short int DCOER_CONSTK_RSEL040 = 0;
    sbit  DCOER_CONSTK_RSEL040_bit at TLV_DCOER_CONSTK_RSEL04.B0;
    const register unsigned short int DCOER_CONSTK_RSEL041 = 1;
    sbit  DCOER_CONSTK_RSEL041_bit at TLV_DCOER_CONSTK_RSEL04.B1;
    const register unsigned short int DCOER_CONSTK_RSEL042 = 2;
    sbit  DCOER_CONSTK_RSEL042_bit at TLV_DCOER_CONSTK_RSEL04.B2;
    const register unsigned short int DCOER_CONSTK_RSEL043 = 3;
    sbit  DCOER_CONSTK_RSEL043_bit at TLV_DCOER_CONSTK_RSEL04.B3;
    const register unsigned short int DCOER_CONSTK_RSEL044 = 4;
    sbit  DCOER_CONSTK_RSEL044_bit at TLV_DCOER_CONSTK_RSEL04.B4;
    const register unsigned short int DCOER_CONSTK_RSEL045 = 5;
    sbit  DCOER_CONSTK_RSEL045_bit at TLV_DCOER_CONSTK_RSEL04.B5;
    const register unsigned short int DCOER_CONSTK_RSEL046 = 6;
    sbit  DCOER_CONSTK_RSEL046_bit at TLV_DCOER_CONSTK_RSEL04.B6;
    const register unsigned short int DCOER_CONSTK_RSEL047 = 7;
    sbit  DCOER_CONSTK_RSEL047_bit at TLV_DCOER_CONSTK_RSEL04.B7;
    const register unsigned short int DCOER_CONSTK_RSEL048 = 8;
    sbit  DCOER_CONSTK_RSEL048_bit at TLV_DCOER_CONSTK_RSEL04.B8;
    const register unsigned short int DCOER_CONSTK_RSEL049 = 9;
    sbit  DCOER_CONSTK_RSEL049_bit at TLV_DCOER_CONSTK_RSEL04.B9;
    const register unsigned short int DCOER_CONSTK_RSEL0410 = 10;
    sbit  DCOER_CONSTK_RSEL0410_bit at TLV_DCOER_CONSTK_RSEL04.B10;
    const register unsigned short int DCOER_CONSTK_RSEL0411 = 11;
    sbit  DCOER_CONSTK_RSEL0411_bit at TLV_DCOER_CONSTK_RSEL04.B11;
    const register unsigned short int DCOER_CONSTK_RSEL0412 = 12;
    sbit  DCOER_CONSTK_RSEL0412_bit at TLV_DCOER_CONSTK_RSEL04.B12;
    const register unsigned short int DCOER_CONSTK_RSEL0413 = 13;
    sbit  DCOER_CONSTK_RSEL0413_bit at TLV_DCOER_CONSTK_RSEL04.B13;
    const register unsigned short int DCOER_CONSTK_RSEL0414 = 14;
    sbit  DCOER_CONSTK_RSEL0414_bit at TLV_DCOER_CONSTK_RSEL04.B14;
    const register unsigned short int DCOER_CONSTK_RSEL0415 = 15;
    sbit  DCOER_CONSTK_RSEL0415_bit at TLV_DCOER_CONSTK_RSEL04.B15;
    const register unsigned short int DCOER_CONSTK_RSEL0416 = 16;
    sbit  DCOER_CONSTK_RSEL0416_bit at TLV_DCOER_CONSTK_RSEL04.B16;
    const register unsigned short int DCOER_CONSTK_RSEL0417 = 17;
    sbit  DCOER_CONSTK_RSEL0417_bit at TLV_DCOER_CONSTK_RSEL04.B17;
    const register unsigned short int DCOER_CONSTK_RSEL0418 = 18;
    sbit  DCOER_CONSTK_RSEL0418_bit at TLV_DCOER_CONSTK_RSEL04.B18;
    const register unsigned short int DCOER_CONSTK_RSEL0419 = 19;
    sbit  DCOER_CONSTK_RSEL0419_bit at TLV_DCOER_CONSTK_RSEL04.B19;
    const register unsigned short int DCOER_CONSTK_RSEL0420 = 20;
    sbit  DCOER_CONSTK_RSEL0420_bit at TLV_DCOER_CONSTK_RSEL04.B20;
    const register unsigned short int DCOER_CONSTK_RSEL0421 = 21;
    sbit  DCOER_CONSTK_RSEL0421_bit at TLV_DCOER_CONSTK_RSEL04.B21;
    const register unsigned short int DCOER_CONSTK_RSEL0422 = 22;
    sbit  DCOER_CONSTK_RSEL0422_bit at TLV_DCOER_CONSTK_RSEL04.B22;
    const register unsigned short int DCOER_CONSTK_RSEL0423 = 23;
    sbit  DCOER_CONSTK_RSEL0423_bit at TLV_DCOER_CONSTK_RSEL04.B23;
    const register unsigned short int DCOER_CONSTK_RSEL0424 = 24;
    sbit  DCOER_CONSTK_RSEL0424_bit at TLV_DCOER_CONSTK_RSEL04.B24;
    const register unsigned short int DCOER_CONSTK_RSEL0425 = 25;
    sbit  DCOER_CONSTK_RSEL0425_bit at TLV_DCOER_CONSTK_RSEL04.B25;
    const register unsigned short int DCOER_CONSTK_RSEL0426 = 26;
    sbit  DCOER_CONSTK_RSEL0426_bit at TLV_DCOER_CONSTK_RSEL04.B26;
    const register unsigned short int DCOER_CONSTK_RSEL0427 = 27;
    sbit  DCOER_CONSTK_RSEL0427_bit at TLV_DCOER_CONSTK_RSEL04.B27;
    const register unsigned short int DCOER_CONSTK_RSEL0428 = 28;
    sbit  DCOER_CONSTK_RSEL0428_bit at TLV_DCOER_CONSTK_RSEL04.B28;
    const register unsigned short int DCOER_CONSTK_RSEL0429 = 29;
    sbit  DCOER_CONSTK_RSEL0429_bit at TLV_DCOER_CONSTK_RSEL04.B29;
    const register unsigned short int DCOER_CONSTK_RSEL0430 = 30;
    sbit  DCOER_CONSTK_RSEL0430_bit at TLV_DCOER_CONSTK_RSEL04.B30;
    const register unsigned short int DCOER_CONSTK_RSEL0431 = 31;
    sbit  DCOER_CONSTK_RSEL0431_bit at TLV_DCOER_CONSTK_RSEL04.B31;

sfr far unsigned long   volatile TLV_DCOER_CONSTK_RSEL5 absolute 0x00201088;
    const register unsigned short int DCOER_CONSTK_RSEL50 = 0;
    sbit  DCOER_CONSTK_RSEL50_bit at TLV_DCOER_CONSTK_RSEL5.B0;
    const register unsigned short int DCOER_CONSTK_RSEL51 = 1;
    sbit  DCOER_CONSTK_RSEL51_bit at TLV_DCOER_CONSTK_RSEL5.B1;
    const register unsigned short int DCOER_CONSTK_RSEL52 = 2;
    sbit  DCOER_CONSTK_RSEL52_bit at TLV_DCOER_CONSTK_RSEL5.B2;
    const register unsigned short int DCOER_CONSTK_RSEL53 = 3;
    sbit  DCOER_CONSTK_RSEL53_bit at TLV_DCOER_CONSTK_RSEL5.B3;
    const register unsigned short int DCOER_CONSTK_RSEL54 = 4;
    sbit  DCOER_CONSTK_RSEL54_bit at TLV_DCOER_CONSTK_RSEL5.B4;
    const register unsigned short int DCOER_CONSTK_RSEL55 = 5;
    sbit  DCOER_CONSTK_RSEL55_bit at TLV_DCOER_CONSTK_RSEL5.B5;
    const register unsigned short int DCOER_CONSTK_RSEL56 = 6;
    sbit  DCOER_CONSTK_RSEL56_bit at TLV_DCOER_CONSTK_RSEL5.B6;
    const register unsigned short int DCOER_CONSTK_RSEL57 = 7;
    sbit  DCOER_CONSTK_RSEL57_bit at TLV_DCOER_CONSTK_RSEL5.B7;
    const register unsigned short int DCOER_CONSTK_RSEL58 = 8;
    sbit  DCOER_CONSTK_RSEL58_bit at TLV_DCOER_CONSTK_RSEL5.B8;
    const register unsigned short int DCOER_CONSTK_RSEL59 = 9;
    sbit  DCOER_CONSTK_RSEL59_bit at TLV_DCOER_CONSTK_RSEL5.B9;
    const register unsigned short int DCOER_CONSTK_RSEL510 = 10;
    sbit  DCOER_CONSTK_RSEL510_bit at TLV_DCOER_CONSTK_RSEL5.B10;
    const register unsigned short int DCOER_CONSTK_RSEL511 = 11;
    sbit  DCOER_CONSTK_RSEL511_bit at TLV_DCOER_CONSTK_RSEL5.B11;
    const register unsigned short int DCOER_CONSTK_RSEL512 = 12;
    sbit  DCOER_CONSTK_RSEL512_bit at TLV_DCOER_CONSTK_RSEL5.B12;
    const register unsigned short int DCOER_CONSTK_RSEL513 = 13;
    sbit  DCOER_CONSTK_RSEL513_bit at TLV_DCOER_CONSTK_RSEL5.B13;
    const register unsigned short int DCOER_CONSTK_RSEL514 = 14;
    sbit  DCOER_CONSTK_RSEL514_bit at TLV_DCOER_CONSTK_RSEL5.B14;
    const register unsigned short int DCOER_CONSTK_RSEL515 = 15;
    sbit  DCOER_CONSTK_RSEL515_bit at TLV_DCOER_CONSTK_RSEL5.B15;
    const register unsigned short int DCOER_CONSTK_RSEL516 = 16;
    sbit  DCOER_CONSTK_RSEL516_bit at TLV_DCOER_CONSTK_RSEL5.B16;
    const register unsigned short int DCOER_CONSTK_RSEL517 = 17;
    sbit  DCOER_CONSTK_RSEL517_bit at TLV_DCOER_CONSTK_RSEL5.B17;
    const register unsigned short int DCOER_CONSTK_RSEL518 = 18;
    sbit  DCOER_CONSTK_RSEL518_bit at TLV_DCOER_CONSTK_RSEL5.B18;
    const register unsigned short int DCOER_CONSTK_RSEL519 = 19;
    sbit  DCOER_CONSTK_RSEL519_bit at TLV_DCOER_CONSTK_RSEL5.B19;
    const register unsigned short int DCOER_CONSTK_RSEL520 = 20;
    sbit  DCOER_CONSTK_RSEL520_bit at TLV_DCOER_CONSTK_RSEL5.B20;
    const register unsigned short int DCOER_CONSTK_RSEL521 = 21;
    sbit  DCOER_CONSTK_RSEL521_bit at TLV_DCOER_CONSTK_RSEL5.B21;
    const register unsigned short int DCOER_CONSTK_RSEL522 = 22;
    sbit  DCOER_CONSTK_RSEL522_bit at TLV_DCOER_CONSTK_RSEL5.B22;
    const register unsigned short int DCOER_CONSTK_RSEL523 = 23;
    sbit  DCOER_CONSTK_RSEL523_bit at TLV_DCOER_CONSTK_RSEL5.B23;
    const register unsigned short int DCOER_CONSTK_RSEL524 = 24;
    sbit  DCOER_CONSTK_RSEL524_bit at TLV_DCOER_CONSTK_RSEL5.B24;
    const register unsigned short int DCOER_CONSTK_RSEL525 = 25;
    sbit  DCOER_CONSTK_RSEL525_bit at TLV_DCOER_CONSTK_RSEL5.B25;
    const register unsigned short int DCOER_CONSTK_RSEL526 = 26;
    sbit  DCOER_CONSTK_RSEL526_bit at TLV_DCOER_CONSTK_RSEL5.B26;
    const register unsigned short int DCOER_CONSTK_RSEL527 = 27;
    sbit  DCOER_CONSTK_RSEL527_bit at TLV_DCOER_CONSTK_RSEL5.B27;
    const register unsigned short int DCOER_CONSTK_RSEL528 = 28;
    sbit  DCOER_CONSTK_RSEL528_bit at TLV_DCOER_CONSTK_RSEL5.B28;
    const register unsigned short int DCOER_CONSTK_RSEL529 = 29;
    sbit  DCOER_CONSTK_RSEL529_bit at TLV_DCOER_CONSTK_RSEL5.B29;
    const register unsigned short int DCOER_CONSTK_RSEL530 = 30;
    sbit  DCOER_CONSTK_RSEL530_bit at TLV_DCOER_CONSTK_RSEL5.B30;
    const register unsigned short int DCOER_CONSTK_RSEL531 = 31;
    sbit  DCOER_CONSTK_RSEL531_bit at TLV_DCOER_CONSTK_RSEL5.B31;

sfr far unsigned long   volatile TLV_ADC14_CAL_TAG    absolute 0x0020108C;
    const register unsigned short int ADC14_CAL_TAG0 = 0;
    sbit  ADC14_CAL_TAG0_bit at TLV_ADC14_CAL_TAG.B0;
    const register unsigned short int ADC14_CAL_TAG1 = 1;
    sbit  ADC14_CAL_TAG1_bit at TLV_ADC14_CAL_TAG.B1;
    const register unsigned short int ADC14_CAL_TAG2 = 2;
    sbit  ADC14_CAL_TAG2_bit at TLV_ADC14_CAL_TAG.B2;
    const register unsigned short int ADC14_CAL_TAG3 = 3;
    sbit  ADC14_CAL_TAG3_bit at TLV_ADC14_CAL_TAG.B3;
    const register unsigned short int ADC14_CAL_TAG4 = 4;
    sbit  ADC14_CAL_TAG4_bit at TLV_ADC14_CAL_TAG.B4;
    const register unsigned short int ADC14_CAL_TAG5 = 5;
    sbit  ADC14_CAL_TAG5_bit at TLV_ADC14_CAL_TAG.B5;
    const register unsigned short int ADC14_CAL_TAG6 = 6;
    sbit  ADC14_CAL_TAG6_bit at TLV_ADC14_CAL_TAG.B6;
    const register unsigned short int ADC14_CAL_TAG7 = 7;
    sbit  ADC14_CAL_TAG7_bit at TLV_ADC14_CAL_TAG.B7;
    const register unsigned short int ADC14_CAL_TAG8 = 8;
    sbit  ADC14_CAL_TAG8_bit at TLV_ADC14_CAL_TAG.B8;
    const register unsigned short int ADC14_CAL_TAG9 = 9;
    sbit  ADC14_CAL_TAG9_bit at TLV_ADC14_CAL_TAG.B9;
    const register unsigned short int ADC14_CAL_TAG10 = 10;
    sbit  ADC14_CAL_TAG10_bit at TLV_ADC14_CAL_TAG.B10;
    const register unsigned short int ADC14_CAL_TAG11 = 11;
    sbit  ADC14_CAL_TAG11_bit at TLV_ADC14_CAL_TAG.B11;
    const register unsigned short int ADC14_CAL_TAG12 = 12;
    sbit  ADC14_CAL_TAG12_bit at TLV_ADC14_CAL_TAG.B12;
    const register unsigned short int ADC14_CAL_TAG13 = 13;
    sbit  ADC14_CAL_TAG13_bit at TLV_ADC14_CAL_TAG.B13;
    const register unsigned short int ADC14_CAL_TAG14 = 14;
    sbit  ADC14_CAL_TAG14_bit at TLV_ADC14_CAL_TAG.B14;
    const register unsigned short int ADC14_CAL_TAG15 = 15;
    sbit  ADC14_CAL_TAG15_bit at TLV_ADC14_CAL_TAG.B15;
    const register unsigned short int ADC14_CAL_TAG16 = 16;
    sbit  ADC14_CAL_TAG16_bit at TLV_ADC14_CAL_TAG.B16;
    const register unsigned short int ADC14_CAL_TAG17 = 17;
    sbit  ADC14_CAL_TAG17_bit at TLV_ADC14_CAL_TAG.B17;
    const register unsigned short int ADC14_CAL_TAG18 = 18;
    sbit  ADC14_CAL_TAG18_bit at TLV_ADC14_CAL_TAG.B18;
    const register unsigned short int ADC14_CAL_TAG19 = 19;
    sbit  ADC14_CAL_TAG19_bit at TLV_ADC14_CAL_TAG.B19;
    const register unsigned short int ADC14_CAL_TAG20 = 20;
    sbit  ADC14_CAL_TAG20_bit at TLV_ADC14_CAL_TAG.B20;
    const register unsigned short int ADC14_CAL_TAG21 = 21;
    sbit  ADC14_CAL_TAG21_bit at TLV_ADC14_CAL_TAG.B21;
    const register unsigned short int ADC14_CAL_TAG22 = 22;
    sbit  ADC14_CAL_TAG22_bit at TLV_ADC14_CAL_TAG.B22;
    const register unsigned short int ADC14_CAL_TAG23 = 23;
    sbit  ADC14_CAL_TAG23_bit at TLV_ADC14_CAL_TAG.B23;
    const register unsigned short int ADC14_CAL_TAG24 = 24;
    sbit  ADC14_CAL_TAG24_bit at TLV_ADC14_CAL_TAG.B24;
    const register unsigned short int ADC14_CAL_TAG25 = 25;
    sbit  ADC14_CAL_TAG25_bit at TLV_ADC14_CAL_TAG.B25;
    const register unsigned short int ADC14_CAL_TAG26 = 26;
    sbit  ADC14_CAL_TAG26_bit at TLV_ADC14_CAL_TAG.B26;
    const register unsigned short int ADC14_CAL_TAG27 = 27;
    sbit  ADC14_CAL_TAG27_bit at TLV_ADC14_CAL_TAG.B27;
    const register unsigned short int ADC14_CAL_TAG28 = 28;
    sbit  ADC14_CAL_TAG28_bit at TLV_ADC14_CAL_TAG.B28;
    const register unsigned short int ADC14_CAL_TAG29 = 29;
    sbit  ADC14_CAL_TAG29_bit at TLV_ADC14_CAL_TAG.B29;
    const register unsigned short int ADC14_CAL_TAG30 = 30;
    sbit  ADC14_CAL_TAG30_bit at TLV_ADC14_CAL_TAG.B30;
    const register unsigned short int ADC14_CAL_TAG31 = 31;
    sbit  ADC14_CAL_TAG31_bit at TLV_ADC14_CAL_TAG.B31;

sfr far unsigned long   volatile TLV_ADC14_CAL_LEN    absolute 0x00201090;
    const register unsigned short int ADC14_CAL_LEN0 = 0;
    sbit  ADC14_CAL_LEN0_bit at TLV_ADC14_CAL_LEN.B0;
    const register unsigned short int ADC14_CAL_LEN1 = 1;
    sbit  ADC14_CAL_LEN1_bit at TLV_ADC14_CAL_LEN.B1;
    const register unsigned short int ADC14_CAL_LEN2 = 2;
    sbit  ADC14_CAL_LEN2_bit at TLV_ADC14_CAL_LEN.B2;
    const register unsigned short int ADC14_CAL_LEN3 = 3;
    sbit  ADC14_CAL_LEN3_bit at TLV_ADC14_CAL_LEN.B3;
    const register unsigned short int ADC14_CAL_LEN4 = 4;
    sbit  ADC14_CAL_LEN4_bit at TLV_ADC14_CAL_LEN.B4;
    const register unsigned short int ADC14_CAL_LEN5 = 5;
    sbit  ADC14_CAL_LEN5_bit at TLV_ADC14_CAL_LEN.B5;
    const register unsigned short int ADC14_CAL_LEN6 = 6;
    sbit  ADC14_CAL_LEN6_bit at TLV_ADC14_CAL_LEN.B6;
    const register unsigned short int ADC14_CAL_LEN7 = 7;
    sbit  ADC14_CAL_LEN7_bit at TLV_ADC14_CAL_LEN.B7;
    const register unsigned short int ADC14_CAL_LEN8 = 8;
    sbit  ADC14_CAL_LEN8_bit at TLV_ADC14_CAL_LEN.B8;
    const register unsigned short int ADC14_CAL_LEN9 = 9;
    sbit  ADC14_CAL_LEN9_bit at TLV_ADC14_CAL_LEN.B9;
    const register unsigned short int ADC14_CAL_LEN10 = 10;
    sbit  ADC14_CAL_LEN10_bit at TLV_ADC14_CAL_LEN.B10;
    const register unsigned short int ADC14_CAL_LEN11 = 11;
    sbit  ADC14_CAL_LEN11_bit at TLV_ADC14_CAL_LEN.B11;
    const register unsigned short int ADC14_CAL_LEN12 = 12;
    sbit  ADC14_CAL_LEN12_bit at TLV_ADC14_CAL_LEN.B12;
    const register unsigned short int ADC14_CAL_LEN13 = 13;
    sbit  ADC14_CAL_LEN13_bit at TLV_ADC14_CAL_LEN.B13;
    const register unsigned short int ADC14_CAL_LEN14 = 14;
    sbit  ADC14_CAL_LEN14_bit at TLV_ADC14_CAL_LEN.B14;
    const register unsigned short int ADC14_CAL_LEN15 = 15;
    sbit  ADC14_CAL_LEN15_bit at TLV_ADC14_CAL_LEN.B15;
    const register unsigned short int ADC14_CAL_LEN16 = 16;
    sbit  ADC14_CAL_LEN16_bit at TLV_ADC14_CAL_LEN.B16;
    const register unsigned short int ADC14_CAL_LEN17 = 17;
    sbit  ADC14_CAL_LEN17_bit at TLV_ADC14_CAL_LEN.B17;
    const register unsigned short int ADC14_CAL_LEN18 = 18;
    sbit  ADC14_CAL_LEN18_bit at TLV_ADC14_CAL_LEN.B18;
    const register unsigned short int ADC14_CAL_LEN19 = 19;
    sbit  ADC14_CAL_LEN19_bit at TLV_ADC14_CAL_LEN.B19;
    const register unsigned short int ADC14_CAL_LEN20 = 20;
    sbit  ADC14_CAL_LEN20_bit at TLV_ADC14_CAL_LEN.B20;
    const register unsigned short int ADC14_CAL_LEN21 = 21;
    sbit  ADC14_CAL_LEN21_bit at TLV_ADC14_CAL_LEN.B21;
    const register unsigned short int ADC14_CAL_LEN22 = 22;
    sbit  ADC14_CAL_LEN22_bit at TLV_ADC14_CAL_LEN.B22;
    const register unsigned short int ADC14_CAL_LEN23 = 23;
    sbit  ADC14_CAL_LEN23_bit at TLV_ADC14_CAL_LEN.B23;
    const register unsigned short int ADC14_CAL_LEN24 = 24;
    sbit  ADC14_CAL_LEN24_bit at TLV_ADC14_CAL_LEN.B24;
    const register unsigned short int ADC14_CAL_LEN25 = 25;
    sbit  ADC14_CAL_LEN25_bit at TLV_ADC14_CAL_LEN.B25;
    const register unsigned short int ADC14_CAL_LEN26 = 26;
    sbit  ADC14_CAL_LEN26_bit at TLV_ADC14_CAL_LEN.B26;
    const register unsigned short int ADC14_CAL_LEN27 = 27;
    sbit  ADC14_CAL_LEN27_bit at TLV_ADC14_CAL_LEN.B27;
    const register unsigned short int ADC14_CAL_LEN28 = 28;
    sbit  ADC14_CAL_LEN28_bit at TLV_ADC14_CAL_LEN.B28;
    const register unsigned short int ADC14_CAL_LEN29 = 29;
    sbit  ADC14_CAL_LEN29_bit at TLV_ADC14_CAL_LEN.B29;
    const register unsigned short int ADC14_CAL_LEN30 = 30;
    sbit  ADC14_CAL_LEN30_bit at TLV_ADC14_CAL_LEN.B30;
    const register unsigned short int ADC14_CAL_LEN31 = 31;
    sbit  ADC14_CAL_LEN31_bit at TLV_ADC14_CAL_LEN.B31;

sfr far unsigned long   volatile TLV_ADC_GAIN_FACTOR  absolute 0x00201094;
    const register unsigned short int ADC_GAIN_FACTOR0 = 0;
    sbit  ADC_GAIN_FACTOR0_bit at TLV_ADC_GAIN_FACTOR.B0;
    const register unsigned short int ADC_GAIN_FACTOR1 = 1;
    sbit  ADC_GAIN_FACTOR1_bit at TLV_ADC_GAIN_FACTOR.B1;
    const register unsigned short int ADC_GAIN_FACTOR2 = 2;
    sbit  ADC_GAIN_FACTOR2_bit at TLV_ADC_GAIN_FACTOR.B2;
    const register unsigned short int ADC_GAIN_FACTOR3 = 3;
    sbit  ADC_GAIN_FACTOR3_bit at TLV_ADC_GAIN_FACTOR.B3;
    const register unsigned short int ADC_GAIN_FACTOR4 = 4;
    sbit  ADC_GAIN_FACTOR4_bit at TLV_ADC_GAIN_FACTOR.B4;
    const register unsigned short int ADC_GAIN_FACTOR5 = 5;
    sbit  ADC_GAIN_FACTOR5_bit at TLV_ADC_GAIN_FACTOR.B5;
    const register unsigned short int ADC_GAIN_FACTOR6 = 6;
    sbit  ADC_GAIN_FACTOR6_bit at TLV_ADC_GAIN_FACTOR.B6;
    const register unsigned short int ADC_GAIN_FACTOR7 = 7;
    sbit  ADC_GAIN_FACTOR7_bit at TLV_ADC_GAIN_FACTOR.B7;
    const register unsigned short int ADC_GAIN_FACTOR8 = 8;
    sbit  ADC_GAIN_FACTOR8_bit at TLV_ADC_GAIN_FACTOR.B8;
    const register unsigned short int ADC_GAIN_FACTOR9 = 9;
    sbit  ADC_GAIN_FACTOR9_bit at TLV_ADC_GAIN_FACTOR.B9;
    const register unsigned short int ADC_GAIN_FACTOR10 = 10;
    sbit  ADC_GAIN_FACTOR10_bit at TLV_ADC_GAIN_FACTOR.B10;
    const register unsigned short int ADC_GAIN_FACTOR11 = 11;
    sbit  ADC_GAIN_FACTOR11_bit at TLV_ADC_GAIN_FACTOR.B11;
    const register unsigned short int ADC_GAIN_FACTOR12 = 12;
    sbit  ADC_GAIN_FACTOR12_bit at TLV_ADC_GAIN_FACTOR.B12;
    const register unsigned short int ADC_GAIN_FACTOR13 = 13;
    sbit  ADC_GAIN_FACTOR13_bit at TLV_ADC_GAIN_FACTOR.B13;
    const register unsigned short int ADC_GAIN_FACTOR14 = 14;
    sbit  ADC_GAIN_FACTOR14_bit at TLV_ADC_GAIN_FACTOR.B14;
    const register unsigned short int ADC_GAIN_FACTOR15 = 15;
    sbit  ADC_GAIN_FACTOR15_bit at TLV_ADC_GAIN_FACTOR.B15;
    const register unsigned short int ADC_GAIN_FACTOR16 = 16;
    sbit  ADC_GAIN_FACTOR16_bit at TLV_ADC_GAIN_FACTOR.B16;
    const register unsigned short int ADC_GAIN_FACTOR17 = 17;
    sbit  ADC_GAIN_FACTOR17_bit at TLV_ADC_GAIN_FACTOR.B17;
    const register unsigned short int ADC_GAIN_FACTOR18 = 18;
    sbit  ADC_GAIN_FACTOR18_bit at TLV_ADC_GAIN_FACTOR.B18;
    const register unsigned short int ADC_GAIN_FACTOR19 = 19;
    sbit  ADC_GAIN_FACTOR19_bit at TLV_ADC_GAIN_FACTOR.B19;
    const register unsigned short int ADC_GAIN_FACTOR20 = 20;
    sbit  ADC_GAIN_FACTOR20_bit at TLV_ADC_GAIN_FACTOR.B20;
    const register unsigned short int ADC_GAIN_FACTOR21 = 21;
    sbit  ADC_GAIN_FACTOR21_bit at TLV_ADC_GAIN_FACTOR.B21;
    const register unsigned short int ADC_GAIN_FACTOR22 = 22;
    sbit  ADC_GAIN_FACTOR22_bit at TLV_ADC_GAIN_FACTOR.B22;
    const register unsigned short int ADC_GAIN_FACTOR23 = 23;
    sbit  ADC_GAIN_FACTOR23_bit at TLV_ADC_GAIN_FACTOR.B23;
    const register unsigned short int ADC_GAIN_FACTOR24 = 24;
    sbit  ADC_GAIN_FACTOR24_bit at TLV_ADC_GAIN_FACTOR.B24;
    const register unsigned short int ADC_GAIN_FACTOR25 = 25;
    sbit  ADC_GAIN_FACTOR25_bit at TLV_ADC_GAIN_FACTOR.B25;
    const register unsigned short int ADC_GAIN_FACTOR26 = 26;
    sbit  ADC_GAIN_FACTOR26_bit at TLV_ADC_GAIN_FACTOR.B26;
    const register unsigned short int ADC_GAIN_FACTOR27 = 27;
    sbit  ADC_GAIN_FACTOR27_bit at TLV_ADC_GAIN_FACTOR.B27;
    const register unsigned short int ADC_GAIN_FACTOR28 = 28;
    sbit  ADC_GAIN_FACTOR28_bit at TLV_ADC_GAIN_FACTOR.B28;
    const register unsigned short int ADC_GAIN_FACTOR29 = 29;
    sbit  ADC_GAIN_FACTOR29_bit at TLV_ADC_GAIN_FACTOR.B29;
    const register unsigned short int ADC_GAIN_FACTOR30 = 30;
    sbit  ADC_GAIN_FACTOR30_bit at TLV_ADC_GAIN_FACTOR.B30;
    const register unsigned short int ADC_GAIN_FACTOR31 = 31;
    sbit  ADC_GAIN_FACTOR31_bit at TLV_ADC_GAIN_FACTOR.B31;

sfr far unsigned long   volatile TLV_ADC_OFFSET       absolute 0x00201098;
    const register unsigned short int ADC_OFFSET0 = 0;
    sbit  ADC_OFFSET0_bit at TLV_ADC_OFFSET.B0;
    const register unsigned short int ADC_OFFSET1 = 1;
    sbit  ADC_OFFSET1_bit at TLV_ADC_OFFSET.B1;
    const register unsigned short int ADC_OFFSET2 = 2;
    sbit  ADC_OFFSET2_bit at TLV_ADC_OFFSET.B2;
    const register unsigned short int ADC_OFFSET3 = 3;
    sbit  ADC_OFFSET3_bit at TLV_ADC_OFFSET.B3;
    const register unsigned short int ADC_OFFSET4 = 4;
    sbit  ADC_OFFSET4_bit at TLV_ADC_OFFSET.B4;
    const register unsigned short int ADC_OFFSET5 = 5;
    sbit  ADC_OFFSET5_bit at TLV_ADC_OFFSET.B5;
    const register unsigned short int ADC_OFFSET6 = 6;
    sbit  ADC_OFFSET6_bit at TLV_ADC_OFFSET.B6;
    const register unsigned short int ADC_OFFSET7 = 7;
    sbit  ADC_OFFSET7_bit at TLV_ADC_OFFSET.B7;
    const register unsigned short int ADC_OFFSET8 = 8;
    sbit  ADC_OFFSET8_bit at TLV_ADC_OFFSET.B8;
    const register unsigned short int ADC_OFFSET9 = 9;
    sbit  ADC_OFFSET9_bit at TLV_ADC_OFFSET.B9;
    const register unsigned short int ADC_OFFSET10 = 10;
    sbit  ADC_OFFSET10_bit at TLV_ADC_OFFSET.B10;
    const register unsigned short int ADC_OFFSET11 = 11;
    sbit  ADC_OFFSET11_bit at TLV_ADC_OFFSET.B11;
    const register unsigned short int ADC_OFFSET12 = 12;
    sbit  ADC_OFFSET12_bit at TLV_ADC_OFFSET.B12;
    const register unsigned short int ADC_OFFSET13 = 13;
    sbit  ADC_OFFSET13_bit at TLV_ADC_OFFSET.B13;
    const register unsigned short int ADC_OFFSET14 = 14;
    sbit  ADC_OFFSET14_bit at TLV_ADC_OFFSET.B14;
    const register unsigned short int ADC_OFFSET15 = 15;
    sbit  ADC_OFFSET15_bit at TLV_ADC_OFFSET.B15;
    const register unsigned short int ADC_OFFSET16 = 16;
    sbit  ADC_OFFSET16_bit at TLV_ADC_OFFSET.B16;
    const register unsigned short int ADC_OFFSET17 = 17;
    sbit  ADC_OFFSET17_bit at TLV_ADC_OFFSET.B17;
    const register unsigned short int ADC_OFFSET18 = 18;
    sbit  ADC_OFFSET18_bit at TLV_ADC_OFFSET.B18;
    const register unsigned short int ADC_OFFSET19 = 19;
    sbit  ADC_OFFSET19_bit at TLV_ADC_OFFSET.B19;
    const register unsigned short int ADC_OFFSET20 = 20;
    sbit  ADC_OFFSET20_bit at TLV_ADC_OFFSET.B20;
    const register unsigned short int ADC_OFFSET21 = 21;
    sbit  ADC_OFFSET21_bit at TLV_ADC_OFFSET.B21;
    const register unsigned short int ADC_OFFSET22 = 22;
    sbit  ADC_OFFSET22_bit at TLV_ADC_OFFSET.B22;
    const register unsigned short int ADC_OFFSET23 = 23;
    sbit  ADC_OFFSET23_bit at TLV_ADC_OFFSET.B23;
    const register unsigned short int ADC_OFFSET24 = 24;
    sbit  ADC_OFFSET24_bit at TLV_ADC_OFFSET.B24;
    const register unsigned short int ADC_OFFSET25 = 25;
    sbit  ADC_OFFSET25_bit at TLV_ADC_OFFSET.B25;
    const register unsigned short int ADC_OFFSET26 = 26;
    sbit  ADC_OFFSET26_bit at TLV_ADC_OFFSET.B26;
    const register unsigned short int ADC_OFFSET27 = 27;
    sbit  ADC_OFFSET27_bit at TLV_ADC_OFFSET.B27;
    const register unsigned short int ADC_OFFSET28 = 28;
    sbit  ADC_OFFSET28_bit at TLV_ADC_OFFSET.B28;
    const register unsigned short int ADC_OFFSET29 = 29;
    sbit  ADC_OFFSET29_bit at TLV_ADC_OFFSET.B29;
    const register unsigned short int ADC_OFFSET30 = 30;
    sbit  ADC_OFFSET30_bit at TLV_ADC_OFFSET.B30;
    const register unsigned short int ADC_OFFSET31 = 31;
    sbit  ADC_OFFSET31_bit at TLV_ADC_OFFSET.B31;

sfr far unsigned long   volatile TLV_ADC14_REF1P2V_TS30C absolute 0x002010DC;
    const register unsigned short int ADC14_REF1P2V_TS30C0 = 0;
    sbit  ADC14_REF1P2V_TS30C0_bit at TLV_ADC14_REF1P2V_TS30C.B0;
    const register unsigned short int ADC14_REF1P2V_TS30C1 = 1;
    sbit  ADC14_REF1P2V_TS30C1_bit at TLV_ADC14_REF1P2V_TS30C.B1;
    const register unsigned short int ADC14_REF1P2V_TS30C2 = 2;
    sbit  ADC14_REF1P2V_TS30C2_bit at TLV_ADC14_REF1P2V_TS30C.B2;
    const register unsigned short int ADC14_REF1P2V_TS30C3 = 3;
    sbit  ADC14_REF1P2V_TS30C3_bit at TLV_ADC14_REF1P2V_TS30C.B3;
    const register unsigned short int ADC14_REF1P2V_TS30C4 = 4;
    sbit  ADC14_REF1P2V_TS30C4_bit at TLV_ADC14_REF1P2V_TS30C.B4;
    const register unsigned short int ADC14_REF1P2V_TS30C5 = 5;
    sbit  ADC14_REF1P2V_TS30C5_bit at TLV_ADC14_REF1P2V_TS30C.B5;
    const register unsigned short int ADC14_REF1P2V_TS30C6 = 6;
    sbit  ADC14_REF1P2V_TS30C6_bit at TLV_ADC14_REF1P2V_TS30C.B6;
    const register unsigned short int ADC14_REF1P2V_TS30C7 = 7;
    sbit  ADC14_REF1P2V_TS30C7_bit at TLV_ADC14_REF1P2V_TS30C.B7;
    const register unsigned short int ADC14_REF1P2V_TS30C8 = 8;
    sbit  ADC14_REF1P2V_TS30C8_bit at TLV_ADC14_REF1P2V_TS30C.B8;
    const register unsigned short int ADC14_REF1P2V_TS30C9 = 9;
    sbit  ADC14_REF1P2V_TS30C9_bit at TLV_ADC14_REF1P2V_TS30C.B9;
    const register unsigned short int ADC14_REF1P2V_TS30C10 = 10;
    sbit  ADC14_REF1P2V_TS30C10_bit at TLV_ADC14_REF1P2V_TS30C.B10;
    const register unsigned short int ADC14_REF1P2V_TS30C11 = 11;
    sbit  ADC14_REF1P2V_TS30C11_bit at TLV_ADC14_REF1P2V_TS30C.B11;
    const register unsigned short int ADC14_REF1P2V_TS30C12 = 12;
    sbit  ADC14_REF1P2V_TS30C12_bit at TLV_ADC14_REF1P2V_TS30C.B12;
    const register unsigned short int ADC14_REF1P2V_TS30C13 = 13;
    sbit  ADC14_REF1P2V_TS30C13_bit at TLV_ADC14_REF1P2V_TS30C.B13;
    const register unsigned short int ADC14_REF1P2V_TS30C14 = 14;
    sbit  ADC14_REF1P2V_TS30C14_bit at TLV_ADC14_REF1P2V_TS30C.B14;
    const register unsigned short int ADC14_REF1P2V_TS30C15 = 15;
    sbit  ADC14_REF1P2V_TS30C15_bit at TLV_ADC14_REF1P2V_TS30C.B15;
    const register unsigned short int ADC14_REF1P2V_TS30C16 = 16;
    sbit  ADC14_REF1P2V_TS30C16_bit at TLV_ADC14_REF1P2V_TS30C.B16;
    const register unsigned short int ADC14_REF1P2V_TS30C17 = 17;
    sbit  ADC14_REF1P2V_TS30C17_bit at TLV_ADC14_REF1P2V_TS30C.B17;
    const register unsigned short int ADC14_REF1P2V_TS30C18 = 18;
    sbit  ADC14_REF1P2V_TS30C18_bit at TLV_ADC14_REF1P2V_TS30C.B18;
    const register unsigned short int ADC14_REF1P2V_TS30C19 = 19;
    sbit  ADC14_REF1P2V_TS30C19_bit at TLV_ADC14_REF1P2V_TS30C.B19;
    const register unsigned short int ADC14_REF1P2V_TS30C20 = 20;
    sbit  ADC14_REF1P2V_TS30C20_bit at TLV_ADC14_REF1P2V_TS30C.B20;
    const register unsigned short int ADC14_REF1P2V_TS30C21 = 21;
    sbit  ADC14_REF1P2V_TS30C21_bit at TLV_ADC14_REF1P2V_TS30C.B21;
    const register unsigned short int ADC14_REF1P2V_TS30C22 = 22;
    sbit  ADC14_REF1P2V_TS30C22_bit at TLV_ADC14_REF1P2V_TS30C.B22;
    const register unsigned short int ADC14_REF1P2V_TS30C23 = 23;
    sbit  ADC14_REF1P2V_TS30C23_bit at TLV_ADC14_REF1P2V_TS30C.B23;
    const register unsigned short int ADC14_REF1P2V_TS30C24 = 24;
    sbit  ADC14_REF1P2V_TS30C24_bit at TLV_ADC14_REF1P2V_TS30C.B24;
    const register unsigned short int ADC14_REF1P2V_TS30C25 = 25;
    sbit  ADC14_REF1P2V_TS30C25_bit at TLV_ADC14_REF1P2V_TS30C.B25;
    const register unsigned short int ADC14_REF1P2V_TS30C26 = 26;
    sbit  ADC14_REF1P2V_TS30C26_bit at TLV_ADC14_REF1P2V_TS30C.B26;
    const register unsigned short int ADC14_REF1P2V_TS30C27 = 27;
    sbit  ADC14_REF1P2V_TS30C27_bit at TLV_ADC14_REF1P2V_TS30C.B27;
    const register unsigned short int ADC14_REF1P2V_TS30C28 = 28;
    sbit  ADC14_REF1P2V_TS30C28_bit at TLV_ADC14_REF1P2V_TS30C.B28;
    const register unsigned short int ADC14_REF1P2V_TS30C29 = 29;
    sbit  ADC14_REF1P2V_TS30C29_bit at TLV_ADC14_REF1P2V_TS30C.B29;
    const register unsigned short int ADC14_REF1P2V_TS30C30 = 30;
    sbit  ADC14_REF1P2V_TS30C30_bit at TLV_ADC14_REF1P2V_TS30C.B30;
    const register unsigned short int ADC14_REF1P2V_TS30C31 = 31;
    sbit  ADC14_REF1P2V_TS30C31_bit at TLV_ADC14_REF1P2V_TS30C.B31;

sfr far unsigned long   volatile TLV_ADC14_REF1P2V_TS85C absolute 0x002010E0;
    const register unsigned short int ADC14_REF1P2V_TS85C0 = 0;
    sbit  ADC14_REF1P2V_TS85C0_bit at TLV_ADC14_REF1P2V_TS85C.B0;
    const register unsigned short int ADC14_REF1P2V_TS85C1 = 1;
    sbit  ADC14_REF1P2V_TS85C1_bit at TLV_ADC14_REF1P2V_TS85C.B1;
    const register unsigned short int ADC14_REF1P2V_TS85C2 = 2;
    sbit  ADC14_REF1P2V_TS85C2_bit at TLV_ADC14_REF1P2V_TS85C.B2;
    const register unsigned short int ADC14_REF1P2V_TS85C3 = 3;
    sbit  ADC14_REF1P2V_TS85C3_bit at TLV_ADC14_REF1P2V_TS85C.B3;
    const register unsigned short int ADC14_REF1P2V_TS85C4 = 4;
    sbit  ADC14_REF1P2V_TS85C4_bit at TLV_ADC14_REF1P2V_TS85C.B4;
    const register unsigned short int ADC14_REF1P2V_TS85C5 = 5;
    sbit  ADC14_REF1P2V_TS85C5_bit at TLV_ADC14_REF1P2V_TS85C.B5;
    const register unsigned short int ADC14_REF1P2V_TS85C6 = 6;
    sbit  ADC14_REF1P2V_TS85C6_bit at TLV_ADC14_REF1P2V_TS85C.B6;
    const register unsigned short int ADC14_REF1P2V_TS85C7 = 7;
    sbit  ADC14_REF1P2V_TS85C7_bit at TLV_ADC14_REF1P2V_TS85C.B7;
    const register unsigned short int ADC14_REF1P2V_TS85C8 = 8;
    sbit  ADC14_REF1P2V_TS85C8_bit at TLV_ADC14_REF1P2V_TS85C.B8;
    const register unsigned short int ADC14_REF1P2V_TS85C9 = 9;
    sbit  ADC14_REF1P2V_TS85C9_bit at TLV_ADC14_REF1P2V_TS85C.B9;
    const register unsigned short int ADC14_REF1P2V_TS85C10 = 10;
    sbit  ADC14_REF1P2V_TS85C10_bit at TLV_ADC14_REF1P2V_TS85C.B10;
    const register unsigned short int ADC14_REF1P2V_TS85C11 = 11;
    sbit  ADC14_REF1P2V_TS85C11_bit at TLV_ADC14_REF1P2V_TS85C.B11;
    const register unsigned short int ADC14_REF1P2V_TS85C12 = 12;
    sbit  ADC14_REF1P2V_TS85C12_bit at TLV_ADC14_REF1P2V_TS85C.B12;
    const register unsigned short int ADC14_REF1P2V_TS85C13 = 13;
    sbit  ADC14_REF1P2V_TS85C13_bit at TLV_ADC14_REF1P2V_TS85C.B13;
    const register unsigned short int ADC14_REF1P2V_TS85C14 = 14;
    sbit  ADC14_REF1P2V_TS85C14_bit at TLV_ADC14_REF1P2V_TS85C.B14;
    const register unsigned short int ADC14_REF1P2V_TS85C15 = 15;
    sbit  ADC14_REF1P2V_TS85C15_bit at TLV_ADC14_REF1P2V_TS85C.B15;
    const register unsigned short int ADC14_REF1P2V_TS85C16 = 16;
    sbit  ADC14_REF1P2V_TS85C16_bit at TLV_ADC14_REF1P2V_TS85C.B16;
    const register unsigned short int ADC14_REF1P2V_TS85C17 = 17;
    sbit  ADC14_REF1P2V_TS85C17_bit at TLV_ADC14_REF1P2V_TS85C.B17;
    const register unsigned short int ADC14_REF1P2V_TS85C18 = 18;
    sbit  ADC14_REF1P2V_TS85C18_bit at TLV_ADC14_REF1P2V_TS85C.B18;
    const register unsigned short int ADC14_REF1P2V_TS85C19 = 19;
    sbit  ADC14_REF1P2V_TS85C19_bit at TLV_ADC14_REF1P2V_TS85C.B19;
    const register unsigned short int ADC14_REF1P2V_TS85C20 = 20;
    sbit  ADC14_REF1P2V_TS85C20_bit at TLV_ADC14_REF1P2V_TS85C.B20;
    const register unsigned short int ADC14_REF1P2V_TS85C21 = 21;
    sbit  ADC14_REF1P2V_TS85C21_bit at TLV_ADC14_REF1P2V_TS85C.B21;
    const register unsigned short int ADC14_REF1P2V_TS85C22 = 22;
    sbit  ADC14_REF1P2V_TS85C22_bit at TLV_ADC14_REF1P2V_TS85C.B22;
    const register unsigned short int ADC14_REF1P2V_TS85C23 = 23;
    sbit  ADC14_REF1P2V_TS85C23_bit at TLV_ADC14_REF1P2V_TS85C.B23;
    const register unsigned short int ADC14_REF1P2V_TS85C24 = 24;
    sbit  ADC14_REF1P2V_TS85C24_bit at TLV_ADC14_REF1P2V_TS85C.B24;
    const register unsigned short int ADC14_REF1P2V_TS85C25 = 25;
    sbit  ADC14_REF1P2V_TS85C25_bit at TLV_ADC14_REF1P2V_TS85C.B25;
    const register unsigned short int ADC14_REF1P2V_TS85C26 = 26;
    sbit  ADC14_REF1P2V_TS85C26_bit at TLV_ADC14_REF1P2V_TS85C.B26;
    const register unsigned short int ADC14_REF1P2V_TS85C27 = 27;
    sbit  ADC14_REF1P2V_TS85C27_bit at TLV_ADC14_REF1P2V_TS85C.B27;
    const register unsigned short int ADC14_REF1P2V_TS85C28 = 28;
    sbit  ADC14_REF1P2V_TS85C28_bit at TLV_ADC14_REF1P2V_TS85C.B28;
    const register unsigned short int ADC14_REF1P2V_TS85C29 = 29;
    sbit  ADC14_REF1P2V_TS85C29_bit at TLV_ADC14_REF1P2V_TS85C.B29;
    const register unsigned short int ADC14_REF1P2V_TS85C30 = 30;
    sbit  ADC14_REF1P2V_TS85C30_bit at TLV_ADC14_REF1P2V_TS85C.B30;
    const register unsigned short int ADC14_REF1P2V_TS85C31 = 31;
    sbit  ADC14_REF1P2V_TS85C31_bit at TLV_ADC14_REF1P2V_TS85C.B31;

sfr far unsigned long   volatile TLV_ADC14_REF1P45V_TS30C absolute 0x002010E4;
    const register unsigned short int ADC14_REF1P45V_TS30C0 = 0;
    sbit  ADC14_REF1P45V_TS30C0_bit at TLV_ADC14_REF1P45V_TS30C.B0;
    const register unsigned short int ADC14_REF1P45V_TS30C1 = 1;
    sbit  ADC14_REF1P45V_TS30C1_bit at TLV_ADC14_REF1P45V_TS30C.B1;
    const register unsigned short int ADC14_REF1P45V_TS30C2 = 2;
    sbit  ADC14_REF1P45V_TS30C2_bit at TLV_ADC14_REF1P45V_TS30C.B2;
    const register unsigned short int ADC14_REF1P45V_TS30C3 = 3;
    sbit  ADC14_REF1P45V_TS30C3_bit at TLV_ADC14_REF1P45V_TS30C.B3;
    const register unsigned short int ADC14_REF1P45V_TS30C4 = 4;
    sbit  ADC14_REF1P45V_TS30C4_bit at TLV_ADC14_REF1P45V_TS30C.B4;
    const register unsigned short int ADC14_REF1P45V_TS30C5 = 5;
    sbit  ADC14_REF1P45V_TS30C5_bit at TLV_ADC14_REF1P45V_TS30C.B5;
    const register unsigned short int ADC14_REF1P45V_TS30C6 = 6;
    sbit  ADC14_REF1P45V_TS30C6_bit at TLV_ADC14_REF1P45V_TS30C.B6;
    const register unsigned short int ADC14_REF1P45V_TS30C7 = 7;
    sbit  ADC14_REF1P45V_TS30C7_bit at TLV_ADC14_REF1P45V_TS30C.B7;
    const register unsigned short int ADC14_REF1P45V_TS30C8 = 8;
    sbit  ADC14_REF1P45V_TS30C8_bit at TLV_ADC14_REF1P45V_TS30C.B8;
    const register unsigned short int ADC14_REF1P45V_TS30C9 = 9;
    sbit  ADC14_REF1P45V_TS30C9_bit at TLV_ADC14_REF1P45V_TS30C.B9;
    const register unsigned short int ADC14_REF1P45V_TS30C10 = 10;
    sbit  ADC14_REF1P45V_TS30C10_bit at TLV_ADC14_REF1P45V_TS30C.B10;
    const register unsigned short int ADC14_REF1P45V_TS30C11 = 11;
    sbit  ADC14_REF1P45V_TS30C11_bit at TLV_ADC14_REF1P45V_TS30C.B11;
    const register unsigned short int ADC14_REF1P45V_TS30C12 = 12;
    sbit  ADC14_REF1P45V_TS30C12_bit at TLV_ADC14_REF1P45V_TS30C.B12;
    const register unsigned short int ADC14_REF1P45V_TS30C13 = 13;
    sbit  ADC14_REF1P45V_TS30C13_bit at TLV_ADC14_REF1P45V_TS30C.B13;
    const register unsigned short int ADC14_REF1P45V_TS30C14 = 14;
    sbit  ADC14_REF1P45V_TS30C14_bit at TLV_ADC14_REF1P45V_TS30C.B14;
    const register unsigned short int ADC14_REF1P45V_TS30C15 = 15;
    sbit  ADC14_REF1P45V_TS30C15_bit at TLV_ADC14_REF1P45V_TS30C.B15;
    const register unsigned short int ADC14_REF1P45V_TS30C16 = 16;
    sbit  ADC14_REF1P45V_TS30C16_bit at TLV_ADC14_REF1P45V_TS30C.B16;
    const register unsigned short int ADC14_REF1P45V_TS30C17 = 17;
    sbit  ADC14_REF1P45V_TS30C17_bit at TLV_ADC14_REF1P45V_TS30C.B17;
    const register unsigned short int ADC14_REF1P45V_TS30C18 = 18;
    sbit  ADC14_REF1P45V_TS30C18_bit at TLV_ADC14_REF1P45V_TS30C.B18;
    const register unsigned short int ADC14_REF1P45V_TS30C19 = 19;
    sbit  ADC14_REF1P45V_TS30C19_bit at TLV_ADC14_REF1P45V_TS30C.B19;
    const register unsigned short int ADC14_REF1P45V_TS30C20 = 20;
    sbit  ADC14_REF1P45V_TS30C20_bit at TLV_ADC14_REF1P45V_TS30C.B20;
    const register unsigned short int ADC14_REF1P45V_TS30C21 = 21;
    sbit  ADC14_REF1P45V_TS30C21_bit at TLV_ADC14_REF1P45V_TS30C.B21;
    const register unsigned short int ADC14_REF1P45V_TS30C22 = 22;
    sbit  ADC14_REF1P45V_TS30C22_bit at TLV_ADC14_REF1P45V_TS30C.B22;
    const register unsigned short int ADC14_REF1P45V_TS30C23 = 23;
    sbit  ADC14_REF1P45V_TS30C23_bit at TLV_ADC14_REF1P45V_TS30C.B23;
    const register unsigned short int ADC14_REF1P45V_TS30C24 = 24;
    sbit  ADC14_REF1P45V_TS30C24_bit at TLV_ADC14_REF1P45V_TS30C.B24;
    const register unsigned short int ADC14_REF1P45V_TS30C25 = 25;
    sbit  ADC14_REF1P45V_TS30C25_bit at TLV_ADC14_REF1P45V_TS30C.B25;
    const register unsigned short int ADC14_REF1P45V_TS30C26 = 26;
    sbit  ADC14_REF1P45V_TS30C26_bit at TLV_ADC14_REF1P45V_TS30C.B26;
    const register unsigned short int ADC14_REF1P45V_TS30C27 = 27;
    sbit  ADC14_REF1P45V_TS30C27_bit at TLV_ADC14_REF1P45V_TS30C.B27;
    const register unsigned short int ADC14_REF1P45V_TS30C28 = 28;
    sbit  ADC14_REF1P45V_TS30C28_bit at TLV_ADC14_REF1P45V_TS30C.B28;
    const register unsigned short int ADC14_REF1P45V_TS30C29 = 29;
    sbit  ADC14_REF1P45V_TS30C29_bit at TLV_ADC14_REF1P45V_TS30C.B29;
    const register unsigned short int ADC14_REF1P45V_TS30C30 = 30;
    sbit  ADC14_REF1P45V_TS30C30_bit at TLV_ADC14_REF1P45V_TS30C.B30;
    const register unsigned short int ADC14_REF1P45V_TS30C31 = 31;
    sbit  ADC14_REF1P45V_TS30C31_bit at TLV_ADC14_REF1P45V_TS30C.B31;

sfr far unsigned long   volatile TLV_ADC14_REF1P45V_TS85C absolute 0x002010E8;
    const register unsigned short int ADC14_REF1P45V_TS85C0 = 0;
    sbit  ADC14_REF1P45V_TS85C0_bit at TLV_ADC14_REF1P45V_TS85C.B0;
    const register unsigned short int ADC14_REF1P45V_TS85C1 = 1;
    sbit  ADC14_REF1P45V_TS85C1_bit at TLV_ADC14_REF1P45V_TS85C.B1;
    const register unsigned short int ADC14_REF1P45V_TS85C2 = 2;
    sbit  ADC14_REF1P45V_TS85C2_bit at TLV_ADC14_REF1P45V_TS85C.B2;
    const register unsigned short int ADC14_REF1P45V_TS85C3 = 3;
    sbit  ADC14_REF1P45V_TS85C3_bit at TLV_ADC14_REF1P45V_TS85C.B3;
    const register unsigned short int ADC14_REF1P45V_TS85C4 = 4;
    sbit  ADC14_REF1P45V_TS85C4_bit at TLV_ADC14_REF1P45V_TS85C.B4;
    const register unsigned short int ADC14_REF1P45V_TS85C5 = 5;
    sbit  ADC14_REF1P45V_TS85C5_bit at TLV_ADC14_REF1P45V_TS85C.B5;
    const register unsigned short int ADC14_REF1P45V_TS85C6 = 6;
    sbit  ADC14_REF1P45V_TS85C6_bit at TLV_ADC14_REF1P45V_TS85C.B6;
    const register unsigned short int ADC14_REF1P45V_TS85C7 = 7;
    sbit  ADC14_REF1P45V_TS85C7_bit at TLV_ADC14_REF1P45V_TS85C.B7;
    const register unsigned short int ADC14_REF1P45V_TS85C8 = 8;
    sbit  ADC14_REF1P45V_TS85C8_bit at TLV_ADC14_REF1P45V_TS85C.B8;
    const register unsigned short int ADC14_REF1P45V_TS85C9 = 9;
    sbit  ADC14_REF1P45V_TS85C9_bit at TLV_ADC14_REF1P45V_TS85C.B9;
    const register unsigned short int ADC14_REF1P45V_TS85C10 = 10;
    sbit  ADC14_REF1P45V_TS85C10_bit at TLV_ADC14_REF1P45V_TS85C.B10;
    const register unsigned short int ADC14_REF1P45V_TS85C11 = 11;
    sbit  ADC14_REF1P45V_TS85C11_bit at TLV_ADC14_REF1P45V_TS85C.B11;
    const register unsigned short int ADC14_REF1P45V_TS85C12 = 12;
    sbit  ADC14_REF1P45V_TS85C12_bit at TLV_ADC14_REF1P45V_TS85C.B12;
    const register unsigned short int ADC14_REF1P45V_TS85C13 = 13;
    sbit  ADC14_REF1P45V_TS85C13_bit at TLV_ADC14_REF1P45V_TS85C.B13;
    const register unsigned short int ADC14_REF1P45V_TS85C14 = 14;
    sbit  ADC14_REF1P45V_TS85C14_bit at TLV_ADC14_REF1P45V_TS85C.B14;
    const register unsigned short int ADC14_REF1P45V_TS85C15 = 15;
    sbit  ADC14_REF1P45V_TS85C15_bit at TLV_ADC14_REF1P45V_TS85C.B15;
    const register unsigned short int ADC14_REF1P45V_TS85C16 = 16;
    sbit  ADC14_REF1P45V_TS85C16_bit at TLV_ADC14_REF1P45V_TS85C.B16;
    const register unsigned short int ADC14_REF1P45V_TS85C17 = 17;
    sbit  ADC14_REF1P45V_TS85C17_bit at TLV_ADC14_REF1P45V_TS85C.B17;
    const register unsigned short int ADC14_REF1P45V_TS85C18 = 18;
    sbit  ADC14_REF1P45V_TS85C18_bit at TLV_ADC14_REF1P45V_TS85C.B18;
    const register unsigned short int ADC14_REF1P45V_TS85C19 = 19;
    sbit  ADC14_REF1P45V_TS85C19_bit at TLV_ADC14_REF1P45V_TS85C.B19;
    const register unsigned short int ADC14_REF1P45V_TS85C20 = 20;
    sbit  ADC14_REF1P45V_TS85C20_bit at TLV_ADC14_REF1P45V_TS85C.B20;
    const register unsigned short int ADC14_REF1P45V_TS85C21 = 21;
    sbit  ADC14_REF1P45V_TS85C21_bit at TLV_ADC14_REF1P45V_TS85C.B21;
    const register unsigned short int ADC14_REF1P45V_TS85C22 = 22;
    sbit  ADC14_REF1P45V_TS85C22_bit at TLV_ADC14_REF1P45V_TS85C.B22;
    const register unsigned short int ADC14_REF1P45V_TS85C23 = 23;
    sbit  ADC14_REF1P45V_TS85C23_bit at TLV_ADC14_REF1P45V_TS85C.B23;
    const register unsigned short int ADC14_REF1P45V_TS85C24 = 24;
    sbit  ADC14_REF1P45V_TS85C24_bit at TLV_ADC14_REF1P45V_TS85C.B24;
    const register unsigned short int ADC14_REF1P45V_TS85C25 = 25;
    sbit  ADC14_REF1P45V_TS85C25_bit at TLV_ADC14_REF1P45V_TS85C.B25;
    const register unsigned short int ADC14_REF1P45V_TS85C26 = 26;
    sbit  ADC14_REF1P45V_TS85C26_bit at TLV_ADC14_REF1P45V_TS85C.B26;
    const register unsigned short int ADC14_REF1P45V_TS85C27 = 27;
    sbit  ADC14_REF1P45V_TS85C27_bit at TLV_ADC14_REF1P45V_TS85C.B27;
    const register unsigned short int ADC14_REF1P45V_TS85C28 = 28;
    sbit  ADC14_REF1P45V_TS85C28_bit at TLV_ADC14_REF1P45V_TS85C.B28;
    const register unsigned short int ADC14_REF1P45V_TS85C29 = 29;
    sbit  ADC14_REF1P45V_TS85C29_bit at TLV_ADC14_REF1P45V_TS85C.B29;
    const register unsigned short int ADC14_REF1P45V_TS85C30 = 30;
    sbit  ADC14_REF1P45V_TS85C30_bit at TLV_ADC14_REF1P45V_TS85C.B30;
    const register unsigned short int ADC14_REF1P45V_TS85C31 = 31;
    sbit  ADC14_REF1P45V_TS85C31_bit at TLV_ADC14_REF1P45V_TS85C.B31;

sfr far unsigned long   volatile TLV_ADC14_REF2P5V_TS30C absolute 0x002010EC;
    const register unsigned short int ADC14_REF2P5V_TS30C0 = 0;
    sbit  ADC14_REF2P5V_TS30C0_bit at TLV_ADC14_REF2P5V_TS30C.B0;
    const register unsigned short int ADC14_REF2P5V_TS30C1 = 1;
    sbit  ADC14_REF2P5V_TS30C1_bit at TLV_ADC14_REF2P5V_TS30C.B1;
    const register unsigned short int ADC14_REF2P5V_TS30C2 = 2;
    sbit  ADC14_REF2P5V_TS30C2_bit at TLV_ADC14_REF2P5V_TS30C.B2;
    const register unsigned short int ADC14_REF2P5V_TS30C3 = 3;
    sbit  ADC14_REF2P5V_TS30C3_bit at TLV_ADC14_REF2P5V_TS30C.B3;
    const register unsigned short int ADC14_REF2P5V_TS30C4 = 4;
    sbit  ADC14_REF2P5V_TS30C4_bit at TLV_ADC14_REF2P5V_TS30C.B4;
    const register unsigned short int ADC14_REF2P5V_TS30C5 = 5;
    sbit  ADC14_REF2P5V_TS30C5_bit at TLV_ADC14_REF2P5V_TS30C.B5;
    const register unsigned short int ADC14_REF2P5V_TS30C6 = 6;
    sbit  ADC14_REF2P5V_TS30C6_bit at TLV_ADC14_REF2P5V_TS30C.B6;
    const register unsigned short int ADC14_REF2P5V_TS30C7 = 7;
    sbit  ADC14_REF2P5V_TS30C7_bit at TLV_ADC14_REF2P5V_TS30C.B7;
    const register unsigned short int ADC14_REF2P5V_TS30C8 = 8;
    sbit  ADC14_REF2P5V_TS30C8_bit at TLV_ADC14_REF2P5V_TS30C.B8;
    const register unsigned short int ADC14_REF2P5V_TS30C9 = 9;
    sbit  ADC14_REF2P5V_TS30C9_bit at TLV_ADC14_REF2P5V_TS30C.B9;
    const register unsigned short int ADC14_REF2P5V_TS30C10 = 10;
    sbit  ADC14_REF2P5V_TS30C10_bit at TLV_ADC14_REF2P5V_TS30C.B10;
    const register unsigned short int ADC14_REF2P5V_TS30C11 = 11;
    sbit  ADC14_REF2P5V_TS30C11_bit at TLV_ADC14_REF2P5V_TS30C.B11;
    const register unsigned short int ADC14_REF2P5V_TS30C12 = 12;
    sbit  ADC14_REF2P5V_TS30C12_bit at TLV_ADC14_REF2P5V_TS30C.B12;
    const register unsigned short int ADC14_REF2P5V_TS30C13 = 13;
    sbit  ADC14_REF2P5V_TS30C13_bit at TLV_ADC14_REF2P5V_TS30C.B13;
    const register unsigned short int ADC14_REF2P5V_TS30C14 = 14;
    sbit  ADC14_REF2P5V_TS30C14_bit at TLV_ADC14_REF2P5V_TS30C.B14;
    const register unsigned short int ADC14_REF2P5V_TS30C15 = 15;
    sbit  ADC14_REF2P5V_TS30C15_bit at TLV_ADC14_REF2P5V_TS30C.B15;
    const register unsigned short int ADC14_REF2P5V_TS30C16 = 16;
    sbit  ADC14_REF2P5V_TS30C16_bit at TLV_ADC14_REF2P5V_TS30C.B16;
    const register unsigned short int ADC14_REF2P5V_TS30C17 = 17;
    sbit  ADC14_REF2P5V_TS30C17_bit at TLV_ADC14_REF2P5V_TS30C.B17;
    const register unsigned short int ADC14_REF2P5V_TS30C18 = 18;
    sbit  ADC14_REF2P5V_TS30C18_bit at TLV_ADC14_REF2P5V_TS30C.B18;
    const register unsigned short int ADC14_REF2P5V_TS30C19 = 19;
    sbit  ADC14_REF2P5V_TS30C19_bit at TLV_ADC14_REF2P5V_TS30C.B19;
    const register unsigned short int ADC14_REF2P5V_TS30C20 = 20;
    sbit  ADC14_REF2P5V_TS30C20_bit at TLV_ADC14_REF2P5V_TS30C.B20;
    const register unsigned short int ADC14_REF2P5V_TS30C21 = 21;
    sbit  ADC14_REF2P5V_TS30C21_bit at TLV_ADC14_REF2P5V_TS30C.B21;
    const register unsigned short int ADC14_REF2P5V_TS30C22 = 22;
    sbit  ADC14_REF2P5V_TS30C22_bit at TLV_ADC14_REF2P5V_TS30C.B22;
    const register unsigned short int ADC14_REF2P5V_TS30C23 = 23;
    sbit  ADC14_REF2P5V_TS30C23_bit at TLV_ADC14_REF2P5V_TS30C.B23;
    const register unsigned short int ADC14_REF2P5V_TS30C24 = 24;
    sbit  ADC14_REF2P5V_TS30C24_bit at TLV_ADC14_REF2P5V_TS30C.B24;
    const register unsigned short int ADC14_REF2P5V_TS30C25 = 25;
    sbit  ADC14_REF2P5V_TS30C25_bit at TLV_ADC14_REF2P5V_TS30C.B25;
    const register unsigned short int ADC14_REF2P5V_TS30C26 = 26;
    sbit  ADC14_REF2P5V_TS30C26_bit at TLV_ADC14_REF2P5V_TS30C.B26;
    const register unsigned short int ADC14_REF2P5V_TS30C27 = 27;
    sbit  ADC14_REF2P5V_TS30C27_bit at TLV_ADC14_REF2P5V_TS30C.B27;
    const register unsigned short int ADC14_REF2P5V_TS30C28 = 28;
    sbit  ADC14_REF2P5V_TS30C28_bit at TLV_ADC14_REF2P5V_TS30C.B28;
    const register unsigned short int ADC14_REF2P5V_TS30C29 = 29;
    sbit  ADC14_REF2P5V_TS30C29_bit at TLV_ADC14_REF2P5V_TS30C.B29;
    const register unsigned short int ADC14_REF2P5V_TS30C30 = 30;
    sbit  ADC14_REF2P5V_TS30C30_bit at TLV_ADC14_REF2P5V_TS30C.B30;
    const register unsigned short int ADC14_REF2P5V_TS30C31 = 31;
    sbit  ADC14_REF2P5V_TS30C31_bit at TLV_ADC14_REF2P5V_TS30C.B31;

sfr far unsigned long   volatile TLV_ADC14_REF2P5V_TS85C absolute 0x002010F0;
    const register unsigned short int ADC14_REF2P5V_TS85C0 = 0;
    sbit  ADC14_REF2P5V_TS85C0_bit at TLV_ADC14_REF2P5V_TS85C.B0;
    const register unsigned short int ADC14_REF2P5V_TS85C1 = 1;
    sbit  ADC14_REF2P5V_TS85C1_bit at TLV_ADC14_REF2P5V_TS85C.B1;
    const register unsigned short int ADC14_REF2P5V_TS85C2 = 2;
    sbit  ADC14_REF2P5V_TS85C2_bit at TLV_ADC14_REF2P5V_TS85C.B2;
    const register unsigned short int ADC14_REF2P5V_TS85C3 = 3;
    sbit  ADC14_REF2P5V_TS85C3_bit at TLV_ADC14_REF2P5V_TS85C.B3;
    const register unsigned short int ADC14_REF2P5V_TS85C4 = 4;
    sbit  ADC14_REF2P5V_TS85C4_bit at TLV_ADC14_REF2P5V_TS85C.B4;
    const register unsigned short int ADC14_REF2P5V_TS85C5 = 5;
    sbit  ADC14_REF2P5V_TS85C5_bit at TLV_ADC14_REF2P5V_TS85C.B5;
    const register unsigned short int ADC14_REF2P5V_TS85C6 = 6;
    sbit  ADC14_REF2P5V_TS85C6_bit at TLV_ADC14_REF2P5V_TS85C.B6;
    const register unsigned short int ADC14_REF2P5V_TS85C7 = 7;
    sbit  ADC14_REF2P5V_TS85C7_bit at TLV_ADC14_REF2P5V_TS85C.B7;
    const register unsigned short int ADC14_REF2P5V_TS85C8 = 8;
    sbit  ADC14_REF2P5V_TS85C8_bit at TLV_ADC14_REF2P5V_TS85C.B8;
    const register unsigned short int ADC14_REF2P5V_TS85C9 = 9;
    sbit  ADC14_REF2P5V_TS85C9_bit at TLV_ADC14_REF2P5V_TS85C.B9;
    const register unsigned short int ADC14_REF2P5V_TS85C10 = 10;
    sbit  ADC14_REF2P5V_TS85C10_bit at TLV_ADC14_REF2P5V_TS85C.B10;
    const register unsigned short int ADC14_REF2P5V_TS85C11 = 11;
    sbit  ADC14_REF2P5V_TS85C11_bit at TLV_ADC14_REF2P5V_TS85C.B11;
    const register unsigned short int ADC14_REF2P5V_TS85C12 = 12;
    sbit  ADC14_REF2P5V_TS85C12_bit at TLV_ADC14_REF2P5V_TS85C.B12;
    const register unsigned short int ADC14_REF2P5V_TS85C13 = 13;
    sbit  ADC14_REF2P5V_TS85C13_bit at TLV_ADC14_REF2P5V_TS85C.B13;
    const register unsigned short int ADC14_REF2P5V_TS85C14 = 14;
    sbit  ADC14_REF2P5V_TS85C14_bit at TLV_ADC14_REF2P5V_TS85C.B14;
    const register unsigned short int ADC14_REF2P5V_TS85C15 = 15;
    sbit  ADC14_REF2P5V_TS85C15_bit at TLV_ADC14_REF2P5V_TS85C.B15;
    const register unsigned short int ADC14_REF2P5V_TS85C16 = 16;
    sbit  ADC14_REF2P5V_TS85C16_bit at TLV_ADC14_REF2P5V_TS85C.B16;
    const register unsigned short int ADC14_REF2P5V_TS85C17 = 17;
    sbit  ADC14_REF2P5V_TS85C17_bit at TLV_ADC14_REF2P5V_TS85C.B17;
    const register unsigned short int ADC14_REF2P5V_TS85C18 = 18;
    sbit  ADC14_REF2P5V_TS85C18_bit at TLV_ADC14_REF2P5V_TS85C.B18;
    const register unsigned short int ADC14_REF2P5V_TS85C19 = 19;
    sbit  ADC14_REF2P5V_TS85C19_bit at TLV_ADC14_REF2P5V_TS85C.B19;
    const register unsigned short int ADC14_REF2P5V_TS85C20 = 20;
    sbit  ADC14_REF2P5V_TS85C20_bit at TLV_ADC14_REF2P5V_TS85C.B20;
    const register unsigned short int ADC14_REF2P5V_TS85C21 = 21;
    sbit  ADC14_REF2P5V_TS85C21_bit at TLV_ADC14_REF2P5V_TS85C.B21;
    const register unsigned short int ADC14_REF2P5V_TS85C22 = 22;
    sbit  ADC14_REF2P5V_TS85C22_bit at TLV_ADC14_REF2P5V_TS85C.B22;
    const register unsigned short int ADC14_REF2P5V_TS85C23 = 23;
    sbit  ADC14_REF2P5V_TS85C23_bit at TLV_ADC14_REF2P5V_TS85C.B23;
    const register unsigned short int ADC14_REF2P5V_TS85C24 = 24;
    sbit  ADC14_REF2P5V_TS85C24_bit at TLV_ADC14_REF2P5V_TS85C.B24;
    const register unsigned short int ADC14_REF2P5V_TS85C25 = 25;
    sbit  ADC14_REF2P5V_TS85C25_bit at TLV_ADC14_REF2P5V_TS85C.B25;
    const register unsigned short int ADC14_REF2P5V_TS85C26 = 26;
    sbit  ADC14_REF2P5V_TS85C26_bit at TLV_ADC14_REF2P5V_TS85C.B26;
    const register unsigned short int ADC14_REF2P5V_TS85C27 = 27;
    sbit  ADC14_REF2P5V_TS85C27_bit at TLV_ADC14_REF2P5V_TS85C.B27;
    const register unsigned short int ADC14_REF2P5V_TS85C28 = 28;
    sbit  ADC14_REF2P5V_TS85C28_bit at TLV_ADC14_REF2P5V_TS85C.B28;
    const register unsigned short int ADC14_REF2P5V_TS85C29 = 29;
    sbit  ADC14_REF2P5V_TS85C29_bit at TLV_ADC14_REF2P5V_TS85C.B29;
    const register unsigned short int ADC14_REF2P5V_TS85C30 = 30;
    sbit  ADC14_REF2P5V_TS85C30_bit at TLV_ADC14_REF2P5V_TS85C.B30;
    const register unsigned short int ADC14_REF2P5V_TS85C31 = 31;
    sbit  ADC14_REF2P5V_TS85C31_bit at TLV_ADC14_REF2P5V_TS85C.B31;

sfr far unsigned long   volatile TLV_REF_CAL_TAG      absolute 0x002010F4;
    const register unsigned short int REF_CAL_TAG0 = 0;
    sbit  REF_CAL_TAG0_bit at TLV_REF_CAL_TAG.B0;
    const register unsigned short int REF_CAL_TAG1 = 1;
    sbit  REF_CAL_TAG1_bit at TLV_REF_CAL_TAG.B1;
    const register unsigned short int REF_CAL_TAG2 = 2;
    sbit  REF_CAL_TAG2_bit at TLV_REF_CAL_TAG.B2;
    const register unsigned short int REF_CAL_TAG3 = 3;
    sbit  REF_CAL_TAG3_bit at TLV_REF_CAL_TAG.B3;
    const register unsigned short int REF_CAL_TAG4 = 4;
    sbit  REF_CAL_TAG4_bit at TLV_REF_CAL_TAG.B4;
    const register unsigned short int REF_CAL_TAG5 = 5;
    sbit  REF_CAL_TAG5_bit at TLV_REF_CAL_TAG.B5;
    const register unsigned short int REF_CAL_TAG6 = 6;
    sbit  REF_CAL_TAG6_bit at TLV_REF_CAL_TAG.B6;
    const register unsigned short int REF_CAL_TAG7 = 7;
    sbit  REF_CAL_TAG7_bit at TLV_REF_CAL_TAG.B7;
    const register unsigned short int REF_CAL_TAG8 = 8;
    sbit  REF_CAL_TAG8_bit at TLV_REF_CAL_TAG.B8;
    const register unsigned short int REF_CAL_TAG9 = 9;
    sbit  REF_CAL_TAG9_bit at TLV_REF_CAL_TAG.B9;
    const register unsigned short int REF_CAL_TAG10 = 10;
    sbit  REF_CAL_TAG10_bit at TLV_REF_CAL_TAG.B10;
    const register unsigned short int REF_CAL_TAG11 = 11;
    sbit  REF_CAL_TAG11_bit at TLV_REF_CAL_TAG.B11;
    const register unsigned short int REF_CAL_TAG12 = 12;
    sbit  REF_CAL_TAG12_bit at TLV_REF_CAL_TAG.B12;
    const register unsigned short int REF_CAL_TAG13 = 13;
    sbit  REF_CAL_TAG13_bit at TLV_REF_CAL_TAG.B13;
    const register unsigned short int REF_CAL_TAG14 = 14;
    sbit  REF_CAL_TAG14_bit at TLV_REF_CAL_TAG.B14;
    const register unsigned short int REF_CAL_TAG15 = 15;
    sbit  REF_CAL_TAG15_bit at TLV_REF_CAL_TAG.B15;
    const register unsigned short int REF_CAL_TAG16 = 16;
    sbit  REF_CAL_TAG16_bit at TLV_REF_CAL_TAG.B16;
    const register unsigned short int REF_CAL_TAG17 = 17;
    sbit  REF_CAL_TAG17_bit at TLV_REF_CAL_TAG.B17;
    const register unsigned short int REF_CAL_TAG18 = 18;
    sbit  REF_CAL_TAG18_bit at TLV_REF_CAL_TAG.B18;
    const register unsigned short int REF_CAL_TAG19 = 19;
    sbit  REF_CAL_TAG19_bit at TLV_REF_CAL_TAG.B19;
    const register unsigned short int REF_CAL_TAG20 = 20;
    sbit  REF_CAL_TAG20_bit at TLV_REF_CAL_TAG.B20;
    const register unsigned short int REF_CAL_TAG21 = 21;
    sbit  REF_CAL_TAG21_bit at TLV_REF_CAL_TAG.B21;
    const register unsigned short int REF_CAL_TAG22 = 22;
    sbit  REF_CAL_TAG22_bit at TLV_REF_CAL_TAG.B22;
    const register unsigned short int REF_CAL_TAG23 = 23;
    sbit  REF_CAL_TAG23_bit at TLV_REF_CAL_TAG.B23;
    const register unsigned short int REF_CAL_TAG24 = 24;
    sbit  REF_CAL_TAG24_bit at TLV_REF_CAL_TAG.B24;
    const register unsigned short int REF_CAL_TAG25 = 25;
    sbit  REF_CAL_TAG25_bit at TLV_REF_CAL_TAG.B25;
    const register unsigned short int REF_CAL_TAG26 = 26;
    sbit  REF_CAL_TAG26_bit at TLV_REF_CAL_TAG.B26;
    const register unsigned short int REF_CAL_TAG27 = 27;
    sbit  REF_CAL_TAG27_bit at TLV_REF_CAL_TAG.B27;
    const register unsigned short int REF_CAL_TAG28 = 28;
    sbit  REF_CAL_TAG28_bit at TLV_REF_CAL_TAG.B28;
    const register unsigned short int REF_CAL_TAG29 = 29;
    sbit  REF_CAL_TAG29_bit at TLV_REF_CAL_TAG.B29;
    const register unsigned short int REF_CAL_TAG30 = 30;
    sbit  REF_CAL_TAG30_bit at TLV_REF_CAL_TAG.B30;
    const register unsigned short int REF_CAL_TAG31 = 31;
    sbit  REF_CAL_TAG31_bit at TLV_REF_CAL_TAG.B31;

sfr far unsigned long   volatile TLV_REF_CAL_LEN      absolute 0x002010F8;
    const register unsigned short int REF_CAL_LEN0 = 0;
    sbit  REF_CAL_LEN0_bit at TLV_REF_CAL_LEN.B0;
    const register unsigned short int REF_CAL_LEN1 = 1;
    sbit  REF_CAL_LEN1_bit at TLV_REF_CAL_LEN.B1;
    const register unsigned short int REF_CAL_LEN2 = 2;
    sbit  REF_CAL_LEN2_bit at TLV_REF_CAL_LEN.B2;
    const register unsigned short int REF_CAL_LEN3 = 3;
    sbit  REF_CAL_LEN3_bit at TLV_REF_CAL_LEN.B3;
    const register unsigned short int REF_CAL_LEN4 = 4;
    sbit  REF_CAL_LEN4_bit at TLV_REF_CAL_LEN.B4;
    const register unsigned short int REF_CAL_LEN5 = 5;
    sbit  REF_CAL_LEN5_bit at TLV_REF_CAL_LEN.B5;
    const register unsigned short int REF_CAL_LEN6 = 6;
    sbit  REF_CAL_LEN6_bit at TLV_REF_CAL_LEN.B6;
    const register unsigned short int REF_CAL_LEN7 = 7;
    sbit  REF_CAL_LEN7_bit at TLV_REF_CAL_LEN.B7;
    const register unsigned short int REF_CAL_LEN8 = 8;
    sbit  REF_CAL_LEN8_bit at TLV_REF_CAL_LEN.B8;
    const register unsigned short int REF_CAL_LEN9 = 9;
    sbit  REF_CAL_LEN9_bit at TLV_REF_CAL_LEN.B9;
    const register unsigned short int REF_CAL_LEN10 = 10;
    sbit  REF_CAL_LEN10_bit at TLV_REF_CAL_LEN.B10;
    const register unsigned short int REF_CAL_LEN11 = 11;
    sbit  REF_CAL_LEN11_bit at TLV_REF_CAL_LEN.B11;
    const register unsigned short int REF_CAL_LEN12 = 12;
    sbit  REF_CAL_LEN12_bit at TLV_REF_CAL_LEN.B12;
    const register unsigned short int REF_CAL_LEN13 = 13;
    sbit  REF_CAL_LEN13_bit at TLV_REF_CAL_LEN.B13;
    const register unsigned short int REF_CAL_LEN14 = 14;
    sbit  REF_CAL_LEN14_bit at TLV_REF_CAL_LEN.B14;
    const register unsigned short int REF_CAL_LEN15 = 15;
    sbit  REF_CAL_LEN15_bit at TLV_REF_CAL_LEN.B15;
    const register unsigned short int REF_CAL_LEN16 = 16;
    sbit  REF_CAL_LEN16_bit at TLV_REF_CAL_LEN.B16;
    const register unsigned short int REF_CAL_LEN17 = 17;
    sbit  REF_CAL_LEN17_bit at TLV_REF_CAL_LEN.B17;
    const register unsigned short int REF_CAL_LEN18 = 18;
    sbit  REF_CAL_LEN18_bit at TLV_REF_CAL_LEN.B18;
    const register unsigned short int REF_CAL_LEN19 = 19;
    sbit  REF_CAL_LEN19_bit at TLV_REF_CAL_LEN.B19;
    const register unsigned short int REF_CAL_LEN20 = 20;
    sbit  REF_CAL_LEN20_bit at TLV_REF_CAL_LEN.B20;
    const register unsigned short int REF_CAL_LEN21 = 21;
    sbit  REF_CAL_LEN21_bit at TLV_REF_CAL_LEN.B21;
    const register unsigned short int REF_CAL_LEN22 = 22;
    sbit  REF_CAL_LEN22_bit at TLV_REF_CAL_LEN.B22;
    const register unsigned short int REF_CAL_LEN23 = 23;
    sbit  REF_CAL_LEN23_bit at TLV_REF_CAL_LEN.B23;
    const register unsigned short int REF_CAL_LEN24 = 24;
    sbit  REF_CAL_LEN24_bit at TLV_REF_CAL_LEN.B24;
    const register unsigned short int REF_CAL_LEN25 = 25;
    sbit  REF_CAL_LEN25_bit at TLV_REF_CAL_LEN.B25;
    const register unsigned short int REF_CAL_LEN26 = 26;
    sbit  REF_CAL_LEN26_bit at TLV_REF_CAL_LEN.B26;
    const register unsigned short int REF_CAL_LEN27 = 27;
    sbit  REF_CAL_LEN27_bit at TLV_REF_CAL_LEN.B27;
    const register unsigned short int REF_CAL_LEN28 = 28;
    sbit  REF_CAL_LEN28_bit at TLV_REF_CAL_LEN.B28;
    const register unsigned short int REF_CAL_LEN29 = 29;
    sbit  REF_CAL_LEN29_bit at TLV_REF_CAL_LEN.B29;
    const register unsigned short int REF_CAL_LEN30 = 30;
    sbit  REF_CAL_LEN30_bit at TLV_REF_CAL_LEN.B30;
    const register unsigned short int REF_CAL_LEN31 = 31;
    sbit  REF_CAL_LEN31_bit at TLV_REF_CAL_LEN.B31;

sfr far unsigned long   volatile TLV_REF_1P2V         absolute 0x002010FC;
    const register unsigned short int REF_1P2V0 = 0;
    sbit  REF_1P2V0_bit at TLV_REF_1P2V.B0;
    const register unsigned short int REF_1P2V1 = 1;
    sbit  REF_1P2V1_bit at TLV_REF_1P2V.B1;
    const register unsigned short int REF_1P2V2 = 2;
    sbit  REF_1P2V2_bit at TLV_REF_1P2V.B2;
    const register unsigned short int REF_1P2V3 = 3;
    sbit  REF_1P2V3_bit at TLV_REF_1P2V.B3;
    const register unsigned short int REF_1P2V4 = 4;
    sbit  REF_1P2V4_bit at TLV_REF_1P2V.B4;
    const register unsigned short int REF_1P2V5 = 5;
    sbit  REF_1P2V5_bit at TLV_REF_1P2V.B5;
    const register unsigned short int REF_1P2V6 = 6;
    sbit  REF_1P2V6_bit at TLV_REF_1P2V.B6;
    const register unsigned short int REF_1P2V7 = 7;
    sbit  REF_1P2V7_bit at TLV_REF_1P2V.B7;
    const register unsigned short int REF_1P2V8 = 8;
    sbit  REF_1P2V8_bit at TLV_REF_1P2V.B8;
    const register unsigned short int REF_1P2V9 = 9;
    sbit  REF_1P2V9_bit at TLV_REF_1P2V.B9;
    const register unsigned short int REF_1P2V10 = 10;
    sbit  REF_1P2V10_bit at TLV_REF_1P2V.B10;
    const register unsigned short int REF_1P2V11 = 11;
    sbit  REF_1P2V11_bit at TLV_REF_1P2V.B11;
    const register unsigned short int REF_1P2V12 = 12;
    sbit  REF_1P2V12_bit at TLV_REF_1P2V.B12;
    const register unsigned short int REF_1P2V13 = 13;
    sbit  REF_1P2V13_bit at TLV_REF_1P2V.B13;
    const register unsigned short int REF_1P2V14 = 14;
    sbit  REF_1P2V14_bit at TLV_REF_1P2V.B14;
    const register unsigned short int REF_1P2V15 = 15;
    sbit  REF_1P2V15_bit at TLV_REF_1P2V.B15;
    const register unsigned short int REF_1P2V16 = 16;
    sbit  REF_1P2V16_bit at TLV_REF_1P2V.B16;
    const register unsigned short int REF_1P2V17 = 17;
    sbit  REF_1P2V17_bit at TLV_REF_1P2V.B17;
    const register unsigned short int REF_1P2V18 = 18;
    sbit  REF_1P2V18_bit at TLV_REF_1P2V.B18;
    const register unsigned short int REF_1P2V19 = 19;
    sbit  REF_1P2V19_bit at TLV_REF_1P2V.B19;
    const register unsigned short int REF_1P2V20 = 20;
    sbit  REF_1P2V20_bit at TLV_REF_1P2V.B20;
    const register unsigned short int REF_1P2V21 = 21;
    sbit  REF_1P2V21_bit at TLV_REF_1P2V.B21;
    const register unsigned short int REF_1P2V22 = 22;
    sbit  REF_1P2V22_bit at TLV_REF_1P2V.B22;
    const register unsigned short int REF_1P2V23 = 23;
    sbit  REF_1P2V23_bit at TLV_REF_1P2V.B23;
    const register unsigned short int REF_1P2V24 = 24;
    sbit  REF_1P2V24_bit at TLV_REF_1P2V.B24;
    const register unsigned short int REF_1P2V25 = 25;
    sbit  REF_1P2V25_bit at TLV_REF_1P2V.B25;
    const register unsigned short int REF_1P2V26 = 26;
    sbit  REF_1P2V26_bit at TLV_REF_1P2V.B26;
    const register unsigned short int REF_1P2V27 = 27;
    sbit  REF_1P2V27_bit at TLV_REF_1P2V.B27;
    const register unsigned short int REF_1P2V28 = 28;
    sbit  REF_1P2V28_bit at TLV_REF_1P2V.B28;
    const register unsigned short int REF_1P2V29 = 29;
    sbit  REF_1P2V29_bit at TLV_REF_1P2V.B29;
    const register unsigned short int REF_1P2V30 = 30;
    sbit  REF_1P2V30_bit at TLV_REF_1P2V.B30;
    const register unsigned short int REF_1P2V31 = 31;
    sbit  REF_1P2V31_bit at TLV_REF_1P2V.B31;

sfr far unsigned long   volatile TLV_REF_1P45V        absolute 0x00201100;
    const register unsigned short int REF_1P45V0 = 0;
    sbit  REF_1P45V0_bit at TLV_REF_1P45V.B0;
    const register unsigned short int REF_1P45V1 = 1;
    sbit  REF_1P45V1_bit at TLV_REF_1P45V.B1;
    const register unsigned short int REF_1P45V2 = 2;
    sbit  REF_1P45V2_bit at TLV_REF_1P45V.B2;
    const register unsigned short int REF_1P45V3 = 3;
    sbit  REF_1P45V3_bit at TLV_REF_1P45V.B3;
    const register unsigned short int REF_1P45V4 = 4;
    sbit  REF_1P45V4_bit at TLV_REF_1P45V.B4;
    const register unsigned short int REF_1P45V5 = 5;
    sbit  REF_1P45V5_bit at TLV_REF_1P45V.B5;
    const register unsigned short int REF_1P45V6 = 6;
    sbit  REF_1P45V6_bit at TLV_REF_1P45V.B6;
    const register unsigned short int REF_1P45V7 = 7;
    sbit  REF_1P45V7_bit at TLV_REF_1P45V.B7;
    const register unsigned short int REF_1P45V8 = 8;
    sbit  REF_1P45V8_bit at TLV_REF_1P45V.B8;
    const register unsigned short int REF_1P45V9 = 9;
    sbit  REF_1P45V9_bit at TLV_REF_1P45V.B9;
    const register unsigned short int REF_1P45V10 = 10;
    sbit  REF_1P45V10_bit at TLV_REF_1P45V.B10;
    const register unsigned short int REF_1P45V11 = 11;
    sbit  REF_1P45V11_bit at TLV_REF_1P45V.B11;
    const register unsigned short int REF_1P45V12 = 12;
    sbit  REF_1P45V12_bit at TLV_REF_1P45V.B12;
    const register unsigned short int REF_1P45V13 = 13;
    sbit  REF_1P45V13_bit at TLV_REF_1P45V.B13;
    const register unsigned short int REF_1P45V14 = 14;
    sbit  REF_1P45V14_bit at TLV_REF_1P45V.B14;
    const register unsigned short int REF_1P45V15 = 15;
    sbit  REF_1P45V15_bit at TLV_REF_1P45V.B15;
    const register unsigned short int REF_1P45V16 = 16;
    sbit  REF_1P45V16_bit at TLV_REF_1P45V.B16;
    const register unsigned short int REF_1P45V17 = 17;
    sbit  REF_1P45V17_bit at TLV_REF_1P45V.B17;
    const register unsigned short int REF_1P45V18 = 18;
    sbit  REF_1P45V18_bit at TLV_REF_1P45V.B18;
    const register unsigned short int REF_1P45V19 = 19;
    sbit  REF_1P45V19_bit at TLV_REF_1P45V.B19;
    const register unsigned short int REF_1P45V20 = 20;
    sbit  REF_1P45V20_bit at TLV_REF_1P45V.B20;
    const register unsigned short int REF_1P45V21 = 21;
    sbit  REF_1P45V21_bit at TLV_REF_1P45V.B21;
    const register unsigned short int REF_1P45V22 = 22;
    sbit  REF_1P45V22_bit at TLV_REF_1P45V.B22;
    const register unsigned short int REF_1P45V23 = 23;
    sbit  REF_1P45V23_bit at TLV_REF_1P45V.B23;
    const register unsigned short int REF_1P45V24 = 24;
    sbit  REF_1P45V24_bit at TLV_REF_1P45V.B24;
    const register unsigned short int REF_1P45V25 = 25;
    sbit  REF_1P45V25_bit at TLV_REF_1P45V.B25;
    const register unsigned short int REF_1P45V26 = 26;
    sbit  REF_1P45V26_bit at TLV_REF_1P45V.B26;
    const register unsigned short int REF_1P45V27 = 27;
    sbit  REF_1P45V27_bit at TLV_REF_1P45V.B27;
    const register unsigned short int REF_1P45V28 = 28;
    sbit  REF_1P45V28_bit at TLV_REF_1P45V.B28;
    const register unsigned short int REF_1P45V29 = 29;
    sbit  REF_1P45V29_bit at TLV_REF_1P45V.B29;
    const register unsigned short int REF_1P45V30 = 30;
    sbit  REF_1P45V30_bit at TLV_REF_1P45V.B30;
    const register unsigned short int REF_1P45V31 = 31;
    sbit  REF_1P45V31_bit at TLV_REF_1P45V.B31;

sfr far unsigned long   volatile TLV_REF_2P5V         absolute 0x00201104;
    const register unsigned short int REF_2P5V0 = 0;
    sbit  REF_2P5V0_bit at TLV_REF_2P5V.B0;
    const register unsigned short int REF_2P5V1 = 1;
    sbit  REF_2P5V1_bit at TLV_REF_2P5V.B1;
    const register unsigned short int REF_2P5V2 = 2;
    sbit  REF_2P5V2_bit at TLV_REF_2P5V.B2;
    const register unsigned short int REF_2P5V3 = 3;
    sbit  REF_2P5V3_bit at TLV_REF_2P5V.B3;
    const register unsigned short int REF_2P5V4 = 4;
    sbit  REF_2P5V4_bit at TLV_REF_2P5V.B4;
    const register unsigned short int REF_2P5V5 = 5;
    sbit  REF_2P5V5_bit at TLV_REF_2P5V.B5;
    const register unsigned short int REF_2P5V6 = 6;
    sbit  REF_2P5V6_bit at TLV_REF_2P5V.B6;
    const register unsigned short int REF_2P5V7 = 7;
    sbit  REF_2P5V7_bit at TLV_REF_2P5V.B7;
    const register unsigned short int REF_2P5V8 = 8;
    sbit  REF_2P5V8_bit at TLV_REF_2P5V.B8;
    const register unsigned short int REF_2P5V9 = 9;
    sbit  REF_2P5V9_bit at TLV_REF_2P5V.B9;
    const register unsigned short int REF_2P5V10 = 10;
    sbit  REF_2P5V10_bit at TLV_REF_2P5V.B10;
    const register unsigned short int REF_2P5V11 = 11;
    sbit  REF_2P5V11_bit at TLV_REF_2P5V.B11;
    const register unsigned short int REF_2P5V12 = 12;
    sbit  REF_2P5V12_bit at TLV_REF_2P5V.B12;
    const register unsigned short int REF_2P5V13 = 13;
    sbit  REF_2P5V13_bit at TLV_REF_2P5V.B13;
    const register unsigned short int REF_2P5V14 = 14;
    sbit  REF_2P5V14_bit at TLV_REF_2P5V.B14;
    const register unsigned short int REF_2P5V15 = 15;
    sbit  REF_2P5V15_bit at TLV_REF_2P5V.B15;
    const register unsigned short int REF_2P5V16 = 16;
    sbit  REF_2P5V16_bit at TLV_REF_2P5V.B16;
    const register unsigned short int REF_2P5V17 = 17;
    sbit  REF_2P5V17_bit at TLV_REF_2P5V.B17;
    const register unsigned short int REF_2P5V18 = 18;
    sbit  REF_2P5V18_bit at TLV_REF_2P5V.B18;
    const register unsigned short int REF_2P5V19 = 19;
    sbit  REF_2P5V19_bit at TLV_REF_2P5V.B19;
    const register unsigned short int REF_2P5V20 = 20;
    sbit  REF_2P5V20_bit at TLV_REF_2P5V.B20;
    const register unsigned short int REF_2P5V21 = 21;
    sbit  REF_2P5V21_bit at TLV_REF_2P5V.B21;
    const register unsigned short int REF_2P5V22 = 22;
    sbit  REF_2P5V22_bit at TLV_REF_2P5V.B22;
    const register unsigned short int REF_2P5V23 = 23;
    sbit  REF_2P5V23_bit at TLV_REF_2P5V.B23;
    const register unsigned short int REF_2P5V24 = 24;
    sbit  REF_2P5V24_bit at TLV_REF_2P5V.B24;
    const register unsigned short int REF_2P5V25 = 25;
    sbit  REF_2P5V25_bit at TLV_REF_2P5V.B25;
    const register unsigned short int REF_2P5V26 = 26;
    sbit  REF_2P5V26_bit at TLV_REF_2P5V.B26;
    const register unsigned short int REF_2P5V27 = 27;
    sbit  REF_2P5V27_bit at TLV_REF_2P5V.B27;
    const register unsigned short int REF_2P5V28 = 28;
    sbit  REF_2P5V28_bit at TLV_REF_2P5V.B28;
    const register unsigned short int REF_2P5V29 = 29;
    sbit  REF_2P5V29_bit at TLV_REF_2P5V.B29;
    const register unsigned short int REF_2P5V30 = 30;
    sbit  REF_2P5V30_bit at TLV_REF_2P5V.B30;
    const register unsigned short int REF_2P5V31 = 31;
    sbit  REF_2P5V31_bit at TLV_REF_2P5V.B31;

sfr far unsigned long   volatile TLV_FLASH_INFO_TAG   absolute 0x00201108;
    const register unsigned short int FLASH_INFO_TAG0 = 0;
    sbit  FLASH_INFO_TAG0_bit at TLV_FLASH_INFO_TAG.B0;
    const register unsigned short int FLASH_INFO_TAG1 = 1;
    sbit  FLASH_INFO_TAG1_bit at TLV_FLASH_INFO_TAG.B1;
    const register unsigned short int FLASH_INFO_TAG2 = 2;
    sbit  FLASH_INFO_TAG2_bit at TLV_FLASH_INFO_TAG.B2;
    const register unsigned short int FLASH_INFO_TAG3 = 3;
    sbit  FLASH_INFO_TAG3_bit at TLV_FLASH_INFO_TAG.B3;
    const register unsigned short int FLASH_INFO_TAG4 = 4;
    sbit  FLASH_INFO_TAG4_bit at TLV_FLASH_INFO_TAG.B4;
    const register unsigned short int FLASH_INFO_TAG5 = 5;
    sbit  FLASH_INFO_TAG5_bit at TLV_FLASH_INFO_TAG.B5;
    const register unsigned short int FLASH_INFO_TAG6 = 6;
    sbit  FLASH_INFO_TAG6_bit at TLV_FLASH_INFO_TAG.B6;
    const register unsigned short int FLASH_INFO_TAG7 = 7;
    sbit  FLASH_INFO_TAG7_bit at TLV_FLASH_INFO_TAG.B7;
    const register unsigned short int FLASH_INFO_TAG8 = 8;
    sbit  FLASH_INFO_TAG8_bit at TLV_FLASH_INFO_TAG.B8;
    const register unsigned short int FLASH_INFO_TAG9 = 9;
    sbit  FLASH_INFO_TAG9_bit at TLV_FLASH_INFO_TAG.B9;
    const register unsigned short int FLASH_INFO_TAG10 = 10;
    sbit  FLASH_INFO_TAG10_bit at TLV_FLASH_INFO_TAG.B10;
    const register unsigned short int FLASH_INFO_TAG11 = 11;
    sbit  FLASH_INFO_TAG11_bit at TLV_FLASH_INFO_TAG.B11;
    const register unsigned short int FLASH_INFO_TAG12 = 12;
    sbit  FLASH_INFO_TAG12_bit at TLV_FLASH_INFO_TAG.B12;
    const register unsigned short int FLASH_INFO_TAG13 = 13;
    sbit  FLASH_INFO_TAG13_bit at TLV_FLASH_INFO_TAG.B13;
    const register unsigned short int FLASH_INFO_TAG14 = 14;
    sbit  FLASH_INFO_TAG14_bit at TLV_FLASH_INFO_TAG.B14;
    const register unsigned short int FLASH_INFO_TAG15 = 15;
    sbit  FLASH_INFO_TAG15_bit at TLV_FLASH_INFO_TAG.B15;
    const register unsigned short int FLASH_INFO_TAG16 = 16;
    sbit  FLASH_INFO_TAG16_bit at TLV_FLASH_INFO_TAG.B16;
    const register unsigned short int FLASH_INFO_TAG17 = 17;
    sbit  FLASH_INFO_TAG17_bit at TLV_FLASH_INFO_TAG.B17;
    const register unsigned short int FLASH_INFO_TAG18 = 18;
    sbit  FLASH_INFO_TAG18_bit at TLV_FLASH_INFO_TAG.B18;
    const register unsigned short int FLASH_INFO_TAG19 = 19;
    sbit  FLASH_INFO_TAG19_bit at TLV_FLASH_INFO_TAG.B19;
    const register unsigned short int FLASH_INFO_TAG20 = 20;
    sbit  FLASH_INFO_TAG20_bit at TLV_FLASH_INFO_TAG.B20;
    const register unsigned short int FLASH_INFO_TAG21 = 21;
    sbit  FLASH_INFO_TAG21_bit at TLV_FLASH_INFO_TAG.B21;
    const register unsigned short int FLASH_INFO_TAG22 = 22;
    sbit  FLASH_INFO_TAG22_bit at TLV_FLASH_INFO_TAG.B22;
    const register unsigned short int FLASH_INFO_TAG23 = 23;
    sbit  FLASH_INFO_TAG23_bit at TLV_FLASH_INFO_TAG.B23;
    const register unsigned short int FLASH_INFO_TAG24 = 24;
    sbit  FLASH_INFO_TAG24_bit at TLV_FLASH_INFO_TAG.B24;
    const register unsigned short int FLASH_INFO_TAG25 = 25;
    sbit  FLASH_INFO_TAG25_bit at TLV_FLASH_INFO_TAG.B25;
    const register unsigned short int FLASH_INFO_TAG26 = 26;
    sbit  FLASH_INFO_TAG26_bit at TLV_FLASH_INFO_TAG.B26;
    const register unsigned short int FLASH_INFO_TAG27 = 27;
    sbit  FLASH_INFO_TAG27_bit at TLV_FLASH_INFO_TAG.B27;
    const register unsigned short int FLASH_INFO_TAG28 = 28;
    sbit  FLASH_INFO_TAG28_bit at TLV_FLASH_INFO_TAG.B28;
    const register unsigned short int FLASH_INFO_TAG29 = 29;
    sbit  FLASH_INFO_TAG29_bit at TLV_FLASH_INFO_TAG.B29;
    const register unsigned short int FLASH_INFO_TAG30 = 30;
    sbit  FLASH_INFO_TAG30_bit at TLV_FLASH_INFO_TAG.B30;
    const register unsigned short int FLASH_INFO_TAG31 = 31;
    sbit  FLASH_INFO_TAG31_bit at TLV_FLASH_INFO_TAG.B31;

sfr far unsigned long   volatile TLV_FLASH_INFO_LEN   absolute 0x0020110C;
    const register unsigned short int FLASH_INFO_LEN0 = 0;
    sbit  FLASH_INFO_LEN0_bit at TLV_FLASH_INFO_LEN.B0;
    const register unsigned short int FLASH_INFO_LEN1 = 1;
    sbit  FLASH_INFO_LEN1_bit at TLV_FLASH_INFO_LEN.B1;
    const register unsigned short int FLASH_INFO_LEN2 = 2;
    sbit  FLASH_INFO_LEN2_bit at TLV_FLASH_INFO_LEN.B2;
    const register unsigned short int FLASH_INFO_LEN3 = 3;
    sbit  FLASH_INFO_LEN3_bit at TLV_FLASH_INFO_LEN.B3;
    const register unsigned short int FLASH_INFO_LEN4 = 4;
    sbit  FLASH_INFO_LEN4_bit at TLV_FLASH_INFO_LEN.B4;
    const register unsigned short int FLASH_INFO_LEN5 = 5;
    sbit  FLASH_INFO_LEN5_bit at TLV_FLASH_INFO_LEN.B5;
    const register unsigned short int FLASH_INFO_LEN6 = 6;
    sbit  FLASH_INFO_LEN6_bit at TLV_FLASH_INFO_LEN.B6;
    const register unsigned short int FLASH_INFO_LEN7 = 7;
    sbit  FLASH_INFO_LEN7_bit at TLV_FLASH_INFO_LEN.B7;
    const register unsigned short int FLASH_INFO_LEN8 = 8;
    sbit  FLASH_INFO_LEN8_bit at TLV_FLASH_INFO_LEN.B8;
    const register unsigned short int FLASH_INFO_LEN9 = 9;
    sbit  FLASH_INFO_LEN9_bit at TLV_FLASH_INFO_LEN.B9;
    const register unsigned short int FLASH_INFO_LEN10 = 10;
    sbit  FLASH_INFO_LEN10_bit at TLV_FLASH_INFO_LEN.B10;
    const register unsigned short int FLASH_INFO_LEN11 = 11;
    sbit  FLASH_INFO_LEN11_bit at TLV_FLASH_INFO_LEN.B11;
    const register unsigned short int FLASH_INFO_LEN12 = 12;
    sbit  FLASH_INFO_LEN12_bit at TLV_FLASH_INFO_LEN.B12;
    const register unsigned short int FLASH_INFO_LEN13 = 13;
    sbit  FLASH_INFO_LEN13_bit at TLV_FLASH_INFO_LEN.B13;
    const register unsigned short int FLASH_INFO_LEN14 = 14;
    sbit  FLASH_INFO_LEN14_bit at TLV_FLASH_INFO_LEN.B14;
    const register unsigned short int FLASH_INFO_LEN15 = 15;
    sbit  FLASH_INFO_LEN15_bit at TLV_FLASH_INFO_LEN.B15;
    const register unsigned short int FLASH_INFO_LEN16 = 16;
    sbit  FLASH_INFO_LEN16_bit at TLV_FLASH_INFO_LEN.B16;
    const register unsigned short int FLASH_INFO_LEN17 = 17;
    sbit  FLASH_INFO_LEN17_bit at TLV_FLASH_INFO_LEN.B17;
    const register unsigned short int FLASH_INFO_LEN18 = 18;
    sbit  FLASH_INFO_LEN18_bit at TLV_FLASH_INFO_LEN.B18;
    const register unsigned short int FLASH_INFO_LEN19 = 19;
    sbit  FLASH_INFO_LEN19_bit at TLV_FLASH_INFO_LEN.B19;
    const register unsigned short int FLASH_INFO_LEN20 = 20;
    sbit  FLASH_INFO_LEN20_bit at TLV_FLASH_INFO_LEN.B20;
    const register unsigned short int FLASH_INFO_LEN21 = 21;
    sbit  FLASH_INFO_LEN21_bit at TLV_FLASH_INFO_LEN.B21;
    const register unsigned short int FLASH_INFO_LEN22 = 22;
    sbit  FLASH_INFO_LEN22_bit at TLV_FLASH_INFO_LEN.B22;
    const register unsigned short int FLASH_INFO_LEN23 = 23;
    sbit  FLASH_INFO_LEN23_bit at TLV_FLASH_INFO_LEN.B23;
    const register unsigned short int FLASH_INFO_LEN24 = 24;
    sbit  FLASH_INFO_LEN24_bit at TLV_FLASH_INFO_LEN.B24;
    const register unsigned short int FLASH_INFO_LEN25 = 25;
    sbit  FLASH_INFO_LEN25_bit at TLV_FLASH_INFO_LEN.B25;
    const register unsigned short int FLASH_INFO_LEN26 = 26;
    sbit  FLASH_INFO_LEN26_bit at TLV_FLASH_INFO_LEN.B26;
    const register unsigned short int FLASH_INFO_LEN27 = 27;
    sbit  FLASH_INFO_LEN27_bit at TLV_FLASH_INFO_LEN.B27;
    const register unsigned short int FLASH_INFO_LEN28 = 28;
    sbit  FLASH_INFO_LEN28_bit at TLV_FLASH_INFO_LEN.B28;
    const register unsigned short int FLASH_INFO_LEN29 = 29;
    sbit  FLASH_INFO_LEN29_bit at TLV_FLASH_INFO_LEN.B29;
    const register unsigned short int FLASH_INFO_LEN30 = 30;
    sbit  FLASH_INFO_LEN30_bit at TLV_FLASH_INFO_LEN.B30;
    const register unsigned short int FLASH_INFO_LEN31 = 31;
    sbit  FLASH_INFO_LEN31_bit at TLV_FLASH_INFO_LEN.B31;

sfr far unsigned long   volatile TLV_FLASH_MAX_PROG_PULSES absolute 0x00201110;
    const register unsigned short int FLASH_MAX_PROG_PULSES0 = 0;
    sbit  FLASH_MAX_PROG_PULSES0_bit at TLV_FLASH_MAX_PROG_PULSES.B0;
    const register unsigned short int FLASH_MAX_PROG_PULSES1 = 1;
    sbit  FLASH_MAX_PROG_PULSES1_bit at TLV_FLASH_MAX_PROG_PULSES.B1;
    const register unsigned short int FLASH_MAX_PROG_PULSES2 = 2;
    sbit  FLASH_MAX_PROG_PULSES2_bit at TLV_FLASH_MAX_PROG_PULSES.B2;
    const register unsigned short int FLASH_MAX_PROG_PULSES3 = 3;
    sbit  FLASH_MAX_PROG_PULSES3_bit at TLV_FLASH_MAX_PROG_PULSES.B3;
    const register unsigned short int FLASH_MAX_PROG_PULSES4 = 4;
    sbit  FLASH_MAX_PROG_PULSES4_bit at TLV_FLASH_MAX_PROG_PULSES.B4;
    const register unsigned short int FLASH_MAX_PROG_PULSES5 = 5;
    sbit  FLASH_MAX_PROG_PULSES5_bit at TLV_FLASH_MAX_PROG_PULSES.B5;
    const register unsigned short int FLASH_MAX_PROG_PULSES6 = 6;
    sbit  FLASH_MAX_PROG_PULSES6_bit at TLV_FLASH_MAX_PROG_PULSES.B6;
    const register unsigned short int FLASH_MAX_PROG_PULSES7 = 7;
    sbit  FLASH_MAX_PROG_PULSES7_bit at TLV_FLASH_MAX_PROG_PULSES.B7;
    const register unsigned short int FLASH_MAX_PROG_PULSES8 = 8;
    sbit  FLASH_MAX_PROG_PULSES8_bit at TLV_FLASH_MAX_PROG_PULSES.B8;
    const register unsigned short int FLASH_MAX_PROG_PULSES9 = 9;
    sbit  FLASH_MAX_PROG_PULSES9_bit at TLV_FLASH_MAX_PROG_PULSES.B9;
    const register unsigned short int FLASH_MAX_PROG_PULSES10 = 10;
    sbit  FLASH_MAX_PROG_PULSES10_bit at TLV_FLASH_MAX_PROG_PULSES.B10;
    const register unsigned short int FLASH_MAX_PROG_PULSES11 = 11;
    sbit  FLASH_MAX_PROG_PULSES11_bit at TLV_FLASH_MAX_PROG_PULSES.B11;
    const register unsigned short int FLASH_MAX_PROG_PULSES12 = 12;
    sbit  FLASH_MAX_PROG_PULSES12_bit at TLV_FLASH_MAX_PROG_PULSES.B12;
    const register unsigned short int FLASH_MAX_PROG_PULSES13 = 13;
    sbit  FLASH_MAX_PROG_PULSES13_bit at TLV_FLASH_MAX_PROG_PULSES.B13;
    const register unsigned short int FLASH_MAX_PROG_PULSES14 = 14;
    sbit  FLASH_MAX_PROG_PULSES14_bit at TLV_FLASH_MAX_PROG_PULSES.B14;
    const register unsigned short int FLASH_MAX_PROG_PULSES15 = 15;
    sbit  FLASH_MAX_PROG_PULSES15_bit at TLV_FLASH_MAX_PROG_PULSES.B15;
    const register unsigned short int FLASH_MAX_PROG_PULSES16 = 16;
    sbit  FLASH_MAX_PROG_PULSES16_bit at TLV_FLASH_MAX_PROG_PULSES.B16;
    const register unsigned short int FLASH_MAX_PROG_PULSES17 = 17;
    sbit  FLASH_MAX_PROG_PULSES17_bit at TLV_FLASH_MAX_PROG_PULSES.B17;
    const register unsigned short int FLASH_MAX_PROG_PULSES18 = 18;
    sbit  FLASH_MAX_PROG_PULSES18_bit at TLV_FLASH_MAX_PROG_PULSES.B18;
    const register unsigned short int FLASH_MAX_PROG_PULSES19 = 19;
    sbit  FLASH_MAX_PROG_PULSES19_bit at TLV_FLASH_MAX_PROG_PULSES.B19;
    const register unsigned short int FLASH_MAX_PROG_PULSES20 = 20;
    sbit  FLASH_MAX_PROG_PULSES20_bit at TLV_FLASH_MAX_PROG_PULSES.B20;
    const register unsigned short int FLASH_MAX_PROG_PULSES21 = 21;
    sbit  FLASH_MAX_PROG_PULSES21_bit at TLV_FLASH_MAX_PROG_PULSES.B21;
    const register unsigned short int FLASH_MAX_PROG_PULSES22 = 22;
    sbit  FLASH_MAX_PROG_PULSES22_bit at TLV_FLASH_MAX_PROG_PULSES.B22;
    const register unsigned short int FLASH_MAX_PROG_PULSES23 = 23;
    sbit  FLASH_MAX_PROG_PULSES23_bit at TLV_FLASH_MAX_PROG_PULSES.B23;
    const register unsigned short int FLASH_MAX_PROG_PULSES24 = 24;
    sbit  FLASH_MAX_PROG_PULSES24_bit at TLV_FLASH_MAX_PROG_PULSES.B24;
    const register unsigned short int FLASH_MAX_PROG_PULSES25 = 25;
    sbit  FLASH_MAX_PROG_PULSES25_bit at TLV_FLASH_MAX_PROG_PULSES.B25;
    const register unsigned short int FLASH_MAX_PROG_PULSES26 = 26;
    sbit  FLASH_MAX_PROG_PULSES26_bit at TLV_FLASH_MAX_PROG_PULSES.B26;
    const register unsigned short int FLASH_MAX_PROG_PULSES27 = 27;
    sbit  FLASH_MAX_PROG_PULSES27_bit at TLV_FLASH_MAX_PROG_PULSES.B27;
    const register unsigned short int FLASH_MAX_PROG_PULSES28 = 28;
    sbit  FLASH_MAX_PROG_PULSES28_bit at TLV_FLASH_MAX_PROG_PULSES.B28;
    const register unsigned short int FLASH_MAX_PROG_PULSES29 = 29;
    sbit  FLASH_MAX_PROG_PULSES29_bit at TLV_FLASH_MAX_PROG_PULSES.B29;
    const register unsigned short int FLASH_MAX_PROG_PULSES30 = 30;
    sbit  FLASH_MAX_PROG_PULSES30_bit at TLV_FLASH_MAX_PROG_PULSES.B30;
    const register unsigned short int FLASH_MAX_PROG_PULSES31 = 31;
    sbit  FLASH_MAX_PROG_PULSES31_bit at TLV_FLASH_MAX_PROG_PULSES.B31;

sfr far unsigned long   volatile TLV_FLASH_MAX_ERASE_PULSES absolute 0x00201114;
    const register unsigned short int FLASH_MAX_ERASE_PULSES0 = 0;
    sbit  FLASH_MAX_ERASE_PULSES0_bit at TLV_FLASH_MAX_ERASE_PULSES.B0;
    const register unsigned short int FLASH_MAX_ERASE_PULSES1 = 1;
    sbit  FLASH_MAX_ERASE_PULSES1_bit at TLV_FLASH_MAX_ERASE_PULSES.B1;
    const register unsigned short int FLASH_MAX_ERASE_PULSES2 = 2;
    sbit  FLASH_MAX_ERASE_PULSES2_bit at TLV_FLASH_MAX_ERASE_PULSES.B2;
    const register unsigned short int FLASH_MAX_ERASE_PULSES3 = 3;
    sbit  FLASH_MAX_ERASE_PULSES3_bit at TLV_FLASH_MAX_ERASE_PULSES.B3;
    const register unsigned short int FLASH_MAX_ERASE_PULSES4 = 4;
    sbit  FLASH_MAX_ERASE_PULSES4_bit at TLV_FLASH_MAX_ERASE_PULSES.B4;
    const register unsigned short int FLASH_MAX_ERASE_PULSES5 = 5;
    sbit  FLASH_MAX_ERASE_PULSES5_bit at TLV_FLASH_MAX_ERASE_PULSES.B5;
    const register unsigned short int FLASH_MAX_ERASE_PULSES6 = 6;
    sbit  FLASH_MAX_ERASE_PULSES6_bit at TLV_FLASH_MAX_ERASE_PULSES.B6;
    const register unsigned short int FLASH_MAX_ERASE_PULSES7 = 7;
    sbit  FLASH_MAX_ERASE_PULSES7_bit at TLV_FLASH_MAX_ERASE_PULSES.B7;
    const register unsigned short int FLASH_MAX_ERASE_PULSES8 = 8;
    sbit  FLASH_MAX_ERASE_PULSES8_bit at TLV_FLASH_MAX_ERASE_PULSES.B8;
    const register unsigned short int FLASH_MAX_ERASE_PULSES9 = 9;
    sbit  FLASH_MAX_ERASE_PULSES9_bit at TLV_FLASH_MAX_ERASE_PULSES.B9;
    const register unsigned short int FLASH_MAX_ERASE_PULSES10 = 10;
    sbit  FLASH_MAX_ERASE_PULSES10_bit at TLV_FLASH_MAX_ERASE_PULSES.B10;
    const register unsigned short int FLASH_MAX_ERASE_PULSES11 = 11;
    sbit  FLASH_MAX_ERASE_PULSES11_bit at TLV_FLASH_MAX_ERASE_PULSES.B11;
    const register unsigned short int FLASH_MAX_ERASE_PULSES12 = 12;
    sbit  FLASH_MAX_ERASE_PULSES12_bit at TLV_FLASH_MAX_ERASE_PULSES.B12;
    const register unsigned short int FLASH_MAX_ERASE_PULSES13 = 13;
    sbit  FLASH_MAX_ERASE_PULSES13_bit at TLV_FLASH_MAX_ERASE_PULSES.B13;
    const register unsigned short int FLASH_MAX_ERASE_PULSES14 = 14;
    sbit  FLASH_MAX_ERASE_PULSES14_bit at TLV_FLASH_MAX_ERASE_PULSES.B14;
    const register unsigned short int FLASH_MAX_ERASE_PULSES15 = 15;
    sbit  FLASH_MAX_ERASE_PULSES15_bit at TLV_FLASH_MAX_ERASE_PULSES.B15;
    const register unsigned short int FLASH_MAX_ERASE_PULSES16 = 16;
    sbit  FLASH_MAX_ERASE_PULSES16_bit at TLV_FLASH_MAX_ERASE_PULSES.B16;
    const register unsigned short int FLASH_MAX_ERASE_PULSES17 = 17;
    sbit  FLASH_MAX_ERASE_PULSES17_bit at TLV_FLASH_MAX_ERASE_PULSES.B17;
    const register unsigned short int FLASH_MAX_ERASE_PULSES18 = 18;
    sbit  FLASH_MAX_ERASE_PULSES18_bit at TLV_FLASH_MAX_ERASE_PULSES.B18;
    const register unsigned short int FLASH_MAX_ERASE_PULSES19 = 19;
    sbit  FLASH_MAX_ERASE_PULSES19_bit at TLV_FLASH_MAX_ERASE_PULSES.B19;
    const register unsigned short int FLASH_MAX_ERASE_PULSES20 = 20;
    sbit  FLASH_MAX_ERASE_PULSES20_bit at TLV_FLASH_MAX_ERASE_PULSES.B20;
    const register unsigned short int FLASH_MAX_ERASE_PULSES21 = 21;
    sbit  FLASH_MAX_ERASE_PULSES21_bit at TLV_FLASH_MAX_ERASE_PULSES.B21;
    const register unsigned short int FLASH_MAX_ERASE_PULSES22 = 22;
    sbit  FLASH_MAX_ERASE_PULSES22_bit at TLV_FLASH_MAX_ERASE_PULSES.B22;
    const register unsigned short int FLASH_MAX_ERASE_PULSES23 = 23;
    sbit  FLASH_MAX_ERASE_PULSES23_bit at TLV_FLASH_MAX_ERASE_PULSES.B23;
    const register unsigned short int FLASH_MAX_ERASE_PULSES24 = 24;
    sbit  FLASH_MAX_ERASE_PULSES24_bit at TLV_FLASH_MAX_ERASE_PULSES.B24;
    const register unsigned short int FLASH_MAX_ERASE_PULSES25 = 25;
    sbit  FLASH_MAX_ERASE_PULSES25_bit at TLV_FLASH_MAX_ERASE_PULSES.B25;
    const register unsigned short int FLASH_MAX_ERASE_PULSES26 = 26;
    sbit  FLASH_MAX_ERASE_PULSES26_bit at TLV_FLASH_MAX_ERASE_PULSES.B26;
    const register unsigned short int FLASH_MAX_ERASE_PULSES27 = 27;
    sbit  FLASH_MAX_ERASE_PULSES27_bit at TLV_FLASH_MAX_ERASE_PULSES.B27;
    const register unsigned short int FLASH_MAX_ERASE_PULSES28 = 28;
    sbit  FLASH_MAX_ERASE_PULSES28_bit at TLV_FLASH_MAX_ERASE_PULSES.B28;
    const register unsigned short int FLASH_MAX_ERASE_PULSES29 = 29;
    sbit  FLASH_MAX_ERASE_PULSES29_bit at TLV_FLASH_MAX_ERASE_PULSES.B29;
    const register unsigned short int FLASH_MAX_ERASE_PULSES30 = 30;
    sbit  FLASH_MAX_ERASE_PULSES30_bit at TLV_FLASH_MAX_ERASE_PULSES.B30;
    const register unsigned short int FLASH_MAX_ERASE_PULSES31 = 31;
    sbit  FLASH_MAX_ERASE_PULSES31_bit at TLV_FLASH_MAX_ERASE_PULSES.B31;

sfr far unsigned long   volatile TLV_RANDOM_NUM_TAG   absolute 0x00201118;
    const register unsigned short int RANDOM_NUM_TAG0 = 0;
    sbit  RANDOM_NUM_TAG0_bit at TLV_RANDOM_NUM_TAG.B0;
    const register unsigned short int RANDOM_NUM_TAG1 = 1;
    sbit  RANDOM_NUM_TAG1_bit at TLV_RANDOM_NUM_TAG.B1;
    const register unsigned short int RANDOM_NUM_TAG2 = 2;
    sbit  RANDOM_NUM_TAG2_bit at TLV_RANDOM_NUM_TAG.B2;
    const register unsigned short int RANDOM_NUM_TAG3 = 3;
    sbit  RANDOM_NUM_TAG3_bit at TLV_RANDOM_NUM_TAG.B3;
    const register unsigned short int RANDOM_NUM_TAG4 = 4;
    sbit  RANDOM_NUM_TAG4_bit at TLV_RANDOM_NUM_TAG.B4;
    const register unsigned short int RANDOM_NUM_TAG5 = 5;
    sbit  RANDOM_NUM_TAG5_bit at TLV_RANDOM_NUM_TAG.B5;
    const register unsigned short int RANDOM_NUM_TAG6 = 6;
    sbit  RANDOM_NUM_TAG6_bit at TLV_RANDOM_NUM_TAG.B6;
    const register unsigned short int RANDOM_NUM_TAG7 = 7;
    sbit  RANDOM_NUM_TAG7_bit at TLV_RANDOM_NUM_TAG.B7;
    const register unsigned short int RANDOM_NUM_TAG8 = 8;
    sbit  RANDOM_NUM_TAG8_bit at TLV_RANDOM_NUM_TAG.B8;
    const register unsigned short int RANDOM_NUM_TAG9 = 9;
    sbit  RANDOM_NUM_TAG9_bit at TLV_RANDOM_NUM_TAG.B9;
    const register unsigned short int RANDOM_NUM_TAG10 = 10;
    sbit  RANDOM_NUM_TAG10_bit at TLV_RANDOM_NUM_TAG.B10;
    const register unsigned short int RANDOM_NUM_TAG11 = 11;
    sbit  RANDOM_NUM_TAG11_bit at TLV_RANDOM_NUM_TAG.B11;
    const register unsigned short int RANDOM_NUM_TAG12 = 12;
    sbit  RANDOM_NUM_TAG12_bit at TLV_RANDOM_NUM_TAG.B12;
    const register unsigned short int RANDOM_NUM_TAG13 = 13;
    sbit  RANDOM_NUM_TAG13_bit at TLV_RANDOM_NUM_TAG.B13;
    const register unsigned short int RANDOM_NUM_TAG14 = 14;
    sbit  RANDOM_NUM_TAG14_bit at TLV_RANDOM_NUM_TAG.B14;
    const register unsigned short int RANDOM_NUM_TAG15 = 15;
    sbit  RANDOM_NUM_TAG15_bit at TLV_RANDOM_NUM_TAG.B15;
    const register unsigned short int RANDOM_NUM_TAG16 = 16;
    sbit  RANDOM_NUM_TAG16_bit at TLV_RANDOM_NUM_TAG.B16;
    const register unsigned short int RANDOM_NUM_TAG17 = 17;
    sbit  RANDOM_NUM_TAG17_bit at TLV_RANDOM_NUM_TAG.B17;
    const register unsigned short int RANDOM_NUM_TAG18 = 18;
    sbit  RANDOM_NUM_TAG18_bit at TLV_RANDOM_NUM_TAG.B18;
    const register unsigned short int RANDOM_NUM_TAG19 = 19;
    sbit  RANDOM_NUM_TAG19_bit at TLV_RANDOM_NUM_TAG.B19;
    const register unsigned short int RANDOM_NUM_TAG20 = 20;
    sbit  RANDOM_NUM_TAG20_bit at TLV_RANDOM_NUM_TAG.B20;
    const register unsigned short int RANDOM_NUM_TAG21 = 21;
    sbit  RANDOM_NUM_TAG21_bit at TLV_RANDOM_NUM_TAG.B21;
    const register unsigned short int RANDOM_NUM_TAG22 = 22;
    sbit  RANDOM_NUM_TAG22_bit at TLV_RANDOM_NUM_TAG.B22;
    const register unsigned short int RANDOM_NUM_TAG23 = 23;
    sbit  RANDOM_NUM_TAG23_bit at TLV_RANDOM_NUM_TAG.B23;
    const register unsigned short int RANDOM_NUM_TAG24 = 24;
    sbit  RANDOM_NUM_TAG24_bit at TLV_RANDOM_NUM_TAG.B24;
    const register unsigned short int RANDOM_NUM_TAG25 = 25;
    sbit  RANDOM_NUM_TAG25_bit at TLV_RANDOM_NUM_TAG.B25;
    const register unsigned short int RANDOM_NUM_TAG26 = 26;
    sbit  RANDOM_NUM_TAG26_bit at TLV_RANDOM_NUM_TAG.B26;
    const register unsigned short int RANDOM_NUM_TAG27 = 27;
    sbit  RANDOM_NUM_TAG27_bit at TLV_RANDOM_NUM_TAG.B27;
    const register unsigned short int RANDOM_NUM_TAG28 = 28;
    sbit  RANDOM_NUM_TAG28_bit at TLV_RANDOM_NUM_TAG.B28;
    const register unsigned short int RANDOM_NUM_TAG29 = 29;
    sbit  RANDOM_NUM_TAG29_bit at TLV_RANDOM_NUM_TAG.B29;
    const register unsigned short int RANDOM_NUM_TAG30 = 30;
    sbit  RANDOM_NUM_TAG30_bit at TLV_RANDOM_NUM_TAG.B30;
    const register unsigned short int RANDOM_NUM_TAG31 = 31;
    sbit  RANDOM_NUM_TAG31_bit at TLV_RANDOM_NUM_TAG.B31;

sfr far unsigned long   volatile TLV_RANDOM_NUM_LEN   absolute 0x0020111C;
    const register unsigned short int RANDOM_NUM_LEN0 = 0;
    sbit  RANDOM_NUM_LEN0_bit at TLV_RANDOM_NUM_LEN.B0;
    const register unsigned short int RANDOM_NUM_LEN1 = 1;
    sbit  RANDOM_NUM_LEN1_bit at TLV_RANDOM_NUM_LEN.B1;
    const register unsigned short int RANDOM_NUM_LEN2 = 2;
    sbit  RANDOM_NUM_LEN2_bit at TLV_RANDOM_NUM_LEN.B2;
    const register unsigned short int RANDOM_NUM_LEN3 = 3;
    sbit  RANDOM_NUM_LEN3_bit at TLV_RANDOM_NUM_LEN.B3;
    const register unsigned short int RANDOM_NUM_LEN4 = 4;
    sbit  RANDOM_NUM_LEN4_bit at TLV_RANDOM_NUM_LEN.B4;
    const register unsigned short int RANDOM_NUM_LEN5 = 5;
    sbit  RANDOM_NUM_LEN5_bit at TLV_RANDOM_NUM_LEN.B5;
    const register unsigned short int RANDOM_NUM_LEN6 = 6;
    sbit  RANDOM_NUM_LEN6_bit at TLV_RANDOM_NUM_LEN.B6;
    const register unsigned short int RANDOM_NUM_LEN7 = 7;
    sbit  RANDOM_NUM_LEN7_bit at TLV_RANDOM_NUM_LEN.B7;
    const register unsigned short int RANDOM_NUM_LEN8 = 8;
    sbit  RANDOM_NUM_LEN8_bit at TLV_RANDOM_NUM_LEN.B8;
    const register unsigned short int RANDOM_NUM_LEN9 = 9;
    sbit  RANDOM_NUM_LEN9_bit at TLV_RANDOM_NUM_LEN.B9;
    const register unsigned short int RANDOM_NUM_LEN10 = 10;
    sbit  RANDOM_NUM_LEN10_bit at TLV_RANDOM_NUM_LEN.B10;
    const register unsigned short int RANDOM_NUM_LEN11 = 11;
    sbit  RANDOM_NUM_LEN11_bit at TLV_RANDOM_NUM_LEN.B11;
    const register unsigned short int RANDOM_NUM_LEN12 = 12;
    sbit  RANDOM_NUM_LEN12_bit at TLV_RANDOM_NUM_LEN.B12;
    const register unsigned short int RANDOM_NUM_LEN13 = 13;
    sbit  RANDOM_NUM_LEN13_bit at TLV_RANDOM_NUM_LEN.B13;
    const register unsigned short int RANDOM_NUM_LEN14 = 14;
    sbit  RANDOM_NUM_LEN14_bit at TLV_RANDOM_NUM_LEN.B14;
    const register unsigned short int RANDOM_NUM_LEN15 = 15;
    sbit  RANDOM_NUM_LEN15_bit at TLV_RANDOM_NUM_LEN.B15;
    const register unsigned short int RANDOM_NUM_LEN16 = 16;
    sbit  RANDOM_NUM_LEN16_bit at TLV_RANDOM_NUM_LEN.B16;
    const register unsigned short int RANDOM_NUM_LEN17 = 17;
    sbit  RANDOM_NUM_LEN17_bit at TLV_RANDOM_NUM_LEN.B17;
    const register unsigned short int RANDOM_NUM_LEN18 = 18;
    sbit  RANDOM_NUM_LEN18_bit at TLV_RANDOM_NUM_LEN.B18;
    const register unsigned short int RANDOM_NUM_LEN19 = 19;
    sbit  RANDOM_NUM_LEN19_bit at TLV_RANDOM_NUM_LEN.B19;
    const register unsigned short int RANDOM_NUM_LEN20 = 20;
    sbit  RANDOM_NUM_LEN20_bit at TLV_RANDOM_NUM_LEN.B20;
    const register unsigned short int RANDOM_NUM_LEN21 = 21;
    sbit  RANDOM_NUM_LEN21_bit at TLV_RANDOM_NUM_LEN.B21;
    const register unsigned short int RANDOM_NUM_LEN22 = 22;
    sbit  RANDOM_NUM_LEN22_bit at TLV_RANDOM_NUM_LEN.B22;
    const register unsigned short int RANDOM_NUM_LEN23 = 23;
    sbit  RANDOM_NUM_LEN23_bit at TLV_RANDOM_NUM_LEN.B23;
    const register unsigned short int RANDOM_NUM_LEN24 = 24;
    sbit  RANDOM_NUM_LEN24_bit at TLV_RANDOM_NUM_LEN.B24;
    const register unsigned short int RANDOM_NUM_LEN25 = 25;
    sbit  RANDOM_NUM_LEN25_bit at TLV_RANDOM_NUM_LEN.B25;
    const register unsigned short int RANDOM_NUM_LEN26 = 26;
    sbit  RANDOM_NUM_LEN26_bit at TLV_RANDOM_NUM_LEN.B26;
    const register unsigned short int RANDOM_NUM_LEN27 = 27;
    sbit  RANDOM_NUM_LEN27_bit at TLV_RANDOM_NUM_LEN.B27;
    const register unsigned short int RANDOM_NUM_LEN28 = 28;
    sbit  RANDOM_NUM_LEN28_bit at TLV_RANDOM_NUM_LEN.B28;
    const register unsigned short int RANDOM_NUM_LEN29 = 29;
    sbit  RANDOM_NUM_LEN29_bit at TLV_RANDOM_NUM_LEN.B29;
    const register unsigned short int RANDOM_NUM_LEN30 = 30;
    sbit  RANDOM_NUM_LEN30_bit at TLV_RANDOM_NUM_LEN.B30;
    const register unsigned short int RANDOM_NUM_LEN31 = 31;
    sbit  RANDOM_NUM_LEN31_bit at TLV_RANDOM_NUM_LEN.B31;

sfr far unsigned long   volatile TLV_RANDOM_NUM_1     absolute 0x00201120;
    const register unsigned short int RANDOM_NUM_10 = 0;
    sbit  RANDOM_NUM_10_bit at TLV_RANDOM_NUM_1.B0;
    const register unsigned short int RANDOM_NUM_11 = 1;
    sbit  RANDOM_NUM_11_bit at TLV_RANDOM_NUM_1.B1;
    const register unsigned short int RANDOM_NUM_12 = 2;
    sbit  RANDOM_NUM_12_bit at TLV_RANDOM_NUM_1.B2;
    const register unsigned short int RANDOM_NUM_13 = 3;
    sbit  RANDOM_NUM_13_bit at TLV_RANDOM_NUM_1.B3;
    const register unsigned short int RANDOM_NUM_14 = 4;
    sbit  RANDOM_NUM_14_bit at TLV_RANDOM_NUM_1.B4;
    const register unsigned short int RANDOM_NUM_15 = 5;
    sbit  RANDOM_NUM_15_bit at TLV_RANDOM_NUM_1.B5;
    const register unsigned short int RANDOM_NUM_16 = 6;
    sbit  RANDOM_NUM_16_bit at TLV_RANDOM_NUM_1.B6;
    const register unsigned short int RANDOM_NUM_17 = 7;
    sbit  RANDOM_NUM_17_bit at TLV_RANDOM_NUM_1.B7;
    const register unsigned short int RANDOM_NUM_18 = 8;
    sbit  RANDOM_NUM_18_bit at TLV_RANDOM_NUM_1.B8;
    const register unsigned short int RANDOM_NUM_19 = 9;
    sbit  RANDOM_NUM_19_bit at TLV_RANDOM_NUM_1.B9;
    const register unsigned short int RANDOM_NUM_110 = 10;
    sbit  RANDOM_NUM_110_bit at TLV_RANDOM_NUM_1.B10;
    const register unsigned short int RANDOM_NUM_111 = 11;
    sbit  RANDOM_NUM_111_bit at TLV_RANDOM_NUM_1.B11;
    const register unsigned short int RANDOM_NUM_112 = 12;
    sbit  RANDOM_NUM_112_bit at TLV_RANDOM_NUM_1.B12;
    const register unsigned short int RANDOM_NUM_113 = 13;
    sbit  RANDOM_NUM_113_bit at TLV_RANDOM_NUM_1.B13;
    const register unsigned short int RANDOM_NUM_114 = 14;
    sbit  RANDOM_NUM_114_bit at TLV_RANDOM_NUM_1.B14;
    const register unsigned short int RANDOM_NUM_115 = 15;
    sbit  RANDOM_NUM_115_bit at TLV_RANDOM_NUM_1.B15;
    const register unsigned short int RANDOM_NUM_116 = 16;
    sbit  RANDOM_NUM_116_bit at TLV_RANDOM_NUM_1.B16;
    const register unsigned short int RANDOM_NUM_117 = 17;
    sbit  RANDOM_NUM_117_bit at TLV_RANDOM_NUM_1.B17;
    const register unsigned short int RANDOM_NUM_118 = 18;
    sbit  RANDOM_NUM_118_bit at TLV_RANDOM_NUM_1.B18;
    const register unsigned short int RANDOM_NUM_119 = 19;
    sbit  RANDOM_NUM_119_bit at TLV_RANDOM_NUM_1.B19;
    const register unsigned short int RANDOM_NUM_120 = 20;
    sbit  RANDOM_NUM_120_bit at TLV_RANDOM_NUM_1.B20;
    const register unsigned short int RANDOM_NUM_121 = 21;
    sbit  RANDOM_NUM_121_bit at TLV_RANDOM_NUM_1.B21;
    const register unsigned short int RANDOM_NUM_122 = 22;
    sbit  RANDOM_NUM_122_bit at TLV_RANDOM_NUM_1.B22;
    const register unsigned short int RANDOM_NUM_123 = 23;
    sbit  RANDOM_NUM_123_bit at TLV_RANDOM_NUM_1.B23;
    const register unsigned short int RANDOM_NUM_124 = 24;
    sbit  RANDOM_NUM_124_bit at TLV_RANDOM_NUM_1.B24;
    const register unsigned short int RANDOM_NUM_125 = 25;
    sbit  RANDOM_NUM_125_bit at TLV_RANDOM_NUM_1.B25;
    const register unsigned short int RANDOM_NUM_126 = 26;
    sbit  RANDOM_NUM_126_bit at TLV_RANDOM_NUM_1.B26;
    const register unsigned short int RANDOM_NUM_127 = 27;
    sbit  RANDOM_NUM_127_bit at TLV_RANDOM_NUM_1.B27;
    const register unsigned short int RANDOM_NUM_128 = 28;
    sbit  RANDOM_NUM_128_bit at TLV_RANDOM_NUM_1.B28;
    const register unsigned short int RANDOM_NUM_129 = 29;
    sbit  RANDOM_NUM_129_bit at TLV_RANDOM_NUM_1.B29;
    const register unsigned short int RANDOM_NUM_130 = 30;
    sbit  RANDOM_NUM_130_bit at TLV_RANDOM_NUM_1.B30;
    const register unsigned short int RANDOM_NUM_131 = 31;
    sbit  RANDOM_NUM_131_bit at TLV_RANDOM_NUM_1.B31;

sfr far unsigned long   volatile TLV_RANDOM_NUM_2     absolute 0x00201124;
    const register unsigned short int RANDOM_NUM_20 = 0;
    sbit  RANDOM_NUM_20_bit at TLV_RANDOM_NUM_2.B0;
    const register unsigned short int RANDOM_NUM_21 = 1;
    sbit  RANDOM_NUM_21_bit at TLV_RANDOM_NUM_2.B1;
    const register unsigned short int RANDOM_NUM_22 = 2;
    sbit  RANDOM_NUM_22_bit at TLV_RANDOM_NUM_2.B2;
    const register unsigned short int RANDOM_NUM_23 = 3;
    sbit  RANDOM_NUM_23_bit at TLV_RANDOM_NUM_2.B3;
    const register unsigned short int RANDOM_NUM_24 = 4;
    sbit  RANDOM_NUM_24_bit at TLV_RANDOM_NUM_2.B4;
    const register unsigned short int RANDOM_NUM_25 = 5;
    sbit  RANDOM_NUM_25_bit at TLV_RANDOM_NUM_2.B5;
    const register unsigned short int RANDOM_NUM_26 = 6;
    sbit  RANDOM_NUM_26_bit at TLV_RANDOM_NUM_2.B6;
    const register unsigned short int RANDOM_NUM_27 = 7;
    sbit  RANDOM_NUM_27_bit at TLV_RANDOM_NUM_2.B7;
    const register unsigned short int RANDOM_NUM_28 = 8;
    sbit  RANDOM_NUM_28_bit at TLV_RANDOM_NUM_2.B8;
    const register unsigned short int RANDOM_NUM_29 = 9;
    sbit  RANDOM_NUM_29_bit at TLV_RANDOM_NUM_2.B9;
    const register unsigned short int RANDOM_NUM_210 = 10;
    sbit  RANDOM_NUM_210_bit at TLV_RANDOM_NUM_2.B10;
    const register unsigned short int RANDOM_NUM_211 = 11;
    sbit  RANDOM_NUM_211_bit at TLV_RANDOM_NUM_2.B11;
    const register unsigned short int RANDOM_NUM_212 = 12;
    sbit  RANDOM_NUM_212_bit at TLV_RANDOM_NUM_2.B12;
    const register unsigned short int RANDOM_NUM_213 = 13;
    sbit  RANDOM_NUM_213_bit at TLV_RANDOM_NUM_2.B13;
    const register unsigned short int RANDOM_NUM_214 = 14;
    sbit  RANDOM_NUM_214_bit at TLV_RANDOM_NUM_2.B14;
    const register unsigned short int RANDOM_NUM_215 = 15;
    sbit  RANDOM_NUM_215_bit at TLV_RANDOM_NUM_2.B15;
    const register unsigned short int RANDOM_NUM_216 = 16;
    sbit  RANDOM_NUM_216_bit at TLV_RANDOM_NUM_2.B16;
    const register unsigned short int RANDOM_NUM_217 = 17;
    sbit  RANDOM_NUM_217_bit at TLV_RANDOM_NUM_2.B17;
    const register unsigned short int RANDOM_NUM_218 = 18;
    sbit  RANDOM_NUM_218_bit at TLV_RANDOM_NUM_2.B18;
    const register unsigned short int RANDOM_NUM_219 = 19;
    sbit  RANDOM_NUM_219_bit at TLV_RANDOM_NUM_2.B19;
    const register unsigned short int RANDOM_NUM_220 = 20;
    sbit  RANDOM_NUM_220_bit at TLV_RANDOM_NUM_2.B20;
    const register unsigned short int RANDOM_NUM_221 = 21;
    sbit  RANDOM_NUM_221_bit at TLV_RANDOM_NUM_2.B21;
    const register unsigned short int RANDOM_NUM_222 = 22;
    sbit  RANDOM_NUM_222_bit at TLV_RANDOM_NUM_2.B22;
    const register unsigned short int RANDOM_NUM_223 = 23;
    sbit  RANDOM_NUM_223_bit at TLV_RANDOM_NUM_2.B23;
    const register unsigned short int RANDOM_NUM_224 = 24;
    sbit  RANDOM_NUM_224_bit at TLV_RANDOM_NUM_2.B24;
    const register unsigned short int RANDOM_NUM_225 = 25;
    sbit  RANDOM_NUM_225_bit at TLV_RANDOM_NUM_2.B25;
    const register unsigned short int RANDOM_NUM_226 = 26;
    sbit  RANDOM_NUM_226_bit at TLV_RANDOM_NUM_2.B26;
    const register unsigned short int RANDOM_NUM_227 = 27;
    sbit  RANDOM_NUM_227_bit at TLV_RANDOM_NUM_2.B27;
    const register unsigned short int RANDOM_NUM_228 = 28;
    sbit  RANDOM_NUM_228_bit at TLV_RANDOM_NUM_2.B28;
    const register unsigned short int RANDOM_NUM_229 = 29;
    sbit  RANDOM_NUM_229_bit at TLV_RANDOM_NUM_2.B29;
    const register unsigned short int RANDOM_NUM_230 = 30;
    sbit  RANDOM_NUM_230_bit at TLV_RANDOM_NUM_2.B30;
    const register unsigned short int RANDOM_NUM_231 = 31;
    sbit  RANDOM_NUM_231_bit at TLV_RANDOM_NUM_2.B31;

sfr far unsigned long   volatile TLV_RANDOM_NUM_3     absolute 0x00201128;
    const register unsigned short int RANDOM_NUM_30 = 0;
    sbit  RANDOM_NUM_30_bit at TLV_RANDOM_NUM_3.B0;
    const register unsigned short int RANDOM_NUM_31 = 1;
    sbit  RANDOM_NUM_31_bit at TLV_RANDOM_NUM_3.B1;
    const register unsigned short int RANDOM_NUM_32 = 2;
    sbit  RANDOM_NUM_32_bit at TLV_RANDOM_NUM_3.B2;
    const register unsigned short int RANDOM_NUM_33 = 3;
    sbit  RANDOM_NUM_33_bit at TLV_RANDOM_NUM_3.B3;
    const register unsigned short int RANDOM_NUM_34 = 4;
    sbit  RANDOM_NUM_34_bit at TLV_RANDOM_NUM_3.B4;
    const register unsigned short int RANDOM_NUM_35 = 5;
    sbit  RANDOM_NUM_35_bit at TLV_RANDOM_NUM_3.B5;
    const register unsigned short int RANDOM_NUM_36 = 6;
    sbit  RANDOM_NUM_36_bit at TLV_RANDOM_NUM_3.B6;
    const register unsigned short int RANDOM_NUM_37 = 7;
    sbit  RANDOM_NUM_37_bit at TLV_RANDOM_NUM_3.B7;
    const register unsigned short int RANDOM_NUM_38 = 8;
    sbit  RANDOM_NUM_38_bit at TLV_RANDOM_NUM_3.B8;
    const register unsigned short int RANDOM_NUM_39 = 9;
    sbit  RANDOM_NUM_39_bit at TLV_RANDOM_NUM_3.B9;
    const register unsigned short int RANDOM_NUM_310 = 10;
    sbit  RANDOM_NUM_310_bit at TLV_RANDOM_NUM_3.B10;
    const register unsigned short int RANDOM_NUM_311 = 11;
    sbit  RANDOM_NUM_311_bit at TLV_RANDOM_NUM_3.B11;
    const register unsigned short int RANDOM_NUM_312 = 12;
    sbit  RANDOM_NUM_312_bit at TLV_RANDOM_NUM_3.B12;
    const register unsigned short int RANDOM_NUM_313 = 13;
    sbit  RANDOM_NUM_313_bit at TLV_RANDOM_NUM_3.B13;
    const register unsigned short int RANDOM_NUM_314 = 14;
    sbit  RANDOM_NUM_314_bit at TLV_RANDOM_NUM_3.B14;
    const register unsigned short int RANDOM_NUM_315 = 15;
    sbit  RANDOM_NUM_315_bit at TLV_RANDOM_NUM_3.B15;
    const register unsigned short int RANDOM_NUM_316 = 16;
    sbit  RANDOM_NUM_316_bit at TLV_RANDOM_NUM_3.B16;
    const register unsigned short int RANDOM_NUM_317 = 17;
    sbit  RANDOM_NUM_317_bit at TLV_RANDOM_NUM_3.B17;
    const register unsigned short int RANDOM_NUM_318 = 18;
    sbit  RANDOM_NUM_318_bit at TLV_RANDOM_NUM_3.B18;
    const register unsigned short int RANDOM_NUM_319 = 19;
    sbit  RANDOM_NUM_319_bit at TLV_RANDOM_NUM_3.B19;
    const register unsigned short int RANDOM_NUM_320 = 20;
    sbit  RANDOM_NUM_320_bit at TLV_RANDOM_NUM_3.B20;
    const register unsigned short int RANDOM_NUM_321 = 21;
    sbit  RANDOM_NUM_321_bit at TLV_RANDOM_NUM_3.B21;
    const register unsigned short int RANDOM_NUM_322 = 22;
    sbit  RANDOM_NUM_322_bit at TLV_RANDOM_NUM_3.B22;
    const register unsigned short int RANDOM_NUM_323 = 23;
    sbit  RANDOM_NUM_323_bit at TLV_RANDOM_NUM_3.B23;
    const register unsigned short int RANDOM_NUM_324 = 24;
    sbit  RANDOM_NUM_324_bit at TLV_RANDOM_NUM_3.B24;
    const register unsigned short int RANDOM_NUM_325 = 25;
    sbit  RANDOM_NUM_325_bit at TLV_RANDOM_NUM_3.B25;
    const register unsigned short int RANDOM_NUM_326 = 26;
    sbit  RANDOM_NUM_326_bit at TLV_RANDOM_NUM_3.B26;
    const register unsigned short int RANDOM_NUM_327 = 27;
    sbit  RANDOM_NUM_327_bit at TLV_RANDOM_NUM_3.B27;
    const register unsigned short int RANDOM_NUM_328 = 28;
    sbit  RANDOM_NUM_328_bit at TLV_RANDOM_NUM_3.B28;
    const register unsigned short int RANDOM_NUM_329 = 29;
    sbit  RANDOM_NUM_329_bit at TLV_RANDOM_NUM_3.B29;
    const register unsigned short int RANDOM_NUM_330 = 30;
    sbit  RANDOM_NUM_330_bit at TLV_RANDOM_NUM_3.B30;
    const register unsigned short int RANDOM_NUM_331 = 31;
    sbit  RANDOM_NUM_331_bit at TLV_RANDOM_NUM_3.B31;

sfr far unsigned long   volatile TLV_RANDOM_NUM_4     absolute 0x0020112C;
    const register unsigned short int RANDOM_NUM_40 = 0;
    sbit  RANDOM_NUM_40_bit at TLV_RANDOM_NUM_4.B0;
    const register unsigned short int RANDOM_NUM_41 = 1;
    sbit  RANDOM_NUM_41_bit at TLV_RANDOM_NUM_4.B1;
    const register unsigned short int RANDOM_NUM_42 = 2;
    sbit  RANDOM_NUM_42_bit at TLV_RANDOM_NUM_4.B2;
    const register unsigned short int RANDOM_NUM_43 = 3;
    sbit  RANDOM_NUM_43_bit at TLV_RANDOM_NUM_4.B3;
    const register unsigned short int RANDOM_NUM_44 = 4;
    sbit  RANDOM_NUM_44_bit at TLV_RANDOM_NUM_4.B4;
    const register unsigned short int RANDOM_NUM_45 = 5;
    sbit  RANDOM_NUM_45_bit at TLV_RANDOM_NUM_4.B5;
    const register unsigned short int RANDOM_NUM_46 = 6;
    sbit  RANDOM_NUM_46_bit at TLV_RANDOM_NUM_4.B6;
    const register unsigned short int RANDOM_NUM_47 = 7;
    sbit  RANDOM_NUM_47_bit at TLV_RANDOM_NUM_4.B7;
    const register unsigned short int RANDOM_NUM_48 = 8;
    sbit  RANDOM_NUM_48_bit at TLV_RANDOM_NUM_4.B8;
    const register unsigned short int RANDOM_NUM_49 = 9;
    sbit  RANDOM_NUM_49_bit at TLV_RANDOM_NUM_4.B9;
    const register unsigned short int RANDOM_NUM_410 = 10;
    sbit  RANDOM_NUM_410_bit at TLV_RANDOM_NUM_4.B10;
    const register unsigned short int RANDOM_NUM_411 = 11;
    sbit  RANDOM_NUM_411_bit at TLV_RANDOM_NUM_4.B11;
    const register unsigned short int RANDOM_NUM_412 = 12;
    sbit  RANDOM_NUM_412_bit at TLV_RANDOM_NUM_4.B12;
    const register unsigned short int RANDOM_NUM_413 = 13;
    sbit  RANDOM_NUM_413_bit at TLV_RANDOM_NUM_4.B13;
    const register unsigned short int RANDOM_NUM_414 = 14;
    sbit  RANDOM_NUM_414_bit at TLV_RANDOM_NUM_4.B14;
    const register unsigned short int RANDOM_NUM_415 = 15;
    sbit  RANDOM_NUM_415_bit at TLV_RANDOM_NUM_4.B15;
    const register unsigned short int RANDOM_NUM_416 = 16;
    sbit  RANDOM_NUM_416_bit at TLV_RANDOM_NUM_4.B16;
    const register unsigned short int RANDOM_NUM_417 = 17;
    sbit  RANDOM_NUM_417_bit at TLV_RANDOM_NUM_4.B17;
    const register unsigned short int RANDOM_NUM_418 = 18;
    sbit  RANDOM_NUM_418_bit at TLV_RANDOM_NUM_4.B18;
    const register unsigned short int RANDOM_NUM_419 = 19;
    sbit  RANDOM_NUM_419_bit at TLV_RANDOM_NUM_4.B19;
    const register unsigned short int RANDOM_NUM_420 = 20;
    sbit  RANDOM_NUM_420_bit at TLV_RANDOM_NUM_4.B20;
    const register unsigned short int RANDOM_NUM_421 = 21;
    sbit  RANDOM_NUM_421_bit at TLV_RANDOM_NUM_4.B21;
    const register unsigned short int RANDOM_NUM_422 = 22;
    sbit  RANDOM_NUM_422_bit at TLV_RANDOM_NUM_4.B22;
    const register unsigned short int RANDOM_NUM_423 = 23;
    sbit  RANDOM_NUM_423_bit at TLV_RANDOM_NUM_4.B23;
    const register unsigned short int RANDOM_NUM_424 = 24;
    sbit  RANDOM_NUM_424_bit at TLV_RANDOM_NUM_4.B24;
    const register unsigned short int RANDOM_NUM_425 = 25;
    sbit  RANDOM_NUM_425_bit at TLV_RANDOM_NUM_4.B25;
    const register unsigned short int RANDOM_NUM_426 = 26;
    sbit  RANDOM_NUM_426_bit at TLV_RANDOM_NUM_4.B26;
    const register unsigned short int RANDOM_NUM_427 = 27;
    sbit  RANDOM_NUM_427_bit at TLV_RANDOM_NUM_4.B27;
    const register unsigned short int RANDOM_NUM_428 = 28;
    sbit  RANDOM_NUM_428_bit at TLV_RANDOM_NUM_4.B28;
    const register unsigned short int RANDOM_NUM_429 = 29;
    sbit  RANDOM_NUM_429_bit at TLV_RANDOM_NUM_4.B29;
    const register unsigned short int RANDOM_NUM_430 = 30;
    sbit  RANDOM_NUM_430_bit at TLV_RANDOM_NUM_4.B30;
    const register unsigned short int RANDOM_NUM_431 = 31;
    sbit  RANDOM_NUM_431_bit at TLV_RANDOM_NUM_4.B31;

sfr far unsigned long   volatile TLV_BSL_CFG_TAG      absolute 0x00201130;
    const register unsigned short int BSL_CFG_TAG0 = 0;
    sbit  BSL_CFG_TAG0_bit at TLV_BSL_CFG_TAG.B0;
    const register unsigned short int BSL_CFG_TAG1 = 1;
    sbit  BSL_CFG_TAG1_bit at TLV_BSL_CFG_TAG.B1;
    const register unsigned short int BSL_CFG_TAG2 = 2;
    sbit  BSL_CFG_TAG2_bit at TLV_BSL_CFG_TAG.B2;
    const register unsigned short int BSL_CFG_TAG3 = 3;
    sbit  BSL_CFG_TAG3_bit at TLV_BSL_CFG_TAG.B3;
    const register unsigned short int BSL_CFG_TAG4 = 4;
    sbit  BSL_CFG_TAG4_bit at TLV_BSL_CFG_TAG.B4;
    const register unsigned short int BSL_CFG_TAG5 = 5;
    sbit  BSL_CFG_TAG5_bit at TLV_BSL_CFG_TAG.B5;
    const register unsigned short int BSL_CFG_TAG6 = 6;
    sbit  BSL_CFG_TAG6_bit at TLV_BSL_CFG_TAG.B6;
    const register unsigned short int BSL_CFG_TAG7 = 7;
    sbit  BSL_CFG_TAG7_bit at TLV_BSL_CFG_TAG.B7;
    const register unsigned short int BSL_CFG_TAG8 = 8;
    sbit  BSL_CFG_TAG8_bit at TLV_BSL_CFG_TAG.B8;
    const register unsigned short int BSL_CFG_TAG9 = 9;
    sbit  BSL_CFG_TAG9_bit at TLV_BSL_CFG_TAG.B9;
    const register unsigned short int BSL_CFG_TAG10 = 10;
    sbit  BSL_CFG_TAG10_bit at TLV_BSL_CFG_TAG.B10;
    const register unsigned short int BSL_CFG_TAG11 = 11;
    sbit  BSL_CFG_TAG11_bit at TLV_BSL_CFG_TAG.B11;
    const register unsigned short int BSL_CFG_TAG12 = 12;
    sbit  BSL_CFG_TAG12_bit at TLV_BSL_CFG_TAG.B12;
    const register unsigned short int BSL_CFG_TAG13 = 13;
    sbit  BSL_CFG_TAG13_bit at TLV_BSL_CFG_TAG.B13;
    const register unsigned short int BSL_CFG_TAG14 = 14;
    sbit  BSL_CFG_TAG14_bit at TLV_BSL_CFG_TAG.B14;
    const register unsigned short int BSL_CFG_TAG15 = 15;
    sbit  BSL_CFG_TAG15_bit at TLV_BSL_CFG_TAG.B15;
    const register unsigned short int BSL_CFG_TAG16 = 16;
    sbit  BSL_CFG_TAG16_bit at TLV_BSL_CFG_TAG.B16;
    const register unsigned short int BSL_CFG_TAG17 = 17;
    sbit  BSL_CFG_TAG17_bit at TLV_BSL_CFG_TAG.B17;
    const register unsigned short int BSL_CFG_TAG18 = 18;
    sbit  BSL_CFG_TAG18_bit at TLV_BSL_CFG_TAG.B18;
    const register unsigned short int BSL_CFG_TAG19 = 19;
    sbit  BSL_CFG_TAG19_bit at TLV_BSL_CFG_TAG.B19;
    const register unsigned short int BSL_CFG_TAG20 = 20;
    sbit  BSL_CFG_TAG20_bit at TLV_BSL_CFG_TAG.B20;
    const register unsigned short int BSL_CFG_TAG21 = 21;
    sbit  BSL_CFG_TAG21_bit at TLV_BSL_CFG_TAG.B21;
    const register unsigned short int BSL_CFG_TAG22 = 22;
    sbit  BSL_CFG_TAG22_bit at TLV_BSL_CFG_TAG.B22;
    const register unsigned short int BSL_CFG_TAG23 = 23;
    sbit  BSL_CFG_TAG23_bit at TLV_BSL_CFG_TAG.B23;
    const register unsigned short int BSL_CFG_TAG24 = 24;
    sbit  BSL_CFG_TAG24_bit at TLV_BSL_CFG_TAG.B24;
    const register unsigned short int BSL_CFG_TAG25 = 25;
    sbit  BSL_CFG_TAG25_bit at TLV_BSL_CFG_TAG.B25;
    const register unsigned short int BSL_CFG_TAG26 = 26;
    sbit  BSL_CFG_TAG26_bit at TLV_BSL_CFG_TAG.B26;
    const register unsigned short int BSL_CFG_TAG27 = 27;
    sbit  BSL_CFG_TAG27_bit at TLV_BSL_CFG_TAG.B27;
    const register unsigned short int BSL_CFG_TAG28 = 28;
    sbit  BSL_CFG_TAG28_bit at TLV_BSL_CFG_TAG.B28;
    const register unsigned short int BSL_CFG_TAG29 = 29;
    sbit  BSL_CFG_TAG29_bit at TLV_BSL_CFG_TAG.B29;
    const register unsigned short int BSL_CFG_TAG30 = 30;
    sbit  BSL_CFG_TAG30_bit at TLV_BSL_CFG_TAG.B30;
    const register unsigned short int BSL_CFG_TAG31 = 31;
    sbit  BSL_CFG_TAG31_bit at TLV_BSL_CFG_TAG.B31;

sfr far unsigned long   volatile TLV_BSL_CFG_LEN      absolute 0x00201134;
    const register unsigned short int BSL_CFG_LEN0 = 0;
    sbit  BSL_CFG_LEN0_bit at TLV_BSL_CFG_LEN.B0;
    const register unsigned short int BSL_CFG_LEN1 = 1;
    sbit  BSL_CFG_LEN1_bit at TLV_BSL_CFG_LEN.B1;
    const register unsigned short int BSL_CFG_LEN2 = 2;
    sbit  BSL_CFG_LEN2_bit at TLV_BSL_CFG_LEN.B2;
    const register unsigned short int BSL_CFG_LEN3 = 3;
    sbit  BSL_CFG_LEN3_bit at TLV_BSL_CFG_LEN.B3;
    const register unsigned short int BSL_CFG_LEN4 = 4;
    sbit  BSL_CFG_LEN4_bit at TLV_BSL_CFG_LEN.B4;
    const register unsigned short int BSL_CFG_LEN5 = 5;
    sbit  BSL_CFG_LEN5_bit at TLV_BSL_CFG_LEN.B5;
    const register unsigned short int BSL_CFG_LEN6 = 6;
    sbit  BSL_CFG_LEN6_bit at TLV_BSL_CFG_LEN.B6;
    const register unsigned short int BSL_CFG_LEN7 = 7;
    sbit  BSL_CFG_LEN7_bit at TLV_BSL_CFG_LEN.B7;
    const register unsigned short int BSL_CFG_LEN8 = 8;
    sbit  BSL_CFG_LEN8_bit at TLV_BSL_CFG_LEN.B8;
    const register unsigned short int BSL_CFG_LEN9 = 9;
    sbit  BSL_CFG_LEN9_bit at TLV_BSL_CFG_LEN.B9;
    const register unsigned short int BSL_CFG_LEN10 = 10;
    sbit  BSL_CFG_LEN10_bit at TLV_BSL_CFG_LEN.B10;
    const register unsigned short int BSL_CFG_LEN11 = 11;
    sbit  BSL_CFG_LEN11_bit at TLV_BSL_CFG_LEN.B11;
    const register unsigned short int BSL_CFG_LEN12 = 12;
    sbit  BSL_CFG_LEN12_bit at TLV_BSL_CFG_LEN.B12;
    const register unsigned short int BSL_CFG_LEN13 = 13;
    sbit  BSL_CFG_LEN13_bit at TLV_BSL_CFG_LEN.B13;
    const register unsigned short int BSL_CFG_LEN14 = 14;
    sbit  BSL_CFG_LEN14_bit at TLV_BSL_CFG_LEN.B14;
    const register unsigned short int BSL_CFG_LEN15 = 15;
    sbit  BSL_CFG_LEN15_bit at TLV_BSL_CFG_LEN.B15;
    const register unsigned short int BSL_CFG_LEN16 = 16;
    sbit  BSL_CFG_LEN16_bit at TLV_BSL_CFG_LEN.B16;
    const register unsigned short int BSL_CFG_LEN17 = 17;
    sbit  BSL_CFG_LEN17_bit at TLV_BSL_CFG_LEN.B17;
    const register unsigned short int BSL_CFG_LEN18 = 18;
    sbit  BSL_CFG_LEN18_bit at TLV_BSL_CFG_LEN.B18;
    const register unsigned short int BSL_CFG_LEN19 = 19;
    sbit  BSL_CFG_LEN19_bit at TLV_BSL_CFG_LEN.B19;
    const register unsigned short int BSL_CFG_LEN20 = 20;
    sbit  BSL_CFG_LEN20_bit at TLV_BSL_CFG_LEN.B20;
    const register unsigned short int BSL_CFG_LEN21 = 21;
    sbit  BSL_CFG_LEN21_bit at TLV_BSL_CFG_LEN.B21;
    const register unsigned short int BSL_CFG_LEN22 = 22;
    sbit  BSL_CFG_LEN22_bit at TLV_BSL_CFG_LEN.B22;
    const register unsigned short int BSL_CFG_LEN23 = 23;
    sbit  BSL_CFG_LEN23_bit at TLV_BSL_CFG_LEN.B23;
    const register unsigned short int BSL_CFG_LEN24 = 24;
    sbit  BSL_CFG_LEN24_bit at TLV_BSL_CFG_LEN.B24;
    const register unsigned short int BSL_CFG_LEN25 = 25;
    sbit  BSL_CFG_LEN25_bit at TLV_BSL_CFG_LEN.B25;
    const register unsigned short int BSL_CFG_LEN26 = 26;
    sbit  BSL_CFG_LEN26_bit at TLV_BSL_CFG_LEN.B26;
    const register unsigned short int BSL_CFG_LEN27 = 27;
    sbit  BSL_CFG_LEN27_bit at TLV_BSL_CFG_LEN.B27;
    const register unsigned short int BSL_CFG_LEN28 = 28;
    sbit  BSL_CFG_LEN28_bit at TLV_BSL_CFG_LEN.B28;
    const register unsigned short int BSL_CFG_LEN29 = 29;
    sbit  BSL_CFG_LEN29_bit at TLV_BSL_CFG_LEN.B29;
    const register unsigned short int BSL_CFG_LEN30 = 30;
    sbit  BSL_CFG_LEN30_bit at TLV_BSL_CFG_LEN.B30;
    const register unsigned short int BSL_CFG_LEN31 = 31;
    sbit  BSL_CFG_LEN31_bit at TLV_BSL_CFG_LEN.B31;

sfr far unsigned long   volatile TLV_BSL_PERIPHIF_SEL absolute 0x00201138;
    const register unsigned short int BSL_PERIPHIF_SEL0 = 0;
    sbit  BSL_PERIPHIF_SEL0_bit at TLV_BSL_PERIPHIF_SEL.B0;
    const register unsigned short int BSL_PERIPHIF_SEL1 = 1;
    sbit  BSL_PERIPHIF_SEL1_bit at TLV_BSL_PERIPHIF_SEL.B1;
    const register unsigned short int BSL_PERIPHIF_SEL2 = 2;
    sbit  BSL_PERIPHIF_SEL2_bit at TLV_BSL_PERIPHIF_SEL.B2;
    const register unsigned short int BSL_PERIPHIF_SEL3 = 3;
    sbit  BSL_PERIPHIF_SEL3_bit at TLV_BSL_PERIPHIF_SEL.B3;
    const register unsigned short int BSL_PERIPHIF_SEL4 = 4;
    sbit  BSL_PERIPHIF_SEL4_bit at TLV_BSL_PERIPHIF_SEL.B4;
    const register unsigned short int BSL_PERIPHIF_SEL5 = 5;
    sbit  BSL_PERIPHIF_SEL5_bit at TLV_BSL_PERIPHIF_SEL.B5;
    const register unsigned short int BSL_PERIPHIF_SEL6 = 6;
    sbit  BSL_PERIPHIF_SEL6_bit at TLV_BSL_PERIPHIF_SEL.B6;
    const register unsigned short int BSL_PERIPHIF_SEL7 = 7;
    sbit  BSL_PERIPHIF_SEL7_bit at TLV_BSL_PERIPHIF_SEL.B7;
    const register unsigned short int BSL_PERIPHIF_SEL8 = 8;
    sbit  BSL_PERIPHIF_SEL8_bit at TLV_BSL_PERIPHIF_SEL.B8;
    const register unsigned short int BSL_PERIPHIF_SEL9 = 9;
    sbit  BSL_PERIPHIF_SEL9_bit at TLV_BSL_PERIPHIF_SEL.B9;
    const register unsigned short int BSL_PERIPHIF_SEL10 = 10;
    sbit  BSL_PERIPHIF_SEL10_bit at TLV_BSL_PERIPHIF_SEL.B10;
    const register unsigned short int BSL_PERIPHIF_SEL11 = 11;
    sbit  BSL_PERIPHIF_SEL11_bit at TLV_BSL_PERIPHIF_SEL.B11;
    const register unsigned short int BSL_PERIPHIF_SEL12 = 12;
    sbit  BSL_PERIPHIF_SEL12_bit at TLV_BSL_PERIPHIF_SEL.B12;
    const register unsigned short int BSL_PERIPHIF_SEL13 = 13;
    sbit  BSL_PERIPHIF_SEL13_bit at TLV_BSL_PERIPHIF_SEL.B13;
    const register unsigned short int BSL_PERIPHIF_SEL14 = 14;
    sbit  BSL_PERIPHIF_SEL14_bit at TLV_BSL_PERIPHIF_SEL.B14;
    const register unsigned short int BSL_PERIPHIF_SEL15 = 15;
    sbit  BSL_PERIPHIF_SEL15_bit at TLV_BSL_PERIPHIF_SEL.B15;
    const register unsigned short int BSL_PERIPHIF_SEL16 = 16;
    sbit  BSL_PERIPHIF_SEL16_bit at TLV_BSL_PERIPHIF_SEL.B16;
    const register unsigned short int BSL_PERIPHIF_SEL17 = 17;
    sbit  BSL_PERIPHIF_SEL17_bit at TLV_BSL_PERIPHIF_SEL.B17;
    const register unsigned short int BSL_PERIPHIF_SEL18 = 18;
    sbit  BSL_PERIPHIF_SEL18_bit at TLV_BSL_PERIPHIF_SEL.B18;
    const register unsigned short int BSL_PERIPHIF_SEL19 = 19;
    sbit  BSL_PERIPHIF_SEL19_bit at TLV_BSL_PERIPHIF_SEL.B19;
    const register unsigned short int BSL_PERIPHIF_SEL20 = 20;
    sbit  BSL_PERIPHIF_SEL20_bit at TLV_BSL_PERIPHIF_SEL.B20;
    const register unsigned short int BSL_PERIPHIF_SEL21 = 21;
    sbit  BSL_PERIPHIF_SEL21_bit at TLV_BSL_PERIPHIF_SEL.B21;
    const register unsigned short int BSL_PERIPHIF_SEL22 = 22;
    sbit  BSL_PERIPHIF_SEL22_bit at TLV_BSL_PERIPHIF_SEL.B22;
    const register unsigned short int BSL_PERIPHIF_SEL23 = 23;
    sbit  BSL_PERIPHIF_SEL23_bit at TLV_BSL_PERIPHIF_SEL.B23;
    const register unsigned short int BSL_PERIPHIF_SEL24 = 24;
    sbit  BSL_PERIPHIF_SEL24_bit at TLV_BSL_PERIPHIF_SEL.B24;
    const register unsigned short int BSL_PERIPHIF_SEL25 = 25;
    sbit  BSL_PERIPHIF_SEL25_bit at TLV_BSL_PERIPHIF_SEL.B25;
    const register unsigned short int BSL_PERIPHIF_SEL26 = 26;
    sbit  BSL_PERIPHIF_SEL26_bit at TLV_BSL_PERIPHIF_SEL.B26;
    const register unsigned short int BSL_PERIPHIF_SEL27 = 27;
    sbit  BSL_PERIPHIF_SEL27_bit at TLV_BSL_PERIPHIF_SEL.B27;
    const register unsigned short int BSL_PERIPHIF_SEL28 = 28;
    sbit  BSL_PERIPHIF_SEL28_bit at TLV_BSL_PERIPHIF_SEL.B28;
    const register unsigned short int BSL_PERIPHIF_SEL29 = 29;
    sbit  BSL_PERIPHIF_SEL29_bit at TLV_BSL_PERIPHIF_SEL.B29;
    const register unsigned short int BSL_PERIPHIF_SEL30 = 30;
    sbit  BSL_PERIPHIF_SEL30_bit at TLV_BSL_PERIPHIF_SEL.B30;
    const register unsigned short int BSL_PERIPHIF_SEL31 = 31;
    sbit  BSL_PERIPHIF_SEL31_bit at TLV_BSL_PERIPHIF_SEL.B31;

sfr far unsigned long   volatile TLV_BSL_PORTIF_CFG_UART absolute 0x0020113C;
    const register unsigned short int BSL_PORTIF_CFG_UART0 = 0;
    sbit  BSL_PORTIF_CFG_UART0_bit at TLV_BSL_PORTIF_CFG_UART.B0;
    const register unsigned short int BSL_PORTIF_CFG_UART1 = 1;
    sbit  BSL_PORTIF_CFG_UART1_bit at TLV_BSL_PORTIF_CFG_UART.B1;
    const register unsigned short int BSL_PORTIF_CFG_UART2 = 2;
    sbit  BSL_PORTIF_CFG_UART2_bit at TLV_BSL_PORTIF_CFG_UART.B2;
    const register unsigned short int BSL_PORTIF_CFG_UART3 = 3;
    sbit  BSL_PORTIF_CFG_UART3_bit at TLV_BSL_PORTIF_CFG_UART.B3;
    const register unsigned short int BSL_PORTIF_CFG_UART4 = 4;
    sbit  BSL_PORTIF_CFG_UART4_bit at TLV_BSL_PORTIF_CFG_UART.B4;
    const register unsigned short int BSL_PORTIF_CFG_UART5 = 5;
    sbit  BSL_PORTIF_CFG_UART5_bit at TLV_BSL_PORTIF_CFG_UART.B5;
    const register unsigned short int BSL_PORTIF_CFG_UART6 = 6;
    sbit  BSL_PORTIF_CFG_UART6_bit at TLV_BSL_PORTIF_CFG_UART.B6;
    const register unsigned short int BSL_PORTIF_CFG_UART7 = 7;
    sbit  BSL_PORTIF_CFG_UART7_bit at TLV_BSL_PORTIF_CFG_UART.B7;
    const register unsigned short int BSL_PORTIF_CFG_UART8 = 8;
    sbit  BSL_PORTIF_CFG_UART8_bit at TLV_BSL_PORTIF_CFG_UART.B8;
    const register unsigned short int BSL_PORTIF_CFG_UART9 = 9;
    sbit  BSL_PORTIF_CFG_UART9_bit at TLV_BSL_PORTIF_CFG_UART.B9;
    const register unsigned short int BSL_PORTIF_CFG_UART10 = 10;
    sbit  BSL_PORTIF_CFG_UART10_bit at TLV_BSL_PORTIF_CFG_UART.B10;
    const register unsigned short int BSL_PORTIF_CFG_UART11 = 11;
    sbit  BSL_PORTIF_CFG_UART11_bit at TLV_BSL_PORTIF_CFG_UART.B11;
    const register unsigned short int BSL_PORTIF_CFG_UART12 = 12;
    sbit  BSL_PORTIF_CFG_UART12_bit at TLV_BSL_PORTIF_CFG_UART.B12;
    const register unsigned short int BSL_PORTIF_CFG_UART13 = 13;
    sbit  BSL_PORTIF_CFG_UART13_bit at TLV_BSL_PORTIF_CFG_UART.B13;
    const register unsigned short int BSL_PORTIF_CFG_UART14 = 14;
    sbit  BSL_PORTIF_CFG_UART14_bit at TLV_BSL_PORTIF_CFG_UART.B14;
    const register unsigned short int BSL_PORTIF_CFG_UART15 = 15;
    sbit  BSL_PORTIF_CFG_UART15_bit at TLV_BSL_PORTIF_CFG_UART.B15;
    const register unsigned short int BSL_PORTIF_CFG_UART16 = 16;
    sbit  BSL_PORTIF_CFG_UART16_bit at TLV_BSL_PORTIF_CFG_UART.B16;
    const register unsigned short int BSL_PORTIF_CFG_UART17 = 17;
    sbit  BSL_PORTIF_CFG_UART17_bit at TLV_BSL_PORTIF_CFG_UART.B17;
    const register unsigned short int BSL_PORTIF_CFG_UART18 = 18;
    sbit  BSL_PORTIF_CFG_UART18_bit at TLV_BSL_PORTIF_CFG_UART.B18;
    const register unsigned short int BSL_PORTIF_CFG_UART19 = 19;
    sbit  BSL_PORTIF_CFG_UART19_bit at TLV_BSL_PORTIF_CFG_UART.B19;
    const register unsigned short int BSL_PORTIF_CFG_UART20 = 20;
    sbit  BSL_PORTIF_CFG_UART20_bit at TLV_BSL_PORTIF_CFG_UART.B20;
    const register unsigned short int BSL_PORTIF_CFG_UART21 = 21;
    sbit  BSL_PORTIF_CFG_UART21_bit at TLV_BSL_PORTIF_CFG_UART.B21;
    const register unsigned short int BSL_PORTIF_CFG_UART22 = 22;
    sbit  BSL_PORTIF_CFG_UART22_bit at TLV_BSL_PORTIF_CFG_UART.B22;
    const register unsigned short int BSL_PORTIF_CFG_UART23 = 23;
    sbit  BSL_PORTIF_CFG_UART23_bit at TLV_BSL_PORTIF_CFG_UART.B23;
    const register unsigned short int BSL_PORTIF_CFG_UART24 = 24;
    sbit  BSL_PORTIF_CFG_UART24_bit at TLV_BSL_PORTIF_CFG_UART.B24;
    const register unsigned short int BSL_PORTIF_CFG_UART25 = 25;
    sbit  BSL_PORTIF_CFG_UART25_bit at TLV_BSL_PORTIF_CFG_UART.B25;
    const register unsigned short int BSL_PORTIF_CFG_UART26 = 26;
    sbit  BSL_PORTIF_CFG_UART26_bit at TLV_BSL_PORTIF_CFG_UART.B26;
    const register unsigned short int BSL_PORTIF_CFG_UART27 = 27;
    sbit  BSL_PORTIF_CFG_UART27_bit at TLV_BSL_PORTIF_CFG_UART.B27;
    const register unsigned short int BSL_PORTIF_CFG_UART28 = 28;
    sbit  BSL_PORTIF_CFG_UART28_bit at TLV_BSL_PORTIF_CFG_UART.B28;
    const register unsigned short int BSL_PORTIF_CFG_UART29 = 29;
    sbit  BSL_PORTIF_CFG_UART29_bit at TLV_BSL_PORTIF_CFG_UART.B29;
    const register unsigned short int BSL_PORTIF_CFG_UART30 = 30;
    sbit  BSL_PORTIF_CFG_UART30_bit at TLV_BSL_PORTIF_CFG_UART.B30;
    const register unsigned short int BSL_PORTIF_CFG_UART31 = 31;
    sbit  BSL_PORTIF_CFG_UART31_bit at TLV_BSL_PORTIF_CFG_UART.B31;

sfr far unsigned long   volatile TLV_BSL_PORTIF_CFG_SPI absolute 0x00201140;
    const register unsigned short int BSL_PORTIF_CFG_SPI0 = 0;
    sbit  BSL_PORTIF_CFG_SPI0_bit at TLV_BSL_PORTIF_CFG_SPI.B0;
    const register unsigned short int BSL_PORTIF_CFG_SPI1 = 1;
    sbit  BSL_PORTIF_CFG_SPI1_bit at TLV_BSL_PORTIF_CFG_SPI.B1;
    const register unsigned short int BSL_PORTIF_CFG_SPI2 = 2;
    sbit  BSL_PORTIF_CFG_SPI2_bit at TLV_BSL_PORTIF_CFG_SPI.B2;
    const register unsigned short int BSL_PORTIF_CFG_SPI3 = 3;
    sbit  BSL_PORTIF_CFG_SPI3_bit at TLV_BSL_PORTIF_CFG_SPI.B3;
    const register unsigned short int BSL_PORTIF_CFG_SPI4 = 4;
    sbit  BSL_PORTIF_CFG_SPI4_bit at TLV_BSL_PORTIF_CFG_SPI.B4;
    const register unsigned short int BSL_PORTIF_CFG_SPI5 = 5;
    sbit  BSL_PORTIF_CFG_SPI5_bit at TLV_BSL_PORTIF_CFG_SPI.B5;
    const register unsigned short int BSL_PORTIF_CFG_SPI6 = 6;
    sbit  BSL_PORTIF_CFG_SPI6_bit at TLV_BSL_PORTIF_CFG_SPI.B6;
    const register unsigned short int BSL_PORTIF_CFG_SPI7 = 7;
    sbit  BSL_PORTIF_CFG_SPI7_bit at TLV_BSL_PORTIF_CFG_SPI.B7;
    const register unsigned short int BSL_PORTIF_CFG_SPI8 = 8;
    sbit  BSL_PORTIF_CFG_SPI8_bit at TLV_BSL_PORTIF_CFG_SPI.B8;
    const register unsigned short int BSL_PORTIF_CFG_SPI9 = 9;
    sbit  BSL_PORTIF_CFG_SPI9_bit at TLV_BSL_PORTIF_CFG_SPI.B9;
    const register unsigned short int BSL_PORTIF_CFG_SPI10 = 10;
    sbit  BSL_PORTIF_CFG_SPI10_bit at TLV_BSL_PORTIF_CFG_SPI.B10;
    const register unsigned short int BSL_PORTIF_CFG_SPI11 = 11;
    sbit  BSL_PORTIF_CFG_SPI11_bit at TLV_BSL_PORTIF_CFG_SPI.B11;
    const register unsigned short int BSL_PORTIF_CFG_SPI12 = 12;
    sbit  BSL_PORTIF_CFG_SPI12_bit at TLV_BSL_PORTIF_CFG_SPI.B12;
    const register unsigned short int BSL_PORTIF_CFG_SPI13 = 13;
    sbit  BSL_PORTIF_CFG_SPI13_bit at TLV_BSL_PORTIF_CFG_SPI.B13;
    const register unsigned short int BSL_PORTIF_CFG_SPI14 = 14;
    sbit  BSL_PORTIF_CFG_SPI14_bit at TLV_BSL_PORTIF_CFG_SPI.B14;
    const register unsigned short int BSL_PORTIF_CFG_SPI15 = 15;
    sbit  BSL_PORTIF_CFG_SPI15_bit at TLV_BSL_PORTIF_CFG_SPI.B15;
    const register unsigned short int BSL_PORTIF_CFG_SPI16 = 16;
    sbit  BSL_PORTIF_CFG_SPI16_bit at TLV_BSL_PORTIF_CFG_SPI.B16;
    const register unsigned short int BSL_PORTIF_CFG_SPI17 = 17;
    sbit  BSL_PORTIF_CFG_SPI17_bit at TLV_BSL_PORTIF_CFG_SPI.B17;
    const register unsigned short int BSL_PORTIF_CFG_SPI18 = 18;
    sbit  BSL_PORTIF_CFG_SPI18_bit at TLV_BSL_PORTIF_CFG_SPI.B18;
    const register unsigned short int BSL_PORTIF_CFG_SPI19 = 19;
    sbit  BSL_PORTIF_CFG_SPI19_bit at TLV_BSL_PORTIF_CFG_SPI.B19;
    const register unsigned short int BSL_PORTIF_CFG_SPI20 = 20;
    sbit  BSL_PORTIF_CFG_SPI20_bit at TLV_BSL_PORTIF_CFG_SPI.B20;
    const register unsigned short int BSL_PORTIF_CFG_SPI21 = 21;
    sbit  BSL_PORTIF_CFG_SPI21_bit at TLV_BSL_PORTIF_CFG_SPI.B21;
    const register unsigned short int BSL_PORTIF_CFG_SPI22 = 22;
    sbit  BSL_PORTIF_CFG_SPI22_bit at TLV_BSL_PORTIF_CFG_SPI.B22;
    const register unsigned short int BSL_PORTIF_CFG_SPI23 = 23;
    sbit  BSL_PORTIF_CFG_SPI23_bit at TLV_BSL_PORTIF_CFG_SPI.B23;
    const register unsigned short int BSL_PORTIF_CFG_SPI24 = 24;
    sbit  BSL_PORTIF_CFG_SPI24_bit at TLV_BSL_PORTIF_CFG_SPI.B24;
    const register unsigned short int BSL_PORTIF_CFG_SPI25 = 25;
    sbit  BSL_PORTIF_CFG_SPI25_bit at TLV_BSL_PORTIF_CFG_SPI.B25;
    const register unsigned short int BSL_PORTIF_CFG_SPI26 = 26;
    sbit  BSL_PORTIF_CFG_SPI26_bit at TLV_BSL_PORTIF_CFG_SPI.B26;
    const register unsigned short int BSL_PORTIF_CFG_SPI27 = 27;
    sbit  BSL_PORTIF_CFG_SPI27_bit at TLV_BSL_PORTIF_CFG_SPI.B27;
    const register unsigned short int BSL_PORTIF_CFG_SPI28 = 28;
    sbit  BSL_PORTIF_CFG_SPI28_bit at TLV_BSL_PORTIF_CFG_SPI.B28;
    const register unsigned short int BSL_PORTIF_CFG_SPI29 = 29;
    sbit  BSL_PORTIF_CFG_SPI29_bit at TLV_BSL_PORTIF_CFG_SPI.B29;
    const register unsigned short int BSL_PORTIF_CFG_SPI30 = 30;
    sbit  BSL_PORTIF_CFG_SPI30_bit at TLV_BSL_PORTIF_CFG_SPI.B30;
    const register unsigned short int BSL_PORTIF_CFG_SPI31 = 31;
    sbit  BSL_PORTIF_CFG_SPI31_bit at TLV_BSL_PORTIF_CFG_SPI.B31;

sfr far unsigned long   volatile TLV_BSL_PORTIF_CFG_I2C absolute 0x00201144;
    const register unsigned short int BSL_PORTIF_CFG_I2C0 = 0;
    sbit  BSL_PORTIF_CFG_I2C0_bit at TLV_BSL_PORTIF_CFG_I2C.B0;
    const register unsigned short int BSL_PORTIF_CFG_I2C1 = 1;
    sbit  BSL_PORTIF_CFG_I2C1_bit at TLV_BSL_PORTIF_CFG_I2C.B1;
    const register unsigned short int BSL_PORTIF_CFG_I2C2 = 2;
    sbit  BSL_PORTIF_CFG_I2C2_bit at TLV_BSL_PORTIF_CFG_I2C.B2;
    const register unsigned short int BSL_PORTIF_CFG_I2C3 = 3;
    sbit  BSL_PORTIF_CFG_I2C3_bit at TLV_BSL_PORTIF_CFG_I2C.B3;
    const register unsigned short int BSL_PORTIF_CFG_I2C4 = 4;
    sbit  BSL_PORTIF_CFG_I2C4_bit at TLV_BSL_PORTIF_CFG_I2C.B4;
    const register unsigned short int BSL_PORTIF_CFG_I2C5 = 5;
    sbit  BSL_PORTIF_CFG_I2C5_bit at TLV_BSL_PORTIF_CFG_I2C.B5;
    const register unsigned short int BSL_PORTIF_CFG_I2C6 = 6;
    sbit  BSL_PORTIF_CFG_I2C6_bit at TLV_BSL_PORTIF_CFG_I2C.B6;
    const register unsigned short int BSL_PORTIF_CFG_I2C7 = 7;
    sbit  BSL_PORTIF_CFG_I2C7_bit at TLV_BSL_PORTIF_CFG_I2C.B7;
    const register unsigned short int BSL_PORTIF_CFG_I2C8 = 8;
    sbit  BSL_PORTIF_CFG_I2C8_bit at TLV_BSL_PORTIF_CFG_I2C.B8;
    const register unsigned short int BSL_PORTIF_CFG_I2C9 = 9;
    sbit  BSL_PORTIF_CFG_I2C9_bit at TLV_BSL_PORTIF_CFG_I2C.B9;
    const register unsigned short int BSL_PORTIF_CFG_I2C10 = 10;
    sbit  BSL_PORTIF_CFG_I2C10_bit at TLV_BSL_PORTIF_CFG_I2C.B10;
    const register unsigned short int BSL_PORTIF_CFG_I2C11 = 11;
    sbit  BSL_PORTIF_CFG_I2C11_bit at TLV_BSL_PORTIF_CFG_I2C.B11;
    const register unsigned short int BSL_PORTIF_CFG_I2C12 = 12;
    sbit  BSL_PORTIF_CFG_I2C12_bit at TLV_BSL_PORTIF_CFG_I2C.B12;
    const register unsigned short int BSL_PORTIF_CFG_I2C13 = 13;
    sbit  BSL_PORTIF_CFG_I2C13_bit at TLV_BSL_PORTIF_CFG_I2C.B13;
    const register unsigned short int BSL_PORTIF_CFG_I2C14 = 14;
    sbit  BSL_PORTIF_CFG_I2C14_bit at TLV_BSL_PORTIF_CFG_I2C.B14;
    const register unsigned short int BSL_PORTIF_CFG_I2C15 = 15;
    sbit  BSL_PORTIF_CFG_I2C15_bit at TLV_BSL_PORTIF_CFG_I2C.B15;
    const register unsigned short int BSL_PORTIF_CFG_I2C16 = 16;
    sbit  BSL_PORTIF_CFG_I2C16_bit at TLV_BSL_PORTIF_CFG_I2C.B16;
    const register unsigned short int BSL_PORTIF_CFG_I2C17 = 17;
    sbit  BSL_PORTIF_CFG_I2C17_bit at TLV_BSL_PORTIF_CFG_I2C.B17;
    const register unsigned short int BSL_PORTIF_CFG_I2C18 = 18;
    sbit  BSL_PORTIF_CFG_I2C18_bit at TLV_BSL_PORTIF_CFG_I2C.B18;
    const register unsigned short int BSL_PORTIF_CFG_I2C19 = 19;
    sbit  BSL_PORTIF_CFG_I2C19_bit at TLV_BSL_PORTIF_CFG_I2C.B19;
    const register unsigned short int BSL_PORTIF_CFG_I2C20 = 20;
    sbit  BSL_PORTIF_CFG_I2C20_bit at TLV_BSL_PORTIF_CFG_I2C.B20;
    const register unsigned short int BSL_PORTIF_CFG_I2C21 = 21;
    sbit  BSL_PORTIF_CFG_I2C21_bit at TLV_BSL_PORTIF_CFG_I2C.B21;
    const register unsigned short int BSL_PORTIF_CFG_I2C22 = 22;
    sbit  BSL_PORTIF_CFG_I2C22_bit at TLV_BSL_PORTIF_CFG_I2C.B22;
    const register unsigned short int BSL_PORTIF_CFG_I2C23 = 23;
    sbit  BSL_PORTIF_CFG_I2C23_bit at TLV_BSL_PORTIF_CFG_I2C.B23;
    const register unsigned short int BSL_PORTIF_CFG_I2C24 = 24;
    sbit  BSL_PORTIF_CFG_I2C24_bit at TLV_BSL_PORTIF_CFG_I2C.B24;
    const register unsigned short int BSL_PORTIF_CFG_I2C25 = 25;
    sbit  BSL_PORTIF_CFG_I2C25_bit at TLV_BSL_PORTIF_CFG_I2C.B25;
    const register unsigned short int BSL_PORTIF_CFG_I2C26 = 26;
    sbit  BSL_PORTIF_CFG_I2C26_bit at TLV_BSL_PORTIF_CFG_I2C.B26;
    const register unsigned short int BSL_PORTIF_CFG_I2C27 = 27;
    sbit  BSL_PORTIF_CFG_I2C27_bit at TLV_BSL_PORTIF_CFG_I2C.B27;
    const register unsigned short int BSL_PORTIF_CFG_I2C28 = 28;
    sbit  BSL_PORTIF_CFG_I2C28_bit at TLV_BSL_PORTIF_CFG_I2C.B28;
    const register unsigned short int BSL_PORTIF_CFG_I2C29 = 29;
    sbit  BSL_PORTIF_CFG_I2C29_bit at TLV_BSL_PORTIF_CFG_I2C.B29;
    const register unsigned short int BSL_PORTIF_CFG_I2C30 = 30;
    sbit  BSL_PORTIF_CFG_I2C30_bit at TLV_BSL_PORTIF_CFG_I2C.B30;
    const register unsigned short int BSL_PORTIF_CFG_I2C31 = 31;
    sbit  BSL_PORTIF_CFG_I2C31_bit at TLV_BSL_PORTIF_CFG_I2C.B31;

sfr far unsigned long   volatile TLV_TLV_END          absolute 0x00201148;
    const register unsigned short int TLV_END0 = 0;
    sbit  TLV_END0_bit at TLV_TLV_END.B0;
    const register unsigned short int TLV_END1 = 1;
    sbit  TLV_END1_bit at TLV_TLV_END.B1;
    const register unsigned short int TLV_END2 = 2;
    sbit  TLV_END2_bit at TLV_TLV_END.B2;
    const register unsigned short int TLV_END3 = 3;
    sbit  TLV_END3_bit at TLV_TLV_END.B3;
    const register unsigned short int TLV_END4 = 4;
    sbit  TLV_END4_bit at TLV_TLV_END.B4;
    const register unsigned short int TLV_END5 = 5;
    sbit  TLV_END5_bit at TLV_TLV_END.B5;
    const register unsigned short int TLV_END6 = 6;
    sbit  TLV_END6_bit at TLV_TLV_END.B6;
    const register unsigned short int TLV_END7 = 7;
    sbit  TLV_END7_bit at TLV_TLV_END.B7;
    const register unsigned short int TLV_END8 = 8;
    sbit  TLV_END8_bit at TLV_TLV_END.B8;
    const register unsigned short int TLV_END9 = 9;
    sbit  TLV_END9_bit at TLV_TLV_END.B9;
    const register unsigned short int TLV_END10 = 10;
    sbit  TLV_END10_bit at TLV_TLV_END.B10;
    const register unsigned short int TLV_END11 = 11;
    sbit  TLV_END11_bit at TLV_TLV_END.B11;
    const register unsigned short int TLV_END12 = 12;
    sbit  TLV_END12_bit at TLV_TLV_END.B12;
    const register unsigned short int TLV_END13 = 13;
    sbit  TLV_END13_bit at TLV_TLV_END.B13;
    const register unsigned short int TLV_END14 = 14;
    sbit  TLV_END14_bit at TLV_TLV_END.B14;
    const register unsigned short int TLV_END15 = 15;
    sbit  TLV_END15_bit at TLV_TLV_END.B15;
    const register unsigned short int TLV_END16 = 16;
    sbit  TLV_END16_bit at TLV_TLV_END.B16;
    const register unsigned short int TLV_END17 = 17;
    sbit  TLV_END17_bit at TLV_TLV_END.B17;
    const register unsigned short int TLV_END18 = 18;
    sbit  TLV_END18_bit at TLV_TLV_END.B18;
    const register unsigned short int TLV_END19 = 19;
    sbit  TLV_END19_bit at TLV_TLV_END.B19;
    const register unsigned short int TLV_END20 = 20;
    sbit  TLV_END20_bit at TLV_TLV_END.B20;
    const register unsigned short int TLV_END21 = 21;
    sbit  TLV_END21_bit at TLV_TLV_END.B21;
    const register unsigned short int TLV_END22 = 22;
    sbit  TLV_END22_bit at TLV_TLV_END.B22;
    const register unsigned short int TLV_END23 = 23;
    sbit  TLV_END23_bit at TLV_TLV_END.B23;
    const register unsigned short int TLV_END24 = 24;
    sbit  TLV_END24_bit at TLV_TLV_END.B24;
    const register unsigned short int TLV_END25 = 25;
    sbit  TLV_END25_bit at TLV_TLV_END.B25;
    const register unsigned short int TLV_END26 = 26;
    sbit  TLV_END26_bit at TLV_TLV_END.B26;
    const register unsigned short int TLV_END27 = 27;
    sbit  TLV_END27_bit at TLV_TLV_END.B27;
    const register unsigned short int TLV_END28 = 28;
    sbit  TLV_END28_bit at TLV_TLV_END.B28;
    const register unsigned short int TLV_END29 = 29;
    sbit  TLV_END29_bit at TLV_TLV_END.B29;
    const register unsigned short int TLV_END30 = 30;
    sbit  TLV_END30_bit at TLV_TLV_END.B30;
    const register unsigned short int TLV_END31 = 31;
    sbit  TLV_END31_bit at TLV_TLV_END.B31;

sfr unsigned int   volatile TIMER_A0_TA0CTL      absolute 0x40000000;
    const register unsigned short int TASSEL0 = 8;
    sbit  TASSEL0_bit at TIMER_A0_TA0CTL.B8;
    const register unsigned short int TASSEL1 = 9;
    sbit  TASSEL1_bit at TIMER_A0_TA0CTL.B9;
    const register unsigned short int ID0 = 6;
    sbit  ID0_bit at TIMER_A0_TA0CTL.B6;
    const register unsigned short int ID1 = 7;
    sbit  ID1_bit at TIMER_A0_TA0CTL.B7;
    const register unsigned short int MC0 = 4;
    sbit  MC0_bit at TIMER_A0_TA0CTL.B4;
    const register unsigned short int MC1 = 5;
    sbit  MC1_bit at TIMER_A0_TA0CTL.B5;
    const register unsigned short int TACLR = 2;
    sbit  TACLR_bit at TIMER_A0_TA0CTL.B2;
    const register unsigned short int TAIE = 1;
    sbit  TAIE_bit at TIMER_A0_TA0CTL.B1;
    const register unsigned short int TAIFG = 0;
    sbit  TAIFG_bit at TIMER_A0_TA0CTL.B0;

sfr unsigned int   volatile TIMER_A0_TA0CCTL0    absolute 0x40000002;
    const register unsigned short int CM0 = 14;
    sbit  CM0_bit at TIMER_A0_TA0CCTL0.B14;
    const register unsigned short int CM1 = 15;
    sbit  CM1_bit at TIMER_A0_TA0CCTL0.B15;
    const register unsigned short int CCIS0 = 12;
    sbit  CCIS0_bit at TIMER_A0_TA0CCTL0.B12;
    const register unsigned short int CCIS1 = 13;
    sbit  CCIS1_bit at TIMER_A0_TA0CCTL0.B13;
    const register unsigned short int SCS = 11;
    sbit  SCS_bit at TIMER_A0_TA0CCTL0.B11;
    const register unsigned short int SCCI = 10;
    sbit  SCCI_bit at TIMER_A0_TA0CCTL0.B10;
    const register unsigned short int CAP = 8;
    sbit  CAP_bit at TIMER_A0_TA0CCTL0.B8;
    const register unsigned short int OUTMOD0 = 5;
    sbit  OUTMOD0_bit at TIMER_A0_TA0CCTL0.B5;
    const register unsigned short int OUTMOD1 = 6;
    sbit  OUTMOD1_bit at TIMER_A0_TA0CCTL0.B6;
    const register unsigned short int OUTMOD2 = 7;
    sbit  OUTMOD2_bit at TIMER_A0_TA0CCTL0.B7;
    const register unsigned short int CCIE = 4;
    sbit  CCIE_bit at TIMER_A0_TA0CCTL0.B4;
    const register unsigned short int CCI = 3;
    sbit  CCI_bit at TIMER_A0_TA0CCTL0.B3;
    const register unsigned short int OUT_ = 2;
    sbit  OUT_bit at TIMER_A0_TA0CCTL0.B2;
    const register unsigned short int COV = 1;
    sbit  COV_bit at TIMER_A0_TA0CCTL0.B1;
    const register unsigned short int CCIFG = 0;
    sbit  CCIFG_bit at TIMER_A0_TA0CCTL0.B0;

sfr unsigned int   volatile TIMER_A0_TA0CCTL1    absolute 0x40000004;
    sbit  CM0_TIMER_A0_TA0CCTL1_bit at TIMER_A0_TA0CCTL1.B14;
    sbit  CM1_TIMER_A0_TA0CCTL1_bit at TIMER_A0_TA0CCTL1.B15;
    sbit  CCIS0_TIMER_A0_TA0CCTL1_bit at TIMER_A0_TA0CCTL1.B12;
    sbit  CCIS1_TIMER_A0_TA0CCTL1_bit at TIMER_A0_TA0CCTL1.B13;
    sbit  SCS_TIMER_A0_TA0CCTL1_bit at TIMER_A0_TA0CCTL1.B11;
    sbit  SCCI_TIMER_A0_TA0CCTL1_bit at TIMER_A0_TA0CCTL1.B10;
    sbit  CAP_TIMER_A0_TA0CCTL1_bit at TIMER_A0_TA0CCTL1.B8;
    sbit  OUTMOD0_TIMER_A0_TA0CCTL1_bit at TIMER_A0_TA0CCTL1.B5;
    sbit  OUTMOD1_TIMER_A0_TA0CCTL1_bit at TIMER_A0_TA0CCTL1.B6;
    sbit  OUTMOD2_TIMER_A0_TA0CCTL1_bit at TIMER_A0_TA0CCTL1.B7;
    sbit  CCIE_TIMER_A0_TA0CCTL1_bit at TIMER_A0_TA0CCTL1.B4;
    sbit  CCI_TIMER_A0_TA0CCTL1_bit at TIMER_A0_TA0CCTL1.B3;
    sbit  OUT_TIMER_A0_TA0CCTL1_bit at TIMER_A0_TA0CCTL1.B2;
    sbit  COV_TIMER_A0_TA0CCTL1_bit at TIMER_A0_TA0CCTL1.B1;
    sbit  CCIFG_TIMER_A0_TA0CCTL1_bit at TIMER_A0_TA0CCTL1.B0;

sfr unsigned int   volatile TIMER_A0_TA0CCTL2    absolute 0x40000006;
    sbit  CM0_TIMER_A0_TA0CCTL2_bit at TIMER_A0_TA0CCTL2.B14;
    sbit  CM1_TIMER_A0_TA0CCTL2_bit at TIMER_A0_TA0CCTL2.B15;
    sbit  CCIS0_TIMER_A0_TA0CCTL2_bit at TIMER_A0_TA0CCTL2.B12;
    sbit  CCIS1_TIMER_A0_TA0CCTL2_bit at TIMER_A0_TA0CCTL2.B13;
    sbit  SCS_TIMER_A0_TA0CCTL2_bit at TIMER_A0_TA0CCTL2.B11;
    sbit  SCCI_TIMER_A0_TA0CCTL2_bit at TIMER_A0_TA0CCTL2.B10;
    sbit  CAP_TIMER_A0_TA0CCTL2_bit at TIMER_A0_TA0CCTL2.B8;
    sbit  OUTMOD0_TIMER_A0_TA0CCTL2_bit at TIMER_A0_TA0CCTL2.B5;
    sbit  OUTMOD1_TIMER_A0_TA0CCTL2_bit at TIMER_A0_TA0CCTL2.B6;
    sbit  OUTMOD2_TIMER_A0_TA0CCTL2_bit at TIMER_A0_TA0CCTL2.B7;
    sbit  CCIE_TIMER_A0_TA0CCTL2_bit at TIMER_A0_TA0CCTL2.B4;
    sbit  CCI_TIMER_A0_TA0CCTL2_bit at TIMER_A0_TA0CCTL2.B3;
    sbit  OUT_TIMER_A0_TA0CCTL2_bit at TIMER_A0_TA0CCTL2.B2;
    sbit  COV_TIMER_A0_TA0CCTL2_bit at TIMER_A0_TA0CCTL2.B1;
    sbit  CCIFG_TIMER_A0_TA0CCTL2_bit at TIMER_A0_TA0CCTL2.B0;

sfr unsigned int   volatile TIMER_A0_TA0CCTL3    absolute 0x40000008;
    sbit  CM0_TIMER_A0_TA0CCTL3_bit at TIMER_A0_TA0CCTL3.B14;
    sbit  CM1_TIMER_A0_TA0CCTL3_bit at TIMER_A0_TA0CCTL3.B15;
    sbit  CCIS0_TIMER_A0_TA0CCTL3_bit at TIMER_A0_TA0CCTL3.B12;
    sbit  CCIS1_TIMER_A0_TA0CCTL3_bit at TIMER_A0_TA0CCTL3.B13;
    sbit  SCS_TIMER_A0_TA0CCTL3_bit at TIMER_A0_TA0CCTL3.B11;
    sbit  SCCI_TIMER_A0_TA0CCTL3_bit at TIMER_A0_TA0CCTL3.B10;
    sbit  CAP_TIMER_A0_TA0CCTL3_bit at TIMER_A0_TA0CCTL3.B8;
    sbit  OUTMOD0_TIMER_A0_TA0CCTL3_bit at TIMER_A0_TA0CCTL3.B5;
    sbit  OUTMOD1_TIMER_A0_TA0CCTL3_bit at TIMER_A0_TA0CCTL3.B6;
    sbit  OUTMOD2_TIMER_A0_TA0CCTL3_bit at TIMER_A0_TA0CCTL3.B7;
    sbit  CCIE_TIMER_A0_TA0CCTL3_bit at TIMER_A0_TA0CCTL3.B4;
    sbit  CCI_TIMER_A0_TA0CCTL3_bit at TIMER_A0_TA0CCTL3.B3;
    sbit  OUT_TIMER_A0_TA0CCTL3_bit at TIMER_A0_TA0CCTL3.B2;
    sbit  COV_TIMER_A0_TA0CCTL3_bit at TIMER_A0_TA0CCTL3.B1;
    sbit  CCIFG_TIMER_A0_TA0CCTL3_bit at TIMER_A0_TA0CCTL3.B0;

sfr unsigned int   volatile TIMER_A0_TA0CCTL4    absolute 0x4000000A;
    sbit  CM0_TIMER_A0_TA0CCTL4_bit at TIMER_A0_TA0CCTL4.B14;
    sbit  CM1_TIMER_A0_TA0CCTL4_bit at TIMER_A0_TA0CCTL4.B15;
    sbit  CCIS0_TIMER_A0_TA0CCTL4_bit at TIMER_A0_TA0CCTL4.B12;
    sbit  CCIS1_TIMER_A0_TA0CCTL4_bit at TIMER_A0_TA0CCTL4.B13;
    sbit  SCS_TIMER_A0_TA0CCTL4_bit at TIMER_A0_TA0CCTL4.B11;
    sbit  SCCI_TIMER_A0_TA0CCTL4_bit at TIMER_A0_TA0CCTL4.B10;
    sbit  CAP_TIMER_A0_TA0CCTL4_bit at TIMER_A0_TA0CCTL4.B8;
    sbit  OUTMOD0_TIMER_A0_TA0CCTL4_bit at TIMER_A0_TA0CCTL4.B5;
    sbit  OUTMOD1_TIMER_A0_TA0CCTL4_bit at TIMER_A0_TA0CCTL4.B6;
    sbit  OUTMOD2_TIMER_A0_TA0CCTL4_bit at TIMER_A0_TA0CCTL4.B7;
    sbit  CCIE_TIMER_A0_TA0CCTL4_bit at TIMER_A0_TA0CCTL4.B4;
    sbit  CCI_TIMER_A0_TA0CCTL4_bit at TIMER_A0_TA0CCTL4.B3;
    sbit  OUT_TIMER_A0_TA0CCTL4_bit at TIMER_A0_TA0CCTL4.B2;
    sbit  COV_TIMER_A0_TA0CCTL4_bit at TIMER_A0_TA0CCTL4.B1;
    sbit  CCIFG_TIMER_A0_TA0CCTL4_bit at TIMER_A0_TA0CCTL4.B0;

sfr unsigned int   volatile TIMER_A0_TA0CCTL5    absolute 0x4000000C;
    sbit  CM0_TIMER_A0_TA0CCTL5_bit at TIMER_A0_TA0CCTL5.B14;
    sbit  CM1_TIMER_A0_TA0CCTL5_bit at TIMER_A0_TA0CCTL5.B15;
    sbit  CCIS0_TIMER_A0_TA0CCTL5_bit at TIMER_A0_TA0CCTL5.B12;
    sbit  CCIS1_TIMER_A0_TA0CCTL5_bit at TIMER_A0_TA0CCTL5.B13;
    sbit  SCS_TIMER_A0_TA0CCTL5_bit at TIMER_A0_TA0CCTL5.B11;
    sbit  SCCI_TIMER_A0_TA0CCTL5_bit at TIMER_A0_TA0CCTL5.B10;
    sbit  CAP_TIMER_A0_TA0CCTL5_bit at TIMER_A0_TA0CCTL5.B8;
    sbit  OUTMOD0_TIMER_A0_TA0CCTL5_bit at TIMER_A0_TA0CCTL5.B5;
    sbit  OUTMOD1_TIMER_A0_TA0CCTL5_bit at TIMER_A0_TA0CCTL5.B6;
    sbit  OUTMOD2_TIMER_A0_TA0CCTL5_bit at TIMER_A0_TA0CCTL5.B7;
    sbit  CCIE_TIMER_A0_TA0CCTL5_bit at TIMER_A0_TA0CCTL5.B4;
    sbit  CCI_TIMER_A0_TA0CCTL5_bit at TIMER_A0_TA0CCTL5.B3;
    sbit  OUT_TIMER_A0_TA0CCTL5_bit at TIMER_A0_TA0CCTL5.B2;
    sbit  COV_TIMER_A0_TA0CCTL5_bit at TIMER_A0_TA0CCTL5.B1;
    sbit  CCIFG_TIMER_A0_TA0CCTL5_bit at TIMER_A0_TA0CCTL5.B0;

sfr unsigned int   volatile TIMER_A0_TA0CCTL6    absolute 0x4000000E;
    sbit  CM0_TIMER_A0_TA0CCTL6_bit at TIMER_A0_TA0CCTL6.B14;
    sbit  CM1_TIMER_A0_TA0CCTL6_bit at TIMER_A0_TA0CCTL6.B15;
    sbit  CCIS0_TIMER_A0_TA0CCTL6_bit at TIMER_A0_TA0CCTL6.B12;
    sbit  CCIS1_TIMER_A0_TA0CCTL6_bit at TIMER_A0_TA0CCTL6.B13;
    sbit  SCS_TIMER_A0_TA0CCTL6_bit at TIMER_A0_TA0CCTL6.B11;
    sbit  SCCI_TIMER_A0_TA0CCTL6_bit at TIMER_A0_TA0CCTL6.B10;
    sbit  CAP_TIMER_A0_TA0CCTL6_bit at TIMER_A0_TA0CCTL6.B8;
    sbit  OUTMOD0_TIMER_A0_TA0CCTL6_bit at TIMER_A0_TA0CCTL6.B5;
    sbit  OUTMOD1_TIMER_A0_TA0CCTL6_bit at TIMER_A0_TA0CCTL6.B6;
    sbit  OUTMOD2_TIMER_A0_TA0CCTL6_bit at TIMER_A0_TA0CCTL6.B7;
    sbit  CCIE_TIMER_A0_TA0CCTL6_bit at TIMER_A0_TA0CCTL6.B4;
    sbit  CCI_TIMER_A0_TA0CCTL6_bit at TIMER_A0_TA0CCTL6.B3;
    sbit  OUT_TIMER_A0_TA0CCTL6_bit at TIMER_A0_TA0CCTL6.B2;
    sbit  COV_TIMER_A0_TA0CCTL6_bit at TIMER_A0_TA0CCTL6.B1;
    sbit  CCIFG_TIMER_A0_TA0CCTL6_bit at TIMER_A0_TA0CCTL6.B0;

sfr unsigned int   volatile TIMER_A0_TA0R        absolute 0x40000010;
    const register unsigned short int TAxR0 = 0;
    sbit  TAxR0_bit at TIMER_A0_TA0R.B0;
    const register unsigned short int TAxR1 = 1;
    sbit  TAxR1_bit at TIMER_A0_TA0R.B1;
    const register unsigned short int TAxR2 = 2;
    sbit  TAxR2_bit at TIMER_A0_TA0R.B2;
    const register unsigned short int TAxR3 = 3;
    sbit  TAxR3_bit at TIMER_A0_TA0R.B3;
    const register unsigned short int TAxR4 = 4;
    sbit  TAxR4_bit at TIMER_A0_TA0R.B4;
    const register unsigned short int TAxR5 = 5;
    sbit  TAxR5_bit at TIMER_A0_TA0R.B5;
    const register unsigned short int TAxR6 = 6;
    sbit  TAxR6_bit at TIMER_A0_TA0R.B6;
    const register unsigned short int TAxR7 = 7;
    sbit  TAxR7_bit at TIMER_A0_TA0R.B7;
    const register unsigned short int TAxR8 = 8;
    sbit  TAxR8_bit at TIMER_A0_TA0R.B8;
    const register unsigned short int TAxR9 = 9;
    sbit  TAxR9_bit at TIMER_A0_TA0R.B9;
    const register unsigned short int TAxR10 = 10;
    sbit  TAxR10_bit at TIMER_A0_TA0R.B10;
    const register unsigned short int TAxR11 = 11;
    sbit  TAxR11_bit at TIMER_A0_TA0R.B11;
    const register unsigned short int TAxR12 = 12;
    sbit  TAxR12_bit at TIMER_A0_TA0R.B12;
    const register unsigned short int TAxR13 = 13;
    sbit  TAxR13_bit at TIMER_A0_TA0R.B13;
    const register unsigned short int TAxR14 = 14;
    sbit  TAxR14_bit at TIMER_A0_TA0R.B14;
    const register unsigned short int TAxR15 = 15;
    sbit  TAxR15_bit at TIMER_A0_TA0R.B15;

sfr unsigned int   volatile TIMER_A0_TA0CCR0     absolute 0x40000012;
    sbit  TAxR0_TIMER_A0_TA0CCR0_bit at TIMER_A0_TA0CCR0.B0;
    sbit  TAxR1_TIMER_A0_TA0CCR0_bit at TIMER_A0_TA0CCR0.B1;
    sbit  TAxR2_TIMER_A0_TA0CCR0_bit at TIMER_A0_TA0CCR0.B2;
    sbit  TAxR3_TIMER_A0_TA0CCR0_bit at TIMER_A0_TA0CCR0.B3;
    sbit  TAxR4_TIMER_A0_TA0CCR0_bit at TIMER_A0_TA0CCR0.B4;
    sbit  TAxR5_TIMER_A0_TA0CCR0_bit at TIMER_A0_TA0CCR0.B5;
    sbit  TAxR6_TIMER_A0_TA0CCR0_bit at TIMER_A0_TA0CCR0.B6;
    sbit  TAxR7_TIMER_A0_TA0CCR0_bit at TIMER_A0_TA0CCR0.B7;
    sbit  TAxR8_TIMER_A0_TA0CCR0_bit at TIMER_A0_TA0CCR0.B8;
    sbit  TAxR9_TIMER_A0_TA0CCR0_bit at TIMER_A0_TA0CCR0.B9;
    sbit  TAxR10_TIMER_A0_TA0CCR0_bit at TIMER_A0_TA0CCR0.B10;
    sbit  TAxR11_TIMER_A0_TA0CCR0_bit at TIMER_A0_TA0CCR0.B11;
    sbit  TAxR12_TIMER_A0_TA0CCR0_bit at TIMER_A0_TA0CCR0.B12;
    sbit  TAxR13_TIMER_A0_TA0CCR0_bit at TIMER_A0_TA0CCR0.B13;
    sbit  TAxR14_TIMER_A0_TA0CCR0_bit at TIMER_A0_TA0CCR0.B14;
    sbit  TAxR15_TIMER_A0_TA0CCR0_bit at TIMER_A0_TA0CCR0.B15;

sfr unsigned int   volatile TIMER_A0_TA0CCR1     absolute 0x40000014;
    sbit  TAxR0_TIMER_A0_TA0CCR1_bit at TIMER_A0_TA0CCR1.B0;
    sbit  TAxR1_TIMER_A0_TA0CCR1_bit at TIMER_A0_TA0CCR1.B1;
    sbit  TAxR2_TIMER_A0_TA0CCR1_bit at TIMER_A0_TA0CCR1.B2;
    sbit  TAxR3_TIMER_A0_TA0CCR1_bit at TIMER_A0_TA0CCR1.B3;
    sbit  TAxR4_TIMER_A0_TA0CCR1_bit at TIMER_A0_TA0CCR1.B4;
    sbit  TAxR5_TIMER_A0_TA0CCR1_bit at TIMER_A0_TA0CCR1.B5;
    sbit  TAxR6_TIMER_A0_TA0CCR1_bit at TIMER_A0_TA0CCR1.B6;
    sbit  TAxR7_TIMER_A0_TA0CCR1_bit at TIMER_A0_TA0CCR1.B7;
    sbit  TAxR8_TIMER_A0_TA0CCR1_bit at TIMER_A0_TA0CCR1.B8;
    sbit  TAxR9_TIMER_A0_TA0CCR1_bit at TIMER_A0_TA0CCR1.B9;
    sbit  TAxR10_TIMER_A0_TA0CCR1_bit at TIMER_A0_TA0CCR1.B10;
    sbit  TAxR11_TIMER_A0_TA0CCR1_bit at TIMER_A0_TA0CCR1.B11;
    sbit  TAxR12_TIMER_A0_TA0CCR1_bit at TIMER_A0_TA0CCR1.B12;
    sbit  TAxR13_TIMER_A0_TA0CCR1_bit at TIMER_A0_TA0CCR1.B13;
    sbit  TAxR14_TIMER_A0_TA0CCR1_bit at TIMER_A0_TA0CCR1.B14;
    sbit  TAxR15_TIMER_A0_TA0CCR1_bit at TIMER_A0_TA0CCR1.B15;

sfr unsigned int   volatile TIMER_A0_TA0CCR2     absolute 0x40000016;
    sbit  TAxR0_TIMER_A0_TA0CCR2_bit at TIMER_A0_TA0CCR2.B0;
    sbit  TAxR1_TIMER_A0_TA0CCR2_bit at TIMER_A0_TA0CCR2.B1;
    sbit  TAxR2_TIMER_A0_TA0CCR2_bit at TIMER_A0_TA0CCR2.B2;
    sbit  TAxR3_TIMER_A0_TA0CCR2_bit at TIMER_A0_TA0CCR2.B3;
    sbit  TAxR4_TIMER_A0_TA0CCR2_bit at TIMER_A0_TA0CCR2.B4;
    sbit  TAxR5_TIMER_A0_TA0CCR2_bit at TIMER_A0_TA0CCR2.B5;
    sbit  TAxR6_TIMER_A0_TA0CCR2_bit at TIMER_A0_TA0CCR2.B6;
    sbit  TAxR7_TIMER_A0_TA0CCR2_bit at TIMER_A0_TA0CCR2.B7;
    sbit  TAxR8_TIMER_A0_TA0CCR2_bit at TIMER_A0_TA0CCR2.B8;
    sbit  TAxR9_TIMER_A0_TA0CCR2_bit at TIMER_A0_TA0CCR2.B9;
    sbit  TAxR10_TIMER_A0_TA0CCR2_bit at TIMER_A0_TA0CCR2.B10;
    sbit  TAxR11_TIMER_A0_TA0CCR2_bit at TIMER_A0_TA0CCR2.B11;
    sbit  TAxR12_TIMER_A0_TA0CCR2_bit at TIMER_A0_TA0CCR2.B12;
    sbit  TAxR13_TIMER_A0_TA0CCR2_bit at TIMER_A0_TA0CCR2.B13;
    sbit  TAxR14_TIMER_A0_TA0CCR2_bit at TIMER_A0_TA0CCR2.B14;
    sbit  TAxR15_TIMER_A0_TA0CCR2_bit at TIMER_A0_TA0CCR2.B15;

sfr unsigned int   volatile TIMER_A0_TA0CCR3     absolute 0x40000018;
    sbit  TAxR0_TIMER_A0_TA0CCR3_bit at TIMER_A0_TA0CCR3.B0;
    sbit  TAxR1_TIMER_A0_TA0CCR3_bit at TIMER_A0_TA0CCR3.B1;
    sbit  TAxR2_TIMER_A0_TA0CCR3_bit at TIMER_A0_TA0CCR3.B2;
    sbit  TAxR3_TIMER_A0_TA0CCR3_bit at TIMER_A0_TA0CCR3.B3;
    sbit  TAxR4_TIMER_A0_TA0CCR3_bit at TIMER_A0_TA0CCR3.B4;
    sbit  TAxR5_TIMER_A0_TA0CCR3_bit at TIMER_A0_TA0CCR3.B5;
    sbit  TAxR6_TIMER_A0_TA0CCR3_bit at TIMER_A0_TA0CCR3.B6;
    sbit  TAxR7_TIMER_A0_TA0CCR3_bit at TIMER_A0_TA0CCR3.B7;
    sbit  TAxR8_TIMER_A0_TA0CCR3_bit at TIMER_A0_TA0CCR3.B8;
    sbit  TAxR9_TIMER_A0_TA0CCR3_bit at TIMER_A0_TA0CCR3.B9;
    sbit  TAxR10_TIMER_A0_TA0CCR3_bit at TIMER_A0_TA0CCR3.B10;
    sbit  TAxR11_TIMER_A0_TA0CCR3_bit at TIMER_A0_TA0CCR3.B11;
    sbit  TAxR12_TIMER_A0_TA0CCR3_bit at TIMER_A0_TA0CCR3.B12;
    sbit  TAxR13_TIMER_A0_TA0CCR3_bit at TIMER_A0_TA0CCR3.B13;
    sbit  TAxR14_TIMER_A0_TA0CCR3_bit at TIMER_A0_TA0CCR3.B14;
    sbit  TAxR15_TIMER_A0_TA0CCR3_bit at TIMER_A0_TA0CCR3.B15;

sfr unsigned int   volatile TIMER_A0_TA0CCR4     absolute 0x4000001A;
    sbit  TAxR0_TIMER_A0_TA0CCR4_bit at TIMER_A0_TA0CCR4.B0;
    sbit  TAxR1_TIMER_A0_TA0CCR4_bit at TIMER_A0_TA0CCR4.B1;
    sbit  TAxR2_TIMER_A0_TA0CCR4_bit at TIMER_A0_TA0CCR4.B2;
    sbit  TAxR3_TIMER_A0_TA0CCR4_bit at TIMER_A0_TA0CCR4.B3;
    sbit  TAxR4_TIMER_A0_TA0CCR4_bit at TIMER_A0_TA0CCR4.B4;
    sbit  TAxR5_TIMER_A0_TA0CCR4_bit at TIMER_A0_TA0CCR4.B5;
    sbit  TAxR6_TIMER_A0_TA0CCR4_bit at TIMER_A0_TA0CCR4.B6;
    sbit  TAxR7_TIMER_A0_TA0CCR4_bit at TIMER_A0_TA0CCR4.B7;
    sbit  TAxR8_TIMER_A0_TA0CCR4_bit at TIMER_A0_TA0CCR4.B8;
    sbit  TAxR9_TIMER_A0_TA0CCR4_bit at TIMER_A0_TA0CCR4.B9;
    sbit  TAxR10_TIMER_A0_TA0CCR4_bit at TIMER_A0_TA0CCR4.B10;
    sbit  TAxR11_TIMER_A0_TA0CCR4_bit at TIMER_A0_TA0CCR4.B11;
    sbit  TAxR12_TIMER_A0_TA0CCR4_bit at TIMER_A0_TA0CCR4.B12;
    sbit  TAxR13_TIMER_A0_TA0CCR4_bit at TIMER_A0_TA0CCR4.B13;
    sbit  TAxR14_TIMER_A0_TA0CCR4_bit at TIMER_A0_TA0CCR4.B14;
    sbit  TAxR15_TIMER_A0_TA0CCR4_bit at TIMER_A0_TA0CCR4.B15;

sfr unsigned int   volatile TIMER_A0_TA0CCR5     absolute 0x4000001C;
    sbit  TAxR0_TIMER_A0_TA0CCR5_bit at TIMER_A0_TA0CCR5.B0;
    sbit  TAxR1_TIMER_A0_TA0CCR5_bit at TIMER_A0_TA0CCR5.B1;
    sbit  TAxR2_TIMER_A0_TA0CCR5_bit at TIMER_A0_TA0CCR5.B2;
    sbit  TAxR3_TIMER_A0_TA0CCR5_bit at TIMER_A0_TA0CCR5.B3;
    sbit  TAxR4_TIMER_A0_TA0CCR5_bit at TIMER_A0_TA0CCR5.B4;
    sbit  TAxR5_TIMER_A0_TA0CCR5_bit at TIMER_A0_TA0CCR5.B5;
    sbit  TAxR6_TIMER_A0_TA0CCR5_bit at TIMER_A0_TA0CCR5.B6;
    sbit  TAxR7_TIMER_A0_TA0CCR5_bit at TIMER_A0_TA0CCR5.B7;
    sbit  TAxR8_TIMER_A0_TA0CCR5_bit at TIMER_A0_TA0CCR5.B8;
    sbit  TAxR9_TIMER_A0_TA0CCR5_bit at TIMER_A0_TA0CCR5.B9;
    sbit  TAxR10_TIMER_A0_TA0CCR5_bit at TIMER_A0_TA0CCR5.B10;
    sbit  TAxR11_TIMER_A0_TA0CCR5_bit at TIMER_A0_TA0CCR5.B11;
    sbit  TAxR12_TIMER_A0_TA0CCR5_bit at TIMER_A0_TA0CCR5.B12;
    sbit  TAxR13_TIMER_A0_TA0CCR5_bit at TIMER_A0_TA0CCR5.B13;
    sbit  TAxR14_TIMER_A0_TA0CCR5_bit at TIMER_A0_TA0CCR5.B14;
    sbit  TAxR15_TIMER_A0_TA0CCR5_bit at TIMER_A0_TA0CCR5.B15;

sfr unsigned int   volatile TIMER_A0_TA0CCR6     absolute 0x4000001E;
    sbit  TAxR0_TIMER_A0_TA0CCR6_bit at TIMER_A0_TA0CCR6.B0;
    sbit  TAxR1_TIMER_A0_TA0CCR6_bit at TIMER_A0_TA0CCR6.B1;
    sbit  TAxR2_TIMER_A0_TA0CCR6_bit at TIMER_A0_TA0CCR6.B2;
    sbit  TAxR3_TIMER_A0_TA0CCR6_bit at TIMER_A0_TA0CCR6.B3;
    sbit  TAxR4_TIMER_A0_TA0CCR6_bit at TIMER_A0_TA0CCR6.B4;
    sbit  TAxR5_TIMER_A0_TA0CCR6_bit at TIMER_A0_TA0CCR6.B5;
    sbit  TAxR6_TIMER_A0_TA0CCR6_bit at TIMER_A0_TA0CCR6.B6;
    sbit  TAxR7_TIMER_A0_TA0CCR6_bit at TIMER_A0_TA0CCR6.B7;
    sbit  TAxR8_TIMER_A0_TA0CCR6_bit at TIMER_A0_TA0CCR6.B8;
    sbit  TAxR9_TIMER_A0_TA0CCR6_bit at TIMER_A0_TA0CCR6.B9;
    sbit  TAxR10_TIMER_A0_TA0CCR6_bit at TIMER_A0_TA0CCR6.B10;
    sbit  TAxR11_TIMER_A0_TA0CCR6_bit at TIMER_A0_TA0CCR6.B11;
    sbit  TAxR12_TIMER_A0_TA0CCR6_bit at TIMER_A0_TA0CCR6.B12;
    sbit  TAxR13_TIMER_A0_TA0CCR6_bit at TIMER_A0_TA0CCR6.B13;
    sbit  TAxR14_TIMER_A0_TA0CCR6_bit at TIMER_A0_TA0CCR6.B14;
    sbit  TAxR15_TIMER_A0_TA0CCR6_bit at TIMER_A0_TA0CCR6.B15;

sfr unsigned int   volatile TIMER_A0_TA0EX0      absolute 0x40000020;
    const register unsigned short int TAIDEX0 = 0;
    sbit  TAIDEX0_bit at TIMER_A0_TA0EX0.B0;
    const register unsigned short int TAIDEX1 = 1;
    sbit  TAIDEX1_bit at TIMER_A0_TA0EX0.B1;
    const register unsigned short int TAIDEX2 = 2;
    sbit  TAIDEX2_bit at TIMER_A0_TA0EX0.B2;

sfr unsigned int   volatile TIMER_A0_TA0IV       absolute 0x4000002E;
    const register unsigned short int TAIV0 = 0;
    sbit  TAIV0_bit at TIMER_A0_TA0IV.B0;
    const register unsigned short int TAIV1 = 1;
    sbit  TAIV1_bit at TIMER_A0_TA0IV.B1;
    const register unsigned short int TAIV2 = 2;
    sbit  TAIV2_bit at TIMER_A0_TA0IV.B2;
    const register unsigned short int TAIV3 = 3;
    sbit  TAIV3_bit at TIMER_A0_TA0IV.B3;
    const register unsigned short int TAIV4 = 4;
    sbit  TAIV4_bit at TIMER_A0_TA0IV.B4;
    const register unsigned short int TAIV5 = 5;
    sbit  TAIV5_bit at TIMER_A0_TA0IV.B5;
    const register unsigned short int TAIV6 = 6;
    sbit  TAIV6_bit at TIMER_A0_TA0IV.B6;
    const register unsigned short int TAIV7 = 7;
    sbit  TAIV7_bit at TIMER_A0_TA0IV.B7;
    const register unsigned short int TAIV8 = 8;
    sbit  TAIV8_bit at TIMER_A0_TA0IV.B8;
    const register unsigned short int TAIV9 = 9;
    sbit  TAIV9_bit at TIMER_A0_TA0IV.B9;
    const register unsigned short int TAIV10 = 10;
    sbit  TAIV10_bit at TIMER_A0_TA0IV.B10;
    const register unsigned short int TAIV11 = 11;
    sbit  TAIV11_bit at TIMER_A0_TA0IV.B11;
    const register unsigned short int TAIV12 = 12;
    sbit  TAIV12_bit at TIMER_A0_TA0IV.B12;
    const register unsigned short int TAIV13 = 13;
    sbit  TAIV13_bit at TIMER_A0_TA0IV.B13;
    const register unsigned short int TAIV14 = 14;
    sbit  TAIV14_bit at TIMER_A0_TA0IV.B14;
    const register unsigned short int TAIV15 = 15;
    sbit  TAIV15_bit at TIMER_A0_TA0IV.B15;

sfr unsigned int   volatile TIMER_A1_TA1CTL      absolute 0x40000400;
    sbit  TASSEL0_TIMER_A1_TA1CTL_bit at TIMER_A1_TA1CTL.B8;
    sbit  TASSEL1_TIMER_A1_TA1CTL_bit at TIMER_A1_TA1CTL.B9;
    sbit  ID0_TIMER_A1_TA1CTL_bit at TIMER_A1_TA1CTL.B6;
    sbit  ID1_TIMER_A1_TA1CTL_bit at TIMER_A1_TA1CTL.B7;
    sbit  MC0_TIMER_A1_TA1CTL_bit at TIMER_A1_TA1CTL.B4;
    sbit  MC1_TIMER_A1_TA1CTL_bit at TIMER_A1_TA1CTL.B5;
    sbit  TACLR_TIMER_A1_TA1CTL_bit at TIMER_A1_TA1CTL.B2;
    sbit  TAIE_TIMER_A1_TA1CTL_bit at TIMER_A1_TA1CTL.B1;
    sbit  TAIFG_TIMER_A1_TA1CTL_bit at TIMER_A1_TA1CTL.B0;

sfr unsigned int   volatile TIMER_A1_TA1CCTL0    absolute 0x40000402;
    sbit  CM0_TIMER_A1_TA1CCTL0_bit at TIMER_A1_TA1CCTL0.B14;
    sbit  CM1_TIMER_A1_TA1CCTL0_bit at TIMER_A1_TA1CCTL0.B15;
    sbit  CCIS0_TIMER_A1_TA1CCTL0_bit at TIMER_A1_TA1CCTL0.B12;
    sbit  CCIS1_TIMER_A1_TA1CCTL0_bit at TIMER_A1_TA1CCTL0.B13;
    sbit  SCS_TIMER_A1_TA1CCTL0_bit at TIMER_A1_TA1CCTL0.B11;
    sbit  SCCI_TIMER_A1_TA1CCTL0_bit at TIMER_A1_TA1CCTL0.B10;
    sbit  CAP_TIMER_A1_TA1CCTL0_bit at TIMER_A1_TA1CCTL0.B8;
    sbit  OUTMOD0_TIMER_A1_TA1CCTL0_bit at TIMER_A1_TA1CCTL0.B5;
    sbit  OUTMOD1_TIMER_A1_TA1CCTL0_bit at TIMER_A1_TA1CCTL0.B6;
    sbit  OUTMOD2_TIMER_A1_TA1CCTL0_bit at TIMER_A1_TA1CCTL0.B7;
    sbit  CCIE_TIMER_A1_TA1CCTL0_bit at TIMER_A1_TA1CCTL0.B4;
    sbit  CCI_TIMER_A1_TA1CCTL0_bit at TIMER_A1_TA1CCTL0.B3;
    sbit  OUT_TIMER_A1_TA1CCTL0_bit at TIMER_A1_TA1CCTL0.B2;
    sbit  COV_TIMER_A1_TA1CCTL0_bit at TIMER_A1_TA1CCTL0.B1;
    sbit  CCIFG_TIMER_A1_TA1CCTL0_bit at TIMER_A1_TA1CCTL0.B0;

sfr unsigned int   volatile TIMER_A1_TA1CCTL1    absolute 0x40000404;
    sbit  CM0_TIMER_A1_TA1CCTL1_bit at TIMER_A1_TA1CCTL1.B14;
    sbit  CM1_TIMER_A1_TA1CCTL1_bit at TIMER_A1_TA1CCTL1.B15;
    sbit  CCIS0_TIMER_A1_TA1CCTL1_bit at TIMER_A1_TA1CCTL1.B12;
    sbit  CCIS1_TIMER_A1_TA1CCTL1_bit at TIMER_A1_TA1CCTL1.B13;
    sbit  SCS_TIMER_A1_TA1CCTL1_bit at TIMER_A1_TA1CCTL1.B11;
    sbit  SCCI_TIMER_A1_TA1CCTL1_bit at TIMER_A1_TA1CCTL1.B10;
    sbit  CAP_TIMER_A1_TA1CCTL1_bit at TIMER_A1_TA1CCTL1.B8;
    sbit  OUTMOD0_TIMER_A1_TA1CCTL1_bit at TIMER_A1_TA1CCTL1.B5;
    sbit  OUTMOD1_TIMER_A1_TA1CCTL1_bit at TIMER_A1_TA1CCTL1.B6;
    sbit  OUTMOD2_TIMER_A1_TA1CCTL1_bit at TIMER_A1_TA1CCTL1.B7;
    sbit  CCIE_TIMER_A1_TA1CCTL1_bit at TIMER_A1_TA1CCTL1.B4;
    sbit  CCI_TIMER_A1_TA1CCTL1_bit at TIMER_A1_TA1CCTL1.B3;
    sbit  OUT_TIMER_A1_TA1CCTL1_bit at TIMER_A1_TA1CCTL1.B2;
    sbit  COV_TIMER_A1_TA1CCTL1_bit at TIMER_A1_TA1CCTL1.B1;
    sbit  CCIFG_TIMER_A1_TA1CCTL1_bit at TIMER_A1_TA1CCTL1.B0;

sfr unsigned int   volatile TIMER_A1_TA1CCTL2    absolute 0x40000406;
    sbit  CM0_TIMER_A1_TA1CCTL2_bit at TIMER_A1_TA1CCTL2.B14;
    sbit  CM1_TIMER_A1_TA1CCTL2_bit at TIMER_A1_TA1CCTL2.B15;
    sbit  CCIS0_TIMER_A1_TA1CCTL2_bit at TIMER_A1_TA1CCTL2.B12;
    sbit  CCIS1_TIMER_A1_TA1CCTL2_bit at TIMER_A1_TA1CCTL2.B13;
    sbit  SCS_TIMER_A1_TA1CCTL2_bit at TIMER_A1_TA1CCTL2.B11;
    sbit  SCCI_TIMER_A1_TA1CCTL2_bit at TIMER_A1_TA1CCTL2.B10;
    sbit  CAP_TIMER_A1_TA1CCTL2_bit at TIMER_A1_TA1CCTL2.B8;
    sbit  OUTMOD0_TIMER_A1_TA1CCTL2_bit at TIMER_A1_TA1CCTL2.B5;
    sbit  OUTMOD1_TIMER_A1_TA1CCTL2_bit at TIMER_A1_TA1CCTL2.B6;
    sbit  OUTMOD2_TIMER_A1_TA1CCTL2_bit at TIMER_A1_TA1CCTL2.B7;
    sbit  CCIE_TIMER_A1_TA1CCTL2_bit at TIMER_A1_TA1CCTL2.B4;
    sbit  CCI_TIMER_A1_TA1CCTL2_bit at TIMER_A1_TA1CCTL2.B3;
    sbit  OUT_TIMER_A1_TA1CCTL2_bit at TIMER_A1_TA1CCTL2.B2;
    sbit  COV_TIMER_A1_TA1CCTL2_bit at TIMER_A1_TA1CCTL2.B1;
    sbit  CCIFG_TIMER_A1_TA1CCTL2_bit at TIMER_A1_TA1CCTL2.B0;

sfr unsigned int   volatile TIMER_A1_TA1CCTL3    absolute 0x40000408;
    sbit  CM0_TIMER_A1_TA1CCTL3_bit at TIMER_A1_TA1CCTL3.B14;
    sbit  CM1_TIMER_A1_TA1CCTL3_bit at TIMER_A1_TA1CCTL3.B15;
    sbit  CCIS0_TIMER_A1_TA1CCTL3_bit at TIMER_A1_TA1CCTL3.B12;
    sbit  CCIS1_TIMER_A1_TA1CCTL3_bit at TIMER_A1_TA1CCTL3.B13;
    sbit  SCS_TIMER_A1_TA1CCTL3_bit at TIMER_A1_TA1CCTL3.B11;
    sbit  SCCI_TIMER_A1_TA1CCTL3_bit at TIMER_A1_TA1CCTL3.B10;
    sbit  CAP_TIMER_A1_TA1CCTL3_bit at TIMER_A1_TA1CCTL3.B8;
    sbit  OUTMOD0_TIMER_A1_TA1CCTL3_bit at TIMER_A1_TA1CCTL3.B5;
    sbit  OUTMOD1_TIMER_A1_TA1CCTL3_bit at TIMER_A1_TA1CCTL3.B6;
    sbit  OUTMOD2_TIMER_A1_TA1CCTL3_bit at TIMER_A1_TA1CCTL3.B7;
    sbit  CCIE_TIMER_A1_TA1CCTL3_bit at TIMER_A1_TA1CCTL3.B4;
    sbit  CCI_TIMER_A1_TA1CCTL3_bit at TIMER_A1_TA1CCTL3.B3;
    sbit  OUT_TIMER_A1_TA1CCTL3_bit at TIMER_A1_TA1CCTL3.B2;
    sbit  COV_TIMER_A1_TA1CCTL3_bit at TIMER_A1_TA1CCTL3.B1;
    sbit  CCIFG_TIMER_A1_TA1CCTL3_bit at TIMER_A1_TA1CCTL3.B0;

sfr unsigned int   volatile TIMER_A1_TA1CCTL4    absolute 0x4000040A;
    sbit  CM0_TIMER_A1_TA1CCTL4_bit at TIMER_A1_TA1CCTL4.B14;
    sbit  CM1_TIMER_A1_TA1CCTL4_bit at TIMER_A1_TA1CCTL4.B15;
    sbit  CCIS0_TIMER_A1_TA1CCTL4_bit at TIMER_A1_TA1CCTL4.B12;
    sbit  CCIS1_TIMER_A1_TA1CCTL4_bit at TIMER_A1_TA1CCTL4.B13;
    sbit  SCS_TIMER_A1_TA1CCTL4_bit at TIMER_A1_TA1CCTL4.B11;
    sbit  SCCI_TIMER_A1_TA1CCTL4_bit at TIMER_A1_TA1CCTL4.B10;
    sbit  CAP_TIMER_A1_TA1CCTL4_bit at TIMER_A1_TA1CCTL4.B8;
    sbit  OUTMOD0_TIMER_A1_TA1CCTL4_bit at TIMER_A1_TA1CCTL4.B5;
    sbit  OUTMOD1_TIMER_A1_TA1CCTL4_bit at TIMER_A1_TA1CCTL4.B6;
    sbit  OUTMOD2_TIMER_A1_TA1CCTL4_bit at TIMER_A1_TA1CCTL4.B7;
    sbit  CCIE_TIMER_A1_TA1CCTL4_bit at TIMER_A1_TA1CCTL4.B4;
    sbit  CCI_TIMER_A1_TA1CCTL4_bit at TIMER_A1_TA1CCTL4.B3;
    sbit  OUT_TIMER_A1_TA1CCTL4_bit at TIMER_A1_TA1CCTL4.B2;
    sbit  COV_TIMER_A1_TA1CCTL4_bit at TIMER_A1_TA1CCTL4.B1;
    sbit  CCIFG_TIMER_A1_TA1CCTL4_bit at TIMER_A1_TA1CCTL4.B0;

sfr unsigned int   volatile TIMER_A1_TA1CCTL5    absolute 0x4000040C;
    sbit  CM0_TIMER_A1_TA1CCTL5_bit at TIMER_A1_TA1CCTL5.B14;
    sbit  CM1_TIMER_A1_TA1CCTL5_bit at TIMER_A1_TA1CCTL5.B15;
    sbit  CCIS0_TIMER_A1_TA1CCTL5_bit at TIMER_A1_TA1CCTL5.B12;
    sbit  CCIS1_TIMER_A1_TA1CCTL5_bit at TIMER_A1_TA1CCTL5.B13;
    sbit  SCS_TIMER_A1_TA1CCTL5_bit at TIMER_A1_TA1CCTL5.B11;
    sbit  SCCI_TIMER_A1_TA1CCTL5_bit at TIMER_A1_TA1CCTL5.B10;
    sbit  CAP_TIMER_A1_TA1CCTL5_bit at TIMER_A1_TA1CCTL5.B8;
    sbit  OUTMOD0_TIMER_A1_TA1CCTL5_bit at TIMER_A1_TA1CCTL5.B5;
    sbit  OUTMOD1_TIMER_A1_TA1CCTL5_bit at TIMER_A1_TA1CCTL5.B6;
    sbit  OUTMOD2_TIMER_A1_TA1CCTL5_bit at TIMER_A1_TA1CCTL5.B7;
    sbit  CCIE_TIMER_A1_TA1CCTL5_bit at TIMER_A1_TA1CCTL5.B4;
    sbit  CCI_TIMER_A1_TA1CCTL5_bit at TIMER_A1_TA1CCTL5.B3;
    sbit  OUT_TIMER_A1_TA1CCTL5_bit at TIMER_A1_TA1CCTL5.B2;
    sbit  COV_TIMER_A1_TA1CCTL5_bit at TIMER_A1_TA1CCTL5.B1;
    sbit  CCIFG_TIMER_A1_TA1CCTL5_bit at TIMER_A1_TA1CCTL5.B0;

sfr unsigned int   volatile TIMER_A1_TA1CCTL6    absolute 0x4000040E;
    sbit  CM0_TIMER_A1_TA1CCTL6_bit at TIMER_A1_TA1CCTL6.B14;
    sbit  CM1_TIMER_A1_TA1CCTL6_bit at TIMER_A1_TA1CCTL6.B15;
    sbit  CCIS0_TIMER_A1_TA1CCTL6_bit at TIMER_A1_TA1CCTL6.B12;
    sbit  CCIS1_TIMER_A1_TA1CCTL6_bit at TIMER_A1_TA1CCTL6.B13;
    sbit  SCS_TIMER_A1_TA1CCTL6_bit at TIMER_A1_TA1CCTL6.B11;
    sbit  SCCI_TIMER_A1_TA1CCTL6_bit at TIMER_A1_TA1CCTL6.B10;
    sbit  CAP_TIMER_A1_TA1CCTL6_bit at TIMER_A1_TA1CCTL6.B8;
    sbit  OUTMOD0_TIMER_A1_TA1CCTL6_bit at TIMER_A1_TA1CCTL6.B5;
    sbit  OUTMOD1_TIMER_A1_TA1CCTL6_bit at TIMER_A1_TA1CCTL6.B6;
    sbit  OUTMOD2_TIMER_A1_TA1CCTL6_bit at TIMER_A1_TA1CCTL6.B7;
    sbit  CCIE_TIMER_A1_TA1CCTL6_bit at TIMER_A1_TA1CCTL6.B4;
    sbit  CCI_TIMER_A1_TA1CCTL6_bit at TIMER_A1_TA1CCTL6.B3;
    sbit  OUT_TIMER_A1_TA1CCTL6_bit at TIMER_A1_TA1CCTL6.B2;
    sbit  COV_TIMER_A1_TA1CCTL6_bit at TIMER_A1_TA1CCTL6.B1;
    sbit  CCIFG_TIMER_A1_TA1CCTL6_bit at TIMER_A1_TA1CCTL6.B0;

sfr unsigned int   volatile TIMER_A1_TA1R        absolute 0x40000410;
    sbit  TAxR0_TIMER_A1_TA1R_bit at TIMER_A1_TA1R.B0;
    sbit  TAxR1_TIMER_A1_TA1R_bit at TIMER_A1_TA1R.B1;
    sbit  TAxR2_TIMER_A1_TA1R_bit at TIMER_A1_TA1R.B2;
    sbit  TAxR3_TIMER_A1_TA1R_bit at TIMER_A1_TA1R.B3;
    sbit  TAxR4_TIMER_A1_TA1R_bit at TIMER_A1_TA1R.B4;
    sbit  TAxR5_TIMER_A1_TA1R_bit at TIMER_A1_TA1R.B5;
    sbit  TAxR6_TIMER_A1_TA1R_bit at TIMER_A1_TA1R.B6;
    sbit  TAxR7_TIMER_A1_TA1R_bit at TIMER_A1_TA1R.B7;
    sbit  TAxR8_TIMER_A1_TA1R_bit at TIMER_A1_TA1R.B8;
    sbit  TAxR9_TIMER_A1_TA1R_bit at TIMER_A1_TA1R.B9;
    sbit  TAxR10_TIMER_A1_TA1R_bit at TIMER_A1_TA1R.B10;
    sbit  TAxR11_TIMER_A1_TA1R_bit at TIMER_A1_TA1R.B11;
    sbit  TAxR12_TIMER_A1_TA1R_bit at TIMER_A1_TA1R.B12;
    sbit  TAxR13_TIMER_A1_TA1R_bit at TIMER_A1_TA1R.B13;
    sbit  TAxR14_TIMER_A1_TA1R_bit at TIMER_A1_TA1R.B14;
    sbit  TAxR15_TIMER_A1_TA1R_bit at TIMER_A1_TA1R.B15;

sfr unsigned int   volatile TIMER_A1_TA1CCR0     absolute 0x40000412;
    sbit  TAxR0_TIMER_A1_TA1CCR0_bit at TIMER_A1_TA1CCR0.B0;
    sbit  TAxR1_TIMER_A1_TA1CCR0_bit at TIMER_A1_TA1CCR0.B1;
    sbit  TAxR2_TIMER_A1_TA1CCR0_bit at TIMER_A1_TA1CCR0.B2;
    sbit  TAxR3_TIMER_A1_TA1CCR0_bit at TIMER_A1_TA1CCR0.B3;
    sbit  TAxR4_TIMER_A1_TA1CCR0_bit at TIMER_A1_TA1CCR0.B4;
    sbit  TAxR5_TIMER_A1_TA1CCR0_bit at TIMER_A1_TA1CCR0.B5;
    sbit  TAxR6_TIMER_A1_TA1CCR0_bit at TIMER_A1_TA1CCR0.B6;
    sbit  TAxR7_TIMER_A1_TA1CCR0_bit at TIMER_A1_TA1CCR0.B7;
    sbit  TAxR8_TIMER_A1_TA1CCR0_bit at TIMER_A1_TA1CCR0.B8;
    sbit  TAxR9_TIMER_A1_TA1CCR0_bit at TIMER_A1_TA1CCR0.B9;
    sbit  TAxR10_TIMER_A1_TA1CCR0_bit at TIMER_A1_TA1CCR0.B10;
    sbit  TAxR11_TIMER_A1_TA1CCR0_bit at TIMER_A1_TA1CCR0.B11;
    sbit  TAxR12_TIMER_A1_TA1CCR0_bit at TIMER_A1_TA1CCR0.B12;
    sbit  TAxR13_TIMER_A1_TA1CCR0_bit at TIMER_A1_TA1CCR0.B13;
    sbit  TAxR14_TIMER_A1_TA1CCR0_bit at TIMER_A1_TA1CCR0.B14;
    sbit  TAxR15_TIMER_A1_TA1CCR0_bit at TIMER_A1_TA1CCR0.B15;

sfr unsigned int   volatile TIMER_A1_TA1CCR1     absolute 0x40000414;
    sbit  TAxR0_TIMER_A1_TA1CCR1_bit at TIMER_A1_TA1CCR1.B0;
    sbit  TAxR1_TIMER_A1_TA1CCR1_bit at TIMER_A1_TA1CCR1.B1;
    sbit  TAxR2_TIMER_A1_TA1CCR1_bit at TIMER_A1_TA1CCR1.B2;
    sbit  TAxR3_TIMER_A1_TA1CCR1_bit at TIMER_A1_TA1CCR1.B3;
    sbit  TAxR4_TIMER_A1_TA1CCR1_bit at TIMER_A1_TA1CCR1.B4;
    sbit  TAxR5_TIMER_A1_TA1CCR1_bit at TIMER_A1_TA1CCR1.B5;
    sbit  TAxR6_TIMER_A1_TA1CCR1_bit at TIMER_A1_TA1CCR1.B6;
    sbit  TAxR7_TIMER_A1_TA1CCR1_bit at TIMER_A1_TA1CCR1.B7;
    sbit  TAxR8_TIMER_A1_TA1CCR1_bit at TIMER_A1_TA1CCR1.B8;
    sbit  TAxR9_TIMER_A1_TA1CCR1_bit at TIMER_A1_TA1CCR1.B9;
    sbit  TAxR10_TIMER_A1_TA1CCR1_bit at TIMER_A1_TA1CCR1.B10;
    sbit  TAxR11_TIMER_A1_TA1CCR1_bit at TIMER_A1_TA1CCR1.B11;
    sbit  TAxR12_TIMER_A1_TA1CCR1_bit at TIMER_A1_TA1CCR1.B12;
    sbit  TAxR13_TIMER_A1_TA1CCR1_bit at TIMER_A1_TA1CCR1.B13;
    sbit  TAxR14_TIMER_A1_TA1CCR1_bit at TIMER_A1_TA1CCR1.B14;
    sbit  TAxR15_TIMER_A1_TA1CCR1_bit at TIMER_A1_TA1CCR1.B15;

sfr unsigned int   volatile TIMER_A1_TA1CCR2     absolute 0x40000416;
    sbit  TAxR0_TIMER_A1_TA1CCR2_bit at TIMER_A1_TA1CCR2.B0;
    sbit  TAxR1_TIMER_A1_TA1CCR2_bit at TIMER_A1_TA1CCR2.B1;
    sbit  TAxR2_TIMER_A1_TA1CCR2_bit at TIMER_A1_TA1CCR2.B2;
    sbit  TAxR3_TIMER_A1_TA1CCR2_bit at TIMER_A1_TA1CCR2.B3;
    sbit  TAxR4_TIMER_A1_TA1CCR2_bit at TIMER_A1_TA1CCR2.B4;
    sbit  TAxR5_TIMER_A1_TA1CCR2_bit at TIMER_A1_TA1CCR2.B5;
    sbit  TAxR6_TIMER_A1_TA1CCR2_bit at TIMER_A1_TA1CCR2.B6;
    sbit  TAxR7_TIMER_A1_TA1CCR2_bit at TIMER_A1_TA1CCR2.B7;
    sbit  TAxR8_TIMER_A1_TA1CCR2_bit at TIMER_A1_TA1CCR2.B8;
    sbit  TAxR9_TIMER_A1_TA1CCR2_bit at TIMER_A1_TA1CCR2.B9;
    sbit  TAxR10_TIMER_A1_TA1CCR2_bit at TIMER_A1_TA1CCR2.B10;
    sbit  TAxR11_TIMER_A1_TA1CCR2_bit at TIMER_A1_TA1CCR2.B11;
    sbit  TAxR12_TIMER_A1_TA1CCR2_bit at TIMER_A1_TA1CCR2.B12;
    sbit  TAxR13_TIMER_A1_TA1CCR2_bit at TIMER_A1_TA1CCR2.B13;
    sbit  TAxR14_TIMER_A1_TA1CCR2_bit at TIMER_A1_TA1CCR2.B14;
    sbit  TAxR15_TIMER_A1_TA1CCR2_bit at TIMER_A1_TA1CCR2.B15;

sfr unsigned int   volatile TIMER_A1_TA1CCR3     absolute 0x40000418;
    sbit  TAxR0_TIMER_A1_TA1CCR3_bit at TIMER_A1_TA1CCR3.B0;
    sbit  TAxR1_TIMER_A1_TA1CCR3_bit at TIMER_A1_TA1CCR3.B1;
    sbit  TAxR2_TIMER_A1_TA1CCR3_bit at TIMER_A1_TA1CCR3.B2;
    sbit  TAxR3_TIMER_A1_TA1CCR3_bit at TIMER_A1_TA1CCR3.B3;
    sbit  TAxR4_TIMER_A1_TA1CCR3_bit at TIMER_A1_TA1CCR3.B4;
    sbit  TAxR5_TIMER_A1_TA1CCR3_bit at TIMER_A1_TA1CCR3.B5;
    sbit  TAxR6_TIMER_A1_TA1CCR3_bit at TIMER_A1_TA1CCR3.B6;
    sbit  TAxR7_TIMER_A1_TA1CCR3_bit at TIMER_A1_TA1CCR3.B7;
    sbit  TAxR8_TIMER_A1_TA1CCR3_bit at TIMER_A1_TA1CCR3.B8;
    sbit  TAxR9_TIMER_A1_TA1CCR3_bit at TIMER_A1_TA1CCR3.B9;
    sbit  TAxR10_TIMER_A1_TA1CCR3_bit at TIMER_A1_TA1CCR3.B10;
    sbit  TAxR11_TIMER_A1_TA1CCR3_bit at TIMER_A1_TA1CCR3.B11;
    sbit  TAxR12_TIMER_A1_TA1CCR3_bit at TIMER_A1_TA1CCR3.B12;
    sbit  TAxR13_TIMER_A1_TA1CCR3_bit at TIMER_A1_TA1CCR3.B13;
    sbit  TAxR14_TIMER_A1_TA1CCR3_bit at TIMER_A1_TA1CCR3.B14;
    sbit  TAxR15_TIMER_A1_TA1CCR3_bit at TIMER_A1_TA1CCR3.B15;

sfr unsigned int   volatile TIMER_A1_TA1CCR4     absolute 0x4000041A;
    sbit  TAxR0_TIMER_A1_TA1CCR4_bit at TIMER_A1_TA1CCR4.B0;
    sbit  TAxR1_TIMER_A1_TA1CCR4_bit at TIMER_A1_TA1CCR4.B1;
    sbit  TAxR2_TIMER_A1_TA1CCR4_bit at TIMER_A1_TA1CCR4.B2;
    sbit  TAxR3_TIMER_A1_TA1CCR4_bit at TIMER_A1_TA1CCR4.B3;
    sbit  TAxR4_TIMER_A1_TA1CCR4_bit at TIMER_A1_TA1CCR4.B4;
    sbit  TAxR5_TIMER_A1_TA1CCR4_bit at TIMER_A1_TA1CCR4.B5;
    sbit  TAxR6_TIMER_A1_TA1CCR4_bit at TIMER_A1_TA1CCR4.B6;
    sbit  TAxR7_TIMER_A1_TA1CCR4_bit at TIMER_A1_TA1CCR4.B7;
    sbit  TAxR8_TIMER_A1_TA1CCR4_bit at TIMER_A1_TA1CCR4.B8;
    sbit  TAxR9_TIMER_A1_TA1CCR4_bit at TIMER_A1_TA1CCR4.B9;
    sbit  TAxR10_TIMER_A1_TA1CCR4_bit at TIMER_A1_TA1CCR4.B10;
    sbit  TAxR11_TIMER_A1_TA1CCR4_bit at TIMER_A1_TA1CCR4.B11;
    sbit  TAxR12_TIMER_A1_TA1CCR4_bit at TIMER_A1_TA1CCR4.B12;
    sbit  TAxR13_TIMER_A1_TA1CCR4_bit at TIMER_A1_TA1CCR4.B13;
    sbit  TAxR14_TIMER_A1_TA1CCR4_bit at TIMER_A1_TA1CCR4.B14;
    sbit  TAxR15_TIMER_A1_TA1CCR4_bit at TIMER_A1_TA1CCR4.B15;

sfr unsigned int   volatile TIMER_A1_TA1CCR5     absolute 0x4000041C;
    sbit  TAxR0_TIMER_A1_TA1CCR5_bit at TIMER_A1_TA1CCR5.B0;
    sbit  TAxR1_TIMER_A1_TA1CCR5_bit at TIMER_A1_TA1CCR5.B1;
    sbit  TAxR2_TIMER_A1_TA1CCR5_bit at TIMER_A1_TA1CCR5.B2;
    sbit  TAxR3_TIMER_A1_TA1CCR5_bit at TIMER_A1_TA1CCR5.B3;
    sbit  TAxR4_TIMER_A1_TA1CCR5_bit at TIMER_A1_TA1CCR5.B4;
    sbit  TAxR5_TIMER_A1_TA1CCR5_bit at TIMER_A1_TA1CCR5.B5;
    sbit  TAxR6_TIMER_A1_TA1CCR5_bit at TIMER_A1_TA1CCR5.B6;
    sbit  TAxR7_TIMER_A1_TA1CCR5_bit at TIMER_A1_TA1CCR5.B7;
    sbit  TAxR8_TIMER_A1_TA1CCR5_bit at TIMER_A1_TA1CCR5.B8;
    sbit  TAxR9_TIMER_A1_TA1CCR5_bit at TIMER_A1_TA1CCR5.B9;
    sbit  TAxR10_TIMER_A1_TA1CCR5_bit at TIMER_A1_TA1CCR5.B10;
    sbit  TAxR11_TIMER_A1_TA1CCR5_bit at TIMER_A1_TA1CCR5.B11;
    sbit  TAxR12_TIMER_A1_TA1CCR5_bit at TIMER_A1_TA1CCR5.B12;
    sbit  TAxR13_TIMER_A1_TA1CCR5_bit at TIMER_A1_TA1CCR5.B13;
    sbit  TAxR14_TIMER_A1_TA1CCR5_bit at TIMER_A1_TA1CCR5.B14;
    sbit  TAxR15_TIMER_A1_TA1CCR5_bit at TIMER_A1_TA1CCR5.B15;

sfr unsigned int   volatile TIMER_A1_TA1CCR6     absolute 0x4000041E;
    sbit  TAxR0_TIMER_A1_TA1CCR6_bit at TIMER_A1_TA1CCR6.B0;
    sbit  TAxR1_TIMER_A1_TA1CCR6_bit at TIMER_A1_TA1CCR6.B1;
    sbit  TAxR2_TIMER_A1_TA1CCR6_bit at TIMER_A1_TA1CCR6.B2;
    sbit  TAxR3_TIMER_A1_TA1CCR6_bit at TIMER_A1_TA1CCR6.B3;
    sbit  TAxR4_TIMER_A1_TA1CCR6_bit at TIMER_A1_TA1CCR6.B4;
    sbit  TAxR5_TIMER_A1_TA1CCR6_bit at TIMER_A1_TA1CCR6.B5;
    sbit  TAxR6_TIMER_A1_TA1CCR6_bit at TIMER_A1_TA1CCR6.B6;
    sbit  TAxR7_TIMER_A1_TA1CCR6_bit at TIMER_A1_TA1CCR6.B7;
    sbit  TAxR8_TIMER_A1_TA1CCR6_bit at TIMER_A1_TA1CCR6.B8;
    sbit  TAxR9_TIMER_A1_TA1CCR6_bit at TIMER_A1_TA1CCR6.B9;
    sbit  TAxR10_TIMER_A1_TA1CCR6_bit at TIMER_A1_TA1CCR6.B10;
    sbit  TAxR11_TIMER_A1_TA1CCR6_bit at TIMER_A1_TA1CCR6.B11;
    sbit  TAxR12_TIMER_A1_TA1CCR6_bit at TIMER_A1_TA1CCR6.B12;
    sbit  TAxR13_TIMER_A1_TA1CCR6_bit at TIMER_A1_TA1CCR6.B13;
    sbit  TAxR14_TIMER_A1_TA1CCR6_bit at TIMER_A1_TA1CCR6.B14;
    sbit  TAxR15_TIMER_A1_TA1CCR6_bit at TIMER_A1_TA1CCR6.B15;

sfr unsigned int   volatile TIMER_A1_TA1EX0      absolute 0x40000420;
    sbit  TAIDEX0_TIMER_A1_TA1EX0_bit at TIMER_A1_TA1EX0.B0;
    sbit  TAIDEX1_TIMER_A1_TA1EX0_bit at TIMER_A1_TA1EX0.B1;
    sbit  TAIDEX2_TIMER_A1_TA1EX0_bit at TIMER_A1_TA1EX0.B2;

sfr unsigned int   volatile TIMER_A1_TA1IV       absolute 0x4000042E;
    sbit  TAIV0_TIMER_A1_TA1IV_bit at TIMER_A1_TA1IV.B0;
    sbit  TAIV1_TIMER_A1_TA1IV_bit at TIMER_A1_TA1IV.B1;
    sbit  TAIV2_TIMER_A1_TA1IV_bit at TIMER_A1_TA1IV.B2;
    sbit  TAIV3_TIMER_A1_TA1IV_bit at TIMER_A1_TA1IV.B3;
    sbit  TAIV4_TIMER_A1_TA1IV_bit at TIMER_A1_TA1IV.B4;
    sbit  TAIV5_TIMER_A1_TA1IV_bit at TIMER_A1_TA1IV.B5;
    sbit  TAIV6_TIMER_A1_TA1IV_bit at TIMER_A1_TA1IV.B6;
    sbit  TAIV7_TIMER_A1_TA1IV_bit at TIMER_A1_TA1IV.B7;
    sbit  TAIV8_TIMER_A1_TA1IV_bit at TIMER_A1_TA1IV.B8;
    sbit  TAIV9_TIMER_A1_TA1IV_bit at TIMER_A1_TA1IV.B9;
    sbit  TAIV10_TIMER_A1_TA1IV_bit at TIMER_A1_TA1IV.B10;
    sbit  TAIV11_TIMER_A1_TA1IV_bit at TIMER_A1_TA1IV.B11;
    sbit  TAIV12_TIMER_A1_TA1IV_bit at TIMER_A1_TA1IV.B12;
    sbit  TAIV13_TIMER_A1_TA1IV_bit at TIMER_A1_TA1IV.B13;
    sbit  TAIV14_TIMER_A1_TA1IV_bit at TIMER_A1_TA1IV.B14;
    sbit  TAIV15_TIMER_A1_TA1IV_bit at TIMER_A1_TA1IV.B15;

sfr unsigned int   volatile TIMER_A2_TA2CTL      absolute 0x40000800;
    sbit  TASSEL0_TIMER_A2_TA2CTL_bit at TIMER_A2_TA2CTL.B8;
    sbit  TASSEL1_TIMER_A2_TA2CTL_bit at TIMER_A2_TA2CTL.B9;
    sbit  ID0_TIMER_A2_TA2CTL_bit at TIMER_A2_TA2CTL.B6;
    sbit  ID1_TIMER_A2_TA2CTL_bit at TIMER_A2_TA2CTL.B7;
    sbit  MC0_TIMER_A2_TA2CTL_bit at TIMER_A2_TA2CTL.B4;
    sbit  MC1_TIMER_A2_TA2CTL_bit at TIMER_A2_TA2CTL.B5;
    sbit  TACLR_TIMER_A2_TA2CTL_bit at TIMER_A2_TA2CTL.B2;
    sbit  TAIE_TIMER_A2_TA2CTL_bit at TIMER_A2_TA2CTL.B1;
    sbit  TAIFG_TIMER_A2_TA2CTL_bit at TIMER_A2_TA2CTL.B0;

sfr unsigned int   volatile TIMER_A2_TA2CCTL0    absolute 0x40000802;
    sbit  CM0_TIMER_A2_TA2CCTL0_bit at TIMER_A2_TA2CCTL0.B14;
    sbit  CM1_TIMER_A2_TA2CCTL0_bit at TIMER_A2_TA2CCTL0.B15;
    sbit  CCIS0_TIMER_A2_TA2CCTL0_bit at TIMER_A2_TA2CCTL0.B12;
    sbit  CCIS1_TIMER_A2_TA2CCTL0_bit at TIMER_A2_TA2CCTL0.B13;
    sbit  SCS_TIMER_A2_TA2CCTL0_bit at TIMER_A2_TA2CCTL0.B11;
    sbit  SCCI_TIMER_A2_TA2CCTL0_bit at TIMER_A2_TA2CCTL0.B10;
    sbit  CAP_TIMER_A2_TA2CCTL0_bit at TIMER_A2_TA2CCTL0.B8;
    sbit  OUTMOD0_TIMER_A2_TA2CCTL0_bit at TIMER_A2_TA2CCTL0.B5;
    sbit  OUTMOD1_TIMER_A2_TA2CCTL0_bit at TIMER_A2_TA2CCTL0.B6;
    sbit  OUTMOD2_TIMER_A2_TA2CCTL0_bit at TIMER_A2_TA2CCTL0.B7;
    sbit  CCIE_TIMER_A2_TA2CCTL0_bit at TIMER_A2_TA2CCTL0.B4;
    sbit  CCI_TIMER_A2_TA2CCTL0_bit at TIMER_A2_TA2CCTL0.B3;
    sbit  OUT_TIMER_A2_TA2CCTL0_bit at TIMER_A2_TA2CCTL0.B2;
    sbit  COV_TIMER_A2_TA2CCTL0_bit at TIMER_A2_TA2CCTL0.B1;
    sbit  CCIFG_TIMER_A2_TA2CCTL0_bit at TIMER_A2_TA2CCTL0.B0;

sfr unsigned int   volatile TIMER_A2_TA2CCTL1    absolute 0x40000804;
    sbit  CM0_TIMER_A2_TA2CCTL1_bit at TIMER_A2_TA2CCTL1.B14;
    sbit  CM1_TIMER_A2_TA2CCTL1_bit at TIMER_A2_TA2CCTL1.B15;
    sbit  CCIS0_TIMER_A2_TA2CCTL1_bit at TIMER_A2_TA2CCTL1.B12;
    sbit  CCIS1_TIMER_A2_TA2CCTL1_bit at TIMER_A2_TA2CCTL1.B13;
    sbit  SCS_TIMER_A2_TA2CCTL1_bit at TIMER_A2_TA2CCTL1.B11;
    sbit  SCCI_TIMER_A2_TA2CCTL1_bit at TIMER_A2_TA2CCTL1.B10;
    sbit  CAP_TIMER_A2_TA2CCTL1_bit at TIMER_A2_TA2CCTL1.B8;
    sbit  OUTMOD0_TIMER_A2_TA2CCTL1_bit at TIMER_A2_TA2CCTL1.B5;
    sbit  OUTMOD1_TIMER_A2_TA2CCTL1_bit at TIMER_A2_TA2CCTL1.B6;
    sbit  OUTMOD2_TIMER_A2_TA2CCTL1_bit at TIMER_A2_TA2CCTL1.B7;
    sbit  CCIE_TIMER_A2_TA2CCTL1_bit at TIMER_A2_TA2CCTL1.B4;
    sbit  CCI_TIMER_A2_TA2CCTL1_bit at TIMER_A2_TA2CCTL1.B3;
    sbit  OUT_TIMER_A2_TA2CCTL1_bit at TIMER_A2_TA2CCTL1.B2;
    sbit  COV_TIMER_A2_TA2CCTL1_bit at TIMER_A2_TA2CCTL1.B1;
    sbit  CCIFG_TIMER_A2_TA2CCTL1_bit at TIMER_A2_TA2CCTL1.B0;

sfr unsigned int   volatile TIMER_A2_TA2CCTL2    absolute 0x40000806;
    sbit  CM0_TIMER_A2_TA2CCTL2_bit at TIMER_A2_TA2CCTL2.B14;
    sbit  CM1_TIMER_A2_TA2CCTL2_bit at TIMER_A2_TA2CCTL2.B15;
    sbit  CCIS0_TIMER_A2_TA2CCTL2_bit at TIMER_A2_TA2CCTL2.B12;
    sbit  CCIS1_TIMER_A2_TA2CCTL2_bit at TIMER_A2_TA2CCTL2.B13;
    sbit  SCS_TIMER_A2_TA2CCTL2_bit at TIMER_A2_TA2CCTL2.B11;
    sbit  SCCI_TIMER_A2_TA2CCTL2_bit at TIMER_A2_TA2CCTL2.B10;
    sbit  CAP_TIMER_A2_TA2CCTL2_bit at TIMER_A2_TA2CCTL2.B8;
    sbit  OUTMOD0_TIMER_A2_TA2CCTL2_bit at TIMER_A2_TA2CCTL2.B5;
    sbit  OUTMOD1_TIMER_A2_TA2CCTL2_bit at TIMER_A2_TA2CCTL2.B6;
    sbit  OUTMOD2_TIMER_A2_TA2CCTL2_bit at TIMER_A2_TA2CCTL2.B7;
    sbit  CCIE_TIMER_A2_TA2CCTL2_bit at TIMER_A2_TA2CCTL2.B4;
    sbit  CCI_TIMER_A2_TA2CCTL2_bit at TIMER_A2_TA2CCTL2.B3;
    sbit  OUT_TIMER_A2_TA2CCTL2_bit at TIMER_A2_TA2CCTL2.B2;
    sbit  COV_TIMER_A2_TA2CCTL2_bit at TIMER_A2_TA2CCTL2.B1;
    sbit  CCIFG_TIMER_A2_TA2CCTL2_bit at TIMER_A2_TA2CCTL2.B0;

sfr unsigned int   volatile TIMER_A2_TA2CCTL3    absolute 0x40000808;
    sbit  CM0_TIMER_A2_TA2CCTL3_bit at TIMER_A2_TA2CCTL3.B14;
    sbit  CM1_TIMER_A2_TA2CCTL3_bit at TIMER_A2_TA2CCTL3.B15;
    sbit  CCIS0_TIMER_A2_TA2CCTL3_bit at TIMER_A2_TA2CCTL3.B12;
    sbit  CCIS1_TIMER_A2_TA2CCTL3_bit at TIMER_A2_TA2CCTL3.B13;
    sbit  SCS_TIMER_A2_TA2CCTL3_bit at TIMER_A2_TA2CCTL3.B11;
    sbit  SCCI_TIMER_A2_TA2CCTL3_bit at TIMER_A2_TA2CCTL3.B10;
    sbit  CAP_TIMER_A2_TA2CCTL3_bit at TIMER_A2_TA2CCTL3.B8;
    sbit  OUTMOD0_TIMER_A2_TA2CCTL3_bit at TIMER_A2_TA2CCTL3.B5;
    sbit  OUTMOD1_TIMER_A2_TA2CCTL3_bit at TIMER_A2_TA2CCTL3.B6;
    sbit  OUTMOD2_TIMER_A2_TA2CCTL3_bit at TIMER_A2_TA2CCTL3.B7;
    sbit  CCIE_TIMER_A2_TA2CCTL3_bit at TIMER_A2_TA2CCTL3.B4;
    sbit  CCI_TIMER_A2_TA2CCTL3_bit at TIMER_A2_TA2CCTL3.B3;
    sbit  OUT_TIMER_A2_TA2CCTL3_bit at TIMER_A2_TA2CCTL3.B2;
    sbit  COV_TIMER_A2_TA2CCTL3_bit at TIMER_A2_TA2CCTL3.B1;
    sbit  CCIFG_TIMER_A2_TA2CCTL3_bit at TIMER_A2_TA2CCTL3.B0;

sfr unsigned int   volatile TIMER_A2_TA2CCTL4    absolute 0x4000080A;
    sbit  CM0_TIMER_A2_TA2CCTL4_bit at TIMER_A2_TA2CCTL4.B14;
    sbit  CM1_TIMER_A2_TA2CCTL4_bit at TIMER_A2_TA2CCTL4.B15;
    sbit  CCIS0_TIMER_A2_TA2CCTL4_bit at TIMER_A2_TA2CCTL4.B12;
    sbit  CCIS1_TIMER_A2_TA2CCTL4_bit at TIMER_A2_TA2CCTL4.B13;
    sbit  SCS_TIMER_A2_TA2CCTL4_bit at TIMER_A2_TA2CCTL4.B11;
    sbit  SCCI_TIMER_A2_TA2CCTL4_bit at TIMER_A2_TA2CCTL4.B10;
    sbit  CAP_TIMER_A2_TA2CCTL4_bit at TIMER_A2_TA2CCTL4.B8;
    sbit  OUTMOD0_TIMER_A2_TA2CCTL4_bit at TIMER_A2_TA2CCTL4.B5;
    sbit  OUTMOD1_TIMER_A2_TA2CCTL4_bit at TIMER_A2_TA2CCTL4.B6;
    sbit  OUTMOD2_TIMER_A2_TA2CCTL4_bit at TIMER_A2_TA2CCTL4.B7;
    sbit  CCIE_TIMER_A2_TA2CCTL4_bit at TIMER_A2_TA2CCTL4.B4;
    sbit  CCI_TIMER_A2_TA2CCTL4_bit at TIMER_A2_TA2CCTL4.B3;
    sbit  OUT_TIMER_A2_TA2CCTL4_bit at TIMER_A2_TA2CCTL4.B2;
    sbit  COV_TIMER_A2_TA2CCTL4_bit at TIMER_A2_TA2CCTL4.B1;
    sbit  CCIFG_TIMER_A2_TA2CCTL4_bit at TIMER_A2_TA2CCTL4.B0;

sfr unsigned int   volatile TIMER_A2_TA2CCTL5    absolute 0x4000080C;
    sbit  CM0_TIMER_A2_TA2CCTL5_bit at TIMER_A2_TA2CCTL5.B14;
    sbit  CM1_TIMER_A2_TA2CCTL5_bit at TIMER_A2_TA2CCTL5.B15;
    sbit  CCIS0_TIMER_A2_TA2CCTL5_bit at TIMER_A2_TA2CCTL5.B12;
    sbit  CCIS1_TIMER_A2_TA2CCTL5_bit at TIMER_A2_TA2CCTL5.B13;
    sbit  SCS_TIMER_A2_TA2CCTL5_bit at TIMER_A2_TA2CCTL5.B11;
    sbit  SCCI_TIMER_A2_TA2CCTL5_bit at TIMER_A2_TA2CCTL5.B10;
    sbit  CAP_TIMER_A2_TA2CCTL5_bit at TIMER_A2_TA2CCTL5.B8;
    sbit  OUTMOD0_TIMER_A2_TA2CCTL5_bit at TIMER_A2_TA2CCTL5.B5;
    sbit  OUTMOD1_TIMER_A2_TA2CCTL5_bit at TIMER_A2_TA2CCTL5.B6;
    sbit  OUTMOD2_TIMER_A2_TA2CCTL5_bit at TIMER_A2_TA2CCTL5.B7;
    sbit  CCIE_TIMER_A2_TA2CCTL5_bit at TIMER_A2_TA2CCTL5.B4;
    sbit  CCI_TIMER_A2_TA2CCTL5_bit at TIMER_A2_TA2CCTL5.B3;
    sbit  OUT_TIMER_A2_TA2CCTL5_bit at TIMER_A2_TA2CCTL5.B2;
    sbit  COV_TIMER_A2_TA2CCTL5_bit at TIMER_A2_TA2CCTL5.B1;
    sbit  CCIFG_TIMER_A2_TA2CCTL5_bit at TIMER_A2_TA2CCTL5.B0;

sfr unsigned int   volatile TIMER_A2_TA2CCTL6    absolute 0x4000080E;
    sbit  CM0_TIMER_A2_TA2CCTL6_bit at TIMER_A2_TA2CCTL6.B14;
    sbit  CM1_TIMER_A2_TA2CCTL6_bit at TIMER_A2_TA2CCTL6.B15;
    sbit  CCIS0_TIMER_A2_TA2CCTL6_bit at TIMER_A2_TA2CCTL6.B12;
    sbit  CCIS1_TIMER_A2_TA2CCTL6_bit at TIMER_A2_TA2CCTL6.B13;
    sbit  SCS_TIMER_A2_TA2CCTL6_bit at TIMER_A2_TA2CCTL6.B11;
    sbit  SCCI_TIMER_A2_TA2CCTL6_bit at TIMER_A2_TA2CCTL6.B10;
    sbit  CAP_TIMER_A2_TA2CCTL6_bit at TIMER_A2_TA2CCTL6.B8;
    sbit  OUTMOD0_TIMER_A2_TA2CCTL6_bit at TIMER_A2_TA2CCTL6.B5;
    sbit  OUTMOD1_TIMER_A2_TA2CCTL6_bit at TIMER_A2_TA2CCTL6.B6;
    sbit  OUTMOD2_TIMER_A2_TA2CCTL6_bit at TIMER_A2_TA2CCTL6.B7;
    sbit  CCIE_TIMER_A2_TA2CCTL6_bit at TIMER_A2_TA2CCTL6.B4;
    sbit  CCI_TIMER_A2_TA2CCTL6_bit at TIMER_A2_TA2CCTL6.B3;
    sbit  OUT_TIMER_A2_TA2CCTL6_bit at TIMER_A2_TA2CCTL6.B2;
    sbit  COV_TIMER_A2_TA2CCTL6_bit at TIMER_A2_TA2CCTL6.B1;
    sbit  CCIFG_TIMER_A2_TA2CCTL6_bit at TIMER_A2_TA2CCTL6.B0;

sfr unsigned int   volatile TIMER_A2_TA2R        absolute 0x40000810;
    sbit  TAxR0_TIMER_A2_TA2R_bit at TIMER_A2_TA2R.B0;
    sbit  TAxR1_TIMER_A2_TA2R_bit at TIMER_A2_TA2R.B1;
    sbit  TAxR2_TIMER_A2_TA2R_bit at TIMER_A2_TA2R.B2;
    sbit  TAxR3_TIMER_A2_TA2R_bit at TIMER_A2_TA2R.B3;
    sbit  TAxR4_TIMER_A2_TA2R_bit at TIMER_A2_TA2R.B4;
    sbit  TAxR5_TIMER_A2_TA2R_bit at TIMER_A2_TA2R.B5;
    sbit  TAxR6_TIMER_A2_TA2R_bit at TIMER_A2_TA2R.B6;
    sbit  TAxR7_TIMER_A2_TA2R_bit at TIMER_A2_TA2R.B7;
    sbit  TAxR8_TIMER_A2_TA2R_bit at TIMER_A2_TA2R.B8;
    sbit  TAxR9_TIMER_A2_TA2R_bit at TIMER_A2_TA2R.B9;
    sbit  TAxR10_TIMER_A2_TA2R_bit at TIMER_A2_TA2R.B10;
    sbit  TAxR11_TIMER_A2_TA2R_bit at TIMER_A2_TA2R.B11;
    sbit  TAxR12_TIMER_A2_TA2R_bit at TIMER_A2_TA2R.B12;
    sbit  TAxR13_TIMER_A2_TA2R_bit at TIMER_A2_TA2R.B13;
    sbit  TAxR14_TIMER_A2_TA2R_bit at TIMER_A2_TA2R.B14;
    sbit  TAxR15_TIMER_A2_TA2R_bit at TIMER_A2_TA2R.B15;

sfr unsigned int   volatile TIMER_A2_TA2CCR0     absolute 0x40000812;
    sbit  TAxR0_TIMER_A2_TA2CCR0_bit at TIMER_A2_TA2CCR0.B0;
    sbit  TAxR1_TIMER_A2_TA2CCR0_bit at TIMER_A2_TA2CCR0.B1;
    sbit  TAxR2_TIMER_A2_TA2CCR0_bit at TIMER_A2_TA2CCR0.B2;
    sbit  TAxR3_TIMER_A2_TA2CCR0_bit at TIMER_A2_TA2CCR0.B3;
    sbit  TAxR4_TIMER_A2_TA2CCR0_bit at TIMER_A2_TA2CCR0.B4;
    sbit  TAxR5_TIMER_A2_TA2CCR0_bit at TIMER_A2_TA2CCR0.B5;
    sbit  TAxR6_TIMER_A2_TA2CCR0_bit at TIMER_A2_TA2CCR0.B6;
    sbit  TAxR7_TIMER_A2_TA2CCR0_bit at TIMER_A2_TA2CCR0.B7;
    sbit  TAxR8_TIMER_A2_TA2CCR0_bit at TIMER_A2_TA2CCR0.B8;
    sbit  TAxR9_TIMER_A2_TA2CCR0_bit at TIMER_A2_TA2CCR0.B9;
    sbit  TAxR10_TIMER_A2_TA2CCR0_bit at TIMER_A2_TA2CCR0.B10;
    sbit  TAxR11_TIMER_A2_TA2CCR0_bit at TIMER_A2_TA2CCR0.B11;
    sbit  TAxR12_TIMER_A2_TA2CCR0_bit at TIMER_A2_TA2CCR0.B12;
    sbit  TAxR13_TIMER_A2_TA2CCR0_bit at TIMER_A2_TA2CCR0.B13;
    sbit  TAxR14_TIMER_A2_TA2CCR0_bit at TIMER_A2_TA2CCR0.B14;
    sbit  TAxR15_TIMER_A2_TA2CCR0_bit at TIMER_A2_TA2CCR0.B15;

sfr unsigned int   volatile TIMER_A2_TA2CCR1     absolute 0x40000814;
    sbit  TAxR0_TIMER_A2_TA2CCR1_bit at TIMER_A2_TA2CCR1.B0;
    sbit  TAxR1_TIMER_A2_TA2CCR1_bit at TIMER_A2_TA2CCR1.B1;
    sbit  TAxR2_TIMER_A2_TA2CCR1_bit at TIMER_A2_TA2CCR1.B2;
    sbit  TAxR3_TIMER_A2_TA2CCR1_bit at TIMER_A2_TA2CCR1.B3;
    sbit  TAxR4_TIMER_A2_TA2CCR1_bit at TIMER_A2_TA2CCR1.B4;
    sbit  TAxR5_TIMER_A2_TA2CCR1_bit at TIMER_A2_TA2CCR1.B5;
    sbit  TAxR6_TIMER_A2_TA2CCR1_bit at TIMER_A2_TA2CCR1.B6;
    sbit  TAxR7_TIMER_A2_TA2CCR1_bit at TIMER_A2_TA2CCR1.B7;
    sbit  TAxR8_TIMER_A2_TA2CCR1_bit at TIMER_A2_TA2CCR1.B8;
    sbit  TAxR9_TIMER_A2_TA2CCR1_bit at TIMER_A2_TA2CCR1.B9;
    sbit  TAxR10_TIMER_A2_TA2CCR1_bit at TIMER_A2_TA2CCR1.B10;
    sbit  TAxR11_TIMER_A2_TA2CCR1_bit at TIMER_A2_TA2CCR1.B11;
    sbit  TAxR12_TIMER_A2_TA2CCR1_bit at TIMER_A2_TA2CCR1.B12;
    sbit  TAxR13_TIMER_A2_TA2CCR1_bit at TIMER_A2_TA2CCR1.B13;
    sbit  TAxR14_TIMER_A2_TA2CCR1_bit at TIMER_A2_TA2CCR1.B14;
    sbit  TAxR15_TIMER_A2_TA2CCR1_bit at TIMER_A2_TA2CCR1.B15;

sfr unsigned int   volatile TIMER_A2_TA2CCR2     absolute 0x40000816;
    sbit  TAxR0_TIMER_A2_TA2CCR2_bit at TIMER_A2_TA2CCR2.B0;
    sbit  TAxR1_TIMER_A2_TA2CCR2_bit at TIMER_A2_TA2CCR2.B1;
    sbit  TAxR2_TIMER_A2_TA2CCR2_bit at TIMER_A2_TA2CCR2.B2;
    sbit  TAxR3_TIMER_A2_TA2CCR2_bit at TIMER_A2_TA2CCR2.B3;
    sbit  TAxR4_TIMER_A2_TA2CCR2_bit at TIMER_A2_TA2CCR2.B4;
    sbit  TAxR5_TIMER_A2_TA2CCR2_bit at TIMER_A2_TA2CCR2.B5;
    sbit  TAxR6_TIMER_A2_TA2CCR2_bit at TIMER_A2_TA2CCR2.B6;
    sbit  TAxR7_TIMER_A2_TA2CCR2_bit at TIMER_A2_TA2CCR2.B7;
    sbit  TAxR8_TIMER_A2_TA2CCR2_bit at TIMER_A2_TA2CCR2.B8;
    sbit  TAxR9_TIMER_A2_TA2CCR2_bit at TIMER_A2_TA2CCR2.B9;
    sbit  TAxR10_TIMER_A2_TA2CCR2_bit at TIMER_A2_TA2CCR2.B10;
    sbit  TAxR11_TIMER_A2_TA2CCR2_bit at TIMER_A2_TA2CCR2.B11;
    sbit  TAxR12_TIMER_A2_TA2CCR2_bit at TIMER_A2_TA2CCR2.B12;
    sbit  TAxR13_TIMER_A2_TA2CCR2_bit at TIMER_A2_TA2CCR2.B13;
    sbit  TAxR14_TIMER_A2_TA2CCR2_bit at TIMER_A2_TA2CCR2.B14;
    sbit  TAxR15_TIMER_A2_TA2CCR2_bit at TIMER_A2_TA2CCR2.B15;

sfr unsigned int   volatile TIMER_A2_TA2CCR3     absolute 0x40000818;
    sbit  TAxR0_TIMER_A2_TA2CCR3_bit at TIMER_A2_TA2CCR3.B0;
    sbit  TAxR1_TIMER_A2_TA2CCR3_bit at TIMER_A2_TA2CCR3.B1;
    sbit  TAxR2_TIMER_A2_TA2CCR3_bit at TIMER_A2_TA2CCR3.B2;
    sbit  TAxR3_TIMER_A2_TA2CCR3_bit at TIMER_A2_TA2CCR3.B3;
    sbit  TAxR4_TIMER_A2_TA2CCR3_bit at TIMER_A2_TA2CCR3.B4;
    sbit  TAxR5_TIMER_A2_TA2CCR3_bit at TIMER_A2_TA2CCR3.B5;
    sbit  TAxR6_TIMER_A2_TA2CCR3_bit at TIMER_A2_TA2CCR3.B6;
    sbit  TAxR7_TIMER_A2_TA2CCR3_bit at TIMER_A2_TA2CCR3.B7;
    sbit  TAxR8_TIMER_A2_TA2CCR3_bit at TIMER_A2_TA2CCR3.B8;
    sbit  TAxR9_TIMER_A2_TA2CCR3_bit at TIMER_A2_TA2CCR3.B9;
    sbit  TAxR10_TIMER_A2_TA2CCR3_bit at TIMER_A2_TA2CCR3.B10;
    sbit  TAxR11_TIMER_A2_TA2CCR3_bit at TIMER_A2_TA2CCR3.B11;
    sbit  TAxR12_TIMER_A2_TA2CCR3_bit at TIMER_A2_TA2CCR3.B12;
    sbit  TAxR13_TIMER_A2_TA2CCR3_bit at TIMER_A2_TA2CCR3.B13;
    sbit  TAxR14_TIMER_A2_TA2CCR3_bit at TIMER_A2_TA2CCR3.B14;
    sbit  TAxR15_TIMER_A2_TA2CCR3_bit at TIMER_A2_TA2CCR3.B15;

sfr unsigned int   volatile TIMER_A2_TA2CCR4     absolute 0x4000081A;
    sbit  TAxR0_TIMER_A2_TA2CCR4_bit at TIMER_A2_TA2CCR4.B0;
    sbit  TAxR1_TIMER_A2_TA2CCR4_bit at TIMER_A2_TA2CCR4.B1;
    sbit  TAxR2_TIMER_A2_TA2CCR4_bit at TIMER_A2_TA2CCR4.B2;
    sbit  TAxR3_TIMER_A2_TA2CCR4_bit at TIMER_A2_TA2CCR4.B3;
    sbit  TAxR4_TIMER_A2_TA2CCR4_bit at TIMER_A2_TA2CCR4.B4;
    sbit  TAxR5_TIMER_A2_TA2CCR4_bit at TIMER_A2_TA2CCR4.B5;
    sbit  TAxR6_TIMER_A2_TA2CCR4_bit at TIMER_A2_TA2CCR4.B6;
    sbit  TAxR7_TIMER_A2_TA2CCR4_bit at TIMER_A2_TA2CCR4.B7;
    sbit  TAxR8_TIMER_A2_TA2CCR4_bit at TIMER_A2_TA2CCR4.B8;
    sbit  TAxR9_TIMER_A2_TA2CCR4_bit at TIMER_A2_TA2CCR4.B9;
    sbit  TAxR10_TIMER_A2_TA2CCR4_bit at TIMER_A2_TA2CCR4.B10;
    sbit  TAxR11_TIMER_A2_TA2CCR4_bit at TIMER_A2_TA2CCR4.B11;
    sbit  TAxR12_TIMER_A2_TA2CCR4_bit at TIMER_A2_TA2CCR4.B12;
    sbit  TAxR13_TIMER_A2_TA2CCR4_bit at TIMER_A2_TA2CCR4.B13;
    sbit  TAxR14_TIMER_A2_TA2CCR4_bit at TIMER_A2_TA2CCR4.B14;
    sbit  TAxR15_TIMER_A2_TA2CCR4_bit at TIMER_A2_TA2CCR4.B15;

sfr unsigned int   volatile TIMER_A2_TA2CCR5     absolute 0x4000081C;
    sbit  TAxR0_TIMER_A2_TA2CCR5_bit at TIMER_A2_TA2CCR5.B0;
    sbit  TAxR1_TIMER_A2_TA2CCR5_bit at TIMER_A2_TA2CCR5.B1;
    sbit  TAxR2_TIMER_A2_TA2CCR5_bit at TIMER_A2_TA2CCR5.B2;
    sbit  TAxR3_TIMER_A2_TA2CCR5_bit at TIMER_A2_TA2CCR5.B3;
    sbit  TAxR4_TIMER_A2_TA2CCR5_bit at TIMER_A2_TA2CCR5.B4;
    sbit  TAxR5_TIMER_A2_TA2CCR5_bit at TIMER_A2_TA2CCR5.B5;
    sbit  TAxR6_TIMER_A2_TA2CCR5_bit at TIMER_A2_TA2CCR5.B6;
    sbit  TAxR7_TIMER_A2_TA2CCR5_bit at TIMER_A2_TA2CCR5.B7;
    sbit  TAxR8_TIMER_A2_TA2CCR5_bit at TIMER_A2_TA2CCR5.B8;
    sbit  TAxR9_TIMER_A2_TA2CCR5_bit at TIMER_A2_TA2CCR5.B9;
    sbit  TAxR10_TIMER_A2_TA2CCR5_bit at TIMER_A2_TA2CCR5.B10;
    sbit  TAxR11_TIMER_A2_TA2CCR5_bit at TIMER_A2_TA2CCR5.B11;
    sbit  TAxR12_TIMER_A2_TA2CCR5_bit at TIMER_A2_TA2CCR5.B12;
    sbit  TAxR13_TIMER_A2_TA2CCR5_bit at TIMER_A2_TA2CCR5.B13;
    sbit  TAxR14_TIMER_A2_TA2CCR5_bit at TIMER_A2_TA2CCR5.B14;
    sbit  TAxR15_TIMER_A2_TA2CCR5_bit at TIMER_A2_TA2CCR5.B15;

sfr unsigned int   volatile TIMER_A2_TA2CCR6     absolute 0x4000081E;
    sbit  TAxR0_TIMER_A2_TA2CCR6_bit at TIMER_A2_TA2CCR6.B0;
    sbit  TAxR1_TIMER_A2_TA2CCR6_bit at TIMER_A2_TA2CCR6.B1;
    sbit  TAxR2_TIMER_A2_TA2CCR6_bit at TIMER_A2_TA2CCR6.B2;
    sbit  TAxR3_TIMER_A2_TA2CCR6_bit at TIMER_A2_TA2CCR6.B3;
    sbit  TAxR4_TIMER_A2_TA2CCR6_bit at TIMER_A2_TA2CCR6.B4;
    sbit  TAxR5_TIMER_A2_TA2CCR6_bit at TIMER_A2_TA2CCR6.B5;
    sbit  TAxR6_TIMER_A2_TA2CCR6_bit at TIMER_A2_TA2CCR6.B6;
    sbit  TAxR7_TIMER_A2_TA2CCR6_bit at TIMER_A2_TA2CCR6.B7;
    sbit  TAxR8_TIMER_A2_TA2CCR6_bit at TIMER_A2_TA2CCR6.B8;
    sbit  TAxR9_TIMER_A2_TA2CCR6_bit at TIMER_A2_TA2CCR6.B9;
    sbit  TAxR10_TIMER_A2_TA2CCR6_bit at TIMER_A2_TA2CCR6.B10;
    sbit  TAxR11_TIMER_A2_TA2CCR6_bit at TIMER_A2_TA2CCR6.B11;
    sbit  TAxR12_TIMER_A2_TA2CCR6_bit at TIMER_A2_TA2CCR6.B12;
    sbit  TAxR13_TIMER_A2_TA2CCR6_bit at TIMER_A2_TA2CCR6.B13;
    sbit  TAxR14_TIMER_A2_TA2CCR6_bit at TIMER_A2_TA2CCR6.B14;
    sbit  TAxR15_TIMER_A2_TA2CCR6_bit at TIMER_A2_TA2CCR6.B15;

sfr unsigned int   volatile TIMER_A2_TA2EX0      absolute 0x40000820;
    sbit  TAIDEX0_TIMER_A2_TA2EX0_bit at TIMER_A2_TA2EX0.B0;
    sbit  TAIDEX1_TIMER_A2_TA2EX0_bit at TIMER_A2_TA2EX0.B1;
    sbit  TAIDEX2_TIMER_A2_TA2EX0_bit at TIMER_A2_TA2EX0.B2;

sfr unsigned int   volatile TIMER_A2_TA2IV       absolute 0x4000082E;
    sbit  TAIV0_TIMER_A2_TA2IV_bit at TIMER_A2_TA2IV.B0;
    sbit  TAIV1_TIMER_A2_TA2IV_bit at TIMER_A2_TA2IV.B1;
    sbit  TAIV2_TIMER_A2_TA2IV_bit at TIMER_A2_TA2IV.B2;
    sbit  TAIV3_TIMER_A2_TA2IV_bit at TIMER_A2_TA2IV.B3;
    sbit  TAIV4_TIMER_A2_TA2IV_bit at TIMER_A2_TA2IV.B4;
    sbit  TAIV5_TIMER_A2_TA2IV_bit at TIMER_A2_TA2IV.B5;
    sbit  TAIV6_TIMER_A2_TA2IV_bit at TIMER_A2_TA2IV.B6;
    sbit  TAIV7_TIMER_A2_TA2IV_bit at TIMER_A2_TA2IV.B7;
    sbit  TAIV8_TIMER_A2_TA2IV_bit at TIMER_A2_TA2IV.B8;
    sbit  TAIV9_TIMER_A2_TA2IV_bit at TIMER_A2_TA2IV.B9;
    sbit  TAIV10_TIMER_A2_TA2IV_bit at TIMER_A2_TA2IV.B10;
    sbit  TAIV11_TIMER_A2_TA2IV_bit at TIMER_A2_TA2IV.B11;
    sbit  TAIV12_TIMER_A2_TA2IV_bit at TIMER_A2_TA2IV.B12;
    sbit  TAIV13_TIMER_A2_TA2IV_bit at TIMER_A2_TA2IV.B13;
    sbit  TAIV14_TIMER_A2_TA2IV_bit at TIMER_A2_TA2IV.B14;
    sbit  TAIV15_TIMER_A2_TA2IV_bit at TIMER_A2_TA2IV.B15;

sfr unsigned int   volatile TIMER_A3_TA3CTL      absolute 0x40000C00;
    sbit  TASSEL0_TIMER_A3_TA3CTL_bit at TIMER_A3_TA3CTL.B8;
    sbit  TASSEL1_TIMER_A3_TA3CTL_bit at TIMER_A3_TA3CTL.B9;
    sbit  ID0_TIMER_A3_TA3CTL_bit at TIMER_A3_TA3CTL.B6;
    sbit  ID1_TIMER_A3_TA3CTL_bit at TIMER_A3_TA3CTL.B7;
    sbit  MC0_TIMER_A3_TA3CTL_bit at TIMER_A3_TA3CTL.B4;
    sbit  MC1_TIMER_A3_TA3CTL_bit at TIMER_A3_TA3CTL.B5;
    sbit  TACLR_TIMER_A3_TA3CTL_bit at TIMER_A3_TA3CTL.B2;
    sbit  TAIE_TIMER_A3_TA3CTL_bit at TIMER_A3_TA3CTL.B1;
    sbit  TAIFG_TIMER_A3_TA3CTL_bit at TIMER_A3_TA3CTL.B0;

sfr unsigned int   volatile TIMER_A3_TA3CCTL0    absolute 0x40000C02;
    sbit  CM0_TIMER_A3_TA3CCTL0_bit at TIMER_A3_TA3CCTL0.B14;
    sbit  CM1_TIMER_A3_TA3CCTL0_bit at TIMER_A3_TA3CCTL0.B15;
    sbit  CCIS0_TIMER_A3_TA3CCTL0_bit at TIMER_A3_TA3CCTL0.B12;
    sbit  CCIS1_TIMER_A3_TA3CCTL0_bit at TIMER_A3_TA3CCTL0.B13;
    sbit  SCS_TIMER_A3_TA3CCTL0_bit at TIMER_A3_TA3CCTL0.B11;
    sbit  SCCI_TIMER_A3_TA3CCTL0_bit at TIMER_A3_TA3CCTL0.B10;
    sbit  CAP_TIMER_A3_TA3CCTL0_bit at TIMER_A3_TA3CCTL0.B8;
    sbit  OUTMOD0_TIMER_A3_TA3CCTL0_bit at TIMER_A3_TA3CCTL0.B5;
    sbit  OUTMOD1_TIMER_A3_TA3CCTL0_bit at TIMER_A3_TA3CCTL0.B6;
    sbit  OUTMOD2_TIMER_A3_TA3CCTL0_bit at TIMER_A3_TA3CCTL0.B7;
    sbit  CCIE_TIMER_A3_TA3CCTL0_bit at TIMER_A3_TA3CCTL0.B4;
    sbit  CCI_TIMER_A3_TA3CCTL0_bit at TIMER_A3_TA3CCTL0.B3;
    sbit  OUT_TIMER_A3_TA3CCTL0_bit at TIMER_A3_TA3CCTL0.B2;
    sbit  COV_TIMER_A3_TA3CCTL0_bit at TIMER_A3_TA3CCTL0.B1;
    sbit  CCIFG_TIMER_A3_TA3CCTL0_bit at TIMER_A3_TA3CCTL0.B0;

sfr unsigned int   volatile TIMER_A3_TA3CCTL1    absolute 0x40000C04;
    sbit  CM0_TIMER_A3_TA3CCTL1_bit at TIMER_A3_TA3CCTL1.B14;
    sbit  CM1_TIMER_A3_TA3CCTL1_bit at TIMER_A3_TA3CCTL1.B15;
    sbit  CCIS0_TIMER_A3_TA3CCTL1_bit at TIMER_A3_TA3CCTL1.B12;
    sbit  CCIS1_TIMER_A3_TA3CCTL1_bit at TIMER_A3_TA3CCTL1.B13;
    sbit  SCS_TIMER_A3_TA3CCTL1_bit at TIMER_A3_TA3CCTL1.B11;
    sbit  SCCI_TIMER_A3_TA3CCTL1_bit at TIMER_A3_TA3CCTL1.B10;
    sbit  CAP_TIMER_A3_TA3CCTL1_bit at TIMER_A3_TA3CCTL1.B8;
    sbit  OUTMOD0_TIMER_A3_TA3CCTL1_bit at TIMER_A3_TA3CCTL1.B5;
    sbit  OUTMOD1_TIMER_A3_TA3CCTL1_bit at TIMER_A3_TA3CCTL1.B6;
    sbit  OUTMOD2_TIMER_A3_TA3CCTL1_bit at TIMER_A3_TA3CCTL1.B7;
    sbit  CCIE_TIMER_A3_TA3CCTL1_bit at TIMER_A3_TA3CCTL1.B4;
    sbit  CCI_TIMER_A3_TA3CCTL1_bit at TIMER_A3_TA3CCTL1.B3;
    sbit  OUT_TIMER_A3_TA3CCTL1_bit at TIMER_A3_TA3CCTL1.B2;
    sbit  COV_TIMER_A3_TA3CCTL1_bit at TIMER_A3_TA3CCTL1.B1;
    sbit  CCIFG_TIMER_A3_TA3CCTL1_bit at TIMER_A3_TA3CCTL1.B0;

sfr unsigned int   volatile TIMER_A3_TA3CCTL2    absolute 0x40000C06;
    sbit  CM0_TIMER_A3_TA3CCTL2_bit at TIMER_A3_TA3CCTL2.B14;
    sbit  CM1_TIMER_A3_TA3CCTL2_bit at TIMER_A3_TA3CCTL2.B15;
    sbit  CCIS0_TIMER_A3_TA3CCTL2_bit at TIMER_A3_TA3CCTL2.B12;
    sbit  CCIS1_TIMER_A3_TA3CCTL2_bit at TIMER_A3_TA3CCTL2.B13;
    sbit  SCS_TIMER_A3_TA3CCTL2_bit at TIMER_A3_TA3CCTL2.B11;
    sbit  SCCI_TIMER_A3_TA3CCTL2_bit at TIMER_A3_TA3CCTL2.B10;
    sbit  CAP_TIMER_A3_TA3CCTL2_bit at TIMER_A3_TA3CCTL2.B8;
    sbit  OUTMOD0_TIMER_A3_TA3CCTL2_bit at TIMER_A3_TA3CCTL2.B5;
    sbit  OUTMOD1_TIMER_A3_TA3CCTL2_bit at TIMER_A3_TA3CCTL2.B6;
    sbit  OUTMOD2_TIMER_A3_TA3CCTL2_bit at TIMER_A3_TA3CCTL2.B7;
    sbit  CCIE_TIMER_A3_TA3CCTL2_bit at TIMER_A3_TA3CCTL2.B4;
    sbit  CCI_TIMER_A3_TA3CCTL2_bit at TIMER_A3_TA3CCTL2.B3;
    sbit  OUT_TIMER_A3_TA3CCTL2_bit at TIMER_A3_TA3CCTL2.B2;
    sbit  COV_TIMER_A3_TA3CCTL2_bit at TIMER_A3_TA3CCTL2.B1;
    sbit  CCIFG_TIMER_A3_TA3CCTL2_bit at TIMER_A3_TA3CCTL2.B0;

sfr unsigned int   volatile TIMER_A3_TA3CCTL3    absolute 0x40000C08;
    sbit  CM0_TIMER_A3_TA3CCTL3_bit at TIMER_A3_TA3CCTL3.B14;
    sbit  CM1_TIMER_A3_TA3CCTL3_bit at TIMER_A3_TA3CCTL3.B15;
    sbit  CCIS0_TIMER_A3_TA3CCTL3_bit at TIMER_A3_TA3CCTL3.B12;
    sbit  CCIS1_TIMER_A3_TA3CCTL3_bit at TIMER_A3_TA3CCTL3.B13;
    sbit  SCS_TIMER_A3_TA3CCTL3_bit at TIMER_A3_TA3CCTL3.B11;
    sbit  SCCI_TIMER_A3_TA3CCTL3_bit at TIMER_A3_TA3CCTL3.B10;
    sbit  CAP_TIMER_A3_TA3CCTL3_bit at TIMER_A3_TA3CCTL3.B8;
    sbit  OUTMOD0_TIMER_A3_TA3CCTL3_bit at TIMER_A3_TA3CCTL3.B5;
    sbit  OUTMOD1_TIMER_A3_TA3CCTL3_bit at TIMER_A3_TA3CCTL3.B6;
    sbit  OUTMOD2_TIMER_A3_TA3CCTL3_bit at TIMER_A3_TA3CCTL3.B7;
    sbit  CCIE_TIMER_A3_TA3CCTL3_bit at TIMER_A3_TA3CCTL3.B4;
    sbit  CCI_TIMER_A3_TA3CCTL3_bit at TIMER_A3_TA3CCTL3.B3;
    sbit  OUT_TIMER_A3_TA3CCTL3_bit at TIMER_A3_TA3CCTL3.B2;
    sbit  COV_TIMER_A3_TA3CCTL3_bit at TIMER_A3_TA3CCTL3.B1;
    sbit  CCIFG_TIMER_A3_TA3CCTL3_bit at TIMER_A3_TA3CCTL3.B0;

sfr unsigned int   volatile TIMER_A3_TA3CCTL4    absolute 0x40000C0A;
    sbit  CM0_TIMER_A3_TA3CCTL4_bit at TIMER_A3_TA3CCTL4.B14;
    sbit  CM1_TIMER_A3_TA3CCTL4_bit at TIMER_A3_TA3CCTL4.B15;
    sbit  CCIS0_TIMER_A3_TA3CCTL4_bit at TIMER_A3_TA3CCTL4.B12;
    sbit  CCIS1_TIMER_A3_TA3CCTL4_bit at TIMER_A3_TA3CCTL4.B13;
    sbit  SCS_TIMER_A3_TA3CCTL4_bit at TIMER_A3_TA3CCTL4.B11;
    sbit  SCCI_TIMER_A3_TA3CCTL4_bit at TIMER_A3_TA3CCTL4.B10;
    sbit  CAP_TIMER_A3_TA3CCTL4_bit at TIMER_A3_TA3CCTL4.B8;
    sbit  OUTMOD0_TIMER_A3_TA3CCTL4_bit at TIMER_A3_TA3CCTL4.B5;
    sbit  OUTMOD1_TIMER_A3_TA3CCTL4_bit at TIMER_A3_TA3CCTL4.B6;
    sbit  OUTMOD2_TIMER_A3_TA3CCTL4_bit at TIMER_A3_TA3CCTL4.B7;
    sbit  CCIE_TIMER_A3_TA3CCTL4_bit at TIMER_A3_TA3CCTL4.B4;
    sbit  CCI_TIMER_A3_TA3CCTL4_bit at TIMER_A3_TA3CCTL4.B3;
    sbit  OUT_TIMER_A3_TA3CCTL4_bit at TIMER_A3_TA3CCTL4.B2;
    sbit  COV_TIMER_A3_TA3CCTL4_bit at TIMER_A3_TA3CCTL4.B1;
    sbit  CCIFG_TIMER_A3_TA3CCTL4_bit at TIMER_A3_TA3CCTL4.B0;

sfr unsigned int   volatile TIMER_A3_TA3CCTL5    absolute 0x40000C0C;
    sbit  CM0_TIMER_A3_TA3CCTL5_bit at TIMER_A3_TA3CCTL5.B14;
    sbit  CM1_TIMER_A3_TA3CCTL5_bit at TIMER_A3_TA3CCTL5.B15;
    sbit  CCIS0_TIMER_A3_TA3CCTL5_bit at TIMER_A3_TA3CCTL5.B12;
    sbit  CCIS1_TIMER_A3_TA3CCTL5_bit at TIMER_A3_TA3CCTL5.B13;
    sbit  SCS_TIMER_A3_TA3CCTL5_bit at TIMER_A3_TA3CCTL5.B11;
    sbit  SCCI_TIMER_A3_TA3CCTL5_bit at TIMER_A3_TA3CCTL5.B10;
    sbit  CAP_TIMER_A3_TA3CCTL5_bit at TIMER_A3_TA3CCTL5.B8;
    sbit  OUTMOD0_TIMER_A3_TA3CCTL5_bit at TIMER_A3_TA3CCTL5.B5;
    sbit  OUTMOD1_TIMER_A3_TA3CCTL5_bit at TIMER_A3_TA3CCTL5.B6;
    sbit  OUTMOD2_TIMER_A3_TA3CCTL5_bit at TIMER_A3_TA3CCTL5.B7;
    sbit  CCIE_TIMER_A3_TA3CCTL5_bit at TIMER_A3_TA3CCTL5.B4;
    sbit  CCI_TIMER_A3_TA3CCTL5_bit at TIMER_A3_TA3CCTL5.B3;
    sbit  OUT_TIMER_A3_TA3CCTL5_bit at TIMER_A3_TA3CCTL5.B2;
    sbit  COV_TIMER_A3_TA3CCTL5_bit at TIMER_A3_TA3CCTL5.B1;
    sbit  CCIFG_TIMER_A3_TA3CCTL5_bit at TIMER_A3_TA3CCTL5.B0;

sfr unsigned int   volatile TIMER_A3_TA3CCTL6    absolute 0x40000C0E;
    sbit  CM0_TIMER_A3_TA3CCTL6_bit at TIMER_A3_TA3CCTL6.B14;
    sbit  CM1_TIMER_A3_TA3CCTL6_bit at TIMER_A3_TA3CCTL6.B15;
    sbit  CCIS0_TIMER_A3_TA3CCTL6_bit at TIMER_A3_TA3CCTL6.B12;
    sbit  CCIS1_TIMER_A3_TA3CCTL6_bit at TIMER_A3_TA3CCTL6.B13;
    sbit  SCS_TIMER_A3_TA3CCTL6_bit at TIMER_A3_TA3CCTL6.B11;
    sbit  SCCI_TIMER_A3_TA3CCTL6_bit at TIMER_A3_TA3CCTL6.B10;
    sbit  CAP_TIMER_A3_TA3CCTL6_bit at TIMER_A3_TA3CCTL6.B8;
    sbit  OUTMOD0_TIMER_A3_TA3CCTL6_bit at TIMER_A3_TA3CCTL6.B5;
    sbit  OUTMOD1_TIMER_A3_TA3CCTL6_bit at TIMER_A3_TA3CCTL6.B6;
    sbit  OUTMOD2_TIMER_A3_TA3CCTL6_bit at TIMER_A3_TA3CCTL6.B7;
    sbit  CCIE_TIMER_A3_TA3CCTL6_bit at TIMER_A3_TA3CCTL6.B4;
    sbit  CCI_TIMER_A3_TA3CCTL6_bit at TIMER_A3_TA3CCTL6.B3;
    sbit  OUT_TIMER_A3_TA3CCTL6_bit at TIMER_A3_TA3CCTL6.B2;
    sbit  COV_TIMER_A3_TA3CCTL6_bit at TIMER_A3_TA3CCTL6.B1;
    sbit  CCIFG_TIMER_A3_TA3CCTL6_bit at TIMER_A3_TA3CCTL6.B0;

sfr unsigned int   volatile TIMER_A3_TA3R        absolute 0x40000C10;
    sbit  TAxR0_TIMER_A3_TA3R_bit at TIMER_A3_TA3R.B0;
    sbit  TAxR1_TIMER_A3_TA3R_bit at TIMER_A3_TA3R.B1;
    sbit  TAxR2_TIMER_A3_TA3R_bit at TIMER_A3_TA3R.B2;
    sbit  TAxR3_TIMER_A3_TA3R_bit at TIMER_A3_TA3R.B3;
    sbit  TAxR4_TIMER_A3_TA3R_bit at TIMER_A3_TA3R.B4;
    sbit  TAxR5_TIMER_A3_TA3R_bit at TIMER_A3_TA3R.B5;
    sbit  TAxR6_TIMER_A3_TA3R_bit at TIMER_A3_TA3R.B6;
    sbit  TAxR7_TIMER_A3_TA3R_bit at TIMER_A3_TA3R.B7;
    sbit  TAxR8_TIMER_A3_TA3R_bit at TIMER_A3_TA3R.B8;
    sbit  TAxR9_TIMER_A3_TA3R_bit at TIMER_A3_TA3R.B9;
    sbit  TAxR10_TIMER_A3_TA3R_bit at TIMER_A3_TA3R.B10;
    sbit  TAxR11_TIMER_A3_TA3R_bit at TIMER_A3_TA3R.B11;
    sbit  TAxR12_TIMER_A3_TA3R_bit at TIMER_A3_TA3R.B12;
    sbit  TAxR13_TIMER_A3_TA3R_bit at TIMER_A3_TA3R.B13;
    sbit  TAxR14_TIMER_A3_TA3R_bit at TIMER_A3_TA3R.B14;
    sbit  TAxR15_TIMER_A3_TA3R_bit at TIMER_A3_TA3R.B15;

sfr unsigned int   volatile TIMER_A3_TA3CCR0     absolute 0x40000C12;
    sbit  TAxR0_TIMER_A3_TA3CCR0_bit at TIMER_A3_TA3CCR0.B0;
    sbit  TAxR1_TIMER_A3_TA3CCR0_bit at TIMER_A3_TA3CCR0.B1;
    sbit  TAxR2_TIMER_A3_TA3CCR0_bit at TIMER_A3_TA3CCR0.B2;
    sbit  TAxR3_TIMER_A3_TA3CCR0_bit at TIMER_A3_TA3CCR0.B3;
    sbit  TAxR4_TIMER_A3_TA3CCR0_bit at TIMER_A3_TA3CCR0.B4;
    sbit  TAxR5_TIMER_A3_TA3CCR0_bit at TIMER_A3_TA3CCR0.B5;
    sbit  TAxR6_TIMER_A3_TA3CCR0_bit at TIMER_A3_TA3CCR0.B6;
    sbit  TAxR7_TIMER_A3_TA3CCR0_bit at TIMER_A3_TA3CCR0.B7;
    sbit  TAxR8_TIMER_A3_TA3CCR0_bit at TIMER_A3_TA3CCR0.B8;
    sbit  TAxR9_TIMER_A3_TA3CCR0_bit at TIMER_A3_TA3CCR0.B9;
    sbit  TAxR10_TIMER_A3_TA3CCR0_bit at TIMER_A3_TA3CCR0.B10;
    sbit  TAxR11_TIMER_A3_TA3CCR0_bit at TIMER_A3_TA3CCR0.B11;
    sbit  TAxR12_TIMER_A3_TA3CCR0_bit at TIMER_A3_TA3CCR0.B12;
    sbit  TAxR13_TIMER_A3_TA3CCR0_bit at TIMER_A3_TA3CCR0.B13;
    sbit  TAxR14_TIMER_A3_TA3CCR0_bit at TIMER_A3_TA3CCR0.B14;
    sbit  TAxR15_TIMER_A3_TA3CCR0_bit at TIMER_A3_TA3CCR0.B15;

sfr unsigned int   volatile TIMER_A3_TA3CCR1     absolute 0x40000C14;
    sbit  TAxR0_TIMER_A3_TA3CCR1_bit at TIMER_A3_TA3CCR1.B0;
    sbit  TAxR1_TIMER_A3_TA3CCR1_bit at TIMER_A3_TA3CCR1.B1;
    sbit  TAxR2_TIMER_A3_TA3CCR1_bit at TIMER_A3_TA3CCR1.B2;
    sbit  TAxR3_TIMER_A3_TA3CCR1_bit at TIMER_A3_TA3CCR1.B3;
    sbit  TAxR4_TIMER_A3_TA3CCR1_bit at TIMER_A3_TA3CCR1.B4;
    sbit  TAxR5_TIMER_A3_TA3CCR1_bit at TIMER_A3_TA3CCR1.B5;
    sbit  TAxR6_TIMER_A3_TA3CCR1_bit at TIMER_A3_TA3CCR1.B6;
    sbit  TAxR7_TIMER_A3_TA3CCR1_bit at TIMER_A3_TA3CCR1.B7;
    sbit  TAxR8_TIMER_A3_TA3CCR1_bit at TIMER_A3_TA3CCR1.B8;
    sbit  TAxR9_TIMER_A3_TA3CCR1_bit at TIMER_A3_TA3CCR1.B9;
    sbit  TAxR10_TIMER_A3_TA3CCR1_bit at TIMER_A3_TA3CCR1.B10;
    sbit  TAxR11_TIMER_A3_TA3CCR1_bit at TIMER_A3_TA3CCR1.B11;
    sbit  TAxR12_TIMER_A3_TA3CCR1_bit at TIMER_A3_TA3CCR1.B12;
    sbit  TAxR13_TIMER_A3_TA3CCR1_bit at TIMER_A3_TA3CCR1.B13;
    sbit  TAxR14_TIMER_A3_TA3CCR1_bit at TIMER_A3_TA3CCR1.B14;
    sbit  TAxR15_TIMER_A3_TA3CCR1_bit at TIMER_A3_TA3CCR1.B15;

sfr unsigned int   volatile TIMER_A3_TA3CCR2     absolute 0x40000C16;
    sbit  TAxR0_TIMER_A3_TA3CCR2_bit at TIMER_A3_TA3CCR2.B0;
    sbit  TAxR1_TIMER_A3_TA3CCR2_bit at TIMER_A3_TA3CCR2.B1;
    sbit  TAxR2_TIMER_A3_TA3CCR2_bit at TIMER_A3_TA3CCR2.B2;
    sbit  TAxR3_TIMER_A3_TA3CCR2_bit at TIMER_A3_TA3CCR2.B3;
    sbit  TAxR4_TIMER_A3_TA3CCR2_bit at TIMER_A3_TA3CCR2.B4;
    sbit  TAxR5_TIMER_A3_TA3CCR2_bit at TIMER_A3_TA3CCR2.B5;
    sbit  TAxR6_TIMER_A3_TA3CCR2_bit at TIMER_A3_TA3CCR2.B6;
    sbit  TAxR7_TIMER_A3_TA3CCR2_bit at TIMER_A3_TA3CCR2.B7;
    sbit  TAxR8_TIMER_A3_TA3CCR2_bit at TIMER_A3_TA3CCR2.B8;
    sbit  TAxR9_TIMER_A3_TA3CCR2_bit at TIMER_A3_TA3CCR2.B9;
    sbit  TAxR10_TIMER_A3_TA3CCR2_bit at TIMER_A3_TA3CCR2.B10;
    sbit  TAxR11_TIMER_A3_TA3CCR2_bit at TIMER_A3_TA3CCR2.B11;
    sbit  TAxR12_TIMER_A3_TA3CCR2_bit at TIMER_A3_TA3CCR2.B12;
    sbit  TAxR13_TIMER_A3_TA3CCR2_bit at TIMER_A3_TA3CCR2.B13;
    sbit  TAxR14_TIMER_A3_TA3CCR2_bit at TIMER_A3_TA3CCR2.B14;
    sbit  TAxR15_TIMER_A3_TA3CCR2_bit at TIMER_A3_TA3CCR2.B15;

sfr unsigned int   volatile TIMER_A3_TA3CCR3     absolute 0x40000C18;
    sbit  TAxR0_TIMER_A3_TA3CCR3_bit at TIMER_A3_TA3CCR3.B0;
    sbit  TAxR1_TIMER_A3_TA3CCR3_bit at TIMER_A3_TA3CCR3.B1;
    sbit  TAxR2_TIMER_A3_TA3CCR3_bit at TIMER_A3_TA3CCR3.B2;
    sbit  TAxR3_TIMER_A3_TA3CCR3_bit at TIMER_A3_TA3CCR3.B3;
    sbit  TAxR4_TIMER_A3_TA3CCR3_bit at TIMER_A3_TA3CCR3.B4;
    sbit  TAxR5_TIMER_A3_TA3CCR3_bit at TIMER_A3_TA3CCR3.B5;
    sbit  TAxR6_TIMER_A3_TA3CCR3_bit at TIMER_A3_TA3CCR3.B6;
    sbit  TAxR7_TIMER_A3_TA3CCR3_bit at TIMER_A3_TA3CCR3.B7;
    sbit  TAxR8_TIMER_A3_TA3CCR3_bit at TIMER_A3_TA3CCR3.B8;
    sbit  TAxR9_TIMER_A3_TA3CCR3_bit at TIMER_A3_TA3CCR3.B9;
    sbit  TAxR10_TIMER_A3_TA3CCR3_bit at TIMER_A3_TA3CCR3.B10;
    sbit  TAxR11_TIMER_A3_TA3CCR3_bit at TIMER_A3_TA3CCR3.B11;
    sbit  TAxR12_TIMER_A3_TA3CCR3_bit at TIMER_A3_TA3CCR3.B12;
    sbit  TAxR13_TIMER_A3_TA3CCR3_bit at TIMER_A3_TA3CCR3.B13;
    sbit  TAxR14_TIMER_A3_TA3CCR3_bit at TIMER_A3_TA3CCR3.B14;
    sbit  TAxR15_TIMER_A3_TA3CCR3_bit at TIMER_A3_TA3CCR3.B15;

sfr unsigned int   volatile TIMER_A3_TA3CCR4     absolute 0x40000C1A;
    sbit  TAxR0_TIMER_A3_TA3CCR4_bit at TIMER_A3_TA3CCR4.B0;
    sbit  TAxR1_TIMER_A3_TA3CCR4_bit at TIMER_A3_TA3CCR4.B1;
    sbit  TAxR2_TIMER_A3_TA3CCR4_bit at TIMER_A3_TA3CCR4.B2;
    sbit  TAxR3_TIMER_A3_TA3CCR4_bit at TIMER_A3_TA3CCR4.B3;
    sbit  TAxR4_TIMER_A3_TA3CCR4_bit at TIMER_A3_TA3CCR4.B4;
    sbit  TAxR5_TIMER_A3_TA3CCR4_bit at TIMER_A3_TA3CCR4.B5;
    sbit  TAxR6_TIMER_A3_TA3CCR4_bit at TIMER_A3_TA3CCR4.B6;
    sbit  TAxR7_TIMER_A3_TA3CCR4_bit at TIMER_A3_TA3CCR4.B7;
    sbit  TAxR8_TIMER_A3_TA3CCR4_bit at TIMER_A3_TA3CCR4.B8;
    sbit  TAxR9_TIMER_A3_TA3CCR4_bit at TIMER_A3_TA3CCR4.B9;
    sbit  TAxR10_TIMER_A3_TA3CCR4_bit at TIMER_A3_TA3CCR4.B10;
    sbit  TAxR11_TIMER_A3_TA3CCR4_bit at TIMER_A3_TA3CCR4.B11;
    sbit  TAxR12_TIMER_A3_TA3CCR4_bit at TIMER_A3_TA3CCR4.B12;
    sbit  TAxR13_TIMER_A3_TA3CCR4_bit at TIMER_A3_TA3CCR4.B13;
    sbit  TAxR14_TIMER_A3_TA3CCR4_bit at TIMER_A3_TA3CCR4.B14;
    sbit  TAxR15_TIMER_A3_TA3CCR4_bit at TIMER_A3_TA3CCR4.B15;

sfr unsigned int   volatile TIMER_A3_TA3CCR5     absolute 0x40000C1C;
    sbit  TAxR0_TIMER_A3_TA3CCR5_bit at TIMER_A3_TA3CCR5.B0;
    sbit  TAxR1_TIMER_A3_TA3CCR5_bit at TIMER_A3_TA3CCR5.B1;
    sbit  TAxR2_TIMER_A3_TA3CCR5_bit at TIMER_A3_TA3CCR5.B2;
    sbit  TAxR3_TIMER_A3_TA3CCR5_bit at TIMER_A3_TA3CCR5.B3;
    sbit  TAxR4_TIMER_A3_TA3CCR5_bit at TIMER_A3_TA3CCR5.B4;
    sbit  TAxR5_TIMER_A3_TA3CCR5_bit at TIMER_A3_TA3CCR5.B5;
    sbit  TAxR6_TIMER_A3_TA3CCR5_bit at TIMER_A3_TA3CCR5.B6;
    sbit  TAxR7_TIMER_A3_TA3CCR5_bit at TIMER_A3_TA3CCR5.B7;
    sbit  TAxR8_TIMER_A3_TA3CCR5_bit at TIMER_A3_TA3CCR5.B8;
    sbit  TAxR9_TIMER_A3_TA3CCR5_bit at TIMER_A3_TA3CCR5.B9;
    sbit  TAxR10_TIMER_A3_TA3CCR5_bit at TIMER_A3_TA3CCR5.B10;
    sbit  TAxR11_TIMER_A3_TA3CCR5_bit at TIMER_A3_TA3CCR5.B11;
    sbit  TAxR12_TIMER_A3_TA3CCR5_bit at TIMER_A3_TA3CCR5.B12;
    sbit  TAxR13_TIMER_A3_TA3CCR5_bit at TIMER_A3_TA3CCR5.B13;
    sbit  TAxR14_TIMER_A3_TA3CCR5_bit at TIMER_A3_TA3CCR5.B14;
    sbit  TAxR15_TIMER_A3_TA3CCR5_bit at TIMER_A3_TA3CCR5.B15;

sfr unsigned int   volatile TIMER_A3_TA3CCR6     absolute 0x40000C1E;
    sbit  TAxR0_TIMER_A3_TA3CCR6_bit at TIMER_A3_TA3CCR6.B0;
    sbit  TAxR1_TIMER_A3_TA3CCR6_bit at TIMER_A3_TA3CCR6.B1;
    sbit  TAxR2_TIMER_A3_TA3CCR6_bit at TIMER_A3_TA3CCR6.B2;
    sbit  TAxR3_TIMER_A3_TA3CCR6_bit at TIMER_A3_TA3CCR6.B3;
    sbit  TAxR4_TIMER_A3_TA3CCR6_bit at TIMER_A3_TA3CCR6.B4;
    sbit  TAxR5_TIMER_A3_TA3CCR6_bit at TIMER_A3_TA3CCR6.B5;
    sbit  TAxR6_TIMER_A3_TA3CCR6_bit at TIMER_A3_TA3CCR6.B6;
    sbit  TAxR7_TIMER_A3_TA3CCR6_bit at TIMER_A3_TA3CCR6.B7;
    sbit  TAxR8_TIMER_A3_TA3CCR6_bit at TIMER_A3_TA3CCR6.B8;
    sbit  TAxR9_TIMER_A3_TA3CCR6_bit at TIMER_A3_TA3CCR6.B9;
    sbit  TAxR10_TIMER_A3_TA3CCR6_bit at TIMER_A3_TA3CCR6.B10;
    sbit  TAxR11_TIMER_A3_TA3CCR6_bit at TIMER_A3_TA3CCR6.B11;
    sbit  TAxR12_TIMER_A3_TA3CCR6_bit at TIMER_A3_TA3CCR6.B12;
    sbit  TAxR13_TIMER_A3_TA3CCR6_bit at TIMER_A3_TA3CCR6.B13;
    sbit  TAxR14_TIMER_A3_TA3CCR6_bit at TIMER_A3_TA3CCR6.B14;
    sbit  TAxR15_TIMER_A3_TA3CCR6_bit at TIMER_A3_TA3CCR6.B15;

sfr unsigned int   volatile TIMER_A3_TA3EX0      absolute 0x40000C20;
    sbit  TAIDEX0_TIMER_A3_TA3EX0_bit at TIMER_A3_TA3EX0.B0;
    sbit  TAIDEX1_TIMER_A3_TA3EX0_bit at TIMER_A3_TA3EX0.B1;
    sbit  TAIDEX2_TIMER_A3_TA3EX0_bit at TIMER_A3_TA3EX0.B2;

sfr unsigned int   volatile TIMER_A3_TA3IV       absolute 0x40000C2E;
    sbit  TAIV0_TIMER_A3_TA3IV_bit at TIMER_A3_TA3IV.B0;
    sbit  TAIV1_TIMER_A3_TA3IV_bit at TIMER_A3_TA3IV.B1;
    sbit  TAIV2_TIMER_A3_TA3IV_bit at TIMER_A3_TA3IV.B2;
    sbit  TAIV3_TIMER_A3_TA3IV_bit at TIMER_A3_TA3IV.B3;
    sbit  TAIV4_TIMER_A3_TA3IV_bit at TIMER_A3_TA3IV.B4;
    sbit  TAIV5_TIMER_A3_TA3IV_bit at TIMER_A3_TA3IV.B5;
    sbit  TAIV6_TIMER_A3_TA3IV_bit at TIMER_A3_TA3IV.B6;
    sbit  TAIV7_TIMER_A3_TA3IV_bit at TIMER_A3_TA3IV.B7;
    sbit  TAIV8_TIMER_A3_TA3IV_bit at TIMER_A3_TA3IV.B8;
    sbit  TAIV9_TIMER_A3_TA3IV_bit at TIMER_A3_TA3IV.B9;
    sbit  TAIV10_TIMER_A3_TA3IV_bit at TIMER_A3_TA3IV.B10;
    sbit  TAIV11_TIMER_A3_TA3IV_bit at TIMER_A3_TA3IV.B11;
    sbit  TAIV12_TIMER_A3_TA3IV_bit at TIMER_A3_TA3IV.B12;
    sbit  TAIV13_TIMER_A3_TA3IV_bit at TIMER_A3_TA3IV.B13;
    sbit  TAIV14_TIMER_A3_TA3IV_bit at TIMER_A3_TA3IV.B14;
    sbit  TAIV15_TIMER_A3_TA3IV_bit at TIMER_A3_TA3IV.B15;

sfr unsigned int   volatile EUSCI_A0_UCA0CTLW0   absolute 0x40001000;
    const register unsigned short int UCSWRST = 0;
    sbit  UCSWRST_bit at EUSCI_A0_UCA0CTLW0.B0;
    const register unsigned short int UCTXBRK = 1;
    sbit  UCTXBRK_bit at EUSCI_A0_UCA0CTLW0.B1;
    const register unsigned short int UCTXADDR = 2;
    sbit  UCTXADDR_bit at EUSCI_A0_UCA0CTLW0.B2;
    const register unsigned short int UCDORM = 3;
    sbit  UCDORM_bit at EUSCI_A0_UCA0CTLW0.B3;
    const register unsigned short int UCBRKIE = 4;
    sbit  UCBRKIE_bit at EUSCI_A0_UCA0CTLW0.B4;
    const register unsigned short int UCRXEIE = 5;
    sbit  UCRXEIE_bit at EUSCI_A0_UCA0CTLW0.B5;
    const register unsigned short int UCSSEL0 = 6;
    sbit  UCSSEL0_bit at EUSCI_A0_UCA0CTLW0.B6;
    const register unsigned short int UCSSEL1 = 7;
    sbit  UCSSEL1_bit at EUSCI_A0_UCA0CTLW0.B7;
    const register unsigned short int UCSYNC = 8;
    sbit  UCSYNC_bit at EUSCI_A0_UCA0CTLW0.B8;
    const register unsigned short int UCMODE0 = 9;
    sbit  UCMODE0_bit at EUSCI_A0_UCA0CTLW0.B9;
    const register unsigned short int UCMODE1 = 10;
    sbit  UCMODE1_bit at EUSCI_A0_UCA0CTLW0.B10;
    const register unsigned short int UCSPB = 11;
    sbit  UCSPB_bit at EUSCI_A0_UCA0CTLW0.B11;
    const register unsigned short int UC7BIT = 12;
    sbit  UC7BIT_bit at EUSCI_A0_UCA0CTLW0.B12;
    const register unsigned short int UCMSB = 13;
    sbit  UCMSB_bit at EUSCI_A0_UCA0CTLW0.B13;
    const register unsigned short int UCPAR = 14;
    sbit  UCPAR_bit at EUSCI_A0_UCA0CTLW0.B14;
    const register unsigned short int UCPEN = 15;
    sbit  UCPEN_bit at EUSCI_A0_UCA0CTLW0.B15;

sfr unsigned int   volatile EUSCI_A0_UCA0CTLW1   absolute 0x40001002;
    const register unsigned short int UCGLIT0 = 0;
    sbit  UCGLIT0_bit at EUSCI_A0_UCA0CTLW1.B0;
    const register unsigned short int UCGLIT1 = 1;
    sbit  UCGLIT1_bit at EUSCI_A0_UCA0CTLW1.B1;

sfr unsigned int   volatile EUSCI_A0_UCA0BRW     absolute 0x40001006;
sfr unsigned int   volatile EUSCI_A0_UCA0MCTLW   absolute 0x40001008;
    const register unsigned short int UCBRS0 = 8;
    sbit  UCBRS0_bit at EUSCI_A0_UCA0MCTLW.B8;
    const register unsigned short int UCBRS1 = 9;
    sbit  UCBRS1_bit at EUSCI_A0_UCA0MCTLW.B9;
    const register unsigned short int UCBRS2 = 10;
    sbit  UCBRS2_bit at EUSCI_A0_UCA0MCTLW.B10;
    const register unsigned short int UCBRS3 = 11;
    sbit  UCBRS3_bit at EUSCI_A0_UCA0MCTLW.B11;
    const register unsigned short int UCBRS4 = 12;
    sbit  UCBRS4_bit at EUSCI_A0_UCA0MCTLW.B12;
    const register unsigned short int UCBRS5 = 13;
    sbit  UCBRS5_bit at EUSCI_A0_UCA0MCTLW.B13;
    const register unsigned short int UCBRS6 = 14;
    sbit  UCBRS6_bit at EUSCI_A0_UCA0MCTLW.B14;
    const register unsigned short int UCBRS7 = 15;
    sbit  UCBRS7_bit at EUSCI_A0_UCA0MCTLW.B15;
    const register unsigned short int UCBRF0 = 4;
    sbit  UCBRF0_bit at EUSCI_A0_UCA0MCTLW.B4;
    const register unsigned short int UCBRF1 = 5;
    sbit  UCBRF1_bit at EUSCI_A0_UCA0MCTLW.B5;
    const register unsigned short int UCBRF2 = 6;
    sbit  UCBRF2_bit at EUSCI_A0_UCA0MCTLW.B6;
    const register unsigned short int UCBRF3 = 7;
    sbit  UCBRF3_bit at EUSCI_A0_UCA0MCTLW.B7;
    const register unsigned short int UCOS16 = 0;
    sbit  UCOS16_bit at EUSCI_A0_UCA0MCTLW.B0;

sfr unsigned int   volatile EUSCI_A0_UCA0STATW   absolute 0x4000100A;
    const register unsigned short int UCBUSY = 0;
    sbit  UCBUSY_bit at EUSCI_A0_UCA0STATW.B0;
    const register unsigned short int UCADDR_UCIDLE = 1;
    sbit  UCADDR_UCIDLE_bit at EUSCI_A0_UCA0STATW.B1;
    const register unsigned short int UCRXERR = 2;
    sbit  UCRXERR_bit at EUSCI_A0_UCA0STATW.B2;
    const register unsigned short int UCBRK = 3;
    sbit  UCBRK_bit at EUSCI_A0_UCA0STATW.B3;
    const register unsigned short int UCPE = 4;
    sbit  UCPE_bit at EUSCI_A0_UCA0STATW.B4;
    const register unsigned short int UCOE = 5;
    sbit  UCOE_bit at EUSCI_A0_UCA0STATW.B5;
    const register unsigned short int UCFE = 6;
    sbit  UCFE_bit at EUSCI_A0_UCA0STATW.B6;
    const register unsigned short int UCLISTEN = 7;
    sbit  UCLISTEN_bit at EUSCI_A0_UCA0STATW.B7;

sfr unsigned int   volatile EUSCI_A0_UCA0RXBUF   absolute 0x4000100C;
    const register unsigned short int UCRXBUF0 = 0;
    sbit  UCRXBUF0_bit at EUSCI_A0_UCA0RXBUF.B0;
    const register unsigned short int UCRXBUF1 = 1;
    sbit  UCRXBUF1_bit at EUSCI_A0_UCA0RXBUF.B1;
    const register unsigned short int UCRXBUF2 = 2;
    sbit  UCRXBUF2_bit at EUSCI_A0_UCA0RXBUF.B2;
    const register unsigned short int UCRXBUF3 = 3;
    sbit  UCRXBUF3_bit at EUSCI_A0_UCA0RXBUF.B3;
    const register unsigned short int UCRXBUF4 = 4;
    sbit  UCRXBUF4_bit at EUSCI_A0_UCA0RXBUF.B4;
    const register unsigned short int UCRXBUF5 = 5;
    sbit  UCRXBUF5_bit at EUSCI_A0_UCA0RXBUF.B5;
    const register unsigned short int UCRXBUF6 = 6;
    sbit  UCRXBUF6_bit at EUSCI_A0_UCA0RXBUF.B6;
    const register unsigned short int UCRXBUF7 = 7;
    sbit  UCRXBUF7_bit at EUSCI_A0_UCA0RXBUF.B7;

sfr unsigned int   volatile EUSCI_A0_UCA0TXBUF   absolute 0x4000100E;
    const register unsigned short int UCTXBUF0 = 0;
    sbit  UCTXBUF0_bit at EUSCI_A0_UCA0TXBUF.B0;
    const register unsigned short int UCTXBUF1 = 1;
    sbit  UCTXBUF1_bit at EUSCI_A0_UCA0TXBUF.B1;
    const register unsigned short int UCTXBUF2 = 2;
    sbit  UCTXBUF2_bit at EUSCI_A0_UCA0TXBUF.B2;
    const register unsigned short int UCTXBUF3 = 3;
    sbit  UCTXBUF3_bit at EUSCI_A0_UCA0TXBUF.B3;
    const register unsigned short int UCTXBUF4 = 4;
    sbit  UCTXBUF4_bit at EUSCI_A0_UCA0TXBUF.B4;
    const register unsigned short int UCTXBUF5 = 5;
    sbit  UCTXBUF5_bit at EUSCI_A0_UCA0TXBUF.B5;
    const register unsigned short int UCTXBUF6 = 6;
    sbit  UCTXBUF6_bit at EUSCI_A0_UCA0TXBUF.B6;
    const register unsigned short int UCTXBUF7 = 7;
    sbit  UCTXBUF7_bit at EUSCI_A0_UCA0TXBUF.B7;

sfr unsigned int   volatile EUSCI_A0_UCA0ABCTL   absolute 0x40001010;
    const register unsigned short int UCDELIM0 = 4;
    sbit  UCDELIM0_bit at EUSCI_A0_UCA0ABCTL.B4;
    const register unsigned short int UCDELIM1 = 5;
    sbit  UCDELIM1_bit at EUSCI_A0_UCA0ABCTL.B5;
    const register unsigned short int UCSTOE = 3;
    sbit  UCSTOE_bit at EUSCI_A0_UCA0ABCTL.B3;
    const register unsigned short int UCBTOE = 2;
    sbit  UCBTOE_bit at EUSCI_A0_UCA0ABCTL.B2;
    const register unsigned short int UCABDEN = 0;
    sbit  UCABDEN_bit at EUSCI_A0_UCA0ABCTL.B0;

sfr unsigned int   volatile EUSCI_A0_UCA0IRCTL   absolute 0x40001012;
    const register unsigned short int UCIRRXFL0 = 10;
    sbit  UCIRRXFL0_bit at EUSCI_A0_UCA0IRCTL.B10;
    const register unsigned short int UCIRRXFL1 = 11;
    sbit  UCIRRXFL1_bit at EUSCI_A0_UCA0IRCTL.B11;
    const register unsigned short int UCIRRXFL2 = 12;
    sbit  UCIRRXFL2_bit at EUSCI_A0_UCA0IRCTL.B12;
    const register unsigned short int UCIRRXFL3 = 13;
    sbit  UCIRRXFL3_bit at EUSCI_A0_UCA0IRCTL.B13;
    const register unsigned short int UCIRRXPL = 9;
    sbit  UCIRRXPL_bit at EUSCI_A0_UCA0IRCTL.B9;
    const register unsigned short int UCIRRXFE = 8;
    sbit  UCIRRXFE_bit at EUSCI_A0_UCA0IRCTL.B8;
    const register unsigned short int UCIRTXPL0 = 2;
    sbit  UCIRTXPL0_bit at EUSCI_A0_UCA0IRCTL.B2;
    const register unsigned short int UCIRTXPL1 = 3;
    sbit  UCIRTXPL1_bit at EUSCI_A0_UCA0IRCTL.B3;
    const register unsigned short int UCIRTXPL2 = 4;
    sbit  UCIRTXPL2_bit at EUSCI_A0_UCA0IRCTL.B4;
    const register unsigned short int UCIRTXPL3 = 5;
    sbit  UCIRTXPL3_bit at EUSCI_A0_UCA0IRCTL.B5;
    const register unsigned short int UCIRTXPL4 = 6;
    sbit  UCIRTXPL4_bit at EUSCI_A0_UCA0IRCTL.B6;
    const register unsigned short int UCIRTXPL5 = 7;
    sbit  UCIRTXPL5_bit at EUSCI_A0_UCA0IRCTL.B7;
    const register unsigned short int UCIRTXCLK = 1;
    sbit  UCIRTXCLK_bit at EUSCI_A0_UCA0IRCTL.B1;
    const register unsigned short int UCIREN = 0;
    sbit  UCIREN_bit at EUSCI_A0_UCA0IRCTL.B0;

sfr unsigned int   volatile EUSCI_A0_UCA0IE      absolute 0x4000101A;
    const register unsigned short int UCRXIE = 0;
    sbit  UCRXIE_bit at EUSCI_A0_UCA0IE.B0;
    const register unsigned short int UCTXIE = 1;
    sbit  UCTXIE_bit at EUSCI_A0_UCA0IE.B1;
    const register unsigned short int UCSTTIE = 2;
    sbit  UCSTTIE_bit at EUSCI_A0_UCA0IE.B2;
    const register unsigned short int UCTXCPTIE = 3;
    sbit  UCTXCPTIE_bit at EUSCI_A0_UCA0IE.B3;

sfr unsigned int   volatile EUSCI_A0_UCA0IFG     absolute 0x4000101C;
    const register unsigned short int UCRXIFG = 0;
    sbit  UCRXIFG_bit at EUSCI_A0_UCA0IFG.B0;
    const register unsigned short int UCTXIFG = 1;
    sbit  UCTXIFG_bit at EUSCI_A0_UCA0IFG.B1;
    const register unsigned short int UCSTTIFG = 2;
    sbit  UCSTTIFG_bit at EUSCI_A0_UCA0IFG.B2;
    const register unsigned short int UCTXCPTIFG = 3;
    sbit  UCTXCPTIFG_bit at EUSCI_A0_UCA0IFG.B3;

sfr unsigned int   volatile EUSCI_A0_UCA0IV      absolute 0x4000101E;
sfr unsigned int   volatile EUSCI_A1_UCA1CTLW0   absolute 0x40001400;
    sbit  UCSWRST_EUSCI_A1_UCA1CTLW0_bit at EUSCI_A1_UCA1CTLW0.B0;
    sbit  UCTXBRK_EUSCI_A1_UCA1CTLW0_bit at EUSCI_A1_UCA1CTLW0.B1;
    sbit  UCTXADDR_EUSCI_A1_UCA1CTLW0_bit at EUSCI_A1_UCA1CTLW0.B2;
    sbit  UCDORM_EUSCI_A1_UCA1CTLW0_bit at EUSCI_A1_UCA1CTLW0.B3;
    sbit  UCBRKIE_EUSCI_A1_UCA1CTLW0_bit at EUSCI_A1_UCA1CTLW0.B4;
    sbit  UCRXEIE_EUSCI_A1_UCA1CTLW0_bit at EUSCI_A1_UCA1CTLW0.B5;
    sbit  UCSSEL0_EUSCI_A1_UCA1CTLW0_bit at EUSCI_A1_UCA1CTLW0.B6;
    sbit  UCSSEL1_EUSCI_A1_UCA1CTLW0_bit at EUSCI_A1_UCA1CTLW0.B7;
    sbit  UCSYNC_EUSCI_A1_UCA1CTLW0_bit at EUSCI_A1_UCA1CTLW0.B8;
    sbit  UCMODE0_EUSCI_A1_UCA1CTLW0_bit at EUSCI_A1_UCA1CTLW0.B9;
    sbit  UCMODE1_EUSCI_A1_UCA1CTLW0_bit at EUSCI_A1_UCA1CTLW0.B10;
    sbit  UCSPB_EUSCI_A1_UCA1CTLW0_bit at EUSCI_A1_UCA1CTLW0.B11;
    sbit  UC7BIT_EUSCI_A1_UCA1CTLW0_bit at EUSCI_A1_UCA1CTLW0.B12;
    sbit  UCMSB_EUSCI_A1_UCA1CTLW0_bit at EUSCI_A1_UCA1CTLW0.B13;
    sbit  UCPAR_EUSCI_A1_UCA1CTLW0_bit at EUSCI_A1_UCA1CTLW0.B14;
    sbit  UCPEN_EUSCI_A1_UCA1CTLW0_bit at EUSCI_A1_UCA1CTLW0.B15;

sfr unsigned int   volatile EUSCI_A1_UCA1CTLW1   absolute 0x40001402;
    sbit  UCGLIT0_EUSCI_A1_UCA1CTLW1_bit at EUSCI_A1_UCA1CTLW1.B0;
    sbit  UCGLIT1_EUSCI_A1_UCA1CTLW1_bit at EUSCI_A1_UCA1CTLW1.B1;

sfr unsigned int   volatile EUSCI_A1_UCA1BRW     absolute 0x40001406;
sfr unsigned int   volatile EUSCI_A1_UCA1MCTLW   absolute 0x40001408;
    sbit  UCBRS0_EUSCI_A1_UCA1MCTLW_bit at EUSCI_A1_UCA1MCTLW.B8;
    sbit  UCBRS1_EUSCI_A1_UCA1MCTLW_bit at EUSCI_A1_UCA1MCTLW.B9;
    sbit  UCBRS2_EUSCI_A1_UCA1MCTLW_bit at EUSCI_A1_UCA1MCTLW.B10;
    sbit  UCBRS3_EUSCI_A1_UCA1MCTLW_bit at EUSCI_A1_UCA1MCTLW.B11;
    sbit  UCBRS4_EUSCI_A1_UCA1MCTLW_bit at EUSCI_A1_UCA1MCTLW.B12;
    sbit  UCBRS5_EUSCI_A1_UCA1MCTLW_bit at EUSCI_A1_UCA1MCTLW.B13;
    sbit  UCBRS6_EUSCI_A1_UCA1MCTLW_bit at EUSCI_A1_UCA1MCTLW.B14;
    sbit  UCBRS7_EUSCI_A1_UCA1MCTLW_bit at EUSCI_A1_UCA1MCTLW.B15;
    sbit  UCBRF0_EUSCI_A1_UCA1MCTLW_bit at EUSCI_A1_UCA1MCTLW.B4;
    sbit  UCBRF1_EUSCI_A1_UCA1MCTLW_bit at EUSCI_A1_UCA1MCTLW.B5;
    sbit  UCBRF2_EUSCI_A1_UCA1MCTLW_bit at EUSCI_A1_UCA1MCTLW.B6;
    sbit  UCBRF3_EUSCI_A1_UCA1MCTLW_bit at EUSCI_A1_UCA1MCTLW.B7;
    sbit  UCOS16_EUSCI_A1_UCA1MCTLW_bit at EUSCI_A1_UCA1MCTLW.B0;

sfr unsigned int   volatile EUSCI_A1_UCA1STATW   absolute 0x4000140A;
    sbit  UCBUSY_EUSCI_A1_UCA1STATW_bit at EUSCI_A1_UCA1STATW.B0;
    sbit  UCADDR_UCIDLE_EUSCI_A1_UCA1STATW_bit at EUSCI_A1_UCA1STATW.B1;
    sbit  UCRXERR_EUSCI_A1_UCA1STATW_bit at EUSCI_A1_UCA1STATW.B2;
    sbit  UCBRK_EUSCI_A1_UCA1STATW_bit at EUSCI_A1_UCA1STATW.B3;
    sbit  UCPE_EUSCI_A1_UCA1STATW_bit at EUSCI_A1_UCA1STATW.B4;
    sbit  UCOE_EUSCI_A1_UCA1STATW_bit at EUSCI_A1_UCA1STATW.B5;
    sbit  UCFE_EUSCI_A1_UCA1STATW_bit at EUSCI_A1_UCA1STATW.B6;
    sbit  UCLISTEN_EUSCI_A1_UCA1STATW_bit at EUSCI_A1_UCA1STATW.B7;

sfr unsigned int   volatile EUSCI_A1_UCA1RXBUF   absolute 0x4000140C;
    sbit  UCRXBUF0_EUSCI_A1_UCA1RXBUF_bit at EUSCI_A1_UCA1RXBUF.B0;
    sbit  UCRXBUF1_EUSCI_A1_UCA1RXBUF_bit at EUSCI_A1_UCA1RXBUF.B1;
    sbit  UCRXBUF2_EUSCI_A1_UCA1RXBUF_bit at EUSCI_A1_UCA1RXBUF.B2;
    sbit  UCRXBUF3_EUSCI_A1_UCA1RXBUF_bit at EUSCI_A1_UCA1RXBUF.B3;
    sbit  UCRXBUF4_EUSCI_A1_UCA1RXBUF_bit at EUSCI_A1_UCA1RXBUF.B4;
    sbit  UCRXBUF5_EUSCI_A1_UCA1RXBUF_bit at EUSCI_A1_UCA1RXBUF.B5;
    sbit  UCRXBUF6_EUSCI_A1_UCA1RXBUF_bit at EUSCI_A1_UCA1RXBUF.B6;
    sbit  UCRXBUF7_EUSCI_A1_UCA1RXBUF_bit at EUSCI_A1_UCA1RXBUF.B7;

sfr unsigned int   volatile EUSCI_A1_UCA1TXBUF   absolute 0x4000140E;
    sbit  UCTXBUF0_EUSCI_A1_UCA1TXBUF_bit at EUSCI_A1_UCA1TXBUF.B0;
    sbit  UCTXBUF1_EUSCI_A1_UCA1TXBUF_bit at EUSCI_A1_UCA1TXBUF.B1;
    sbit  UCTXBUF2_EUSCI_A1_UCA1TXBUF_bit at EUSCI_A1_UCA1TXBUF.B2;
    sbit  UCTXBUF3_EUSCI_A1_UCA1TXBUF_bit at EUSCI_A1_UCA1TXBUF.B3;
    sbit  UCTXBUF4_EUSCI_A1_UCA1TXBUF_bit at EUSCI_A1_UCA1TXBUF.B4;
    sbit  UCTXBUF5_EUSCI_A1_UCA1TXBUF_bit at EUSCI_A1_UCA1TXBUF.B5;
    sbit  UCTXBUF6_EUSCI_A1_UCA1TXBUF_bit at EUSCI_A1_UCA1TXBUF.B6;
    sbit  UCTXBUF7_EUSCI_A1_UCA1TXBUF_bit at EUSCI_A1_UCA1TXBUF.B7;

sfr unsigned int   volatile EUSCI_A1_UCA1ABCTL   absolute 0x40001410;
    sbit  UCDELIM0_EUSCI_A1_UCA1ABCTL_bit at EUSCI_A1_UCA1ABCTL.B4;
    sbit  UCDELIM1_EUSCI_A1_UCA1ABCTL_bit at EUSCI_A1_UCA1ABCTL.B5;
    sbit  UCSTOE_EUSCI_A1_UCA1ABCTL_bit at EUSCI_A1_UCA1ABCTL.B3;
    sbit  UCBTOE_EUSCI_A1_UCA1ABCTL_bit at EUSCI_A1_UCA1ABCTL.B2;
    sbit  UCABDEN_EUSCI_A1_UCA1ABCTL_bit at EUSCI_A1_UCA1ABCTL.B0;

sfr unsigned int   volatile EUSCI_A1_UCA1IRCTL   absolute 0x40001412;
    sbit  UCIRRXFL0_EUSCI_A1_UCA1IRCTL_bit at EUSCI_A1_UCA1IRCTL.B10;
    sbit  UCIRRXFL1_EUSCI_A1_UCA1IRCTL_bit at EUSCI_A1_UCA1IRCTL.B11;
    sbit  UCIRRXFL2_EUSCI_A1_UCA1IRCTL_bit at EUSCI_A1_UCA1IRCTL.B12;
    sbit  UCIRRXFL3_EUSCI_A1_UCA1IRCTL_bit at EUSCI_A1_UCA1IRCTL.B13;
    sbit  UCIRRXPL_EUSCI_A1_UCA1IRCTL_bit at EUSCI_A1_UCA1IRCTL.B9;
    sbit  UCIRRXFE_EUSCI_A1_UCA1IRCTL_bit at EUSCI_A1_UCA1IRCTL.B8;
    sbit  UCIRTXPL0_EUSCI_A1_UCA1IRCTL_bit at EUSCI_A1_UCA1IRCTL.B2;
    sbit  UCIRTXPL1_EUSCI_A1_UCA1IRCTL_bit at EUSCI_A1_UCA1IRCTL.B3;
    sbit  UCIRTXPL2_EUSCI_A1_UCA1IRCTL_bit at EUSCI_A1_UCA1IRCTL.B4;
    sbit  UCIRTXPL3_EUSCI_A1_UCA1IRCTL_bit at EUSCI_A1_UCA1IRCTL.B5;
    sbit  UCIRTXPL4_EUSCI_A1_UCA1IRCTL_bit at EUSCI_A1_UCA1IRCTL.B6;
    sbit  UCIRTXPL5_EUSCI_A1_UCA1IRCTL_bit at EUSCI_A1_UCA1IRCTL.B7;
    sbit  UCIRTXCLK_EUSCI_A1_UCA1IRCTL_bit at EUSCI_A1_UCA1IRCTL.B1;
    sbit  UCIREN_EUSCI_A1_UCA1IRCTL_bit at EUSCI_A1_UCA1IRCTL.B0;

sfr unsigned int   volatile EUSCI_A1_UCA1IE      absolute 0x4000141A;
    sbit  UCRXIE_EUSCI_A1_UCA1IE_bit at EUSCI_A1_UCA1IE.B0;
    sbit  UCTXIE_EUSCI_A1_UCA1IE_bit at EUSCI_A1_UCA1IE.B1;
    sbit  UCSTTIE_EUSCI_A1_UCA1IE_bit at EUSCI_A1_UCA1IE.B2;
    sbit  UCTXCPTIE_EUSCI_A1_UCA1IE_bit at EUSCI_A1_UCA1IE.B3;

sfr unsigned int   volatile EUSCI_A1_UCA1IFG     absolute 0x4000141C;
    sbit  UCRXIFG_EUSCI_A1_UCA1IFG_bit at EUSCI_A1_UCA1IFG.B0;
    sbit  UCTXIFG_EUSCI_A1_UCA1IFG_bit at EUSCI_A1_UCA1IFG.B1;
    sbit  UCSTTIFG_EUSCI_A1_UCA1IFG_bit at EUSCI_A1_UCA1IFG.B2;
    sbit  UCTXCPTIFG_EUSCI_A1_UCA1IFG_bit at EUSCI_A1_UCA1IFG.B3;

sfr unsigned int   volatile EUSCI_A1_UCA1IV      absolute 0x4000141E;
sfr unsigned int   volatile EUSCI_A2_UCA2CTLW0   absolute 0x40001800;
    sbit  UCSWRST_EUSCI_A2_UCA2CTLW0_bit at EUSCI_A2_UCA2CTLW0.B0;
    sbit  UCTXBRK_EUSCI_A2_UCA2CTLW0_bit at EUSCI_A2_UCA2CTLW0.B1;
    sbit  UCTXADDR_EUSCI_A2_UCA2CTLW0_bit at EUSCI_A2_UCA2CTLW0.B2;
    sbit  UCDORM_EUSCI_A2_UCA2CTLW0_bit at EUSCI_A2_UCA2CTLW0.B3;
    sbit  UCBRKIE_EUSCI_A2_UCA2CTLW0_bit at EUSCI_A2_UCA2CTLW0.B4;
    sbit  UCRXEIE_EUSCI_A2_UCA2CTLW0_bit at EUSCI_A2_UCA2CTLW0.B5;
    sbit  UCSSEL0_EUSCI_A2_UCA2CTLW0_bit at EUSCI_A2_UCA2CTLW0.B6;
    sbit  UCSSEL1_EUSCI_A2_UCA2CTLW0_bit at EUSCI_A2_UCA2CTLW0.B7;
    sbit  UCSYNC_EUSCI_A2_UCA2CTLW0_bit at EUSCI_A2_UCA2CTLW0.B8;
    sbit  UCMODE0_EUSCI_A2_UCA2CTLW0_bit at EUSCI_A2_UCA2CTLW0.B9;
    sbit  UCMODE1_EUSCI_A2_UCA2CTLW0_bit at EUSCI_A2_UCA2CTLW0.B10;
    sbit  UCSPB_EUSCI_A2_UCA2CTLW0_bit at EUSCI_A2_UCA2CTLW0.B11;
    sbit  UC7BIT_EUSCI_A2_UCA2CTLW0_bit at EUSCI_A2_UCA2CTLW0.B12;
    sbit  UCMSB_EUSCI_A2_UCA2CTLW0_bit at EUSCI_A2_UCA2CTLW0.B13;
    sbit  UCPAR_EUSCI_A2_UCA2CTLW0_bit at EUSCI_A2_UCA2CTLW0.B14;
    sbit  UCPEN_EUSCI_A2_UCA2CTLW0_bit at EUSCI_A2_UCA2CTLW0.B15;

sfr unsigned int   volatile EUSCI_A2_UCA2CTLW1   absolute 0x40001802;
    sbit  UCGLIT0_EUSCI_A2_UCA2CTLW1_bit at EUSCI_A2_UCA2CTLW1.B0;
    sbit  UCGLIT1_EUSCI_A2_UCA2CTLW1_bit at EUSCI_A2_UCA2CTLW1.B1;

sfr unsigned int   volatile EUSCI_A2_UCA2BRW     absolute 0x40001806;
sfr unsigned int   volatile EUSCI_A2_UCA2MCTLW   absolute 0x40001808;
    sbit  UCBRS0_EUSCI_A2_UCA2MCTLW_bit at EUSCI_A2_UCA2MCTLW.B8;
    sbit  UCBRS1_EUSCI_A2_UCA2MCTLW_bit at EUSCI_A2_UCA2MCTLW.B9;
    sbit  UCBRS2_EUSCI_A2_UCA2MCTLW_bit at EUSCI_A2_UCA2MCTLW.B10;
    sbit  UCBRS3_EUSCI_A2_UCA2MCTLW_bit at EUSCI_A2_UCA2MCTLW.B11;
    sbit  UCBRS4_EUSCI_A2_UCA2MCTLW_bit at EUSCI_A2_UCA2MCTLW.B12;
    sbit  UCBRS5_EUSCI_A2_UCA2MCTLW_bit at EUSCI_A2_UCA2MCTLW.B13;
    sbit  UCBRS6_EUSCI_A2_UCA2MCTLW_bit at EUSCI_A2_UCA2MCTLW.B14;
    sbit  UCBRS7_EUSCI_A2_UCA2MCTLW_bit at EUSCI_A2_UCA2MCTLW.B15;
    sbit  UCBRF0_EUSCI_A2_UCA2MCTLW_bit at EUSCI_A2_UCA2MCTLW.B4;
    sbit  UCBRF1_EUSCI_A2_UCA2MCTLW_bit at EUSCI_A2_UCA2MCTLW.B5;
    sbit  UCBRF2_EUSCI_A2_UCA2MCTLW_bit at EUSCI_A2_UCA2MCTLW.B6;
    sbit  UCBRF3_EUSCI_A2_UCA2MCTLW_bit at EUSCI_A2_UCA2MCTLW.B7;
    sbit  UCOS16_EUSCI_A2_UCA2MCTLW_bit at EUSCI_A2_UCA2MCTLW.B0;

sfr unsigned int   volatile EUSCI_A2_UCA2STATW   absolute 0x4000180A;
    sbit  UCBUSY_EUSCI_A2_UCA2STATW_bit at EUSCI_A2_UCA2STATW.B0;
    sbit  UCADDR_UCIDLE_EUSCI_A2_UCA2STATW_bit at EUSCI_A2_UCA2STATW.B1;
    sbit  UCRXERR_EUSCI_A2_UCA2STATW_bit at EUSCI_A2_UCA2STATW.B2;
    sbit  UCBRK_EUSCI_A2_UCA2STATW_bit at EUSCI_A2_UCA2STATW.B3;
    sbit  UCPE_EUSCI_A2_UCA2STATW_bit at EUSCI_A2_UCA2STATW.B4;
    sbit  UCOE_EUSCI_A2_UCA2STATW_bit at EUSCI_A2_UCA2STATW.B5;
    sbit  UCFE_EUSCI_A2_UCA2STATW_bit at EUSCI_A2_UCA2STATW.B6;
    sbit  UCLISTEN_EUSCI_A2_UCA2STATW_bit at EUSCI_A2_UCA2STATW.B7;

sfr unsigned int   volatile EUSCI_A2_UCA2RXBUF   absolute 0x4000180C;
    sbit  UCRXBUF0_EUSCI_A2_UCA2RXBUF_bit at EUSCI_A2_UCA2RXBUF.B0;
    sbit  UCRXBUF1_EUSCI_A2_UCA2RXBUF_bit at EUSCI_A2_UCA2RXBUF.B1;
    sbit  UCRXBUF2_EUSCI_A2_UCA2RXBUF_bit at EUSCI_A2_UCA2RXBUF.B2;
    sbit  UCRXBUF3_EUSCI_A2_UCA2RXBUF_bit at EUSCI_A2_UCA2RXBUF.B3;
    sbit  UCRXBUF4_EUSCI_A2_UCA2RXBUF_bit at EUSCI_A2_UCA2RXBUF.B4;
    sbit  UCRXBUF5_EUSCI_A2_UCA2RXBUF_bit at EUSCI_A2_UCA2RXBUF.B5;
    sbit  UCRXBUF6_EUSCI_A2_UCA2RXBUF_bit at EUSCI_A2_UCA2RXBUF.B6;
    sbit  UCRXBUF7_EUSCI_A2_UCA2RXBUF_bit at EUSCI_A2_UCA2RXBUF.B7;

sfr unsigned int   volatile EUSCI_A2_UCA2TXBUF   absolute 0x4000180E;
    sbit  UCTXBUF0_EUSCI_A2_UCA2TXBUF_bit at EUSCI_A2_UCA2TXBUF.B0;
    sbit  UCTXBUF1_EUSCI_A2_UCA2TXBUF_bit at EUSCI_A2_UCA2TXBUF.B1;
    sbit  UCTXBUF2_EUSCI_A2_UCA2TXBUF_bit at EUSCI_A2_UCA2TXBUF.B2;
    sbit  UCTXBUF3_EUSCI_A2_UCA2TXBUF_bit at EUSCI_A2_UCA2TXBUF.B3;
    sbit  UCTXBUF4_EUSCI_A2_UCA2TXBUF_bit at EUSCI_A2_UCA2TXBUF.B4;
    sbit  UCTXBUF5_EUSCI_A2_UCA2TXBUF_bit at EUSCI_A2_UCA2TXBUF.B5;
    sbit  UCTXBUF6_EUSCI_A2_UCA2TXBUF_bit at EUSCI_A2_UCA2TXBUF.B6;
    sbit  UCTXBUF7_EUSCI_A2_UCA2TXBUF_bit at EUSCI_A2_UCA2TXBUF.B7;

sfr unsigned int   volatile EUSCI_A2_UCA2ABCTL   absolute 0x40001810;
    sbit  UCDELIM0_EUSCI_A2_UCA2ABCTL_bit at EUSCI_A2_UCA2ABCTL.B4;
    sbit  UCDELIM1_EUSCI_A2_UCA2ABCTL_bit at EUSCI_A2_UCA2ABCTL.B5;
    sbit  UCSTOE_EUSCI_A2_UCA2ABCTL_bit at EUSCI_A2_UCA2ABCTL.B3;
    sbit  UCBTOE_EUSCI_A2_UCA2ABCTL_bit at EUSCI_A2_UCA2ABCTL.B2;
    sbit  UCABDEN_EUSCI_A2_UCA2ABCTL_bit at EUSCI_A2_UCA2ABCTL.B0;

sfr unsigned int   volatile EUSCI_A2_UCA2IRCTL   absolute 0x40001812;
    sbit  UCIRRXFL0_EUSCI_A2_UCA2IRCTL_bit at EUSCI_A2_UCA2IRCTL.B10;
    sbit  UCIRRXFL1_EUSCI_A2_UCA2IRCTL_bit at EUSCI_A2_UCA2IRCTL.B11;
    sbit  UCIRRXFL2_EUSCI_A2_UCA2IRCTL_bit at EUSCI_A2_UCA2IRCTL.B12;
    sbit  UCIRRXFL3_EUSCI_A2_UCA2IRCTL_bit at EUSCI_A2_UCA2IRCTL.B13;
    sbit  UCIRRXPL_EUSCI_A2_UCA2IRCTL_bit at EUSCI_A2_UCA2IRCTL.B9;
    sbit  UCIRRXFE_EUSCI_A2_UCA2IRCTL_bit at EUSCI_A2_UCA2IRCTL.B8;
    sbit  UCIRTXPL0_EUSCI_A2_UCA2IRCTL_bit at EUSCI_A2_UCA2IRCTL.B2;
    sbit  UCIRTXPL1_EUSCI_A2_UCA2IRCTL_bit at EUSCI_A2_UCA2IRCTL.B3;
    sbit  UCIRTXPL2_EUSCI_A2_UCA2IRCTL_bit at EUSCI_A2_UCA2IRCTL.B4;
    sbit  UCIRTXPL3_EUSCI_A2_UCA2IRCTL_bit at EUSCI_A2_UCA2IRCTL.B5;
    sbit  UCIRTXPL4_EUSCI_A2_UCA2IRCTL_bit at EUSCI_A2_UCA2IRCTL.B6;
    sbit  UCIRTXPL5_EUSCI_A2_UCA2IRCTL_bit at EUSCI_A2_UCA2IRCTL.B7;
    sbit  UCIRTXCLK_EUSCI_A2_UCA2IRCTL_bit at EUSCI_A2_UCA2IRCTL.B1;
    sbit  UCIREN_EUSCI_A2_UCA2IRCTL_bit at EUSCI_A2_UCA2IRCTL.B0;

sfr unsigned int   volatile EUSCI_A2_UCA2IE      absolute 0x4000181A;
    sbit  UCRXIE_EUSCI_A2_UCA2IE_bit at EUSCI_A2_UCA2IE.B0;
    sbit  UCTXIE_EUSCI_A2_UCA2IE_bit at EUSCI_A2_UCA2IE.B1;
    sbit  UCSTTIE_EUSCI_A2_UCA2IE_bit at EUSCI_A2_UCA2IE.B2;
    sbit  UCTXCPTIE_EUSCI_A2_UCA2IE_bit at EUSCI_A2_UCA2IE.B3;

sfr unsigned int   volatile EUSCI_A2_UCA2IFG     absolute 0x4000181C;
    sbit  UCRXIFG_EUSCI_A2_UCA2IFG_bit at EUSCI_A2_UCA2IFG.B0;
    sbit  UCTXIFG_EUSCI_A2_UCA2IFG_bit at EUSCI_A2_UCA2IFG.B1;
    sbit  UCSTTIFG_EUSCI_A2_UCA2IFG_bit at EUSCI_A2_UCA2IFG.B2;
    sbit  UCTXCPTIFG_EUSCI_A2_UCA2IFG_bit at EUSCI_A2_UCA2IFG.B3;

sfr unsigned int   volatile EUSCI_A2_UCA2IV      absolute 0x4000181E;
sfr unsigned int   volatile EUSCI_A3_UCA3CTLW0   absolute 0x40001C00;
    sbit  UCSWRST_EUSCI_A3_UCA3CTLW0_bit at EUSCI_A3_UCA3CTLW0.B0;
    sbit  UCTXBRK_EUSCI_A3_UCA3CTLW0_bit at EUSCI_A3_UCA3CTLW0.B1;
    sbit  UCTXADDR_EUSCI_A3_UCA3CTLW0_bit at EUSCI_A3_UCA3CTLW0.B2;
    sbit  UCDORM_EUSCI_A3_UCA3CTLW0_bit at EUSCI_A3_UCA3CTLW0.B3;
    sbit  UCBRKIE_EUSCI_A3_UCA3CTLW0_bit at EUSCI_A3_UCA3CTLW0.B4;
    sbit  UCRXEIE_EUSCI_A3_UCA3CTLW0_bit at EUSCI_A3_UCA3CTLW0.B5;
    sbit  UCSSEL0_EUSCI_A3_UCA3CTLW0_bit at EUSCI_A3_UCA3CTLW0.B6;
    sbit  UCSSEL1_EUSCI_A3_UCA3CTLW0_bit at EUSCI_A3_UCA3CTLW0.B7;
    sbit  UCSYNC_EUSCI_A3_UCA3CTLW0_bit at EUSCI_A3_UCA3CTLW0.B8;
    sbit  UCMODE0_EUSCI_A3_UCA3CTLW0_bit at EUSCI_A3_UCA3CTLW0.B9;
    sbit  UCMODE1_EUSCI_A3_UCA3CTLW0_bit at EUSCI_A3_UCA3CTLW0.B10;
    sbit  UCSPB_EUSCI_A3_UCA3CTLW0_bit at EUSCI_A3_UCA3CTLW0.B11;
    sbit  UC7BIT_EUSCI_A3_UCA3CTLW0_bit at EUSCI_A3_UCA3CTLW0.B12;
    sbit  UCMSB_EUSCI_A3_UCA3CTLW0_bit at EUSCI_A3_UCA3CTLW0.B13;
    sbit  UCPAR_EUSCI_A3_UCA3CTLW0_bit at EUSCI_A3_UCA3CTLW0.B14;
    sbit  UCPEN_EUSCI_A3_UCA3CTLW0_bit at EUSCI_A3_UCA3CTLW0.B15;

sfr unsigned int   volatile EUSCI_A3_UCA3CTLW1   absolute 0x40001C02;
    sbit  UCGLIT0_EUSCI_A3_UCA3CTLW1_bit at EUSCI_A3_UCA3CTLW1.B0;
    sbit  UCGLIT1_EUSCI_A3_UCA3CTLW1_bit at EUSCI_A3_UCA3CTLW1.B1;

sfr unsigned int   volatile EUSCI_A3_UCA3BRW     absolute 0x40001C06;
sfr unsigned int   volatile EUSCI_A3_UCA3MCTLW   absolute 0x40001C08;
    sbit  UCBRS0_EUSCI_A3_UCA3MCTLW_bit at EUSCI_A3_UCA3MCTLW.B8;
    sbit  UCBRS1_EUSCI_A3_UCA3MCTLW_bit at EUSCI_A3_UCA3MCTLW.B9;
    sbit  UCBRS2_EUSCI_A3_UCA3MCTLW_bit at EUSCI_A3_UCA3MCTLW.B10;
    sbit  UCBRS3_EUSCI_A3_UCA3MCTLW_bit at EUSCI_A3_UCA3MCTLW.B11;
    sbit  UCBRS4_EUSCI_A3_UCA3MCTLW_bit at EUSCI_A3_UCA3MCTLW.B12;
    sbit  UCBRS5_EUSCI_A3_UCA3MCTLW_bit at EUSCI_A3_UCA3MCTLW.B13;
    sbit  UCBRS6_EUSCI_A3_UCA3MCTLW_bit at EUSCI_A3_UCA3MCTLW.B14;
    sbit  UCBRS7_EUSCI_A3_UCA3MCTLW_bit at EUSCI_A3_UCA3MCTLW.B15;
    sbit  UCBRF0_EUSCI_A3_UCA3MCTLW_bit at EUSCI_A3_UCA3MCTLW.B4;
    sbit  UCBRF1_EUSCI_A3_UCA3MCTLW_bit at EUSCI_A3_UCA3MCTLW.B5;
    sbit  UCBRF2_EUSCI_A3_UCA3MCTLW_bit at EUSCI_A3_UCA3MCTLW.B6;
    sbit  UCBRF3_EUSCI_A3_UCA3MCTLW_bit at EUSCI_A3_UCA3MCTLW.B7;
    sbit  UCOS16_EUSCI_A3_UCA3MCTLW_bit at EUSCI_A3_UCA3MCTLW.B0;

sfr unsigned int   volatile EUSCI_A3_UCA3STATW   absolute 0x40001C0A;
    sbit  UCBUSY_EUSCI_A3_UCA3STATW_bit at EUSCI_A3_UCA3STATW.B0;
    sbit  UCADDR_UCIDLE_EUSCI_A3_UCA3STATW_bit at EUSCI_A3_UCA3STATW.B1;
    sbit  UCRXERR_EUSCI_A3_UCA3STATW_bit at EUSCI_A3_UCA3STATW.B2;
    sbit  UCBRK_EUSCI_A3_UCA3STATW_bit at EUSCI_A3_UCA3STATW.B3;
    sbit  UCPE_EUSCI_A3_UCA3STATW_bit at EUSCI_A3_UCA3STATW.B4;
    sbit  UCOE_EUSCI_A3_UCA3STATW_bit at EUSCI_A3_UCA3STATW.B5;
    sbit  UCFE_EUSCI_A3_UCA3STATW_bit at EUSCI_A3_UCA3STATW.B6;
    sbit  UCLISTEN_EUSCI_A3_UCA3STATW_bit at EUSCI_A3_UCA3STATW.B7;

sfr unsigned int   volatile EUSCI_A3_UCA3RXBUF   absolute 0x40001C0C;
    sbit  UCRXBUF0_EUSCI_A3_UCA3RXBUF_bit at EUSCI_A3_UCA3RXBUF.B0;
    sbit  UCRXBUF1_EUSCI_A3_UCA3RXBUF_bit at EUSCI_A3_UCA3RXBUF.B1;
    sbit  UCRXBUF2_EUSCI_A3_UCA3RXBUF_bit at EUSCI_A3_UCA3RXBUF.B2;
    sbit  UCRXBUF3_EUSCI_A3_UCA3RXBUF_bit at EUSCI_A3_UCA3RXBUF.B3;
    sbit  UCRXBUF4_EUSCI_A3_UCA3RXBUF_bit at EUSCI_A3_UCA3RXBUF.B4;
    sbit  UCRXBUF5_EUSCI_A3_UCA3RXBUF_bit at EUSCI_A3_UCA3RXBUF.B5;
    sbit  UCRXBUF6_EUSCI_A3_UCA3RXBUF_bit at EUSCI_A3_UCA3RXBUF.B6;
    sbit  UCRXBUF7_EUSCI_A3_UCA3RXBUF_bit at EUSCI_A3_UCA3RXBUF.B7;

sfr unsigned int   volatile EUSCI_A3_UCA3TXBUF   absolute 0x40001C0E;
    sbit  UCTXBUF0_EUSCI_A3_UCA3TXBUF_bit at EUSCI_A3_UCA3TXBUF.B0;
    sbit  UCTXBUF1_EUSCI_A3_UCA3TXBUF_bit at EUSCI_A3_UCA3TXBUF.B1;
    sbit  UCTXBUF2_EUSCI_A3_UCA3TXBUF_bit at EUSCI_A3_UCA3TXBUF.B2;
    sbit  UCTXBUF3_EUSCI_A3_UCA3TXBUF_bit at EUSCI_A3_UCA3TXBUF.B3;
    sbit  UCTXBUF4_EUSCI_A3_UCA3TXBUF_bit at EUSCI_A3_UCA3TXBUF.B4;
    sbit  UCTXBUF5_EUSCI_A3_UCA3TXBUF_bit at EUSCI_A3_UCA3TXBUF.B5;
    sbit  UCTXBUF6_EUSCI_A3_UCA3TXBUF_bit at EUSCI_A3_UCA3TXBUF.B6;
    sbit  UCTXBUF7_EUSCI_A3_UCA3TXBUF_bit at EUSCI_A3_UCA3TXBUF.B7;

sfr unsigned int   volatile EUSCI_A3_UCA3ABCTL   absolute 0x40001C10;
    sbit  UCDELIM0_EUSCI_A3_UCA3ABCTL_bit at EUSCI_A3_UCA3ABCTL.B4;
    sbit  UCDELIM1_EUSCI_A3_UCA3ABCTL_bit at EUSCI_A3_UCA3ABCTL.B5;
    sbit  UCSTOE_EUSCI_A3_UCA3ABCTL_bit at EUSCI_A3_UCA3ABCTL.B3;
    sbit  UCBTOE_EUSCI_A3_UCA3ABCTL_bit at EUSCI_A3_UCA3ABCTL.B2;
    sbit  UCABDEN_EUSCI_A3_UCA3ABCTL_bit at EUSCI_A3_UCA3ABCTL.B0;

sfr unsigned int   volatile EUSCI_A3_UCA3IRCTL   absolute 0x40001C12;
    sbit  UCIRRXFL0_EUSCI_A3_UCA3IRCTL_bit at EUSCI_A3_UCA3IRCTL.B10;
    sbit  UCIRRXFL1_EUSCI_A3_UCA3IRCTL_bit at EUSCI_A3_UCA3IRCTL.B11;
    sbit  UCIRRXFL2_EUSCI_A3_UCA3IRCTL_bit at EUSCI_A3_UCA3IRCTL.B12;
    sbit  UCIRRXFL3_EUSCI_A3_UCA3IRCTL_bit at EUSCI_A3_UCA3IRCTL.B13;
    sbit  UCIRRXPL_EUSCI_A3_UCA3IRCTL_bit at EUSCI_A3_UCA3IRCTL.B9;
    sbit  UCIRRXFE_EUSCI_A3_UCA3IRCTL_bit at EUSCI_A3_UCA3IRCTL.B8;
    sbit  UCIRTXPL0_EUSCI_A3_UCA3IRCTL_bit at EUSCI_A3_UCA3IRCTL.B2;
    sbit  UCIRTXPL1_EUSCI_A3_UCA3IRCTL_bit at EUSCI_A3_UCA3IRCTL.B3;
    sbit  UCIRTXPL2_EUSCI_A3_UCA3IRCTL_bit at EUSCI_A3_UCA3IRCTL.B4;
    sbit  UCIRTXPL3_EUSCI_A3_UCA3IRCTL_bit at EUSCI_A3_UCA3IRCTL.B5;
    sbit  UCIRTXPL4_EUSCI_A3_UCA3IRCTL_bit at EUSCI_A3_UCA3IRCTL.B6;
    sbit  UCIRTXPL5_EUSCI_A3_UCA3IRCTL_bit at EUSCI_A3_UCA3IRCTL.B7;
    sbit  UCIRTXCLK_EUSCI_A3_UCA3IRCTL_bit at EUSCI_A3_UCA3IRCTL.B1;
    sbit  UCIREN_EUSCI_A3_UCA3IRCTL_bit at EUSCI_A3_UCA3IRCTL.B0;

sfr unsigned int   volatile EUSCI_A3_UCA3IE      absolute 0x40001C1A;
    sbit  UCRXIE_EUSCI_A3_UCA3IE_bit at EUSCI_A3_UCA3IE.B0;
    sbit  UCTXIE_EUSCI_A3_UCA3IE_bit at EUSCI_A3_UCA3IE.B1;
    sbit  UCSTTIE_EUSCI_A3_UCA3IE_bit at EUSCI_A3_UCA3IE.B2;
    sbit  UCTXCPTIE_EUSCI_A3_UCA3IE_bit at EUSCI_A3_UCA3IE.B3;

sfr unsigned int   volatile EUSCI_A3_UCA3IFG     absolute 0x40001C1C;
    sbit  UCRXIFG_EUSCI_A3_UCA3IFG_bit at EUSCI_A3_UCA3IFG.B0;
    sbit  UCTXIFG_EUSCI_A3_UCA3IFG_bit at EUSCI_A3_UCA3IFG.B1;
    sbit  UCSTTIFG_EUSCI_A3_UCA3IFG_bit at EUSCI_A3_UCA3IFG.B2;
    sbit  UCTXCPTIFG_EUSCI_A3_UCA3IFG_bit at EUSCI_A3_UCA3IFG.B3;

sfr unsigned int   volatile EUSCI_A3_UCA3IV      absolute 0x40001C1E;
sfr unsigned int   volatile EUSCI_B0_UCB0CTLW0   absolute 0x40002000;
    sbit  UCSWRST_EUSCI_B0_UCB0CTLW0_bit at EUSCI_B0_UCB0CTLW0.B0;
    const register unsigned short int UCTXSTT = 1;
    sbit  UCTXSTT_bit at EUSCI_B0_UCB0CTLW0.B1;
    const register unsigned short int UCTXSTP = 2;
    sbit  UCTXSTP_bit at EUSCI_B0_UCB0CTLW0.B2;
    const register unsigned short int UCTXNACK = 3;
    sbit  UCTXNACK_bit at EUSCI_B0_UCB0CTLW0.B3;
    const register unsigned short int UCTR = 4;
    sbit  UCTR_bit at EUSCI_B0_UCB0CTLW0.B4;
    const register unsigned short int UCTXACK = 5;
    sbit  UCTXACK_bit at EUSCI_B0_UCB0CTLW0.B5;
    sbit  UCSSEL0_EUSCI_B0_UCB0CTLW0_bit at EUSCI_B0_UCB0CTLW0.B6;
    sbit  UCSSEL1_EUSCI_B0_UCB0CTLW0_bit at EUSCI_B0_UCB0CTLW0.B7;
    sbit  UCSYNC_EUSCI_B0_UCB0CTLW0_bit at EUSCI_B0_UCB0CTLW0.B8;
    sbit  UCMODE0_EUSCI_B0_UCB0CTLW0_bit at EUSCI_B0_UCB0CTLW0.B9;
    sbit  UCMODE1_EUSCI_B0_UCB0CTLW0_bit at EUSCI_B0_UCB0CTLW0.B10;
    const register unsigned short int UCMST = 11;
    sbit  UCMST_bit at EUSCI_B0_UCB0CTLW0.B11;
    const register unsigned short int UCMM = 13;
    sbit  UCMM_bit at EUSCI_B0_UCB0CTLW0.B13;
    const register unsigned short int UCSLA10 = 14;
    sbit  UCSLA10_bit at EUSCI_B0_UCB0CTLW0.B14;
    const register unsigned short int UCA10 = 15;
    sbit  UCA10_bit at EUSCI_B0_UCB0CTLW0.B15;

sfr unsigned int   volatile EUSCI_B0_UCB0CTLW1   absolute 0x40002002;
    const register unsigned short int UCETXINT = 8;
    sbit  UCETXINT_bit at EUSCI_B0_UCB0CTLW1.B8;
    const register unsigned short int UCCLTO0 = 6;
    sbit  UCCLTO0_bit at EUSCI_B0_UCB0CTLW1.B6;
    const register unsigned short int UCCLTO1 = 7;
    sbit  UCCLTO1_bit at EUSCI_B0_UCB0CTLW1.B7;
    const register unsigned short int UCSTPNACK = 5;
    sbit  UCSTPNACK_bit at EUSCI_B0_UCB0CTLW1.B5;
    const register unsigned short int UCSWACK = 4;
    sbit  UCSWACK_bit at EUSCI_B0_UCB0CTLW1.B4;
    const register unsigned short int UCASTP0 = 2;
    sbit  UCASTP0_bit at EUSCI_B0_UCB0CTLW1.B2;
    const register unsigned short int UCASTP1 = 3;
    sbit  UCASTP1_bit at EUSCI_B0_UCB0CTLW1.B3;
    sbit  UCGLIT0_EUSCI_B0_UCB0CTLW1_bit at EUSCI_B0_UCB0CTLW1.B0;
    sbit  UCGLIT1_EUSCI_B0_UCB0CTLW1_bit at EUSCI_B0_UCB0CTLW1.B1;

sfr unsigned int   volatile EUSCI_B0_UCB0BRW     absolute 0x40002006;
sfr unsigned int   volatile EUSCI_B0_UCB0STATW   absolute 0x40002008;
    const register unsigned short int UCBBUSY = 4;
    sbit  UCBBUSY_bit at EUSCI_B0_UCB0STATW.B4;
    const register unsigned short int UCGC = 5;
    sbit  UCGC_bit at EUSCI_B0_UCB0STATW.B5;
    const register unsigned short int UCSCLLOW = 6;
    sbit  UCSCLLOW_bit at EUSCI_B0_UCB0STATW.B6;
    const register unsigned short int UCBCNT0 = 8;
    sbit  UCBCNT0_bit at EUSCI_B0_UCB0STATW.B8;
    const register unsigned short int UCBCNT1 = 9;
    sbit  UCBCNT1_bit at EUSCI_B0_UCB0STATW.B9;
    const register unsigned short int UCBCNT2 = 10;
    sbit  UCBCNT2_bit at EUSCI_B0_UCB0STATW.B10;
    const register unsigned short int UCBCNT3 = 11;
    sbit  UCBCNT3_bit at EUSCI_B0_UCB0STATW.B11;
    const register unsigned short int UCBCNT4 = 12;
    sbit  UCBCNT4_bit at EUSCI_B0_UCB0STATW.B12;
    const register unsigned short int UCBCNT5 = 13;
    sbit  UCBCNT5_bit at EUSCI_B0_UCB0STATW.B13;
    const register unsigned short int UCBCNT6 = 14;
    sbit  UCBCNT6_bit at EUSCI_B0_UCB0STATW.B14;
    const register unsigned short int UCBCNT7 = 15;
    sbit  UCBCNT7_bit at EUSCI_B0_UCB0STATW.B15;

sfr unsigned int   volatile EUSCI_B0_UCB0TBCNT   absolute 0x4000200A;
    const register unsigned short int UCTBCNT0 = 0;
    sbit  UCTBCNT0_bit at EUSCI_B0_UCB0TBCNT.B0;
    const register unsigned short int UCTBCNT1 = 1;
    sbit  UCTBCNT1_bit at EUSCI_B0_UCB0TBCNT.B1;
    const register unsigned short int UCTBCNT2 = 2;
    sbit  UCTBCNT2_bit at EUSCI_B0_UCB0TBCNT.B2;
    const register unsigned short int UCTBCNT3 = 3;
    sbit  UCTBCNT3_bit at EUSCI_B0_UCB0TBCNT.B3;
    const register unsigned short int UCTBCNT4 = 4;
    sbit  UCTBCNT4_bit at EUSCI_B0_UCB0TBCNT.B4;
    const register unsigned short int UCTBCNT5 = 5;
    sbit  UCTBCNT5_bit at EUSCI_B0_UCB0TBCNT.B5;
    const register unsigned short int UCTBCNT6 = 6;
    sbit  UCTBCNT6_bit at EUSCI_B0_UCB0TBCNT.B6;
    const register unsigned short int UCTBCNT7 = 7;
    sbit  UCTBCNT7_bit at EUSCI_B0_UCB0TBCNT.B7;

sfr unsigned int   volatile EUSCI_B0_UCB0RXBUF   absolute 0x4000200C;
    sbit  UCRXBUF0_EUSCI_B0_UCB0RXBUF_bit at EUSCI_B0_UCB0RXBUF.B0;
    sbit  UCRXBUF1_EUSCI_B0_UCB0RXBUF_bit at EUSCI_B0_UCB0RXBUF.B1;
    sbit  UCRXBUF2_EUSCI_B0_UCB0RXBUF_bit at EUSCI_B0_UCB0RXBUF.B2;
    sbit  UCRXBUF3_EUSCI_B0_UCB0RXBUF_bit at EUSCI_B0_UCB0RXBUF.B3;
    sbit  UCRXBUF4_EUSCI_B0_UCB0RXBUF_bit at EUSCI_B0_UCB0RXBUF.B4;
    sbit  UCRXBUF5_EUSCI_B0_UCB0RXBUF_bit at EUSCI_B0_UCB0RXBUF.B5;
    sbit  UCRXBUF6_EUSCI_B0_UCB0RXBUF_bit at EUSCI_B0_UCB0RXBUF.B6;
    sbit  UCRXBUF7_EUSCI_B0_UCB0RXBUF_bit at EUSCI_B0_UCB0RXBUF.B7;

sfr unsigned int   volatile EUSCI_B0_UCB0TXBUF   absolute 0x4000200E;
    sbit  UCTXBUF0_EUSCI_B0_UCB0TXBUF_bit at EUSCI_B0_UCB0TXBUF.B0;
    sbit  UCTXBUF1_EUSCI_B0_UCB0TXBUF_bit at EUSCI_B0_UCB0TXBUF.B1;
    sbit  UCTXBUF2_EUSCI_B0_UCB0TXBUF_bit at EUSCI_B0_UCB0TXBUF.B2;
    sbit  UCTXBUF3_EUSCI_B0_UCB0TXBUF_bit at EUSCI_B0_UCB0TXBUF.B3;
    sbit  UCTXBUF4_EUSCI_B0_UCB0TXBUF_bit at EUSCI_B0_UCB0TXBUF.B4;
    sbit  UCTXBUF5_EUSCI_B0_UCB0TXBUF_bit at EUSCI_B0_UCB0TXBUF.B5;
    sbit  UCTXBUF6_EUSCI_B0_UCB0TXBUF_bit at EUSCI_B0_UCB0TXBUF.B6;
    sbit  UCTXBUF7_EUSCI_B0_UCB0TXBUF_bit at EUSCI_B0_UCB0TXBUF.B7;

sfr unsigned int   volatile EUSCI_B0_UCB0I2COA0  absolute 0x40002014;
    const register unsigned short int UCGCEN = 15;
    sbit  UCGCEN_bit at EUSCI_B0_UCB0I2COA0.B15;
    const register unsigned short int UCOAEN = 10;
    sbit  UCOAEN_bit at EUSCI_B0_UCB0I2COA0.B10;
    const register unsigned short int I2COA00 = 0;
    sbit  I2COA00_bit at EUSCI_B0_UCB0I2COA0.B0;
    const register unsigned short int I2COA01 = 1;
    sbit  I2COA01_bit at EUSCI_B0_UCB0I2COA0.B1;
    const register unsigned short int I2COA02 = 2;
    sbit  I2COA02_bit at EUSCI_B0_UCB0I2COA0.B2;
    const register unsigned short int I2COA03 = 3;
    sbit  I2COA03_bit at EUSCI_B0_UCB0I2COA0.B3;
    const register unsigned short int I2COA04 = 4;
    sbit  I2COA04_bit at EUSCI_B0_UCB0I2COA0.B4;
    const register unsigned short int I2COA05 = 5;
    sbit  I2COA05_bit at EUSCI_B0_UCB0I2COA0.B5;
    const register unsigned short int I2COA06 = 6;
    sbit  I2COA06_bit at EUSCI_B0_UCB0I2COA0.B6;
    const register unsigned short int I2COA07 = 7;
    sbit  I2COA07_bit at EUSCI_B0_UCB0I2COA0.B7;
    const register unsigned short int I2COA08 = 8;
    sbit  I2COA08_bit at EUSCI_B0_UCB0I2COA0.B8;
    const register unsigned short int I2COA09 = 9;
    sbit  I2COA09_bit at EUSCI_B0_UCB0I2COA0.B9;

sfr unsigned int   volatile EUSCI_B0_UCB0I2COA1  absolute 0x40002016;
    sbit  UCOAEN_EUSCI_B0_UCB0I2COA1_bit at EUSCI_B0_UCB0I2COA1.B10;
    const register unsigned short int I2COA10 = 0;
    sbit  I2COA10_bit at EUSCI_B0_UCB0I2COA1.B0;
    const register unsigned short int I2COA11 = 1;
    sbit  I2COA11_bit at EUSCI_B0_UCB0I2COA1.B1;
    const register unsigned short int I2COA12 = 2;
    sbit  I2COA12_bit at EUSCI_B0_UCB0I2COA1.B2;
    const register unsigned short int I2COA13 = 3;
    sbit  I2COA13_bit at EUSCI_B0_UCB0I2COA1.B3;
    const register unsigned short int I2COA14 = 4;
    sbit  I2COA14_bit at EUSCI_B0_UCB0I2COA1.B4;
    const register unsigned short int I2COA15 = 5;
    sbit  I2COA15_bit at EUSCI_B0_UCB0I2COA1.B5;
    const register unsigned short int I2COA16 = 6;
    sbit  I2COA16_bit at EUSCI_B0_UCB0I2COA1.B6;
    const register unsigned short int I2COA17 = 7;
    sbit  I2COA17_bit at EUSCI_B0_UCB0I2COA1.B7;
    const register unsigned short int I2COA18 = 8;
    sbit  I2COA18_bit at EUSCI_B0_UCB0I2COA1.B8;
    const register unsigned short int I2COA19 = 9;
    sbit  I2COA19_bit at EUSCI_B0_UCB0I2COA1.B9;

sfr unsigned int   volatile EUSCI_B0_UCB0I2COA2  absolute 0x40002018;
    sbit  UCOAEN_EUSCI_B0_UCB0I2COA2_bit at EUSCI_B0_UCB0I2COA2.B10;
    const register unsigned short int I2COA20 = 0;
    sbit  I2COA20_bit at EUSCI_B0_UCB0I2COA2.B0;
    const register unsigned short int I2COA21 = 1;
    sbit  I2COA21_bit at EUSCI_B0_UCB0I2COA2.B1;
    const register unsigned short int I2COA22 = 2;
    sbit  I2COA22_bit at EUSCI_B0_UCB0I2COA2.B2;
    const register unsigned short int I2COA23 = 3;
    sbit  I2COA23_bit at EUSCI_B0_UCB0I2COA2.B3;
    const register unsigned short int I2COA24 = 4;
    sbit  I2COA24_bit at EUSCI_B0_UCB0I2COA2.B4;
    const register unsigned short int I2COA25 = 5;
    sbit  I2COA25_bit at EUSCI_B0_UCB0I2COA2.B5;
    const register unsigned short int I2COA26 = 6;
    sbit  I2COA26_bit at EUSCI_B0_UCB0I2COA2.B6;
    const register unsigned short int I2COA27 = 7;
    sbit  I2COA27_bit at EUSCI_B0_UCB0I2COA2.B7;
    const register unsigned short int I2COA28 = 8;
    sbit  I2COA28_bit at EUSCI_B0_UCB0I2COA2.B8;
    const register unsigned short int I2COA29 = 9;
    sbit  I2COA29_bit at EUSCI_B0_UCB0I2COA2.B9;

sfr unsigned int   volatile EUSCI_B0_UCB0I2COA3  absolute 0x4000201A;
    sbit  UCOAEN_EUSCI_B0_UCB0I2COA3_bit at EUSCI_B0_UCB0I2COA3.B10;
    const register unsigned short int I2COA30 = 0;
    sbit  I2COA30_bit at EUSCI_B0_UCB0I2COA3.B0;
    const register unsigned short int I2COA31 = 1;
    sbit  I2COA31_bit at EUSCI_B0_UCB0I2COA3.B1;
    const register unsigned short int I2COA32 = 2;
    sbit  I2COA32_bit at EUSCI_B0_UCB0I2COA3.B2;
    const register unsigned short int I2COA33 = 3;
    sbit  I2COA33_bit at EUSCI_B0_UCB0I2COA3.B3;
    const register unsigned short int I2COA34 = 4;
    sbit  I2COA34_bit at EUSCI_B0_UCB0I2COA3.B4;
    const register unsigned short int I2COA35 = 5;
    sbit  I2COA35_bit at EUSCI_B0_UCB0I2COA3.B5;
    const register unsigned short int I2COA36 = 6;
    sbit  I2COA36_bit at EUSCI_B0_UCB0I2COA3.B6;
    const register unsigned short int I2COA37 = 7;
    sbit  I2COA37_bit at EUSCI_B0_UCB0I2COA3.B7;
    const register unsigned short int I2COA38 = 8;
    sbit  I2COA38_bit at EUSCI_B0_UCB0I2COA3.B8;
    const register unsigned short int I2COA39 = 9;
    sbit  I2COA39_bit at EUSCI_B0_UCB0I2COA3.B9;

sfr unsigned int   volatile EUSCI_B0_UCB0ADDRX   absolute 0x4000201C;
    const register unsigned short int ADDRX0 = 0;
    sbit  ADDRX0_bit at EUSCI_B0_UCB0ADDRX.B0;
    const register unsigned short int ADDRX1 = 1;
    sbit  ADDRX1_bit at EUSCI_B0_UCB0ADDRX.B1;
    const register unsigned short int ADDRX2 = 2;
    sbit  ADDRX2_bit at EUSCI_B0_UCB0ADDRX.B2;
    const register unsigned short int ADDRX3 = 3;
    sbit  ADDRX3_bit at EUSCI_B0_UCB0ADDRX.B3;
    const register unsigned short int ADDRX4 = 4;
    sbit  ADDRX4_bit at EUSCI_B0_UCB0ADDRX.B4;
    const register unsigned short int ADDRX5 = 5;
    sbit  ADDRX5_bit at EUSCI_B0_UCB0ADDRX.B5;
    const register unsigned short int ADDRX6 = 6;
    sbit  ADDRX6_bit at EUSCI_B0_UCB0ADDRX.B6;
    const register unsigned short int ADDRX7 = 7;
    sbit  ADDRX7_bit at EUSCI_B0_UCB0ADDRX.B7;
    const register unsigned short int ADDRX8 = 8;
    sbit  ADDRX8_bit at EUSCI_B0_UCB0ADDRX.B8;
    const register unsigned short int ADDRX9 = 9;
    sbit  ADDRX9_bit at EUSCI_B0_UCB0ADDRX.B9;

sfr unsigned int   volatile EUSCI_B0_UCB0ADDMASK absolute 0x4000201E;
    const register unsigned short int ADDMASK0 = 0;
    sbit  ADDMASK0_bit at EUSCI_B0_UCB0ADDMASK.B0;
    const register unsigned short int ADDMASK1 = 1;
    sbit  ADDMASK1_bit at EUSCI_B0_UCB0ADDMASK.B1;
    const register unsigned short int ADDMASK2 = 2;
    sbit  ADDMASK2_bit at EUSCI_B0_UCB0ADDMASK.B2;
    const register unsigned short int ADDMASK3 = 3;
    sbit  ADDMASK3_bit at EUSCI_B0_UCB0ADDMASK.B3;
    const register unsigned short int ADDMASK4 = 4;
    sbit  ADDMASK4_bit at EUSCI_B0_UCB0ADDMASK.B4;
    const register unsigned short int ADDMASK5 = 5;
    sbit  ADDMASK5_bit at EUSCI_B0_UCB0ADDMASK.B5;
    const register unsigned short int ADDMASK6 = 6;
    sbit  ADDMASK6_bit at EUSCI_B0_UCB0ADDMASK.B6;
    const register unsigned short int ADDMASK7 = 7;
    sbit  ADDMASK7_bit at EUSCI_B0_UCB0ADDMASK.B7;
    const register unsigned short int ADDMASK8 = 8;
    sbit  ADDMASK8_bit at EUSCI_B0_UCB0ADDMASK.B8;
    const register unsigned short int ADDMASK9 = 9;
    sbit  ADDMASK9_bit at EUSCI_B0_UCB0ADDMASK.B9;

sfr unsigned int   volatile EUSCI_B0_UCB0I2CSA   absolute 0x40002020;
    const register unsigned short int I2CSA0 = 0;
    sbit  I2CSA0_bit at EUSCI_B0_UCB0I2CSA.B0;
    const register unsigned short int I2CSA1 = 1;
    sbit  I2CSA1_bit at EUSCI_B0_UCB0I2CSA.B1;
    const register unsigned short int I2CSA2 = 2;
    sbit  I2CSA2_bit at EUSCI_B0_UCB0I2CSA.B2;
    const register unsigned short int I2CSA3 = 3;
    sbit  I2CSA3_bit at EUSCI_B0_UCB0I2CSA.B3;
    const register unsigned short int I2CSA4 = 4;
    sbit  I2CSA4_bit at EUSCI_B0_UCB0I2CSA.B4;
    const register unsigned short int I2CSA5 = 5;
    sbit  I2CSA5_bit at EUSCI_B0_UCB0I2CSA.B5;
    const register unsigned short int I2CSA6 = 6;
    sbit  I2CSA6_bit at EUSCI_B0_UCB0I2CSA.B6;
    const register unsigned short int I2CSA7 = 7;
    sbit  I2CSA7_bit at EUSCI_B0_UCB0I2CSA.B7;
    const register unsigned short int I2CSA8 = 8;
    sbit  I2CSA8_bit at EUSCI_B0_UCB0I2CSA.B8;
    const register unsigned short int I2CSA9 = 9;
    sbit  I2CSA9_bit at EUSCI_B0_UCB0I2CSA.B9;

sfr unsigned int   volatile EUSCI_B0_UCB0IE      absolute 0x4000202A;
    const register unsigned short int UCRXIE0 = 0;
    sbit  UCRXIE0_bit at EUSCI_B0_UCB0IE.B0;
    const register unsigned short int UCTXIE0 = 1;
    sbit  UCTXIE0_bit at EUSCI_B0_UCB0IE.B1;
    sbit  UCSTTIE_EUSCI_B0_UCB0IE_bit at EUSCI_B0_UCB0IE.B2;
    const register unsigned short int UCSTPIE = 3;
    sbit  UCSTPIE_bit at EUSCI_B0_UCB0IE.B3;
    const register unsigned short int UCALIE = 4;
    sbit  UCALIE_bit at EUSCI_B0_UCB0IE.B4;
    const register unsigned short int UCNACKIE = 5;
    sbit  UCNACKIE_bit at EUSCI_B0_UCB0IE.B5;
    const register unsigned short int UCBCNTIE = 6;
    sbit  UCBCNTIE_bit at EUSCI_B0_UCB0IE.B6;
    const register unsigned short int UCCLTOIE = 7;
    sbit  UCCLTOIE_bit at EUSCI_B0_UCB0IE.B7;
    const register unsigned short int UCRXIE1 = 8;
    sbit  UCRXIE1_bit at EUSCI_B0_UCB0IE.B8;
    const register unsigned short int UCTXIE1 = 9;
    sbit  UCTXIE1_bit at EUSCI_B0_UCB0IE.B9;
    const register unsigned short int UCRXIE2 = 10;
    sbit  UCRXIE2_bit at EUSCI_B0_UCB0IE.B10;
    const register unsigned short int UCTXIE2 = 11;
    sbit  UCTXIE2_bit at EUSCI_B0_UCB0IE.B11;
    const register unsigned short int UCRXIE3 = 12;
    sbit  UCRXIE3_bit at EUSCI_B0_UCB0IE.B12;
    const register unsigned short int UCTXIE3 = 13;
    sbit  UCTXIE3_bit at EUSCI_B0_UCB0IE.B13;
    const register unsigned short int UCBIT9IE = 14;
    sbit  UCBIT9IE_bit at EUSCI_B0_UCB0IE.B14;

sfr unsigned int   volatile EUSCI_B0_UCB0IFG     absolute 0x4000202C;
    const register unsigned short int UCRXIFG0 = 0;
    sbit  UCRXIFG0_bit at EUSCI_B0_UCB0IFG.B0;
    const register unsigned short int UCTXIFG0 = 1;
    sbit  UCTXIFG0_bit at EUSCI_B0_UCB0IFG.B1;
    sbit  UCSTTIFG_EUSCI_B0_UCB0IFG_bit at EUSCI_B0_UCB0IFG.B2;
    const register unsigned short int UCSTPIFG = 3;
    sbit  UCSTPIFG_bit at EUSCI_B0_UCB0IFG.B3;
    const register unsigned short int UCALIFG = 4;
    sbit  UCALIFG_bit at EUSCI_B0_UCB0IFG.B4;
    const register unsigned short int UCNACKIFG = 5;
    sbit  UCNACKIFG_bit at EUSCI_B0_UCB0IFG.B5;
    const register unsigned short int UCBCNTIFG = 6;
    sbit  UCBCNTIFG_bit at EUSCI_B0_UCB0IFG.B6;
    const register unsigned short int UCCLTOIFG = 7;
    sbit  UCCLTOIFG_bit at EUSCI_B0_UCB0IFG.B7;
    const register unsigned short int UCRXIFG1 = 8;
    sbit  UCRXIFG1_bit at EUSCI_B0_UCB0IFG.B8;
    const register unsigned short int UCTXIFG1 = 9;
    sbit  UCTXIFG1_bit at EUSCI_B0_UCB0IFG.B9;
    const register unsigned short int UCRXIFG2 = 10;
    sbit  UCRXIFG2_bit at EUSCI_B0_UCB0IFG.B10;
    const register unsigned short int UCTXIFG2 = 11;
    sbit  UCTXIFG2_bit at EUSCI_B0_UCB0IFG.B11;
    const register unsigned short int UCRXIFG3 = 12;
    sbit  UCRXIFG3_bit at EUSCI_B0_UCB0IFG.B12;
    const register unsigned short int UCTXIFG3 = 13;
    sbit  UCTXIFG3_bit at EUSCI_B0_UCB0IFG.B13;
    const register unsigned short int UCBIT9IFG = 14;
    sbit  UCBIT9IFG_bit at EUSCI_B0_UCB0IFG.B14;

sfr unsigned int   volatile EUSCI_B0_UCB0IV      absolute 0x4000202E;
sfr unsigned int   volatile EUSCI_B1_UCB1CTLW0   absolute 0x40002400;
    sbit  UCSWRST_EUSCI_B1_UCB1CTLW0_bit at EUSCI_B1_UCB1CTLW0.B0;
    sbit  UCTXSTT_EUSCI_B1_UCB1CTLW0_bit at EUSCI_B1_UCB1CTLW0.B1;
    sbit  UCTXSTP_EUSCI_B1_UCB1CTLW0_bit at EUSCI_B1_UCB1CTLW0.B2;
    sbit  UCTXNACK_EUSCI_B1_UCB1CTLW0_bit at EUSCI_B1_UCB1CTLW0.B3;
    sbit  UCTR_EUSCI_B1_UCB1CTLW0_bit at EUSCI_B1_UCB1CTLW0.B4;
    sbit  UCTXACK_EUSCI_B1_UCB1CTLW0_bit at EUSCI_B1_UCB1CTLW0.B5;
    sbit  UCSSEL0_EUSCI_B1_UCB1CTLW0_bit at EUSCI_B1_UCB1CTLW0.B6;
    sbit  UCSSEL1_EUSCI_B1_UCB1CTLW0_bit at EUSCI_B1_UCB1CTLW0.B7;
    sbit  UCSYNC_EUSCI_B1_UCB1CTLW0_bit at EUSCI_B1_UCB1CTLW0.B8;
    sbit  UCMODE0_EUSCI_B1_UCB1CTLW0_bit at EUSCI_B1_UCB1CTLW0.B9;
    sbit  UCMODE1_EUSCI_B1_UCB1CTLW0_bit at EUSCI_B1_UCB1CTLW0.B10;
    sbit  UCMST_EUSCI_B1_UCB1CTLW0_bit at EUSCI_B1_UCB1CTLW0.B11;
    sbit  UCMM_EUSCI_B1_UCB1CTLW0_bit at EUSCI_B1_UCB1CTLW0.B13;
    sbit  UCSLA10_EUSCI_B1_UCB1CTLW0_bit at EUSCI_B1_UCB1CTLW0.B14;
    sbit  UCA10_EUSCI_B1_UCB1CTLW0_bit at EUSCI_B1_UCB1CTLW0.B15;

sfr unsigned int   volatile EUSCI_B1_UCB1CTLW1   absolute 0x40002402;
    sbit  UCETXINT_EUSCI_B1_UCB1CTLW1_bit at EUSCI_B1_UCB1CTLW1.B8;
    sbit  UCCLTO0_EUSCI_B1_UCB1CTLW1_bit at EUSCI_B1_UCB1CTLW1.B6;
    sbit  UCCLTO1_EUSCI_B1_UCB1CTLW1_bit at EUSCI_B1_UCB1CTLW1.B7;
    sbit  UCSTPNACK_EUSCI_B1_UCB1CTLW1_bit at EUSCI_B1_UCB1CTLW1.B5;
    sbit  UCSWACK_EUSCI_B1_UCB1CTLW1_bit at EUSCI_B1_UCB1CTLW1.B4;
    sbit  UCASTP0_EUSCI_B1_UCB1CTLW1_bit at EUSCI_B1_UCB1CTLW1.B2;
    sbit  UCASTP1_EUSCI_B1_UCB1CTLW1_bit at EUSCI_B1_UCB1CTLW1.B3;
    sbit  UCGLIT0_EUSCI_B1_UCB1CTLW1_bit at EUSCI_B1_UCB1CTLW1.B0;
    sbit  UCGLIT1_EUSCI_B1_UCB1CTLW1_bit at EUSCI_B1_UCB1CTLW1.B1;

sfr unsigned int   volatile EUSCI_B1_UCB1BRW     absolute 0x40002406;
sfr unsigned int   volatile EUSCI_B1_UCB1STATW   absolute 0x40002408;
    sbit  UCBBUSY_EUSCI_B1_UCB1STATW_bit at EUSCI_B1_UCB1STATW.B4;
    sbit  UCGC_EUSCI_B1_UCB1STATW_bit at EUSCI_B1_UCB1STATW.B5;
    sbit  UCSCLLOW_EUSCI_B1_UCB1STATW_bit at EUSCI_B1_UCB1STATW.B6;
    sbit  UCBCNT0_EUSCI_B1_UCB1STATW_bit at EUSCI_B1_UCB1STATW.B8;
    sbit  UCBCNT1_EUSCI_B1_UCB1STATW_bit at EUSCI_B1_UCB1STATW.B9;
    sbit  UCBCNT2_EUSCI_B1_UCB1STATW_bit at EUSCI_B1_UCB1STATW.B10;
    sbit  UCBCNT3_EUSCI_B1_UCB1STATW_bit at EUSCI_B1_UCB1STATW.B11;
    sbit  UCBCNT4_EUSCI_B1_UCB1STATW_bit at EUSCI_B1_UCB1STATW.B12;
    sbit  UCBCNT5_EUSCI_B1_UCB1STATW_bit at EUSCI_B1_UCB1STATW.B13;
    sbit  UCBCNT6_EUSCI_B1_UCB1STATW_bit at EUSCI_B1_UCB1STATW.B14;
    sbit  UCBCNT7_EUSCI_B1_UCB1STATW_bit at EUSCI_B1_UCB1STATW.B15;

sfr unsigned int   volatile EUSCI_B1_UCB1TBCNT   absolute 0x4000240A;
    sbit  UCTBCNT0_EUSCI_B1_UCB1TBCNT_bit at EUSCI_B1_UCB1TBCNT.B0;
    sbit  UCTBCNT1_EUSCI_B1_UCB1TBCNT_bit at EUSCI_B1_UCB1TBCNT.B1;
    sbit  UCTBCNT2_EUSCI_B1_UCB1TBCNT_bit at EUSCI_B1_UCB1TBCNT.B2;
    sbit  UCTBCNT3_EUSCI_B1_UCB1TBCNT_bit at EUSCI_B1_UCB1TBCNT.B3;
    sbit  UCTBCNT4_EUSCI_B1_UCB1TBCNT_bit at EUSCI_B1_UCB1TBCNT.B4;
    sbit  UCTBCNT5_EUSCI_B1_UCB1TBCNT_bit at EUSCI_B1_UCB1TBCNT.B5;
    sbit  UCTBCNT6_EUSCI_B1_UCB1TBCNT_bit at EUSCI_B1_UCB1TBCNT.B6;
    sbit  UCTBCNT7_EUSCI_B1_UCB1TBCNT_bit at EUSCI_B1_UCB1TBCNT.B7;

sfr unsigned int   volatile EUSCI_B1_UCB1RXBUF   absolute 0x4000240C;
    sbit  UCRXBUF0_EUSCI_B1_UCB1RXBUF_bit at EUSCI_B1_UCB1RXBUF.B0;
    sbit  UCRXBUF1_EUSCI_B1_UCB1RXBUF_bit at EUSCI_B1_UCB1RXBUF.B1;
    sbit  UCRXBUF2_EUSCI_B1_UCB1RXBUF_bit at EUSCI_B1_UCB1RXBUF.B2;
    sbit  UCRXBUF3_EUSCI_B1_UCB1RXBUF_bit at EUSCI_B1_UCB1RXBUF.B3;
    sbit  UCRXBUF4_EUSCI_B1_UCB1RXBUF_bit at EUSCI_B1_UCB1RXBUF.B4;
    sbit  UCRXBUF5_EUSCI_B1_UCB1RXBUF_bit at EUSCI_B1_UCB1RXBUF.B5;
    sbit  UCRXBUF6_EUSCI_B1_UCB1RXBUF_bit at EUSCI_B1_UCB1RXBUF.B6;
    sbit  UCRXBUF7_EUSCI_B1_UCB1RXBUF_bit at EUSCI_B1_UCB1RXBUF.B7;

sfr unsigned int   volatile EUSCI_B1_UCB1TXBUF   absolute 0x4000240E;
    sbit  UCTXBUF0_EUSCI_B1_UCB1TXBUF_bit at EUSCI_B1_UCB1TXBUF.B0;
    sbit  UCTXBUF1_EUSCI_B1_UCB1TXBUF_bit at EUSCI_B1_UCB1TXBUF.B1;
    sbit  UCTXBUF2_EUSCI_B1_UCB1TXBUF_bit at EUSCI_B1_UCB1TXBUF.B2;
    sbit  UCTXBUF3_EUSCI_B1_UCB1TXBUF_bit at EUSCI_B1_UCB1TXBUF.B3;
    sbit  UCTXBUF4_EUSCI_B1_UCB1TXBUF_bit at EUSCI_B1_UCB1TXBUF.B4;
    sbit  UCTXBUF5_EUSCI_B1_UCB1TXBUF_bit at EUSCI_B1_UCB1TXBUF.B5;
    sbit  UCTXBUF6_EUSCI_B1_UCB1TXBUF_bit at EUSCI_B1_UCB1TXBUF.B6;
    sbit  UCTXBUF7_EUSCI_B1_UCB1TXBUF_bit at EUSCI_B1_UCB1TXBUF.B7;

sfr unsigned int   volatile EUSCI_B1_UCB1I2COA0  absolute 0x40002414;
    sbit  UCGCEN_EUSCI_B1_UCB1I2COA0_bit at EUSCI_B1_UCB1I2COA0.B15;
    sbit  UCOAEN_EUSCI_B1_UCB1I2COA0_bit at EUSCI_B1_UCB1I2COA0.B10;
    sbit  I2COA00_EUSCI_B1_UCB1I2COA0_bit at EUSCI_B1_UCB1I2COA0.B0;
    sbit  I2COA01_EUSCI_B1_UCB1I2COA0_bit at EUSCI_B1_UCB1I2COA0.B1;
    sbit  I2COA02_EUSCI_B1_UCB1I2COA0_bit at EUSCI_B1_UCB1I2COA0.B2;
    sbit  I2COA03_EUSCI_B1_UCB1I2COA0_bit at EUSCI_B1_UCB1I2COA0.B3;
    sbit  I2COA04_EUSCI_B1_UCB1I2COA0_bit at EUSCI_B1_UCB1I2COA0.B4;
    sbit  I2COA05_EUSCI_B1_UCB1I2COA0_bit at EUSCI_B1_UCB1I2COA0.B5;
    sbit  I2COA06_EUSCI_B1_UCB1I2COA0_bit at EUSCI_B1_UCB1I2COA0.B6;
    sbit  I2COA07_EUSCI_B1_UCB1I2COA0_bit at EUSCI_B1_UCB1I2COA0.B7;
    sbit  I2COA08_EUSCI_B1_UCB1I2COA0_bit at EUSCI_B1_UCB1I2COA0.B8;
    sbit  I2COA09_EUSCI_B1_UCB1I2COA0_bit at EUSCI_B1_UCB1I2COA0.B9;

sfr unsigned int   volatile EUSCI_B1_UCB1I2COA1  absolute 0x40002416;
    sbit  UCOAEN_EUSCI_B1_UCB1I2COA1_bit at EUSCI_B1_UCB1I2COA1.B10;
    sbit  I2COA10_EUSCI_B1_UCB1I2COA1_bit at EUSCI_B1_UCB1I2COA1.B0;
    sbit  I2COA11_EUSCI_B1_UCB1I2COA1_bit at EUSCI_B1_UCB1I2COA1.B1;
    sbit  I2COA12_EUSCI_B1_UCB1I2COA1_bit at EUSCI_B1_UCB1I2COA1.B2;
    sbit  I2COA13_EUSCI_B1_UCB1I2COA1_bit at EUSCI_B1_UCB1I2COA1.B3;
    sbit  I2COA14_EUSCI_B1_UCB1I2COA1_bit at EUSCI_B1_UCB1I2COA1.B4;
    sbit  I2COA15_EUSCI_B1_UCB1I2COA1_bit at EUSCI_B1_UCB1I2COA1.B5;
    sbit  I2COA16_EUSCI_B1_UCB1I2COA1_bit at EUSCI_B1_UCB1I2COA1.B6;
    sbit  I2COA17_EUSCI_B1_UCB1I2COA1_bit at EUSCI_B1_UCB1I2COA1.B7;
    sbit  I2COA18_EUSCI_B1_UCB1I2COA1_bit at EUSCI_B1_UCB1I2COA1.B8;
    sbit  I2COA19_EUSCI_B1_UCB1I2COA1_bit at EUSCI_B1_UCB1I2COA1.B9;

sfr unsigned int   volatile EUSCI_B1_UCB1I2COA2  absolute 0x40002418;
    sbit  UCOAEN_EUSCI_B1_UCB1I2COA2_bit at EUSCI_B1_UCB1I2COA2.B10;
    sbit  I2COA20_EUSCI_B1_UCB1I2COA2_bit at EUSCI_B1_UCB1I2COA2.B0;
    sbit  I2COA21_EUSCI_B1_UCB1I2COA2_bit at EUSCI_B1_UCB1I2COA2.B1;
    sbit  I2COA22_EUSCI_B1_UCB1I2COA2_bit at EUSCI_B1_UCB1I2COA2.B2;
    sbit  I2COA23_EUSCI_B1_UCB1I2COA2_bit at EUSCI_B1_UCB1I2COA2.B3;
    sbit  I2COA24_EUSCI_B1_UCB1I2COA2_bit at EUSCI_B1_UCB1I2COA2.B4;
    sbit  I2COA25_EUSCI_B1_UCB1I2COA2_bit at EUSCI_B1_UCB1I2COA2.B5;
    sbit  I2COA26_EUSCI_B1_UCB1I2COA2_bit at EUSCI_B1_UCB1I2COA2.B6;
    sbit  I2COA27_EUSCI_B1_UCB1I2COA2_bit at EUSCI_B1_UCB1I2COA2.B7;
    sbit  I2COA28_EUSCI_B1_UCB1I2COA2_bit at EUSCI_B1_UCB1I2COA2.B8;
    sbit  I2COA29_EUSCI_B1_UCB1I2COA2_bit at EUSCI_B1_UCB1I2COA2.B9;

sfr unsigned int   volatile EUSCI_B1_UCB1I2COA3  absolute 0x4000241A;
    sbit  UCOAEN_EUSCI_B1_UCB1I2COA3_bit at EUSCI_B1_UCB1I2COA3.B10;
    sbit  I2COA30_EUSCI_B1_UCB1I2COA3_bit at EUSCI_B1_UCB1I2COA3.B0;
    sbit  I2COA31_EUSCI_B1_UCB1I2COA3_bit at EUSCI_B1_UCB1I2COA3.B1;
    sbit  I2COA32_EUSCI_B1_UCB1I2COA3_bit at EUSCI_B1_UCB1I2COA3.B2;
    sbit  I2COA33_EUSCI_B1_UCB1I2COA3_bit at EUSCI_B1_UCB1I2COA3.B3;
    sbit  I2COA34_EUSCI_B1_UCB1I2COA3_bit at EUSCI_B1_UCB1I2COA3.B4;
    sbit  I2COA35_EUSCI_B1_UCB1I2COA3_bit at EUSCI_B1_UCB1I2COA3.B5;
    sbit  I2COA36_EUSCI_B1_UCB1I2COA3_bit at EUSCI_B1_UCB1I2COA3.B6;
    sbit  I2COA37_EUSCI_B1_UCB1I2COA3_bit at EUSCI_B1_UCB1I2COA3.B7;
    sbit  I2COA38_EUSCI_B1_UCB1I2COA3_bit at EUSCI_B1_UCB1I2COA3.B8;
    sbit  I2COA39_EUSCI_B1_UCB1I2COA3_bit at EUSCI_B1_UCB1I2COA3.B9;

sfr unsigned int   volatile EUSCI_B1_UCB1ADDRX   absolute 0x4000241C;
    sbit  ADDRX0_EUSCI_B1_UCB1ADDRX_bit at EUSCI_B1_UCB1ADDRX.B0;
    sbit  ADDRX1_EUSCI_B1_UCB1ADDRX_bit at EUSCI_B1_UCB1ADDRX.B1;
    sbit  ADDRX2_EUSCI_B1_UCB1ADDRX_bit at EUSCI_B1_UCB1ADDRX.B2;
    sbit  ADDRX3_EUSCI_B1_UCB1ADDRX_bit at EUSCI_B1_UCB1ADDRX.B3;
    sbit  ADDRX4_EUSCI_B1_UCB1ADDRX_bit at EUSCI_B1_UCB1ADDRX.B4;
    sbit  ADDRX5_EUSCI_B1_UCB1ADDRX_bit at EUSCI_B1_UCB1ADDRX.B5;
    sbit  ADDRX6_EUSCI_B1_UCB1ADDRX_bit at EUSCI_B1_UCB1ADDRX.B6;
    sbit  ADDRX7_EUSCI_B1_UCB1ADDRX_bit at EUSCI_B1_UCB1ADDRX.B7;
    sbit  ADDRX8_EUSCI_B1_UCB1ADDRX_bit at EUSCI_B1_UCB1ADDRX.B8;
    sbit  ADDRX9_EUSCI_B1_UCB1ADDRX_bit at EUSCI_B1_UCB1ADDRX.B9;

sfr unsigned int   volatile EUSCI_B1_UCB1ADDMASK absolute 0x4000241E;
    sbit  ADDMASK0_EUSCI_B1_UCB1ADDMASK_bit at EUSCI_B1_UCB1ADDMASK.B0;
    sbit  ADDMASK1_EUSCI_B1_UCB1ADDMASK_bit at EUSCI_B1_UCB1ADDMASK.B1;
    sbit  ADDMASK2_EUSCI_B1_UCB1ADDMASK_bit at EUSCI_B1_UCB1ADDMASK.B2;
    sbit  ADDMASK3_EUSCI_B1_UCB1ADDMASK_bit at EUSCI_B1_UCB1ADDMASK.B3;
    sbit  ADDMASK4_EUSCI_B1_UCB1ADDMASK_bit at EUSCI_B1_UCB1ADDMASK.B4;
    sbit  ADDMASK5_EUSCI_B1_UCB1ADDMASK_bit at EUSCI_B1_UCB1ADDMASK.B5;
    sbit  ADDMASK6_EUSCI_B1_UCB1ADDMASK_bit at EUSCI_B1_UCB1ADDMASK.B6;
    sbit  ADDMASK7_EUSCI_B1_UCB1ADDMASK_bit at EUSCI_B1_UCB1ADDMASK.B7;
    sbit  ADDMASK8_EUSCI_B1_UCB1ADDMASK_bit at EUSCI_B1_UCB1ADDMASK.B8;
    sbit  ADDMASK9_EUSCI_B1_UCB1ADDMASK_bit at EUSCI_B1_UCB1ADDMASK.B9;

sfr unsigned int   volatile EUSCI_B1_UCB1I2CSA   absolute 0x40002420;
    sbit  I2CSA0_EUSCI_B1_UCB1I2CSA_bit at EUSCI_B1_UCB1I2CSA.B0;
    sbit  I2CSA1_EUSCI_B1_UCB1I2CSA_bit at EUSCI_B1_UCB1I2CSA.B1;
    sbit  I2CSA2_EUSCI_B1_UCB1I2CSA_bit at EUSCI_B1_UCB1I2CSA.B2;
    sbit  I2CSA3_EUSCI_B1_UCB1I2CSA_bit at EUSCI_B1_UCB1I2CSA.B3;
    sbit  I2CSA4_EUSCI_B1_UCB1I2CSA_bit at EUSCI_B1_UCB1I2CSA.B4;
    sbit  I2CSA5_EUSCI_B1_UCB1I2CSA_bit at EUSCI_B1_UCB1I2CSA.B5;
    sbit  I2CSA6_EUSCI_B1_UCB1I2CSA_bit at EUSCI_B1_UCB1I2CSA.B6;
    sbit  I2CSA7_EUSCI_B1_UCB1I2CSA_bit at EUSCI_B1_UCB1I2CSA.B7;
    sbit  I2CSA8_EUSCI_B1_UCB1I2CSA_bit at EUSCI_B1_UCB1I2CSA.B8;
    sbit  I2CSA9_EUSCI_B1_UCB1I2CSA_bit at EUSCI_B1_UCB1I2CSA.B9;

sfr unsigned int   volatile EUSCI_B1_UCB1IE      absolute 0x4000242A;
    sbit  UCRXIE0_EUSCI_B1_UCB1IE_bit at EUSCI_B1_UCB1IE.B0;
    sbit  UCTXIE0_EUSCI_B1_UCB1IE_bit at EUSCI_B1_UCB1IE.B1;
    sbit  UCSTTIE_EUSCI_B1_UCB1IE_bit at EUSCI_B1_UCB1IE.B2;
    sbit  UCSTPIE_EUSCI_B1_UCB1IE_bit at EUSCI_B1_UCB1IE.B3;
    sbit  UCALIE_EUSCI_B1_UCB1IE_bit at EUSCI_B1_UCB1IE.B4;
    sbit  UCNACKIE_EUSCI_B1_UCB1IE_bit at EUSCI_B1_UCB1IE.B5;
    sbit  UCBCNTIE_EUSCI_B1_UCB1IE_bit at EUSCI_B1_UCB1IE.B6;
    sbit  UCCLTOIE_EUSCI_B1_UCB1IE_bit at EUSCI_B1_UCB1IE.B7;
    sbit  UCRXIE1_EUSCI_B1_UCB1IE_bit at EUSCI_B1_UCB1IE.B8;
    sbit  UCTXIE1_EUSCI_B1_UCB1IE_bit at EUSCI_B1_UCB1IE.B9;
    sbit  UCRXIE2_EUSCI_B1_UCB1IE_bit at EUSCI_B1_UCB1IE.B10;
    sbit  UCTXIE2_EUSCI_B1_UCB1IE_bit at EUSCI_B1_UCB1IE.B11;
    sbit  UCRXIE3_EUSCI_B1_UCB1IE_bit at EUSCI_B1_UCB1IE.B12;
    sbit  UCTXIE3_EUSCI_B1_UCB1IE_bit at EUSCI_B1_UCB1IE.B13;
    sbit  UCBIT9IE_EUSCI_B1_UCB1IE_bit at EUSCI_B1_UCB1IE.B14;

sfr unsigned int   volatile EUSCI_B1_UCB1IFG     absolute 0x4000242C;
    sbit  UCRXIFG0_EUSCI_B1_UCB1IFG_bit at EUSCI_B1_UCB1IFG.B0;
    sbit  UCTXIFG0_EUSCI_B1_UCB1IFG_bit at EUSCI_B1_UCB1IFG.B1;
    sbit  UCSTTIFG_EUSCI_B1_UCB1IFG_bit at EUSCI_B1_UCB1IFG.B2;
    sbit  UCSTPIFG_EUSCI_B1_UCB1IFG_bit at EUSCI_B1_UCB1IFG.B3;
    sbit  UCALIFG_EUSCI_B1_UCB1IFG_bit at EUSCI_B1_UCB1IFG.B4;
    sbit  UCNACKIFG_EUSCI_B1_UCB1IFG_bit at EUSCI_B1_UCB1IFG.B5;
    sbit  UCBCNTIFG_EUSCI_B1_UCB1IFG_bit at EUSCI_B1_UCB1IFG.B6;
    sbit  UCCLTOIFG_EUSCI_B1_UCB1IFG_bit at EUSCI_B1_UCB1IFG.B7;
    sbit  UCRXIFG1_EUSCI_B1_UCB1IFG_bit at EUSCI_B1_UCB1IFG.B8;
    sbit  UCTXIFG1_EUSCI_B1_UCB1IFG_bit at EUSCI_B1_UCB1IFG.B9;
    sbit  UCRXIFG2_EUSCI_B1_UCB1IFG_bit at EUSCI_B1_UCB1IFG.B10;
    sbit  UCTXIFG2_EUSCI_B1_UCB1IFG_bit at EUSCI_B1_UCB1IFG.B11;
    sbit  UCRXIFG3_EUSCI_B1_UCB1IFG_bit at EUSCI_B1_UCB1IFG.B12;
    sbit  UCTXIFG3_EUSCI_B1_UCB1IFG_bit at EUSCI_B1_UCB1IFG.B13;
    sbit  UCBIT9IFG_EUSCI_B1_UCB1IFG_bit at EUSCI_B1_UCB1IFG.B14;

sfr unsigned int   volatile EUSCI_B1_UCB1IV      absolute 0x4000242E;
sfr unsigned int   volatile EUSCI_B2_UCB2CTLW0   absolute 0x40002800;
    sbit  UCSWRST_EUSCI_B2_UCB2CTLW0_bit at EUSCI_B2_UCB2CTLW0.B0;
    sbit  UCTXSTT_EUSCI_B2_UCB2CTLW0_bit at EUSCI_B2_UCB2CTLW0.B1;
    sbit  UCTXSTP_EUSCI_B2_UCB2CTLW0_bit at EUSCI_B2_UCB2CTLW0.B2;
    sbit  UCTXNACK_EUSCI_B2_UCB2CTLW0_bit at EUSCI_B2_UCB2CTLW0.B3;
    sbit  UCTR_EUSCI_B2_UCB2CTLW0_bit at EUSCI_B2_UCB2CTLW0.B4;
    sbit  UCTXACK_EUSCI_B2_UCB2CTLW0_bit at EUSCI_B2_UCB2CTLW0.B5;
    sbit  UCSSEL0_EUSCI_B2_UCB2CTLW0_bit at EUSCI_B2_UCB2CTLW0.B6;
    sbit  UCSSEL1_EUSCI_B2_UCB2CTLW0_bit at EUSCI_B2_UCB2CTLW0.B7;
    sbit  UCSYNC_EUSCI_B2_UCB2CTLW0_bit at EUSCI_B2_UCB2CTLW0.B8;
    sbit  UCMODE0_EUSCI_B2_UCB2CTLW0_bit at EUSCI_B2_UCB2CTLW0.B9;
    sbit  UCMODE1_EUSCI_B2_UCB2CTLW0_bit at EUSCI_B2_UCB2CTLW0.B10;
    sbit  UCMST_EUSCI_B2_UCB2CTLW0_bit at EUSCI_B2_UCB2CTLW0.B11;
    sbit  UCMM_EUSCI_B2_UCB2CTLW0_bit at EUSCI_B2_UCB2CTLW0.B13;
    sbit  UCSLA10_EUSCI_B2_UCB2CTLW0_bit at EUSCI_B2_UCB2CTLW0.B14;
    sbit  UCA10_EUSCI_B2_UCB2CTLW0_bit at EUSCI_B2_UCB2CTLW0.B15;

sfr unsigned int   volatile EUSCI_B2_UCB2CTLW1   absolute 0x40002802;
    sbit  UCETXINT_EUSCI_B2_UCB2CTLW1_bit at EUSCI_B2_UCB2CTLW1.B8;
    sbit  UCCLTO0_EUSCI_B2_UCB2CTLW1_bit at EUSCI_B2_UCB2CTLW1.B6;
    sbit  UCCLTO1_EUSCI_B2_UCB2CTLW1_bit at EUSCI_B2_UCB2CTLW1.B7;
    sbit  UCSTPNACK_EUSCI_B2_UCB2CTLW1_bit at EUSCI_B2_UCB2CTLW1.B5;
    sbit  UCSWACK_EUSCI_B2_UCB2CTLW1_bit at EUSCI_B2_UCB2CTLW1.B4;
    sbit  UCASTP0_EUSCI_B2_UCB2CTLW1_bit at EUSCI_B2_UCB2CTLW1.B2;
    sbit  UCASTP1_EUSCI_B2_UCB2CTLW1_bit at EUSCI_B2_UCB2CTLW1.B3;
    sbit  UCGLIT0_EUSCI_B2_UCB2CTLW1_bit at EUSCI_B2_UCB2CTLW1.B0;
    sbit  UCGLIT1_EUSCI_B2_UCB2CTLW1_bit at EUSCI_B2_UCB2CTLW1.B1;

sfr unsigned int   volatile EUSCI_B2_UCB2BRW     absolute 0x40002806;
sfr unsigned int   volatile EUSCI_B2_UCB2STATW   absolute 0x40002808;
    sbit  UCBBUSY_EUSCI_B2_UCB2STATW_bit at EUSCI_B2_UCB2STATW.B4;
    sbit  UCGC_EUSCI_B2_UCB2STATW_bit at EUSCI_B2_UCB2STATW.B5;
    sbit  UCSCLLOW_EUSCI_B2_UCB2STATW_bit at EUSCI_B2_UCB2STATW.B6;
    sbit  UCBCNT0_EUSCI_B2_UCB2STATW_bit at EUSCI_B2_UCB2STATW.B8;
    sbit  UCBCNT1_EUSCI_B2_UCB2STATW_bit at EUSCI_B2_UCB2STATW.B9;
    sbit  UCBCNT2_EUSCI_B2_UCB2STATW_bit at EUSCI_B2_UCB2STATW.B10;
    sbit  UCBCNT3_EUSCI_B2_UCB2STATW_bit at EUSCI_B2_UCB2STATW.B11;
    sbit  UCBCNT4_EUSCI_B2_UCB2STATW_bit at EUSCI_B2_UCB2STATW.B12;
    sbit  UCBCNT5_EUSCI_B2_UCB2STATW_bit at EUSCI_B2_UCB2STATW.B13;
    sbit  UCBCNT6_EUSCI_B2_UCB2STATW_bit at EUSCI_B2_UCB2STATW.B14;
    sbit  UCBCNT7_EUSCI_B2_UCB2STATW_bit at EUSCI_B2_UCB2STATW.B15;

sfr unsigned int   volatile EUSCI_B2_UCB2TBCNT   absolute 0x4000280A;
    sbit  UCTBCNT0_EUSCI_B2_UCB2TBCNT_bit at EUSCI_B2_UCB2TBCNT.B0;
    sbit  UCTBCNT1_EUSCI_B2_UCB2TBCNT_bit at EUSCI_B2_UCB2TBCNT.B1;
    sbit  UCTBCNT2_EUSCI_B2_UCB2TBCNT_bit at EUSCI_B2_UCB2TBCNT.B2;
    sbit  UCTBCNT3_EUSCI_B2_UCB2TBCNT_bit at EUSCI_B2_UCB2TBCNT.B3;
    sbit  UCTBCNT4_EUSCI_B2_UCB2TBCNT_bit at EUSCI_B2_UCB2TBCNT.B4;
    sbit  UCTBCNT5_EUSCI_B2_UCB2TBCNT_bit at EUSCI_B2_UCB2TBCNT.B5;
    sbit  UCTBCNT6_EUSCI_B2_UCB2TBCNT_bit at EUSCI_B2_UCB2TBCNT.B6;
    sbit  UCTBCNT7_EUSCI_B2_UCB2TBCNT_bit at EUSCI_B2_UCB2TBCNT.B7;

sfr unsigned int   volatile EUSCI_B2_UCB2RXBUF   absolute 0x4000280C;
    sbit  UCRXBUF0_EUSCI_B2_UCB2RXBUF_bit at EUSCI_B2_UCB2RXBUF.B0;
    sbit  UCRXBUF1_EUSCI_B2_UCB2RXBUF_bit at EUSCI_B2_UCB2RXBUF.B1;
    sbit  UCRXBUF2_EUSCI_B2_UCB2RXBUF_bit at EUSCI_B2_UCB2RXBUF.B2;
    sbit  UCRXBUF3_EUSCI_B2_UCB2RXBUF_bit at EUSCI_B2_UCB2RXBUF.B3;
    sbit  UCRXBUF4_EUSCI_B2_UCB2RXBUF_bit at EUSCI_B2_UCB2RXBUF.B4;
    sbit  UCRXBUF5_EUSCI_B2_UCB2RXBUF_bit at EUSCI_B2_UCB2RXBUF.B5;
    sbit  UCRXBUF6_EUSCI_B2_UCB2RXBUF_bit at EUSCI_B2_UCB2RXBUF.B6;
    sbit  UCRXBUF7_EUSCI_B2_UCB2RXBUF_bit at EUSCI_B2_UCB2RXBUF.B7;

sfr unsigned int   volatile EUSCI_B2_UCB2TXBUF   absolute 0x4000280E;
    sbit  UCTXBUF0_EUSCI_B2_UCB2TXBUF_bit at EUSCI_B2_UCB2TXBUF.B0;
    sbit  UCTXBUF1_EUSCI_B2_UCB2TXBUF_bit at EUSCI_B2_UCB2TXBUF.B1;
    sbit  UCTXBUF2_EUSCI_B2_UCB2TXBUF_bit at EUSCI_B2_UCB2TXBUF.B2;
    sbit  UCTXBUF3_EUSCI_B2_UCB2TXBUF_bit at EUSCI_B2_UCB2TXBUF.B3;
    sbit  UCTXBUF4_EUSCI_B2_UCB2TXBUF_bit at EUSCI_B2_UCB2TXBUF.B4;
    sbit  UCTXBUF5_EUSCI_B2_UCB2TXBUF_bit at EUSCI_B2_UCB2TXBUF.B5;
    sbit  UCTXBUF6_EUSCI_B2_UCB2TXBUF_bit at EUSCI_B2_UCB2TXBUF.B6;
    sbit  UCTXBUF7_EUSCI_B2_UCB2TXBUF_bit at EUSCI_B2_UCB2TXBUF.B7;

sfr unsigned int   volatile EUSCI_B2_UCB2I2COA0  absolute 0x40002814;
    sbit  UCGCEN_EUSCI_B2_UCB2I2COA0_bit at EUSCI_B2_UCB2I2COA0.B15;
    sbit  UCOAEN_EUSCI_B2_UCB2I2COA0_bit at EUSCI_B2_UCB2I2COA0.B10;
    sbit  I2COA00_EUSCI_B2_UCB2I2COA0_bit at EUSCI_B2_UCB2I2COA0.B0;
    sbit  I2COA01_EUSCI_B2_UCB2I2COA0_bit at EUSCI_B2_UCB2I2COA0.B1;
    sbit  I2COA02_EUSCI_B2_UCB2I2COA0_bit at EUSCI_B2_UCB2I2COA0.B2;
    sbit  I2COA03_EUSCI_B2_UCB2I2COA0_bit at EUSCI_B2_UCB2I2COA0.B3;
    sbit  I2COA04_EUSCI_B2_UCB2I2COA0_bit at EUSCI_B2_UCB2I2COA0.B4;
    sbit  I2COA05_EUSCI_B2_UCB2I2COA0_bit at EUSCI_B2_UCB2I2COA0.B5;
    sbit  I2COA06_EUSCI_B2_UCB2I2COA0_bit at EUSCI_B2_UCB2I2COA0.B6;
    sbit  I2COA07_EUSCI_B2_UCB2I2COA0_bit at EUSCI_B2_UCB2I2COA0.B7;
    sbit  I2COA08_EUSCI_B2_UCB2I2COA0_bit at EUSCI_B2_UCB2I2COA0.B8;
    sbit  I2COA09_EUSCI_B2_UCB2I2COA0_bit at EUSCI_B2_UCB2I2COA0.B9;

sfr unsigned int   volatile EUSCI_B2_UCB2I2COA1  absolute 0x40002816;
    sbit  UCOAEN_EUSCI_B2_UCB2I2COA1_bit at EUSCI_B2_UCB2I2COA1.B10;
    sbit  I2COA10_EUSCI_B2_UCB2I2COA1_bit at EUSCI_B2_UCB2I2COA1.B0;
    sbit  I2COA11_EUSCI_B2_UCB2I2COA1_bit at EUSCI_B2_UCB2I2COA1.B1;
    sbit  I2COA12_EUSCI_B2_UCB2I2COA1_bit at EUSCI_B2_UCB2I2COA1.B2;
    sbit  I2COA13_EUSCI_B2_UCB2I2COA1_bit at EUSCI_B2_UCB2I2COA1.B3;
    sbit  I2COA14_EUSCI_B2_UCB2I2COA1_bit at EUSCI_B2_UCB2I2COA1.B4;
    sbit  I2COA15_EUSCI_B2_UCB2I2COA1_bit at EUSCI_B2_UCB2I2COA1.B5;
    sbit  I2COA16_EUSCI_B2_UCB2I2COA1_bit at EUSCI_B2_UCB2I2COA1.B6;
    sbit  I2COA17_EUSCI_B2_UCB2I2COA1_bit at EUSCI_B2_UCB2I2COA1.B7;
    sbit  I2COA18_EUSCI_B2_UCB2I2COA1_bit at EUSCI_B2_UCB2I2COA1.B8;
    sbit  I2COA19_EUSCI_B2_UCB2I2COA1_bit at EUSCI_B2_UCB2I2COA1.B9;

sfr unsigned int   volatile EUSCI_B2_UCB2I2COA2  absolute 0x40002818;
    sbit  UCOAEN_EUSCI_B2_UCB2I2COA2_bit at EUSCI_B2_UCB2I2COA2.B10;
    sbit  I2COA20_EUSCI_B2_UCB2I2COA2_bit at EUSCI_B2_UCB2I2COA2.B0;
    sbit  I2COA21_EUSCI_B2_UCB2I2COA2_bit at EUSCI_B2_UCB2I2COA2.B1;
    sbit  I2COA22_EUSCI_B2_UCB2I2COA2_bit at EUSCI_B2_UCB2I2COA2.B2;
    sbit  I2COA23_EUSCI_B2_UCB2I2COA2_bit at EUSCI_B2_UCB2I2COA2.B3;
    sbit  I2COA24_EUSCI_B2_UCB2I2COA2_bit at EUSCI_B2_UCB2I2COA2.B4;
    sbit  I2COA25_EUSCI_B2_UCB2I2COA2_bit at EUSCI_B2_UCB2I2COA2.B5;
    sbit  I2COA26_EUSCI_B2_UCB2I2COA2_bit at EUSCI_B2_UCB2I2COA2.B6;
    sbit  I2COA27_EUSCI_B2_UCB2I2COA2_bit at EUSCI_B2_UCB2I2COA2.B7;
    sbit  I2COA28_EUSCI_B2_UCB2I2COA2_bit at EUSCI_B2_UCB2I2COA2.B8;
    sbit  I2COA29_EUSCI_B2_UCB2I2COA2_bit at EUSCI_B2_UCB2I2COA2.B9;

sfr unsigned int   volatile EUSCI_B2_UCB2I2COA3  absolute 0x4000281A;
    sbit  UCOAEN_EUSCI_B2_UCB2I2COA3_bit at EUSCI_B2_UCB2I2COA3.B10;
    sbit  I2COA30_EUSCI_B2_UCB2I2COA3_bit at EUSCI_B2_UCB2I2COA3.B0;
    sbit  I2COA31_EUSCI_B2_UCB2I2COA3_bit at EUSCI_B2_UCB2I2COA3.B1;
    sbit  I2COA32_EUSCI_B2_UCB2I2COA3_bit at EUSCI_B2_UCB2I2COA3.B2;
    sbit  I2COA33_EUSCI_B2_UCB2I2COA3_bit at EUSCI_B2_UCB2I2COA3.B3;
    sbit  I2COA34_EUSCI_B2_UCB2I2COA3_bit at EUSCI_B2_UCB2I2COA3.B4;
    sbit  I2COA35_EUSCI_B2_UCB2I2COA3_bit at EUSCI_B2_UCB2I2COA3.B5;
    sbit  I2COA36_EUSCI_B2_UCB2I2COA3_bit at EUSCI_B2_UCB2I2COA3.B6;
    sbit  I2COA37_EUSCI_B2_UCB2I2COA3_bit at EUSCI_B2_UCB2I2COA3.B7;
    sbit  I2COA38_EUSCI_B2_UCB2I2COA3_bit at EUSCI_B2_UCB2I2COA3.B8;
    sbit  I2COA39_EUSCI_B2_UCB2I2COA3_bit at EUSCI_B2_UCB2I2COA3.B9;

sfr unsigned int   volatile EUSCI_B2_UCB2ADDRX   absolute 0x4000281C;
    sbit  ADDRX0_EUSCI_B2_UCB2ADDRX_bit at EUSCI_B2_UCB2ADDRX.B0;
    sbit  ADDRX1_EUSCI_B2_UCB2ADDRX_bit at EUSCI_B2_UCB2ADDRX.B1;
    sbit  ADDRX2_EUSCI_B2_UCB2ADDRX_bit at EUSCI_B2_UCB2ADDRX.B2;
    sbit  ADDRX3_EUSCI_B2_UCB2ADDRX_bit at EUSCI_B2_UCB2ADDRX.B3;
    sbit  ADDRX4_EUSCI_B2_UCB2ADDRX_bit at EUSCI_B2_UCB2ADDRX.B4;
    sbit  ADDRX5_EUSCI_B2_UCB2ADDRX_bit at EUSCI_B2_UCB2ADDRX.B5;
    sbit  ADDRX6_EUSCI_B2_UCB2ADDRX_bit at EUSCI_B2_UCB2ADDRX.B6;
    sbit  ADDRX7_EUSCI_B2_UCB2ADDRX_bit at EUSCI_B2_UCB2ADDRX.B7;
    sbit  ADDRX8_EUSCI_B2_UCB2ADDRX_bit at EUSCI_B2_UCB2ADDRX.B8;
    sbit  ADDRX9_EUSCI_B2_UCB2ADDRX_bit at EUSCI_B2_UCB2ADDRX.B9;

sfr unsigned int   volatile EUSCI_B2_UCB2ADDMASK absolute 0x4000281E;
    sbit  ADDMASK0_EUSCI_B2_UCB2ADDMASK_bit at EUSCI_B2_UCB2ADDMASK.B0;
    sbit  ADDMASK1_EUSCI_B2_UCB2ADDMASK_bit at EUSCI_B2_UCB2ADDMASK.B1;
    sbit  ADDMASK2_EUSCI_B2_UCB2ADDMASK_bit at EUSCI_B2_UCB2ADDMASK.B2;
    sbit  ADDMASK3_EUSCI_B2_UCB2ADDMASK_bit at EUSCI_B2_UCB2ADDMASK.B3;
    sbit  ADDMASK4_EUSCI_B2_UCB2ADDMASK_bit at EUSCI_B2_UCB2ADDMASK.B4;
    sbit  ADDMASK5_EUSCI_B2_UCB2ADDMASK_bit at EUSCI_B2_UCB2ADDMASK.B5;
    sbit  ADDMASK6_EUSCI_B2_UCB2ADDMASK_bit at EUSCI_B2_UCB2ADDMASK.B6;
    sbit  ADDMASK7_EUSCI_B2_UCB2ADDMASK_bit at EUSCI_B2_UCB2ADDMASK.B7;
    sbit  ADDMASK8_EUSCI_B2_UCB2ADDMASK_bit at EUSCI_B2_UCB2ADDMASK.B8;
    sbit  ADDMASK9_EUSCI_B2_UCB2ADDMASK_bit at EUSCI_B2_UCB2ADDMASK.B9;

sfr unsigned int   volatile EUSCI_B2_UCB2I2CSA   absolute 0x40002820;
    sbit  I2CSA0_EUSCI_B2_UCB2I2CSA_bit at EUSCI_B2_UCB2I2CSA.B0;
    sbit  I2CSA1_EUSCI_B2_UCB2I2CSA_bit at EUSCI_B2_UCB2I2CSA.B1;
    sbit  I2CSA2_EUSCI_B2_UCB2I2CSA_bit at EUSCI_B2_UCB2I2CSA.B2;
    sbit  I2CSA3_EUSCI_B2_UCB2I2CSA_bit at EUSCI_B2_UCB2I2CSA.B3;
    sbit  I2CSA4_EUSCI_B2_UCB2I2CSA_bit at EUSCI_B2_UCB2I2CSA.B4;
    sbit  I2CSA5_EUSCI_B2_UCB2I2CSA_bit at EUSCI_B2_UCB2I2CSA.B5;
    sbit  I2CSA6_EUSCI_B2_UCB2I2CSA_bit at EUSCI_B2_UCB2I2CSA.B6;
    sbit  I2CSA7_EUSCI_B2_UCB2I2CSA_bit at EUSCI_B2_UCB2I2CSA.B7;
    sbit  I2CSA8_EUSCI_B2_UCB2I2CSA_bit at EUSCI_B2_UCB2I2CSA.B8;
    sbit  I2CSA9_EUSCI_B2_UCB2I2CSA_bit at EUSCI_B2_UCB2I2CSA.B9;

sfr unsigned int   volatile EUSCI_B2_UCB2IE      absolute 0x4000282A;
    sbit  UCRXIE0_EUSCI_B2_UCB2IE_bit at EUSCI_B2_UCB2IE.B0;
    sbit  UCTXIE0_EUSCI_B2_UCB2IE_bit at EUSCI_B2_UCB2IE.B1;
    sbit  UCSTTIE_EUSCI_B2_UCB2IE_bit at EUSCI_B2_UCB2IE.B2;
    sbit  UCSTPIE_EUSCI_B2_UCB2IE_bit at EUSCI_B2_UCB2IE.B3;
    sbit  UCALIE_EUSCI_B2_UCB2IE_bit at EUSCI_B2_UCB2IE.B4;
    sbit  UCNACKIE_EUSCI_B2_UCB2IE_bit at EUSCI_B2_UCB2IE.B5;
    sbit  UCBCNTIE_EUSCI_B2_UCB2IE_bit at EUSCI_B2_UCB2IE.B6;
    sbit  UCCLTOIE_EUSCI_B2_UCB2IE_bit at EUSCI_B2_UCB2IE.B7;
    sbit  UCRXIE1_EUSCI_B2_UCB2IE_bit at EUSCI_B2_UCB2IE.B8;
    sbit  UCTXIE1_EUSCI_B2_UCB2IE_bit at EUSCI_B2_UCB2IE.B9;
    sbit  UCRXIE2_EUSCI_B2_UCB2IE_bit at EUSCI_B2_UCB2IE.B10;
    sbit  UCTXIE2_EUSCI_B2_UCB2IE_bit at EUSCI_B2_UCB2IE.B11;
    sbit  UCRXIE3_EUSCI_B2_UCB2IE_bit at EUSCI_B2_UCB2IE.B12;
    sbit  UCTXIE3_EUSCI_B2_UCB2IE_bit at EUSCI_B2_UCB2IE.B13;
    sbit  UCBIT9IE_EUSCI_B2_UCB2IE_bit at EUSCI_B2_UCB2IE.B14;

sfr unsigned int   volatile EUSCI_B2_UCB2IFG     absolute 0x4000282C;
    sbit  UCRXIFG0_EUSCI_B2_UCB2IFG_bit at EUSCI_B2_UCB2IFG.B0;
    sbit  UCTXIFG0_EUSCI_B2_UCB2IFG_bit at EUSCI_B2_UCB2IFG.B1;
    sbit  UCSTTIFG_EUSCI_B2_UCB2IFG_bit at EUSCI_B2_UCB2IFG.B2;
    sbit  UCSTPIFG_EUSCI_B2_UCB2IFG_bit at EUSCI_B2_UCB2IFG.B3;
    sbit  UCALIFG_EUSCI_B2_UCB2IFG_bit at EUSCI_B2_UCB2IFG.B4;
    sbit  UCNACKIFG_EUSCI_B2_UCB2IFG_bit at EUSCI_B2_UCB2IFG.B5;
    sbit  UCBCNTIFG_EUSCI_B2_UCB2IFG_bit at EUSCI_B2_UCB2IFG.B6;
    sbit  UCCLTOIFG_EUSCI_B2_UCB2IFG_bit at EUSCI_B2_UCB2IFG.B7;
    sbit  UCRXIFG1_EUSCI_B2_UCB2IFG_bit at EUSCI_B2_UCB2IFG.B8;
    sbit  UCTXIFG1_EUSCI_B2_UCB2IFG_bit at EUSCI_B2_UCB2IFG.B9;
    sbit  UCRXIFG2_EUSCI_B2_UCB2IFG_bit at EUSCI_B2_UCB2IFG.B10;
    sbit  UCTXIFG2_EUSCI_B2_UCB2IFG_bit at EUSCI_B2_UCB2IFG.B11;
    sbit  UCRXIFG3_EUSCI_B2_UCB2IFG_bit at EUSCI_B2_UCB2IFG.B12;
    sbit  UCTXIFG3_EUSCI_B2_UCB2IFG_bit at EUSCI_B2_UCB2IFG.B13;
    sbit  UCBIT9IFG_EUSCI_B2_UCB2IFG_bit at EUSCI_B2_UCB2IFG.B14;

sfr unsigned int   volatile EUSCI_B2_UCB2IV      absolute 0x4000282E;
sfr unsigned int   volatile EUSCI_B3_UCB3CTLW0   absolute 0x40002C00;
    sbit  UCSWRST_EUSCI_B3_UCB3CTLW0_bit at EUSCI_B3_UCB3CTLW0.B0;
    sbit  UCTXSTT_EUSCI_B3_UCB3CTLW0_bit at EUSCI_B3_UCB3CTLW0.B1;
    sbit  UCTXSTP_EUSCI_B3_UCB3CTLW0_bit at EUSCI_B3_UCB3CTLW0.B2;
    sbit  UCTXNACK_EUSCI_B3_UCB3CTLW0_bit at EUSCI_B3_UCB3CTLW0.B3;
    sbit  UCTR_EUSCI_B3_UCB3CTLW0_bit at EUSCI_B3_UCB3CTLW0.B4;
    sbit  UCTXACK_EUSCI_B3_UCB3CTLW0_bit at EUSCI_B3_UCB3CTLW0.B5;
    sbit  UCSSEL0_EUSCI_B3_UCB3CTLW0_bit at EUSCI_B3_UCB3CTLW0.B6;
    sbit  UCSSEL1_EUSCI_B3_UCB3CTLW0_bit at EUSCI_B3_UCB3CTLW0.B7;
    sbit  UCSYNC_EUSCI_B3_UCB3CTLW0_bit at EUSCI_B3_UCB3CTLW0.B8;
    sbit  UCMODE0_EUSCI_B3_UCB3CTLW0_bit at EUSCI_B3_UCB3CTLW0.B9;
    sbit  UCMODE1_EUSCI_B3_UCB3CTLW0_bit at EUSCI_B3_UCB3CTLW0.B10;
    sbit  UCMST_EUSCI_B3_UCB3CTLW0_bit at EUSCI_B3_UCB3CTLW0.B11;
    sbit  UCMM_EUSCI_B3_UCB3CTLW0_bit at EUSCI_B3_UCB3CTLW0.B13;
    sbit  UCSLA10_EUSCI_B3_UCB3CTLW0_bit at EUSCI_B3_UCB3CTLW0.B14;
    sbit  UCA10_EUSCI_B3_UCB3CTLW0_bit at EUSCI_B3_UCB3CTLW0.B15;

sfr unsigned int   volatile EUSCI_B3_UCB3CTLW1   absolute 0x40002C02;
    sbit  UCETXINT_EUSCI_B3_UCB3CTLW1_bit at EUSCI_B3_UCB3CTLW1.B8;
    sbit  UCCLTO0_EUSCI_B3_UCB3CTLW1_bit at EUSCI_B3_UCB3CTLW1.B6;
    sbit  UCCLTO1_EUSCI_B3_UCB3CTLW1_bit at EUSCI_B3_UCB3CTLW1.B7;
    sbit  UCSTPNACK_EUSCI_B3_UCB3CTLW1_bit at EUSCI_B3_UCB3CTLW1.B5;
    sbit  UCSWACK_EUSCI_B3_UCB3CTLW1_bit at EUSCI_B3_UCB3CTLW1.B4;
    sbit  UCASTP0_EUSCI_B3_UCB3CTLW1_bit at EUSCI_B3_UCB3CTLW1.B2;
    sbit  UCASTP1_EUSCI_B3_UCB3CTLW1_bit at EUSCI_B3_UCB3CTLW1.B3;
    sbit  UCGLIT0_EUSCI_B3_UCB3CTLW1_bit at EUSCI_B3_UCB3CTLW1.B0;
    sbit  UCGLIT1_EUSCI_B3_UCB3CTLW1_bit at EUSCI_B3_UCB3CTLW1.B1;

sfr unsigned int   volatile EUSCI_B3_UCB3BRW     absolute 0x40002C06;
sfr unsigned int   volatile EUSCI_B3_UCB3STATW   absolute 0x40002C08;
    sbit  UCBBUSY_EUSCI_B3_UCB3STATW_bit at EUSCI_B3_UCB3STATW.B4;
    sbit  UCGC_EUSCI_B3_UCB3STATW_bit at EUSCI_B3_UCB3STATW.B5;
    sbit  UCSCLLOW_EUSCI_B3_UCB3STATW_bit at EUSCI_B3_UCB3STATW.B6;
    sbit  UCBCNT0_EUSCI_B3_UCB3STATW_bit at EUSCI_B3_UCB3STATW.B8;
    sbit  UCBCNT1_EUSCI_B3_UCB3STATW_bit at EUSCI_B3_UCB3STATW.B9;
    sbit  UCBCNT2_EUSCI_B3_UCB3STATW_bit at EUSCI_B3_UCB3STATW.B10;
    sbit  UCBCNT3_EUSCI_B3_UCB3STATW_bit at EUSCI_B3_UCB3STATW.B11;
    sbit  UCBCNT4_EUSCI_B3_UCB3STATW_bit at EUSCI_B3_UCB3STATW.B12;
    sbit  UCBCNT5_EUSCI_B3_UCB3STATW_bit at EUSCI_B3_UCB3STATW.B13;
    sbit  UCBCNT6_EUSCI_B3_UCB3STATW_bit at EUSCI_B3_UCB3STATW.B14;
    sbit  UCBCNT7_EUSCI_B3_UCB3STATW_bit at EUSCI_B3_UCB3STATW.B15;

sfr unsigned int   volatile EUSCI_B3_UCB3TBCNT   absolute 0x40002C0A;
    sbit  UCTBCNT0_EUSCI_B3_UCB3TBCNT_bit at EUSCI_B3_UCB3TBCNT.B0;
    sbit  UCTBCNT1_EUSCI_B3_UCB3TBCNT_bit at EUSCI_B3_UCB3TBCNT.B1;
    sbit  UCTBCNT2_EUSCI_B3_UCB3TBCNT_bit at EUSCI_B3_UCB3TBCNT.B2;
    sbit  UCTBCNT3_EUSCI_B3_UCB3TBCNT_bit at EUSCI_B3_UCB3TBCNT.B3;
    sbit  UCTBCNT4_EUSCI_B3_UCB3TBCNT_bit at EUSCI_B3_UCB3TBCNT.B4;
    sbit  UCTBCNT5_EUSCI_B3_UCB3TBCNT_bit at EUSCI_B3_UCB3TBCNT.B5;
    sbit  UCTBCNT6_EUSCI_B3_UCB3TBCNT_bit at EUSCI_B3_UCB3TBCNT.B6;
    sbit  UCTBCNT7_EUSCI_B3_UCB3TBCNT_bit at EUSCI_B3_UCB3TBCNT.B7;

sfr unsigned int   volatile EUSCI_B3_UCB3RXBUF   absolute 0x40002C0C;
    sbit  UCRXBUF0_EUSCI_B3_UCB3RXBUF_bit at EUSCI_B3_UCB3RXBUF.B0;
    sbit  UCRXBUF1_EUSCI_B3_UCB3RXBUF_bit at EUSCI_B3_UCB3RXBUF.B1;
    sbit  UCRXBUF2_EUSCI_B3_UCB3RXBUF_bit at EUSCI_B3_UCB3RXBUF.B2;
    sbit  UCRXBUF3_EUSCI_B3_UCB3RXBUF_bit at EUSCI_B3_UCB3RXBUF.B3;
    sbit  UCRXBUF4_EUSCI_B3_UCB3RXBUF_bit at EUSCI_B3_UCB3RXBUF.B4;
    sbit  UCRXBUF5_EUSCI_B3_UCB3RXBUF_bit at EUSCI_B3_UCB3RXBUF.B5;
    sbit  UCRXBUF6_EUSCI_B3_UCB3RXBUF_bit at EUSCI_B3_UCB3RXBUF.B6;
    sbit  UCRXBUF7_EUSCI_B3_UCB3RXBUF_bit at EUSCI_B3_UCB3RXBUF.B7;

sfr unsigned int   volatile EUSCI_B3_UCB3TXBUF   absolute 0x40002C0E;
    sbit  UCTXBUF0_EUSCI_B3_UCB3TXBUF_bit at EUSCI_B3_UCB3TXBUF.B0;
    sbit  UCTXBUF1_EUSCI_B3_UCB3TXBUF_bit at EUSCI_B3_UCB3TXBUF.B1;
    sbit  UCTXBUF2_EUSCI_B3_UCB3TXBUF_bit at EUSCI_B3_UCB3TXBUF.B2;
    sbit  UCTXBUF3_EUSCI_B3_UCB3TXBUF_bit at EUSCI_B3_UCB3TXBUF.B3;
    sbit  UCTXBUF4_EUSCI_B3_UCB3TXBUF_bit at EUSCI_B3_UCB3TXBUF.B4;
    sbit  UCTXBUF5_EUSCI_B3_UCB3TXBUF_bit at EUSCI_B3_UCB3TXBUF.B5;
    sbit  UCTXBUF6_EUSCI_B3_UCB3TXBUF_bit at EUSCI_B3_UCB3TXBUF.B6;
    sbit  UCTXBUF7_EUSCI_B3_UCB3TXBUF_bit at EUSCI_B3_UCB3TXBUF.B7;

sfr unsigned int   volatile EUSCI_B3_UCB3I2COA0  absolute 0x40002C14;
    sbit  UCGCEN_EUSCI_B3_UCB3I2COA0_bit at EUSCI_B3_UCB3I2COA0.B15;
    sbit  UCOAEN_EUSCI_B3_UCB3I2COA0_bit at EUSCI_B3_UCB3I2COA0.B10;
    sbit  I2COA00_EUSCI_B3_UCB3I2COA0_bit at EUSCI_B3_UCB3I2COA0.B0;
    sbit  I2COA01_EUSCI_B3_UCB3I2COA0_bit at EUSCI_B3_UCB3I2COA0.B1;
    sbit  I2COA02_EUSCI_B3_UCB3I2COA0_bit at EUSCI_B3_UCB3I2COA0.B2;
    sbit  I2COA03_EUSCI_B3_UCB3I2COA0_bit at EUSCI_B3_UCB3I2COA0.B3;
    sbit  I2COA04_EUSCI_B3_UCB3I2COA0_bit at EUSCI_B3_UCB3I2COA0.B4;
    sbit  I2COA05_EUSCI_B3_UCB3I2COA0_bit at EUSCI_B3_UCB3I2COA0.B5;
    sbit  I2COA06_EUSCI_B3_UCB3I2COA0_bit at EUSCI_B3_UCB3I2COA0.B6;
    sbit  I2COA07_EUSCI_B3_UCB3I2COA0_bit at EUSCI_B3_UCB3I2COA0.B7;
    sbit  I2COA08_EUSCI_B3_UCB3I2COA0_bit at EUSCI_B3_UCB3I2COA0.B8;
    sbit  I2COA09_EUSCI_B3_UCB3I2COA0_bit at EUSCI_B3_UCB3I2COA0.B9;

sfr unsigned int   volatile EUSCI_B3_UCB3I2COA1  absolute 0x40002C16;
    sbit  UCOAEN_EUSCI_B3_UCB3I2COA1_bit at EUSCI_B3_UCB3I2COA1.B10;
    sbit  I2COA10_EUSCI_B3_UCB3I2COA1_bit at EUSCI_B3_UCB3I2COA1.B0;
    sbit  I2COA11_EUSCI_B3_UCB3I2COA1_bit at EUSCI_B3_UCB3I2COA1.B1;
    sbit  I2COA12_EUSCI_B3_UCB3I2COA1_bit at EUSCI_B3_UCB3I2COA1.B2;
    sbit  I2COA13_EUSCI_B3_UCB3I2COA1_bit at EUSCI_B3_UCB3I2COA1.B3;
    sbit  I2COA14_EUSCI_B3_UCB3I2COA1_bit at EUSCI_B3_UCB3I2COA1.B4;
    sbit  I2COA15_EUSCI_B3_UCB3I2COA1_bit at EUSCI_B3_UCB3I2COA1.B5;
    sbit  I2COA16_EUSCI_B3_UCB3I2COA1_bit at EUSCI_B3_UCB3I2COA1.B6;
    sbit  I2COA17_EUSCI_B3_UCB3I2COA1_bit at EUSCI_B3_UCB3I2COA1.B7;
    sbit  I2COA18_EUSCI_B3_UCB3I2COA1_bit at EUSCI_B3_UCB3I2COA1.B8;
    sbit  I2COA19_EUSCI_B3_UCB3I2COA1_bit at EUSCI_B3_UCB3I2COA1.B9;

sfr unsigned int   volatile EUSCI_B3_UCB3I2COA2  absolute 0x40002C18;
    sbit  UCOAEN_EUSCI_B3_UCB3I2COA2_bit at EUSCI_B3_UCB3I2COA2.B10;
    sbit  I2COA20_EUSCI_B3_UCB3I2COA2_bit at EUSCI_B3_UCB3I2COA2.B0;
    sbit  I2COA21_EUSCI_B3_UCB3I2COA2_bit at EUSCI_B3_UCB3I2COA2.B1;
    sbit  I2COA22_EUSCI_B3_UCB3I2COA2_bit at EUSCI_B3_UCB3I2COA2.B2;
    sbit  I2COA23_EUSCI_B3_UCB3I2COA2_bit at EUSCI_B3_UCB3I2COA2.B3;
    sbit  I2COA24_EUSCI_B3_UCB3I2COA2_bit at EUSCI_B3_UCB3I2COA2.B4;
    sbit  I2COA25_EUSCI_B3_UCB3I2COA2_bit at EUSCI_B3_UCB3I2COA2.B5;
    sbit  I2COA26_EUSCI_B3_UCB3I2COA2_bit at EUSCI_B3_UCB3I2COA2.B6;
    sbit  I2COA27_EUSCI_B3_UCB3I2COA2_bit at EUSCI_B3_UCB3I2COA2.B7;
    sbit  I2COA28_EUSCI_B3_UCB3I2COA2_bit at EUSCI_B3_UCB3I2COA2.B8;
    sbit  I2COA29_EUSCI_B3_UCB3I2COA2_bit at EUSCI_B3_UCB3I2COA2.B9;

sfr unsigned int   volatile EUSCI_B3_UCB3I2COA3  absolute 0x40002C1A;
    sbit  UCOAEN_EUSCI_B3_UCB3I2COA3_bit at EUSCI_B3_UCB3I2COA3.B10;
    sbit  I2COA30_EUSCI_B3_UCB3I2COA3_bit at EUSCI_B3_UCB3I2COA3.B0;
    sbit  I2COA31_EUSCI_B3_UCB3I2COA3_bit at EUSCI_B3_UCB3I2COA3.B1;
    sbit  I2COA32_EUSCI_B3_UCB3I2COA3_bit at EUSCI_B3_UCB3I2COA3.B2;
    sbit  I2COA33_EUSCI_B3_UCB3I2COA3_bit at EUSCI_B3_UCB3I2COA3.B3;
    sbit  I2COA34_EUSCI_B3_UCB3I2COA3_bit at EUSCI_B3_UCB3I2COA3.B4;
    sbit  I2COA35_EUSCI_B3_UCB3I2COA3_bit at EUSCI_B3_UCB3I2COA3.B5;
    sbit  I2COA36_EUSCI_B3_UCB3I2COA3_bit at EUSCI_B3_UCB3I2COA3.B6;
    sbit  I2COA37_EUSCI_B3_UCB3I2COA3_bit at EUSCI_B3_UCB3I2COA3.B7;
    sbit  I2COA38_EUSCI_B3_UCB3I2COA3_bit at EUSCI_B3_UCB3I2COA3.B8;
    sbit  I2COA39_EUSCI_B3_UCB3I2COA3_bit at EUSCI_B3_UCB3I2COA3.B9;

sfr unsigned int   volatile EUSCI_B3_UCB3ADDRX   absolute 0x40002C1C;
    sbit  ADDRX0_EUSCI_B3_UCB3ADDRX_bit at EUSCI_B3_UCB3ADDRX.B0;
    sbit  ADDRX1_EUSCI_B3_UCB3ADDRX_bit at EUSCI_B3_UCB3ADDRX.B1;
    sbit  ADDRX2_EUSCI_B3_UCB3ADDRX_bit at EUSCI_B3_UCB3ADDRX.B2;
    sbit  ADDRX3_EUSCI_B3_UCB3ADDRX_bit at EUSCI_B3_UCB3ADDRX.B3;
    sbit  ADDRX4_EUSCI_B3_UCB3ADDRX_bit at EUSCI_B3_UCB3ADDRX.B4;
    sbit  ADDRX5_EUSCI_B3_UCB3ADDRX_bit at EUSCI_B3_UCB3ADDRX.B5;
    sbit  ADDRX6_EUSCI_B3_UCB3ADDRX_bit at EUSCI_B3_UCB3ADDRX.B6;
    sbit  ADDRX7_EUSCI_B3_UCB3ADDRX_bit at EUSCI_B3_UCB3ADDRX.B7;
    sbit  ADDRX8_EUSCI_B3_UCB3ADDRX_bit at EUSCI_B3_UCB3ADDRX.B8;
    sbit  ADDRX9_EUSCI_B3_UCB3ADDRX_bit at EUSCI_B3_UCB3ADDRX.B9;

sfr unsigned int   volatile EUSCI_B3_UCB3ADDMASK absolute 0x40002C1E;
    sbit  ADDMASK0_EUSCI_B3_UCB3ADDMASK_bit at EUSCI_B3_UCB3ADDMASK.B0;
    sbit  ADDMASK1_EUSCI_B3_UCB3ADDMASK_bit at EUSCI_B3_UCB3ADDMASK.B1;
    sbit  ADDMASK2_EUSCI_B3_UCB3ADDMASK_bit at EUSCI_B3_UCB3ADDMASK.B2;
    sbit  ADDMASK3_EUSCI_B3_UCB3ADDMASK_bit at EUSCI_B3_UCB3ADDMASK.B3;
    sbit  ADDMASK4_EUSCI_B3_UCB3ADDMASK_bit at EUSCI_B3_UCB3ADDMASK.B4;
    sbit  ADDMASK5_EUSCI_B3_UCB3ADDMASK_bit at EUSCI_B3_UCB3ADDMASK.B5;
    sbit  ADDMASK6_EUSCI_B3_UCB3ADDMASK_bit at EUSCI_B3_UCB3ADDMASK.B6;
    sbit  ADDMASK7_EUSCI_B3_UCB3ADDMASK_bit at EUSCI_B3_UCB3ADDMASK.B7;
    sbit  ADDMASK8_EUSCI_B3_UCB3ADDMASK_bit at EUSCI_B3_UCB3ADDMASK.B8;
    sbit  ADDMASK9_EUSCI_B3_UCB3ADDMASK_bit at EUSCI_B3_UCB3ADDMASK.B9;

sfr unsigned int   volatile EUSCI_B3_UCB3I2CSA   absolute 0x40002C20;
    sbit  I2CSA0_EUSCI_B3_UCB3I2CSA_bit at EUSCI_B3_UCB3I2CSA.B0;
    sbit  I2CSA1_EUSCI_B3_UCB3I2CSA_bit at EUSCI_B3_UCB3I2CSA.B1;
    sbit  I2CSA2_EUSCI_B3_UCB3I2CSA_bit at EUSCI_B3_UCB3I2CSA.B2;
    sbit  I2CSA3_EUSCI_B3_UCB3I2CSA_bit at EUSCI_B3_UCB3I2CSA.B3;
    sbit  I2CSA4_EUSCI_B3_UCB3I2CSA_bit at EUSCI_B3_UCB3I2CSA.B4;
    sbit  I2CSA5_EUSCI_B3_UCB3I2CSA_bit at EUSCI_B3_UCB3I2CSA.B5;
    sbit  I2CSA6_EUSCI_B3_UCB3I2CSA_bit at EUSCI_B3_UCB3I2CSA.B6;
    sbit  I2CSA7_EUSCI_B3_UCB3I2CSA_bit at EUSCI_B3_UCB3I2CSA.B7;
    sbit  I2CSA8_EUSCI_B3_UCB3I2CSA_bit at EUSCI_B3_UCB3I2CSA.B8;
    sbit  I2CSA9_EUSCI_B3_UCB3I2CSA_bit at EUSCI_B3_UCB3I2CSA.B9;

sfr unsigned int   volatile EUSCI_B3_UCB3IE      absolute 0x40002C2A;
    sbit  UCRXIE0_EUSCI_B3_UCB3IE_bit at EUSCI_B3_UCB3IE.B0;
    sbit  UCTXIE0_EUSCI_B3_UCB3IE_bit at EUSCI_B3_UCB3IE.B1;
    sbit  UCSTTIE_EUSCI_B3_UCB3IE_bit at EUSCI_B3_UCB3IE.B2;
    sbit  UCSTPIE_EUSCI_B3_UCB3IE_bit at EUSCI_B3_UCB3IE.B3;
    sbit  UCALIE_EUSCI_B3_UCB3IE_bit at EUSCI_B3_UCB3IE.B4;
    sbit  UCNACKIE_EUSCI_B3_UCB3IE_bit at EUSCI_B3_UCB3IE.B5;
    sbit  UCBCNTIE_EUSCI_B3_UCB3IE_bit at EUSCI_B3_UCB3IE.B6;
    sbit  UCCLTOIE_EUSCI_B3_UCB3IE_bit at EUSCI_B3_UCB3IE.B7;
    sbit  UCRXIE1_EUSCI_B3_UCB3IE_bit at EUSCI_B3_UCB3IE.B8;
    sbit  UCTXIE1_EUSCI_B3_UCB3IE_bit at EUSCI_B3_UCB3IE.B9;
    sbit  UCRXIE2_EUSCI_B3_UCB3IE_bit at EUSCI_B3_UCB3IE.B10;
    sbit  UCTXIE2_EUSCI_B3_UCB3IE_bit at EUSCI_B3_UCB3IE.B11;
    sbit  UCRXIE3_EUSCI_B3_UCB3IE_bit at EUSCI_B3_UCB3IE.B12;
    sbit  UCTXIE3_EUSCI_B3_UCB3IE_bit at EUSCI_B3_UCB3IE.B13;
    sbit  UCBIT9IE_EUSCI_B3_UCB3IE_bit at EUSCI_B3_UCB3IE.B14;

sfr unsigned int   volatile EUSCI_B3_UCB3IFG     absolute 0x40002C2C;
    sbit  UCRXIFG0_EUSCI_B3_UCB3IFG_bit at EUSCI_B3_UCB3IFG.B0;
    sbit  UCTXIFG0_EUSCI_B3_UCB3IFG_bit at EUSCI_B3_UCB3IFG.B1;
    sbit  UCSTTIFG_EUSCI_B3_UCB3IFG_bit at EUSCI_B3_UCB3IFG.B2;
    sbit  UCSTPIFG_EUSCI_B3_UCB3IFG_bit at EUSCI_B3_UCB3IFG.B3;
    sbit  UCALIFG_EUSCI_B3_UCB3IFG_bit at EUSCI_B3_UCB3IFG.B4;
    sbit  UCNACKIFG_EUSCI_B3_UCB3IFG_bit at EUSCI_B3_UCB3IFG.B5;
    sbit  UCBCNTIFG_EUSCI_B3_UCB3IFG_bit at EUSCI_B3_UCB3IFG.B6;
    sbit  UCCLTOIFG_EUSCI_B3_UCB3IFG_bit at EUSCI_B3_UCB3IFG.B7;
    sbit  UCRXIFG1_EUSCI_B3_UCB3IFG_bit at EUSCI_B3_UCB3IFG.B8;
    sbit  UCTXIFG1_EUSCI_B3_UCB3IFG_bit at EUSCI_B3_UCB3IFG.B9;
    sbit  UCRXIFG2_EUSCI_B3_UCB3IFG_bit at EUSCI_B3_UCB3IFG.B10;
    sbit  UCTXIFG2_EUSCI_B3_UCB3IFG_bit at EUSCI_B3_UCB3IFG.B11;
    sbit  UCRXIFG3_EUSCI_B3_UCB3IFG_bit at EUSCI_B3_UCB3IFG.B12;
    sbit  UCTXIFG3_EUSCI_B3_UCB3IFG_bit at EUSCI_B3_UCB3IFG.B13;
    sbit  UCBIT9IFG_EUSCI_B3_UCB3IFG_bit at EUSCI_B3_UCB3IFG.B14;

sfr unsigned int   volatile EUSCI_B3_UCB3IV      absolute 0x40002C2E;
sfr unsigned int   volatile REF_A_REFCTL0        absolute 0x40003000;
    const register unsigned short int REFBGRDY = 13;
    sbit  REFBGRDY_bit at REF_A_REFCTL0.B13;
    const register unsigned short int REFGENRDY = 12;
    sbit  REFGENRDY_bit at REF_A_REFCTL0.B12;
    const register unsigned short int BGMODE = 11;
    sbit  BGMODE_bit at REF_A_REFCTL0.B11;
    const register unsigned short int REFGENBUSY = 10;
    sbit  REFGENBUSY_bit at REF_A_REFCTL0.B10;
    const register unsigned short int REFBGACT = 9;
    sbit  REFBGACT_bit at REF_A_REFCTL0.B9;
    const register unsigned short int REFGENACT = 8;
    sbit  REFGENACT_bit at REF_A_REFCTL0.B8;
    const register unsigned short int REFBGOT = 7;
    sbit  REFBGOT_bit at REF_A_REFCTL0.B7;
    const register unsigned short int REFGENOT = 6;
    sbit  REFGENOT_bit at REF_A_REFCTL0.B6;
    const register unsigned short int REFVSEL0 = 4;
    sbit  REFVSEL0_bit at REF_A_REFCTL0.B4;
    const register unsigned short int REFVSEL1 = 5;
    sbit  REFVSEL1_bit at REF_A_REFCTL0.B5;
    const register unsigned short int REFTCOFF = 3;
    sbit  REFTCOFF_bit at REF_A_REFCTL0.B3;
    const register unsigned short int REFOUT = 1;
    sbit  REFOUT_bit at REF_A_REFCTL0.B1;
    const register unsigned short int REFON = 0;
    sbit  REFON_bit at REF_A_REFCTL0.B0;

sfr unsigned int   volatile COMP_E0_CE0CTL0      absolute 0x40003400;
    const register unsigned short int CEIMEN = 15;
    sbit  CEIMEN_bit at COMP_E0_CE0CTL0.B15;
    const register unsigned short int CEIMSEL0 = 8;
    sbit  CEIMSEL0_bit at COMP_E0_CE0CTL0.B8;
    const register unsigned short int CEIMSEL1 = 9;
    sbit  CEIMSEL1_bit at COMP_E0_CE0CTL0.B9;
    const register unsigned short int CEIMSEL2 = 10;
    sbit  CEIMSEL2_bit at COMP_E0_CE0CTL0.B10;
    const register unsigned short int CEIMSEL3 = 11;
    sbit  CEIMSEL3_bit at COMP_E0_CE0CTL0.B11;
    const register unsigned short int CEIPEN = 7;
    sbit  CEIPEN_bit at COMP_E0_CE0CTL0.B7;
    const register unsigned short int CEIPSEL0 = 0;
    sbit  CEIPSEL0_bit at COMP_E0_CE0CTL0.B0;
    const register unsigned short int CEIPSEL1 = 1;
    sbit  CEIPSEL1_bit at COMP_E0_CE0CTL0.B1;
    const register unsigned short int CEIPSEL2 = 2;
    sbit  CEIPSEL2_bit at COMP_E0_CE0CTL0.B2;
    const register unsigned short int CEIPSEL3 = 3;
    sbit  CEIPSEL3_bit at COMP_E0_CE0CTL0.B3;

sfr unsigned int   volatile COMP_E0_CE0CTL1      absolute 0x40003402;
    const register unsigned short int CEMRVS = 12;
    sbit  CEMRVS_bit at COMP_E0_CE0CTL1.B12;
    const register unsigned short int CEMRVL = 11;
    sbit  CEMRVL_bit at COMP_E0_CE0CTL1.B11;
    const register unsigned short int CEON = 10;
    sbit  CEON_bit at COMP_E0_CE0CTL1.B10;
    const register unsigned short int CEPWRMD0 = 8;
    sbit  CEPWRMD0_bit at COMP_E0_CE0CTL1.B8;
    const register unsigned short int CEPWRMD1 = 9;
    sbit  CEPWRMD1_bit at COMP_E0_CE0CTL1.B9;
    const register unsigned short int CEFDLY0 = 6;
    sbit  CEFDLY0_bit at COMP_E0_CE0CTL1.B6;
    const register unsigned short int CEFDLY1 = 7;
    sbit  CEFDLY1_bit at COMP_E0_CE0CTL1.B7;
    const register unsigned short int CEEX = 5;
    sbit  CEEX_bit at COMP_E0_CE0CTL1.B5;
    const register unsigned short int CESHORT = 4;
    sbit  CESHORT_bit at COMP_E0_CE0CTL1.B4;
    const register unsigned short int CEIES = 3;
    sbit  CEIES_bit at COMP_E0_CE0CTL1.B3;
    const register unsigned short int CEF = 2;
    sbit  CEF_bit at COMP_E0_CE0CTL1.B2;
    const register unsigned short int CEOUTPOL = 1;
    sbit  CEOUTPOL_bit at COMP_E0_CE0CTL1.B1;
    const register unsigned short int CEOUT = 0;
    sbit  CEOUT_bit at COMP_E0_CE0CTL1.B0;

sfr unsigned int   volatile COMP_E0_CE0CTL2      absolute 0x40003404;
    const register unsigned short int CEREFACC = 15;
    sbit  CEREFACC_bit at COMP_E0_CE0CTL2.B15;
    const register unsigned short int CEREFL0 = 13;
    sbit  CEREFL0_bit at COMP_E0_CE0CTL2.B13;
    const register unsigned short int CEREFL1 = 14;
    sbit  CEREFL1_bit at COMP_E0_CE0CTL2.B14;
    const register unsigned short int CEREF10 = 8;
    sbit  CEREF10_bit at COMP_E0_CE0CTL2.B8;
    const register unsigned short int CEREF11 = 9;
    sbit  CEREF11_bit at COMP_E0_CE0CTL2.B9;
    const register unsigned short int CEREF12 = 10;
    sbit  CEREF12_bit at COMP_E0_CE0CTL2.B10;
    const register unsigned short int CEREF13 = 11;
    sbit  CEREF13_bit at COMP_E0_CE0CTL2.B11;
    const register unsigned short int CEREF14 = 12;
    sbit  CEREF14_bit at COMP_E0_CE0CTL2.B12;
    const register unsigned short int CERS0 = 6;
    sbit  CERS0_bit at COMP_E0_CE0CTL2.B6;
    const register unsigned short int CERS1 = 7;
    sbit  CERS1_bit at COMP_E0_CE0CTL2.B7;
    const register unsigned short int CERSEL = 5;
    sbit  CERSEL_bit at COMP_E0_CE0CTL2.B5;
    const register unsigned short int CEREF00 = 0;
    sbit  CEREF00_bit at COMP_E0_CE0CTL2.B0;
    const register unsigned short int CEREF01 = 1;
    sbit  CEREF01_bit at COMP_E0_CE0CTL2.B1;
    const register unsigned short int CEREF02 = 2;
    sbit  CEREF02_bit at COMP_E0_CE0CTL2.B2;
    const register unsigned short int CEREF03 = 3;
    sbit  CEREF03_bit at COMP_E0_CE0CTL2.B3;
    const register unsigned short int CEREF04 = 4;
    sbit  CEREF04_bit at COMP_E0_CE0CTL2.B4;

sfr unsigned int   volatile COMP_E0_CE0CTL3      absolute 0x40003406;
    const register unsigned short int CEPD15 = 15;
    sbit  CEPD15_bit at COMP_E0_CE0CTL3.B15;
    const register unsigned short int CEPD14 = 14;
    sbit  CEPD14_bit at COMP_E0_CE0CTL3.B14;
    const register unsigned short int CEPD13 = 13;
    sbit  CEPD13_bit at COMP_E0_CE0CTL3.B13;
    const register unsigned short int CEPD12 = 12;
    sbit  CEPD12_bit at COMP_E0_CE0CTL3.B12;
    const register unsigned short int CEPD11 = 11;
    sbit  CEPD11_bit at COMP_E0_CE0CTL3.B11;
    const register unsigned short int CEPD10 = 10;
    sbit  CEPD10_bit at COMP_E0_CE0CTL3.B10;
    const register unsigned short int CEPD9 = 9;
    sbit  CEPD9_bit at COMP_E0_CE0CTL3.B9;
    const register unsigned short int CEPD8 = 8;
    sbit  CEPD8_bit at COMP_E0_CE0CTL3.B8;
    const register unsigned short int CEPD7 = 7;
    sbit  CEPD7_bit at COMP_E0_CE0CTL3.B7;
    const register unsigned short int CEPD6 = 6;
    sbit  CEPD6_bit at COMP_E0_CE0CTL3.B6;
    const register unsigned short int CEPD5 = 5;
    sbit  CEPD5_bit at COMP_E0_CE0CTL3.B5;
    const register unsigned short int CEPD4 = 4;
    sbit  CEPD4_bit at COMP_E0_CE0CTL3.B4;
    const register unsigned short int CEPD3 = 3;
    sbit  CEPD3_bit at COMP_E0_CE0CTL3.B3;
    const register unsigned short int CEPD2 = 2;
    sbit  CEPD2_bit at COMP_E0_CE0CTL3.B2;
    const register unsigned short int CEPD1 = 1;
    sbit  CEPD1_bit at COMP_E0_CE0CTL3.B1;
    const register unsigned short int CEPD0 = 0;
    sbit  CEPD0_bit at COMP_E0_CE0CTL3.B0;

sfr unsigned int   volatile COMP_E0_CE0INT       absolute 0x4000340C;
    const register unsigned short int CERDYIE = 12;
    sbit  CERDYIE_bit at COMP_E0_CE0INT.B12;
    const register unsigned short int CEIIE = 9;
    sbit  CEIIE_bit at COMP_E0_CE0INT.B9;
    const register unsigned short int CEIE = 8;
    sbit  CEIE_bit at COMP_E0_CE0INT.B8;
    const register unsigned short int CERDYIFG = 4;
    sbit  CERDYIFG_bit at COMP_E0_CE0INT.B4;
    const register unsigned short int CEIIFG = 1;
    sbit  CEIIFG_bit at COMP_E0_CE0INT.B1;
    const register unsigned short int CEIFG = 0;
    sbit  CEIFG_bit at COMP_E0_CE0INT.B0;

sfr unsigned int   volatile COMP_E0_CE0IV        absolute 0x4000340E;
    const register unsigned short int CEIV0 = 0;
    sbit  CEIV0_bit at COMP_E0_CE0IV.B0;
    const register unsigned short int CEIV1 = 1;
    sbit  CEIV1_bit at COMP_E0_CE0IV.B1;
    const register unsigned short int CEIV2 = 2;
    sbit  CEIV2_bit at COMP_E0_CE0IV.B2;
    const register unsigned short int CEIV3 = 3;
    sbit  CEIV3_bit at COMP_E0_CE0IV.B3;
    const register unsigned short int CEIV4 = 4;
    sbit  CEIV4_bit at COMP_E0_CE0IV.B4;
    const register unsigned short int CEIV5 = 5;
    sbit  CEIV5_bit at COMP_E0_CE0IV.B5;
    const register unsigned short int CEIV6 = 6;
    sbit  CEIV6_bit at COMP_E0_CE0IV.B6;
    const register unsigned short int CEIV7 = 7;
    sbit  CEIV7_bit at COMP_E0_CE0IV.B7;
    const register unsigned short int CEIV8 = 8;
    sbit  CEIV8_bit at COMP_E0_CE0IV.B8;
    const register unsigned short int CEIV9 = 9;
    sbit  CEIV9_bit at COMP_E0_CE0IV.B9;
    const register unsigned short int CEIV10 = 10;
    sbit  CEIV10_bit at COMP_E0_CE0IV.B10;
    const register unsigned short int CEIV11 = 11;
    sbit  CEIV11_bit at COMP_E0_CE0IV.B11;
    const register unsigned short int CEIV12 = 12;
    sbit  CEIV12_bit at COMP_E0_CE0IV.B12;
    const register unsigned short int CEIV13 = 13;
    sbit  CEIV13_bit at COMP_E0_CE0IV.B13;
    const register unsigned short int CEIV14 = 14;
    sbit  CEIV14_bit at COMP_E0_CE0IV.B14;
    const register unsigned short int CEIV15 = 15;
    sbit  CEIV15_bit at COMP_E0_CE0IV.B15;

sfr unsigned int   volatile COMP_E1_CE1CTL0      absolute 0x40003800;
    sbit  CEIMEN_COMP_E1_CE1CTL0_bit at COMP_E1_CE1CTL0.B15;
    sbit  CEIMSEL0_COMP_E1_CE1CTL0_bit at COMP_E1_CE1CTL0.B8;
    sbit  CEIMSEL1_COMP_E1_CE1CTL0_bit at COMP_E1_CE1CTL0.B9;
    sbit  CEIMSEL2_COMP_E1_CE1CTL0_bit at COMP_E1_CE1CTL0.B10;
    sbit  CEIMSEL3_COMP_E1_CE1CTL0_bit at COMP_E1_CE1CTL0.B11;
    sbit  CEIPEN_COMP_E1_CE1CTL0_bit at COMP_E1_CE1CTL0.B7;
    sbit  CEIPSEL0_COMP_E1_CE1CTL0_bit at COMP_E1_CE1CTL0.B0;
    sbit  CEIPSEL1_COMP_E1_CE1CTL0_bit at COMP_E1_CE1CTL0.B1;
    sbit  CEIPSEL2_COMP_E1_CE1CTL0_bit at COMP_E1_CE1CTL0.B2;
    sbit  CEIPSEL3_COMP_E1_CE1CTL0_bit at COMP_E1_CE1CTL0.B3;

sfr unsigned int   volatile COMP_E1_CE1CTL1      absolute 0x40003802;
    sbit  CEMRVS_COMP_E1_CE1CTL1_bit at COMP_E1_CE1CTL1.B12;
    sbit  CEMRVL_COMP_E1_CE1CTL1_bit at COMP_E1_CE1CTL1.B11;
    sbit  CEON_COMP_E1_CE1CTL1_bit at COMP_E1_CE1CTL1.B10;
    sbit  CEPWRMD0_COMP_E1_CE1CTL1_bit at COMP_E1_CE1CTL1.B8;
    sbit  CEPWRMD1_COMP_E1_CE1CTL1_bit at COMP_E1_CE1CTL1.B9;
    sbit  CEFDLY0_COMP_E1_CE1CTL1_bit at COMP_E1_CE1CTL1.B6;
    sbit  CEFDLY1_COMP_E1_CE1CTL1_bit at COMP_E1_CE1CTL1.B7;
    sbit  CEEX_COMP_E1_CE1CTL1_bit at COMP_E1_CE1CTL1.B5;
    sbit  CESHORT_COMP_E1_CE1CTL1_bit at COMP_E1_CE1CTL1.B4;
    sbit  CEIES_COMP_E1_CE1CTL1_bit at COMP_E1_CE1CTL1.B3;
    sbit  CEF_COMP_E1_CE1CTL1_bit at COMP_E1_CE1CTL1.B2;
    sbit  CEOUTPOL_COMP_E1_CE1CTL1_bit at COMP_E1_CE1CTL1.B1;
    sbit  CEOUT_COMP_E1_CE1CTL1_bit at COMP_E1_CE1CTL1.B0;

sfr unsigned int   volatile COMP_E1_CE1CTL2      absolute 0x40003804;
    sbit  CEREFACC_COMP_E1_CE1CTL2_bit at COMP_E1_CE1CTL2.B15;
    sbit  CEREFL0_COMP_E1_CE1CTL2_bit at COMP_E1_CE1CTL2.B13;
    sbit  CEREFL1_COMP_E1_CE1CTL2_bit at COMP_E1_CE1CTL2.B14;
    sbit  CEREF10_COMP_E1_CE1CTL2_bit at COMP_E1_CE1CTL2.B8;
    sbit  CEREF11_COMP_E1_CE1CTL2_bit at COMP_E1_CE1CTL2.B9;
    sbit  CEREF12_COMP_E1_CE1CTL2_bit at COMP_E1_CE1CTL2.B10;
    sbit  CEREF13_COMP_E1_CE1CTL2_bit at COMP_E1_CE1CTL2.B11;
    sbit  CEREF14_COMP_E1_CE1CTL2_bit at COMP_E1_CE1CTL2.B12;
    sbit  CERS0_COMP_E1_CE1CTL2_bit at COMP_E1_CE1CTL2.B6;
    sbit  CERS1_COMP_E1_CE1CTL2_bit at COMP_E1_CE1CTL2.B7;
    sbit  CERSEL_COMP_E1_CE1CTL2_bit at COMP_E1_CE1CTL2.B5;
    sbit  CEREF00_COMP_E1_CE1CTL2_bit at COMP_E1_CE1CTL2.B0;
    sbit  CEREF01_COMP_E1_CE1CTL2_bit at COMP_E1_CE1CTL2.B1;
    sbit  CEREF02_COMP_E1_CE1CTL2_bit at COMP_E1_CE1CTL2.B2;
    sbit  CEREF03_COMP_E1_CE1CTL2_bit at COMP_E1_CE1CTL2.B3;
    sbit  CEREF04_COMP_E1_CE1CTL2_bit at COMP_E1_CE1CTL2.B4;

sfr unsigned int   volatile COMP_E1_CE1CTL3      absolute 0x40003806;
    sbit  CEPD15_COMP_E1_CE1CTL3_bit at COMP_E1_CE1CTL3.B15;
    sbit  CEPD14_COMP_E1_CE1CTL3_bit at COMP_E1_CE1CTL3.B14;
    sbit  CEPD13_COMP_E1_CE1CTL3_bit at COMP_E1_CE1CTL3.B13;
    sbit  CEPD12_COMP_E1_CE1CTL3_bit at COMP_E1_CE1CTL3.B12;
    sbit  CEPD11_COMP_E1_CE1CTL3_bit at COMP_E1_CE1CTL3.B11;
    sbit  CEPD10_COMP_E1_CE1CTL3_bit at COMP_E1_CE1CTL3.B10;
    sbit  CEPD9_COMP_E1_CE1CTL3_bit at COMP_E1_CE1CTL3.B9;
    sbit  CEPD8_COMP_E1_CE1CTL3_bit at COMP_E1_CE1CTL3.B8;
    sbit  CEPD7_COMP_E1_CE1CTL3_bit at COMP_E1_CE1CTL3.B7;
    sbit  CEPD6_COMP_E1_CE1CTL3_bit at COMP_E1_CE1CTL3.B6;
    sbit  CEPD5_COMP_E1_CE1CTL3_bit at COMP_E1_CE1CTL3.B5;
    sbit  CEPD4_COMP_E1_CE1CTL3_bit at COMP_E1_CE1CTL3.B4;
    sbit  CEPD3_COMP_E1_CE1CTL3_bit at COMP_E1_CE1CTL3.B3;
    sbit  CEPD2_COMP_E1_CE1CTL3_bit at COMP_E1_CE1CTL3.B2;
    sbit  CEPD1_COMP_E1_CE1CTL3_bit at COMP_E1_CE1CTL3.B1;
    sbit  CEPD0_COMP_E1_CE1CTL3_bit at COMP_E1_CE1CTL3.B0;

sfr unsigned int   volatile COMP_E1_CE1INT       absolute 0x4000380C;
    sbit  CERDYIE_COMP_E1_CE1INT_bit at COMP_E1_CE1INT.B12;
    sbit  CEIIE_COMP_E1_CE1INT_bit at COMP_E1_CE1INT.B9;
    sbit  CEIE_COMP_E1_CE1INT_bit at COMP_E1_CE1INT.B8;
    sbit  CERDYIFG_COMP_E1_CE1INT_bit at COMP_E1_CE1INT.B4;
    sbit  CEIIFG_COMP_E1_CE1INT_bit at COMP_E1_CE1INT.B1;
    sbit  CEIFG_COMP_E1_CE1INT_bit at COMP_E1_CE1INT.B0;

sfr unsigned int   volatile COMP_E1_CE1IV        absolute 0x4000380E;
    sbit  CEIV0_COMP_E1_CE1IV_bit at COMP_E1_CE1IV.B0;
    sbit  CEIV1_COMP_E1_CE1IV_bit at COMP_E1_CE1IV.B1;
    sbit  CEIV2_COMP_E1_CE1IV_bit at COMP_E1_CE1IV.B2;
    sbit  CEIV3_COMP_E1_CE1IV_bit at COMP_E1_CE1IV.B3;
    sbit  CEIV4_COMP_E1_CE1IV_bit at COMP_E1_CE1IV.B4;
    sbit  CEIV5_COMP_E1_CE1IV_bit at COMP_E1_CE1IV.B5;
    sbit  CEIV6_COMP_E1_CE1IV_bit at COMP_E1_CE1IV.B6;
    sbit  CEIV7_COMP_E1_CE1IV_bit at COMP_E1_CE1IV.B7;
    sbit  CEIV8_COMP_E1_CE1IV_bit at COMP_E1_CE1IV.B8;
    sbit  CEIV9_COMP_E1_CE1IV_bit at COMP_E1_CE1IV.B9;
    sbit  CEIV10_COMP_E1_CE1IV_bit at COMP_E1_CE1IV.B10;
    sbit  CEIV11_COMP_E1_CE1IV_bit at COMP_E1_CE1IV.B11;
    sbit  CEIV12_COMP_E1_CE1IV_bit at COMP_E1_CE1IV.B12;
    sbit  CEIV13_COMP_E1_CE1IV_bit at COMP_E1_CE1IV.B13;
    sbit  CEIV14_COMP_E1_CE1IV_bit at COMP_E1_CE1IV.B14;
    sbit  CEIV15_COMP_E1_CE1IV_bit at COMP_E1_CE1IV.B15;

sfr unsigned int   volatile AES256_AESACTL0      absolute 0x40003C00;
    const register unsigned short int AESCMEN = 15;
    sbit  AESCMEN_bit at AES256_AESACTL0.B15;
    const register unsigned short int AESRDYIE = 12;
    sbit  AESRDYIE_bit at AES256_AESACTL0.B12;
    const register unsigned short int AESERRFG = 11;
    sbit  AESERRFG_bit at AES256_AESACTL0.B11;
    const register unsigned short int AESRDYIFG = 8;
    sbit  AESRDYIFG_bit at AES256_AESACTL0.B8;
    const register unsigned short int AESSWRST = 7;
    sbit  AESSWRST_bit at AES256_AESACTL0.B7;
    const register unsigned short int AESCMx0 = 5;
    sbit  AESCMx0_bit at AES256_AESACTL0.B5;
    const register unsigned short int AESCMx1 = 6;
    sbit  AESCMx1_bit at AES256_AESACTL0.B6;
    const register unsigned short int AESKLx0 = 2;
    sbit  AESKLx0_bit at AES256_AESACTL0.B2;
    const register unsigned short int AESKLx1 = 3;
    sbit  AESKLx1_bit at AES256_AESACTL0.B3;
    const register unsigned short int AESOPx0 = 0;
    sbit  AESOPx0_bit at AES256_AESACTL0.B0;
    const register unsigned short int AESOPx1 = 1;
    sbit  AESOPx1_bit at AES256_AESACTL0.B1;

sfr unsigned int   volatile AES256_AESACTL1      absolute 0x40003C02;
    const register unsigned short int AESBLKCNTx0 = 0;
    sbit  AESBLKCNTx0_bit at AES256_AESACTL1.B0;
    const register unsigned short int AESBLKCNTx1 = 1;
    sbit  AESBLKCNTx1_bit at AES256_AESACTL1.B1;
    const register unsigned short int AESBLKCNTx2 = 2;
    sbit  AESBLKCNTx2_bit at AES256_AESACTL1.B2;
    const register unsigned short int AESBLKCNTx3 = 3;
    sbit  AESBLKCNTx3_bit at AES256_AESACTL1.B3;
    const register unsigned short int AESBLKCNTx4 = 4;
    sbit  AESBLKCNTx4_bit at AES256_AESACTL1.B4;
    const register unsigned short int AESBLKCNTx5 = 5;
    sbit  AESBLKCNTx5_bit at AES256_AESACTL1.B5;
    const register unsigned short int AESBLKCNTx6 = 6;
    sbit  AESBLKCNTx6_bit at AES256_AESACTL1.B6;
    const register unsigned short int AESBLKCNTx7 = 7;
    sbit  AESBLKCNTx7_bit at AES256_AESACTL1.B7;

sfr unsigned int   volatile AES256_AESASTAT      absolute 0x40003C04;
    const register unsigned short int AESDOUTCNTx0 = 12;
    sbit  AESDOUTCNTx0_bit at AES256_AESASTAT.B12;
    const register unsigned short int AESDOUTCNTx1 = 13;
    sbit  AESDOUTCNTx1_bit at AES256_AESASTAT.B13;
    const register unsigned short int AESDOUTCNTx2 = 14;
    sbit  AESDOUTCNTx2_bit at AES256_AESASTAT.B14;
    const register unsigned short int AESDOUTCNTx3 = 15;
    sbit  AESDOUTCNTx3_bit at AES256_AESASTAT.B15;
    const register unsigned short int AESDINCNTx0 = 8;
    sbit  AESDINCNTx0_bit at AES256_AESASTAT.B8;
    const register unsigned short int AESDINCNTx1 = 9;
    sbit  AESDINCNTx1_bit at AES256_AESASTAT.B9;
    const register unsigned short int AESDINCNTx2 = 10;
    sbit  AESDINCNTx2_bit at AES256_AESASTAT.B10;
    const register unsigned short int AESDINCNTx3 = 11;
    sbit  AESDINCNTx3_bit at AES256_AESASTAT.B11;
    const register unsigned short int AESKEYCNTx0 = 4;
    sbit  AESKEYCNTx0_bit at AES256_AESASTAT.B4;
    const register unsigned short int AESKEYCNTx1 = 5;
    sbit  AESKEYCNTx1_bit at AES256_AESASTAT.B5;
    const register unsigned short int AESKEYCNTx2 = 6;
    sbit  AESKEYCNTx2_bit at AES256_AESASTAT.B6;
    const register unsigned short int AESKEYCNTx3 = 7;
    sbit  AESKEYCNTx3_bit at AES256_AESASTAT.B7;
    const register unsigned short int AESDOUTRD = 3;
    sbit  AESDOUTRD_bit at AES256_AESASTAT.B3;
    const register unsigned short int AESDINWR = 2;
    sbit  AESDINWR_bit at AES256_AESASTAT.B2;
    const register unsigned short int AESKEYWR = 1;
    sbit  AESKEYWR_bit at AES256_AESASTAT.B1;
    const register unsigned short int AESBUSY = 0;
    sbit  AESBUSY_bit at AES256_AESASTAT.B0;

sfr unsigned int   volatile AES256_AESAKEY       absolute 0x40003C06;
    const register unsigned short int AESKEY1x0 = 8;
    sbit  AESKEY1x0_bit at AES256_AESAKEY.B8;
    const register unsigned short int AESKEY1x1 = 9;
    sbit  AESKEY1x1_bit at AES256_AESAKEY.B9;
    const register unsigned short int AESKEY1x2 = 10;
    sbit  AESKEY1x2_bit at AES256_AESAKEY.B10;
    const register unsigned short int AESKEY1x3 = 11;
    sbit  AESKEY1x3_bit at AES256_AESAKEY.B11;
    const register unsigned short int AESKEY1x4 = 12;
    sbit  AESKEY1x4_bit at AES256_AESAKEY.B12;
    const register unsigned short int AESKEY1x5 = 13;
    sbit  AESKEY1x5_bit at AES256_AESAKEY.B13;
    const register unsigned short int AESKEY1x6 = 14;
    sbit  AESKEY1x6_bit at AES256_AESAKEY.B14;
    const register unsigned short int AESKEY1x7 = 15;
    sbit  AESKEY1x7_bit at AES256_AESAKEY.B15;
    const register unsigned short int AESKEY0x0 = 0;
    sbit  AESKEY0x0_bit at AES256_AESAKEY.B0;
    const register unsigned short int AESKEY0x1 = 1;
    sbit  AESKEY0x1_bit at AES256_AESAKEY.B1;
    const register unsigned short int AESKEY0x2 = 2;
    sbit  AESKEY0x2_bit at AES256_AESAKEY.B2;
    const register unsigned short int AESKEY0x3 = 3;
    sbit  AESKEY0x3_bit at AES256_AESAKEY.B3;
    const register unsigned short int AESKEY0x4 = 4;
    sbit  AESKEY0x4_bit at AES256_AESAKEY.B4;
    const register unsigned short int AESKEY0x5 = 5;
    sbit  AESKEY0x5_bit at AES256_AESAKEY.B5;
    const register unsigned short int AESKEY0x6 = 6;
    sbit  AESKEY0x6_bit at AES256_AESAKEY.B6;
    const register unsigned short int AESKEY0x7 = 7;
    sbit  AESKEY0x7_bit at AES256_AESAKEY.B7;

sfr unsigned int   volatile AES256_AESADIN       absolute 0x40003C08;
    const register unsigned short int AESDIN1x0 = 8;
    sbit  AESDIN1x0_bit at AES256_AESADIN.B8;
    const register unsigned short int AESDIN1x1 = 9;
    sbit  AESDIN1x1_bit at AES256_AESADIN.B9;
    const register unsigned short int AESDIN1x2 = 10;
    sbit  AESDIN1x2_bit at AES256_AESADIN.B10;
    const register unsigned short int AESDIN1x3 = 11;
    sbit  AESDIN1x3_bit at AES256_AESADIN.B11;
    const register unsigned short int AESDIN1x4 = 12;
    sbit  AESDIN1x4_bit at AES256_AESADIN.B12;
    const register unsigned short int AESDIN1x5 = 13;
    sbit  AESDIN1x5_bit at AES256_AESADIN.B13;
    const register unsigned short int AESDIN1x6 = 14;
    sbit  AESDIN1x6_bit at AES256_AESADIN.B14;
    const register unsigned short int AESDIN1x7 = 15;
    sbit  AESDIN1x7_bit at AES256_AESADIN.B15;
    const register unsigned short int AESDIN0x0 = 0;
    sbit  AESDIN0x0_bit at AES256_AESADIN.B0;
    const register unsigned short int AESDIN0x1 = 1;
    sbit  AESDIN0x1_bit at AES256_AESADIN.B1;
    const register unsigned short int AESDIN0x2 = 2;
    sbit  AESDIN0x2_bit at AES256_AESADIN.B2;
    const register unsigned short int AESDIN0x3 = 3;
    sbit  AESDIN0x3_bit at AES256_AESADIN.B3;
    const register unsigned short int AESDIN0x4 = 4;
    sbit  AESDIN0x4_bit at AES256_AESADIN.B4;
    const register unsigned short int AESDIN0x5 = 5;
    sbit  AESDIN0x5_bit at AES256_AESADIN.B5;
    const register unsigned short int AESDIN0x6 = 6;
    sbit  AESDIN0x6_bit at AES256_AESADIN.B6;
    const register unsigned short int AESDIN0x7 = 7;
    sbit  AESDIN0x7_bit at AES256_AESADIN.B7;

sfr unsigned int   volatile AES256_AESADOUT      absolute 0x40003C0A;
    const register unsigned short int AESDOUT1x0 = 8;
    sbit  AESDOUT1x0_bit at AES256_AESADOUT.B8;
    const register unsigned short int AESDOUT1x1 = 9;
    sbit  AESDOUT1x1_bit at AES256_AESADOUT.B9;
    const register unsigned short int AESDOUT1x2 = 10;
    sbit  AESDOUT1x2_bit at AES256_AESADOUT.B10;
    const register unsigned short int AESDOUT1x3 = 11;
    sbit  AESDOUT1x3_bit at AES256_AESADOUT.B11;
    const register unsigned short int AESDOUT1x4 = 12;
    sbit  AESDOUT1x4_bit at AES256_AESADOUT.B12;
    const register unsigned short int AESDOUT1x5 = 13;
    sbit  AESDOUT1x5_bit at AES256_AESADOUT.B13;
    const register unsigned short int AESDOUT1x6 = 14;
    sbit  AESDOUT1x6_bit at AES256_AESADOUT.B14;
    const register unsigned short int AESDOUT1x7 = 15;
    sbit  AESDOUT1x7_bit at AES256_AESADOUT.B15;
    const register unsigned short int AESDOUT0x0 = 0;
    sbit  AESDOUT0x0_bit at AES256_AESADOUT.B0;
    const register unsigned short int AESDOUT0x1 = 1;
    sbit  AESDOUT0x1_bit at AES256_AESADOUT.B1;
    const register unsigned short int AESDOUT0x2 = 2;
    sbit  AESDOUT0x2_bit at AES256_AESADOUT.B2;
    const register unsigned short int AESDOUT0x3 = 3;
    sbit  AESDOUT0x3_bit at AES256_AESADOUT.B3;
    const register unsigned short int AESDOUT0x4 = 4;
    sbit  AESDOUT0x4_bit at AES256_AESADOUT.B4;
    const register unsigned short int AESDOUT0x5 = 5;
    sbit  AESDOUT0x5_bit at AES256_AESADOUT.B5;
    const register unsigned short int AESDOUT0x6 = 6;
    sbit  AESDOUT0x6_bit at AES256_AESADOUT.B6;
    const register unsigned short int AESDOUT0x7 = 7;
    sbit  AESDOUT0x7_bit at AES256_AESADOUT.B7;

sfr unsigned int   volatile AES256_AESAXDIN      absolute 0x40003C0C;
    const register unsigned short int AESXDIN1x0 = 8;
    sbit  AESXDIN1x0_bit at AES256_AESAXDIN.B8;
    const register unsigned short int AESXDIN1x1 = 9;
    sbit  AESXDIN1x1_bit at AES256_AESAXDIN.B9;
    const register unsigned short int AESXDIN1x2 = 10;
    sbit  AESXDIN1x2_bit at AES256_AESAXDIN.B10;
    const register unsigned short int AESXDIN1x3 = 11;
    sbit  AESXDIN1x3_bit at AES256_AESAXDIN.B11;
    const register unsigned short int AESXDIN1x4 = 12;
    sbit  AESXDIN1x4_bit at AES256_AESAXDIN.B12;
    const register unsigned short int AESXDIN1x5 = 13;
    sbit  AESXDIN1x5_bit at AES256_AESAXDIN.B13;
    const register unsigned short int AESXDIN1x6 = 14;
    sbit  AESXDIN1x6_bit at AES256_AESAXDIN.B14;
    const register unsigned short int AESXDIN1x7 = 15;
    sbit  AESXDIN1x7_bit at AES256_AESAXDIN.B15;
    const register unsigned short int AESXDIN0x0 = 0;
    sbit  AESXDIN0x0_bit at AES256_AESAXDIN.B0;
    const register unsigned short int AESXDIN0x1 = 1;
    sbit  AESXDIN0x1_bit at AES256_AESAXDIN.B1;
    const register unsigned short int AESXDIN0x2 = 2;
    sbit  AESXDIN0x2_bit at AES256_AESAXDIN.B2;
    const register unsigned short int AESXDIN0x3 = 3;
    sbit  AESXDIN0x3_bit at AES256_AESAXDIN.B3;
    const register unsigned short int AESXDIN0x4 = 4;
    sbit  AESXDIN0x4_bit at AES256_AESAXDIN.B4;
    const register unsigned short int AESXDIN0x5 = 5;
    sbit  AESXDIN0x5_bit at AES256_AESAXDIN.B5;
    const register unsigned short int AESXDIN0x6 = 6;
    sbit  AESXDIN0x6_bit at AES256_AESAXDIN.B6;
    const register unsigned short int AESXDIN0x7 = 7;
    sbit  AESXDIN0x7_bit at AES256_AESAXDIN.B7;

sfr unsigned int   volatile AES256_AESAXIN       absolute 0x40003C0E;
    const register unsigned short int AESXIN1x0 = 8;
    sbit  AESXIN1x0_bit at AES256_AESAXIN.B8;
    const register unsigned short int AESXIN1x1 = 9;
    sbit  AESXIN1x1_bit at AES256_AESAXIN.B9;
    const register unsigned short int AESXIN1x2 = 10;
    sbit  AESXIN1x2_bit at AES256_AESAXIN.B10;
    const register unsigned short int AESXIN1x3 = 11;
    sbit  AESXIN1x3_bit at AES256_AESAXIN.B11;
    const register unsigned short int AESXIN1x4 = 12;
    sbit  AESXIN1x4_bit at AES256_AESAXIN.B12;
    const register unsigned short int AESXIN1x5 = 13;
    sbit  AESXIN1x5_bit at AES256_AESAXIN.B13;
    const register unsigned short int AESXIN1x6 = 14;
    sbit  AESXIN1x6_bit at AES256_AESAXIN.B14;
    const register unsigned short int AESXIN1x7 = 15;
    sbit  AESXIN1x7_bit at AES256_AESAXIN.B15;
    const register unsigned short int AESXIN0x0 = 0;
    sbit  AESXIN0x0_bit at AES256_AESAXIN.B0;
    const register unsigned short int AESXIN0x1 = 1;
    sbit  AESXIN0x1_bit at AES256_AESAXIN.B1;
    const register unsigned short int AESXIN0x2 = 2;
    sbit  AESXIN0x2_bit at AES256_AESAXIN.B2;
    const register unsigned short int AESXIN0x3 = 3;
    sbit  AESXIN0x3_bit at AES256_AESAXIN.B3;
    const register unsigned short int AESXIN0x4 = 4;
    sbit  AESXIN0x4_bit at AES256_AESAXIN.B4;
    const register unsigned short int AESXIN0x5 = 5;
    sbit  AESXIN0x5_bit at AES256_AESAXIN.B5;
    const register unsigned short int AESXIN0x6 = 6;
    sbit  AESXIN0x6_bit at AES256_AESAXIN.B6;
    const register unsigned short int AESXIN0x7 = 7;
    sbit  AESXIN0x7_bit at AES256_AESAXIN.B7;

sfr unsigned int   volatile CRC32_CRC32DI        absolute 0x40004000;
    const register unsigned short int CRC32DI0 = 0;
    sbit  CRC32DI0_bit at CRC32_CRC32DI.B0;
    const register unsigned short int CRC32DI1 = 1;
    sbit  CRC32DI1_bit at CRC32_CRC32DI.B1;
    const register unsigned short int CRC32DI2 = 2;
    sbit  CRC32DI2_bit at CRC32_CRC32DI.B2;
    const register unsigned short int CRC32DI3 = 3;
    sbit  CRC32DI3_bit at CRC32_CRC32DI.B3;
    const register unsigned short int CRC32DI4 = 4;
    sbit  CRC32DI4_bit at CRC32_CRC32DI.B4;
    const register unsigned short int CRC32DI5 = 5;
    sbit  CRC32DI5_bit at CRC32_CRC32DI.B5;
    const register unsigned short int CRC32DI6 = 6;
    sbit  CRC32DI6_bit at CRC32_CRC32DI.B6;
    const register unsigned short int CRC32DI7 = 7;
    sbit  CRC32DI7_bit at CRC32_CRC32DI.B7;
    const register unsigned short int CRC32DI8 = 8;
    sbit  CRC32DI8_bit at CRC32_CRC32DI.B8;
    const register unsigned short int CRC32DI9 = 9;
    sbit  CRC32DI9_bit at CRC32_CRC32DI.B9;
    const register unsigned short int CRC32DI10 = 10;
    sbit  CRC32DI10_bit at CRC32_CRC32DI.B10;
    const register unsigned short int CRC32DI11 = 11;
    sbit  CRC32DI11_bit at CRC32_CRC32DI.B11;
    const register unsigned short int CRC32DI12 = 12;
    sbit  CRC32DI12_bit at CRC32_CRC32DI.B12;
    const register unsigned short int CRC32DI13 = 13;
    sbit  CRC32DI13_bit at CRC32_CRC32DI.B13;
    const register unsigned short int CRC32DI14 = 14;
    sbit  CRC32DI14_bit at CRC32_CRC32DI.B14;
    const register unsigned short int CRC32DI15 = 15;
    sbit  CRC32DI15_bit at CRC32_CRC32DI.B15;

sfr unsigned int   volatile CRC32_CRC32DIRB      absolute 0x40004004;
    const register unsigned short int CRC32DIRB0 = 0;
    sbit  CRC32DIRB0_bit at CRC32_CRC32DIRB.B0;
    const register unsigned short int CRC32DIRB1 = 1;
    sbit  CRC32DIRB1_bit at CRC32_CRC32DIRB.B1;
    const register unsigned short int CRC32DIRB2 = 2;
    sbit  CRC32DIRB2_bit at CRC32_CRC32DIRB.B2;
    const register unsigned short int CRC32DIRB3 = 3;
    sbit  CRC32DIRB3_bit at CRC32_CRC32DIRB.B3;
    const register unsigned short int CRC32DIRB4 = 4;
    sbit  CRC32DIRB4_bit at CRC32_CRC32DIRB.B4;
    const register unsigned short int CRC32DIRB5 = 5;
    sbit  CRC32DIRB5_bit at CRC32_CRC32DIRB.B5;
    const register unsigned short int CRC32DIRB6 = 6;
    sbit  CRC32DIRB6_bit at CRC32_CRC32DIRB.B6;
    const register unsigned short int CRC32DIRB7 = 7;
    sbit  CRC32DIRB7_bit at CRC32_CRC32DIRB.B7;
    const register unsigned short int CRC32DIRB8 = 8;
    sbit  CRC32DIRB8_bit at CRC32_CRC32DIRB.B8;
    const register unsigned short int CRC32DIRB9 = 9;
    sbit  CRC32DIRB9_bit at CRC32_CRC32DIRB.B9;
    const register unsigned short int CRC32DIRB10 = 10;
    sbit  CRC32DIRB10_bit at CRC32_CRC32DIRB.B10;
    const register unsigned short int CRC32DIRB11 = 11;
    sbit  CRC32DIRB11_bit at CRC32_CRC32DIRB.B11;
    const register unsigned short int CRC32DIRB12 = 12;
    sbit  CRC32DIRB12_bit at CRC32_CRC32DIRB.B12;
    const register unsigned short int CRC32DIRB13 = 13;
    sbit  CRC32DIRB13_bit at CRC32_CRC32DIRB.B13;
    const register unsigned short int CRC32DIRB14 = 14;
    sbit  CRC32DIRB14_bit at CRC32_CRC32DIRB.B14;
    const register unsigned short int CRC32DIRB15 = 15;
    sbit  CRC32DIRB15_bit at CRC32_CRC32DIRB.B15;

sfr unsigned int   volatile CRC32_CRC32INIRES_LO absolute 0x40004008;
    const register unsigned short int CRC32INIRES_LO0 = 0;
    sbit  CRC32INIRES_LO0_bit at CRC32_CRC32INIRES_LO.B0;
    const register unsigned short int CRC32INIRES_LO1 = 1;
    sbit  CRC32INIRES_LO1_bit at CRC32_CRC32INIRES_LO.B1;
    const register unsigned short int CRC32INIRES_LO2 = 2;
    sbit  CRC32INIRES_LO2_bit at CRC32_CRC32INIRES_LO.B2;
    const register unsigned short int CRC32INIRES_LO3 = 3;
    sbit  CRC32INIRES_LO3_bit at CRC32_CRC32INIRES_LO.B3;
    const register unsigned short int CRC32INIRES_LO4 = 4;
    sbit  CRC32INIRES_LO4_bit at CRC32_CRC32INIRES_LO.B4;
    const register unsigned short int CRC32INIRES_LO5 = 5;
    sbit  CRC32INIRES_LO5_bit at CRC32_CRC32INIRES_LO.B5;
    const register unsigned short int CRC32INIRES_LO6 = 6;
    sbit  CRC32INIRES_LO6_bit at CRC32_CRC32INIRES_LO.B6;
    const register unsigned short int CRC32INIRES_LO7 = 7;
    sbit  CRC32INIRES_LO7_bit at CRC32_CRC32INIRES_LO.B7;
    const register unsigned short int CRC32INIRES_LO8 = 8;
    sbit  CRC32INIRES_LO8_bit at CRC32_CRC32INIRES_LO.B8;
    const register unsigned short int CRC32INIRES_LO9 = 9;
    sbit  CRC32INIRES_LO9_bit at CRC32_CRC32INIRES_LO.B9;
    const register unsigned short int CRC32INIRES_LO10 = 10;
    sbit  CRC32INIRES_LO10_bit at CRC32_CRC32INIRES_LO.B10;
    const register unsigned short int CRC32INIRES_LO11 = 11;
    sbit  CRC32INIRES_LO11_bit at CRC32_CRC32INIRES_LO.B11;
    const register unsigned short int CRC32INIRES_LO12 = 12;
    sbit  CRC32INIRES_LO12_bit at CRC32_CRC32INIRES_LO.B12;
    const register unsigned short int CRC32INIRES_LO13 = 13;
    sbit  CRC32INIRES_LO13_bit at CRC32_CRC32INIRES_LO.B13;
    const register unsigned short int CRC32INIRES_LO14 = 14;
    sbit  CRC32INIRES_LO14_bit at CRC32_CRC32INIRES_LO.B14;
    const register unsigned short int CRC32INIRES_LO15 = 15;
    sbit  CRC32INIRES_LO15_bit at CRC32_CRC32INIRES_LO.B15;

sfr unsigned int   volatile CRC32_CRC32INIRES_HI absolute 0x4000400A;
    const register unsigned short int CRC32INIRES_HI0 = 0;
    sbit  CRC32INIRES_HI0_bit at CRC32_CRC32INIRES_HI.B0;
    const register unsigned short int CRC32INIRES_HI1 = 1;
    sbit  CRC32INIRES_HI1_bit at CRC32_CRC32INIRES_HI.B1;
    const register unsigned short int CRC32INIRES_HI2 = 2;
    sbit  CRC32INIRES_HI2_bit at CRC32_CRC32INIRES_HI.B2;
    const register unsigned short int CRC32INIRES_HI3 = 3;
    sbit  CRC32INIRES_HI3_bit at CRC32_CRC32INIRES_HI.B3;
    const register unsigned short int CRC32INIRES_HI4 = 4;
    sbit  CRC32INIRES_HI4_bit at CRC32_CRC32INIRES_HI.B4;
    const register unsigned short int CRC32INIRES_HI5 = 5;
    sbit  CRC32INIRES_HI5_bit at CRC32_CRC32INIRES_HI.B5;
    const register unsigned short int CRC32INIRES_HI6 = 6;
    sbit  CRC32INIRES_HI6_bit at CRC32_CRC32INIRES_HI.B6;
    const register unsigned short int CRC32INIRES_HI7 = 7;
    sbit  CRC32INIRES_HI7_bit at CRC32_CRC32INIRES_HI.B7;
    const register unsigned short int CRC32INIRES_HI8 = 8;
    sbit  CRC32INIRES_HI8_bit at CRC32_CRC32INIRES_HI.B8;
    const register unsigned short int CRC32INIRES_HI9 = 9;
    sbit  CRC32INIRES_HI9_bit at CRC32_CRC32INIRES_HI.B9;
    const register unsigned short int CRC32INIRES_HI10 = 10;
    sbit  CRC32INIRES_HI10_bit at CRC32_CRC32INIRES_HI.B10;
    const register unsigned short int CRC32INIRES_HI11 = 11;
    sbit  CRC32INIRES_HI11_bit at CRC32_CRC32INIRES_HI.B11;
    const register unsigned short int CRC32INIRES_HI12 = 12;
    sbit  CRC32INIRES_HI12_bit at CRC32_CRC32INIRES_HI.B12;
    const register unsigned short int CRC32INIRES_HI13 = 13;
    sbit  CRC32INIRES_HI13_bit at CRC32_CRC32INIRES_HI.B13;
    const register unsigned short int CRC32INIRES_HI14 = 14;
    sbit  CRC32INIRES_HI14_bit at CRC32_CRC32INIRES_HI.B14;
    const register unsigned short int CRC32INIRES_HI15 = 15;
    sbit  CRC32INIRES_HI15_bit at CRC32_CRC32INIRES_HI.B15;

sfr unsigned int   volatile CRC32_CRC32RESR_LO   absolute 0x4000400C;
    const register unsigned short int CRC32RESR_LO0 = 0;
    sbit  CRC32RESR_LO0_bit at CRC32_CRC32RESR_LO.B0;
    const register unsigned short int CRC32RESR_LO1 = 1;
    sbit  CRC32RESR_LO1_bit at CRC32_CRC32RESR_LO.B1;
    const register unsigned short int CRC32RESR_LO2 = 2;
    sbit  CRC32RESR_LO2_bit at CRC32_CRC32RESR_LO.B2;
    const register unsigned short int CRC32RESR_LO3 = 3;
    sbit  CRC32RESR_LO3_bit at CRC32_CRC32RESR_LO.B3;
    const register unsigned short int CRC32RESR_LO4 = 4;
    sbit  CRC32RESR_LO4_bit at CRC32_CRC32RESR_LO.B4;
    const register unsigned short int CRC32RESR_LO5 = 5;
    sbit  CRC32RESR_LO5_bit at CRC32_CRC32RESR_LO.B5;
    const register unsigned short int CRC32RESR_LO6 = 6;
    sbit  CRC32RESR_LO6_bit at CRC32_CRC32RESR_LO.B6;
    const register unsigned short int CRC32RESR_LO7 = 7;
    sbit  CRC32RESR_LO7_bit at CRC32_CRC32RESR_LO.B7;
    const register unsigned short int CRC32RESR_LO8 = 8;
    sbit  CRC32RESR_LO8_bit at CRC32_CRC32RESR_LO.B8;
    const register unsigned short int CRC32RESR_LO9 = 9;
    sbit  CRC32RESR_LO9_bit at CRC32_CRC32RESR_LO.B9;
    const register unsigned short int CRC32RESR_LO10 = 10;
    sbit  CRC32RESR_LO10_bit at CRC32_CRC32RESR_LO.B10;
    const register unsigned short int CRC32RESR_LO11 = 11;
    sbit  CRC32RESR_LO11_bit at CRC32_CRC32RESR_LO.B11;
    const register unsigned short int CRC32RESR_LO12 = 12;
    sbit  CRC32RESR_LO12_bit at CRC32_CRC32RESR_LO.B12;
    const register unsigned short int CRC32RESR_LO13 = 13;
    sbit  CRC32RESR_LO13_bit at CRC32_CRC32RESR_LO.B13;
    const register unsigned short int CRC32RESR_LO14 = 14;
    sbit  CRC32RESR_LO14_bit at CRC32_CRC32RESR_LO.B14;
    const register unsigned short int CRC32RESR_LO15 = 15;
    sbit  CRC32RESR_LO15_bit at CRC32_CRC32RESR_LO.B15;

sfr unsigned int   volatile CRC32_CRC32RESR_HI   absolute 0x4000400E;
    const register unsigned short int CRC32RESR_HI0 = 0;
    sbit  CRC32RESR_HI0_bit at CRC32_CRC32RESR_HI.B0;
    const register unsigned short int CRC32RESR_HI1 = 1;
    sbit  CRC32RESR_HI1_bit at CRC32_CRC32RESR_HI.B1;
    const register unsigned short int CRC32RESR_HI2 = 2;
    sbit  CRC32RESR_HI2_bit at CRC32_CRC32RESR_HI.B2;
    const register unsigned short int CRC32RESR_HI3 = 3;
    sbit  CRC32RESR_HI3_bit at CRC32_CRC32RESR_HI.B3;
    const register unsigned short int CRC32RESR_HI4 = 4;
    sbit  CRC32RESR_HI4_bit at CRC32_CRC32RESR_HI.B4;
    const register unsigned short int CRC32RESR_HI5 = 5;
    sbit  CRC32RESR_HI5_bit at CRC32_CRC32RESR_HI.B5;
    const register unsigned short int CRC32RESR_HI6 = 6;
    sbit  CRC32RESR_HI6_bit at CRC32_CRC32RESR_HI.B6;
    const register unsigned short int CRC32RESR_HI7 = 7;
    sbit  CRC32RESR_HI7_bit at CRC32_CRC32RESR_HI.B7;
    const register unsigned short int CRC32RESR_HI8 = 8;
    sbit  CRC32RESR_HI8_bit at CRC32_CRC32RESR_HI.B8;
    const register unsigned short int CRC32RESR_HI9 = 9;
    sbit  CRC32RESR_HI9_bit at CRC32_CRC32RESR_HI.B9;
    const register unsigned short int CRC32RESR_HI10 = 10;
    sbit  CRC32RESR_HI10_bit at CRC32_CRC32RESR_HI.B10;
    const register unsigned short int CRC32RESR_HI11 = 11;
    sbit  CRC32RESR_HI11_bit at CRC32_CRC32RESR_HI.B11;
    const register unsigned short int CRC32RESR_HI12 = 12;
    sbit  CRC32RESR_HI12_bit at CRC32_CRC32RESR_HI.B12;
    const register unsigned short int CRC32RESR_HI13 = 13;
    sbit  CRC32RESR_HI13_bit at CRC32_CRC32RESR_HI.B13;
    const register unsigned short int CRC32RESR_HI14 = 14;
    sbit  CRC32RESR_HI14_bit at CRC32_CRC32RESR_HI.B14;
    const register unsigned short int CRC32RESR_HI15 = 15;
    sbit  CRC32RESR_HI15_bit at CRC32_CRC32RESR_HI.B15;

sfr unsigned int   volatile CRC32_CRC16DI        absolute 0x40004010;
    const register unsigned short int CRC16DI0 = 0;
    sbit  CRC16DI0_bit at CRC32_CRC16DI.B0;
    const register unsigned short int CRC16DI1 = 1;
    sbit  CRC16DI1_bit at CRC32_CRC16DI.B1;
    const register unsigned short int CRC16DI2 = 2;
    sbit  CRC16DI2_bit at CRC32_CRC16DI.B2;
    const register unsigned short int CRC16DI3 = 3;
    sbit  CRC16DI3_bit at CRC32_CRC16DI.B3;
    const register unsigned short int CRC16DI4 = 4;
    sbit  CRC16DI4_bit at CRC32_CRC16DI.B4;
    const register unsigned short int CRC16DI5 = 5;
    sbit  CRC16DI5_bit at CRC32_CRC16DI.B5;
    const register unsigned short int CRC16DI6 = 6;
    sbit  CRC16DI6_bit at CRC32_CRC16DI.B6;
    const register unsigned short int CRC16DI7 = 7;
    sbit  CRC16DI7_bit at CRC32_CRC16DI.B7;
    const register unsigned short int CRC16DI8 = 8;
    sbit  CRC16DI8_bit at CRC32_CRC16DI.B8;
    const register unsigned short int CRC16DI9 = 9;
    sbit  CRC16DI9_bit at CRC32_CRC16DI.B9;
    const register unsigned short int CRC16DI10 = 10;
    sbit  CRC16DI10_bit at CRC32_CRC16DI.B10;
    const register unsigned short int CRC16DI11 = 11;
    sbit  CRC16DI11_bit at CRC32_CRC16DI.B11;
    const register unsigned short int CRC16DI12 = 12;
    sbit  CRC16DI12_bit at CRC32_CRC16DI.B12;
    const register unsigned short int CRC16DI13 = 13;
    sbit  CRC16DI13_bit at CRC32_CRC16DI.B13;
    const register unsigned short int CRC16DI14 = 14;
    sbit  CRC16DI14_bit at CRC32_CRC16DI.B14;
    const register unsigned short int CRC16DI15 = 15;
    sbit  CRC16DI15_bit at CRC32_CRC16DI.B15;

sfr unsigned int   volatile CRC32_CRC16DIRB      absolute 0x40004014;
    const register unsigned short int CRC16DIRB0 = 0;
    sbit  CRC16DIRB0_bit at CRC32_CRC16DIRB.B0;
    const register unsigned short int CRC16DIRB1 = 1;
    sbit  CRC16DIRB1_bit at CRC32_CRC16DIRB.B1;
    const register unsigned short int CRC16DIRB2 = 2;
    sbit  CRC16DIRB2_bit at CRC32_CRC16DIRB.B2;
    const register unsigned short int CRC16DIRB3 = 3;
    sbit  CRC16DIRB3_bit at CRC32_CRC16DIRB.B3;
    const register unsigned short int CRC16DIRB4 = 4;
    sbit  CRC16DIRB4_bit at CRC32_CRC16DIRB.B4;
    const register unsigned short int CRC16DIRB5 = 5;
    sbit  CRC16DIRB5_bit at CRC32_CRC16DIRB.B5;
    const register unsigned short int CRC16DIRB6 = 6;
    sbit  CRC16DIRB6_bit at CRC32_CRC16DIRB.B6;
    const register unsigned short int CRC16DIRB7 = 7;
    sbit  CRC16DIRB7_bit at CRC32_CRC16DIRB.B7;
    const register unsigned short int CRC16DIRB8 = 8;
    sbit  CRC16DIRB8_bit at CRC32_CRC16DIRB.B8;
    const register unsigned short int CRC16DIRB9 = 9;
    sbit  CRC16DIRB9_bit at CRC32_CRC16DIRB.B9;
    const register unsigned short int CRC16DIRB10 = 10;
    sbit  CRC16DIRB10_bit at CRC32_CRC16DIRB.B10;
    const register unsigned short int CRC16DIRB11 = 11;
    sbit  CRC16DIRB11_bit at CRC32_CRC16DIRB.B11;
    const register unsigned short int CRC16DIRB12 = 12;
    sbit  CRC16DIRB12_bit at CRC32_CRC16DIRB.B12;
    const register unsigned short int CRC16DIRB13 = 13;
    sbit  CRC16DIRB13_bit at CRC32_CRC16DIRB.B13;
    const register unsigned short int CRC16DIRB14 = 14;
    sbit  CRC16DIRB14_bit at CRC32_CRC16DIRB.B14;
    const register unsigned short int CRC16DIRB15 = 15;
    sbit  CRC16DIRB15_bit at CRC32_CRC16DIRB.B15;

sfr unsigned int   volatile CRC32_CRC16INIRES    absolute 0x40004018;
    const register unsigned short int CRC16INIRES0 = 0;
    sbit  CRC16INIRES0_bit at CRC32_CRC16INIRES.B0;
    const register unsigned short int CRC16INIRES1 = 1;
    sbit  CRC16INIRES1_bit at CRC32_CRC16INIRES.B1;
    const register unsigned short int CRC16INIRES2 = 2;
    sbit  CRC16INIRES2_bit at CRC32_CRC16INIRES.B2;
    const register unsigned short int CRC16INIRES3 = 3;
    sbit  CRC16INIRES3_bit at CRC32_CRC16INIRES.B3;
    const register unsigned short int CRC16INIRES4 = 4;
    sbit  CRC16INIRES4_bit at CRC32_CRC16INIRES.B4;
    const register unsigned short int CRC16INIRES5 = 5;
    sbit  CRC16INIRES5_bit at CRC32_CRC16INIRES.B5;
    const register unsigned short int CRC16INIRES6 = 6;
    sbit  CRC16INIRES6_bit at CRC32_CRC16INIRES.B6;
    const register unsigned short int CRC16INIRES7 = 7;
    sbit  CRC16INIRES7_bit at CRC32_CRC16INIRES.B7;
    const register unsigned short int CRC16INIRES8 = 8;
    sbit  CRC16INIRES8_bit at CRC32_CRC16INIRES.B8;
    const register unsigned short int CRC16INIRES9 = 9;
    sbit  CRC16INIRES9_bit at CRC32_CRC16INIRES.B9;
    const register unsigned short int CRC16INIRES10 = 10;
    sbit  CRC16INIRES10_bit at CRC32_CRC16INIRES.B10;
    const register unsigned short int CRC16INIRES11 = 11;
    sbit  CRC16INIRES11_bit at CRC32_CRC16INIRES.B11;
    const register unsigned short int CRC16INIRES12 = 12;
    sbit  CRC16INIRES12_bit at CRC32_CRC16INIRES.B12;
    const register unsigned short int CRC16INIRES13 = 13;
    sbit  CRC16INIRES13_bit at CRC32_CRC16INIRES.B13;
    const register unsigned short int CRC16INIRES14 = 14;
    sbit  CRC16INIRES14_bit at CRC32_CRC16INIRES.B14;
    const register unsigned short int CRC16INIRES15 = 15;
    sbit  CRC16INIRES15_bit at CRC32_CRC16INIRES.B15;

sfr unsigned int   volatile CRC32_CRC16RESR      absolute 0x4000401E;
    const register unsigned short int CRC16RESR0 = 0;
    sbit  CRC16RESR0_bit at CRC32_CRC16RESR.B0;
    const register unsigned short int CRC16RESR1 = 1;
    sbit  CRC16RESR1_bit at CRC32_CRC16RESR.B1;
    const register unsigned short int CRC16RESR2 = 2;
    sbit  CRC16RESR2_bit at CRC32_CRC16RESR.B2;
    const register unsigned short int CRC16RESR3 = 3;
    sbit  CRC16RESR3_bit at CRC32_CRC16RESR.B3;
    const register unsigned short int CRC16RESR4 = 4;
    sbit  CRC16RESR4_bit at CRC32_CRC16RESR.B4;
    const register unsigned short int CRC16RESR5 = 5;
    sbit  CRC16RESR5_bit at CRC32_CRC16RESR.B5;
    const register unsigned short int CRC16RESR6 = 6;
    sbit  CRC16RESR6_bit at CRC32_CRC16RESR.B6;
    const register unsigned short int CRC16RESR7 = 7;
    sbit  CRC16RESR7_bit at CRC32_CRC16RESR.B7;
    const register unsigned short int CRC16RESR8 = 8;
    sbit  CRC16RESR8_bit at CRC32_CRC16RESR.B8;
    const register unsigned short int CRC16RESR9 = 9;
    sbit  CRC16RESR9_bit at CRC32_CRC16RESR.B9;
    const register unsigned short int CRC16RESR10 = 10;
    sbit  CRC16RESR10_bit at CRC32_CRC16RESR.B10;
    const register unsigned short int CRC16RESR11 = 11;
    sbit  CRC16RESR11_bit at CRC32_CRC16RESR.B11;
    const register unsigned short int CRC16RESR12 = 12;
    sbit  CRC16RESR12_bit at CRC32_CRC16RESR.B12;
    const register unsigned short int CRC16RESR13 = 13;
    sbit  CRC16RESR13_bit at CRC32_CRC16RESR.B13;
    const register unsigned short int CRC16RESR14 = 14;
    sbit  CRC16RESR14_bit at CRC32_CRC16RESR.B14;
    const register unsigned short int CRC16RESR15 = 15;
    sbit  CRC16RESR15_bit at CRC32_CRC16RESR.B15;

sfr unsigned int   volatile RTC_C_RTCCTL0        absolute 0x40004400;
    const register unsigned short int RTCKEY0 = 8;
    sbit  RTCKEY0_bit at RTC_C_RTCCTL0.B8;
    const register unsigned short int RTCKEY1 = 9;
    sbit  RTCKEY1_bit at RTC_C_RTCCTL0.B9;
    const register unsigned short int RTCKEY2 = 10;
    sbit  RTCKEY2_bit at RTC_C_RTCCTL0.B10;
    const register unsigned short int RTCKEY3 = 11;
    sbit  RTCKEY3_bit at RTC_C_RTCCTL0.B11;
    const register unsigned short int RTCKEY4 = 12;
    sbit  RTCKEY4_bit at RTC_C_RTCCTL0.B12;
    const register unsigned short int RTCKEY5 = 13;
    sbit  RTCKEY5_bit at RTC_C_RTCCTL0.B13;
    const register unsigned short int RTCKEY6 = 14;
    sbit  RTCKEY6_bit at RTC_C_RTCCTL0.B14;
    const register unsigned short int RTCKEY7 = 15;
    sbit  RTCKEY7_bit at RTC_C_RTCCTL0.B15;
    const register unsigned short int RTCOFIE = 7;
    sbit  RTCOFIE_bit at RTC_C_RTCCTL0.B7;
    const register unsigned short int RTCTEVIE = 6;
    sbit  RTCTEVIE_bit at RTC_C_RTCCTL0.B6;
    const register unsigned short int RTCAIE = 5;
    sbit  RTCAIE_bit at RTC_C_RTCCTL0.B5;
    const register unsigned short int RTCRDYIE = 4;
    sbit  RTCRDYIE_bit at RTC_C_RTCCTL0.B4;
    const register unsigned short int RTCOFIFG = 3;
    sbit  RTCOFIFG_bit at RTC_C_RTCCTL0.B3;
    const register unsigned short int RTCTEVIFG = 2;
    sbit  RTCTEVIFG_bit at RTC_C_RTCCTL0.B2;
    const register unsigned short int RTCAIFG = 1;
    sbit  RTCAIFG_bit at RTC_C_RTCCTL0.B1;
    const register unsigned short int RTCRDYIFG = 0;
    sbit  RTCRDYIFG_bit at RTC_C_RTCCTL0.B0;

sfr unsigned int   volatile RTC_C_RTCCTL13       absolute 0x40004402;
    const register unsigned short int RTCCALF0 = 8;
    sbit  RTCCALF0_bit at RTC_C_RTCCTL13.B8;
    const register unsigned short int RTCCALF1 = 9;
    sbit  RTCCALF1_bit at RTC_C_RTCCTL13.B9;
    const register unsigned short int RTCBCD = 7;
    sbit  RTCBCD_bit at RTC_C_RTCCTL13.B7;
    const register unsigned short int RTCHOLD = 6;
    sbit  RTCHOLD_bit at RTC_C_RTCCTL13.B6;
    const register unsigned short int RTCMODE = 5;
    sbit  RTCMODE_bit at RTC_C_RTCCTL13.B5;
    const register unsigned short int RTCRDY = 4;
    sbit  RTCRDY_bit at RTC_C_RTCCTL13.B4;
    const register unsigned short int RTCSSEL0 = 2;
    sbit  RTCSSEL0_bit at RTC_C_RTCCTL13.B2;
    const register unsigned short int RTCSSEL1 = 3;
    sbit  RTCSSEL1_bit at RTC_C_RTCCTL13.B3;
    const register unsigned short int RTCTEV0 = 0;
    sbit  RTCTEV0_bit at RTC_C_RTCCTL13.B0;
    const register unsigned short int RTCTEV1 = 1;
    sbit  RTCTEV1_bit at RTC_C_RTCCTL13.B1;

sfr unsigned int   volatile RTC_C_RTCOCAL        absolute 0x40004404;
    const register unsigned short int RTCOCALS = 15;
    sbit  RTCOCALS_bit at RTC_C_RTCOCAL.B15;
    const register unsigned short int RTCOCAL0 = 0;
    sbit  RTCOCAL0_bit at RTC_C_RTCOCAL.B0;
    const register unsigned short int RTCOCAL1 = 1;
    sbit  RTCOCAL1_bit at RTC_C_RTCOCAL.B1;
    const register unsigned short int RTCOCAL2 = 2;
    sbit  RTCOCAL2_bit at RTC_C_RTCOCAL.B2;
    const register unsigned short int RTCOCAL3 = 3;
    sbit  RTCOCAL3_bit at RTC_C_RTCOCAL.B3;
    const register unsigned short int RTCOCAL4 = 4;
    sbit  RTCOCAL4_bit at RTC_C_RTCOCAL.B4;
    const register unsigned short int RTCOCAL5 = 5;
    sbit  RTCOCAL5_bit at RTC_C_RTCOCAL.B5;
    const register unsigned short int RTCOCAL6 = 6;
    sbit  RTCOCAL6_bit at RTC_C_RTCOCAL.B6;
    const register unsigned short int RTCOCAL7 = 7;
    sbit  RTCOCAL7_bit at RTC_C_RTCOCAL.B7;

sfr unsigned int   volatile RTC_C_RTCTCMP        absolute 0x40004406;
    const register unsigned short int RTCTCMPS = 15;
    sbit  RTCTCMPS_bit at RTC_C_RTCTCMP.B15;
    const register unsigned short int RTCTCRDY = 14;
    sbit  RTCTCRDY_bit at RTC_C_RTCTCMP.B14;
    const register unsigned short int RTCTCOK = 13;
    sbit  RTCTCOK_bit at RTC_C_RTCTCMP.B13;
    const register unsigned short int RTCTCMP0 = 0;
    sbit  RTCTCMP0_bit at RTC_C_RTCTCMP.B0;
    const register unsigned short int RTCTCMP1 = 1;
    sbit  RTCTCMP1_bit at RTC_C_RTCTCMP.B1;
    const register unsigned short int RTCTCMP2 = 2;
    sbit  RTCTCMP2_bit at RTC_C_RTCTCMP.B2;
    const register unsigned short int RTCTCMP3 = 3;
    sbit  RTCTCMP3_bit at RTC_C_RTCTCMP.B3;
    const register unsigned short int RTCTCMP4 = 4;
    sbit  RTCTCMP4_bit at RTC_C_RTCTCMP.B4;
    const register unsigned short int RTCTCMP5 = 5;
    sbit  RTCTCMP5_bit at RTC_C_RTCTCMP.B5;
    const register unsigned short int RTCTCMP6 = 6;
    sbit  RTCTCMP6_bit at RTC_C_RTCTCMP.B6;
    const register unsigned short int RTCTCMP7 = 7;
    sbit  RTCTCMP7_bit at RTC_C_RTCTCMP.B7;

sfr unsigned int   volatile RTC_C_RTCPS0CTL      absolute 0x40004408;
    const register unsigned short int RT0IP0 = 2;
    sbit  RT0IP0_bit at RTC_C_RTCPS0CTL.B2;
    const register unsigned short int RT0IP1 = 3;
    sbit  RT0IP1_bit at RTC_C_RTCPS0CTL.B3;
    const register unsigned short int RT0IP2 = 4;
    sbit  RT0IP2_bit at RTC_C_RTCPS0CTL.B4;
    const register unsigned short int RT0PSIE = 1;
    sbit  RT0PSIE_bit at RTC_C_RTCPS0CTL.B1;
    const register unsigned short int RT0PSIFG = 0;
    sbit  RT0PSIFG_bit at RTC_C_RTCPS0CTL.B0;

sfr unsigned int   volatile RTC_C_RTCPS1CTL      absolute 0x4000440A;
    const register unsigned short int RT1IP0 = 2;
    sbit  RT1IP0_bit at RTC_C_RTCPS1CTL.B2;
    const register unsigned short int RT1IP1 = 3;
    sbit  RT1IP1_bit at RTC_C_RTCPS1CTL.B3;
    const register unsigned short int RT1IP2 = 4;
    sbit  RT1IP2_bit at RTC_C_RTCPS1CTL.B4;
    const register unsigned short int RT1PSIE = 1;
    sbit  RT1PSIE_bit at RTC_C_RTCPS1CTL.B1;
    const register unsigned short int RT1PSIFG = 0;
    sbit  RT1PSIFG_bit at RTC_C_RTCPS1CTL.B0;

sfr unsigned int   volatile RTC_C_RTCPS          absolute 0x4000440C;
    const register unsigned short int RT1PS0 = 8;
    sbit  RT1PS0_bit at RTC_C_RTCPS.B8;
    const register unsigned short int RT1PS1 = 9;
    sbit  RT1PS1_bit at RTC_C_RTCPS.B9;
    const register unsigned short int RT1PS2 = 10;
    sbit  RT1PS2_bit at RTC_C_RTCPS.B10;
    const register unsigned short int RT1PS3 = 11;
    sbit  RT1PS3_bit at RTC_C_RTCPS.B11;
    const register unsigned short int RT1PS4 = 12;
    sbit  RT1PS4_bit at RTC_C_RTCPS.B12;
    const register unsigned short int RT1PS5 = 13;
    sbit  RT1PS5_bit at RTC_C_RTCPS.B13;
    const register unsigned short int RT1PS6 = 14;
    sbit  RT1PS6_bit at RTC_C_RTCPS.B14;
    const register unsigned short int RT1PS7 = 15;
    sbit  RT1PS7_bit at RTC_C_RTCPS.B15;
    const register unsigned short int RT0PS0 = 0;
    sbit  RT0PS0_bit at RTC_C_RTCPS.B0;
    const register unsigned short int RT0PS1 = 1;
    sbit  RT0PS1_bit at RTC_C_RTCPS.B1;
    const register unsigned short int RT0PS2 = 2;
    sbit  RT0PS2_bit at RTC_C_RTCPS.B2;
    const register unsigned short int RT0PS3 = 3;
    sbit  RT0PS3_bit at RTC_C_RTCPS.B3;
    const register unsigned short int RT0PS4 = 4;
    sbit  RT0PS4_bit at RTC_C_RTCPS.B4;
    const register unsigned short int RT0PS5 = 5;
    sbit  RT0PS5_bit at RTC_C_RTCPS.B5;
    const register unsigned short int RT0PS6 = 6;
    sbit  RT0PS6_bit at RTC_C_RTCPS.B6;
    const register unsigned short int RT0PS7 = 7;
    sbit  RT0PS7_bit at RTC_C_RTCPS.B7;

sfr unsigned int   volatile RTC_C_RTCIV          absolute 0x4000440E;
    const register unsigned short int RTCIV0 = 0;
    sbit  RTCIV0_bit at RTC_C_RTCIV.B0;
    const register unsigned short int RTCIV1 = 1;
    sbit  RTCIV1_bit at RTC_C_RTCIV.B1;
    const register unsigned short int RTCIV2 = 2;
    sbit  RTCIV2_bit at RTC_C_RTCIV.B2;
    const register unsigned short int RTCIV3 = 3;
    sbit  RTCIV3_bit at RTC_C_RTCIV.B3;
    const register unsigned short int RTCIV4 = 4;
    sbit  RTCIV4_bit at RTC_C_RTCIV.B4;
    const register unsigned short int RTCIV5 = 5;
    sbit  RTCIV5_bit at RTC_C_RTCIV.B5;
    const register unsigned short int RTCIV6 = 6;
    sbit  RTCIV6_bit at RTC_C_RTCIV.B6;
    const register unsigned short int RTCIV7 = 7;
    sbit  RTCIV7_bit at RTC_C_RTCIV.B7;
    const register unsigned short int RTCIV8 = 8;
    sbit  RTCIV8_bit at RTC_C_RTCIV.B8;
    const register unsigned short int RTCIV9 = 9;
    sbit  RTCIV9_bit at RTC_C_RTCIV.B9;
    const register unsigned short int RTCIV10 = 10;
    sbit  RTCIV10_bit at RTC_C_RTCIV.B10;
    const register unsigned short int RTCIV11 = 11;
    sbit  RTCIV11_bit at RTC_C_RTCIV.B11;
    const register unsigned short int RTCIV12 = 12;
    sbit  RTCIV12_bit at RTC_C_RTCIV.B12;
    const register unsigned short int RTCIV13 = 13;
    sbit  RTCIV13_bit at RTC_C_RTCIV.B13;
    const register unsigned short int RTCIV14 = 14;
    sbit  RTCIV14_bit at RTC_C_RTCIV.B14;
    const register unsigned short int RTCIV15 = 15;
    sbit  RTCIV15_bit at RTC_C_RTCIV.B15;

sfr unsigned int   volatile RTC_C_RTCTIM0        absolute 0x40004410;
    const register unsigned short int Seconds0 = 0;
    sbit  Seconds0_bit at RTC_C_RTCTIM0.B0;
    const register unsigned short int Seconds1 = 1;
    sbit  Seconds1_bit at RTC_C_RTCTIM0.B1;
    const register unsigned short int Seconds2 = 2;
    sbit  Seconds2_bit at RTC_C_RTCTIM0.B2;
    const register unsigned short int Seconds3 = 3;
    sbit  Seconds3_bit at RTC_C_RTCTIM0.B3;
    const register unsigned short int Seconds4 = 4;
    sbit  Seconds4_bit at RTC_C_RTCTIM0.B4;
    const register unsigned short int Seconds5 = 5;
    sbit  Seconds5_bit at RTC_C_RTCTIM0.B5;
    const register unsigned short int Minutes0 = 8;
    sbit  Minutes0_bit at RTC_C_RTCTIM0.B8;
    const register unsigned short int Minutes1 = 9;
    sbit  Minutes1_bit at RTC_C_RTCTIM0.B9;
    const register unsigned short int Minutes2 = 10;
    sbit  Minutes2_bit at RTC_C_RTCTIM0.B10;
    const register unsigned short int Minutes3 = 11;
    sbit  Minutes3_bit at RTC_C_RTCTIM0.B11;
    const register unsigned short int Minutes4 = 12;
    sbit  Minutes4_bit at RTC_C_RTCTIM0.B12;
    const register unsigned short int Minutes5 = 13;
    sbit  Minutes5_bit at RTC_C_RTCTIM0.B13;

sfr unsigned int   volatile RTC_C_RTCTIM1        absolute 0x40004412;
    const register unsigned short int Hours0 = 0;
    sbit  Hours0_bit at RTC_C_RTCTIM1.B0;
    const register unsigned short int Hours1 = 1;
    sbit  Hours1_bit at RTC_C_RTCTIM1.B1;
    const register unsigned short int Hours2 = 2;
    sbit  Hours2_bit at RTC_C_RTCTIM1.B2;
    const register unsigned short int Hours3 = 3;
    sbit  Hours3_bit at RTC_C_RTCTIM1.B3;
    const register unsigned short int Hours4 = 4;
    sbit  Hours4_bit at RTC_C_RTCTIM1.B4;
    const register unsigned short int DayofWeek0 = 8;
    sbit  DayofWeek0_bit at RTC_C_RTCTIM1.B8;
    const register unsigned short int DayofWeek1 = 9;
    sbit  DayofWeek1_bit at RTC_C_RTCTIM1.B9;
    const register unsigned short int DayofWeek2 = 10;
    sbit  DayofWeek2_bit at RTC_C_RTCTIM1.B10;

sfr unsigned int   volatile RTC_C_RTCDATE        absolute 0x40004414;
    const register unsigned short int Day0 = 0;
    sbit  Day0_bit at RTC_C_RTCDATE.B0;
    const register unsigned short int Day1 = 1;
    sbit  Day1_bit at RTC_C_RTCDATE.B1;
    const register unsigned short int Day2 = 2;
    sbit  Day2_bit at RTC_C_RTCDATE.B2;
    const register unsigned short int Day3 = 3;
    sbit  Day3_bit at RTC_C_RTCDATE.B3;
    const register unsigned short int Day4 = 4;
    sbit  Day4_bit at RTC_C_RTCDATE.B4;
    const register unsigned short int Month0 = 8;
    sbit  Month0_bit at RTC_C_RTCDATE.B8;
    const register unsigned short int Month1 = 9;
    sbit  Month1_bit at RTC_C_RTCDATE.B9;
    const register unsigned short int Month2 = 10;
    sbit  Month2_bit at RTC_C_RTCDATE.B10;
    const register unsigned short int Month3 = 11;
    sbit  Month3_bit at RTC_C_RTCDATE.B11;

sfr unsigned int   volatile RTC_C_RTCYEAR        absolute 0x40004416;
    const register unsigned short int YearLowByte0 = 0;
    sbit  YearLowByte0_bit at RTC_C_RTCYEAR.B0;
    const register unsigned short int YearLowByte1 = 1;
    sbit  YearLowByte1_bit at RTC_C_RTCYEAR.B1;
    const register unsigned short int YearLowByte2 = 2;
    sbit  YearLowByte2_bit at RTC_C_RTCYEAR.B2;
    const register unsigned short int YearLowByte3 = 3;
    sbit  YearLowByte3_bit at RTC_C_RTCYEAR.B3;
    const register unsigned short int YearLowByte4 = 4;
    sbit  YearLowByte4_bit at RTC_C_RTCYEAR.B4;
    const register unsigned short int YearLowByte5 = 5;
    sbit  YearLowByte5_bit at RTC_C_RTCYEAR.B5;
    const register unsigned short int YearLowByte6 = 6;
    sbit  YearLowByte6_bit at RTC_C_RTCYEAR.B6;
    const register unsigned short int YearLowByte7 = 7;
    sbit  YearLowByte7_bit at RTC_C_RTCYEAR.B7;
    const register unsigned short int YearHighByte0 = 8;
    sbit  YearHighByte0_bit at RTC_C_RTCYEAR.B8;
    const register unsigned short int YearHighByte1 = 9;
    sbit  YearHighByte1_bit at RTC_C_RTCYEAR.B9;
    const register unsigned short int YearHighByte2 = 10;
    sbit  YearHighByte2_bit at RTC_C_RTCYEAR.B10;
    const register unsigned short int YearHighByte3 = 11;
    sbit  YearHighByte3_bit at RTC_C_RTCYEAR.B11;

sfr unsigned int   volatile RTC_C_RTCAMINHR      absolute 0x40004418;
    sbit  Minutes0_RTC_C_RTCAMINHR_bit at RTC_C_RTCAMINHR.B0;
    sbit  Minutes1_RTC_C_RTCAMINHR_bit at RTC_C_RTCAMINHR.B1;
    sbit  Minutes2_RTC_C_RTCAMINHR_bit at RTC_C_RTCAMINHR.B2;
    sbit  Minutes3_RTC_C_RTCAMINHR_bit at RTC_C_RTCAMINHR.B3;
    sbit  Minutes4_RTC_C_RTCAMINHR_bit at RTC_C_RTCAMINHR.B4;
    sbit  Minutes5_RTC_C_RTCAMINHR_bit at RTC_C_RTCAMINHR.B5;
    const register unsigned short int MINAE = 7;
    sbit  MINAE_bit at RTC_C_RTCAMINHR.B7;
    sbit  Hours0_RTC_C_RTCAMINHR_bit at RTC_C_RTCAMINHR.B8;
    sbit  Hours1_RTC_C_RTCAMINHR_bit at RTC_C_RTCAMINHR.B9;
    sbit  Hours2_RTC_C_RTCAMINHR_bit at RTC_C_RTCAMINHR.B10;
    sbit  Hours3_RTC_C_RTCAMINHR_bit at RTC_C_RTCAMINHR.B11;
    sbit  Hours4_RTC_C_RTCAMINHR_bit at RTC_C_RTCAMINHR.B12;
    const register unsigned short int HOURAE = 15;
    sbit  HOURAE_bit at RTC_C_RTCAMINHR.B15;

sfr unsigned int   volatile RTC_C_RTCADOWDAY     absolute 0x4000441A;
    sbit  DayofWeek0_RTC_C_RTCADOWDAY_bit at RTC_C_RTCADOWDAY.B0;
    sbit  DayofWeek1_RTC_C_RTCADOWDAY_bit at RTC_C_RTCADOWDAY.B1;
    sbit  DayofWeek2_RTC_C_RTCADOWDAY_bit at RTC_C_RTCADOWDAY.B2;
    const register unsigned short int DOWAE = 7;
    sbit  DOWAE_bit at RTC_C_RTCADOWDAY.B7;
    const register unsigned short int DayofMonth0 = 8;
    sbit  DayofMonth0_bit at RTC_C_RTCADOWDAY.B8;
    const register unsigned short int DayofMonth1 = 9;
    sbit  DayofMonth1_bit at RTC_C_RTCADOWDAY.B9;
    const register unsigned short int DayofMonth2 = 10;
    sbit  DayofMonth2_bit at RTC_C_RTCADOWDAY.B10;
    const register unsigned short int DayofMonth3 = 11;
    sbit  DayofMonth3_bit at RTC_C_RTCADOWDAY.B11;
    const register unsigned short int DayofMonth4 = 12;
    sbit  DayofMonth4_bit at RTC_C_RTCADOWDAY.B12;
    const register unsigned short int DAYAE = 15;
    sbit  DAYAE_bit at RTC_C_RTCADOWDAY.B15;

sfr unsigned int   volatile RTC_C_RTCBIN2BCD     absolute 0x4000441C;
    const register unsigned short int BIN2BCD0 = 0;
    sbit  BIN2BCD0_bit at RTC_C_RTCBIN2BCD.B0;
    const register unsigned short int BIN2BCD1 = 1;
    sbit  BIN2BCD1_bit at RTC_C_RTCBIN2BCD.B1;
    const register unsigned short int BIN2BCD2 = 2;
    sbit  BIN2BCD2_bit at RTC_C_RTCBIN2BCD.B2;
    const register unsigned short int BIN2BCD3 = 3;
    sbit  BIN2BCD3_bit at RTC_C_RTCBIN2BCD.B3;
    const register unsigned short int BIN2BCD4 = 4;
    sbit  BIN2BCD4_bit at RTC_C_RTCBIN2BCD.B4;
    const register unsigned short int BIN2BCD5 = 5;
    sbit  BIN2BCD5_bit at RTC_C_RTCBIN2BCD.B5;
    const register unsigned short int BIN2BCD6 = 6;
    sbit  BIN2BCD6_bit at RTC_C_RTCBIN2BCD.B6;
    const register unsigned short int BIN2BCD7 = 7;
    sbit  BIN2BCD7_bit at RTC_C_RTCBIN2BCD.B7;
    const register unsigned short int BIN2BCD8 = 8;
    sbit  BIN2BCD8_bit at RTC_C_RTCBIN2BCD.B8;
    const register unsigned short int BIN2BCD9 = 9;
    sbit  BIN2BCD9_bit at RTC_C_RTCBIN2BCD.B9;
    const register unsigned short int BIN2BCD10 = 10;
    sbit  BIN2BCD10_bit at RTC_C_RTCBIN2BCD.B10;
    const register unsigned short int BIN2BCD11 = 11;
    sbit  BIN2BCD11_bit at RTC_C_RTCBIN2BCD.B11;
    const register unsigned short int BIN2BCD12 = 12;
    sbit  BIN2BCD12_bit at RTC_C_RTCBIN2BCD.B12;
    const register unsigned short int BIN2BCD13 = 13;
    sbit  BIN2BCD13_bit at RTC_C_RTCBIN2BCD.B13;
    const register unsigned short int BIN2BCD14 = 14;
    sbit  BIN2BCD14_bit at RTC_C_RTCBIN2BCD.B14;
    const register unsigned short int BIN2BCD15 = 15;
    sbit  BIN2BCD15_bit at RTC_C_RTCBIN2BCD.B15;

sfr unsigned int   volatile RTC_C_RTCBCD2BIN     absolute 0x4000441E;
    const register unsigned short int BCD2BIN0 = 0;
    sbit  BCD2BIN0_bit at RTC_C_RTCBCD2BIN.B0;
    const register unsigned short int BCD2BIN1 = 1;
    sbit  BCD2BIN1_bit at RTC_C_RTCBCD2BIN.B1;
    const register unsigned short int BCD2BIN2 = 2;
    sbit  BCD2BIN2_bit at RTC_C_RTCBCD2BIN.B2;
    const register unsigned short int BCD2BIN3 = 3;
    sbit  BCD2BIN3_bit at RTC_C_RTCBCD2BIN.B3;
    const register unsigned short int BCD2BIN4 = 4;
    sbit  BCD2BIN4_bit at RTC_C_RTCBCD2BIN.B4;
    const register unsigned short int BCD2BIN5 = 5;
    sbit  BCD2BIN5_bit at RTC_C_RTCBCD2BIN.B5;
    const register unsigned short int BCD2BIN6 = 6;
    sbit  BCD2BIN6_bit at RTC_C_RTCBCD2BIN.B6;
    const register unsigned short int BCD2BIN7 = 7;
    sbit  BCD2BIN7_bit at RTC_C_RTCBCD2BIN.B7;
    const register unsigned short int BCD2BIN8 = 8;
    sbit  BCD2BIN8_bit at RTC_C_RTCBCD2BIN.B8;
    const register unsigned short int BCD2BIN9 = 9;
    sbit  BCD2BIN9_bit at RTC_C_RTCBCD2BIN.B9;
    const register unsigned short int BCD2BIN10 = 10;
    sbit  BCD2BIN10_bit at RTC_C_RTCBCD2BIN.B10;
    const register unsigned short int BCD2BIN11 = 11;
    sbit  BCD2BIN11_bit at RTC_C_RTCBCD2BIN.B11;
    const register unsigned short int BCD2BIN12 = 12;
    sbit  BCD2BIN12_bit at RTC_C_RTCBCD2BIN.B12;
    const register unsigned short int BCD2BIN13 = 13;
    sbit  BCD2BIN13_bit at RTC_C_RTCBCD2BIN.B13;
    const register unsigned short int BCD2BIN14 = 14;
    sbit  BCD2BIN14_bit at RTC_C_RTCBCD2BIN.B14;
    const register unsigned short int BCD2BIN15 = 15;
    sbit  BCD2BIN15_bit at RTC_C_RTCBCD2BIN.B15;

sfr unsigned int   volatile WDT_A_WDTCTL         absolute 0x4000480C;
    const register unsigned short int WDTPW0 = 8;
    sbit  WDTPW0_bit at WDT_A_WDTCTL.B8;
    const register unsigned short int WDTPW1 = 9;
    sbit  WDTPW1_bit at WDT_A_WDTCTL.B9;
    const register unsigned short int WDTPW2 = 10;
    sbit  WDTPW2_bit at WDT_A_WDTCTL.B10;
    const register unsigned short int WDTPW3 = 11;
    sbit  WDTPW3_bit at WDT_A_WDTCTL.B11;
    const register unsigned short int WDTPW4 = 12;
    sbit  WDTPW4_bit at WDT_A_WDTCTL.B12;
    const register unsigned short int WDTPW5 = 13;
    sbit  WDTPW5_bit at WDT_A_WDTCTL.B13;
    const register unsigned short int WDTPW6 = 14;
    sbit  WDTPW6_bit at WDT_A_WDTCTL.B14;
    const register unsigned short int WDTPW7 = 15;
    sbit  WDTPW7_bit at WDT_A_WDTCTL.B15;
    const register unsigned short int WDTHOLD = 7;
    sbit  WDTHOLD_bit at WDT_A_WDTCTL.B7;
    const register unsigned short int WDTSSEL0 = 5;
    sbit  WDTSSEL0_bit at WDT_A_WDTCTL.B5;
    const register unsigned short int WDTSSEL1 = 6;
    sbit  WDTSSEL1_bit at WDT_A_WDTCTL.B6;
    const register unsigned short int WDTTMSEL = 4;
    sbit  WDTTMSEL_bit at WDT_A_WDTCTL.B4;
    const register unsigned short int WDTCNTCL = 3;
    sbit  WDTCNTCL_bit at WDT_A_WDTCTL.B3;
    const register unsigned short int WDTIS0 = 0;
    sbit  WDTIS0_bit at WDT_A_WDTCTL.B0;
    const register unsigned short int WDTIS1 = 1;
    sbit  WDTIS1_bit at WDT_A_WDTCTL.B1;
    const register unsigned short int WDTIS2 = 2;
    sbit  WDTIS2_bit at WDT_A_WDTCTL.B2;

sfr unsigned int   volatile DIO_PORTA            absolute 0x40004C00;
sfr unsigned short   volatile DIO_P1IN             absolute 0x40004C00;
sfr unsigned short   volatile DIO_P2IN             absolute 0x40004C01;
sfr unsigned int   volatile DIO_PAIN             absolute 0x40004C00;
    const register unsigned short int P2IN0 = 8;
    sbit  P2IN0_bit at DIO_PAIN.B8;
    const register unsigned short int P2IN1 = 9;
    sbit  P2IN1_bit at DIO_PAIN.B9;
    const register unsigned short int P2IN2 = 10;
    sbit  P2IN2_bit at DIO_PAIN.B10;
    const register unsigned short int P2IN3 = 11;
    sbit  P2IN3_bit at DIO_PAIN.B11;
    const register unsigned short int P2IN4 = 12;
    sbit  P2IN4_bit at DIO_PAIN.B12;
    const register unsigned short int P2IN5 = 13;
    sbit  P2IN5_bit at DIO_PAIN.B13;
    const register unsigned short int P2IN6 = 14;
    sbit  P2IN6_bit at DIO_PAIN.B14;
    const register unsigned short int P2IN7 = 15;
    sbit  P2IN7_bit at DIO_PAIN.B15;
    const register unsigned short int P1IN0 = 0;
    sbit  P1IN0_bit at DIO_PAIN.B0;
    const register unsigned short int P1IN1 = 1;
    sbit  P1IN1_bit at DIO_PAIN.B1;
    const register unsigned short int P1IN2 = 2;
    sbit  P1IN2_bit at DIO_PAIN.B2;
    const register unsigned short int P1IN3 = 3;
    sbit  P1IN3_bit at DIO_PAIN.B3;
    const register unsigned short int P1IN4 = 4;
    sbit  P1IN4_bit at DIO_PAIN.B4;
    const register unsigned short int P1IN5 = 5;
    sbit  P1IN5_bit at DIO_PAIN.B5;
    const register unsigned short int P1IN6 = 6;
    sbit  P1IN6_bit at DIO_PAIN.B6;
    const register unsigned short int P1IN7 = 7;
    sbit  P1IN7_bit at DIO_PAIN.B7;

sfr unsigned short   volatile DIO_P1OUT            absolute 0x40004C02;
sfr unsigned short   volatile DIO_P2OUT            absolute 0x40004C03;
sfr unsigned int   volatile DIO_PAOUT            absolute 0x40004C02;
    const register unsigned short int P2OUT0 = 8;
    sbit  P2OUT0_bit at DIO_PAOUT.B8;
    const register unsigned short int P2OUT1 = 9;
    sbit  P2OUT1_bit at DIO_PAOUT.B9;
    const register unsigned short int P2OUT2 = 10;
    sbit  P2OUT2_bit at DIO_PAOUT.B10;
    const register unsigned short int P2OUT3 = 11;
    sbit  P2OUT3_bit at DIO_PAOUT.B11;
    const register unsigned short int P2OUT4 = 12;
    sbit  P2OUT4_bit at DIO_PAOUT.B12;
    const register unsigned short int P2OUT5 = 13;
    sbit  P2OUT5_bit at DIO_PAOUT.B13;
    const register unsigned short int P2OUT6 = 14;
    sbit  P2OUT6_bit at DIO_PAOUT.B14;
    const register unsigned short int P2OUT7 = 15;
    sbit  P2OUT7_bit at DIO_PAOUT.B15;
    const register unsigned short int P1OUT0 = 0;
    sbit  P1OUT0_bit at DIO_PAOUT.B0;
    const register unsigned short int P1OUT1 = 1;
    sbit  P1OUT1_bit at DIO_PAOUT.B1;
    const register unsigned short int P1OUT2 = 2;
    sbit  P1OUT2_bit at DIO_PAOUT.B2;
    const register unsigned short int P1OUT3 = 3;
    sbit  P1OUT3_bit at DIO_PAOUT.B3;
    const register unsigned short int P1OUT4 = 4;
    sbit  P1OUT4_bit at DIO_PAOUT.B4;
    const register unsigned short int P1OUT5 = 5;
    sbit  P1OUT5_bit at DIO_PAOUT.B5;
    const register unsigned short int P1OUT6 = 6;
    sbit  P1OUT6_bit at DIO_PAOUT.B6;
    const register unsigned short int P1OUT7 = 7;
    sbit  P1OUT7_bit at DIO_PAOUT.B7;

sfr unsigned short   volatile DIO_P1DIR            absolute 0x40004C04;
sfr unsigned short   volatile DIO_P2DIR            absolute 0x40004C05;
sfr unsigned int   volatile DIO_PADIR            absolute 0x40004C04;
    const register unsigned short int P2DIR0 = 8;
    sbit  P2DIR0_bit at DIO_PADIR.B8;
    const register unsigned short int P2DIR1 = 9;
    sbit  P2DIR1_bit at DIO_PADIR.B9;
    const register unsigned short int P2DIR2 = 10;
    sbit  P2DIR2_bit at DIO_PADIR.B10;
    const register unsigned short int P2DIR3 = 11;
    sbit  P2DIR3_bit at DIO_PADIR.B11;
    const register unsigned short int P2DIR4 = 12;
    sbit  P2DIR4_bit at DIO_PADIR.B12;
    const register unsigned short int P2DIR5 = 13;
    sbit  P2DIR5_bit at DIO_PADIR.B13;
    const register unsigned short int P2DIR6 = 14;
    sbit  P2DIR6_bit at DIO_PADIR.B14;
    const register unsigned short int P2DIR7 = 15;
    sbit  P2DIR7_bit at DIO_PADIR.B15;
    const register unsigned short int P1DIR0 = 0;
    sbit  P1DIR0_bit at DIO_PADIR.B0;
    const register unsigned short int P1DIR1 = 1;
    sbit  P1DIR1_bit at DIO_PADIR.B1;
    const register unsigned short int P1DIR2 = 2;
    sbit  P1DIR2_bit at DIO_PADIR.B2;
    const register unsigned short int P1DIR3 = 3;
    sbit  P1DIR3_bit at DIO_PADIR.B3;
    const register unsigned short int P1DIR4 = 4;
    sbit  P1DIR4_bit at DIO_PADIR.B4;
    const register unsigned short int P1DIR5 = 5;
    sbit  P1DIR5_bit at DIO_PADIR.B5;
    const register unsigned short int P1DIR6 = 6;
    sbit  P1DIR6_bit at DIO_PADIR.B6;
    const register unsigned short int P1DIR7 = 7;
    sbit  P1DIR7_bit at DIO_PADIR.B7;

sfr unsigned int   volatile DIO_PAREN            absolute 0x40004C06;
    const register unsigned short int P2REN0 = 8;
    sbit  P2REN0_bit at DIO_PAREN.B8;
    const register unsigned short int P2REN1 = 9;
    sbit  P2REN1_bit at DIO_PAREN.B9;
    const register unsigned short int P2REN2 = 10;
    sbit  P2REN2_bit at DIO_PAREN.B10;
    const register unsigned short int P2REN3 = 11;
    sbit  P2REN3_bit at DIO_PAREN.B11;
    const register unsigned short int P2REN4 = 12;
    sbit  P2REN4_bit at DIO_PAREN.B12;
    const register unsigned short int P2REN5 = 13;
    sbit  P2REN5_bit at DIO_PAREN.B13;
    const register unsigned short int P2REN6 = 14;
    sbit  P2REN6_bit at DIO_PAREN.B14;
    const register unsigned short int P2REN7 = 15;
    sbit  P2REN7_bit at DIO_PAREN.B15;
    const register unsigned short int P1REN0 = 0;
    sbit  P1REN0_bit at DIO_PAREN.B0;
    const register unsigned short int P1REN1 = 1;
    sbit  P1REN1_bit at DIO_PAREN.B1;
    const register unsigned short int P1REN2 = 2;
    sbit  P1REN2_bit at DIO_PAREN.B2;
    const register unsigned short int P1REN3 = 3;
    sbit  P1REN3_bit at DIO_PAREN.B3;
    const register unsigned short int P1REN4 = 4;
    sbit  P1REN4_bit at DIO_PAREN.B4;
    const register unsigned short int P1REN5 = 5;
    sbit  P1REN5_bit at DIO_PAREN.B5;
    const register unsigned short int P1REN6 = 6;
    sbit  P1REN6_bit at DIO_PAREN.B6;
    const register unsigned short int P1REN7 = 7;
    sbit  P1REN7_bit at DIO_PAREN.B7;

sfr unsigned int   volatile DIO_PADS             absolute 0x40004C08;
    const register unsigned short int P2DS0 = 8;
    sbit  P2DS0_bit at DIO_PADS.B8;
    const register unsigned short int P2DS1 = 9;
    sbit  P2DS1_bit at DIO_PADS.B9;
    const register unsigned short int P2DS2 = 10;
    sbit  P2DS2_bit at DIO_PADS.B10;
    const register unsigned short int P2DS3 = 11;
    sbit  P2DS3_bit at DIO_PADS.B11;
    const register unsigned short int P2DS4 = 12;
    sbit  P2DS4_bit at DIO_PADS.B12;
    const register unsigned short int P2DS5 = 13;
    sbit  P2DS5_bit at DIO_PADS.B13;
    const register unsigned short int P2DS6 = 14;
    sbit  P2DS6_bit at DIO_PADS.B14;
    const register unsigned short int P2DS7 = 15;
    sbit  P2DS7_bit at DIO_PADS.B15;
    const register unsigned short int P1DS0 = 0;
    sbit  P1DS0_bit at DIO_PADS.B0;
    const register unsigned short int P1DS1 = 1;
    sbit  P1DS1_bit at DIO_PADS.B1;
    const register unsigned short int P1DS2 = 2;
    sbit  P1DS2_bit at DIO_PADS.B2;
    const register unsigned short int P1DS3 = 3;
    sbit  P1DS3_bit at DIO_PADS.B3;
    const register unsigned short int P1DS4 = 4;
    sbit  P1DS4_bit at DIO_PADS.B4;
    const register unsigned short int P1DS5 = 5;
    sbit  P1DS5_bit at DIO_PADS.B5;
    const register unsigned short int P1DS6 = 6;
    sbit  P1DS6_bit at DIO_PADS.B6;
    const register unsigned short int P1DS7 = 7;
    sbit  P1DS7_bit at DIO_PADS.B7;

sfr unsigned int   volatile DIO_PASEL0           absolute 0x40004C0A;
    const register unsigned short int P2SEL00 = 8;
    sbit  P2SEL00_bit at DIO_PASEL0.B8;
    const register unsigned short int P2SEL01 = 9;
    sbit  P2SEL01_bit at DIO_PASEL0.B9;
    const register unsigned short int P2SEL02 = 10;
    sbit  P2SEL02_bit at DIO_PASEL0.B10;
    const register unsigned short int P2SEL03 = 11;
    sbit  P2SEL03_bit at DIO_PASEL0.B11;
    const register unsigned short int P2SEL04 = 12;
    sbit  P2SEL04_bit at DIO_PASEL0.B12;
    const register unsigned short int P2SEL05 = 13;
    sbit  P2SEL05_bit at DIO_PASEL0.B13;
    const register unsigned short int P2SEL06 = 14;
    sbit  P2SEL06_bit at DIO_PASEL0.B14;
    const register unsigned short int P2SEL07 = 15;
    sbit  P2SEL07_bit at DIO_PASEL0.B15;
    const register unsigned short int P1SEL00 = 0;
    sbit  P1SEL00_bit at DIO_PASEL0.B0;
    const register unsigned short int P1SEL01 = 1;
    sbit  P1SEL01_bit at DIO_PASEL0.B1;
    const register unsigned short int P1SEL02 = 2;
    sbit  P1SEL02_bit at DIO_PASEL0.B2;
    const register unsigned short int P1SEL03 = 3;
    sbit  P1SEL03_bit at DIO_PASEL0.B3;
    const register unsigned short int P1SEL04 = 4;
    sbit  P1SEL04_bit at DIO_PASEL0.B4;
    const register unsigned short int P1SEL05 = 5;
    sbit  P1SEL05_bit at DIO_PASEL0.B5;
    const register unsigned short int P1SEL06 = 6;
    sbit  P1SEL06_bit at DIO_PASEL0.B6;
    const register unsigned short int P1SEL07 = 7;
    sbit  P1SEL07_bit at DIO_PASEL0.B7;

sfr unsigned int   volatile DIO_PASEL1           absolute 0x40004C0C;
    const register unsigned short int P2SEL10 = 8;
    sbit  P2SEL10_bit at DIO_PASEL1.B8;
    const register unsigned short int P2SEL11 = 9;
    sbit  P2SEL11_bit at DIO_PASEL1.B9;
    const register unsigned short int P2SEL12 = 10;
    sbit  P2SEL12_bit at DIO_PASEL1.B10;
    const register unsigned short int P2SEL13 = 11;
    sbit  P2SEL13_bit at DIO_PASEL1.B11;
    const register unsigned short int P2SEL14 = 12;
    sbit  P2SEL14_bit at DIO_PASEL1.B12;
    const register unsigned short int P2SEL15 = 13;
    sbit  P2SEL15_bit at DIO_PASEL1.B13;
    const register unsigned short int P2SEL16 = 14;
    sbit  P2SEL16_bit at DIO_PASEL1.B14;
    const register unsigned short int P2SEL17 = 15;
    sbit  P2SEL17_bit at DIO_PASEL1.B15;
    const register unsigned short int P1SEL10 = 0;
    sbit  P1SEL10_bit at DIO_PASEL1.B0;
    const register unsigned short int P1SEL11 = 1;
    sbit  P1SEL11_bit at DIO_PASEL1.B1;
    const register unsigned short int P1SEL12 = 2;
    sbit  P1SEL12_bit at DIO_PASEL1.B2;
    const register unsigned short int P1SEL13 = 3;
    sbit  P1SEL13_bit at DIO_PASEL1.B3;
    const register unsigned short int P1SEL14 = 4;
    sbit  P1SEL14_bit at DIO_PASEL1.B4;
    const register unsigned short int P1SEL15 = 5;
    sbit  P1SEL15_bit at DIO_PASEL1.B5;
    const register unsigned short int P1SEL16 = 6;
    sbit  P1SEL16_bit at DIO_PASEL1.B6;
    const register unsigned short int P1SEL17 = 7;
    sbit  P1SEL17_bit at DIO_PASEL1.B7;

sfr unsigned int   volatile DIO_P1IV             absolute 0x40004C0E;
    const register unsigned short int P1IV0 = 0;
    sbit  P1IV0_bit at DIO_P1IV.B0;
    const register unsigned short int P1IV1 = 1;
    sbit  P1IV1_bit at DIO_P1IV.B1;
    const register unsigned short int P1IV2 = 2;
    sbit  P1IV2_bit at DIO_P1IV.B2;
    const register unsigned short int P1IV3 = 3;
    sbit  P1IV3_bit at DIO_P1IV.B3;
    const register unsigned short int P1IV4 = 4;
    sbit  P1IV4_bit at DIO_P1IV.B4;

sfr unsigned int   volatile DIO_PASELC           absolute 0x40004C16;
    const register unsigned short int P2SELC0 = 8;
    sbit  P2SELC0_bit at DIO_PASELC.B8;
    const register unsigned short int P2SELC1 = 9;
    sbit  P2SELC1_bit at DIO_PASELC.B9;
    const register unsigned short int P2SELC2 = 10;
    sbit  P2SELC2_bit at DIO_PASELC.B10;
    const register unsigned short int P2SELC3 = 11;
    sbit  P2SELC3_bit at DIO_PASELC.B11;
    const register unsigned short int P2SELC4 = 12;
    sbit  P2SELC4_bit at DIO_PASELC.B12;
    const register unsigned short int P2SELC5 = 13;
    sbit  P2SELC5_bit at DIO_PASELC.B13;
    const register unsigned short int P2SELC6 = 14;
    sbit  P2SELC6_bit at DIO_PASELC.B14;
    const register unsigned short int P2SELC7 = 15;
    sbit  P2SELC7_bit at DIO_PASELC.B15;
    const register unsigned short int P1SELC0 = 0;
    sbit  P1SELC0_bit at DIO_PASELC.B0;
    const register unsigned short int P1SELC1 = 1;
    sbit  P1SELC1_bit at DIO_PASELC.B1;
    const register unsigned short int P1SELC2 = 2;
    sbit  P1SELC2_bit at DIO_PASELC.B2;
    const register unsigned short int P1SELC3 = 3;
    sbit  P1SELC3_bit at DIO_PASELC.B3;
    const register unsigned short int P1SELC4 = 4;
    sbit  P1SELC4_bit at DIO_PASELC.B4;
    const register unsigned short int P1SELC5 = 5;
    sbit  P1SELC5_bit at DIO_PASELC.B5;
    const register unsigned short int P1SELC6 = 6;
    sbit  P1SELC6_bit at DIO_PASELC.B6;
    const register unsigned short int P1SELC7 = 7;
    sbit  P1SELC7_bit at DIO_PASELC.B7;

sfr unsigned int   volatile DIO_PAIES            absolute 0x40004C18;
    const register unsigned short int P2IES0 = 8;
    sbit  P2IES0_bit at DIO_PAIES.B8;
    const register unsigned short int P2IES1 = 9;
    sbit  P2IES1_bit at DIO_PAIES.B9;
    const register unsigned short int P2IES2 = 10;
    sbit  P2IES2_bit at DIO_PAIES.B10;
    const register unsigned short int P2IES3 = 11;
    sbit  P2IES3_bit at DIO_PAIES.B11;
    const register unsigned short int P2IES4 = 12;
    sbit  P2IES4_bit at DIO_PAIES.B12;
    const register unsigned short int P2IES5 = 13;
    sbit  P2IES5_bit at DIO_PAIES.B13;
    const register unsigned short int P2IES6 = 14;
    sbit  P2IES6_bit at DIO_PAIES.B14;
    const register unsigned short int P2IES7 = 15;
    sbit  P2IES7_bit at DIO_PAIES.B15;
    const register unsigned short int P1IES0 = 0;
    sbit  P1IES0_bit at DIO_PAIES.B0;
    const register unsigned short int P1IES1 = 1;
    sbit  P1IES1_bit at DIO_PAIES.B1;
    const register unsigned short int P1IES2 = 2;
    sbit  P1IES2_bit at DIO_PAIES.B2;
    const register unsigned short int P1IES3 = 3;
    sbit  P1IES3_bit at DIO_PAIES.B3;
    const register unsigned short int P1IES4 = 4;
    sbit  P1IES4_bit at DIO_PAIES.B4;
    const register unsigned short int P1IES5 = 5;
    sbit  P1IES5_bit at DIO_PAIES.B5;
    const register unsigned short int P1IES6 = 6;
    sbit  P1IES6_bit at DIO_PAIES.B6;
    const register unsigned short int P1IES7 = 7;
    sbit  P1IES7_bit at DIO_PAIES.B7;

sfr unsigned int   volatile DIO_PAIE             absolute 0x40004C1A;
    const register unsigned short int P2IE0 = 8;
    sbit  P2IE0_bit at DIO_PAIE.B8;
    const register unsigned short int P2IE1 = 9;
    sbit  P2IE1_bit at DIO_PAIE.B9;
    const register unsigned short int P2IE2 = 10;
    sbit  P2IE2_bit at DIO_PAIE.B10;
    const register unsigned short int P2IE3 = 11;
    sbit  P2IE3_bit at DIO_PAIE.B11;
    const register unsigned short int P2IE4 = 12;
    sbit  P2IE4_bit at DIO_PAIE.B12;
    const register unsigned short int P2IE5 = 13;
    sbit  P2IE5_bit at DIO_PAIE.B13;
    const register unsigned short int P2IE6 = 14;
    sbit  P2IE6_bit at DIO_PAIE.B14;
    const register unsigned short int P2IE7 = 15;
    sbit  P2IE7_bit at DIO_PAIE.B15;
    const register unsigned short int P1IE0 = 0;
    sbit  P1IE0_bit at DIO_PAIE.B0;
    const register unsigned short int P1IE1 = 1;
    sbit  P1IE1_bit at DIO_PAIE.B1;
    const register unsigned short int P1IE2 = 2;
    sbit  P1IE2_bit at DIO_PAIE.B2;
    const register unsigned short int P1IE3 = 3;
    sbit  P1IE3_bit at DIO_PAIE.B3;
    const register unsigned short int P1IE4 = 4;
    sbit  P1IE4_bit at DIO_PAIE.B4;
    const register unsigned short int P1IE5 = 5;
    sbit  P1IE5_bit at DIO_PAIE.B5;
    const register unsigned short int P1IE6 = 6;
    sbit  P1IE6_bit at DIO_PAIE.B6;
    const register unsigned short int P1IE7 = 7;
    sbit  P1IE7_bit at DIO_PAIE.B7;

sfr unsigned int   volatile DIO_PAIFG            absolute 0x40004C1C;
    const register unsigned short int P2IFG0 = 8;
    sbit  P2IFG0_bit at DIO_PAIFG.B8;
    const register unsigned short int P2IFG1 = 9;
    sbit  P2IFG1_bit at DIO_PAIFG.B9;
    const register unsigned short int P2IFG2 = 10;
    sbit  P2IFG2_bit at DIO_PAIFG.B10;
    const register unsigned short int P2IFG3 = 11;
    sbit  P2IFG3_bit at DIO_PAIFG.B11;
    const register unsigned short int P2IFG4 = 12;
    sbit  P2IFG4_bit at DIO_PAIFG.B12;
    const register unsigned short int P2IFG5 = 13;
    sbit  P2IFG5_bit at DIO_PAIFG.B13;
    const register unsigned short int P2IFG6 = 14;
    sbit  P2IFG6_bit at DIO_PAIFG.B14;
    const register unsigned short int P2IFG7 = 15;
    sbit  P2IFG7_bit at DIO_PAIFG.B15;
    const register unsigned short int P1IFG0 = 0;
    sbit  P1IFG0_bit at DIO_PAIFG.B0;
    const register unsigned short int P1IFG1 = 1;
    sbit  P1IFG1_bit at DIO_PAIFG.B1;
    const register unsigned short int P1IFG2 = 2;
    sbit  P1IFG2_bit at DIO_PAIFG.B2;
    const register unsigned short int P1IFG3 = 3;
    sbit  P1IFG3_bit at DIO_PAIFG.B3;
    const register unsigned short int P1IFG4 = 4;
    sbit  P1IFG4_bit at DIO_PAIFG.B4;
    const register unsigned short int P1IFG5 = 5;
    sbit  P1IFG5_bit at DIO_PAIFG.B5;
    const register unsigned short int P1IFG6 = 6;
    sbit  P1IFG6_bit at DIO_PAIFG.B6;
    const register unsigned short int P1IFG7 = 7;
    sbit  P1IFG7_bit at DIO_PAIFG.B7;

sfr unsigned int   volatile DIO_P2IV             absolute 0x40004C1E;
    const register unsigned short int P2IV0 = 0;
    sbit  P2IV0_bit at DIO_P2IV.B0;
    const register unsigned short int P2IV1 = 1;
    sbit  P2IV1_bit at DIO_P2IV.B1;
    const register unsigned short int P2IV2 = 2;
    sbit  P2IV2_bit at DIO_P2IV.B2;
    const register unsigned short int P2IV3 = 3;
    sbit  P2IV3_bit at DIO_P2IV.B3;
    const register unsigned short int P2IV4 = 4;
    sbit  P2IV4_bit at DIO_P2IV.B4;

sfr unsigned int   volatile DIO_PORTB            absolute 0x40004C20;
sfr unsigned short   volatile DIO_P3IN             absolute 0x40004C20;
sfr unsigned short   volatile DIO_P4IN             absolute 0x40004C21;
sfr unsigned int   volatile DIO_PBIN             absolute 0x40004C20;
    const register unsigned short int P4IN0 = 8;
    sbit  P4IN0_bit at DIO_PBIN.B8;
    const register unsigned short int P4IN1 = 9;
    sbit  P4IN1_bit at DIO_PBIN.B9;
    const register unsigned short int P4IN2 = 10;
    sbit  P4IN2_bit at DIO_PBIN.B10;
    const register unsigned short int P4IN3 = 11;
    sbit  P4IN3_bit at DIO_PBIN.B11;
    const register unsigned short int P4IN4 = 12;
    sbit  P4IN4_bit at DIO_PBIN.B12;
    const register unsigned short int P4IN5 = 13;
    sbit  P4IN5_bit at DIO_PBIN.B13;
    const register unsigned short int P4IN6 = 14;
    sbit  P4IN6_bit at DIO_PBIN.B14;
    const register unsigned short int P4IN7 = 15;
    sbit  P4IN7_bit at DIO_PBIN.B15;
    const register unsigned short int P3IN0 = 0;
    sbit  P3IN0_bit at DIO_PBIN.B0;
    const register unsigned short int P3IN1 = 1;
    sbit  P3IN1_bit at DIO_PBIN.B1;
    const register unsigned short int P3IN2 = 2;
    sbit  P3IN2_bit at DIO_PBIN.B2;
    const register unsigned short int P3IN3 = 3;
    sbit  P3IN3_bit at DIO_PBIN.B3;
    const register unsigned short int P3IN4 = 4;
    sbit  P3IN4_bit at DIO_PBIN.B4;
    const register unsigned short int P3IN5 = 5;
    sbit  P3IN5_bit at DIO_PBIN.B5;
    const register unsigned short int P3IN6 = 6;
    sbit  P3IN6_bit at DIO_PBIN.B6;
    const register unsigned short int P3IN7 = 7;
    sbit  P3IN7_bit at DIO_PBIN.B7;

sfr unsigned short   volatile DIO_P3OUT            absolute 0x40004C22;
sfr unsigned short   volatile DIO_P4OUT            absolute 0x40004C23;
sfr unsigned int   volatile DIO_PBOUT            absolute 0x40004C22;
    const register unsigned short int P4OUT0 = 8;
    sbit  P4OUT0_bit at DIO_PBOUT.B8;
    const register unsigned short int P4OUT1 = 9;
    sbit  P4OUT1_bit at DIO_PBOUT.B9;
    const register unsigned short int P4OUT2 = 10;
    sbit  P4OUT2_bit at DIO_PBOUT.B10;
    const register unsigned short int P4OUT3 = 11;
    sbit  P4OUT3_bit at DIO_PBOUT.B11;
    const register unsigned short int P4OUT4 = 12;
    sbit  P4OUT4_bit at DIO_PBOUT.B12;
    const register unsigned short int P4OUT5 = 13;
    sbit  P4OUT5_bit at DIO_PBOUT.B13;
    const register unsigned short int P4OUT6 = 14;
    sbit  P4OUT6_bit at DIO_PBOUT.B14;
    const register unsigned short int P4OUT7 = 15;
    sbit  P4OUT7_bit at DIO_PBOUT.B15;
    const register unsigned short int P3OUT0 = 0;
    sbit  P3OUT0_bit at DIO_PBOUT.B0;
    const register unsigned short int P3OUT1 = 1;
    sbit  P3OUT1_bit at DIO_PBOUT.B1;
    const register unsigned short int P3OUT2 = 2;
    sbit  P3OUT2_bit at DIO_PBOUT.B2;
    const register unsigned short int P3OUT3 = 3;
    sbit  P3OUT3_bit at DIO_PBOUT.B3;
    const register unsigned short int P3OUT4 = 4;
    sbit  P3OUT4_bit at DIO_PBOUT.B4;
    const register unsigned short int P3OUT5 = 5;
    sbit  P3OUT5_bit at DIO_PBOUT.B5;
    const register unsigned short int P3OUT6 = 6;
    sbit  P3OUT6_bit at DIO_PBOUT.B6;
    const register unsigned short int P3OUT7 = 7;
    sbit  P3OUT7_bit at DIO_PBOUT.B7;

sfr unsigned short   volatile DIO_P3DIR            absolute 0x40004C24;
sfr unsigned short   volatile DIO_P4DIR            absolute 0x40004C25;
sfr unsigned int   volatile DIO_PBDIR            absolute 0x40004C24;
    const register unsigned short int P4DIR0 = 8;
    sbit  P4DIR0_bit at DIO_PBDIR.B8;
    const register unsigned short int P4DIR1 = 9;
    sbit  P4DIR1_bit at DIO_PBDIR.B9;
    const register unsigned short int P4DIR2 = 10;
    sbit  P4DIR2_bit at DIO_PBDIR.B10;
    const register unsigned short int P4DIR3 = 11;
    sbit  P4DIR3_bit at DIO_PBDIR.B11;
    const register unsigned short int P4DIR4 = 12;
    sbit  P4DIR4_bit at DIO_PBDIR.B12;
    const register unsigned short int P4DIR5 = 13;
    sbit  P4DIR5_bit at DIO_PBDIR.B13;
    const register unsigned short int P4DIR6 = 14;
    sbit  P4DIR6_bit at DIO_PBDIR.B14;
    const register unsigned short int P4DIR7 = 15;
    sbit  P4DIR7_bit at DIO_PBDIR.B15;
    const register unsigned short int P3DIR0 = 0;
    sbit  P3DIR0_bit at DIO_PBDIR.B0;
    const register unsigned short int P3DIR1 = 1;
    sbit  P3DIR1_bit at DIO_PBDIR.B1;
    const register unsigned short int P3DIR2 = 2;
    sbit  P3DIR2_bit at DIO_PBDIR.B2;
    const register unsigned short int P3DIR3 = 3;
    sbit  P3DIR3_bit at DIO_PBDIR.B3;
    const register unsigned short int P3DIR4 = 4;
    sbit  P3DIR4_bit at DIO_PBDIR.B4;
    const register unsigned short int P3DIR5 = 5;
    sbit  P3DIR5_bit at DIO_PBDIR.B5;
    const register unsigned short int P3DIR6 = 6;
    sbit  P3DIR6_bit at DIO_PBDIR.B6;
    const register unsigned short int P3DIR7 = 7;
    sbit  P3DIR7_bit at DIO_PBDIR.B7;

sfr unsigned int   volatile DIO_PBREN            absolute 0x40004C26;
    const register unsigned short int P4REN0 = 8;
    sbit  P4REN0_bit at DIO_PBREN.B8;
    const register unsigned short int P4REN1 = 9;
    sbit  P4REN1_bit at DIO_PBREN.B9;
    const register unsigned short int P4REN2 = 10;
    sbit  P4REN2_bit at DIO_PBREN.B10;
    const register unsigned short int P4REN3 = 11;
    sbit  P4REN3_bit at DIO_PBREN.B11;
    const register unsigned short int P4REN4 = 12;
    sbit  P4REN4_bit at DIO_PBREN.B12;
    const register unsigned short int P4REN5 = 13;
    sbit  P4REN5_bit at DIO_PBREN.B13;
    const register unsigned short int P4REN6 = 14;
    sbit  P4REN6_bit at DIO_PBREN.B14;
    const register unsigned short int P4REN7 = 15;
    sbit  P4REN7_bit at DIO_PBREN.B15;
    const register unsigned short int P3REN0 = 0;
    sbit  P3REN0_bit at DIO_PBREN.B0;
    const register unsigned short int P3REN1 = 1;
    sbit  P3REN1_bit at DIO_PBREN.B1;
    const register unsigned short int P3REN2 = 2;
    sbit  P3REN2_bit at DIO_PBREN.B2;
    const register unsigned short int P3REN3 = 3;
    sbit  P3REN3_bit at DIO_PBREN.B3;
    const register unsigned short int P3REN4 = 4;
    sbit  P3REN4_bit at DIO_PBREN.B4;
    const register unsigned short int P3REN5 = 5;
    sbit  P3REN5_bit at DIO_PBREN.B5;
    const register unsigned short int P3REN6 = 6;
    sbit  P3REN6_bit at DIO_PBREN.B6;
    const register unsigned short int P3REN7 = 7;
    sbit  P3REN7_bit at DIO_PBREN.B7;

sfr unsigned int   volatile DIO_PBDS             absolute 0x40004C28;
    const register unsigned short int P4DS0 = 8;
    sbit  P4DS0_bit at DIO_PBDS.B8;
    const register unsigned short int P4DS1 = 9;
    sbit  P4DS1_bit at DIO_PBDS.B9;
    const register unsigned short int P4DS2 = 10;
    sbit  P4DS2_bit at DIO_PBDS.B10;
    const register unsigned short int P4DS3 = 11;
    sbit  P4DS3_bit at DIO_PBDS.B11;
    const register unsigned short int P4DS4 = 12;
    sbit  P4DS4_bit at DIO_PBDS.B12;
    const register unsigned short int P4DS5 = 13;
    sbit  P4DS5_bit at DIO_PBDS.B13;
    const register unsigned short int P4DS6 = 14;
    sbit  P4DS6_bit at DIO_PBDS.B14;
    const register unsigned short int P4DS7 = 15;
    sbit  P4DS7_bit at DIO_PBDS.B15;
    const register unsigned short int P3DS0 = 0;
    sbit  P3DS0_bit at DIO_PBDS.B0;
    const register unsigned short int P3DS1 = 1;
    sbit  P3DS1_bit at DIO_PBDS.B1;
    const register unsigned short int P3DS2 = 2;
    sbit  P3DS2_bit at DIO_PBDS.B2;
    const register unsigned short int P3DS3 = 3;
    sbit  P3DS3_bit at DIO_PBDS.B3;
    const register unsigned short int P3DS4 = 4;
    sbit  P3DS4_bit at DIO_PBDS.B4;
    const register unsigned short int P3DS5 = 5;
    sbit  P3DS5_bit at DIO_PBDS.B5;
    const register unsigned short int P3DS6 = 6;
    sbit  P3DS6_bit at DIO_PBDS.B6;
    const register unsigned short int P3DS7 = 7;
    sbit  P3DS7_bit at DIO_PBDS.B7;

sfr unsigned int   volatile DIO_PBSEL0           absolute 0x40004C2A;
    const register unsigned short int P4SEL00 = 8;
    sbit  P4SEL00_bit at DIO_PBSEL0.B8;
    const register unsigned short int P4SEL01 = 9;
    sbit  P4SEL01_bit at DIO_PBSEL0.B9;
    const register unsigned short int P4SEL02 = 10;
    sbit  P4SEL02_bit at DIO_PBSEL0.B10;
    const register unsigned short int P4SEL03 = 11;
    sbit  P4SEL03_bit at DIO_PBSEL0.B11;
    const register unsigned short int P4SEL04 = 12;
    sbit  P4SEL04_bit at DIO_PBSEL0.B12;
    const register unsigned short int P4SEL05 = 13;
    sbit  P4SEL05_bit at DIO_PBSEL0.B13;
    const register unsigned short int P4SEL06 = 14;
    sbit  P4SEL06_bit at DIO_PBSEL0.B14;
    const register unsigned short int P4SEL07 = 15;
    sbit  P4SEL07_bit at DIO_PBSEL0.B15;
    const register unsigned short int P3SEL00 = 0;
    sbit  P3SEL00_bit at DIO_PBSEL0.B0;
    const register unsigned short int P3SEL01 = 1;
    sbit  P3SEL01_bit at DIO_PBSEL0.B1;
    const register unsigned short int P3SEL02 = 2;
    sbit  P3SEL02_bit at DIO_PBSEL0.B2;
    const register unsigned short int P3SEL03 = 3;
    sbit  P3SEL03_bit at DIO_PBSEL0.B3;
    const register unsigned short int P3SEL04 = 4;
    sbit  P3SEL04_bit at DIO_PBSEL0.B4;
    const register unsigned short int P3SEL05 = 5;
    sbit  P3SEL05_bit at DIO_PBSEL0.B5;
    const register unsigned short int P3SEL06 = 6;
    sbit  P3SEL06_bit at DIO_PBSEL0.B6;
    const register unsigned short int P3SEL07 = 7;
    sbit  P3SEL07_bit at DIO_PBSEL0.B7;

sfr unsigned int   volatile DIO_PBSEL1           absolute 0x40004C2C;
    const register unsigned short int P4SEL10 = 8;
    sbit  P4SEL10_bit at DIO_PBSEL1.B8;
    const register unsigned short int P4SEL11 = 9;
    sbit  P4SEL11_bit at DIO_PBSEL1.B9;
    const register unsigned short int P4SEL12 = 10;
    sbit  P4SEL12_bit at DIO_PBSEL1.B10;
    const register unsigned short int P4SEL13 = 11;
    sbit  P4SEL13_bit at DIO_PBSEL1.B11;
    const register unsigned short int P4SEL14 = 12;
    sbit  P4SEL14_bit at DIO_PBSEL1.B12;
    const register unsigned short int P4SEL15 = 13;
    sbit  P4SEL15_bit at DIO_PBSEL1.B13;
    const register unsigned short int P4SEL16 = 14;
    sbit  P4SEL16_bit at DIO_PBSEL1.B14;
    const register unsigned short int P4SEL17 = 15;
    sbit  P4SEL17_bit at DIO_PBSEL1.B15;
    const register unsigned short int P3SEL10 = 0;
    sbit  P3SEL10_bit at DIO_PBSEL1.B0;
    const register unsigned short int P3SEL11 = 1;
    sbit  P3SEL11_bit at DIO_PBSEL1.B1;
    const register unsigned short int P3SEL12 = 2;
    sbit  P3SEL12_bit at DIO_PBSEL1.B2;
    const register unsigned short int P3SEL13 = 3;
    sbit  P3SEL13_bit at DIO_PBSEL1.B3;
    const register unsigned short int P3SEL14 = 4;
    sbit  P3SEL14_bit at DIO_PBSEL1.B4;
    const register unsigned short int P3SEL15 = 5;
    sbit  P3SEL15_bit at DIO_PBSEL1.B5;
    const register unsigned short int P3SEL16 = 6;
    sbit  P3SEL16_bit at DIO_PBSEL1.B6;
    const register unsigned short int P3SEL17 = 7;
    sbit  P3SEL17_bit at DIO_PBSEL1.B7;

sfr unsigned int   volatile DIO_P3IV             absolute 0x40004C2E;
    const register unsigned short int P3IV0 = 0;
    sbit  P3IV0_bit at DIO_P3IV.B0;
    const register unsigned short int P3IV1 = 1;
    sbit  P3IV1_bit at DIO_P3IV.B1;
    const register unsigned short int P3IV2 = 2;
    sbit  P3IV2_bit at DIO_P3IV.B2;
    const register unsigned short int P3IV3 = 3;
    sbit  P3IV3_bit at DIO_P3IV.B3;
    const register unsigned short int P3IV4 = 4;
    sbit  P3IV4_bit at DIO_P3IV.B4;

sfr unsigned int   volatile DIO_PBSELC           absolute 0x40004C36;
    const register unsigned short int P4SELC0 = 8;
    sbit  P4SELC0_bit at DIO_PBSELC.B8;
    const register unsigned short int P4SELC1 = 9;
    sbit  P4SELC1_bit at DIO_PBSELC.B9;
    const register unsigned short int P4SELC2 = 10;
    sbit  P4SELC2_bit at DIO_PBSELC.B10;
    const register unsigned short int P4SELC3 = 11;
    sbit  P4SELC3_bit at DIO_PBSELC.B11;
    const register unsigned short int P4SELC4 = 12;
    sbit  P4SELC4_bit at DIO_PBSELC.B12;
    const register unsigned short int P4SELC5 = 13;
    sbit  P4SELC5_bit at DIO_PBSELC.B13;
    const register unsigned short int P4SELC6 = 14;
    sbit  P4SELC6_bit at DIO_PBSELC.B14;
    const register unsigned short int P4SELC7 = 15;
    sbit  P4SELC7_bit at DIO_PBSELC.B15;
    const register unsigned short int P3SELC0 = 0;
    sbit  P3SELC0_bit at DIO_PBSELC.B0;
    const register unsigned short int P3SELC1 = 1;
    sbit  P3SELC1_bit at DIO_PBSELC.B1;
    const register unsigned short int P3SELC2 = 2;
    sbit  P3SELC2_bit at DIO_PBSELC.B2;
    const register unsigned short int P3SELC3 = 3;
    sbit  P3SELC3_bit at DIO_PBSELC.B3;
    const register unsigned short int P3SELC4 = 4;
    sbit  P3SELC4_bit at DIO_PBSELC.B4;
    const register unsigned short int P3SELC5 = 5;
    sbit  P3SELC5_bit at DIO_PBSELC.B5;
    const register unsigned short int P3SELC6 = 6;
    sbit  P3SELC6_bit at DIO_PBSELC.B6;
    const register unsigned short int P3SELC7 = 7;
    sbit  P3SELC7_bit at DIO_PBSELC.B7;

sfr unsigned int   volatile DIO_PBIES            absolute 0x40004C38;
    const register unsigned short int P4IES0 = 8;
    sbit  P4IES0_bit at DIO_PBIES.B8;
    const register unsigned short int P4IES1 = 9;
    sbit  P4IES1_bit at DIO_PBIES.B9;
    const register unsigned short int P4IES2 = 10;
    sbit  P4IES2_bit at DIO_PBIES.B10;
    const register unsigned short int P4IES3 = 11;
    sbit  P4IES3_bit at DIO_PBIES.B11;
    const register unsigned short int P4IES4 = 12;
    sbit  P4IES4_bit at DIO_PBIES.B12;
    const register unsigned short int P4IES5 = 13;
    sbit  P4IES5_bit at DIO_PBIES.B13;
    const register unsigned short int P4IES6 = 14;
    sbit  P4IES6_bit at DIO_PBIES.B14;
    const register unsigned short int P4IES7 = 15;
    sbit  P4IES7_bit at DIO_PBIES.B15;
    const register unsigned short int P3IES0 = 0;
    sbit  P3IES0_bit at DIO_PBIES.B0;
    const register unsigned short int P3IES1 = 1;
    sbit  P3IES1_bit at DIO_PBIES.B1;
    const register unsigned short int P3IES2 = 2;
    sbit  P3IES2_bit at DIO_PBIES.B2;
    const register unsigned short int P3IES3 = 3;
    sbit  P3IES3_bit at DIO_PBIES.B3;
    const register unsigned short int P3IES4 = 4;
    sbit  P3IES4_bit at DIO_PBIES.B4;
    const register unsigned short int P3IES5 = 5;
    sbit  P3IES5_bit at DIO_PBIES.B5;
    const register unsigned short int P3IES6 = 6;
    sbit  P3IES6_bit at DIO_PBIES.B6;
    const register unsigned short int P3IES7 = 7;
    sbit  P3IES7_bit at DIO_PBIES.B7;

sfr unsigned int   volatile DIO_PBIE             absolute 0x40004C3A;
    const register unsigned short int P4IE0 = 8;
    sbit  P4IE0_bit at DIO_PBIE.B8;
    const register unsigned short int P4IE1 = 9;
    sbit  P4IE1_bit at DIO_PBIE.B9;
    const register unsigned short int P4IE2 = 10;
    sbit  P4IE2_bit at DIO_PBIE.B10;
    const register unsigned short int P4IE3 = 11;
    sbit  P4IE3_bit at DIO_PBIE.B11;
    const register unsigned short int P4IE4 = 12;
    sbit  P4IE4_bit at DIO_PBIE.B12;
    const register unsigned short int P4IE5 = 13;
    sbit  P4IE5_bit at DIO_PBIE.B13;
    const register unsigned short int P4IE6 = 14;
    sbit  P4IE6_bit at DIO_PBIE.B14;
    const register unsigned short int P4IE7 = 15;
    sbit  P4IE7_bit at DIO_PBIE.B15;
    const register unsigned short int P3IE0 = 0;
    sbit  P3IE0_bit at DIO_PBIE.B0;
    const register unsigned short int P3IE1 = 1;
    sbit  P3IE1_bit at DIO_PBIE.B1;
    const register unsigned short int P3IE2 = 2;
    sbit  P3IE2_bit at DIO_PBIE.B2;
    const register unsigned short int P3IE3 = 3;
    sbit  P3IE3_bit at DIO_PBIE.B3;
    const register unsigned short int P3IE4 = 4;
    sbit  P3IE4_bit at DIO_PBIE.B4;
    const register unsigned short int P3IE5 = 5;
    sbit  P3IE5_bit at DIO_PBIE.B5;
    const register unsigned short int P3IE6 = 6;
    sbit  P3IE6_bit at DIO_PBIE.B6;
    const register unsigned short int P3IE7 = 7;
    sbit  P3IE7_bit at DIO_PBIE.B7;

sfr unsigned int   volatile DIO_PBIFG            absolute 0x40004C3C;
    const register unsigned short int P4IFG0 = 8;
    sbit  P4IFG0_bit at DIO_PBIFG.B8;
    const register unsigned short int P4IFG1 = 9;
    sbit  P4IFG1_bit at DIO_PBIFG.B9;
    const register unsigned short int P4IFG2 = 10;
    sbit  P4IFG2_bit at DIO_PBIFG.B10;
    const register unsigned short int P4IFG3 = 11;
    sbit  P4IFG3_bit at DIO_PBIFG.B11;
    const register unsigned short int P4IFG4 = 12;
    sbit  P4IFG4_bit at DIO_PBIFG.B12;
    const register unsigned short int P4IFG5 = 13;
    sbit  P4IFG5_bit at DIO_PBIFG.B13;
    const register unsigned short int P4IFG6 = 14;
    sbit  P4IFG6_bit at DIO_PBIFG.B14;
    const register unsigned short int P4IFG7 = 15;
    sbit  P4IFG7_bit at DIO_PBIFG.B15;
    const register unsigned short int P3IFG0 = 0;
    sbit  P3IFG0_bit at DIO_PBIFG.B0;
    const register unsigned short int P3IFG1 = 1;
    sbit  P3IFG1_bit at DIO_PBIFG.B1;
    const register unsigned short int P3IFG2 = 2;
    sbit  P3IFG2_bit at DIO_PBIFG.B2;
    const register unsigned short int P3IFG3 = 3;
    sbit  P3IFG3_bit at DIO_PBIFG.B3;
    const register unsigned short int P3IFG4 = 4;
    sbit  P3IFG4_bit at DIO_PBIFG.B4;
    const register unsigned short int P3IFG5 = 5;
    sbit  P3IFG5_bit at DIO_PBIFG.B5;
    const register unsigned short int P3IFG6 = 6;
    sbit  P3IFG6_bit at DIO_PBIFG.B6;
    const register unsigned short int P3IFG7 = 7;
    sbit  P3IFG7_bit at DIO_PBIFG.B7;

sfr unsigned int   volatile DIO_P4IV             absolute 0x40004C3E;
    const register unsigned short int P4IV0 = 0;
    sbit  P4IV0_bit at DIO_P4IV.B0;
    const register unsigned short int P4IV1 = 1;
    sbit  P4IV1_bit at DIO_P4IV.B1;
    const register unsigned short int P4IV2 = 2;
    sbit  P4IV2_bit at DIO_P4IV.B2;
    const register unsigned short int P4IV3 = 3;
    sbit  P4IV3_bit at DIO_P4IV.B3;
    const register unsigned short int P4IV4 = 4;
    sbit  P4IV4_bit at DIO_P4IV.B4;

sfr unsigned int   volatile DIO_PORTC            absolute 0x40004C40;
sfr unsigned short   volatile DIO_P5IN             absolute 0x40004C40;
sfr unsigned short   volatile DIO_P6IN             absolute 0x40004C41;
sfr unsigned int   volatile DIO_PCIN             absolute 0x40004C40;
    const register unsigned short int P6IN0 = 8;
    sbit  P6IN0_bit at DIO_PCIN.B8;
    const register unsigned short int P6IN1 = 9;
    sbit  P6IN1_bit at DIO_PCIN.B9;
    const register unsigned short int P6IN2 = 10;
    sbit  P6IN2_bit at DIO_PCIN.B10;
    const register unsigned short int P6IN3 = 11;
    sbit  P6IN3_bit at DIO_PCIN.B11;
    const register unsigned short int P6IN4 = 12;
    sbit  P6IN4_bit at DIO_PCIN.B12;
    const register unsigned short int P6IN5 = 13;
    sbit  P6IN5_bit at DIO_PCIN.B13;
    const register unsigned short int P6IN6 = 14;
    sbit  P6IN6_bit at DIO_PCIN.B14;
    const register unsigned short int P6IN7 = 15;
    sbit  P6IN7_bit at DIO_PCIN.B15;
    const register unsigned short int P5IN0 = 0;
    sbit  P5IN0_bit at DIO_PCIN.B0;
    const register unsigned short int P5IN1 = 1;
    sbit  P5IN1_bit at DIO_PCIN.B1;
    const register unsigned short int P5IN2 = 2;
    sbit  P5IN2_bit at DIO_PCIN.B2;
    const register unsigned short int P5IN3 = 3;
    sbit  P5IN3_bit at DIO_PCIN.B3;
    const register unsigned short int P5IN4 = 4;
    sbit  P5IN4_bit at DIO_PCIN.B4;
    const register unsigned short int P5IN5 = 5;
    sbit  P5IN5_bit at DIO_PCIN.B5;
    const register unsigned short int P5IN6 = 6;
    sbit  P5IN6_bit at DIO_PCIN.B6;
    const register unsigned short int P5IN7 = 7;
    sbit  P5IN7_bit at DIO_PCIN.B7;

sfr unsigned short   volatile DIO_P5OUT            absolute 0x40004C42;
sfr unsigned short   volatile DIO_P6OUT            absolute 0x40004C43;
sfr unsigned int   volatile DIO_PCOUT            absolute 0x40004C42;
    const register unsigned short int P6OUT0 = 8;
    sbit  P6OUT0_bit at DIO_PCOUT.B8;
    const register unsigned short int P6OUT1 = 9;
    sbit  P6OUT1_bit at DIO_PCOUT.B9;
    const register unsigned short int P6OUT2 = 10;
    sbit  P6OUT2_bit at DIO_PCOUT.B10;
    const register unsigned short int P6OUT3 = 11;
    sbit  P6OUT3_bit at DIO_PCOUT.B11;
    const register unsigned short int P6OUT4 = 12;
    sbit  P6OUT4_bit at DIO_PCOUT.B12;
    const register unsigned short int P6OUT5 = 13;
    sbit  P6OUT5_bit at DIO_PCOUT.B13;
    const register unsigned short int P6OUT6 = 14;
    sbit  P6OUT6_bit at DIO_PCOUT.B14;
    const register unsigned short int P6OUT7 = 15;
    sbit  P6OUT7_bit at DIO_PCOUT.B15;
    const register unsigned short int P5OUT0 = 0;
    sbit  P5OUT0_bit at DIO_PCOUT.B0;
    const register unsigned short int P5OUT1 = 1;
    sbit  P5OUT1_bit at DIO_PCOUT.B1;
    const register unsigned short int P5OUT2 = 2;
    sbit  P5OUT2_bit at DIO_PCOUT.B2;
    const register unsigned short int P5OUT3 = 3;
    sbit  P5OUT3_bit at DIO_PCOUT.B3;
    const register unsigned short int P5OUT4 = 4;
    sbit  P5OUT4_bit at DIO_PCOUT.B4;
    const register unsigned short int P5OUT5 = 5;
    sbit  P5OUT5_bit at DIO_PCOUT.B5;
    const register unsigned short int P5OUT6 = 6;
    sbit  P5OUT6_bit at DIO_PCOUT.B6;
    const register unsigned short int P5OUT7 = 7;
    sbit  P5OUT7_bit at DIO_PCOUT.B7;

sfr unsigned short   volatile DIO_P5DIR            absolute 0x40004C44;
sfr unsigned short   volatile DIO_P6DIR            absolute 0x40004C45;
sfr unsigned int   volatile DIO_PCDIR            absolute 0x40004C44;
    const register unsigned short int P6DIR0 = 8;
    sbit  P6DIR0_bit at DIO_PCDIR.B8;
    const register unsigned short int P6DIR1 = 9;
    sbit  P6DIR1_bit at DIO_PCDIR.B9;
    const register unsigned short int P6DIR2 = 10;
    sbit  P6DIR2_bit at DIO_PCDIR.B10;
    const register unsigned short int P6DIR3 = 11;
    sbit  P6DIR3_bit at DIO_PCDIR.B11;
    const register unsigned short int P6DIR4 = 12;
    sbit  P6DIR4_bit at DIO_PCDIR.B12;
    const register unsigned short int P6DIR5 = 13;
    sbit  P6DIR5_bit at DIO_PCDIR.B13;
    const register unsigned short int P6DIR6 = 14;
    sbit  P6DIR6_bit at DIO_PCDIR.B14;
    const register unsigned short int P6DIR7 = 15;
    sbit  P6DIR7_bit at DIO_PCDIR.B15;
    const register unsigned short int P5DIR0 = 0;
    sbit  P5DIR0_bit at DIO_PCDIR.B0;
    const register unsigned short int P5DIR1 = 1;
    sbit  P5DIR1_bit at DIO_PCDIR.B1;
    const register unsigned short int P5DIR2 = 2;
    sbit  P5DIR2_bit at DIO_PCDIR.B2;
    const register unsigned short int P5DIR3 = 3;
    sbit  P5DIR3_bit at DIO_PCDIR.B3;
    const register unsigned short int P5DIR4 = 4;
    sbit  P5DIR4_bit at DIO_PCDIR.B4;
    const register unsigned short int P5DIR5 = 5;
    sbit  P5DIR5_bit at DIO_PCDIR.B5;
    const register unsigned short int P5DIR6 = 6;
    sbit  P5DIR6_bit at DIO_PCDIR.B6;
    const register unsigned short int P5DIR7 = 7;
    sbit  P5DIR7_bit at DIO_PCDIR.B7;

sfr unsigned int   volatile DIO_PCREN            absolute 0x40004C46;
    const register unsigned short int P6REN0 = 8;
    sbit  P6REN0_bit at DIO_PCREN.B8;
    const register unsigned short int P6REN1 = 9;
    sbit  P6REN1_bit at DIO_PCREN.B9;
    const register unsigned short int P6REN2 = 10;
    sbit  P6REN2_bit at DIO_PCREN.B10;
    const register unsigned short int P6REN3 = 11;
    sbit  P6REN3_bit at DIO_PCREN.B11;
    const register unsigned short int P6REN4 = 12;
    sbit  P6REN4_bit at DIO_PCREN.B12;
    const register unsigned short int P6REN5 = 13;
    sbit  P6REN5_bit at DIO_PCREN.B13;
    const register unsigned short int P6REN6 = 14;
    sbit  P6REN6_bit at DIO_PCREN.B14;
    const register unsigned short int P6REN7 = 15;
    sbit  P6REN7_bit at DIO_PCREN.B15;
    const register unsigned short int P5REN0 = 0;
    sbit  P5REN0_bit at DIO_PCREN.B0;
    const register unsigned short int P5REN1 = 1;
    sbit  P5REN1_bit at DIO_PCREN.B1;
    const register unsigned short int P5REN2 = 2;
    sbit  P5REN2_bit at DIO_PCREN.B2;
    const register unsigned short int P5REN3 = 3;
    sbit  P5REN3_bit at DIO_PCREN.B3;
    const register unsigned short int P5REN4 = 4;
    sbit  P5REN4_bit at DIO_PCREN.B4;
    const register unsigned short int P5REN5 = 5;
    sbit  P5REN5_bit at DIO_PCREN.B5;
    const register unsigned short int P5REN6 = 6;
    sbit  P5REN6_bit at DIO_PCREN.B6;
    const register unsigned short int P5REN7 = 7;
    sbit  P5REN7_bit at DIO_PCREN.B7;

sfr unsigned int   volatile DIO_PCDS             absolute 0x40004C48;
    const register unsigned short int P6DS0 = 8;
    sbit  P6DS0_bit at DIO_PCDS.B8;
    const register unsigned short int P6DS1 = 9;
    sbit  P6DS1_bit at DIO_PCDS.B9;
    const register unsigned short int P6DS2 = 10;
    sbit  P6DS2_bit at DIO_PCDS.B10;
    const register unsigned short int P6DS3 = 11;
    sbit  P6DS3_bit at DIO_PCDS.B11;
    const register unsigned short int P6DS4 = 12;
    sbit  P6DS4_bit at DIO_PCDS.B12;
    const register unsigned short int P6DS5 = 13;
    sbit  P6DS5_bit at DIO_PCDS.B13;
    const register unsigned short int P6DS6 = 14;
    sbit  P6DS6_bit at DIO_PCDS.B14;
    const register unsigned short int P6DS7 = 15;
    sbit  P6DS7_bit at DIO_PCDS.B15;
    const register unsigned short int P5DS0 = 0;
    sbit  P5DS0_bit at DIO_PCDS.B0;
    const register unsigned short int P5DS1 = 1;
    sbit  P5DS1_bit at DIO_PCDS.B1;
    const register unsigned short int P5DS2 = 2;
    sbit  P5DS2_bit at DIO_PCDS.B2;
    const register unsigned short int P5DS3 = 3;
    sbit  P5DS3_bit at DIO_PCDS.B3;
    const register unsigned short int P5DS4 = 4;
    sbit  P5DS4_bit at DIO_PCDS.B4;
    const register unsigned short int P5DS5 = 5;
    sbit  P5DS5_bit at DIO_PCDS.B5;
    const register unsigned short int P5DS6 = 6;
    sbit  P5DS6_bit at DIO_PCDS.B6;
    const register unsigned short int P5DS7 = 7;
    sbit  P5DS7_bit at DIO_PCDS.B7;

sfr unsigned int   volatile DIO_PCSEL0           absolute 0x40004C4A;
    const register unsigned short int P6SEL00 = 8;
    sbit  P6SEL00_bit at DIO_PCSEL0.B8;
    const register unsigned short int P6SEL01 = 9;
    sbit  P6SEL01_bit at DIO_PCSEL0.B9;
    const register unsigned short int P6SEL02 = 10;
    sbit  P6SEL02_bit at DIO_PCSEL0.B10;
    const register unsigned short int P6SEL03 = 11;
    sbit  P6SEL03_bit at DIO_PCSEL0.B11;
    const register unsigned short int P6SEL04 = 12;
    sbit  P6SEL04_bit at DIO_PCSEL0.B12;
    const register unsigned short int P6SEL05 = 13;
    sbit  P6SEL05_bit at DIO_PCSEL0.B13;
    const register unsigned short int P6SEL06 = 14;
    sbit  P6SEL06_bit at DIO_PCSEL0.B14;
    const register unsigned short int P6SEL07 = 15;
    sbit  P6SEL07_bit at DIO_PCSEL0.B15;
    const register unsigned short int P5SEL00 = 0;
    sbit  P5SEL00_bit at DIO_PCSEL0.B0;
    const register unsigned short int P5SEL01 = 1;
    sbit  P5SEL01_bit at DIO_PCSEL0.B1;
    const register unsigned short int P5SEL02 = 2;
    sbit  P5SEL02_bit at DIO_PCSEL0.B2;
    const register unsigned short int P5SEL03 = 3;
    sbit  P5SEL03_bit at DIO_PCSEL0.B3;
    const register unsigned short int P5SEL04 = 4;
    sbit  P5SEL04_bit at DIO_PCSEL0.B4;
    const register unsigned short int P5SEL05 = 5;
    sbit  P5SEL05_bit at DIO_PCSEL0.B5;
    const register unsigned short int P5SEL06 = 6;
    sbit  P5SEL06_bit at DIO_PCSEL0.B6;
    const register unsigned short int P5SEL07 = 7;
    sbit  P5SEL07_bit at DIO_PCSEL0.B7;

sfr unsigned int   volatile DIO_PCSEL1           absolute 0x40004C4C;
    const register unsigned short int P6SEL10 = 8;
    sbit  P6SEL10_bit at DIO_PCSEL1.B8;
    const register unsigned short int P6SEL11 = 9;
    sbit  P6SEL11_bit at DIO_PCSEL1.B9;
    const register unsigned short int P6SEL12 = 10;
    sbit  P6SEL12_bit at DIO_PCSEL1.B10;
    const register unsigned short int P6SEL13 = 11;
    sbit  P6SEL13_bit at DIO_PCSEL1.B11;
    const register unsigned short int P6SEL14 = 12;
    sbit  P6SEL14_bit at DIO_PCSEL1.B12;
    const register unsigned short int P6SEL15 = 13;
    sbit  P6SEL15_bit at DIO_PCSEL1.B13;
    const register unsigned short int P6SEL16 = 14;
    sbit  P6SEL16_bit at DIO_PCSEL1.B14;
    const register unsigned short int P6SEL17 = 15;
    sbit  P6SEL17_bit at DIO_PCSEL1.B15;
    const register unsigned short int P5SEL10 = 0;
    sbit  P5SEL10_bit at DIO_PCSEL1.B0;
    const register unsigned short int P5SEL11 = 1;
    sbit  P5SEL11_bit at DIO_PCSEL1.B1;
    const register unsigned short int P5SEL12 = 2;
    sbit  P5SEL12_bit at DIO_PCSEL1.B2;
    const register unsigned short int P5SEL13 = 3;
    sbit  P5SEL13_bit at DIO_PCSEL1.B3;
    const register unsigned short int P5SEL14 = 4;
    sbit  P5SEL14_bit at DIO_PCSEL1.B4;
    const register unsigned short int P5SEL15 = 5;
    sbit  P5SEL15_bit at DIO_PCSEL1.B5;
    const register unsigned short int P5SEL16 = 6;
    sbit  P5SEL16_bit at DIO_PCSEL1.B6;
    const register unsigned short int P5SEL17 = 7;
    sbit  P5SEL17_bit at DIO_PCSEL1.B7;

sfr unsigned int   volatile DIO_P5IV             absolute 0x40004C4E;
    const register unsigned short int P5IV0 = 0;
    sbit  P5IV0_bit at DIO_P5IV.B0;
    const register unsigned short int P5IV1 = 1;
    sbit  P5IV1_bit at DIO_P5IV.B1;
    const register unsigned short int P5IV2 = 2;
    sbit  P5IV2_bit at DIO_P5IV.B2;
    const register unsigned short int P5IV3 = 3;
    sbit  P5IV3_bit at DIO_P5IV.B3;
    const register unsigned short int P5IV4 = 4;
    sbit  P5IV4_bit at DIO_P5IV.B4;

sfr unsigned int   volatile DIO_PCSELC           absolute 0x40004C56;
    const register unsigned short int P6SELC0 = 8;
    sbit  P6SELC0_bit at DIO_PCSELC.B8;
    const register unsigned short int P6SELC1 = 9;
    sbit  P6SELC1_bit at DIO_PCSELC.B9;
    const register unsigned short int P6SELC2 = 10;
    sbit  P6SELC2_bit at DIO_PCSELC.B10;
    const register unsigned short int P6SELC3 = 11;
    sbit  P6SELC3_bit at DIO_PCSELC.B11;
    const register unsigned short int P6SELC4 = 12;
    sbit  P6SELC4_bit at DIO_PCSELC.B12;
    const register unsigned short int P6SELC5 = 13;
    sbit  P6SELC5_bit at DIO_PCSELC.B13;
    const register unsigned short int P6SELC6 = 14;
    sbit  P6SELC6_bit at DIO_PCSELC.B14;
    const register unsigned short int P6SELC7 = 15;
    sbit  P6SELC7_bit at DIO_PCSELC.B15;
    const register unsigned short int P5SELC0 = 0;
    sbit  P5SELC0_bit at DIO_PCSELC.B0;
    const register unsigned short int P5SELC1 = 1;
    sbit  P5SELC1_bit at DIO_PCSELC.B1;
    const register unsigned short int P5SELC2 = 2;
    sbit  P5SELC2_bit at DIO_PCSELC.B2;
    const register unsigned short int P5SELC3 = 3;
    sbit  P5SELC3_bit at DIO_PCSELC.B3;
    const register unsigned short int P5SELC4 = 4;
    sbit  P5SELC4_bit at DIO_PCSELC.B4;
    const register unsigned short int P5SELC5 = 5;
    sbit  P5SELC5_bit at DIO_PCSELC.B5;
    const register unsigned short int P5SELC6 = 6;
    sbit  P5SELC6_bit at DIO_PCSELC.B6;
    const register unsigned short int P5SELC7 = 7;
    sbit  P5SELC7_bit at DIO_PCSELC.B7;

sfr unsigned int   volatile DIO_PCIES            absolute 0x40004C58;
    const register unsigned short int P6IES0 = 8;
    sbit  P6IES0_bit at DIO_PCIES.B8;
    const register unsigned short int P6IES1 = 9;
    sbit  P6IES1_bit at DIO_PCIES.B9;
    const register unsigned short int P6IES2 = 10;
    sbit  P6IES2_bit at DIO_PCIES.B10;
    const register unsigned short int P6IES3 = 11;
    sbit  P6IES3_bit at DIO_PCIES.B11;
    const register unsigned short int P6IES4 = 12;
    sbit  P6IES4_bit at DIO_PCIES.B12;
    const register unsigned short int P6IES5 = 13;
    sbit  P6IES5_bit at DIO_PCIES.B13;
    const register unsigned short int P6IES6 = 14;
    sbit  P6IES6_bit at DIO_PCIES.B14;
    const register unsigned short int P6IES7 = 15;
    sbit  P6IES7_bit at DIO_PCIES.B15;
    const register unsigned short int P5IES0 = 0;
    sbit  P5IES0_bit at DIO_PCIES.B0;
    const register unsigned short int P5IES1 = 1;
    sbit  P5IES1_bit at DIO_PCIES.B1;
    const register unsigned short int P5IES2 = 2;
    sbit  P5IES2_bit at DIO_PCIES.B2;
    const register unsigned short int P5IES3 = 3;
    sbit  P5IES3_bit at DIO_PCIES.B3;
    const register unsigned short int P5IES4 = 4;
    sbit  P5IES4_bit at DIO_PCIES.B4;
    const register unsigned short int P5IES5 = 5;
    sbit  P5IES5_bit at DIO_PCIES.B5;
    const register unsigned short int P5IES6 = 6;
    sbit  P5IES6_bit at DIO_PCIES.B6;
    const register unsigned short int P5IES7 = 7;
    sbit  P5IES7_bit at DIO_PCIES.B7;

sfr unsigned int   volatile DIO_PCIE             absolute 0x40004C5A;
    const register unsigned short int P6IE0 = 8;
    sbit  P6IE0_bit at DIO_PCIE.B8;
    const register unsigned short int P6IE1 = 9;
    sbit  P6IE1_bit at DIO_PCIE.B9;
    const register unsigned short int P6IE2 = 10;
    sbit  P6IE2_bit at DIO_PCIE.B10;
    const register unsigned short int P6IE3 = 11;
    sbit  P6IE3_bit at DIO_PCIE.B11;
    const register unsigned short int P6IE4 = 12;
    sbit  P6IE4_bit at DIO_PCIE.B12;
    const register unsigned short int P6IE5 = 13;
    sbit  P6IE5_bit at DIO_PCIE.B13;
    const register unsigned short int P6IE6 = 14;
    sbit  P6IE6_bit at DIO_PCIE.B14;
    const register unsigned short int P6IE7 = 15;
    sbit  P6IE7_bit at DIO_PCIE.B15;
    const register unsigned short int P5IE0 = 0;
    sbit  P5IE0_bit at DIO_PCIE.B0;
    const register unsigned short int P5IE1 = 1;
    sbit  P5IE1_bit at DIO_PCIE.B1;
    const register unsigned short int P5IE2 = 2;
    sbit  P5IE2_bit at DIO_PCIE.B2;
    const register unsigned short int P5IE3 = 3;
    sbit  P5IE3_bit at DIO_PCIE.B3;
    const register unsigned short int P5IE4 = 4;
    sbit  P5IE4_bit at DIO_PCIE.B4;
    const register unsigned short int P5IE5 = 5;
    sbit  P5IE5_bit at DIO_PCIE.B5;
    const register unsigned short int P5IE6 = 6;
    sbit  P5IE6_bit at DIO_PCIE.B6;
    const register unsigned short int P5IE7 = 7;
    sbit  P5IE7_bit at DIO_PCIE.B7;

sfr unsigned int   volatile DIO_PCIFG            absolute 0x40004C5C;
    const register unsigned short int P6IFG0 = 8;
    sbit  P6IFG0_bit at DIO_PCIFG.B8;
    const register unsigned short int P6IFG1 = 9;
    sbit  P6IFG1_bit at DIO_PCIFG.B9;
    const register unsigned short int P6IFG2 = 10;
    sbit  P6IFG2_bit at DIO_PCIFG.B10;
    const register unsigned short int P6IFG3 = 11;
    sbit  P6IFG3_bit at DIO_PCIFG.B11;
    const register unsigned short int P6IFG4 = 12;
    sbit  P6IFG4_bit at DIO_PCIFG.B12;
    const register unsigned short int P6IFG5 = 13;
    sbit  P6IFG5_bit at DIO_PCIFG.B13;
    const register unsigned short int P6IFG6 = 14;
    sbit  P6IFG6_bit at DIO_PCIFG.B14;
    const register unsigned short int P6IFG7 = 15;
    sbit  P6IFG7_bit at DIO_PCIFG.B15;
    const register unsigned short int P5IFG0 = 0;
    sbit  P5IFG0_bit at DIO_PCIFG.B0;
    const register unsigned short int P5IFG1 = 1;
    sbit  P5IFG1_bit at DIO_PCIFG.B1;
    const register unsigned short int P5IFG2 = 2;
    sbit  P5IFG2_bit at DIO_PCIFG.B2;
    const register unsigned short int P5IFG3 = 3;
    sbit  P5IFG3_bit at DIO_PCIFG.B3;
    const register unsigned short int P5IFG4 = 4;
    sbit  P5IFG4_bit at DIO_PCIFG.B4;
    const register unsigned short int P5IFG5 = 5;
    sbit  P5IFG5_bit at DIO_PCIFG.B5;
    const register unsigned short int P5IFG6 = 6;
    sbit  P5IFG6_bit at DIO_PCIFG.B6;
    const register unsigned short int P5IFG7 = 7;
    sbit  P5IFG7_bit at DIO_PCIFG.B7;

sfr unsigned int   volatile DIO_P6IV             absolute 0x40004C5E;
    const register unsigned short int P6IV0 = 0;
    sbit  P6IV0_bit at DIO_P6IV.B0;
    const register unsigned short int P6IV1 = 1;
    sbit  P6IV1_bit at DIO_P6IV.B1;
    const register unsigned short int P6IV2 = 2;
    sbit  P6IV2_bit at DIO_P6IV.B2;
    const register unsigned short int P6IV3 = 3;
    sbit  P6IV3_bit at DIO_P6IV.B3;
    const register unsigned short int P6IV4 = 4;
    sbit  P6IV4_bit at DIO_P6IV.B4;

sfr unsigned int   volatile DIO_PORTD            absolute 0x40004C60;
sfr unsigned short   volatile DIO_P7IN             absolute 0x40004C60;
sfr unsigned short   volatile DIO_P8IN             absolute 0x40004C61;
sfr unsigned int   volatile DIO_PDIN             absolute 0x40004C60;
    const register unsigned short int P8IN0 = 8;
    sbit  P8IN0_bit at DIO_PDIN.B8;
    const register unsigned short int P8IN1 = 9;
    sbit  P8IN1_bit at DIO_PDIN.B9;
    const register unsigned short int P8IN2 = 10;
    sbit  P8IN2_bit at DIO_PDIN.B10;
    const register unsigned short int P8IN3 = 11;
    sbit  P8IN3_bit at DIO_PDIN.B11;
    const register unsigned short int P8IN4 = 12;
    sbit  P8IN4_bit at DIO_PDIN.B12;
    const register unsigned short int P8IN5 = 13;
    sbit  P8IN5_bit at DIO_PDIN.B13;
    const register unsigned short int P8IN6 = 14;
    sbit  P8IN6_bit at DIO_PDIN.B14;
    const register unsigned short int P8IN7 = 15;
    sbit  P8IN7_bit at DIO_PDIN.B15;
    const register unsigned short int P7IN0 = 0;
    sbit  P7IN0_bit at DIO_PDIN.B0;
    const register unsigned short int P7IN1 = 1;
    sbit  P7IN1_bit at DIO_PDIN.B1;
    const register unsigned short int P7IN2 = 2;
    sbit  P7IN2_bit at DIO_PDIN.B2;
    const register unsigned short int P7IN3 = 3;
    sbit  P7IN3_bit at DIO_PDIN.B3;
    const register unsigned short int P7IN4 = 4;
    sbit  P7IN4_bit at DIO_PDIN.B4;
    const register unsigned short int P7IN5 = 5;
    sbit  P7IN5_bit at DIO_PDIN.B5;
    const register unsigned short int P7IN6 = 6;
    sbit  P7IN6_bit at DIO_PDIN.B6;
    const register unsigned short int P7IN7 = 7;
    sbit  P7IN7_bit at DIO_PDIN.B7;

sfr unsigned short   volatile DIO_P7OUT            absolute 0x40004C62;
sfr unsigned short   volatile DIO_P8OUT            absolute 0x40004C63;
sfr unsigned int   volatile DIO_PDOUT            absolute 0x40004C62;
    const register unsigned short int P8OUT0 = 8;
    sbit  P8OUT0_bit at DIO_PDOUT.B8;
    const register unsigned short int P8OUT1 = 9;
    sbit  P8OUT1_bit at DIO_PDOUT.B9;
    const register unsigned short int P8OUT2 = 10;
    sbit  P8OUT2_bit at DIO_PDOUT.B10;
    const register unsigned short int P8OUT3 = 11;
    sbit  P8OUT3_bit at DIO_PDOUT.B11;
    const register unsigned short int P8OUT4 = 12;
    sbit  P8OUT4_bit at DIO_PDOUT.B12;
    const register unsigned short int P8OUT5 = 13;
    sbit  P8OUT5_bit at DIO_PDOUT.B13;
    const register unsigned short int P8OUT6 = 14;
    sbit  P8OUT6_bit at DIO_PDOUT.B14;
    const register unsigned short int P8OUT7 = 15;
    sbit  P8OUT7_bit at DIO_PDOUT.B15;
    const register unsigned short int P7OUT0 = 0;
    sbit  P7OUT0_bit at DIO_PDOUT.B0;
    const register unsigned short int P7OUT1 = 1;
    sbit  P7OUT1_bit at DIO_PDOUT.B1;
    const register unsigned short int P7OUT2 = 2;
    sbit  P7OUT2_bit at DIO_PDOUT.B2;
    const register unsigned short int P7OUT3 = 3;
    sbit  P7OUT3_bit at DIO_PDOUT.B3;
    const register unsigned short int P7OUT4 = 4;
    sbit  P7OUT4_bit at DIO_PDOUT.B4;
    const register unsigned short int P7OUT5 = 5;
    sbit  P7OUT5_bit at DIO_PDOUT.B5;
    const register unsigned short int P7OUT6 = 6;
    sbit  P7OUT6_bit at DIO_PDOUT.B6;
    const register unsigned short int P7OUT7 = 7;
    sbit  P7OUT7_bit at DIO_PDOUT.B7;

sfr unsigned short   volatile DIO_P7DIR            absolute 0x40004C64;
sfr unsigned short   volatile DIO_P8DIR            absolute 0x40004C65;
sfr unsigned int   volatile DIO_PDDIR            absolute 0x40004C64;
    const register unsigned short int P8DIR0 = 8;
    sbit  P8DIR0_bit at DIO_PDDIR.B8;
    const register unsigned short int P8DIR1 = 9;
    sbit  P8DIR1_bit at DIO_PDDIR.B9;
    const register unsigned short int P8DIR2 = 10;
    sbit  P8DIR2_bit at DIO_PDDIR.B10;
    const register unsigned short int P8DIR3 = 11;
    sbit  P8DIR3_bit at DIO_PDDIR.B11;
    const register unsigned short int P8DIR4 = 12;
    sbit  P8DIR4_bit at DIO_PDDIR.B12;
    const register unsigned short int P8DIR5 = 13;
    sbit  P8DIR5_bit at DIO_PDDIR.B13;
    const register unsigned short int P8DIR6 = 14;
    sbit  P8DIR6_bit at DIO_PDDIR.B14;
    const register unsigned short int P8DIR7 = 15;
    sbit  P8DIR7_bit at DIO_PDDIR.B15;
    const register unsigned short int P7DIR0 = 0;
    sbit  P7DIR0_bit at DIO_PDDIR.B0;
    const register unsigned short int P7DIR1 = 1;
    sbit  P7DIR1_bit at DIO_PDDIR.B1;
    const register unsigned short int P7DIR2 = 2;
    sbit  P7DIR2_bit at DIO_PDDIR.B2;
    const register unsigned short int P7DIR3 = 3;
    sbit  P7DIR3_bit at DIO_PDDIR.B3;
    const register unsigned short int P7DIR4 = 4;
    sbit  P7DIR4_bit at DIO_PDDIR.B4;
    const register unsigned short int P7DIR5 = 5;
    sbit  P7DIR5_bit at DIO_PDDIR.B5;
    const register unsigned short int P7DIR6 = 6;
    sbit  P7DIR6_bit at DIO_PDDIR.B6;
    const register unsigned short int P7DIR7 = 7;
    sbit  P7DIR7_bit at DIO_PDDIR.B7;

sfr unsigned int   volatile DIO_PDREN            absolute 0x40004C66;
    const register unsigned short int P8REN0 = 8;
    sbit  P8REN0_bit at DIO_PDREN.B8;
    const register unsigned short int P8REN1 = 9;
    sbit  P8REN1_bit at DIO_PDREN.B9;
    const register unsigned short int P8REN2 = 10;
    sbit  P8REN2_bit at DIO_PDREN.B10;
    const register unsigned short int P8REN3 = 11;
    sbit  P8REN3_bit at DIO_PDREN.B11;
    const register unsigned short int P8REN4 = 12;
    sbit  P8REN4_bit at DIO_PDREN.B12;
    const register unsigned short int P8REN5 = 13;
    sbit  P8REN5_bit at DIO_PDREN.B13;
    const register unsigned short int P8REN6 = 14;
    sbit  P8REN6_bit at DIO_PDREN.B14;
    const register unsigned short int P8REN7 = 15;
    sbit  P8REN7_bit at DIO_PDREN.B15;
    const register unsigned short int P7REN0 = 0;
    sbit  P7REN0_bit at DIO_PDREN.B0;
    const register unsigned short int P7REN1 = 1;
    sbit  P7REN1_bit at DIO_PDREN.B1;
    const register unsigned short int P7REN2 = 2;
    sbit  P7REN2_bit at DIO_PDREN.B2;
    const register unsigned short int P7REN3 = 3;
    sbit  P7REN3_bit at DIO_PDREN.B3;
    const register unsigned short int P7REN4 = 4;
    sbit  P7REN4_bit at DIO_PDREN.B4;
    const register unsigned short int P7REN5 = 5;
    sbit  P7REN5_bit at DIO_PDREN.B5;
    const register unsigned short int P7REN6 = 6;
    sbit  P7REN6_bit at DIO_PDREN.B6;
    const register unsigned short int P7REN7 = 7;
    sbit  P7REN7_bit at DIO_PDREN.B7;

sfr unsigned int   volatile DIO_PDDS             absolute 0x40004C68;
    const register unsigned short int P8DS0 = 8;
    sbit  P8DS0_bit at DIO_PDDS.B8;
    const register unsigned short int P8DS1 = 9;
    sbit  P8DS1_bit at DIO_PDDS.B9;
    const register unsigned short int P8DS2 = 10;
    sbit  P8DS2_bit at DIO_PDDS.B10;
    const register unsigned short int P8DS3 = 11;
    sbit  P8DS3_bit at DIO_PDDS.B11;
    const register unsigned short int P8DS4 = 12;
    sbit  P8DS4_bit at DIO_PDDS.B12;
    const register unsigned short int P8DS5 = 13;
    sbit  P8DS5_bit at DIO_PDDS.B13;
    const register unsigned short int P8DS6 = 14;
    sbit  P8DS6_bit at DIO_PDDS.B14;
    const register unsigned short int P8DS7 = 15;
    sbit  P8DS7_bit at DIO_PDDS.B15;
    const register unsigned short int P7DS0 = 0;
    sbit  P7DS0_bit at DIO_PDDS.B0;
    const register unsigned short int P7DS1 = 1;
    sbit  P7DS1_bit at DIO_PDDS.B1;
    const register unsigned short int P7DS2 = 2;
    sbit  P7DS2_bit at DIO_PDDS.B2;
    const register unsigned short int P7DS3 = 3;
    sbit  P7DS3_bit at DIO_PDDS.B3;
    const register unsigned short int P7DS4 = 4;
    sbit  P7DS4_bit at DIO_PDDS.B4;
    const register unsigned short int P7DS5 = 5;
    sbit  P7DS5_bit at DIO_PDDS.B5;
    const register unsigned short int P7DS6 = 6;
    sbit  P7DS6_bit at DIO_PDDS.B6;
    const register unsigned short int P7DS7 = 7;
    sbit  P7DS7_bit at DIO_PDDS.B7;

sfr unsigned int   volatile DIO_PDSEL0           absolute 0x40004C6A;
    const register unsigned short int P8SEL00 = 8;
    sbit  P8SEL00_bit at DIO_PDSEL0.B8;
    const register unsigned short int P8SEL01 = 9;
    sbit  P8SEL01_bit at DIO_PDSEL0.B9;
    const register unsigned short int P8SEL02 = 10;
    sbit  P8SEL02_bit at DIO_PDSEL0.B10;
    const register unsigned short int P8SEL03 = 11;
    sbit  P8SEL03_bit at DIO_PDSEL0.B11;
    const register unsigned short int P8SEL04 = 12;
    sbit  P8SEL04_bit at DIO_PDSEL0.B12;
    const register unsigned short int P8SEL05 = 13;
    sbit  P8SEL05_bit at DIO_PDSEL0.B13;
    const register unsigned short int P8SEL06 = 14;
    sbit  P8SEL06_bit at DIO_PDSEL0.B14;
    const register unsigned short int P8SEL07 = 15;
    sbit  P8SEL07_bit at DIO_PDSEL0.B15;
    const register unsigned short int P7SEL00 = 0;
    sbit  P7SEL00_bit at DIO_PDSEL0.B0;
    const register unsigned short int P7SEL01 = 1;
    sbit  P7SEL01_bit at DIO_PDSEL0.B1;
    const register unsigned short int P7SEL02 = 2;
    sbit  P7SEL02_bit at DIO_PDSEL0.B2;
    const register unsigned short int P7SEL03 = 3;
    sbit  P7SEL03_bit at DIO_PDSEL0.B3;
    const register unsigned short int P7SEL04 = 4;
    sbit  P7SEL04_bit at DIO_PDSEL0.B4;
    const register unsigned short int P7SEL05 = 5;
    sbit  P7SEL05_bit at DIO_PDSEL0.B5;
    const register unsigned short int P7SEL06 = 6;
    sbit  P7SEL06_bit at DIO_PDSEL0.B6;
    const register unsigned short int P7SEL07 = 7;
    sbit  P7SEL07_bit at DIO_PDSEL0.B7;

sfr unsigned int   volatile DIO_PDSEL1           absolute 0x40004C6C;
    const register unsigned short int P8SEL10 = 8;
    sbit  P8SEL10_bit at DIO_PDSEL1.B8;
    const register unsigned short int P8SEL11 = 9;
    sbit  P8SEL11_bit at DIO_PDSEL1.B9;
    const register unsigned short int P8SEL12 = 10;
    sbit  P8SEL12_bit at DIO_PDSEL1.B10;
    const register unsigned short int P8SEL13 = 11;
    sbit  P8SEL13_bit at DIO_PDSEL1.B11;
    const register unsigned short int P8SEL14 = 12;
    sbit  P8SEL14_bit at DIO_PDSEL1.B12;
    const register unsigned short int P8SEL15 = 13;
    sbit  P8SEL15_bit at DIO_PDSEL1.B13;
    const register unsigned short int P8SEL16 = 14;
    sbit  P8SEL16_bit at DIO_PDSEL1.B14;
    const register unsigned short int P8SEL17 = 15;
    sbit  P8SEL17_bit at DIO_PDSEL1.B15;
    const register unsigned short int P7SEL10 = 0;
    sbit  P7SEL10_bit at DIO_PDSEL1.B0;
    const register unsigned short int P7SEL11 = 1;
    sbit  P7SEL11_bit at DIO_PDSEL1.B1;
    const register unsigned short int P7SEL12 = 2;
    sbit  P7SEL12_bit at DIO_PDSEL1.B2;
    const register unsigned short int P7SEL13 = 3;
    sbit  P7SEL13_bit at DIO_PDSEL1.B3;
    const register unsigned short int P7SEL14 = 4;
    sbit  P7SEL14_bit at DIO_PDSEL1.B4;
    const register unsigned short int P7SEL15 = 5;
    sbit  P7SEL15_bit at DIO_PDSEL1.B5;
    const register unsigned short int P7SEL16 = 6;
    sbit  P7SEL16_bit at DIO_PDSEL1.B6;
    const register unsigned short int P7SEL17 = 7;
    sbit  P7SEL17_bit at DIO_PDSEL1.B7;

sfr unsigned int   volatile DIO_P7IV             absolute 0x40004C6E;
    const register unsigned short int P7IV0 = 0;
    sbit  P7IV0_bit at DIO_P7IV.B0;
    const register unsigned short int P7IV1 = 1;
    sbit  P7IV1_bit at DIO_P7IV.B1;
    const register unsigned short int P7IV2 = 2;
    sbit  P7IV2_bit at DIO_P7IV.B2;
    const register unsigned short int P7IV3 = 3;
    sbit  P7IV3_bit at DIO_P7IV.B3;
    const register unsigned short int P7IV4 = 4;
    sbit  P7IV4_bit at DIO_P7IV.B4;

sfr unsigned int   volatile DIO_PDSELC           absolute 0x40004C76;
    const register unsigned short int P8SELC0 = 8;
    sbit  P8SELC0_bit at DIO_PDSELC.B8;
    const register unsigned short int P8SELC1 = 9;
    sbit  P8SELC1_bit at DIO_PDSELC.B9;
    const register unsigned short int P8SELC2 = 10;
    sbit  P8SELC2_bit at DIO_PDSELC.B10;
    const register unsigned short int P8SELC3 = 11;
    sbit  P8SELC3_bit at DIO_PDSELC.B11;
    const register unsigned short int P8SELC4 = 12;
    sbit  P8SELC4_bit at DIO_PDSELC.B12;
    const register unsigned short int P8SELC5 = 13;
    sbit  P8SELC5_bit at DIO_PDSELC.B13;
    const register unsigned short int P8SELC6 = 14;
    sbit  P8SELC6_bit at DIO_PDSELC.B14;
    const register unsigned short int P8SELC7 = 15;
    sbit  P8SELC7_bit at DIO_PDSELC.B15;
    const register unsigned short int P7SELC0 = 0;
    sbit  P7SELC0_bit at DIO_PDSELC.B0;
    const register unsigned short int P7SELC1 = 1;
    sbit  P7SELC1_bit at DIO_PDSELC.B1;
    const register unsigned short int P7SELC2 = 2;
    sbit  P7SELC2_bit at DIO_PDSELC.B2;
    const register unsigned short int P7SELC3 = 3;
    sbit  P7SELC3_bit at DIO_PDSELC.B3;
    const register unsigned short int P7SELC4 = 4;
    sbit  P7SELC4_bit at DIO_PDSELC.B4;
    const register unsigned short int P7SELC5 = 5;
    sbit  P7SELC5_bit at DIO_PDSELC.B5;
    const register unsigned short int P7SELC6 = 6;
    sbit  P7SELC6_bit at DIO_PDSELC.B6;
    const register unsigned short int P7SELC7 = 7;
    sbit  P7SELC7_bit at DIO_PDSELC.B7;

sfr unsigned int   volatile DIO_PDIES            absolute 0x40004C78;
    const register unsigned short int P8IES0 = 8;
    sbit  P8IES0_bit at DIO_PDIES.B8;
    const register unsigned short int P8IES1 = 9;
    sbit  P8IES1_bit at DIO_PDIES.B9;
    const register unsigned short int P8IES2 = 10;
    sbit  P8IES2_bit at DIO_PDIES.B10;
    const register unsigned short int P8IES3 = 11;
    sbit  P8IES3_bit at DIO_PDIES.B11;
    const register unsigned short int P8IES4 = 12;
    sbit  P8IES4_bit at DIO_PDIES.B12;
    const register unsigned short int P8IES5 = 13;
    sbit  P8IES5_bit at DIO_PDIES.B13;
    const register unsigned short int P8IES6 = 14;
    sbit  P8IES6_bit at DIO_PDIES.B14;
    const register unsigned short int P8IES7 = 15;
    sbit  P8IES7_bit at DIO_PDIES.B15;
    const register unsigned short int P7IES0 = 0;
    sbit  P7IES0_bit at DIO_PDIES.B0;
    const register unsigned short int P7IES1 = 1;
    sbit  P7IES1_bit at DIO_PDIES.B1;
    const register unsigned short int P7IES2 = 2;
    sbit  P7IES2_bit at DIO_PDIES.B2;
    const register unsigned short int P7IES3 = 3;
    sbit  P7IES3_bit at DIO_PDIES.B3;
    const register unsigned short int P7IES4 = 4;
    sbit  P7IES4_bit at DIO_PDIES.B4;
    const register unsigned short int P7IES5 = 5;
    sbit  P7IES5_bit at DIO_PDIES.B5;
    const register unsigned short int P7IES6 = 6;
    sbit  P7IES6_bit at DIO_PDIES.B6;
    const register unsigned short int P7IES7 = 7;
    sbit  P7IES7_bit at DIO_PDIES.B7;

sfr unsigned int   volatile DIO_PDIE             absolute 0x40004C7A;
    const register unsigned short int P8IE0 = 8;
    sbit  P8IE0_bit at DIO_PDIE.B8;
    const register unsigned short int P8IE1 = 9;
    sbit  P8IE1_bit at DIO_PDIE.B9;
    const register unsigned short int P8IE2 = 10;
    sbit  P8IE2_bit at DIO_PDIE.B10;
    const register unsigned short int P8IE3 = 11;
    sbit  P8IE3_bit at DIO_PDIE.B11;
    const register unsigned short int P8IE4 = 12;
    sbit  P8IE4_bit at DIO_PDIE.B12;
    const register unsigned short int P8IE5 = 13;
    sbit  P8IE5_bit at DIO_PDIE.B13;
    const register unsigned short int P8IE6 = 14;
    sbit  P8IE6_bit at DIO_PDIE.B14;
    const register unsigned short int P8IE7 = 15;
    sbit  P8IE7_bit at DIO_PDIE.B15;
    const register unsigned short int P7IE0 = 0;
    sbit  P7IE0_bit at DIO_PDIE.B0;
    const register unsigned short int P7IE1 = 1;
    sbit  P7IE1_bit at DIO_PDIE.B1;
    const register unsigned short int P7IE2 = 2;
    sbit  P7IE2_bit at DIO_PDIE.B2;
    const register unsigned short int P7IE3 = 3;
    sbit  P7IE3_bit at DIO_PDIE.B3;
    const register unsigned short int P7IE4 = 4;
    sbit  P7IE4_bit at DIO_PDIE.B4;
    const register unsigned short int P7IE5 = 5;
    sbit  P7IE5_bit at DIO_PDIE.B5;
    const register unsigned short int P7IE6 = 6;
    sbit  P7IE6_bit at DIO_PDIE.B6;
    const register unsigned short int P7IE7 = 7;
    sbit  P7IE7_bit at DIO_PDIE.B7;

sfr unsigned int   volatile DIO_PDIFG            absolute 0x40004C7C;
    const register unsigned short int P8IFG0 = 8;
    sbit  P8IFG0_bit at DIO_PDIFG.B8;
    const register unsigned short int P8IFG1 = 9;
    sbit  P8IFG1_bit at DIO_PDIFG.B9;
    const register unsigned short int P8IFG2 = 10;
    sbit  P8IFG2_bit at DIO_PDIFG.B10;
    const register unsigned short int P8IFG3 = 11;
    sbit  P8IFG3_bit at DIO_PDIFG.B11;
    const register unsigned short int P8IFG4 = 12;
    sbit  P8IFG4_bit at DIO_PDIFG.B12;
    const register unsigned short int P8IFG5 = 13;
    sbit  P8IFG5_bit at DIO_PDIFG.B13;
    const register unsigned short int P8IFG6 = 14;
    sbit  P8IFG6_bit at DIO_PDIFG.B14;
    const register unsigned short int P8IFG7 = 15;
    sbit  P8IFG7_bit at DIO_PDIFG.B15;
    const register unsigned short int P7IFG0 = 0;
    sbit  P7IFG0_bit at DIO_PDIFG.B0;
    const register unsigned short int P7IFG1 = 1;
    sbit  P7IFG1_bit at DIO_PDIFG.B1;
    const register unsigned short int P7IFG2 = 2;
    sbit  P7IFG2_bit at DIO_PDIFG.B2;
    const register unsigned short int P7IFG3 = 3;
    sbit  P7IFG3_bit at DIO_PDIFG.B3;
    const register unsigned short int P7IFG4 = 4;
    sbit  P7IFG4_bit at DIO_PDIFG.B4;
    const register unsigned short int P7IFG5 = 5;
    sbit  P7IFG5_bit at DIO_PDIFG.B5;
    const register unsigned short int P7IFG6 = 6;
    sbit  P7IFG6_bit at DIO_PDIFG.B6;
    const register unsigned short int P7IFG7 = 7;
    sbit  P7IFG7_bit at DIO_PDIFG.B7;

sfr unsigned int   volatile DIO_P8IV             absolute 0x40004C7E;
    const register unsigned short int P8IV0 = 0;
    sbit  P8IV0_bit at DIO_P8IV.B0;
    const register unsigned short int P8IV1 = 1;
    sbit  P8IV1_bit at DIO_P8IV.B1;
    const register unsigned short int P8IV2 = 2;
    sbit  P8IV2_bit at DIO_P8IV.B2;
    const register unsigned short int P8IV3 = 3;
    sbit  P8IV3_bit at DIO_P8IV.B3;
    const register unsigned short int P8IV4 = 4;
    sbit  P8IV4_bit at DIO_P8IV.B4;

sfr unsigned int   volatile DIO_PORTE            absolute 0x40004C80;
sfr unsigned short   volatile DIO_P9IN             absolute 0x40004C80;
sfr unsigned short   volatile DIO_P10IN            absolute 0x40004C81;
sfr unsigned int   volatile DIO_PEIN             absolute 0x40004C80;
    const register unsigned short int P10IN0 = 8;
    sbit  P10IN0_bit at DIO_PEIN.B8;
    const register unsigned short int P10IN1 = 9;
    sbit  P10IN1_bit at DIO_PEIN.B9;
    const register unsigned short int P10IN2 = 10;
    sbit  P10IN2_bit at DIO_PEIN.B10;
    const register unsigned short int P10IN3 = 11;
    sbit  P10IN3_bit at DIO_PEIN.B11;
    const register unsigned short int P10IN4 = 12;
    sbit  P10IN4_bit at DIO_PEIN.B12;
    const register unsigned short int P10IN5 = 13;
    sbit  P10IN5_bit at DIO_PEIN.B13;
    const register unsigned short int P10IN6 = 14;
    sbit  P10IN6_bit at DIO_PEIN.B14;
    const register unsigned short int P10IN7 = 15;
    sbit  P10IN7_bit at DIO_PEIN.B15;
    const register unsigned short int P9IN0 = 0;
    sbit  P9IN0_bit at DIO_PEIN.B0;
    const register unsigned short int P9IN1 = 1;
    sbit  P9IN1_bit at DIO_PEIN.B1;
    const register unsigned short int P9IN2 = 2;
    sbit  P9IN2_bit at DIO_PEIN.B2;
    const register unsigned short int P9IN3 = 3;
    sbit  P9IN3_bit at DIO_PEIN.B3;
    const register unsigned short int P9IN4 = 4;
    sbit  P9IN4_bit at DIO_PEIN.B4;
    const register unsigned short int P9IN5 = 5;
    sbit  P9IN5_bit at DIO_PEIN.B5;
    const register unsigned short int P9IN6 = 6;
    sbit  P9IN6_bit at DIO_PEIN.B6;
    const register unsigned short int P9IN7 = 7;
    sbit  P9IN7_bit at DIO_PEIN.B7;

sfr unsigned short   volatile DIO_P9OUT            absolute 0x40004C82;
sfr unsigned short   volatile DIO_P10OUT           absolute 0x40004C83;
sfr unsigned int   volatile DIO_PEOUT            absolute 0x40004C82;
    const register unsigned short int P10OUT0 = 8;
    sbit  P10OUT0_bit at DIO_PEOUT.B8;
    const register unsigned short int P10OUT1 = 9;
    sbit  P10OUT1_bit at DIO_PEOUT.B9;
    const register unsigned short int P10OUT2 = 10;
    sbit  P10OUT2_bit at DIO_PEOUT.B10;
    const register unsigned short int P10OUT3 = 11;
    sbit  P10OUT3_bit at DIO_PEOUT.B11;
    const register unsigned short int P10OUT4 = 12;
    sbit  P10OUT4_bit at DIO_PEOUT.B12;
    const register unsigned short int P10OUT5 = 13;
    sbit  P10OUT5_bit at DIO_PEOUT.B13;
    const register unsigned short int P10OUT6 = 14;
    sbit  P10OUT6_bit at DIO_PEOUT.B14;
    const register unsigned short int P10OUT7 = 15;
    sbit  P10OUT7_bit at DIO_PEOUT.B15;
    const register unsigned short int P9OUT0 = 0;
    sbit  P9OUT0_bit at DIO_PEOUT.B0;
    const register unsigned short int P9OUT1 = 1;
    sbit  P9OUT1_bit at DIO_PEOUT.B1;
    const register unsigned short int P9OUT2 = 2;
    sbit  P9OUT2_bit at DIO_PEOUT.B2;
    const register unsigned short int P9OUT3 = 3;
    sbit  P9OUT3_bit at DIO_PEOUT.B3;
    const register unsigned short int P9OUT4 = 4;
    sbit  P9OUT4_bit at DIO_PEOUT.B4;
    const register unsigned short int P9OUT5 = 5;
    sbit  P9OUT5_bit at DIO_PEOUT.B5;
    const register unsigned short int P9OUT6 = 6;
    sbit  P9OUT6_bit at DIO_PEOUT.B6;
    const register unsigned short int P9OUT7 = 7;
    sbit  P9OUT7_bit at DIO_PEOUT.B7;

sfr unsigned short   volatile DIO_P9DIR            absolute 0x40004C84;
sfr unsigned short   volatile DIO_P10DIR           absolute 0x40004C85;
sfr unsigned int   volatile DIO_PEDIR            absolute 0x40004C84;
    const register unsigned short int P10DIR0 = 8;
    sbit  P10DIR0_bit at DIO_PEDIR.B8;
    const register unsigned short int P10DIR1 = 9;
    sbit  P10DIR1_bit at DIO_PEDIR.B9;
    const register unsigned short int P10DIR2 = 10;
    sbit  P10DIR2_bit at DIO_PEDIR.B10;
    const register unsigned short int P10DIR3 = 11;
    sbit  P10DIR3_bit at DIO_PEDIR.B11;
    const register unsigned short int P10DIR4 = 12;
    sbit  P10DIR4_bit at DIO_PEDIR.B12;
    const register unsigned short int P10DIR5 = 13;
    sbit  P10DIR5_bit at DIO_PEDIR.B13;
    const register unsigned short int P10DIR6 = 14;
    sbit  P10DIR6_bit at DIO_PEDIR.B14;
    const register unsigned short int P10DIR7 = 15;
    sbit  P10DIR7_bit at DIO_PEDIR.B15;
    const register unsigned short int P9DIR0 = 0;
    sbit  P9DIR0_bit at DIO_PEDIR.B0;
    const register unsigned short int P9DIR1 = 1;
    sbit  P9DIR1_bit at DIO_PEDIR.B1;
    const register unsigned short int P9DIR2 = 2;
    sbit  P9DIR2_bit at DIO_PEDIR.B2;
    const register unsigned short int P9DIR3 = 3;
    sbit  P9DIR3_bit at DIO_PEDIR.B3;
    const register unsigned short int P9DIR4 = 4;
    sbit  P9DIR4_bit at DIO_PEDIR.B4;
    const register unsigned short int P9DIR5 = 5;
    sbit  P9DIR5_bit at DIO_PEDIR.B5;
    const register unsigned short int P9DIR6 = 6;
    sbit  P9DIR6_bit at DIO_PEDIR.B6;
    const register unsigned short int P9DIR7 = 7;
    sbit  P9DIR7_bit at DIO_PEDIR.B7;

sfr unsigned int   volatile DIO_PEREN            absolute 0x40004C86;
    const register unsigned short int P10REN0 = 8;
    sbit  P10REN0_bit at DIO_PEREN.B8;
    const register unsigned short int P10REN1 = 9;
    sbit  P10REN1_bit at DIO_PEREN.B9;
    const register unsigned short int P10REN2 = 10;
    sbit  P10REN2_bit at DIO_PEREN.B10;
    const register unsigned short int P10REN3 = 11;
    sbit  P10REN3_bit at DIO_PEREN.B11;
    const register unsigned short int P10REN4 = 12;
    sbit  P10REN4_bit at DIO_PEREN.B12;
    const register unsigned short int P10REN5 = 13;
    sbit  P10REN5_bit at DIO_PEREN.B13;
    const register unsigned short int P10REN6 = 14;
    sbit  P10REN6_bit at DIO_PEREN.B14;
    const register unsigned short int P10REN7 = 15;
    sbit  P10REN7_bit at DIO_PEREN.B15;
    const register unsigned short int P9REN0 = 0;
    sbit  P9REN0_bit at DIO_PEREN.B0;
    const register unsigned short int P9REN1 = 1;
    sbit  P9REN1_bit at DIO_PEREN.B1;
    const register unsigned short int P9REN2 = 2;
    sbit  P9REN2_bit at DIO_PEREN.B2;
    const register unsigned short int P9REN3 = 3;
    sbit  P9REN3_bit at DIO_PEREN.B3;
    const register unsigned short int P9REN4 = 4;
    sbit  P9REN4_bit at DIO_PEREN.B4;
    const register unsigned short int P9REN5 = 5;
    sbit  P9REN5_bit at DIO_PEREN.B5;
    const register unsigned short int P9REN6 = 6;
    sbit  P9REN6_bit at DIO_PEREN.B6;
    const register unsigned short int P9REN7 = 7;
    sbit  P9REN7_bit at DIO_PEREN.B7;

sfr unsigned int   volatile DIO_PEDS             absolute 0x40004C88;
    const register unsigned short int P10DS0 = 8;
    sbit  P10DS0_bit at DIO_PEDS.B8;
    const register unsigned short int P10DS1 = 9;
    sbit  P10DS1_bit at DIO_PEDS.B9;
    const register unsigned short int P10DS2 = 10;
    sbit  P10DS2_bit at DIO_PEDS.B10;
    const register unsigned short int P10DS3 = 11;
    sbit  P10DS3_bit at DIO_PEDS.B11;
    const register unsigned short int P10DS4 = 12;
    sbit  P10DS4_bit at DIO_PEDS.B12;
    const register unsigned short int P10DS5 = 13;
    sbit  P10DS5_bit at DIO_PEDS.B13;
    const register unsigned short int P10DS6 = 14;
    sbit  P10DS6_bit at DIO_PEDS.B14;
    const register unsigned short int P10DS7 = 15;
    sbit  P10DS7_bit at DIO_PEDS.B15;
    const register unsigned short int P9DS0 = 0;
    sbit  P9DS0_bit at DIO_PEDS.B0;
    const register unsigned short int P9DS1 = 1;
    sbit  P9DS1_bit at DIO_PEDS.B1;
    const register unsigned short int P9DS2 = 2;
    sbit  P9DS2_bit at DIO_PEDS.B2;
    const register unsigned short int P9DS3 = 3;
    sbit  P9DS3_bit at DIO_PEDS.B3;
    const register unsigned short int P9DS4 = 4;
    sbit  P9DS4_bit at DIO_PEDS.B4;
    const register unsigned short int P9DS5 = 5;
    sbit  P9DS5_bit at DIO_PEDS.B5;
    const register unsigned short int P9DS6 = 6;
    sbit  P9DS6_bit at DIO_PEDS.B6;
    const register unsigned short int P9DS7 = 7;
    sbit  P9DS7_bit at DIO_PEDS.B7;

sfr unsigned int   volatile DIO_PESEL0           absolute 0x40004C8A;
    const register unsigned short int P10SEL00 = 8;
    sbit  P10SEL00_bit at DIO_PESEL0.B8;
    const register unsigned short int P10SEL01 = 9;
    sbit  P10SEL01_bit at DIO_PESEL0.B9;
    const register unsigned short int P10SEL02 = 10;
    sbit  P10SEL02_bit at DIO_PESEL0.B10;
    const register unsigned short int P10SEL03 = 11;
    sbit  P10SEL03_bit at DIO_PESEL0.B11;
    const register unsigned short int P10SEL04 = 12;
    sbit  P10SEL04_bit at DIO_PESEL0.B12;
    const register unsigned short int P10SEL05 = 13;
    sbit  P10SEL05_bit at DIO_PESEL0.B13;
    const register unsigned short int P10SEL06 = 14;
    sbit  P10SEL06_bit at DIO_PESEL0.B14;
    const register unsigned short int P10SEL07 = 15;
    sbit  P10SEL07_bit at DIO_PESEL0.B15;
    const register unsigned short int P9SEL00 = 0;
    sbit  P9SEL00_bit at DIO_PESEL0.B0;
    const register unsigned short int P9SEL01 = 1;
    sbit  P9SEL01_bit at DIO_PESEL0.B1;
    const register unsigned short int P9SEL02 = 2;
    sbit  P9SEL02_bit at DIO_PESEL0.B2;
    const register unsigned short int P9SEL03 = 3;
    sbit  P9SEL03_bit at DIO_PESEL0.B3;
    const register unsigned short int P9SEL04 = 4;
    sbit  P9SEL04_bit at DIO_PESEL0.B4;
    const register unsigned short int P9SEL05 = 5;
    sbit  P9SEL05_bit at DIO_PESEL0.B5;
    const register unsigned short int P9SEL06 = 6;
    sbit  P9SEL06_bit at DIO_PESEL0.B6;
    const register unsigned short int P9SEL07 = 7;
    sbit  P9SEL07_bit at DIO_PESEL0.B7;

sfr unsigned int   volatile DIO_PESEL1           absolute 0x40004C8C;
    const register unsigned short int P10SEL10 = 8;
    sbit  P10SEL10_bit at DIO_PESEL1.B8;
    const register unsigned short int P10SEL11 = 9;
    sbit  P10SEL11_bit at DIO_PESEL1.B9;
    const register unsigned short int P10SEL12 = 10;
    sbit  P10SEL12_bit at DIO_PESEL1.B10;
    const register unsigned short int P10SEL13 = 11;
    sbit  P10SEL13_bit at DIO_PESEL1.B11;
    const register unsigned short int P10SEL14 = 12;
    sbit  P10SEL14_bit at DIO_PESEL1.B12;
    const register unsigned short int P10SEL15 = 13;
    sbit  P10SEL15_bit at DIO_PESEL1.B13;
    const register unsigned short int P10SEL16 = 14;
    sbit  P10SEL16_bit at DIO_PESEL1.B14;
    const register unsigned short int P10SEL17 = 15;
    sbit  P10SEL17_bit at DIO_PESEL1.B15;
    const register unsigned short int P9SEL10 = 0;
    sbit  P9SEL10_bit at DIO_PESEL1.B0;
    const register unsigned short int P9SEL11 = 1;
    sbit  P9SEL11_bit at DIO_PESEL1.B1;
    const register unsigned short int P9SEL12 = 2;
    sbit  P9SEL12_bit at DIO_PESEL1.B2;
    const register unsigned short int P9SEL13 = 3;
    sbit  P9SEL13_bit at DIO_PESEL1.B3;
    const register unsigned short int P9SEL14 = 4;
    sbit  P9SEL14_bit at DIO_PESEL1.B4;
    const register unsigned short int P9SEL15 = 5;
    sbit  P9SEL15_bit at DIO_PESEL1.B5;
    const register unsigned short int P9SEL16 = 6;
    sbit  P9SEL16_bit at DIO_PESEL1.B6;
    const register unsigned short int P9SEL17 = 7;
    sbit  P9SEL17_bit at DIO_PESEL1.B7;

sfr unsigned int   volatile DIO_P9IV             absolute 0x40004C8E;
    const register unsigned short int P9IV0 = 0;
    sbit  P9IV0_bit at DIO_P9IV.B0;
    const register unsigned short int P9IV1 = 1;
    sbit  P9IV1_bit at DIO_P9IV.B1;
    const register unsigned short int P9IV2 = 2;
    sbit  P9IV2_bit at DIO_P9IV.B2;
    const register unsigned short int P9IV3 = 3;
    sbit  P9IV3_bit at DIO_P9IV.B3;
    const register unsigned short int P9IV4 = 4;
    sbit  P9IV4_bit at DIO_P9IV.B4;

sfr unsigned int   volatile DIO_PESELC           absolute 0x40004C96;
    const register unsigned short int P10SELC0 = 8;
    sbit  P10SELC0_bit at DIO_PESELC.B8;
    const register unsigned short int P10SELC1 = 9;
    sbit  P10SELC1_bit at DIO_PESELC.B9;
    const register unsigned short int P10SELC2 = 10;
    sbit  P10SELC2_bit at DIO_PESELC.B10;
    const register unsigned short int P10SELC3 = 11;
    sbit  P10SELC3_bit at DIO_PESELC.B11;
    const register unsigned short int P10SELC4 = 12;
    sbit  P10SELC4_bit at DIO_PESELC.B12;
    const register unsigned short int P10SELC5 = 13;
    sbit  P10SELC5_bit at DIO_PESELC.B13;
    const register unsigned short int P10SELC6 = 14;
    sbit  P10SELC6_bit at DIO_PESELC.B14;
    const register unsigned short int P10SELC7 = 15;
    sbit  P10SELC7_bit at DIO_PESELC.B15;
    const register unsigned short int P9SELC0 = 0;
    sbit  P9SELC0_bit at DIO_PESELC.B0;
    const register unsigned short int P9SELC1 = 1;
    sbit  P9SELC1_bit at DIO_PESELC.B1;
    const register unsigned short int P9SELC2 = 2;
    sbit  P9SELC2_bit at DIO_PESELC.B2;
    const register unsigned short int P9SELC3 = 3;
    sbit  P9SELC3_bit at DIO_PESELC.B3;
    const register unsigned short int P9SELC4 = 4;
    sbit  P9SELC4_bit at DIO_PESELC.B4;
    const register unsigned short int P9SELC5 = 5;
    sbit  P9SELC5_bit at DIO_PESELC.B5;
    const register unsigned short int P9SELC6 = 6;
    sbit  P9SELC6_bit at DIO_PESELC.B6;
    const register unsigned short int P9SELC7 = 7;
    sbit  P9SELC7_bit at DIO_PESELC.B7;

sfr unsigned int   volatile DIO_PEIES            absolute 0x40004C98;
    const register unsigned short int P10IES0 = 8;
    sbit  P10IES0_bit at DIO_PEIES.B8;
    const register unsigned short int P10IES1 = 9;
    sbit  P10IES1_bit at DIO_PEIES.B9;
    const register unsigned short int P10IES2 = 10;
    sbit  P10IES2_bit at DIO_PEIES.B10;
    const register unsigned short int P10IES3 = 11;
    sbit  P10IES3_bit at DIO_PEIES.B11;
    const register unsigned short int P10IES4 = 12;
    sbit  P10IES4_bit at DIO_PEIES.B12;
    const register unsigned short int P10IES5 = 13;
    sbit  P10IES5_bit at DIO_PEIES.B13;
    const register unsigned short int P10IES6 = 14;
    sbit  P10IES6_bit at DIO_PEIES.B14;
    const register unsigned short int P10IES7 = 15;
    sbit  P10IES7_bit at DIO_PEIES.B15;
    const register unsigned short int P9IES0 = 0;
    sbit  P9IES0_bit at DIO_PEIES.B0;
    const register unsigned short int P9IES1 = 1;
    sbit  P9IES1_bit at DIO_PEIES.B1;
    const register unsigned short int P9IES2 = 2;
    sbit  P9IES2_bit at DIO_PEIES.B2;
    const register unsigned short int P9IES3 = 3;
    sbit  P9IES3_bit at DIO_PEIES.B3;
    const register unsigned short int P9IES4 = 4;
    sbit  P9IES4_bit at DIO_PEIES.B4;
    const register unsigned short int P9IES5 = 5;
    sbit  P9IES5_bit at DIO_PEIES.B5;
    const register unsigned short int P9IES6 = 6;
    sbit  P9IES6_bit at DIO_PEIES.B6;
    const register unsigned short int P9IES7 = 7;
    sbit  P9IES7_bit at DIO_PEIES.B7;

sfr unsigned int   volatile DIO_PEIE             absolute 0x40004C9A;
    const register unsigned short int P10IE0 = 8;
    sbit  P10IE0_bit at DIO_PEIE.B8;
    const register unsigned short int P10IE1 = 9;
    sbit  P10IE1_bit at DIO_PEIE.B9;
    const register unsigned short int P10IE2 = 10;
    sbit  P10IE2_bit at DIO_PEIE.B10;
    const register unsigned short int P10IE3 = 11;
    sbit  P10IE3_bit at DIO_PEIE.B11;
    const register unsigned short int P10IE4 = 12;
    sbit  P10IE4_bit at DIO_PEIE.B12;
    const register unsigned short int P10IE5 = 13;
    sbit  P10IE5_bit at DIO_PEIE.B13;
    const register unsigned short int P10IE6 = 14;
    sbit  P10IE6_bit at DIO_PEIE.B14;
    const register unsigned short int P10IE7 = 15;
    sbit  P10IE7_bit at DIO_PEIE.B15;
    const register unsigned short int P9IE0 = 0;
    sbit  P9IE0_bit at DIO_PEIE.B0;
    const register unsigned short int P9IE1 = 1;
    sbit  P9IE1_bit at DIO_PEIE.B1;
    const register unsigned short int P9IE2 = 2;
    sbit  P9IE2_bit at DIO_PEIE.B2;
    const register unsigned short int P9IE3 = 3;
    sbit  P9IE3_bit at DIO_PEIE.B3;
    const register unsigned short int P9IE4 = 4;
    sbit  P9IE4_bit at DIO_PEIE.B4;
    const register unsigned short int P9IE5 = 5;
    sbit  P9IE5_bit at DIO_PEIE.B5;
    const register unsigned short int P9IE6 = 6;
    sbit  P9IE6_bit at DIO_PEIE.B6;
    const register unsigned short int P9IE7 = 7;
    sbit  P9IE7_bit at DIO_PEIE.B7;

sfr unsigned int   volatile DIO_PEIFG            absolute 0x40004C9C;
    const register unsigned short int P10IFG0 = 8;
    sbit  P10IFG0_bit at DIO_PEIFG.B8;
    const register unsigned short int P10IFG1 = 9;
    sbit  P10IFG1_bit at DIO_PEIFG.B9;
    const register unsigned short int P10IFG2 = 10;
    sbit  P10IFG2_bit at DIO_PEIFG.B10;
    const register unsigned short int P10IFG3 = 11;
    sbit  P10IFG3_bit at DIO_PEIFG.B11;
    const register unsigned short int P10IFG4 = 12;
    sbit  P10IFG4_bit at DIO_PEIFG.B12;
    const register unsigned short int P10IFG5 = 13;
    sbit  P10IFG5_bit at DIO_PEIFG.B13;
    const register unsigned short int P10IFG6 = 14;
    sbit  P10IFG6_bit at DIO_PEIFG.B14;
    const register unsigned short int P10IFG7 = 15;
    sbit  P10IFG7_bit at DIO_PEIFG.B15;
    const register unsigned short int P9IFG0 = 0;
    sbit  P9IFG0_bit at DIO_PEIFG.B0;
    const register unsigned short int P9IFG1 = 1;
    sbit  P9IFG1_bit at DIO_PEIFG.B1;
    const register unsigned short int P9IFG2 = 2;
    sbit  P9IFG2_bit at DIO_PEIFG.B2;
    const register unsigned short int P9IFG3 = 3;
    sbit  P9IFG3_bit at DIO_PEIFG.B3;
    const register unsigned short int P9IFG4 = 4;
    sbit  P9IFG4_bit at DIO_PEIFG.B4;
    const register unsigned short int P9IFG5 = 5;
    sbit  P9IFG5_bit at DIO_PEIFG.B5;
    const register unsigned short int P9IFG6 = 6;
    sbit  P9IFG6_bit at DIO_PEIFG.B6;
    const register unsigned short int P9IFG7 = 7;
    sbit  P9IFG7_bit at DIO_PEIFG.B7;

sfr unsigned int   volatile DIO_P10IV            absolute 0x40004C9E;
    const register unsigned short int P10IV0 = 0;
    sbit  P10IV0_bit at DIO_P10IV.B0;
    const register unsigned short int P10IV1 = 1;
    sbit  P10IV1_bit at DIO_P10IV.B1;
    const register unsigned short int P10IV2 = 2;
    sbit  P10IV2_bit at DIO_P10IV.B2;
    const register unsigned short int P10IV3 = 3;
    sbit  P10IV3_bit at DIO_P10IV.B3;
    const register unsigned short int P10IV4 = 4;
    sbit  P10IV4_bit at DIO_P10IV.B4;

sfr unsigned int   volatile DIO_PORTJ            absolute 0x40004D20;
sfr unsigned int   volatile DIO_PJIN             absolute 0x40004D20;
    const register unsigned short int PJIN0 = 0;
    sbit  PJIN0_bit at DIO_PJIN.B0;
    const register unsigned short int PJIN1 = 1;
    sbit  PJIN1_bit at DIO_PJIN.B1;
    const register unsigned short int PJIN2 = 2;
    sbit  PJIN2_bit at DIO_PJIN.B2;
    const register unsigned short int PJIN3 = 3;
    sbit  PJIN3_bit at DIO_PJIN.B3;
    const register unsigned short int PJIN4 = 4;
    sbit  PJIN4_bit at DIO_PJIN.B4;
    const register unsigned short int PJIN5 = 5;
    sbit  PJIN5_bit at DIO_PJIN.B5;
    const register unsigned short int PJIN6 = 6;
    sbit  PJIN6_bit at DIO_PJIN.B6;
    const register unsigned short int PJIN7 = 7;
    sbit  PJIN7_bit at DIO_PJIN.B7;
    const register unsigned short int PJIN8 = 8;
    sbit  PJIN8_bit at DIO_PJIN.B8;
    const register unsigned short int PJIN9 = 9;
    sbit  PJIN9_bit at DIO_PJIN.B9;
    const register unsigned short int PJIN10 = 10;
    sbit  PJIN10_bit at DIO_PJIN.B10;
    const register unsigned short int PJIN11 = 11;
    sbit  PJIN11_bit at DIO_PJIN.B11;
    const register unsigned short int PJIN12 = 12;
    sbit  PJIN12_bit at DIO_PJIN.B12;
    const register unsigned short int PJIN13 = 13;
    sbit  PJIN13_bit at DIO_PJIN.B13;
    const register unsigned short int PJIN14 = 14;
    sbit  PJIN14_bit at DIO_PJIN.B14;
    const register unsigned short int PJIN15 = 15;
    sbit  PJIN15_bit at DIO_PJIN.B15;

sfr unsigned int   volatile DIO_PJOUT            absolute 0x40004D22;
    const register unsigned short int PJOUT0 = 0;
    sbit  PJOUT0_bit at DIO_PJOUT.B0;
    const register unsigned short int PJOUT1 = 1;
    sbit  PJOUT1_bit at DIO_PJOUT.B1;
    const register unsigned short int PJOUT2 = 2;
    sbit  PJOUT2_bit at DIO_PJOUT.B2;
    const register unsigned short int PJOUT3 = 3;
    sbit  PJOUT3_bit at DIO_PJOUT.B3;
    const register unsigned short int PJOUT4 = 4;
    sbit  PJOUT4_bit at DIO_PJOUT.B4;
    const register unsigned short int PJOUT5 = 5;
    sbit  PJOUT5_bit at DIO_PJOUT.B5;
    const register unsigned short int PJOUT6 = 6;
    sbit  PJOUT6_bit at DIO_PJOUT.B6;
    const register unsigned short int PJOUT7 = 7;
    sbit  PJOUT7_bit at DIO_PJOUT.B7;
    const register unsigned short int PJOUT8 = 8;
    sbit  PJOUT8_bit at DIO_PJOUT.B8;
    const register unsigned short int PJOUT9 = 9;
    sbit  PJOUT9_bit at DIO_PJOUT.B9;
    const register unsigned short int PJOUT10 = 10;
    sbit  PJOUT10_bit at DIO_PJOUT.B10;
    const register unsigned short int PJOUT11 = 11;
    sbit  PJOUT11_bit at DIO_PJOUT.B11;
    const register unsigned short int PJOUT12 = 12;
    sbit  PJOUT12_bit at DIO_PJOUT.B12;
    const register unsigned short int PJOUT13 = 13;
    sbit  PJOUT13_bit at DIO_PJOUT.B13;
    const register unsigned short int PJOUT14 = 14;
    sbit  PJOUT14_bit at DIO_PJOUT.B14;
    const register unsigned short int PJOUT15 = 15;
    sbit  PJOUT15_bit at DIO_PJOUT.B15;

sfr unsigned int   volatile DIO_PJDIR            absolute 0x40004D24;
    const register unsigned short int PJDIR0 = 0;
    sbit  PJDIR0_bit at DIO_PJDIR.B0;
    const register unsigned short int PJDIR1 = 1;
    sbit  PJDIR1_bit at DIO_PJDIR.B1;
    const register unsigned short int PJDIR2 = 2;
    sbit  PJDIR2_bit at DIO_PJDIR.B2;
    const register unsigned short int PJDIR3 = 3;
    sbit  PJDIR3_bit at DIO_PJDIR.B3;
    const register unsigned short int PJDIR4 = 4;
    sbit  PJDIR4_bit at DIO_PJDIR.B4;
    const register unsigned short int PJDIR5 = 5;
    sbit  PJDIR5_bit at DIO_PJDIR.B5;
    const register unsigned short int PJDIR6 = 6;
    sbit  PJDIR6_bit at DIO_PJDIR.B6;
    const register unsigned short int PJDIR7 = 7;
    sbit  PJDIR7_bit at DIO_PJDIR.B7;
    const register unsigned short int PJDIR8 = 8;
    sbit  PJDIR8_bit at DIO_PJDIR.B8;
    const register unsigned short int PJDIR9 = 9;
    sbit  PJDIR9_bit at DIO_PJDIR.B9;
    const register unsigned short int PJDIR10 = 10;
    sbit  PJDIR10_bit at DIO_PJDIR.B10;
    const register unsigned short int PJDIR11 = 11;
    sbit  PJDIR11_bit at DIO_PJDIR.B11;
    const register unsigned short int PJDIR12 = 12;
    sbit  PJDIR12_bit at DIO_PJDIR.B12;
    const register unsigned short int PJDIR13 = 13;
    sbit  PJDIR13_bit at DIO_PJDIR.B13;
    const register unsigned short int PJDIR14 = 14;
    sbit  PJDIR14_bit at DIO_PJDIR.B14;
    const register unsigned short int PJDIR15 = 15;
    sbit  PJDIR15_bit at DIO_PJDIR.B15;

sfr unsigned int   volatile DIO_PJREN            absolute 0x40004D26;
    const register unsigned short int PJREN0 = 0;
    sbit  PJREN0_bit at DIO_PJREN.B0;
    const register unsigned short int PJREN1 = 1;
    sbit  PJREN1_bit at DIO_PJREN.B1;
    const register unsigned short int PJREN2 = 2;
    sbit  PJREN2_bit at DIO_PJREN.B2;
    const register unsigned short int PJREN3 = 3;
    sbit  PJREN3_bit at DIO_PJREN.B3;
    const register unsigned short int PJREN4 = 4;
    sbit  PJREN4_bit at DIO_PJREN.B4;
    const register unsigned short int PJREN5 = 5;
    sbit  PJREN5_bit at DIO_PJREN.B5;
    const register unsigned short int PJREN6 = 6;
    sbit  PJREN6_bit at DIO_PJREN.B6;
    const register unsigned short int PJREN7 = 7;
    sbit  PJREN7_bit at DIO_PJREN.B7;
    const register unsigned short int PJREN8 = 8;
    sbit  PJREN8_bit at DIO_PJREN.B8;
    const register unsigned short int PJREN9 = 9;
    sbit  PJREN9_bit at DIO_PJREN.B9;
    const register unsigned short int PJREN10 = 10;
    sbit  PJREN10_bit at DIO_PJREN.B10;
    const register unsigned short int PJREN11 = 11;
    sbit  PJREN11_bit at DIO_PJREN.B11;
    const register unsigned short int PJREN12 = 12;
    sbit  PJREN12_bit at DIO_PJREN.B12;
    const register unsigned short int PJREN13 = 13;
    sbit  PJREN13_bit at DIO_PJREN.B13;
    const register unsigned short int PJREN14 = 14;
    sbit  PJREN14_bit at DIO_PJREN.B14;
    const register unsigned short int PJREN15 = 15;
    sbit  PJREN15_bit at DIO_PJREN.B15;

sfr unsigned int   volatile DIO_PJDS             absolute 0x40004D28;
    const register unsigned short int PJDS0 = 0;
    sbit  PJDS0_bit at DIO_PJDS.B0;
    const register unsigned short int PJDS1 = 1;
    sbit  PJDS1_bit at DIO_PJDS.B1;
    const register unsigned short int PJDS2 = 2;
    sbit  PJDS2_bit at DIO_PJDS.B2;
    const register unsigned short int PJDS3 = 3;
    sbit  PJDS3_bit at DIO_PJDS.B3;
    const register unsigned short int PJDS4 = 4;
    sbit  PJDS4_bit at DIO_PJDS.B4;
    const register unsigned short int PJDS5 = 5;
    sbit  PJDS5_bit at DIO_PJDS.B5;
    const register unsigned short int PJDS6 = 6;
    sbit  PJDS6_bit at DIO_PJDS.B6;
    const register unsigned short int PJDS7 = 7;
    sbit  PJDS7_bit at DIO_PJDS.B7;
    const register unsigned short int PJDS8 = 8;
    sbit  PJDS8_bit at DIO_PJDS.B8;
    const register unsigned short int PJDS9 = 9;
    sbit  PJDS9_bit at DIO_PJDS.B9;
    const register unsigned short int PJDS10 = 10;
    sbit  PJDS10_bit at DIO_PJDS.B10;
    const register unsigned short int PJDS11 = 11;
    sbit  PJDS11_bit at DIO_PJDS.B11;
    const register unsigned short int PJDS12 = 12;
    sbit  PJDS12_bit at DIO_PJDS.B12;
    const register unsigned short int PJDS13 = 13;
    sbit  PJDS13_bit at DIO_PJDS.B13;
    const register unsigned short int PJDS14 = 14;
    sbit  PJDS14_bit at DIO_PJDS.B14;
    const register unsigned short int PJDS15 = 15;
    sbit  PJDS15_bit at DIO_PJDS.B15;

sfr unsigned int   volatile DIO_PJSEL0           absolute 0x40004D2A;
    const register unsigned short int PJSEL00 = 0;
    sbit  PJSEL00_bit at DIO_PJSEL0.B0;
    const register unsigned short int PJSEL01 = 1;
    sbit  PJSEL01_bit at DIO_PJSEL0.B1;
    const register unsigned short int PJSEL02 = 2;
    sbit  PJSEL02_bit at DIO_PJSEL0.B2;
    const register unsigned short int PJSEL03 = 3;
    sbit  PJSEL03_bit at DIO_PJSEL0.B3;
    const register unsigned short int PJSEL04 = 4;
    sbit  PJSEL04_bit at DIO_PJSEL0.B4;
    const register unsigned short int PJSEL05 = 5;
    sbit  PJSEL05_bit at DIO_PJSEL0.B5;
    const register unsigned short int PJSEL06 = 6;
    sbit  PJSEL06_bit at DIO_PJSEL0.B6;
    const register unsigned short int PJSEL07 = 7;
    sbit  PJSEL07_bit at DIO_PJSEL0.B7;
    const register unsigned short int PJSEL08 = 8;
    sbit  PJSEL08_bit at DIO_PJSEL0.B8;
    const register unsigned short int PJSEL09 = 9;
    sbit  PJSEL09_bit at DIO_PJSEL0.B9;
    const register unsigned short int PJSEL010 = 10;
    sbit  PJSEL010_bit at DIO_PJSEL0.B10;
    const register unsigned short int PJSEL011 = 11;
    sbit  PJSEL011_bit at DIO_PJSEL0.B11;
    const register unsigned short int PJSEL012 = 12;
    sbit  PJSEL012_bit at DIO_PJSEL0.B12;
    const register unsigned short int PJSEL013 = 13;
    sbit  PJSEL013_bit at DIO_PJSEL0.B13;
    const register unsigned short int PJSEL014 = 14;
    sbit  PJSEL014_bit at DIO_PJSEL0.B14;
    const register unsigned short int PJSEL015 = 15;
    sbit  PJSEL015_bit at DIO_PJSEL0.B15;

sfr unsigned int   volatile DIO_PJSEL1           absolute 0x40004D2C;
    const register unsigned short int PJSEL10 = 0;
    sbit  PJSEL10_bit at DIO_PJSEL1.B0;
    const register unsigned short int PJSEL11 = 1;
    sbit  PJSEL11_bit at DIO_PJSEL1.B1;
    const register unsigned short int PJSEL12 = 2;
    sbit  PJSEL12_bit at DIO_PJSEL1.B2;
    const register unsigned short int PJSEL13 = 3;
    sbit  PJSEL13_bit at DIO_PJSEL1.B3;
    const register unsigned short int PJSEL14 = 4;
    sbit  PJSEL14_bit at DIO_PJSEL1.B4;
    const register unsigned short int PJSEL15 = 5;
    sbit  PJSEL15_bit at DIO_PJSEL1.B5;
    const register unsigned short int PJSEL16 = 6;
    sbit  PJSEL16_bit at DIO_PJSEL1.B6;
    const register unsigned short int PJSEL17 = 7;
    sbit  PJSEL17_bit at DIO_PJSEL1.B7;
    const register unsigned short int PJSEL18 = 8;
    sbit  PJSEL18_bit at DIO_PJSEL1.B8;
    const register unsigned short int PJSEL19 = 9;
    sbit  PJSEL19_bit at DIO_PJSEL1.B9;
    const register unsigned short int PJSEL110 = 10;
    sbit  PJSEL110_bit at DIO_PJSEL1.B10;
    const register unsigned short int PJSEL111 = 11;
    sbit  PJSEL111_bit at DIO_PJSEL1.B11;
    const register unsigned short int PJSEL112 = 12;
    sbit  PJSEL112_bit at DIO_PJSEL1.B12;
    const register unsigned short int PJSEL113 = 13;
    sbit  PJSEL113_bit at DIO_PJSEL1.B13;
    const register unsigned short int PJSEL114 = 14;
    sbit  PJSEL114_bit at DIO_PJSEL1.B14;
    const register unsigned short int PJSEL115 = 15;
    sbit  PJSEL115_bit at DIO_PJSEL1.B15;

sfr unsigned int   volatile DIO_PJSELC           absolute 0x40004D36;
    const register unsigned short int PJSELC0 = 0;
    sbit  PJSELC0_bit at DIO_PJSELC.B0;
    const register unsigned short int PJSELC1 = 1;
    sbit  PJSELC1_bit at DIO_PJSELC.B1;
    const register unsigned short int PJSELC2 = 2;
    sbit  PJSELC2_bit at DIO_PJSELC.B2;
    const register unsigned short int PJSELC3 = 3;
    sbit  PJSELC3_bit at DIO_PJSELC.B3;
    const register unsigned short int PJSELC4 = 4;
    sbit  PJSELC4_bit at DIO_PJSELC.B4;
    const register unsigned short int PJSELC5 = 5;
    sbit  PJSELC5_bit at DIO_PJSELC.B5;
    const register unsigned short int PJSELC6 = 6;
    sbit  PJSELC6_bit at DIO_PJSELC.B6;
    const register unsigned short int PJSELC7 = 7;
    sbit  PJSELC7_bit at DIO_PJSELC.B7;
    const register unsigned short int PJSELC8 = 8;
    sbit  PJSELC8_bit at DIO_PJSELC.B8;
    const register unsigned short int PJSELC9 = 9;
    sbit  PJSELC9_bit at DIO_PJSELC.B9;
    const register unsigned short int PJSELC10 = 10;
    sbit  PJSELC10_bit at DIO_PJSELC.B10;
    const register unsigned short int PJSELC11 = 11;
    sbit  PJSELC11_bit at DIO_PJSELC.B11;
    const register unsigned short int PJSELC12 = 12;
    sbit  PJSELC12_bit at DIO_PJSELC.B12;
    const register unsigned short int PJSELC13 = 13;
    sbit  PJSELC13_bit at DIO_PJSELC.B13;
    const register unsigned short int PJSELC14 = 14;
    sbit  PJSELC14_bit at DIO_PJSELC.B14;
    const register unsigned short int PJSELC15 = 15;
    sbit  PJSELC15_bit at DIO_PJSELC.B15;

sfr unsigned int   volatile PMAP_PMAPKEYID       absolute 0x40005000;
    const register unsigned short int PMAPKEY0 = 0;
    sbit  PMAPKEY0_bit at PMAP_PMAPKEYID.B0;
    const register unsigned short int PMAPKEY1 = 1;
    sbit  PMAPKEY1_bit at PMAP_PMAPKEYID.B1;
    const register unsigned short int PMAPKEY2 = 2;
    sbit  PMAPKEY2_bit at PMAP_PMAPKEYID.B2;
    const register unsigned short int PMAPKEY3 = 3;
    sbit  PMAPKEY3_bit at PMAP_PMAPKEYID.B3;
    const register unsigned short int PMAPKEY4 = 4;
    sbit  PMAPKEY4_bit at PMAP_PMAPKEYID.B4;
    const register unsigned short int PMAPKEY5 = 5;
    sbit  PMAPKEY5_bit at PMAP_PMAPKEYID.B5;
    const register unsigned short int PMAPKEY6 = 6;
    sbit  PMAPKEY6_bit at PMAP_PMAPKEYID.B6;
    const register unsigned short int PMAPKEY7 = 7;
    sbit  PMAPKEY7_bit at PMAP_PMAPKEYID.B7;
    const register unsigned short int PMAPKEY8 = 8;
    sbit  PMAPKEY8_bit at PMAP_PMAPKEYID.B8;
    const register unsigned short int PMAPKEY9 = 9;
    sbit  PMAPKEY9_bit at PMAP_PMAPKEYID.B9;
    const register unsigned short int PMAPKEY10 = 10;
    sbit  PMAPKEY10_bit at PMAP_PMAPKEYID.B10;
    const register unsigned short int PMAPKEY11 = 11;
    sbit  PMAPKEY11_bit at PMAP_PMAPKEYID.B11;
    const register unsigned short int PMAPKEY12 = 12;
    sbit  PMAPKEY12_bit at PMAP_PMAPKEYID.B12;
    const register unsigned short int PMAPKEY13 = 13;
    sbit  PMAPKEY13_bit at PMAP_PMAPKEYID.B13;
    const register unsigned short int PMAPKEY14 = 14;
    sbit  PMAPKEY14_bit at PMAP_PMAPKEYID.B14;
    const register unsigned short int PMAPKEY15 = 15;
    sbit  PMAPKEY15_bit at PMAP_PMAPKEYID.B15;

sfr unsigned int   volatile PMAP_PMAPCTL         absolute 0x40005002;
    const register unsigned short int PMAPRECFG = 1;
    sbit  PMAPRECFG_bit at PMAP_PMAPCTL.B1;
    const register unsigned short int PMAPLOCKED = 0;
    sbit  PMAPLOCKED_bit at PMAP_PMAPCTL.B0;

sfr unsigned int   volatile PMAP_P1MAP01         absolute 0x40005008;
    const register unsigned short int PMAPx0 = 0;
    sbit  PMAPx0_bit at PMAP_P1MAP01.B0;
    const register unsigned short int PMAPx1 = 1;
    sbit  PMAPx1_bit at PMAP_P1MAP01.B1;
    const register unsigned short int PMAPx2 = 2;
    sbit  PMAPx2_bit at PMAP_P1MAP01.B2;
    const register unsigned short int PMAPx3 = 3;
    sbit  PMAPx3_bit at PMAP_P1MAP01.B3;
    const register unsigned short int PMAPx4 = 4;
    sbit  PMAPx4_bit at PMAP_P1MAP01.B4;
    const register unsigned short int PMAPx5 = 5;
    sbit  PMAPx5_bit at PMAP_P1MAP01.B5;
    const register unsigned short int PMAPx6 = 6;
    sbit  PMAPx6_bit at PMAP_P1MAP01.B6;
    const register unsigned short int PMAPx7 = 7;
    sbit  PMAPx7_bit at PMAP_P1MAP01.B7;
    const register unsigned short int PMAPx8 = 8;
    sbit  PMAPx8_bit at PMAP_P1MAP01.B8;
    const register unsigned short int PMAPx9 = 9;
    sbit  PMAPx9_bit at PMAP_P1MAP01.B9;
    const register unsigned short int PMAPx10 = 10;
    sbit  PMAPx10_bit at PMAP_P1MAP01.B10;
    const register unsigned short int PMAPx11 = 11;
    sbit  PMAPx11_bit at PMAP_P1MAP01.B11;
    const register unsigned short int PMAPx12 = 12;
    sbit  PMAPx12_bit at PMAP_P1MAP01.B12;
    const register unsigned short int PMAPx13 = 13;
    sbit  PMAPx13_bit at PMAP_P1MAP01.B13;
    const register unsigned short int PMAPx14 = 14;
    sbit  PMAPx14_bit at PMAP_P1MAP01.B14;
    const register unsigned short int PMAPx15 = 15;
    sbit  PMAPx15_bit at PMAP_P1MAP01.B15;

sfr unsigned int   volatile PMAP_P1MAP23         absolute 0x4000500A;
    sbit  PMAPx0_PMAP_P1MAP23_bit at PMAP_P1MAP23.B0;
    sbit  PMAPx1_PMAP_P1MAP23_bit at PMAP_P1MAP23.B1;
    sbit  PMAPx2_PMAP_P1MAP23_bit at PMAP_P1MAP23.B2;
    sbit  PMAPx3_PMAP_P1MAP23_bit at PMAP_P1MAP23.B3;
    sbit  PMAPx4_PMAP_P1MAP23_bit at PMAP_P1MAP23.B4;
    sbit  PMAPx5_PMAP_P1MAP23_bit at PMAP_P1MAP23.B5;
    sbit  PMAPx6_PMAP_P1MAP23_bit at PMAP_P1MAP23.B6;
    sbit  PMAPx7_PMAP_P1MAP23_bit at PMAP_P1MAP23.B7;
    sbit  PMAPx8_PMAP_P1MAP23_bit at PMAP_P1MAP23.B8;
    sbit  PMAPx9_PMAP_P1MAP23_bit at PMAP_P1MAP23.B9;
    sbit  PMAPx10_PMAP_P1MAP23_bit at PMAP_P1MAP23.B10;
    sbit  PMAPx11_PMAP_P1MAP23_bit at PMAP_P1MAP23.B11;
    sbit  PMAPx12_PMAP_P1MAP23_bit at PMAP_P1MAP23.B12;
    sbit  PMAPx13_PMAP_P1MAP23_bit at PMAP_P1MAP23.B13;
    sbit  PMAPx14_PMAP_P1MAP23_bit at PMAP_P1MAP23.B14;
    sbit  PMAPx15_PMAP_P1MAP23_bit at PMAP_P1MAP23.B15;

sfr unsigned int   volatile PMAP_P1MAP45         absolute 0x4000500C;
    sbit  PMAPx0_PMAP_P1MAP45_bit at PMAP_P1MAP45.B0;
    sbit  PMAPx1_PMAP_P1MAP45_bit at PMAP_P1MAP45.B1;
    sbit  PMAPx2_PMAP_P1MAP45_bit at PMAP_P1MAP45.B2;
    sbit  PMAPx3_PMAP_P1MAP45_bit at PMAP_P1MAP45.B3;
    sbit  PMAPx4_PMAP_P1MAP45_bit at PMAP_P1MAP45.B4;
    sbit  PMAPx5_PMAP_P1MAP45_bit at PMAP_P1MAP45.B5;
    sbit  PMAPx6_PMAP_P1MAP45_bit at PMAP_P1MAP45.B6;
    sbit  PMAPx7_PMAP_P1MAP45_bit at PMAP_P1MAP45.B7;
    sbit  PMAPx8_PMAP_P1MAP45_bit at PMAP_P1MAP45.B8;
    sbit  PMAPx9_PMAP_P1MAP45_bit at PMAP_P1MAP45.B9;
    sbit  PMAPx10_PMAP_P1MAP45_bit at PMAP_P1MAP45.B10;
    sbit  PMAPx11_PMAP_P1MAP45_bit at PMAP_P1MAP45.B11;
    sbit  PMAPx12_PMAP_P1MAP45_bit at PMAP_P1MAP45.B12;
    sbit  PMAPx13_PMAP_P1MAP45_bit at PMAP_P1MAP45.B13;
    sbit  PMAPx14_PMAP_P1MAP45_bit at PMAP_P1MAP45.B14;
    sbit  PMAPx15_PMAP_P1MAP45_bit at PMAP_P1MAP45.B15;

sfr unsigned int   volatile PMAP_P1MAP67         absolute 0x4000500E;
    sbit  PMAPx0_PMAP_P1MAP67_bit at PMAP_P1MAP67.B0;
    sbit  PMAPx1_PMAP_P1MAP67_bit at PMAP_P1MAP67.B1;
    sbit  PMAPx2_PMAP_P1MAP67_bit at PMAP_P1MAP67.B2;
    sbit  PMAPx3_PMAP_P1MAP67_bit at PMAP_P1MAP67.B3;
    sbit  PMAPx4_PMAP_P1MAP67_bit at PMAP_P1MAP67.B4;
    sbit  PMAPx5_PMAP_P1MAP67_bit at PMAP_P1MAP67.B5;
    sbit  PMAPx6_PMAP_P1MAP67_bit at PMAP_P1MAP67.B6;
    sbit  PMAPx7_PMAP_P1MAP67_bit at PMAP_P1MAP67.B7;
    sbit  PMAPx8_PMAP_P1MAP67_bit at PMAP_P1MAP67.B8;
    sbit  PMAPx9_PMAP_P1MAP67_bit at PMAP_P1MAP67.B9;
    sbit  PMAPx10_PMAP_P1MAP67_bit at PMAP_P1MAP67.B10;
    sbit  PMAPx11_PMAP_P1MAP67_bit at PMAP_P1MAP67.B11;
    sbit  PMAPx12_PMAP_P1MAP67_bit at PMAP_P1MAP67.B12;
    sbit  PMAPx13_PMAP_P1MAP67_bit at PMAP_P1MAP67.B13;
    sbit  PMAPx14_PMAP_P1MAP67_bit at PMAP_P1MAP67.B14;
    sbit  PMAPx15_PMAP_P1MAP67_bit at PMAP_P1MAP67.B15;

sfr unsigned int   volatile PMAP_P2MAP01         absolute 0x40005010;
    sbit  PMAPx0_PMAP_P2MAP01_bit at PMAP_P2MAP01.B0;
    sbit  PMAPx1_PMAP_P2MAP01_bit at PMAP_P2MAP01.B1;
    sbit  PMAPx2_PMAP_P2MAP01_bit at PMAP_P2MAP01.B2;
    sbit  PMAPx3_PMAP_P2MAP01_bit at PMAP_P2MAP01.B3;
    sbit  PMAPx4_PMAP_P2MAP01_bit at PMAP_P2MAP01.B4;
    sbit  PMAPx5_PMAP_P2MAP01_bit at PMAP_P2MAP01.B5;
    sbit  PMAPx6_PMAP_P2MAP01_bit at PMAP_P2MAP01.B6;
    sbit  PMAPx7_PMAP_P2MAP01_bit at PMAP_P2MAP01.B7;
    sbit  PMAPx8_PMAP_P2MAP01_bit at PMAP_P2MAP01.B8;
    sbit  PMAPx9_PMAP_P2MAP01_bit at PMAP_P2MAP01.B9;
    sbit  PMAPx10_PMAP_P2MAP01_bit at PMAP_P2MAP01.B10;
    sbit  PMAPx11_PMAP_P2MAP01_bit at PMAP_P2MAP01.B11;
    sbit  PMAPx12_PMAP_P2MAP01_bit at PMAP_P2MAP01.B12;
    sbit  PMAPx13_PMAP_P2MAP01_bit at PMAP_P2MAP01.B13;
    sbit  PMAPx14_PMAP_P2MAP01_bit at PMAP_P2MAP01.B14;
    sbit  PMAPx15_PMAP_P2MAP01_bit at PMAP_P2MAP01.B15;

sfr unsigned int   volatile PMAP_P2MAP23         absolute 0x40005012;
    sbit  PMAPx0_PMAP_P2MAP23_bit at PMAP_P2MAP23.B0;
    sbit  PMAPx1_PMAP_P2MAP23_bit at PMAP_P2MAP23.B1;
    sbit  PMAPx2_PMAP_P2MAP23_bit at PMAP_P2MAP23.B2;
    sbit  PMAPx3_PMAP_P2MAP23_bit at PMAP_P2MAP23.B3;
    sbit  PMAPx4_PMAP_P2MAP23_bit at PMAP_P2MAP23.B4;
    sbit  PMAPx5_PMAP_P2MAP23_bit at PMAP_P2MAP23.B5;
    sbit  PMAPx6_PMAP_P2MAP23_bit at PMAP_P2MAP23.B6;
    sbit  PMAPx7_PMAP_P2MAP23_bit at PMAP_P2MAP23.B7;
    sbit  PMAPx8_PMAP_P2MAP23_bit at PMAP_P2MAP23.B8;
    sbit  PMAPx9_PMAP_P2MAP23_bit at PMAP_P2MAP23.B9;
    sbit  PMAPx10_PMAP_P2MAP23_bit at PMAP_P2MAP23.B10;
    sbit  PMAPx11_PMAP_P2MAP23_bit at PMAP_P2MAP23.B11;
    sbit  PMAPx12_PMAP_P2MAP23_bit at PMAP_P2MAP23.B12;
    sbit  PMAPx13_PMAP_P2MAP23_bit at PMAP_P2MAP23.B13;
    sbit  PMAPx14_PMAP_P2MAP23_bit at PMAP_P2MAP23.B14;
    sbit  PMAPx15_PMAP_P2MAP23_bit at PMAP_P2MAP23.B15;

sfr unsigned int   volatile PMAP_P2MAP45         absolute 0x40005014;
    sbit  PMAPx0_PMAP_P2MAP45_bit at PMAP_P2MAP45.B0;
    sbit  PMAPx1_PMAP_P2MAP45_bit at PMAP_P2MAP45.B1;
    sbit  PMAPx2_PMAP_P2MAP45_bit at PMAP_P2MAP45.B2;
    sbit  PMAPx3_PMAP_P2MAP45_bit at PMAP_P2MAP45.B3;
    sbit  PMAPx4_PMAP_P2MAP45_bit at PMAP_P2MAP45.B4;
    sbit  PMAPx5_PMAP_P2MAP45_bit at PMAP_P2MAP45.B5;
    sbit  PMAPx6_PMAP_P2MAP45_bit at PMAP_P2MAP45.B6;
    sbit  PMAPx7_PMAP_P2MAP45_bit at PMAP_P2MAP45.B7;
    sbit  PMAPx8_PMAP_P2MAP45_bit at PMAP_P2MAP45.B8;
    sbit  PMAPx9_PMAP_P2MAP45_bit at PMAP_P2MAP45.B9;
    sbit  PMAPx10_PMAP_P2MAP45_bit at PMAP_P2MAP45.B10;
    sbit  PMAPx11_PMAP_P2MAP45_bit at PMAP_P2MAP45.B11;
    sbit  PMAPx12_PMAP_P2MAP45_bit at PMAP_P2MAP45.B12;
    sbit  PMAPx13_PMAP_P2MAP45_bit at PMAP_P2MAP45.B13;
    sbit  PMAPx14_PMAP_P2MAP45_bit at PMAP_P2MAP45.B14;
    sbit  PMAPx15_PMAP_P2MAP45_bit at PMAP_P2MAP45.B15;

sfr unsigned int   volatile PMAP_P2MAP67         absolute 0x40005016;
    sbit  PMAPx0_PMAP_P2MAP67_bit at PMAP_P2MAP67.B0;
    sbit  PMAPx1_PMAP_P2MAP67_bit at PMAP_P2MAP67.B1;
    sbit  PMAPx2_PMAP_P2MAP67_bit at PMAP_P2MAP67.B2;
    sbit  PMAPx3_PMAP_P2MAP67_bit at PMAP_P2MAP67.B3;
    sbit  PMAPx4_PMAP_P2MAP67_bit at PMAP_P2MAP67.B4;
    sbit  PMAPx5_PMAP_P2MAP67_bit at PMAP_P2MAP67.B5;
    sbit  PMAPx6_PMAP_P2MAP67_bit at PMAP_P2MAP67.B6;
    sbit  PMAPx7_PMAP_P2MAP67_bit at PMAP_P2MAP67.B7;
    sbit  PMAPx8_PMAP_P2MAP67_bit at PMAP_P2MAP67.B8;
    sbit  PMAPx9_PMAP_P2MAP67_bit at PMAP_P2MAP67.B9;
    sbit  PMAPx10_PMAP_P2MAP67_bit at PMAP_P2MAP67.B10;
    sbit  PMAPx11_PMAP_P2MAP67_bit at PMAP_P2MAP67.B11;
    sbit  PMAPx12_PMAP_P2MAP67_bit at PMAP_P2MAP67.B12;
    sbit  PMAPx13_PMAP_P2MAP67_bit at PMAP_P2MAP67.B13;
    sbit  PMAPx14_PMAP_P2MAP67_bit at PMAP_P2MAP67.B14;
    sbit  PMAPx15_PMAP_P2MAP67_bit at PMAP_P2MAP67.B15;

sfr unsigned int   volatile PMAP_P3MAP01         absolute 0x40005018;
    sbit  PMAPx0_PMAP_P3MAP01_bit at PMAP_P3MAP01.B0;
    sbit  PMAPx1_PMAP_P3MAP01_bit at PMAP_P3MAP01.B1;
    sbit  PMAPx2_PMAP_P3MAP01_bit at PMAP_P3MAP01.B2;
    sbit  PMAPx3_PMAP_P3MAP01_bit at PMAP_P3MAP01.B3;
    sbit  PMAPx4_PMAP_P3MAP01_bit at PMAP_P3MAP01.B4;
    sbit  PMAPx5_PMAP_P3MAP01_bit at PMAP_P3MAP01.B5;
    sbit  PMAPx6_PMAP_P3MAP01_bit at PMAP_P3MAP01.B6;
    sbit  PMAPx7_PMAP_P3MAP01_bit at PMAP_P3MAP01.B7;
    sbit  PMAPx8_PMAP_P3MAP01_bit at PMAP_P3MAP01.B8;
    sbit  PMAPx9_PMAP_P3MAP01_bit at PMAP_P3MAP01.B9;
    sbit  PMAPx10_PMAP_P3MAP01_bit at PMAP_P3MAP01.B10;
    sbit  PMAPx11_PMAP_P3MAP01_bit at PMAP_P3MAP01.B11;
    sbit  PMAPx12_PMAP_P3MAP01_bit at PMAP_P3MAP01.B12;
    sbit  PMAPx13_PMAP_P3MAP01_bit at PMAP_P3MAP01.B13;
    sbit  PMAPx14_PMAP_P3MAP01_bit at PMAP_P3MAP01.B14;
    sbit  PMAPx15_PMAP_P3MAP01_bit at PMAP_P3MAP01.B15;

sfr unsigned int   volatile PMAP_P3MAP23         absolute 0x4000501A;
    sbit  PMAPx0_PMAP_P3MAP23_bit at PMAP_P3MAP23.B0;
    sbit  PMAPx1_PMAP_P3MAP23_bit at PMAP_P3MAP23.B1;
    sbit  PMAPx2_PMAP_P3MAP23_bit at PMAP_P3MAP23.B2;
    sbit  PMAPx3_PMAP_P3MAP23_bit at PMAP_P3MAP23.B3;
    sbit  PMAPx4_PMAP_P3MAP23_bit at PMAP_P3MAP23.B4;
    sbit  PMAPx5_PMAP_P3MAP23_bit at PMAP_P3MAP23.B5;
    sbit  PMAPx6_PMAP_P3MAP23_bit at PMAP_P3MAP23.B6;
    sbit  PMAPx7_PMAP_P3MAP23_bit at PMAP_P3MAP23.B7;
    sbit  PMAPx8_PMAP_P3MAP23_bit at PMAP_P3MAP23.B8;
    sbit  PMAPx9_PMAP_P3MAP23_bit at PMAP_P3MAP23.B9;
    sbit  PMAPx10_PMAP_P3MAP23_bit at PMAP_P3MAP23.B10;
    sbit  PMAPx11_PMAP_P3MAP23_bit at PMAP_P3MAP23.B11;
    sbit  PMAPx12_PMAP_P3MAP23_bit at PMAP_P3MAP23.B12;
    sbit  PMAPx13_PMAP_P3MAP23_bit at PMAP_P3MAP23.B13;
    sbit  PMAPx14_PMAP_P3MAP23_bit at PMAP_P3MAP23.B14;
    sbit  PMAPx15_PMAP_P3MAP23_bit at PMAP_P3MAP23.B15;

sfr unsigned int   volatile PMAP_P3MAP45         absolute 0x4000501C;
    sbit  PMAPx0_PMAP_P3MAP45_bit at PMAP_P3MAP45.B0;
    sbit  PMAPx1_PMAP_P3MAP45_bit at PMAP_P3MAP45.B1;
    sbit  PMAPx2_PMAP_P3MAP45_bit at PMAP_P3MAP45.B2;
    sbit  PMAPx3_PMAP_P3MAP45_bit at PMAP_P3MAP45.B3;
    sbit  PMAPx4_PMAP_P3MAP45_bit at PMAP_P3MAP45.B4;
    sbit  PMAPx5_PMAP_P3MAP45_bit at PMAP_P3MAP45.B5;
    sbit  PMAPx6_PMAP_P3MAP45_bit at PMAP_P3MAP45.B6;
    sbit  PMAPx7_PMAP_P3MAP45_bit at PMAP_P3MAP45.B7;
    sbit  PMAPx8_PMAP_P3MAP45_bit at PMAP_P3MAP45.B8;
    sbit  PMAPx9_PMAP_P3MAP45_bit at PMAP_P3MAP45.B9;
    sbit  PMAPx10_PMAP_P3MAP45_bit at PMAP_P3MAP45.B10;
    sbit  PMAPx11_PMAP_P3MAP45_bit at PMAP_P3MAP45.B11;
    sbit  PMAPx12_PMAP_P3MAP45_bit at PMAP_P3MAP45.B12;
    sbit  PMAPx13_PMAP_P3MAP45_bit at PMAP_P3MAP45.B13;
    sbit  PMAPx14_PMAP_P3MAP45_bit at PMAP_P3MAP45.B14;
    sbit  PMAPx15_PMAP_P3MAP45_bit at PMAP_P3MAP45.B15;

sfr unsigned int   volatile PMAP_P3MAP67         absolute 0x4000501E;
    sbit  PMAPx0_PMAP_P3MAP67_bit at PMAP_P3MAP67.B0;
    sbit  PMAPx1_PMAP_P3MAP67_bit at PMAP_P3MAP67.B1;
    sbit  PMAPx2_PMAP_P3MAP67_bit at PMAP_P3MAP67.B2;
    sbit  PMAPx3_PMAP_P3MAP67_bit at PMAP_P3MAP67.B3;
    sbit  PMAPx4_PMAP_P3MAP67_bit at PMAP_P3MAP67.B4;
    sbit  PMAPx5_PMAP_P3MAP67_bit at PMAP_P3MAP67.B5;
    sbit  PMAPx6_PMAP_P3MAP67_bit at PMAP_P3MAP67.B6;
    sbit  PMAPx7_PMAP_P3MAP67_bit at PMAP_P3MAP67.B7;
    sbit  PMAPx8_PMAP_P3MAP67_bit at PMAP_P3MAP67.B8;
    sbit  PMAPx9_PMAP_P3MAP67_bit at PMAP_P3MAP67.B9;
    sbit  PMAPx10_PMAP_P3MAP67_bit at PMAP_P3MAP67.B10;
    sbit  PMAPx11_PMAP_P3MAP67_bit at PMAP_P3MAP67.B11;
    sbit  PMAPx12_PMAP_P3MAP67_bit at PMAP_P3MAP67.B12;
    sbit  PMAPx13_PMAP_P3MAP67_bit at PMAP_P3MAP67.B13;
    sbit  PMAPx14_PMAP_P3MAP67_bit at PMAP_P3MAP67.B14;
    sbit  PMAPx15_PMAP_P3MAP67_bit at PMAP_P3MAP67.B15;

sfr unsigned int   volatile PMAP_P4MAP01         absolute 0x40005020;
    sbit  PMAPx0_PMAP_P4MAP01_bit at PMAP_P4MAP01.B0;
    sbit  PMAPx1_PMAP_P4MAP01_bit at PMAP_P4MAP01.B1;
    sbit  PMAPx2_PMAP_P4MAP01_bit at PMAP_P4MAP01.B2;
    sbit  PMAPx3_PMAP_P4MAP01_bit at PMAP_P4MAP01.B3;
    sbit  PMAPx4_PMAP_P4MAP01_bit at PMAP_P4MAP01.B4;
    sbit  PMAPx5_PMAP_P4MAP01_bit at PMAP_P4MAP01.B5;
    sbit  PMAPx6_PMAP_P4MAP01_bit at PMAP_P4MAP01.B6;
    sbit  PMAPx7_PMAP_P4MAP01_bit at PMAP_P4MAP01.B7;
    sbit  PMAPx8_PMAP_P4MAP01_bit at PMAP_P4MAP01.B8;
    sbit  PMAPx9_PMAP_P4MAP01_bit at PMAP_P4MAP01.B9;
    sbit  PMAPx10_PMAP_P4MAP01_bit at PMAP_P4MAP01.B10;
    sbit  PMAPx11_PMAP_P4MAP01_bit at PMAP_P4MAP01.B11;
    sbit  PMAPx12_PMAP_P4MAP01_bit at PMAP_P4MAP01.B12;
    sbit  PMAPx13_PMAP_P4MAP01_bit at PMAP_P4MAP01.B13;
    sbit  PMAPx14_PMAP_P4MAP01_bit at PMAP_P4MAP01.B14;
    sbit  PMAPx15_PMAP_P4MAP01_bit at PMAP_P4MAP01.B15;

sfr unsigned int   volatile PMAP_P4MAP23         absolute 0x40005022;
    sbit  PMAPx0_PMAP_P4MAP23_bit at PMAP_P4MAP23.B0;
    sbit  PMAPx1_PMAP_P4MAP23_bit at PMAP_P4MAP23.B1;
    sbit  PMAPx2_PMAP_P4MAP23_bit at PMAP_P4MAP23.B2;
    sbit  PMAPx3_PMAP_P4MAP23_bit at PMAP_P4MAP23.B3;
    sbit  PMAPx4_PMAP_P4MAP23_bit at PMAP_P4MAP23.B4;
    sbit  PMAPx5_PMAP_P4MAP23_bit at PMAP_P4MAP23.B5;
    sbit  PMAPx6_PMAP_P4MAP23_bit at PMAP_P4MAP23.B6;
    sbit  PMAPx7_PMAP_P4MAP23_bit at PMAP_P4MAP23.B7;
    sbit  PMAPx8_PMAP_P4MAP23_bit at PMAP_P4MAP23.B8;
    sbit  PMAPx9_PMAP_P4MAP23_bit at PMAP_P4MAP23.B9;
    sbit  PMAPx10_PMAP_P4MAP23_bit at PMAP_P4MAP23.B10;
    sbit  PMAPx11_PMAP_P4MAP23_bit at PMAP_P4MAP23.B11;
    sbit  PMAPx12_PMAP_P4MAP23_bit at PMAP_P4MAP23.B12;
    sbit  PMAPx13_PMAP_P4MAP23_bit at PMAP_P4MAP23.B13;
    sbit  PMAPx14_PMAP_P4MAP23_bit at PMAP_P4MAP23.B14;
    sbit  PMAPx15_PMAP_P4MAP23_bit at PMAP_P4MAP23.B15;

sfr unsigned int   volatile PMAP_P4MAP45         absolute 0x40005024;
    sbit  PMAPx0_PMAP_P4MAP45_bit at PMAP_P4MAP45.B0;
    sbit  PMAPx1_PMAP_P4MAP45_bit at PMAP_P4MAP45.B1;
    sbit  PMAPx2_PMAP_P4MAP45_bit at PMAP_P4MAP45.B2;
    sbit  PMAPx3_PMAP_P4MAP45_bit at PMAP_P4MAP45.B3;
    sbit  PMAPx4_PMAP_P4MAP45_bit at PMAP_P4MAP45.B4;
    sbit  PMAPx5_PMAP_P4MAP45_bit at PMAP_P4MAP45.B5;
    sbit  PMAPx6_PMAP_P4MAP45_bit at PMAP_P4MAP45.B6;
    sbit  PMAPx7_PMAP_P4MAP45_bit at PMAP_P4MAP45.B7;
    sbit  PMAPx8_PMAP_P4MAP45_bit at PMAP_P4MAP45.B8;
    sbit  PMAPx9_PMAP_P4MAP45_bit at PMAP_P4MAP45.B9;
    sbit  PMAPx10_PMAP_P4MAP45_bit at PMAP_P4MAP45.B10;
    sbit  PMAPx11_PMAP_P4MAP45_bit at PMAP_P4MAP45.B11;
    sbit  PMAPx12_PMAP_P4MAP45_bit at PMAP_P4MAP45.B12;
    sbit  PMAPx13_PMAP_P4MAP45_bit at PMAP_P4MAP45.B13;
    sbit  PMAPx14_PMAP_P4MAP45_bit at PMAP_P4MAP45.B14;
    sbit  PMAPx15_PMAP_P4MAP45_bit at PMAP_P4MAP45.B15;

sfr unsigned int   volatile PMAP_P4MAP67         absolute 0x40005026;
    sbit  PMAPx0_PMAP_P4MAP67_bit at PMAP_P4MAP67.B0;
    sbit  PMAPx1_PMAP_P4MAP67_bit at PMAP_P4MAP67.B1;
    sbit  PMAPx2_PMAP_P4MAP67_bit at PMAP_P4MAP67.B2;
    sbit  PMAPx3_PMAP_P4MAP67_bit at PMAP_P4MAP67.B3;
    sbit  PMAPx4_PMAP_P4MAP67_bit at PMAP_P4MAP67.B4;
    sbit  PMAPx5_PMAP_P4MAP67_bit at PMAP_P4MAP67.B5;
    sbit  PMAPx6_PMAP_P4MAP67_bit at PMAP_P4MAP67.B6;
    sbit  PMAPx7_PMAP_P4MAP67_bit at PMAP_P4MAP67.B7;
    sbit  PMAPx8_PMAP_P4MAP67_bit at PMAP_P4MAP67.B8;
    sbit  PMAPx9_PMAP_P4MAP67_bit at PMAP_P4MAP67.B9;
    sbit  PMAPx10_PMAP_P4MAP67_bit at PMAP_P4MAP67.B10;
    sbit  PMAPx11_PMAP_P4MAP67_bit at PMAP_P4MAP67.B11;
    sbit  PMAPx12_PMAP_P4MAP67_bit at PMAP_P4MAP67.B12;
    sbit  PMAPx13_PMAP_P4MAP67_bit at PMAP_P4MAP67.B13;
    sbit  PMAPx14_PMAP_P4MAP67_bit at PMAP_P4MAP67.B14;
    sbit  PMAPx15_PMAP_P4MAP67_bit at PMAP_P4MAP67.B15;

sfr unsigned int   volatile PMAP_P5MAP01         absolute 0x40005028;
    sbit  PMAPx0_PMAP_P5MAP01_bit at PMAP_P5MAP01.B0;
    sbit  PMAPx1_PMAP_P5MAP01_bit at PMAP_P5MAP01.B1;
    sbit  PMAPx2_PMAP_P5MAP01_bit at PMAP_P5MAP01.B2;
    sbit  PMAPx3_PMAP_P5MAP01_bit at PMAP_P5MAP01.B3;
    sbit  PMAPx4_PMAP_P5MAP01_bit at PMAP_P5MAP01.B4;
    sbit  PMAPx5_PMAP_P5MAP01_bit at PMAP_P5MAP01.B5;
    sbit  PMAPx6_PMAP_P5MAP01_bit at PMAP_P5MAP01.B6;
    sbit  PMAPx7_PMAP_P5MAP01_bit at PMAP_P5MAP01.B7;
    sbit  PMAPx8_PMAP_P5MAP01_bit at PMAP_P5MAP01.B8;
    sbit  PMAPx9_PMAP_P5MAP01_bit at PMAP_P5MAP01.B9;
    sbit  PMAPx10_PMAP_P5MAP01_bit at PMAP_P5MAP01.B10;
    sbit  PMAPx11_PMAP_P5MAP01_bit at PMAP_P5MAP01.B11;
    sbit  PMAPx12_PMAP_P5MAP01_bit at PMAP_P5MAP01.B12;
    sbit  PMAPx13_PMAP_P5MAP01_bit at PMAP_P5MAP01.B13;
    sbit  PMAPx14_PMAP_P5MAP01_bit at PMAP_P5MAP01.B14;
    sbit  PMAPx15_PMAP_P5MAP01_bit at PMAP_P5MAP01.B15;

sfr unsigned int   volatile PMAP_P5MAP23         absolute 0x4000502A;
    sbit  PMAPx0_PMAP_P5MAP23_bit at PMAP_P5MAP23.B0;
    sbit  PMAPx1_PMAP_P5MAP23_bit at PMAP_P5MAP23.B1;
    sbit  PMAPx2_PMAP_P5MAP23_bit at PMAP_P5MAP23.B2;
    sbit  PMAPx3_PMAP_P5MAP23_bit at PMAP_P5MAP23.B3;
    sbit  PMAPx4_PMAP_P5MAP23_bit at PMAP_P5MAP23.B4;
    sbit  PMAPx5_PMAP_P5MAP23_bit at PMAP_P5MAP23.B5;
    sbit  PMAPx6_PMAP_P5MAP23_bit at PMAP_P5MAP23.B6;
    sbit  PMAPx7_PMAP_P5MAP23_bit at PMAP_P5MAP23.B7;
    sbit  PMAPx8_PMAP_P5MAP23_bit at PMAP_P5MAP23.B8;
    sbit  PMAPx9_PMAP_P5MAP23_bit at PMAP_P5MAP23.B9;
    sbit  PMAPx10_PMAP_P5MAP23_bit at PMAP_P5MAP23.B10;
    sbit  PMAPx11_PMAP_P5MAP23_bit at PMAP_P5MAP23.B11;
    sbit  PMAPx12_PMAP_P5MAP23_bit at PMAP_P5MAP23.B12;
    sbit  PMAPx13_PMAP_P5MAP23_bit at PMAP_P5MAP23.B13;
    sbit  PMAPx14_PMAP_P5MAP23_bit at PMAP_P5MAP23.B14;
    sbit  PMAPx15_PMAP_P5MAP23_bit at PMAP_P5MAP23.B15;

sfr unsigned int   volatile PMAP_P5MAP45         absolute 0x4000502C;
    sbit  PMAPx0_PMAP_P5MAP45_bit at PMAP_P5MAP45.B0;
    sbit  PMAPx1_PMAP_P5MAP45_bit at PMAP_P5MAP45.B1;
    sbit  PMAPx2_PMAP_P5MAP45_bit at PMAP_P5MAP45.B2;
    sbit  PMAPx3_PMAP_P5MAP45_bit at PMAP_P5MAP45.B3;
    sbit  PMAPx4_PMAP_P5MAP45_bit at PMAP_P5MAP45.B4;
    sbit  PMAPx5_PMAP_P5MAP45_bit at PMAP_P5MAP45.B5;
    sbit  PMAPx6_PMAP_P5MAP45_bit at PMAP_P5MAP45.B6;
    sbit  PMAPx7_PMAP_P5MAP45_bit at PMAP_P5MAP45.B7;
    sbit  PMAPx8_PMAP_P5MAP45_bit at PMAP_P5MAP45.B8;
    sbit  PMAPx9_PMAP_P5MAP45_bit at PMAP_P5MAP45.B9;
    sbit  PMAPx10_PMAP_P5MAP45_bit at PMAP_P5MAP45.B10;
    sbit  PMAPx11_PMAP_P5MAP45_bit at PMAP_P5MAP45.B11;
    sbit  PMAPx12_PMAP_P5MAP45_bit at PMAP_P5MAP45.B12;
    sbit  PMAPx13_PMAP_P5MAP45_bit at PMAP_P5MAP45.B13;
    sbit  PMAPx14_PMAP_P5MAP45_bit at PMAP_P5MAP45.B14;
    sbit  PMAPx15_PMAP_P5MAP45_bit at PMAP_P5MAP45.B15;

sfr unsigned int   volatile PMAP_P5MAP67         absolute 0x4000502E;
    sbit  PMAPx0_PMAP_P5MAP67_bit at PMAP_P5MAP67.B0;
    sbit  PMAPx1_PMAP_P5MAP67_bit at PMAP_P5MAP67.B1;
    sbit  PMAPx2_PMAP_P5MAP67_bit at PMAP_P5MAP67.B2;
    sbit  PMAPx3_PMAP_P5MAP67_bit at PMAP_P5MAP67.B3;
    sbit  PMAPx4_PMAP_P5MAP67_bit at PMAP_P5MAP67.B4;
    sbit  PMAPx5_PMAP_P5MAP67_bit at PMAP_P5MAP67.B5;
    sbit  PMAPx6_PMAP_P5MAP67_bit at PMAP_P5MAP67.B6;
    sbit  PMAPx7_PMAP_P5MAP67_bit at PMAP_P5MAP67.B7;
    sbit  PMAPx8_PMAP_P5MAP67_bit at PMAP_P5MAP67.B8;
    sbit  PMAPx9_PMAP_P5MAP67_bit at PMAP_P5MAP67.B9;
    sbit  PMAPx10_PMAP_P5MAP67_bit at PMAP_P5MAP67.B10;
    sbit  PMAPx11_PMAP_P5MAP67_bit at PMAP_P5MAP67.B11;
    sbit  PMAPx12_PMAP_P5MAP67_bit at PMAP_P5MAP67.B12;
    sbit  PMAPx13_PMAP_P5MAP67_bit at PMAP_P5MAP67.B13;
    sbit  PMAPx14_PMAP_P5MAP67_bit at PMAP_P5MAP67.B14;
    sbit  PMAPx15_PMAP_P5MAP67_bit at PMAP_P5MAP67.B15;

sfr unsigned int   volatile PMAP_P6MAP01         absolute 0x40005030;
    sbit  PMAPx0_PMAP_P6MAP01_bit at PMAP_P6MAP01.B0;
    sbit  PMAPx1_PMAP_P6MAP01_bit at PMAP_P6MAP01.B1;
    sbit  PMAPx2_PMAP_P6MAP01_bit at PMAP_P6MAP01.B2;
    sbit  PMAPx3_PMAP_P6MAP01_bit at PMAP_P6MAP01.B3;
    sbit  PMAPx4_PMAP_P6MAP01_bit at PMAP_P6MAP01.B4;
    sbit  PMAPx5_PMAP_P6MAP01_bit at PMAP_P6MAP01.B5;
    sbit  PMAPx6_PMAP_P6MAP01_bit at PMAP_P6MAP01.B6;
    sbit  PMAPx7_PMAP_P6MAP01_bit at PMAP_P6MAP01.B7;
    sbit  PMAPx8_PMAP_P6MAP01_bit at PMAP_P6MAP01.B8;
    sbit  PMAPx9_PMAP_P6MAP01_bit at PMAP_P6MAP01.B9;
    sbit  PMAPx10_PMAP_P6MAP01_bit at PMAP_P6MAP01.B10;
    sbit  PMAPx11_PMAP_P6MAP01_bit at PMAP_P6MAP01.B11;
    sbit  PMAPx12_PMAP_P6MAP01_bit at PMAP_P6MAP01.B12;
    sbit  PMAPx13_PMAP_P6MAP01_bit at PMAP_P6MAP01.B13;
    sbit  PMAPx14_PMAP_P6MAP01_bit at PMAP_P6MAP01.B14;
    sbit  PMAPx15_PMAP_P6MAP01_bit at PMAP_P6MAP01.B15;

sfr unsigned int   volatile PMAP_P6MAP23         absolute 0x40005032;
    sbit  PMAPx0_PMAP_P6MAP23_bit at PMAP_P6MAP23.B0;
    sbit  PMAPx1_PMAP_P6MAP23_bit at PMAP_P6MAP23.B1;
    sbit  PMAPx2_PMAP_P6MAP23_bit at PMAP_P6MAP23.B2;
    sbit  PMAPx3_PMAP_P6MAP23_bit at PMAP_P6MAP23.B3;
    sbit  PMAPx4_PMAP_P6MAP23_bit at PMAP_P6MAP23.B4;
    sbit  PMAPx5_PMAP_P6MAP23_bit at PMAP_P6MAP23.B5;
    sbit  PMAPx6_PMAP_P6MAP23_bit at PMAP_P6MAP23.B6;
    sbit  PMAPx7_PMAP_P6MAP23_bit at PMAP_P6MAP23.B7;
    sbit  PMAPx8_PMAP_P6MAP23_bit at PMAP_P6MAP23.B8;
    sbit  PMAPx9_PMAP_P6MAP23_bit at PMAP_P6MAP23.B9;
    sbit  PMAPx10_PMAP_P6MAP23_bit at PMAP_P6MAP23.B10;
    sbit  PMAPx11_PMAP_P6MAP23_bit at PMAP_P6MAP23.B11;
    sbit  PMAPx12_PMAP_P6MAP23_bit at PMAP_P6MAP23.B12;
    sbit  PMAPx13_PMAP_P6MAP23_bit at PMAP_P6MAP23.B13;
    sbit  PMAPx14_PMAP_P6MAP23_bit at PMAP_P6MAP23.B14;
    sbit  PMAPx15_PMAP_P6MAP23_bit at PMAP_P6MAP23.B15;

sfr unsigned int   volatile PMAP_P6MAP45         absolute 0x40005034;
    sbit  PMAPx0_PMAP_P6MAP45_bit at PMAP_P6MAP45.B0;
    sbit  PMAPx1_PMAP_P6MAP45_bit at PMAP_P6MAP45.B1;
    sbit  PMAPx2_PMAP_P6MAP45_bit at PMAP_P6MAP45.B2;
    sbit  PMAPx3_PMAP_P6MAP45_bit at PMAP_P6MAP45.B3;
    sbit  PMAPx4_PMAP_P6MAP45_bit at PMAP_P6MAP45.B4;
    sbit  PMAPx5_PMAP_P6MAP45_bit at PMAP_P6MAP45.B5;
    sbit  PMAPx6_PMAP_P6MAP45_bit at PMAP_P6MAP45.B6;
    sbit  PMAPx7_PMAP_P6MAP45_bit at PMAP_P6MAP45.B7;
    sbit  PMAPx8_PMAP_P6MAP45_bit at PMAP_P6MAP45.B8;
    sbit  PMAPx9_PMAP_P6MAP45_bit at PMAP_P6MAP45.B9;
    sbit  PMAPx10_PMAP_P6MAP45_bit at PMAP_P6MAP45.B10;
    sbit  PMAPx11_PMAP_P6MAP45_bit at PMAP_P6MAP45.B11;
    sbit  PMAPx12_PMAP_P6MAP45_bit at PMAP_P6MAP45.B12;
    sbit  PMAPx13_PMAP_P6MAP45_bit at PMAP_P6MAP45.B13;
    sbit  PMAPx14_PMAP_P6MAP45_bit at PMAP_P6MAP45.B14;
    sbit  PMAPx15_PMAP_P6MAP45_bit at PMAP_P6MAP45.B15;

sfr unsigned int   volatile PMAP_P6MAP67         absolute 0x40005036;
    sbit  PMAPx0_PMAP_P6MAP67_bit at PMAP_P6MAP67.B0;
    sbit  PMAPx1_PMAP_P6MAP67_bit at PMAP_P6MAP67.B1;
    sbit  PMAPx2_PMAP_P6MAP67_bit at PMAP_P6MAP67.B2;
    sbit  PMAPx3_PMAP_P6MAP67_bit at PMAP_P6MAP67.B3;
    sbit  PMAPx4_PMAP_P6MAP67_bit at PMAP_P6MAP67.B4;
    sbit  PMAPx5_PMAP_P6MAP67_bit at PMAP_P6MAP67.B5;
    sbit  PMAPx6_PMAP_P6MAP67_bit at PMAP_P6MAP67.B6;
    sbit  PMAPx7_PMAP_P6MAP67_bit at PMAP_P6MAP67.B7;
    sbit  PMAPx8_PMAP_P6MAP67_bit at PMAP_P6MAP67.B8;
    sbit  PMAPx9_PMAP_P6MAP67_bit at PMAP_P6MAP67.B9;
    sbit  PMAPx10_PMAP_P6MAP67_bit at PMAP_P6MAP67.B10;
    sbit  PMAPx11_PMAP_P6MAP67_bit at PMAP_P6MAP67.B11;
    sbit  PMAPx12_PMAP_P6MAP67_bit at PMAP_P6MAP67.B12;
    sbit  PMAPx13_PMAP_P6MAP67_bit at PMAP_P6MAP67.B13;
    sbit  PMAPx14_PMAP_P6MAP67_bit at PMAP_P6MAP67.B14;
    sbit  PMAPx15_PMAP_P6MAP67_bit at PMAP_P6MAP67.B15;

sfr unsigned int   volatile PMAP_P7MAP01         absolute 0x40005038;
    sbit  PMAPx0_PMAP_P7MAP01_bit at PMAP_P7MAP01.B0;
    sbit  PMAPx1_PMAP_P7MAP01_bit at PMAP_P7MAP01.B1;
    sbit  PMAPx2_PMAP_P7MAP01_bit at PMAP_P7MAP01.B2;
    sbit  PMAPx3_PMAP_P7MAP01_bit at PMAP_P7MAP01.B3;
    sbit  PMAPx4_PMAP_P7MAP01_bit at PMAP_P7MAP01.B4;
    sbit  PMAPx5_PMAP_P7MAP01_bit at PMAP_P7MAP01.B5;
    sbit  PMAPx6_PMAP_P7MAP01_bit at PMAP_P7MAP01.B6;
    sbit  PMAPx7_PMAP_P7MAP01_bit at PMAP_P7MAP01.B7;
    sbit  PMAPx8_PMAP_P7MAP01_bit at PMAP_P7MAP01.B8;
    sbit  PMAPx9_PMAP_P7MAP01_bit at PMAP_P7MAP01.B9;
    sbit  PMAPx10_PMAP_P7MAP01_bit at PMAP_P7MAP01.B10;
    sbit  PMAPx11_PMAP_P7MAP01_bit at PMAP_P7MAP01.B11;
    sbit  PMAPx12_PMAP_P7MAP01_bit at PMAP_P7MAP01.B12;
    sbit  PMAPx13_PMAP_P7MAP01_bit at PMAP_P7MAP01.B13;
    sbit  PMAPx14_PMAP_P7MAP01_bit at PMAP_P7MAP01.B14;
    sbit  PMAPx15_PMAP_P7MAP01_bit at PMAP_P7MAP01.B15;

sfr unsigned int   volatile PMAP_P7MAP23         absolute 0x4000503A;
    sbit  PMAPx0_PMAP_P7MAP23_bit at PMAP_P7MAP23.B0;
    sbit  PMAPx1_PMAP_P7MAP23_bit at PMAP_P7MAP23.B1;
    sbit  PMAPx2_PMAP_P7MAP23_bit at PMAP_P7MAP23.B2;
    sbit  PMAPx3_PMAP_P7MAP23_bit at PMAP_P7MAP23.B3;
    sbit  PMAPx4_PMAP_P7MAP23_bit at PMAP_P7MAP23.B4;
    sbit  PMAPx5_PMAP_P7MAP23_bit at PMAP_P7MAP23.B5;
    sbit  PMAPx6_PMAP_P7MAP23_bit at PMAP_P7MAP23.B6;
    sbit  PMAPx7_PMAP_P7MAP23_bit at PMAP_P7MAP23.B7;
    sbit  PMAPx8_PMAP_P7MAP23_bit at PMAP_P7MAP23.B8;
    sbit  PMAPx9_PMAP_P7MAP23_bit at PMAP_P7MAP23.B9;
    sbit  PMAPx10_PMAP_P7MAP23_bit at PMAP_P7MAP23.B10;
    sbit  PMAPx11_PMAP_P7MAP23_bit at PMAP_P7MAP23.B11;
    sbit  PMAPx12_PMAP_P7MAP23_bit at PMAP_P7MAP23.B12;
    sbit  PMAPx13_PMAP_P7MAP23_bit at PMAP_P7MAP23.B13;
    sbit  PMAPx14_PMAP_P7MAP23_bit at PMAP_P7MAP23.B14;
    sbit  PMAPx15_PMAP_P7MAP23_bit at PMAP_P7MAP23.B15;

sfr unsigned int   volatile PMAP_P7MAP45         absolute 0x4000503C;
    sbit  PMAPx0_PMAP_P7MAP45_bit at PMAP_P7MAP45.B0;
    sbit  PMAPx1_PMAP_P7MAP45_bit at PMAP_P7MAP45.B1;
    sbit  PMAPx2_PMAP_P7MAP45_bit at PMAP_P7MAP45.B2;
    sbit  PMAPx3_PMAP_P7MAP45_bit at PMAP_P7MAP45.B3;
    sbit  PMAPx4_PMAP_P7MAP45_bit at PMAP_P7MAP45.B4;
    sbit  PMAPx5_PMAP_P7MAP45_bit at PMAP_P7MAP45.B5;
    sbit  PMAPx6_PMAP_P7MAP45_bit at PMAP_P7MAP45.B6;
    sbit  PMAPx7_PMAP_P7MAP45_bit at PMAP_P7MAP45.B7;
    sbit  PMAPx8_PMAP_P7MAP45_bit at PMAP_P7MAP45.B8;
    sbit  PMAPx9_PMAP_P7MAP45_bit at PMAP_P7MAP45.B9;
    sbit  PMAPx10_PMAP_P7MAP45_bit at PMAP_P7MAP45.B10;
    sbit  PMAPx11_PMAP_P7MAP45_bit at PMAP_P7MAP45.B11;
    sbit  PMAPx12_PMAP_P7MAP45_bit at PMAP_P7MAP45.B12;
    sbit  PMAPx13_PMAP_P7MAP45_bit at PMAP_P7MAP45.B13;
    sbit  PMAPx14_PMAP_P7MAP45_bit at PMAP_P7MAP45.B14;
    sbit  PMAPx15_PMAP_P7MAP45_bit at PMAP_P7MAP45.B15;

sfr unsigned int   volatile PMAP_P7MAP67         absolute 0x4000503E;
    sbit  PMAPx0_PMAP_P7MAP67_bit at PMAP_P7MAP67.B0;
    sbit  PMAPx1_PMAP_P7MAP67_bit at PMAP_P7MAP67.B1;
    sbit  PMAPx2_PMAP_P7MAP67_bit at PMAP_P7MAP67.B2;
    sbit  PMAPx3_PMAP_P7MAP67_bit at PMAP_P7MAP67.B3;
    sbit  PMAPx4_PMAP_P7MAP67_bit at PMAP_P7MAP67.B4;
    sbit  PMAPx5_PMAP_P7MAP67_bit at PMAP_P7MAP67.B5;
    sbit  PMAPx6_PMAP_P7MAP67_bit at PMAP_P7MAP67.B6;
    sbit  PMAPx7_PMAP_P7MAP67_bit at PMAP_P7MAP67.B7;
    sbit  PMAPx8_PMAP_P7MAP67_bit at PMAP_P7MAP67.B8;
    sbit  PMAPx9_PMAP_P7MAP67_bit at PMAP_P7MAP67.B9;
    sbit  PMAPx10_PMAP_P7MAP67_bit at PMAP_P7MAP67.B10;
    sbit  PMAPx11_PMAP_P7MAP67_bit at PMAP_P7MAP67.B11;
    sbit  PMAPx12_PMAP_P7MAP67_bit at PMAP_P7MAP67.B12;
    sbit  PMAPx13_PMAP_P7MAP67_bit at PMAP_P7MAP67.B13;
    sbit  PMAPx14_PMAP_P7MAP67_bit at PMAP_P7MAP67.B14;
    sbit  PMAPx15_PMAP_P7MAP67_bit at PMAP_P7MAP67.B15;

sfr unsigned int   volatile CAPTIO0_CAPTIO0CTL   absolute 0x4000540E;
    const register unsigned short int CAPTIOSTATE = 9;
    sbit  CAPTIOSTATE_bit at CAPTIO0_CAPTIO0CTL.B9;
    const register unsigned short int CAPTIOEN = 8;
    sbit  CAPTIOEN_bit at CAPTIO0_CAPTIO0CTL.B8;
    const register unsigned short int CAPTIOPOSEL00 = 4;
    sbit  CAPTIOPOSEL00_bit at CAPTIO0_CAPTIO0CTL.B4;
    const register unsigned short int CAPTIOPOSEL01 = 5;
    sbit  CAPTIOPOSEL01_bit at CAPTIO0_CAPTIO0CTL.B5;
    const register unsigned short int CAPTIOPOSEL02 = 6;
    sbit  CAPTIOPOSEL02_bit at CAPTIO0_CAPTIO0CTL.B6;
    const register unsigned short int CAPTIOPOSEL03 = 7;
    sbit  CAPTIOPOSEL03_bit at CAPTIO0_CAPTIO0CTL.B7;
    const register unsigned short int CAPTIOPISEL00 = 1;
    sbit  CAPTIOPISEL00_bit at CAPTIO0_CAPTIO0CTL.B1;
    const register unsigned short int CAPTIOPISEL01 = 2;
    sbit  CAPTIOPISEL01_bit at CAPTIO0_CAPTIO0CTL.B2;
    const register unsigned short int CAPTIOPISEL02 = 3;
    sbit  CAPTIOPISEL02_bit at CAPTIO0_CAPTIO0CTL.B3;

sfr unsigned int   volatile CAPTIO1_CAPTIO1CTL   absolute 0x4000580E;
    sbit  CAPTIOSTATE_CAPTIO1_CAPTIO1CTL_bit at CAPTIO1_CAPTIO1CTL.B9;
    sbit  CAPTIOEN_CAPTIO1_CAPTIO1CTL_bit at CAPTIO1_CAPTIO1CTL.B8;
    const register unsigned short int CAPTIOPOSEL10 = 4;
    sbit  CAPTIOPOSEL10_bit at CAPTIO1_CAPTIO1CTL.B4;
    const register unsigned short int CAPTIOPOSEL11 = 5;
    sbit  CAPTIOPOSEL11_bit at CAPTIO1_CAPTIO1CTL.B5;
    const register unsigned short int CAPTIOPOSEL12 = 6;
    sbit  CAPTIOPOSEL12_bit at CAPTIO1_CAPTIO1CTL.B6;
    const register unsigned short int CAPTIOPOSEL13 = 7;
    sbit  CAPTIOPOSEL13_bit at CAPTIO1_CAPTIO1CTL.B7;
    const register unsigned short int CAPTIOPISEL10 = 1;
    sbit  CAPTIOPISEL10_bit at CAPTIO1_CAPTIO1CTL.B1;
    const register unsigned short int CAPTIOPISEL11 = 2;
    sbit  CAPTIOPISEL11_bit at CAPTIO1_CAPTIO1CTL.B2;
    const register unsigned short int CAPTIOPISEL12 = 3;
    sbit  CAPTIOPISEL12_bit at CAPTIO1_CAPTIO1CTL.B3;

sfr unsigned long   volatile TIMER32_T32LOAD1     absolute 0x4000C000;
    const register unsigned short int LOAD0 = 0;
    sbit  LOAD0_bit at TIMER32_T32LOAD1.B0;
    const register unsigned short int LOAD1 = 1;
    sbit  LOAD1_bit at TIMER32_T32LOAD1.B1;
    const register unsigned short int LOAD2 = 2;
    sbit  LOAD2_bit at TIMER32_T32LOAD1.B2;
    const register unsigned short int LOAD3 = 3;
    sbit  LOAD3_bit at TIMER32_T32LOAD1.B3;
    const register unsigned short int LOAD4 = 4;
    sbit  LOAD4_bit at TIMER32_T32LOAD1.B4;
    const register unsigned short int LOAD5 = 5;
    sbit  LOAD5_bit at TIMER32_T32LOAD1.B5;
    const register unsigned short int LOAD6 = 6;
    sbit  LOAD6_bit at TIMER32_T32LOAD1.B6;
    const register unsigned short int LOAD7 = 7;
    sbit  LOAD7_bit at TIMER32_T32LOAD1.B7;
    const register unsigned short int LOAD8 = 8;
    sbit  LOAD8_bit at TIMER32_T32LOAD1.B8;
    const register unsigned short int LOAD9 = 9;
    sbit  LOAD9_bit at TIMER32_T32LOAD1.B9;
    const register unsigned short int LOAD10 = 10;
    sbit  LOAD10_bit at TIMER32_T32LOAD1.B10;
    const register unsigned short int LOAD11 = 11;
    sbit  LOAD11_bit at TIMER32_T32LOAD1.B11;
    const register unsigned short int LOAD12 = 12;
    sbit  LOAD12_bit at TIMER32_T32LOAD1.B12;
    const register unsigned short int LOAD13 = 13;
    sbit  LOAD13_bit at TIMER32_T32LOAD1.B13;
    const register unsigned short int LOAD14 = 14;
    sbit  LOAD14_bit at TIMER32_T32LOAD1.B14;
    const register unsigned short int LOAD15 = 15;
    sbit  LOAD15_bit at TIMER32_T32LOAD1.B15;
    const register unsigned short int LOAD16 = 16;
    sbit  LOAD16_bit at TIMER32_T32LOAD1.B16;
    const register unsigned short int LOAD17 = 17;
    sbit  LOAD17_bit at TIMER32_T32LOAD1.B17;
    const register unsigned short int LOAD18 = 18;
    sbit  LOAD18_bit at TIMER32_T32LOAD1.B18;
    const register unsigned short int LOAD19 = 19;
    sbit  LOAD19_bit at TIMER32_T32LOAD1.B19;
    const register unsigned short int LOAD20 = 20;
    sbit  LOAD20_bit at TIMER32_T32LOAD1.B20;
    const register unsigned short int LOAD21 = 21;
    sbit  LOAD21_bit at TIMER32_T32LOAD1.B21;
    const register unsigned short int LOAD22 = 22;
    sbit  LOAD22_bit at TIMER32_T32LOAD1.B22;
    const register unsigned short int LOAD23 = 23;
    sbit  LOAD23_bit at TIMER32_T32LOAD1.B23;
    const register unsigned short int LOAD24 = 24;
    sbit  LOAD24_bit at TIMER32_T32LOAD1.B24;
    const register unsigned short int LOAD25 = 25;
    sbit  LOAD25_bit at TIMER32_T32LOAD1.B25;
    const register unsigned short int LOAD26 = 26;
    sbit  LOAD26_bit at TIMER32_T32LOAD1.B26;
    const register unsigned short int LOAD27 = 27;
    sbit  LOAD27_bit at TIMER32_T32LOAD1.B27;
    const register unsigned short int LOAD28 = 28;
    sbit  LOAD28_bit at TIMER32_T32LOAD1.B28;
    const register unsigned short int LOAD29 = 29;
    sbit  LOAD29_bit at TIMER32_T32LOAD1.B29;
    const register unsigned short int LOAD30 = 30;
    sbit  LOAD30_bit at TIMER32_T32LOAD1.B30;
    const register unsigned short int LOAD31 = 31;
    sbit  LOAD31_bit at TIMER32_T32LOAD1.B31;

sfr unsigned long   volatile TIMER32_T32VALUE1    absolute 0x4000C004;
    const register unsigned short int VALUE0 = 0;
    sbit  VALUE0_bit at TIMER32_T32VALUE1.B0;
    const register unsigned short int VALUE1 = 1;
    sbit  VALUE1_bit at TIMER32_T32VALUE1.B1;
    const register unsigned short int VALUE2 = 2;
    sbit  VALUE2_bit at TIMER32_T32VALUE1.B2;
    const register unsigned short int VALUE3 = 3;
    sbit  VALUE3_bit at TIMER32_T32VALUE1.B3;
    const register unsigned short int VALUE4 = 4;
    sbit  VALUE4_bit at TIMER32_T32VALUE1.B4;
    const register unsigned short int VALUE5 = 5;
    sbit  VALUE5_bit at TIMER32_T32VALUE1.B5;
    const register unsigned short int VALUE6 = 6;
    sbit  VALUE6_bit at TIMER32_T32VALUE1.B6;
    const register unsigned short int VALUE7 = 7;
    sbit  VALUE7_bit at TIMER32_T32VALUE1.B7;
    const register unsigned short int VALUE8 = 8;
    sbit  VALUE8_bit at TIMER32_T32VALUE1.B8;
    const register unsigned short int VALUE9 = 9;
    sbit  VALUE9_bit at TIMER32_T32VALUE1.B9;
    const register unsigned short int VALUE10 = 10;
    sbit  VALUE10_bit at TIMER32_T32VALUE1.B10;
    const register unsigned short int VALUE11 = 11;
    sbit  VALUE11_bit at TIMER32_T32VALUE1.B11;
    const register unsigned short int VALUE12 = 12;
    sbit  VALUE12_bit at TIMER32_T32VALUE1.B12;
    const register unsigned short int VALUE13 = 13;
    sbit  VALUE13_bit at TIMER32_T32VALUE1.B13;
    const register unsigned short int VALUE14 = 14;
    sbit  VALUE14_bit at TIMER32_T32VALUE1.B14;
    const register unsigned short int VALUE15 = 15;
    sbit  VALUE15_bit at TIMER32_T32VALUE1.B15;
    const register unsigned short int VALUE16 = 16;
    sbit  VALUE16_bit at TIMER32_T32VALUE1.B16;
    const register unsigned short int VALUE17 = 17;
    sbit  VALUE17_bit at TIMER32_T32VALUE1.B17;
    const register unsigned short int VALUE18 = 18;
    sbit  VALUE18_bit at TIMER32_T32VALUE1.B18;
    const register unsigned short int VALUE19 = 19;
    sbit  VALUE19_bit at TIMER32_T32VALUE1.B19;
    const register unsigned short int VALUE20 = 20;
    sbit  VALUE20_bit at TIMER32_T32VALUE1.B20;
    const register unsigned short int VALUE21 = 21;
    sbit  VALUE21_bit at TIMER32_T32VALUE1.B21;
    const register unsigned short int VALUE22 = 22;
    sbit  VALUE22_bit at TIMER32_T32VALUE1.B22;
    const register unsigned short int VALUE23 = 23;
    sbit  VALUE23_bit at TIMER32_T32VALUE1.B23;
    const register unsigned short int VALUE24 = 24;
    sbit  VALUE24_bit at TIMER32_T32VALUE1.B24;
    const register unsigned short int VALUE25 = 25;
    sbit  VALUE25_bit at TIMER32_T32VALUE1.B25;
    const register unsigned short int VALUE26 = 26;
    sbit  VALUE26_bit at TIMER32_T32VALUE1.B26;
    const register unsigned short int VALUE27 = 27;
    sbit  VALUE27_bit at TIMER32_T32VALUE1.B27;
    const register unsigned short int VALUE28 = 28;
    sbit  VALUE28_bit at TIMER32_T32VALUE1.B28;
    const register unsigned short int VALUE29 = 29;
    sbit  VALUE29_bit at TIMER32_T32VALUE1.B29;
    const register unsigned short int VALUE30 = 30;
    sbit  VALUE30_bit at TIMER32_T32VALUE1.B30;
    const register unsigned short int VALUE31 = 31;
    sbit  VALUE31_bit at TIMER32_T32VALUE1.B31;

sfr unsigned long   volatile TIMER32_T32CONTROL1  absolute 0x4000C008;
    const register unsigned short int Reserved_10 = 8;
    sbit  Reserved_10_bit at TIMER32_T32CONTROL1.B8;
    const register unsigned short int Reserved_11 = 9;
    sbit  Reserved_11_bit at TIMER32_T32CONTROL1.B9;
    const register unsigned short int Reserved_12 = 10;
    sbit  Reserved_12_bit at TIMER32_T32CONTROL1.B10;
    const register unsigned short int Reserved_13 = 11;
    sbit  Reserved_13_bit at TIMER32_T32CONTROL1.B11;
    const register unsigned short int Reserved_14 = 12;
    sbit  Reserved_14_bit at TIMER32_T32CONTROL1.B12;
    const register unsigned short int Reserved_15 = 13;
    sbit  Reserved_15_bit at TIMER32_T32CONTROL1.B13;
    const register unsigned short int Reserved_16 = 14;
    sbit  Reserved_16_bit at TIMER32_T32CONTROL1.B14;
    const register unsigned short int Reserved_17 = 15;
    sbit  Reserved_17_bit at TIMER32_T32CONTROL1.B15;
    const register unsigned short int Reserved_18 = 16;
    sbit  Reserved_18_bit at TIMER32_T32CONTROL1.B16;
    const register unsigned short int Reserved_19 = 17;
    sbit  Reserved_19_bit at TIMER32_T32CONTROL1.B17;
    const register unsigned short int Reserved_110 = 18;
    sbit  Reserved_110_bit at TIMER32_T32CONTROL1.B18;
    const register unsigned short int Reserved_111 = 19;
    sbit  Reserved_111_bit at TIMER32_T32CONTROL1.B19;
    const register unsigned short int Reserved_112 = 20;
    sbit  Reserved_112_bit at TIMER32_T32CONTROL1.B20;
    const register unsigned short int Reserved_113 = 21;
    sbit  Reserved_113_bit at TIMER32_T32CONTROL1.B21;
    const register unsigned short int Reserved_114 = 22;
    sbit  Reserved_114_bit at TIMER32_T32CONTROL1.B22;
    const register unsigned short int Reserved_115 = 23;
    sbit  Reserved_115_bit at TIMER32_T32CONTROL1.B23;
    const register unsigned short int Reserved_116 = 24;
    sbit  Reserved_116_bit at TIMER32_T32CONTROL1.B24;
    const register unsigned short int Reserved_117 = 25;
    sbit  Reserved_117_bit at TIMER32_T32CONTROL1.B25;
    const register unsigned short int Reserved_118 = 26;
    sbit  Reserved_118_bit at TIMER32_T32CONTROL1.B26;
    const register unsigned short int Reserved_119 = 27;
    sbit  Reserved_119_bit at TIMER32_T32CONTROL1.B27;
    const register unsigned short int Reserved_120 = 28;
    sbit  Reserved_120_bit at TIMER32_T32CONTROL1.B28;
    const register unsigned short int Reserved_121 = 29;
    sbit  Reserved_121_bit at TIMER32_T32CONTROL1.B29;
    const register unsigned short int Reserved_122 = 30;
    sbit  Reserved_122_bit at TIMER32_T32CONTROL1.B30;
    const register unsigned short int Reserved_123 = 31;
    sbit  Reserved_123_bit at TIMER32_T32CONTROL1.B31;
    const register unsigned short int ENABLE_ = 7;
    sbit  ENABLE_bit at TIMER32_T32CONTROL1.B7;
    const register unsigned short int MODE = 6;
    sbit  MODE_bit at TIMER32_T32CONTROL1.B6;
    const register unsigned short int IE = 5;
    sbit  IE_bit at TIMER32_T32CONTROL1.B5;
    const register unsigned short int Reserved_2 = 4;
    sbit  Reserved_2_bit at TIMER32_T32CONTROL1.B4;
    const register unsigned short int PRESCALE0 = 2;
    sbit  PRESCALE0_bit at TIMER32_T32CONTROL1.B2;
    const register unsigned short int PRESCALE1 = 3;
    sbit  PRESCALE1_bit at TIMER32_T32CONTROL1.B3;
    const register unsigned short int SIZE = 1;
    sbit  SIZE_bit at TIMER32_T32CONTROL1.B1;
    const register unsigned short int ONESHOT = 0;
    sbit  ONESHOT_bit at TIMER32_T32CONTROL1.B0;

sfr unsigned long   volatile TIMER32_T32INTCLR1   absolute 0x4000C00C;
    const register unsigned short int INTCLR0 = 0;
    sbit  INTCLR0_bit at TIMER32_T32INTCLR1.B0;
    const register unsigned short int INTCLR1 = 1;
    sbit  INTCLR1_bit at TIMER32_T32INTCLR1.B1;
    const register unsigned short int INTCLR2 = 2;
    sbit  INTCLR2_bit at TIMER32_T32INTCLR1.B2;
    const register unsigned short int INTCLR3 = 3;
    sbit  INTCLR3_bit at TIMER32_T32INTCLR1.B3;
    const register unsigned short int INTCLR4 = 4;
    sbit  INTCLR4_bit at TIMER32_T32INTCLR1.B4;
    const register unsigned short int INTCLR5 = 5;
    sbit  INTCLR5_bit at TIMER32_T32INTCLR1.B5;
    const register unsigned short int INTCLR6 = 6;
    sbit  INTCLR6_bit at TIMER32_T32INTCLR1.B6;
    const register unsigned short int INTCLR7 = 7;
    sbit  INTCLR7_bit at TIMER32_T32INTCLR1.B7;
    const register unsigned short int INTCLR8 = 8;
    sbit  INTCLR8_bit at TIMER32_T32INTCLR1.B8;
    const register unsigned short int INTCLR9 = 9;
    sbit  INTCLR9_bit at TIMER32_T32INTCLR1.B9;
    const register unsigned short int INTCLR10 = 10;
    sbit  INTCLR10_bit at TIMER32_T32INTCLR1.B10;
    const register unsigned short int INTCLR11 = 11;
    sbit  INTCLR11_bit at TIMER32_T32INTCLR1.B11;
    const register unsigned short int INTCLR12 = 12;
    sbit  INTCLR12_bit at TIMER32_T32INTCLR1.B12;
    const register unsigned short int INTCLR13 = 13;
    sbit  INTCLR13_bit at TIMER32_T32INTCLR1.B13;
    const register unsigned short int INTCLR14 = 14;
    sbit  INTCLR14_bit at TIMER32_T32INTCLR1.B14;
    const register unsigned short int INTCLR15 = 15;
    sbit  INTCLR15_bit at TIMER32_T32INTCLR1.B15;
    const register unsigned short int INTCLR16 = 16;
    sbit  INTCLR16_bit at TIMER32_T32INTCLR1.B16;
    const register unsigned short int INTCLR17 = 17;
    sbit  INTCLR17_bit at TIMER32_T32INTCLR1.B17;
    const register unsigned short int INTCLR18 = 18;
    sbit  INTCLR18_bit at TIMER32_T32INTCLR1.B18;
    const register unsigned short int INTCLR19 = 19;
    sbit  INTCLR19_bit at TIMER32_T32INTCLR1.B19;
    const register unsigned short int INTCLR20 = 20;
    sbit  INTCLR20_bit at TIMER32_T32INTCLR1.B20;
    const register unsigned short int INTCLR21 = 21;
    sbit  INTCLR21_bit at TIMER32_T32INTCLR1.B21;
    const register unsigned short int INTCLR22 = 22;
    sbit  INTCLR22_bit at TIMER32_T32INTCLR1.B22;
    const register unsigned short int INTCLR23 = 23;
    sbit  INTCLR23_bit at TIMER32_T32INTCLR1.B23;
    const register unsigned short int INTCLR24 = 24;
    sbit  INTCLR24_bit at TIMER32_T32INTCLR1.B24;
    const register unsigned short int INTCLR25 = 25;
    sbit  INTCLR25_bit at TIMER32_T32INTCLR1.B25;
    const register unsigned short int INTCLR26 = 26;
    sbit  INTCLR26_bit at TIMER32_T32INTCLR1.B26;
    const register unsigned short int INTCLR27 = 27;
    sbit  INTCLR27_bit at TIMER32_T32INTCLR1.B27;
    const register unsigned short int INTCLR28 = 28;
    sbit  INTCLR28_bit at TIMER32_T32INTCLR1.B28;
    const register unsigned short int INTCLR29 = 29;
    sbit  INTCLR29_bit at TIMER32_T32INTCLR1.B29;
    const register unsigned short int INTCLR30 = 30;
    sbit  INTCLR30_bit at TIMER32_T32INTCLR1.B30;
    const register unsigned short int INTCLR31 = 31;
    sbit  INTCLR31_bit at TIMER32_T32INTCLR1.B31;

sfr unsigned long   volatile TIMER32_T32RIS1      absolute 0x4000C010;
    sbit  Reserved_10_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B1;
    sbit  Reserved_11_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B2;
    sbit  Reserved_12_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B3;
    sbit  Reserved_13_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B4;
    sbit  Reserved_14_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B5;
    sbit  Reserved_15_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B6;
    sbit  Reserved_16_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B7;
    sbit  Reserved_17_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B8;
    sbit  Reserved_18_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B9;
    sbit  Reserved_19_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B10;
    sbit  Reserved_110_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B11;
    sbit  Reserved_111_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B12;
    sbit  Reserved_112_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B13;
    sbit  Reserved_113_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B14;
    sbit  Reserved_114_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B15;
    sbit  Reserved_115_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B16;
    sbit  Reserved_116_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B17;
    sbit  Reserved_117_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B18;
    sbit  Reserved_118_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B19;
    sbit  Reserved_119_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B20;
    sbit  Reserved_120_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B21;
    sbit  Reserved_121_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B22;
    sbit  Reserved_122_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B23;
    sbit  Reserved_123_TIMER32_T32RIS1_bit at TIMER32_T32RIS1.B24;
    const register unsigned short int Reserved_124 = 25;
    sbit  Reserved_124_bit at TIMER32_T32RIS1.B25;
    const register unsigned short int Reserved_125 = 26;
    sbit  Reserved_125_bit at TIMER32_T32RIS1.B26;
    const register unsigned short int Reserved_126 = 27;
    sbit  Reserved_126_bit at TIMER32_T32RIS1.B27;
    const register unsigned short int Reserved_127 = 28;
    sbit  Reserved_127_bit at TIMER32_T32RIS1.B28;
    const register unsigned short int Reserved_128 = 29;
    sbit  Reserved_128_bit at TIMER32_T32RIS1.B29;
    const register unsigned short int Reserved_129 = 30;
    sbit  Reserved_129_bit at TIMER32_T32RIS1.B30;
    const register unsigned short int Reserved_130 = 31;
    sbit  Reserved_130_bit at TIMER32_T32RIS1.B31;
    const register unsigned short int RAW_IFG = 0;
    sbit  RAW_IFG_bit at TIMER32_T32RIS1.B0;

sfr unsigned long   volatile TIMER32_T32MIS1      absolute 0x4000C014;
    sbit  Reserved_10_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B1;
    sbit  Reserved_11_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B2;
    sbit  Reserved_12_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B3;
    sbit  Reserved_13_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B4;
    sbit  Reserved_14_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B5;
    sbit  Reserved_15_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B6;
    sbit  Reserved_16_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B7;
    sbit  Reserved_17_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B8;
    sbit  Reserved_18_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B9;
    sbit  Reserved_19_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B10;
    sbit  Reserved_110_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B11;
    sbit  Reserved_111_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B12;
    sbit  Reserved_112_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B13;
    sbit  Reserved_113_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B14;
    sbit  Reserved_114_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B15;
    sbit  Reserved_115_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B16;
    sbit  Reserved_116_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B17;
    sbit  Reserved_117_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B18;
    sbit  Reserved_118_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B19;
    sbit  Reserved_119_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B20;
    sbit  Reserved_120_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B21;
    sbit  Reserved_121_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B22;
    sbit  Reserved_122_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B23;
    sbit  Reserved_123_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B24;
    sbit  Reserved_124_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B25;
    sbit  Reserved_125_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B26;
    sbit  Reserved_126_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B27;
    sbit  Reserved_127_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B28;
    sbit  Reserved_128_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B29;
    sbit  Reserved_129_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B30;
    sbit  Reserved_130_TIMER32_T32MIS1_bit at TIMER32_T32MIS1.B31;
    const register unsigned short int IFG = 0;
    sbit  IFG_bit at TIMER32_T32MIS1.B0;

sfr unsigned long   volatile TIMER32_T32BGLOAD1   absolute 0x4000C018;
    const register unsigned short int BGLOAD0 = 0;
    sbit  BGLOAD0_bit at TIMER32_T32BGLOAD1.B0;
    const register unsigned short int BGLOAD1 = 1;
    sbit  BGLOAD1_bit at TIMER32_T32BGLOAD1.B1;
    const register unsigned short int BGLOAD2 = 2;
    sbit  BGLOAD2_bit at TIMER32_T32BGLOAD1.B2;
    const register unsigned short int BGLOAD3 = 3;
    sbit  BGLOAD3_bit at TIMER32_T32BGLOAD1.B3;
    const register unsigned short int BGLOAD4 = 4;
    sbit  BGLOAD4_bit at TIMER32_T32BGLOAD1.B4;
    const register unsigned short int BGLOAD5 = 5;
    sbit  BGLOAD5_bit at TIMER32_T32BGLOAD1.B5;
    const register unsigned short int BGLOAD6 = 6;
    sbit  BGLOAD6_bit at TIMER32_T32BGLOAD1.B6;
    const register unsigned short int BGLOAD7 = 7;
    sbit  BGLOAD7_bit at TIMER32_T32BGLOAD1.B7;
    const register unsigned short int BGLOAD8 = 8;
    sbit  BGLOAD8_bit at TIMER32_T32BGLOAD1.B8;
    const register unsigned short int BGLOAD9 = 9;
    sbit  BGLOAD9_bit at TIMER32_T32BGLOAD1.B9;
    const register unsigned short int BGLOAD10 = 10;
    sbit  BGLOAD10_bit at TIMER32_T32BGLOAD1.B10;
    const register unsigned short int BGLOAD11 = 11;
    sbit  BGLOAD11_bit at TIMER32_T32BGLOAD1.B11;
    const register unsigned short int BGLOAD12 = 12;
    sbit  BGLOAD12_bit at TIMER32_T32BGLOAD1.B12;
    const register unsigned short int BGLOAD13 = 13;
    sbit  BGLOAD13_bit at TIMER32_T32BGLOAD1.B13;
    const register unsigned short int BGLOAD14 = 14;
    sbit  BGLOAD14_bit at TIMER32_T32BGLOAD1.B14;
    const register unsigned short int BGLOAD15 = 15;
    sbit  BGLOAD15_bit at TIMER32_T32BGLOAD1.B15;
    const register unsigned short int BGLOAD16 = 16;
    sbit  BGLOAD16_bit at TIMER32_T32BGLOAD1.B16;
    const register unsigned short int BGLOAD17 = 17;
    sbit  BGLOAD17_bit at TIMER32_T32BGLOAD1.B17;
    const register unsigned short int BGLOAD18 = 18;
    sbit  BGLOAD18_bit at TIMER32_T32BGLOAD1.B18;
    const register unsigned short int BGLOAD19 = 19;
    sbit  BGLOAD19_bit at TIMER32_T32BGLOAD1.B19;
    const register unsigned short int BGLOAD20 = 20;
    sbit  BGLOAD20_bit at TIMER32_T32BGLOAD1.B20;
    const register unsigned short int BGLOAD21 = 21;
    sbit  BGLOAD21_bit at TIMER32_T32BGLOAD1.B21;
    const register unsigned short int BGLOAD22 = 22;
    sbit  BGLOAD22_bit at TIMER32_T32BGLOAD1.B22;
    const register unsigned short int BGLOAD23 = 23;
    sbit  BGLOAD23_bit at TIMER32_T32BGLOAD1.B23;
    const register unsigned short int BGLOAD24 = 24;
    sbit  BGLOAD24_bit at TIMER32_T32BGLOAD1.B24;
    const register unsigned short int BGLOAD25 = 25;
    sbit  BGLOAD25_bit at TIMER32_T32BGLOAD1.B25;
    const register unsigned short int BGLOAD26 = 26;
    sbit  BGLOAD26_bit at TIMER32_T32BGLOAD1.B26;
    const register unsigned short int BGLOAD27 = 27;
    sbit  BGLOAD27_bit at TIMER32_T32BGLOAD1.B27;
    const register unsigned short int BGLOAD28 = 28;
    sbit  BGLOAD28_bit at TIMER32_T32BGLOAD1.B28;
    const register unsigned short int BGLOAD29 = 29;
    sbit  BGLOAD29_bit at TIMER32_T32BGLOAD1.B29;
    const register unsigned short int BGLOAD30 = 30;
    sbit  BGLOAD30_bit at TIMER32_T32BGLOAD1.B30;
    const register unsigned short int BGLOAD31 = 31;
    sbit  BGLOAD31_bit at TIMER32_T32BGLOAD1.B31;

sfr unsigned long   volatile TIMER32_T32LOAD2     absolute 0x4000C020;
    sbit  LOAD0_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B0;
    sbit  LOAD1_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B1;
    sbit  LOAD2_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B2;
    sbit  LOAD3_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B3;
    sbit  LOAD4_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B4;
    sbit  LOAD5_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B5;
    sbit  LOAD6_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B6;
    sbit  LOAD7_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B7;
    sbit  LOAD8_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B8;
    sbit  LOAD9_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B9;
    sbit  LOAD10_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B10;
    sbit  LOAD11_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B11;
    sbit  LOAD12_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B12;
    sbit  LOAD13_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B13;
    sbit  LOAD14_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B14;
    sbit  LOAD15_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B15;
    sbit  LOAD16_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B16;
    sbit  LOAD17_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B17;
    sbit  LOAD18_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B18;
    sbit  LOAD19_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B19;
    sbit  LOAD20_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B20;
    sbit  LOAD21_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B21;
    sbit  LOAD22_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B22;
    sbit  LOAD23_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B23;
    sbit  LOAD24_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B24;
    sbit  LOAD25_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B25;
    sbit  LOAD26_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B26;
    sbit  LOAD27_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B27;
    sbit  LOAD28_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B28;
    sbit  LOAD29_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B29;
    sbit  LOAD30_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B30;
    sbit  LOAD31_TIMER32_T32LOAD2_bit at TIMER32_T32LOAD2.B31;

sfr unsigned long   volatile TIMER32_T32VALUE2    absolute 0x4000C024;
    sbit  VALUE0_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B0;
    sbit  VALUE1_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B1;
    sbit  VALUE2_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B2;
    sbit  VALUE3_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B3;
    sbit  VALUE4_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B4;
    sbit  VALUE5_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B5;
    sbit  VALUE6_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B6;
    sbit  VALUE7_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B7;
    sbit  VALUE8_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B8;
    sbit  VALUE9_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B9;
    sbit  VALUE10_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B10;
    sbit  VALUE11_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B11;
    sbit  VALUE12_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B12;
    sbit  VALUE13_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B13;
    sbit  VALUE14_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B14;
    sbit  VALUE15_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B15;
    sbit  VALUE16_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B16;
    sbit  VALUE17_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B17;
    sbit  VALUE18_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B18;
    sbit  VALUE19_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B19;
    sbit  VALUE20_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B20;
    sbit  VALUE21_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B21;
    sbit  VALUE22_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B22;
    sbit  VALUE23_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B23;
    sbit  VALUE24_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B24;
    sbit  VALUE25_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B25;
    sbit  VALUE26_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B26;
    sbit  VALUE27_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B27;
    sbit  VALUE28_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B28;
    sbit  VALUE29_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B29;
    sbit  VALUE30_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B30;
    sbit  VALUE31_TIMER32_T32VALUE2_bit at TIMER32_T32VALUE2.B31;

sfr unsigned long   volatile TIMER32_T32CONTROL2  absolute 0x4000C028;
    sbit  Reserved_10_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B8;
    sbit  Reserved_11_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B9;
    sbit  Reserved_12_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B10;
    sbit  Reserved_13_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B11;
    sbit  Reserved_14_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B12;
    sbit  Reserved_15_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B13;
    sbit  Reserved_16_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B14;
    sbit  Reserved_17_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B15;
    sbit  Reserved_18_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B16;
    sbit  Reserved_19_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B17;
    sbit  Reserved_110_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B18;
    sbit  Reserved_111_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B19;
    sbit  Reserved_112_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B20;
    sbit  Reserved_113_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B21;
    sbit  Reserved_114_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B22;
    sbit  Reserved_115_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B23;
    sbit  Reserved_116_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B24;
    sbit  Reserved_117_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B25;
    sbit  Reserved_118_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B26;
    sbit  Reserved_119_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B27;
    sbit  Reserved_120_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B28;
    sbit  Reserved_121_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B29;
    sbit  Reserved_122_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B30;
    sbit  Reserved_123_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B31;
    sbit  ENABLE_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B7;
    sbit  MODE_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B6;
    sbit  IE_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B5;
    sbit  Reserved_2_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B4;
    sbit  PRESCALE0_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B2;
    sbit  PRESCALE1_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B3;
    sbit  SIZE_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B1;
    sbit  ONESHOT_TIMER32_T32CONTROL2_bit at TIMER32_T32CONTROL2.B0;

sfr unsigned long   volatile TIMER32_T32INTCLR2   absolute 0x4000C02C;
    sbit  INTCLR0_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B0;
    sbit  INTCLR1_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B1;
    sbit  INTCLR2_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B2;
    sbit  INTCLR3_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B3;
    sbit  INTCLR4_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B4;
    sbit  INTCLR5_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B5;
    sbit  INTCLR6_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B6;
    sbit  INTCLR7_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B7;
    sbit  INTCLR8_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B8;
    sbit  INTCLR9_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B9;
    sbit  INTCLR10_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B10;
    sbit  INTCLR11_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B11;
    sbit  INTCLR12_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B12;
    sbit  INTCLR13_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B13;
    sbit  INTCLR14_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B14;
    sbit  INTCLR15_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B15;
    sbit  INTCLR16_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B16;
    sbit  INTCLR17_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B17;
    sbit  INTCLR18_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B18;
    sbit  INTCLR19_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B19;
    sbit  INTCLR20_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B20;
    sbit  INTCLR21_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B21;
    sbit  INTCLR22_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B22;
    sbit  INTCLR23_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B23;
    sbit  INTCLR24_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B24;
    sbit  INTCLR25_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B25;
    sbit  INTCLR26_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B26;
    sbit  INTCLR27_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B27;
    sbit  INTCLR28_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B28;
    sbit  INTCLR29_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B29;
    sbit  INTCLR30_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B30;
    sbit  INTCLR31_TIMER32_T32INTCLR2_bit at TIMER32_T32INTCLR2.B31;

sfr unsigned long   volatile TIMER32_T32RIS2      absolute 0x4000C030;
    sbit  Reserved_10_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B1;
    sbit  Reserved_11_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B2;
    sbit  Reserved_12_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B3;
    sbit  Reserved_13_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B4;
    sbit  Reserved_14_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B5;
    sbit  Reserved_15_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B6;
    sbit  Reserved_16_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B7;
    sbit  Reserved_17_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B8;
    sbit  Reserved_18_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B9;
    sbit  Reserved_19_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B10;
    sbit  Reserved_110_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B11;
    sbit  Reserved_111_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B12;
    sbit  Reserved_112_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B13;
    sbit  Reserved_113_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B14;
    sbit  Reserved_114_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B15;
    sbit  Reserved_115_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B16;
    sbit  Reserved_116_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B17;
    sbit  Reserved_117_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B18;
    sbit  Reserved_118_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B19;
    sbit  Reserved_119_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B20;
    sbit  Reserved_120_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B21;
    sbit  Reserved_121_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B22;
    sbit  Reserved_122_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B23;
    sbit  Reserved_123_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B24;
    sbit  Reserved_124_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B25;
    sbit  Reserved_125_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B26;
    sbit  Reserved_126_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B27;
    sbit  Reserved_127_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B28;
    sbit  Reserved_128_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B29;
    sbit  Reserved_129_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B30;
    sbit  Reserved_130_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B31;
    sbit  RAW_IFG_TIMER32_T32RIS2_bit at TIMER32_T32RIS2.B0;

sfr unsigned long   volatile TIMER32_T32MIS2      absolute 0x4000C034;
    sbit  Reserved_10_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B1;
    sbit  Reserved_11_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B2;
    sbit  Reserved_12_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B3;
    sbit  Reserved_13_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B4;
    sbit  Reserved_14_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B5;
    sbit  Reserved_15_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B6;
    sbit  Reserved_16_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B7;
    sbit  Reserved_17_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B8;
    sbit  Reserved_18_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B9;
    sbit  Reserved_19_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B10;
    sbit  Reserved_110_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B11;
    sbit  Reserved_111_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B12;
    sbit  Reserved_112_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B13;
    sbit  Reserved_113_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B14;
    sbit  Reserved_114_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B15;
    sbit  Reserved_115_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B16;
    sbit  Reserved_116_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B17;
    sbit  Reserved_117_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B18;
    sbit  Reserved_118_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B19;
    sbit  Reserved_119_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B20;
    sbit  Reserved_120_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B21;
    sbit  Reserved_121_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B22;
    sbit  Reserved_122_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B23;
    sbit  Reserved_123_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B24;
    sbit  Reserved_124_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B25;
    sbit  Reserved_125_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B26;
    sbit  Reserved_126_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B27;
    sbit  Reserved_127_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B28;
    sbit  Reserved_128_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B29;
    sbit  Reserved_129_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B30;
    sbit  Reserved_130_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B31;
    sbit  IFG_TIMER32_T32MIS2_bit at TIMER32_T32MIS2.B0;

sfr unsigned long   volatile TIMER32_T32BGLOAD2   absolute 0x4000C038;
    sbit  BGLOAD0_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B0;
    sbit  BGLOAD1_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B1;
    sbit  BGLOAD2_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B2;
    sbit  BGLOAD3_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B3;
    sbit  BGLOAD4_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B4;
    sbit  BGLOAD5_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B5;
    sbit  BGLOAD6_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B6;
    sbit  BGLOAD7_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B7;
    sbit  BGLOAD8_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B8;
    sbit  BGLOAD9_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B9;
    sbit  BGLOAD10_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B10;
    sbit  BGLOAD11_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B11;
    sbit  BGLOAD12_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B12;
    sbit  BGLOAD13_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B13;
    sbit  BGLOAD14_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B14;
    sbit  BGLOAD15_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B15;
    sbit  BGLOAD16_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B16;
    sbit  BGLOAD17_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B17;
    sbit  BGLOAD18_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B18;
    sbit  BGLOAD19_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B19;
    sbit  BGLOAD20_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B20;
    sbit  BGLOAD21_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B21;
    sbit  BGLOAD22_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B22;
    sbit  BGLOAD23_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B23;
    sbit  BGLOAD24_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B24;
    sbit  BGLOAD25_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B25;
    sbit  BGLOAD26_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B26;
    sbit  BGLOAD27_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B27;
    sbit  BGLOAD28_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B28;
    sbit  BGLOAD29_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B29;
    sbit  BGLOAD30_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B30;
    sbit  BGLOAD31_TIMER32_T32BGLOAD2_bit at TIMER32_T32BGLOAD2.B31;

sfr unsigned long   volatile DMA_DMA_DEVICE_CFG   absolute 0x4000E000;
    const register unsigned short int NUM_SRC_PER_CHANNEL0 = 8;
    sbit  NUM_SRC_PER_CHANNEL0_bit at DMA_DMA_DEVICE_CFG.B8;
    const register unsigned short int NUM_SRC_PER_CHANNEL1 = 9;
    sbit  NUM_SRC_PER_CHANNEL1_bit at DMA_DMA_DEVICE_CFG.B9;
    const register unsigned short int NUM_SRC_PER_CHANNEL2 = 10;
    sbit  NUM_SRC_PER_CHANNEL2_bit at DMA_DMA_DEVICE_CFG.B10;
    const register unsigned short int NUM_SRC_PER_CHANNEL3 = 11;
    sbit  NUM_SRC_PER_CHANNEL3_bit at DMA_DMA_DEVICE_CFG.B11;
    const register unsigned short int NUM_SRC_PER_CHANNEL4 = 12;
    sbit  NUM_SRC_PER_CHANNEL4_bit at DMA_DMA_DEVICE_CFG.B12;
    const register unsigned short int NUM_SRC_PER_CHANNEL5 = 13;
    sbit  NUM_SRC_PER_CHANNEL5_bit at DMA_DMA_DEVICE_CFG.B13;
    const register unsigned short int NUM_SRC_PER_CHANNEL6 = 14;
    sbit  NUM_SRC_PER_CHANNEL6_bit at DMA_DMA_DEVICE_CFG.B14;
    const register unsigned short int NUM_SRC_PER_CHANNEL7 = 15;
    sbit  NUM_SRC_PER_CHANNEL7_bit at DMA_DMA_DEVICE_CFG.B15;
    const register unsigned short int NUM_DMA_CHANNELS0 = 0;
    sbit  NUM_DMA_CHANNELS0_bit at DMA_DMA_DEVICE_CFG.B0;
    const register unsigned short int NUM_DMA_CHANNELS1 = 1;
    sbit  NUM_DMA_CHANNELS1_bit at DMA_DMA_DEVICE_CFG.B1;
    const register unsigned short int NUM_DMA_CHANNELS2 = 2;
    sbit  NUM_DMA_CHANNELS2_bit at DMA_DMA_DEVICE_CFG.B2;
    const register unsigned short int NUM_DMA_CHANNELS3 = 3;
    sbit  NUM_DMA_CHANNELS3_bit at DMA_DMA_DEVICE_CFG.B3;
    const register unsigned short int NUM_DMA_CHANNELS4 = 4;
    sbit  NUM_DMA_CHANNELS4_bit at DMA_DMA_DEVICE_CFG.B4;
    const register unsigned short int NUM_DMA_CHANNELS5 = 5;
    sbit  NUM_DMA_CHANNELS5_bit at DMA_DMA_DEVICE_CFG.B5;
    const register unsigned short int NUM_DMA_CHANNELS6 = 6;
    sbit  NUM_DMA_CHANNELS6_bit at DMA_DMA_DEVICE_CFG.B6;
    const register unsigned short int NUM_DMA_CHANNELS7 = 7;
    sbit  NUM_DMA_CHANNELS7_bit at DMA_DMA_DEVICE_CFG.B7;

sfr unsigned long   volatile DMA_DMA_SW_CHTRIG    absolute 0x4000E004;
    const register unsigned short int CH31 = 31;
    sbit  CH31_bit at DMA_DMA_SW_CHTRIG.B31;
    const register unsigned short int CH30 = 30;
    sbit  CH30_bit at DMA_DMA_SW_CHTRIG.B30;
    const register unsigned short int CH29 = 29;
    sbit  CH29_bit at DMA_DMA_SW_CHTRIG.B29;
    const register unsigned short int CH28 = 28;
    sbit  CH28_bit at DMA_DMA_SW_CHTRIG.B28;
    const register unsigned short int CH27 = 27;
    sbit  CH27_bit at DMA_DMA_SW_CHTRIG.B27;
    const register unsigned short int CH26 = 26;
    sbit  CH26_bit at DMA_DMA_SW_CHTRIG.B26;
    const register unsigned short int CH25 = 25;
    sbit  CH25_bit at DMA_DMA_SW_CHTRIG.B25;
    const register unsigned short int CH24 = 24;
    sbit  CH24_bit at DMA_DMA_SW_CHTRIG.B24;
    const register unsigned short int CH23 = 23;
    sbit  CH23_bit at DMA_DMA_SW_CHTRIG.B23;
    const register unsigned short int CH22 = 22;
    sbit  CH22_bit at DMA_DMA_SW_CHTRIG.B22;
    const register unsigned short int CH21 = 21;
    sbit  CH21_bit at DMA_DMA_SW_CHTRIG.B21;
    const register unsigned short int CH20 = 20;
    sbit  CH20_bit at DMA_DMA_SW_CHTRIG.B20;
    const register unsigned short int CH19 = 19;
    sbit  CH19_bit at DMA_DMA_SW_CHTRIG.B19;
    const register unsigned short int CH18 = 18;
    sbit  CH18_bit at DMA_DMA_SW_CHTRIG.B18;
    const register unsigned short int CH17 = 17;
    sbit  CH17_bit at DMA_DMA_SW_CHTRIG.B17;
    const register unsigned short int CH16 = 16;
    sbit  CH16_bit at DMA_DMA_SW_CHTRIG.B16;
    const register unsigned short int CH15 = 15;
    sbit  CH15_bit at DMA_DMA_SW_CHTRIG.B15;
    const register unsigned short int CH14 = 14;
    sbit  CH14_bit at DMA_DMA_SW_CHTRIG.B14;
    const register unsigned short int CH13 = 13;
    sbit  CH13_bit at DMA_DMA_SW_CHTRIG.B13;
    const register unsigned short int CH12 = 12;
    sbit  CH12_bit at DMA_DMA_SW_CHTRIG.B12;
    const register unsigned short int CH11 = 11;
    sbit  CH11_bit at DMA_DMA_SW_CHTRIG.B11;
    const register unsigned short int CH10 = 10;
    sbit  CH10_bit at DMA_DMA_SW_CHTRIG.B10;
    const register unsigned short int CH9 = 9;
    sbit  CH9_bit at DMA_DMA_SW_CHTRIG.B9;
    const register unsigned short int CH8 = 8;
    sbit  CH8_bit at DMA_DMA_SW_CHTRIG.B8;
    const register unsigned short int CH7 = 7;
    sbit  CH7_bit at DMA_DMA_SW_CHTRIG.B7;
    const register unsigned short int CH6 = 6;
    sbit  CH6_bit at DMA_DMA_SW_CHTRIG.B6;
    const register unsigned short int CH5 = 5;
    sbit  CH5_bit at DMA_DMA_SW_CHTRIG.B5;
    const register unsigned short int CH4 = 4;
    sbit  CH4_bit at DMA_DMA_SW_CHTRIG.B4;
    const register unsigned short int CH3 = 3;
    sbit  CH3_bit at DMA_DMA_SW_CHTRIG.B3;
    const register unsigned short int CH2 = 2;
    sbit  CH2_bit at DMA_DMA_SW_CHTRIG.B2;
    const register unsigned short int CH1 = 1;
    sbit  CH1_bit at DMA_DMA_SW_CHTRIG.B1;
    const register unsigned short int CH0 = 0;
    sbit  CH0_bit at DMA_DMA_SW_CHTRIG.B0;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG0   absolute 0x4000E010;
    const register unsigned short int DMA_SRC0 = 0;
    sbit  DMA_SRC0_bit at DMA_DMA_CH_SRCCFG0.B0;
    const register unsigned short int DMA_SRC1 = 1;
    sbit  DMA_SRC1_bit at DMA_DMA_CH_SRCCFG0.B1;
    const register unsigned short int DMA_SRC2 = 2;
    sbit  DMA_SRC2_bit at DMA_DMA_CH_SRCCFG0.B2;
    const register unsigned short int DMA_SRC3 = 3;
    sbit  DMA_SRC3_bit at DMA_DMA_CH_SRCCFG0.B3;
    const register unsigned short int DMA_SRC4 = 4;
    sbit  DMA_SRC4_bit at DMA_DMA_CH_SRCCFG0.B4;
    const register unsigned short int DMA_SRC5 = 5;
    sbit  DMA_SRC5_bit at DMA_DMA_CH_SRCCFG0.B5;
    const register unsigned short int DMA_SRC6 = 6;
    sbit  DMA_SRC6_bit at DMA_DMA_CH_SRCCFG0.B6;
    const register unsigned short int DMA_SRC7 = 7;
    sbit  DMA_SRC7_bit at DMA_DMA_CH_SRCCFG0.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG1   absolute 0x4000E014;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG1_bit at DMA_DMA_CH_SRCCFG1.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG1_bit at DMA_DMA_CH_SRCCFG1.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG1_bit at DMA_DMA_CH_SRCCFG1.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG1_bit at DMA_DMA_CH_SRCCFG1.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG1_bit at DMA_DMA_CH_SRCCFG1.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG1_bit at DMA_DMA_CH_SRCCFG1.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG1_bit at DMA_DMA_CH_SRCCFG1.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG1_bit at DMA_DMA_CH_SRCCFG1.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG2   absolute 0x4000E018;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG2_bit at DMA_DMA_CH_SRCCFG2.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG2_bit at DMA_DMA_CH_SRCCFG2.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG2_bit at DMA_DMA_CH_SRCCFG2.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG2_bit at DMA_DMA_CH_SRCCFG2.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG2_bit at DMA_DMA_CH_SRCCFG2.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG2_bit at DMA_DMA_CH_SRCCFG2.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG2_bit at DMA_DMA_CH_SRCCFG2.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG2_bit at DMA_DMA_CH_SRCCFG2.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG3   absolute 0x4000E01C;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG3_bit at DMA_DMA_CH_SRCCFG3.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG3_bit at DMA_DMA_CH_SRCCFG3.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG3_bit at DMA_DMA_CH_SRCCFG3.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG3_bit at DMA_DMA_CH_SRCCFG3.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG3_bit at DMA_DMA_CH_SRCCFG3.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG3_bit at DMA_DMA_CH_SRCCFG3.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG3_bit at DMA_DMA_CH_SRCCFG3.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG3_bit at DMA_DMA_CH_SRCCFG3.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG4   absolute 0x4000E020;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG4_bit at DMA_DMA_CH_SRCCFG4.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG4_bit at DMA_DMA_CH_SRCCFG4.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG4_bit at DMA_DMA_CH_SRCCFG4.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG4_bit at DMA_DMA_CH_SRCCFG4.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG4_bit at DMA_DMA_CH_SRCCFG4.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG4_bit at DMA_DMA_CH_SRCCFG4.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG4_bit at DMA_DMA_CH_SRCCFG4.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG4_bit at DMA_DMA_CH_SRCCFG4.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG5   absolute 0x4000E024;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG5_bit at DMA_DMA_CH_SRCCFG5.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG5_bit at DMA_DMA_CH_SRCCFG5.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG5_bit at DMA_DMA_CH_SRCCFG5.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG5_bit at DMA_DMA_CH_SRCCFG5.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG5_bit at DMA_DMA_CH_SRCCFG5.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG5_bit at DMA_DMA_CH_SRCCFG5.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG5_bit at DMA_DMA_CH_SRCCFG5.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG5_bit at DMA_DMA_CH_SRCCFG5.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG6   absolute 0x4000E028;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG6_bit at DMA_DMA_CH_SRCCFG6.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG6_bit at DMA_DMA_CH_SRCCFG6.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG6_bit at DMA_DMA_CH_SRCCFG6.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG6_bit at DMA_DMA_CH_SRCCFG6.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG6_bit at DMA_DMA_CH_SRCCFG6.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG6_bit at DMA_DMA_CH_SRCCFG6.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG6_bit at DMA_DMA_CH_SRCCFG6.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG6_bit at DMA_DMA_CH_SRCCFG6.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG7   absolute 0x4000E02C;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG7_bit at DMA_DMA_CH_SRCCFG7.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG7_bit at DMA_DMA_CH_SRCCFG7.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG7_bit at DMA_DMA_CH_SRCCFG7.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG7_bit at DMA_DMA_CH_SRCCFG7.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG7_bit at DMA_DMA_CH_SRCCFG7.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG7_bit at DMA_DMA_CH_SRCCFG7.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG7_bit at DMA_DMA_CH_SRCCFG7.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG7_bit at DMA_DMA_CH_SRCCFG7.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG8   absolute 0x4000E030;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG8_bit at DMA_DMA_CH_SRCCFG8.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG8_bit at DMA_DMA_CH_SRCCFG8.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG8_bit at DMA_DMA_CH_SRCCFG8.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG8_bit at DMA_DMA_CH_SRCCFG8.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG8_bit at DMA_DMA_CH_SRCCFG8.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG8_bit at DMA_DMA_CH_SRCCFG8.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG8_bit at DMA_DMA_CH_SRCCFG8.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG8_bit at DMA_DMA_CH_SRCCFG8.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG9   absolute 0x4000E034;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG9_bit at DMA_DMA_CH_SRCCFG9.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG9_bit at DMA_DMA_CH_SRCCFG9.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG9_bit at DMA_DMA_CH_SRCCFG9.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG9_bit at DMA_DMA_CH_SRCCFG9.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG9_bit at DMA_DMA_CH_SRCCFG9.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG9_bit at DMA_DMA_CH_SRCCFG9.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG9_bit at DMA_DMA_CH_SRCCFG9.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG9_bit at DMA_DMA_CH_SRCCFG9.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG10  absolute 0x4000E038;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG10_bit at DMA_DMA_CH_SRCCFG10.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG10_bit at DMA_DMA_CH_SRCCFG10.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG10_bit at DMA_DMA_CH_SRCCFG10.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG10_bit at DMA_DMA_CH_SRCCFG10.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG10_bit at DMA_DMA_CH_SRCCFG10.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG10_bit at DMA_DMA_CH_SRCCFG10.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG10_bit at DMA_DMA_CH_SRCCFG10.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG10_bit at DMA_DMA_CH_SRCCFG10.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG11  absolute 0x4000E03C;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG11_bit at DMA_DMA_CH_SRCCFG11.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG11_bit at DMA_DMA_CH_SRCCFG11.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG11_bit at DMA_DMA_CH_SRCCFG11.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG11_bit at DMA_DMA_CH_SRCCFG11.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG11_bit at DMA_DMA_CH_SRCCFG11.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG11_bit at DMA_DMA_CH_SRCCFG11.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG11_bit at DMA_DMA_CH_SRCCFG11.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG11_bit at DMA_DMA_CH_SRCCFG11.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG12  absolute 0x4000E040;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG12_bit at DMA_DMA_CH_SRCCFG12.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG12_bit at DMA_DMA_CH_SRCCFG12.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG12_bit at DMA_DMA_CH_SRCCFG12.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG12_bit at DMA_DMA_CH_SRCCFG12.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG12_bit at DMA_DMA_CH_SRCCFG12.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG12_bit at DMA_DMA_CH_SRCCFG12.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG12_bit at DMA_DMA_CH_SRCCFG12.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG12_bit at DMA_DMA_CH_SRCCFG12.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG13  absolute 0x4000E044;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG13_bit at DMA_DMA_CH_SRCCFG13.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG13_bit at DMA_DMA_CH_SRCCFG13.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG13_bit at DMA_DMA_CH_SRCCFG13.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG13_bit at DMA_DMA_CH_SRCCFG13.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG13_bit at DMA_DMA_CH_SRCCFG13.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG13_bit at DMA_DMA_CH_SRCCFG13.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG13_bit at DMA_DMA_CH_SRCCFG13.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG13_bit at DMA_DMA_CH_SRCCFG13.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG14  absolute 0x4000E048;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG14_bit at DMA_DMA_CH_SRCCFG14.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG14_bit at DMA_DMA_CH_SRCCFG14.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG14_bit at DMA_DMA_CH_SRCCFG14.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG14_bit at DMA_DMA_CH_SRCCFG14.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG14_bit at DMA_DMA_CH_SRCCFG14.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG14_bit at DMA_DMA_CH_SRCCFG14.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG14_bit at DMA_DMA_CH_SRCCFG14.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG14_bit at DMA_DMA_CH_SRCCFG14.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG15  absolute 0x4000E04C;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG15_bit at DMA_DMA_CH_SRCCFG15.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG15_bit at DMA_DMA_CH_SRCCFG15.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG15_bit at DMA_DMA_CH_SRCCFG15.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG15_bit at DMA_DMA_CH_SRCCFG15.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG15_bit at DMA_DMA_CH_SRCCFG15.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG15_bit at DMA_DMA_CH_SRCCFG15.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG15_bit at DMA_DMA_CH_SRCCFG15.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG15_bit at DMA_DMA_CH_SRCCFG15.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG16  absolute 0x4000E050;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG16_bit at DMA_DMA_CH_SRCCFG16.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG16_bit at DMA_DMA_CH_SRCCFG16.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG16_bit at DMA_DMA_CH_SRCCFG16.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG16_bit at DMA_DMA_CH_SRCCFG16.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG16_bit at DMA_DMA_CH_SRCCFG16.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG16_bit at DMA_DMA_CH_SRCCFG16.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG16_bit at DMA_DMA_CH_SRCCFG16.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG16_bit at DMA_DMA_CH_SRCCFG16.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG17  absolute 0x4000E054;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG17_bit at DMA_DMA_CH_SRCCFG17.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG17_bit at DMA_DMA_CH_SRCCFG17.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG17_bit at DMA_DMA_CH_SRCCFG17.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG17_bit at DMA_DMA_CH_SRCCFG17.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG17_bit at DMA_DMA_CH_SRCCFG17.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG17_bit at DMA_DMA_CH_SRCCFG17.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG17_bit at DMA_DMA_CH_SRCCFG17.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG17_bit at DMA_DMA_CH_SRCCFG17.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG18  absolute 0x4000E058;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG18_bit at DMA_DMA_CH_SRCCFG18.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG18_bit at DMA_DMA_CH_SRCCFG18.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG18_bit at DMA_DMA_CH_SRCCFG18.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG18_bit at DMA_DMA_CH_SRCCFG18.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG18_bit at DMA_DMA_CH_SRCCFG18.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG18_bit at DMA_DMA_CH_SRCCFG18.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG18_bit at DMA_DMA_CH_SRCCFG18.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG18_bit at DMA_DMA_CH_SRCCFG18.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG19  absolute 0x4000E05C;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG19_bit at DMA_DMA_CH_SRCCFG19.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG19_bit at DMA_DMA_CH_SRCCFG19.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG19_bit at DMA_DMA_CH_SRCCFG19.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG19_bit at DMA_DMA_CH_SRCCFG19.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG19_bit at DMA_DMA_CH_SRCCFG19.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG19_bit at DMA_DMA_CH_SRCCFG19.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG19_bit at DMA_DMA_CH_SRCCFG19.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG19_bit at DMA_DMA_CH_SRCCFG19.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG20  absolute 0x4000E060;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG20_bit at DMA_DMA_CH_SRCCFG20.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG20_bit at DMA_DMA_CH_SRCCFG20.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG20_bit at DMA_DMA_CH_SRCCFG20.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG20_bit at DMA_DMA_CH_SRCCFG20.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG20_bit at DMA_DMA_CH_SRCCFG20.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG20_bit at DMA_DMA_CH_SRCCFG20.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG20_bit at DMA_DMA_CH_SRCCFG20.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG20_bit at DMA_DMA_CH_SRCCFG20.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG21  absolute 0x4000E064;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG21_bit at DMA_DMA_CH_SRCCFG21.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG21_bit at DMA_DMA_CH_SRCCFG21.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG21_bit at DMA_DMA_CH_SRCCFG21.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG21_bit at DMA_DMA_CH_SRCCFG21.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG21_bit at DMA_DMA_CH_SRCCFG21.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG21_bit at DMA_DMA_CH_SRCCFG21.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG21_bit at DMA_DMA_CH_SRCCFG21.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG21_bit at DMA_DMA_CH_SRCCFG21.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG22  absolute 0x4000E068;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG22_bit at DMA_DMA_CH_SRCCFG22.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG22_bit at DMA_DMA_CH_SRCCFG22.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG22_bit at DMA_DMA_CH_SRCCFG22.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG22_bit at DMA_DMA_CH_SRCCFG22.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG22_bit at DMA_DMA_CH_SRCCFG22.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG22_bit at DMA_DMA_CH_SRCCFG22.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG22_bit at DMA_DMA_CH_SRCCFG22.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG22_bit at DMA_DMA_CH_SRCCFG22.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG23  absolute 0x4000E06C;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG23_bit at DMA_DMA_CH_SRCCFG23.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG23_bit at DMA_DMA_CH_SRCCFG23.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG23_bit at DMA_DMA_CH_SRCCFG23.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG23_bit at DMA_DMA_CH_SRCCFG23.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG23_bit at DMA_DMA_CH_SRCCFG23.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG23_bit at DMA_DMA_CH_SRCCFG23.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG23_bit at DMA_DMA_CH_SRCCFG23.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG23_bit at DMA_DMA_CH_SRCCFG23.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG24  absolute 0x4000E070;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG24_bit at DMA_DMA_CH_SRCCFG24.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG24_bit at DMA_DMA_CH_SRCCFG24.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG24_bit at DMA_DMA_CH_SRCCFG24.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG24_bit at DMA_DMA_CH_SRCCFG24.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG24_bit at DMA_DMA_CH_SRCCFG24.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG24_bit at DMA_DMA_CH_SRCCFG24.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG24_bit at DMA_DMA_CH_SRCCFG24.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG24_bit at DMA_DMA_CH_SRCCFG24.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG25  absolute 0x4000E074;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG25_bit at DMA_DMA_CH_SRCCFG25.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG25_bit at DMA_DMA_CH_SRCCFG25.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG25_bit at DMA_DMA_CH_SRCCFG25.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG25_bit at DMA_DMA_CH_SRCCFG25.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG25_bit at DMA_DMA_CH_SRCCFG25.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG25_bit at DMA_DMA_CH_SRCCFG25.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG25_bit at DMA_DMA_CH_SRCCFG25.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG25_bit at DMA_DMA_CH_SRCCFG25.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG26  absolute 0x4000E078;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG26_bit at DMA_DMA_CH_SRCCFG26.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG26_bit at DMA_DMA_CH_SRCCFG26.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG26_bit at DMA_DMA_CH_SRCCFG26.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG26_bit at DMA_DMA_CH_SRCCFG26.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG26_bit at DMA_DMA_CH_SRCCFG26.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG26_bit at DMA_DMA_CH_SRCCFG26.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG26_bit at DMA_DMA_CH_SRCCFG26.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG26_bit at DMA_DMA_CH_SRCCFG26.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG27  absolute 0x4000E07C;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG27_bit at DMA_DMA_CH_SRCCFG27.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG27_bit at DMA_DMA_CH_SRCCFG27.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG27_bit at DMA_DMA_CH_SRCCFG27.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG27_bit at DMA_DMA_CH_SRCCFG27.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG27_bit at DMA_DMA_CH_SRCCFG27.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG27_bit at DMA_DMA_CH_SRCCFG27.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG27_bit at DMA_DMA_CH_SRCCFG27.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG27_bit at DMA_DMA_CH_SRCCFG27.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG28  absolute 0x4000E080;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG28_bit at DMA_DMA_CH_SRCCFG28.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG28_bit at DMA_DMA_CH_SRCCFG28.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG28_bit at DMA_DMA_CH_SRCCFG28.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG28_bit at DMA_DMA_CH_SRCCFG28.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG28_bit at DMA_DMA_CH_SRCCFG28.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG28_bit at DMA_DMA_CH_SRCCFG28.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG28_bit at DMA_DMA_CH_SRCCFG28.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG28_bit at DMA_DMA_CH_SRCCFG28.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG29  absolute 0x4000E084;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG29_bit at DMA_DMA_CH_SRCCFG29.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG29_bit at DMA_DMA_CH_SRCCFG29.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG29_bit at DMA_DMA_CH_SRCCFG29.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG29_bit at DMA_DMA_CH_SRCCFG29.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG29_bit at DMA_DMA_CH_SRCCFG29.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG29_bit at DMA_DMA_CH_SRCCFG29.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG29_bit at DMA_DMA_CH_SRCCFG29.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG29_bit at DMA_DMA_CH_SRCCFG29.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG30  absolute 0x4000E088;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG30_bit at DMA_DMA_CH_SRCCFG30.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG30_bit at DMA_DMA_CH_SRCCFG30.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG30_bit at DMA_DMA_CH_SRCCFG30.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG30_bit at DMA_DMA_CH_SRCCFG30.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG30_bit at DMA_DMA_CH_SRCCFG30.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG30_bit at DMA_DMA_CH_SRCCFG30.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG30_bit at DMA_DMA_CH_SRCCFG30.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG30_bit at DMA_DMA_CH_SRCCFG30.B7;

sfr unsigned long   volatile DMA_DMA_CH_SRCCFG31  absolute 0x4000E08C;
    sbit  DMA_SRC0_DMA_DMA_CH_SRCCFG31_bit at DMA_DMA_CH_SRCCFG31.B0;
    sbit  DMA_SRC1_DMA_DMA_CH_SRCCFG31_bit at DMA_DMA_CH_SRCCFG31.B1;
    sbit  DMA_SRC2_DMA_DMA_CH_SRCCFG31_bit at DMA_DMA_CH_SRCCFG31.B2;
    sbit  DMA_SRC3_DMA_DMA_CH_SRCCFG31_bit at DMA_DMA_CH_SRCCFG31.B3;
    sbit  DMA_SRC4_DMA_DMA_CH_SRCCFG31_bit at DMA_DMA_CH_SRCCFG31.B4;
    sbit  DMA_SRC5_DMA_DMA_CH_SRCCFG31_bit at DMA_DMA_CH_SRCCFG31.B5;
    sbit  DMA_SRC6_DMA_DMA_CH_SRCCFG31_bit at DMA_DMA_CH_SRCCFG31.B6;
    sbit  DMA_SRC7_DMA_DMA_CH_SRCCFG31_bit at DMA_DMA_CH_SRCCFG31.B7;

sfr unsigned long   volatile DMA_DMA_INT1_SRCCFG  absolute 0x4000E100;
    const register unsigned short int EN = 5;
    sbit  EN_bit at DMA_DMA_INT1_SRCCFG.B5;
    const register unsigned short int INT_SRC0 = 0;
    sbit  INT_SRC0_bit at DMA_DMA_INT1_SRCCFG.B0;
    const register unsigned short int INT_SRC1 = 1;
    sbit  INT_SRC1_bit at DMA_DMA_INT1_SRCCFG.B1;
    const register unsigned short int INT_SRC2 = 2;
    sbit  INT_SRC2_bit at DMA_DMA_INT1_SRCCFG.B2;
    const register unsigned short int INT_SRC3 = 3;
    sbit  INT_SRC3_bit at DMA_DMA_INT1_SRCCFG.B3;
    const register unsigned short int INT_SRC4 = 4;
    sbit  INT_SRC4_bit at DMA_DMA_INT1_SRCCFG.B4;

sfr unsigned long   volatile DMA_DMA_INT2_SRCCFG  absolute 0x4000E104;
    sbit  EN_DMA_DMA_INT2_SRCCFG_bit at DMA_DMA_INT2_SRCCFG.B5;
    sbit  INT_SRC0_DMA_DMA_INT2_SRCCFG_bit at DMA_DMA_INT2_SRCCFG.B0;
    sbit  INT_SRC1_DMA_DMA_INT2_SRCCFG_bit at DMA_DMA_INT2_SRCCFG.B1;
    sbit  INT_SRC2_DMA_DMA_INT2_SRCCFG_bit at DMA_DMA_INT2_SRCCFG.B2;
    sbit  INT_SRC3_DMA_DMA_INT2_SRCCFG_bit at DMA_DMA_INT2_SRCCFG.B3;
    sbit  INT_SRC4_DMA_DMA_INT2_SRCCFG_bit at DMA_DMA_INT2_SRCCFG.B4;

sfr unsigned long   volatile DMA_DMA_INT3_SRCCFG  absolute 0x4000E108;
    sbit  EN_DMA_DMA_INT3_SRCCFG_bit at DMA_DMA_INT3_SRCCFG.B5;
    sbit  INT_SRC0_DMA_DMA_INT3_SRCCFG_bit at DMA_DMA_INT3_SRCCFG.B0;
    sbit  INT_SRC1_DMA_DMA_INT3_SRCCFG_bit at DMA_DMA_INT3_SRCCFG.B1;
    sbit  INT_SRC2_DMA_DMA_INT3_SRCCFG_bit at DMA_DMA_INT3_SRCCFG.B2;
    sbit  INT_SRC3_DMA_DMA_INT3_SRCCFG_bit at DMA_DMA_INT3_SRCCFG.B3;
    sbit  INT_SRC4_DMA_DMA_INT3_SRCCFG_bit at DMA_DMA_INT3_SRCCFG.B4;

sfr unsigned long   volatile DMA_DMA_INT0_SRCFLG  absolute 0x4000E110;
    sbit  CH31_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B31;
    sbit  CH30_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B30;
    sbit  CH29_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B29;
    sbit  CH28_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B28;
    sbit  CH27_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B27;
    sbit  CH26_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B26;
    sbit  CH25_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B25;
    sbit  CH24_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B24;
    sbit  CH23_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B23;
    sbit  CH22_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B22;
    sbit  CH21_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B21;
    sbit  CH20_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B20;
    sbit  CH19_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B19;
    sbit  CH18_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B18;
    sbit  CH17_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B17;
    sbit  CH16_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B16;
    sbit  CH15_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B15;
    sbit  CH14_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B14;
    sbit  CH13_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B13;
    sbit  CH12_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B12;
    sbit  CH11_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B11;
    sbit  CH10_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B10;
    sbit  CH9_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B9;
    sbit  CH8_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B8;
    sbit  CH7_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B7;
    sbit  CH6_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B6;
    sbit  CH5_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B5;
    sbit  CH4_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B4;
    sbit  CH3_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B3;
    sbit  CH2_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B2;
    sbit  CH1_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B1;
    sbit  CH0_DMA_DMA_INT0_SRCFLG_bit at DMA_DMA_INT0_SRCFLG.B0;

sfr unsigned long   volatile DMA_DMA_INT0_CLRFLG  absolute 0x4000E114;
    sbit  CH31_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B31;
    sbit  CH30_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B30;
    sbit  CH29_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B29;
    sbit  CH28_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B28;
    sbit  CH27_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B27;
    sbit  CH26_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B26;
    sbit  CH25_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B25;
    sbit  CH24_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B24;
    sbit  CH23_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B23;
    sbit  CH22_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B22;
    sbit  CH21_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B21;
    sbit  CH20_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B20;
    sbit  CH19_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B19;
    sbit  CH18_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B18;
    sbit  CH17_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B17;
    sbit  CH16_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B16;
    sbit  CH15_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B15;
    sbit  CH14_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B14;
    sbit  CH13_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B13;
    sbit  CH12_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B12;
    sbit  CH11_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B11;
    sbit  CH10_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B10;
    sbit  CH9_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B9;
    sbit  CH8_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B8;
    sbit  CH7_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B7;
    sbit  CH6_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B6;
    sbit  CH5_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B5;
    sbit  CH4_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B4;
    sbit  CH3_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B3;
    sbit  CH2_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B2;
    sbit  CH1_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B1;
    sbit  CH0_DMA_DMA_INT0_CLRFLG_bit at DMA_DMA_INT0_CLRFLG.B0;

sfr unsigned long   volatile DMA_DMA_STAT         absolute 0x4000F000;
    const register unsigned short int TESTSTAT0 = 28;
    sbit  TESTSTAT0_bit at DMA_DMA_STAT.B28;
    const register unsigned short int TESTSTAT1 = 29;
    sbit  TESTSTAT1_bit at DMA_DMA_STAT.B29;
    const register unsigned short int TESTSTAT2 = 30;
    sbit  TESTSTAT2_bit at DMA_DMA_STAT.B30;
    const register unsigned short int TESTSTAT3 = 31;
    sbit  TESTSTAT3_bit at DMA_DMA_STAT.B31;
    const register unsigned short int DMACHANS0 = 16;
    sbit  DMACHANS0_bit at DMA_DMA_STAT.B16;
    const register unsigned short int DMACHANS1 = 17;
    sbit  DMACHANS1_bit at DMA_DMA_STAT.B17;
    const register unsigned short int DMACHANS2 = 18;
    sbit  DMACHANS2_bit at DMA_DMA_STAT.B18;
    const register unsigned short int DMACHANS3 = 19;
    sbit  DMACHANS3_bit at DMA_DMA_STAT.B19;
    const register unsigned short int DMACHANS4 = 20;
    sbit  DMACHANS4_bit at DMA_DMA_STAT.B20;
    const register unsigned short int STATE0 = 4;
    sbit  STATE0_bit at DMA_DMA_STAT.B4;
    const register unsigned short int STATE1 = 5;
    sbit  STATE1_bit at DMA_DMA_STAT.B5;
    const register unsigned short int STATE2 = 6;
    sbit  STATE2_bit at DMA_DMA_STAT.B6;
    const register unsigned short int STATE3 = 7;
    sbit  STATE3_bit at DMA_DMA_STAT.B7;
    const register unsigned short int MASTEN = 0;
    sbit  MASTEN_bit at DMA_DMA_STAT.B0;

sfr unsigned long   volatile DMA_DMA_CFG          absolute 0x4000F004;
    const register unsigned short int CHPROTCTRL0 = 5;
    sbit  CHPROTCTRL0_bit at DMA_DMA_CFG.B5;
    const register unsigned short int CHPROTCTRL1 = 6;
    sbit  CHPROTCTRL1_bit at DMA_DMA_CFG.B6;
    const register unsigned short int CHPROTCTRL2 = 7;
    sbit  CHPROTCTRL2_bit at DMA_DMA_CFG.B7;
    sbit  MASTEN_DMA_DMA_CFG_bit at DMA_DMA_CFG.B0;

sfr unsigned long   volatile DMA_DMA_CTLBASE      absolute 0x4000F008;
    const register unsigned short int ADDR0 = 5;
    sbit  ADDR0_bit at DMA_DMA_CTLBASE.B5;
    const register unsigned short int ADDR1 = 6;
    sbit  ADDR1_bit at DMA_DMA_CTLBASE.B6;
    const register unsigned short int ADDR2 = 7;
    sbit  ADDR2_bit at DMA_DMA_CTLBASE.B7;
    const register unsigned short int ADDR3 = 8;
    sbit  ADDR3_bit at DMA_DMA_CTLBASE.B8;
    const register unsigned short int ADDR4 = 9;
    sbit  ADDR4_bit at DMA_DMA_CTLBASE.B9;
    const register unsigned short int ADDR5 = 10;
    sbit  ADDR5_bit at DMA_DMA_CTLBASE.B10;
    const register unsigned short int ADDR6 = 11;
    sbit  ADDR6_bit at DMA_DMA_CTLBASE.B11;
    const register unsigned short int ADDR7 = 12;
    sbit  ADDR7_bit at DMA_DMA_CTLBASE.B12;
    const register unsigned short int ADDR8 = 13;
    sbit  ADDR8_bit at DMA_DMA_CTLBASE.B13;
    const register unsigned short int ADDR9 = 14;
    sbit  ADDR9_bit at DMA_DMA_CTLBASE.B14;
    const register unsigned short int ADDR10 = 15;
    sbit  ADDR10_bit at DMA_DMA_CTLBASE.B15;
    const register unsigned short int ADDR11 = 16;
    sbit  ADDR11_bit at DMA_DMA_CTLBASE.B16;
    const register unsigned short int ADDR12 = 17;
    sbit  ADDR12_bit at DMA_DMA_CTLBASE.B17;
    const register unsigned short int ADDR13 = 18;
    sbit  ADDR13_bit at DMA_DMA_CTLBASE.B18;
    const register unsigned short int ADDR14 = 19;
    sbit  ADDR14_bit at DMA_DMA_CTLBASE.B19;
    const register unsigned short int ADDR15 = 20;
    sbit  ADDR15_bit at DMA_DMA_CTLBASE.B20;
    const register unsigned short int ADDR16 = 21;
    sbit  ADDR16_bit at DMA_DMA_CTLBASE.B21;
    const register unsigned short int ADDR17 = 22;
    sbit  ADDR17_bit at DMA_DMA_CTLBASE.B22;
    const register unsigned short int ADDR18 = 23;
    sbit  ADDR18_bit at DMA_DMA_CTLBASE.B23;
    const register unsigned short int ADDR19 = 24;
    sbit  ADDR19_bit at DMA_DMA_CTLBASE.B24;
    const register unsigned short int ADDR20 = 25;
    sbit  ADDR20_bit at DMA_DMA_CTLBASE.B25;
    const register unsigned short int ADDR21 = 26;
    sbit  ADDR21_bit at DMA_DMA_CTLBASE.B26;
    const register unsigned short int ADDR22 = 27;
    sbit  ADDR22_bit at DMA_DMA_CTLBASE.B27;
    const register unsigned short int ADDR23 = 28;
    sbit  ADDR23_bit at DMA_DMA_CTLBASE.B28;
    const register unsigned short int ADDR24 = 29;
    sbit  ADDR24_bit at DMA_DMA_CTLBASE.B29;
    const register unsigned short int ADDR25 = 30;
    sbit  ADDR25_bit at DMA_DMA_CTLBASE.B30;
    const register unsigned short int ADDR26 = 31;
    sbit  ADDR26_bit at DMA_DMA_CTLBASE.B31;

sfr unsigned long   volatile DMA_DMA_ALTBASE      absolute 0x4000F00C;
    sbit  ADDR0_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B0;
    sbit  ADDR1_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B1;
    sbit  ADDR2_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B2;
    sbit  ADDR3_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B3;
    sbit  ADDR4_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B4;
    sbit  ADDR5_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B5;
    sbit  ADDR6_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B6;
    sbit  ADDR7_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B7;
    sbit  ADDR8_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B8;
    sbit  ADDR9_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B9;
    sbit  ADDR10_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B10;
    sbit  ADDR11_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B11;
    sbit  ADDR12_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B12;
    sbit  ADDR13_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B13;
    sbit  ADDR14_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B14;
    sbit  ADDR15_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B15;
    sbit  ADDR16_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B16;
    sbit  ADDR17_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B17;
    sbit  ADDR18_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B18;
    sbit  ADDR19_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B19;
    sbit  ADDR20_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B20;
    sbit  ADDR21_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B21;
    sbit  ADDR22_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B22;
    sbit  ADDR23_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B23;
    sbit  ADDR24_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B24;
    sbit  ADDR25_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B25;
    sbit  ADDR26_DMA_DMA_ALTBASE_bit at DMA_DMA_ALTBASE.B26;
    const register unsigned short int ADDR27 = 27;
    sbit  ADDR27_bit at DMA_DMA_ALTBASE.B27;
    const register unsigned short int ADDR28 = 28;
    sbit  ADDR28_bit at DMA_DMA_ALTBASE.B28;
    const register unsigned short int ADDR29 = 29;
    sbit  ADDR29_bit at DMA_DMA_ALTBASE.B29;
    const register unsigned short int ADDR30 = 30;
    sbit  ADDR30_bit at DMA_DMA_ALTBASE.B30;
    const register unsigned short int ADDR31 = 31;
    sbit  ADDR31_bit at DMA_DMA_ALTBASE.B31;

sfr unsigned long   volatile DMA_DMA_WAITSTAT     absolute 0x4000F010;
    const register unsigned short int WAITREQ0 = 0;
    sbit  WAITREQ0_bit at DMA_DMA_WAITSTAT.B0;
    const register unsigned short int WAITREQ1 = 1;
    sbit  WAITREQ1_bit at DMA_DMA_WAITSTAT.B1;
    const register unsigned short int WAITREQ2 = 2;
    sbit  WAITREQ2_bit at DMA_DMA_WAITSTAT.B2;
    const register unsigned short int WAITREQ3 = 3;
    sbit  WAITREQ3_bit at DMA_DMA_WAITSTAT.B3;
    const register unsigned short int WAITREQ4 = 4;
    sbit  WAITREQ4_bit at DMA_DMA_WAITSTAT.B4;
    const register unsigned short int WAITREQ5 = 5;
    sbit  WAITREQ5_bit at DMA_DMA_WAITSTAT.B5;
    const register unsigned short int WAITREQ6 = 6;
    sbit  WAITREQ6_bit at DMA_DMA_WAITSTAT.B6;
    const register unsigned short int WAITREQ7 = 7;
    sbit  WAITREQ7_bit at DMA_DMA_WAITSTAT.B7;
    const register unsigned short int WAITREQ8 = 8;
    sbit  WAITREQ8_bit at DMA_DMA_WAITSTAT.B8;
    const register unsigned short int WAITREQ9 = 9;
    sbit  WAITREQ9_bit at DMA_DMA_WAITSTAT.B9;
    const register unsigned short int WAITREQ10 = 10;
    sbit  WAITREQ10_bit at DMA_DMA_WAITSTAT.B10;
    const register unsigned short int WAITREQ11 = 11;
    sbit  WAITREQ11_bit at DMA_DMA_WAITSTAT.B11;
    const register unsigned short int WAITREQ12 = 12;
    sbit  WAITREQ12_bit at DMA_DMA_WAITSTAT.B12;
    const register unsigned short int WAITREQ13 = 13;
    sbit  WAITREQ13_bit at DMA_DMA_WAITSTAT.B13;
    const register unsigned short int WAITREQ14 = 14;
    sbit  WAITREQ14_bit at DMA_DMA_WAITSTAT.B14;
    const register unsigned short int WAITREQ15 = 15;
    sbit  WAITREQ15_bit at DMA_DMA_WAITSTAT.B15;
    const register unsigned short int WAITREQ16 = 16;
    sbit  WAITREQ16_bit at DMA_DMA_WAITSTAT.B16;
    const register unsigned short int WAITREQ17 = 17;
    sbit  WAITREQ17_bit at DMA_DMA_WAITSTAT.B17;
    const register unsigned short int WAITREQ18 = 18;
    sbit  WAITREQ18_bit at DMA_DMA_WAITSTAT.B18;
    const register unsigned short int WAITREQ19 = 19;
    sbit  WAITREQ19_bit at DMA_DMA_WAITSTAT.B19;
    const register unsigned short int WAITREQ20 = 20;
    sbit  WAITREQ20_bit at DMA_DMA_WAITSTAT.B20;
    const register unsigned short int WAITREQ21 = 21;
    sbit  WAITREQ21_bit at DMA_DMA_WAITSTAT.B21;
    const register unsigned short int WAITREQ22 = 22;
    sbit  WAITREQ22_bit at DMA_DMA_WAITSTAT.B22;
    const register unsigned short int WAITREQ23 = 23;
    sbit  WAITREQ23_bit at DMA_DMA_WAITSTAT.B23;
    const register unsigned short int WAITREQ24 = 24;
    sbit  WAITREQ24_bit at DMA_DMA_WAITSTAT.B24;
    const register unsigned short int WAITREQ25 = 25;
    sbit  WAITREQ25_bit at DMA_DMA_WAITSTAT.B25;
    const register unsigned short int WAITREQ26 = 26;
    sbit  WAITREQ26_bit at DMA_DMA_WAITSTAT.B26;
    const register unsigned short int WAITREQ27 = 27;
    sbit  WAITREQ27_bit at DMA_DMA_WAITSTAT.B27;
    const register unsigned short int WAITREQ28 = 28;
    sbit  WAITREQ28_bit at DMA_DMA_WAITSTAT.B28;
    const register unsigned short int WAITREQ29 = 29;
    sbit  WAITREQ29_bit at DMA_DMA_WAITSTAT.B29;
    const register unsigned short int WAITREQ30 = 30;
    sbit  WAITREQ30_bit at DMA_DMA_WAITSTAT.B30;
    const register unsigned short int WAITREQ31 = 31;
    sbit  WAITREQ31_bit at DMA_DMA_WAITSTAT.B31;

sfr unsigned long   volatile DMA_DMA_SWREQ        absolute 0x4000F014;
    const register unsigned short int CHNL_SW_REQ0 = 0;
    sbit  CHNL_SW_REQ0_bit at DMA_DMA_SWREQ.B0;
    const register unsigned short int CHNL_SW_REQ1 = 1;
    sbit  CHNL_SW_REQ1_bit at DMA_DMA_SWREQ.B1;
    const register unsigned short int CHNL_SW_REQ2 = 2;
    sbit  CHNL_SW_REQ2_bit at DMA_DMA_SWREQ.B2;
    const register unsigned short int CHNL_SW_REQ3 = 3;
    sbit  CHNL_SW_REQ3_bit at DMA_DMA_SWREQ.B3;
    const register unsigned short int CHNL_SW_REQ4 = 4;
    sbit  CHNL_SW_REQ4_bit at DMA_DMA_SWREQ.B4;
    const register unsigned short int CHNL_SW_REQ5 = 5;
    sbit  CHNL_SW_REQ5_bit at DMA_DMA_SWREQ.B5;
    const register unsigned short int CHNL_SW_REQ6 = 6;
    sbit  CHNL_SW_REQ6_bit at DMA_DMA_SWREQ.B6;
    const register unsigned short int CHNL_SW_REQ7 = 7;
    sbit  CHNL_SW_REQ7_bit at DMA_DMA_SWREQ.B7;
    const register unsigned short int CHNL_SW_REQ8 = 8;
    sbit  CHNL_SW_REQ8_bit at DMA_DMA_SWREQ.B8;
    const register unsigned short int CHNL_SW_REQ9 = 9;
    sbit  CHNL_SW_REQ9_bit at DMA_DMA_SWREQ.B9;
    const register unsigned short int CHNL_SW_REQ10 = 10;
    sbit  CHNL_SW_REQ10_bit at DMA_DMA_SWREQ.B10;
    const register unsigned short int CHNL_SW_REQ11 = 11;
    sbit  CHNL_SW_REQ11_bit at DMA_DMA_SWREQ.B11;
    const register unsigned short int CHNL_SW_REQ12 = 12;
    sbit  CHNL_SW_REQ12_bit at DMA_DMA_SWREQ.B12;
    const register unsigned short int CHNL_SW_REQ13 = 13;
    sbit  CHNL_SW_REQ13_bit at DMA_DMA_SWREQ.B13;
    const register unsigned short int CHNL_SW_REQ14 = 14;
    sbit  CHNL_SW_REQ14_bit at DMA_DMA_SWREQ.B14;
    const register unsigned short int CHNL_SW_REQ15 = 15;
    sbit  CHNL_SW_REQ15_bit at DMA_DMA_SWREQ.B15;
    const register unsigned short int CHNL_SW_REQ16 = 16;
    sbit  CHNL_SW_REQ16_bit at DMA_DMA_SWREQ.B16;
    const register unsigned short int CHNL_SW_REQ17 = 17;
    sbit  CHNL_SW_REQ17_bit at DMA_DMA_SWREQ.B17;
    const register unsigned short int CHNL_SW_REQ18 = 18;
    sbit  CHNL_SW_REQ18_bit at DMA_DMA_SWREQ.B18;
    const register unsigned short int CHNL_SW_REQ19 = 19;
    sbit  CHNL_SW_REQ19_bit at DMA_DMA_SWREQ.B19;
    const register unsigned short int CHNL_SW_REQ20 = 20;
    sbit  CHNL_SW_REQ20_bit at DMA_DMA_SWREQ.B20;
    const register unsigned short int CHNL_SW_REQ21 = 21;
    sbit  CHNL_SW_REQ21_bit at DMA_DMA_SWREQ.B21;
    const register unsigned short int CHNL_SW_REQ22 = 22;
    sbit  CHNL_SW_REQ22_bit at DMA_DMA_SWREQ.B22;
    const register unsigned short int CHNL_SW_REQ23 = 23;
    sbit  CHNL_SW_REQ23_bit at DMA_DMA_SWREQ.B23;
    const register unsigned short int CHNL_SW_REQ24 = 24;
    sbit  CHNL_SW_REQ24_bit at DMA_DMA_SWREQ.B24;
    const register unsigned short int CHNL_SW_REQ25 = 25;
    sbit  CHNL_SW_REQ25_bit at DMA_DMA_SWREQ.B25;
    const register unsigned short int CHNL_SW_REQ26 = 26;
    sbit  CHNL_SW_REQ26_bit at DMA_DMA_SWREQ.B26;
    const register unsigned short int CHNL_SW_REQ27 = 27;
    sbit  CHNL_SW_REQ27_bit at DMA_DMA_SWREQ.B27;
    const register unsigned short int CHNL_SW_REQ28 = 28;
    sbit  CHNL_SW_REQ28_bit at DMA_DMA_SWREQ.B28;
    const register unsigned short int CHNL_SW_REQ29 = 29;
    sbit  CHNL_SW_REQ29_bit at DMA_DMA_SWREQ.B29;
    const register unsigned short int CHNL_SW_REQ30 = 30;
    sbit  CHNL_SW_REQ30_bit at DMA_DMA_SWREQ.B30;
    const register unsigned short int CHNL_SW_REQ31 = 31;
    sbit  CHNL_SW_REQ31_bit at DMA_DMA_SWREQ.B31;

sfr unsigned long   volatile DMA_DMA_USEBURSTSET  absolute 0x4000F018;
    const register unsigned short int SET0 = 0;
    sbit  SET0_bit at DMA_DMA_USEBURSTSET.B0;
    const register unsigned short int SET1 = 1;
    sbit  SET1_bit at DMA_DMA_USEBURSTSET.B1;
    const register unsigned short int SET2 = 2;
    sbit  SET2_bit at DMA_DMA_USEBURSTSET.B2;
    const register unsigned short int SET3 = 3;
    sbit  SET3_bit at DMA_DMA_USEBURSTSET.B3;
    const register unsigned short int SET4 = 4;
    sbit  SET4_bit at DMA_DMA_USEBURSTSET.B4;
    const register unsigned short int SET5 = 5;
    sbit  SET5_bit at DMA_DMA_USEBURSTSET.B5;
    const register unsigned short int SET6 = 6;
    sbit  SET6_bit at DMA_DMA_USEBURSTSET.B6;
    const register unsigned short int SET7 = 7;
    sbit  SET7_bit at DMA_DMA_USEBURSTSET.B7;
    const register unsigned short int SET8 = 8;
    sbit  SET8_bit at DMA_DMA_USEBURSTSET.B8;
    const register unsigned short int SET9 = 9;
    sbit  SET9_bit at DMA_DMA_USEBURSTSET.B9;
    const register unsigned short int SET10 = 10;
    sbit  SET10_bit at DMA_DMA_USEBURSTSET.B10;
    const register unsigned short int SET11 = 11;
    sbit  SET11_bit at DMA_DMA_USEBURSTSET.B11;
    const register unsigned short int SET12 = 12;
    sbit  SET12_bit at DMA_DMA_USEBURSTSET.B12;
    const register unsigned short int SET13 = 13;
    sbit  SET13_bit at DMA_DMA_USEBURSTSET.B13;
    const register unsigned short int SET14 = 14;
    sbit  SET14_bit at DMA_DMA_USEBURSTSET.B14;
    const register unsigned short int SET15 = 15;
    sbit  SET15_bit at DMA_DMA_USEBURSTSET.B15;
    const register unsigned short int SET16 = 16;
    sbit  SET16_bit at DMA_DMA_USEBURSTSET.B16;
    const register unsigned short int SET17 = 17;
    sbit  SET17_bit at DMA_DMA_USEBURSTSET.B17;
    const register unsigned short int SET18 = 18;
    sbit  SET18_bit at DMA_DMA_USEBURSTSET.B18;
    const register unsigned short int SET19 = 19;
    sbit  SET19_bit at DMA_DMA_USEBURSTSET.B19;
    const register unsigned short int SET20 = 20;
    sbit  SET20_bit at DMA_DMA_USEBURSTSET.B20;
    const register unsigned short int SET21 = 21;
    sbit  SET21_bit at DMA_DMA_USEBURSTSET.B21;
    const register unsigned short int SET22 = 22;
    sbit  SET22_bit at DMA_DMA_USEBURSTSET.B22;
    const register unsigned short int SET23 = 23;
    sbit  SET23_bit at DMA_DMA_USEBURSTSET.B23;
    const register unsigned short int SET24 = 24;
    sbit  SET24_bit at DMA_DMA_USEBURSTSET.B24;
    const register unsigned short int SET25 = 25;
    sbit  SET25_bit at DMA_DMA_USEBURSTSET.B25;
    const register unsigned short int SET26 = 26;
    sbit  SET26_bit at DMA_DMA_USEBURSTSET.B26;
    const register unsigned short int SET27 = 27;
    sbit  SET27_bit at DMA_DMA_USEBURSTSET.B27;
    const register unsigned short int SET28 = 28;
    sbit  SET28_bit at DMA_DMA_USEBURSTSET.B28;
    const register unsigned short int SET29 = 29;
    sbit  SET29_bit at DMA_DMA_USEBURSTSET.B29;
    const register unsigned short int SET30 = 30;
    sbit  SET30_bit at DMA_DMA_USEBURSTSET.B30;
    const register unsigned short int SET31 = 31;
    sbit  SET31_bit at DMA_DMA_USEBURSTSET.B31;

sfr unsigned long   volatile DMA_DMA_USEBURSTCLR  absolute 0x4000F01C;
    const register unsigned short int CLR0 = 0;
    sbit  CLR0_bit at DMA_DMA_USEBURSTCLR.B0;
    const register unsigned short int CLR1 = 1;
    sbit  CLR1_bit at DMA_DMA_USEBURSTCLR.B1;
    const register unsigned short int CLR2 = 2;
    sbit  CLR2_bit at DMA_DMA_USEBURSTCLR.B2;
    const register unsigned short int CLR3 = 3;
    sbit  CLR3_bit at DMA_DMA_USEBURSTCLR.B3;
    const register unsigned short int CLR4 = 4;
    sbit  CLR4_bit at DMA_DMA_USEBURSTCLR.B4;
    const register unsigned short int CLR5 = 5;
    sbit  CLR5_bit at DMA_DMA_USEBURSTCLR.B5;
    const register unsigned short int CLR6 = 6;
    sbit  CLR6_bit at DMA_DMA_USEBURSTCLR.B6;
    const register unsigned short int CLR7 = 7;
    sbit  CLR7_bit at DMA_DMA_USEBURSTCLR.B7;
    const register unsigned short int CLR8 = 8;
    sbit  CLR8_bit at DMA_DMA_USEBURSTCLR.B8;
    const register unsigned short int CLR9 = 9;
    sbit  CLR9_bit at DMA_DMA_USEBURSTCLR.B9;
    const register unsigned short int CLR10 = 10;
    sbit  CLR10_bit at DMA_DMA_USEBURSTCLR.B10;
    const register unsigned short int CLR11 = 11;
    sbit  CLR11_bit at DMA_DMA_USEBURSTCLR.B11;
    const register unsigned short int CLR12 = 12;
    sbit  CLR12_bit at DMA_DMA_USEBURSTCLR.B12;
    const register unsigned short int CLR13 = 13;
    sbit  CLR13_bit at DMA_DMA_USEBURSTCLR.B13;
    const register unsigned short int CLR14 = 14;
    sbit  CLR14_bit at DMA_DMA_USEBURSTCLR.B14;
    const register unsigned short int CLR15 = 15;
    sbit  CLR15_bit at DMA_DMA_USEBURSTCLR.B15;
    const register unsigned short int CLR16 = 16;
    sbit  CLR16_bit at DMA_DMA_USEBURSTCLR.B16;
    const register unsigned short int CLR17 = 17;
    sbit  CLR17_bit at DMA_DMA_USEBURSTCLR.B17;
    const register unsigned short int CLR18 = 18;
    sbit  CLR18_bit at DMA_DMA_USEBURSTCLR.B18;
    const register unsigned short int CLR19 = 19;
    sbit  CLR19_bit at DMA_DMA_USEBURSTCLR.B19;
    const register unsigned short int CLR20 = 20;
    sbit  CLR20_bit at DMA_DMA_USEBURSTCLR.B20;
    const register unsigned short int CLR21 = 21;
    sbit  CLR21_bit at DMA_DMA_USEBURSTCLR.B21;
    const register unsigned short int CLR22 = 22;
    sbit  CLR22_bit at DMA_DMA_USEBURSTCLR.B22;
    const register unsigned short int CLR23 = 23;
    sbit  CLR23_bit at DMA_DMA_USEBURSTCLR.B23;
    const register unsigned short int CLR24 = 24;
    sbit  CLR24_bit at DMA_DMA_USEBURSTCLR.B24;
    const register unsigned short int CLR25 = 25;
    sbit  CLR25_bit at DMA_DMA_USEBURSTCLR.B25;
    const register unsigned short int CLR26 = 26;
    sbit  CLR26_bit at DMA_DMA_USEBURSTCLR.B26;
    const register unsigned short int CLR27 = 27;
    sbit  CLR27_bit at DMA_DMA_USEBURSTCLR.B27;
    const register unsigned short int CLR28 = 28;
    sbit  CLR28_bit at DMA_DMA_USEBURSTCLR.B28;
    const register unsigned short int CLR29 = 29;
    sbit  CLR29_bit at DMA_DMA_USEBURSTCLR.B29;
    const register unsigned short int CLR30 = 30;
    sbit  CLR30_bit at DMA_DMA_USEBURSTCLR.B30;
    const register unsigned short int CLR31 = 31;
    sbit  CLR31_bit at DMA_DMA_USEBURSTCLR.B31;

sfr unsigned long   volatile DMA_DMA_REQMASKSET   absolute 0x4000F020;
    sbit  SET0_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B0;
    sbit  SET1_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B1;
    sbit  SET2_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B2;
    sbit  SET3_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B3;
    sbit  SET4_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B4;
    sbit  SET5_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B5;
    sbit  SET6_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B6;
    sbit  SET7_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B7;
    sbit  SET8_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B8;
    sbit  SET9_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B9;
    sbit  SET10_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B10;
    sbit  SET11_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B11;
    sbit  SET12_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B12;
    sbit  SET13_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B13;
    sbit  SET14_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B14;
    sbit  SET15_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B15;
    sbit  SET16_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B16;
    sbit  SET17_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B17;
    sbit  SET18_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B18;
    sbit  SET19_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B19;
    sbit  SET20_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B20;
    sbit  SET21_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B21;
    sbit  SET22_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B22;
    sbit  SET23_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B23;
    sbit  SET24_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B24;
    sbit  SET25_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B25;
    sbit  SET26_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B26;
    sbit  SET27_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B27;
    sbit  SET28_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B28;
    sbit  SET29_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B29;
    sbit  SET30_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B30;
    sbit  SET31_DMA_DMA_REQMASKSET_bit at DMA_DMA_REQMASKSET.B31;

sfr unsigned long   volatile DMA_DMA_REQMASKCLR   absolute 0x4000F024;
    sbit  CLR0_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B0;
    sbit  CLR1_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B1;
    sbit  CLR2_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B2;
    sbit  CLR3_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B3;
    sbit  CLR4_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B4;
    sbit  CLR5_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B5;
    sbit  CLR6_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B6;
    sbit  CLR7_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B7;
    sbit  CLR8_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B8;
    sbit  CLR9_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B9;
    sbit  CLR10_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B10;
    sbit  CLR11_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B11;
    sbit  CLR12_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B12;
    sbit  CLR13_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B13;
    sbit  CLR14_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B14;
    sbit  CLR15_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B15;
    sbit  CLR16_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B16;
    sbit  CLR17_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B17;
    sbit  CLR18_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B18;
    sbit  CLR19_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B19;
    sbit  CLR20_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B20;
    sbit  CLR21_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B21;
    sbit  CLR22_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B22;
    sbit  CLR23_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B23;
    sbit  CLR24_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B24;
    sbit  CLR25_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B25;
    sbit  CLR26_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B26;
    sbit  CLR27_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B27;
    sbit  CLR28_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B28;
    sbit  CLR29_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B29;
    sbit  CLR30_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B30;
    sbit  CLR31_DMA_DMA_REQMASKCLR_bit at DMA_DMA_REQMASKCLR.B31;

sfr unsigned long   volatile DMA_DMA_ENASET       absolute 0x4000F028;
    sbit  SET0_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B0;
    sbit  SET1_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B1;
    sbit  SET2_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B2;
    sbit  SET3_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B3;
    sbit  SET4_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B4;
    sbit  SET5_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B5;
    sbit  SET6_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B6;
    sbit  SET7_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B7;
    sbit  SET8_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B8;
    sbit  SET9_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B9;
    sbit  SET10_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B10;
    sbit  SET11_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B11;
    sbit  SET12_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B12;
    sbit  SET13_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B13;
    sbit  SET14_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B14;
    sbit  SET15_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B15;
    sbit  SET16_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B16;
    sbit  SET17_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B17;
    sbit  SET18_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B18;
    sbit  SET19_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B19;
    sbit  SET20_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B20;
    sbit  SET21_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B21;
    sbit  SET22_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B22;
    sbit  SET23_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B23;
    sbit  SET24_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B24;
    sbit  SET25_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B25;
    sbit  SET26_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B26;
    sbit  SET27_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B27;
    sbit  SET28_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B28;
    sbit  SET29_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B29;
    sbit  SET30_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B30;
    sbit  SET31_DMA_DMA_ENASET_bit at DMA_DMA_ENASET.B31;

sfr unsigned long   volatile DMA_DMA_ENACLR       absolute 0x4000F02C;
    sbit  CLR0_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B0;
    sbit  CLR1_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B1;
    sbit  CLR2_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B2;
    sbit  CLR3_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B3;
    sbit  CLR4_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B4;
    sbit  CLR5_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B5;
    sbit  CLR6_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B6;
    sbit  CLR7_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B7;
    sbit  CLR8_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B8;
    sbit  CLR9_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B9;
    sbit  CLR10_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B10;
    sbit  CLR11_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B11;
    sbit  CLR12_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B12;
    sbit  CLR13_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B13;
    sbit  CLR14_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B14;
    sbit  CLR15_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B15;
    sbit  CLR16_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B16;
    sbit  CLR17_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B17;
    sbit  CLR18_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B18;
    sbit  CLR19_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B19;
    sbit  CLR20_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B20;
    sbit  CLR21_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B21;
    sbit  CLR22_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B22;
    sbit  CLR23_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B23;
    sbit  CLR24_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B24;
    sbit  CLR25_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B25;
    sbit  CLR26_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B26;
    sbit  CLR27_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B27;
    sbit  CLR28_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B28;
    sbit  CLR29_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B29;
    sbit  CLR30_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B30;
    sbit  CLR31_DMA_DMA_ENACLR_bit at DMA_DMA_ENACLR.B31;

sfr unsigned long   volatile DMA_DMA_ALTSET       absolute 0x4000F030;
    sbit  SET0_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B0;
    sbit  SET1_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B1;
    sbit  SET2_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B2;
    sbit  SET3_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B3;
    sbit  SET4_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B4;
    sbit  SET5_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B5;
    sbit  SET6_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B6;
    sbit  SET7_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B7;
    sbit  SET8_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B8;
    sbit  SET9_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B9;
    sbit  SET10_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B10;
    sbit  SET11_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B11;
    sbit  SET12_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B12;
    sbit  SET13_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B13;
    sbit  SET14_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B14;
    sbit  SET15_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B15;
    sbit  SET16_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B16;
    sbit  SET17_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B17;
    sbit  SET18_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B18;
    sbit  SET19_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B19;
    sbit  SET20_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B20;
    sbit  SET21_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B21;
    sbit  SET22_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B22;
    sbit  SET23_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B23;
    sbit  SET24_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B24;
    sbit  SET25_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B25;
    sbit  SET26_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B26;
    sbit  SET27_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B27;
    sbit  SET28_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B28;
    sbit  SET29_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B29;
    sbit  SET30_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B30;
    sbit  SET31_DMA_DMA_ALTSET_bit at DMA_DMA_ALTSET.B31;

sfr unsigned long   volatile DMA_DMA_ALTCLR       absolute 0x4000F034;
    sbit  CLR0_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B0;
    sbit  CLR1_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B1;
    sbit  CLR2_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B2;
    sbit  CLR3_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B3;
    sbit  CLR4_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B4;
    sbit  CLR5_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B5;
    sbit  CLR6_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B6;
    sbit  CLR7_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B7;
    sbit  CLR8_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B8;
    sbit  CLR9_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B9;
    sbit  CLR10_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B10;
    sbit  CLR11_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B11;
    sbit  CLR12_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B12;
    sbit  CLR13_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B13;
    sbit  CLR14_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B14;
    sbit  CLR15_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B15;
    sbit  CLR16_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B16;
    sbit  CLR17_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B17;
    sbit  CLR18_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B18;
    sbit  CLR19_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B19;
    sbit  CLR20_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B20;
    sbit  CLR21_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B21;
    sbit  CLR22_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B22;
    sbit  CLR23_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B23;
    sbit  CLR24_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B24;
    sbit  CLR25_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B25;
    sbit  CLR26_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B26;
    sbit  CLR27_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B27;
    sbit  CLR28_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B28;
    sbit  CLR29_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B29;
    sbit  CLR30_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B30;
    sbit  CLR31_DMA_DMA_ALTCLR_bit at DMA_DMA_ALTCLR.B31;

sfr unsigned long   volatile DMA_DMA_PRIOSET      absolute 0x4000F038;
    sbit  SET0_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B0;
    sbit  SET1_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B1;
    sbit  SET2_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B2;
    sbit  SET3_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B3;
    sbit  SET4_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B4;
    sbit  SET5_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B5;
    sbit  SET6_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B6;
    sbit  SET7_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B7;
    sbit  SET8_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B8;
    sbit  SET9_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B9;
    sbit  SET10_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B10;
    sbit  SET11_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B11;
    sbit  SET12_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B12;
    sbit  SET13_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B13;
    sbit  SET14_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B14;
    sbit  SET15_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B15;
    sbit  SET16_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B16;
    sbit  SET17_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B17;
    sbit  SET18_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B18;
    sbit  SET19_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B19;
    sbit  SET20_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B20;
    sbit  SET21_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B21;
    sbit  SET22_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B22;
    sbit  SET23_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B23;
    sbit  SET24_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B24;
    sbit  SET25_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B25;
    sbit  SET26_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B26;
    sbit  SET27_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B27;
    sbit  SET28_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B28;
    sbit  SET29_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B29;
    sbit  SET30_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B30;
    sbit  SET31_DMA_DMA_PRIOSET_bit at DMA_DMA_PRIOSET.B31;

sfr unsigned long   volatile DMA_DMA_PRIOCLR      absolute 0x4000F03C;
    sbit  CLR0_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B0;
    sbit  CLR1_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B1;
    sbit  CLR2_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B2;
    sbit  CLR3_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B3;
    sbit  CLR4_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B4;
    sbit  CLR5_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B5;
    sbit  CLR6_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B6;
    sbit  CLR7_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B7;
    sbit  CLR8_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B8;
    sbit  CLR9_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B9;
    sbit  CLR10_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B10;
    sbit  CLR11_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B11;
    sbit  CLR12_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B12;
    sbit  CLR13_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B13;
    sbit  CLR14_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B14;
    sbit  CLR15_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B15;
    sbit  CLR16_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B16;
    sbit  CLR17_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B17;
    sbit  CLR18_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B18;
    sbit  CLR19_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B19;
    sbit  CLR20_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B20;
    sbit  CLR21_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B21;
    sbit  CLR22_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B22;
    sbit  CLR23_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B23;
    sbit  CLR24_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B24;
    sbit  CLR25_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B25;
    sbit  CLR26_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B26;
    sbit  CLR27_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B27;
    sbit  CLR28_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B28;
    sbit  CLR29_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B29;
    sbit  CLR30_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B30;
    sbit  CLR31_DMA_DMA_PRIOCLR_bit at DMA_DMA_PRIOCLR.B31;

sfr unsigned long   volatile DMA_DMA_ERRCLR       absolute 0x4000F04C;
    const register unsigned short int Reserved00 = 1;
    sbit  Reserved00_bit at DMA_DMA_ERRCLR.B1;
    const register unsigned short int Reserved01 = 2;
    sbit  Reserved01_bit at DMA_DMA_ERRCLR.B2;
    const register unsigned short int Reserved02 = 3;
    sbit  Reserved02_bit at DMA_DMA_ERRCLR.B3;
    const register unsigned short int Reserved03 = 4;
    sbit  Reserved03_bit at DMA_DMA_ERRCLR.B4;
    const register unsigned short int Reserved04 = 5;
    sbit  Reserved04_bit at DMA_DMA_ERRCLR.B5;
    const register unsigned short int Reserved05 = 6;
    sbit  Reserved05_bit at DMA_DMA_ERRCLR.B6;
    const register unsigned short int Reserved06 = 7;
    sbit  Reserved06_bit at DMA_DMA_ERRCLR.B7;
    const register unsigned short int Reserved07 = 8;
    sbit  Reserved07_bit at DMA_DMA_ERRCLR.B8;
    const register unsigned short int Reserved08 = 9;
    sbit  Reserved08_bit at DMA_DMA_ERRCLR.B9;
    const register unsigned short int Reserved09 = 10;
    sbit  Reserved09_bit at DMA_DMA_ERRCLR.B10;
    const register unsigned short int Reserved010 = 11;
    sbit  Reserved010_bit at DMA_DMA_ERRCLR.B11;
    const register unsigned short int Reserved011 = 12;
    sbit  Reserved011_bit at DMA_DMA_ERRCLR.B12;
    const register unsigned short int Reserved012 = 13;
    sbit  Reserved012_bit at DMA_DMA_ERRCLR.B13;
    const register unsigned short int Reserved013 = 14;
    sbit  Reserved013_bit at DMA_DMA_ERRCLR.B14;
    const register unsigned short int Reserved014 = 15;
    sbit  Reserved014_bit at DMA_DMA_ERRCLR.B15;
    const register unsigned short int Reserved015 = 16;
    sbit  Reserved015_bit at DMA_DMA_ERRCLR.B16;
    const register unsigned short int Reserved016 = 17;
    sbit  Reserved016_bit at DMA_DMA_ERRCLR.B17;
    const register unsigned short int Reserved017 = 18;
    sbit  Reserved017_bit at DMA_DMA_ERRCLR.B18;
    const register unsigned short int Reserved018 = 19;
    sbit  Reserved018_bit at DMA_DMA_ERRCLR.B19;
    const register unsigned short int Reserved019 = 20;
    sbit  Reserved019_bit at DMA_DMA_ERRCLR.B20;
    const register unsigned short int Reserved020 = 21;
    sbit  Reserved020_bit at DMA_DMA_ERRCLR.B21;
    const register unsigned short int Reserved021 = 22;
    sbit  Reserved021_bit at DMA_DMA_ERRCLR.B22;
    const register unsigned short int Reserved022 = 23;
    sbit  Reserved022_bit at DMA_DMA_ERRCLR.B23;
    const register unsigned short int Reserved023 = 24;
    sbit  Reserved023_bit at DMA_DMA_ERRCLR.B24;
    const register unsigned short int Reserved024 = 25;
    sbit  Reserved024_bit at DMA_DMA_ERRCLR.B25;
    const register unsigned short int Reserved025 = 26;
    sbit  Reserved025_bit at DMA_DMA_ERRCLR.B26;
    const register unsigned short int Reserved026 = 27;
    sbit  Reserved026_bit at DMA_DMA_ERRCLR.B27;
    const register unsigned short int Reserved027 = 28;
    sbit  Reserved027_bit at DMA_DMA_ERRCLR.B28;
    const register unsigned short int Reserved028 = 29;
    sbit  Reserved028_bit at DMA_DMA_ERRCLR.B29;
    const register unsigned short int Reserved029 = 30;
    sbit  Reserved029_bit at DMA_DMA_ERRCLR.B30;
    const register unsigned short int Reserved030 = 31;
    sbit  Reserved030_bit at DMA_DMA_ERRCLR.B31;
    const register unsigned short int ERRCLR = 0;
    sbit  ERRCLR_bit at DMA_DMA_ERRCLR.B0;

sfr unsigned long   volatile PCM_PCMCTL0          absolute 0x40010000;
    const register unsigned short int PCMKEY0 = 16;
    sbit  PCMKEY0_bit at PCM_PCMCTL0.B16;
    const register unsigned short int PCMKEY1 = 17;
    sbit  PCMKEY1_bit at PCM_PCMCTL0.B17;
    const register unsigned short int PCMKEY2 = 18;
    sbit  PCMKEY2_bit at PCM_PCMCTL0.B18;
    const register unsigned short int PCMKEY3 = 19;
    sbit  PCMKEY3_bit at PCM_PCMCTL0.B19;
    const register unsigned short int PCMKEY4 = 20;
    sbit  PCMKEY4_bit at PCM_PCMCTL0.B20;
    const register unsigned short int PCMKEY5 = 21;
    sbit  PCMKEY5_bit at PCM_PCMCTL0.B21;
    const register unsigned short int PCMKEY6 = 22;
    sbit  PCMKEY6_bit at PCM_PCMCTL0.B22;
    const register unsigned short int PCMKEY7 = 23;
    sbit  PCMKEY7_bit at PCM_PCMCTL0.B23;
    const register unsigned short int PCMKEY8 = 24;
    sbit  PCMKEY8_bit at PCM_PCMCTL0.B24;
    const register unsigned short int PCMKEY9 = 25;
    sbit  PCMKEY9_bit at PCM_PCMCTL0.B25;
    const register unsigned short int PCMKEY10 = 26;
    sbit  PCMKEY10_bit at PCM_PCMCTL0.B26;
    const register unsigned short int PCMKEY11 = 27;
    sbit  PCMKEY11_bit at PCM_PCMCTL0.B27;
    const register unsigned short int PCMKEY12 = 28;
    sbit  PCMKEY12_bit at PCM_PCMCTL0.B28;
    const register unsigned short int PCMKEY13 = 29;
    sbit  PCMKEY13_bit at PCM_PCMCTL0.B29;
    const register unsigned short int PCMKEY14 = 30;
    sbit  PCMKEY14_bit at PCM_PCMCTL0.B30;
    const register unsigned short int PCMKEY15 = 31;
    sbit  PCMKEY15_bit at PCM_PCMCTL0.B31;
    const register unsigned short int CPM0 = 8;
    sbit  CPM0_bit at PCM_PCMCTL0.B8;
    const register unsigned short int CPM1 = 9;
    sbit  CPM1_bit at PCM_PCMCTL0.B9;
    const register unsigned short int CPM2 = 10;
    sbit  CPM2_bit at PCM_PCMCTL0.B10;
    const register unsigned short int CPM3 = 11;
    sbit  CPM3_bit at PCM_PCMCTL0.B11;
    const register unsigned short int CPM4 = 12;
    sbit  CPM4_bit at PCM_PCMCTL0.B12;
    const register unsigned short int CPM5 = 13;
    sbit  CPM5_bit at PCM_PCMCTL0.B13;
    const register unsigned short int LPMR0 = 4;
    sbit  LPMR0_bit at PCM_PCMCTL0.B4;
    const register unsigned short int LPMR1 = 5;
    sbit  LPMR1_bit at PCM_PCMCTL0.B5;
    const register unsigned short int LPMR2 = 6;
    sbit  LPMR2_bit at PCM_PCMCTL0.B6;
    const register unsigned short int LPMR3 = 7;
    sbit  LPMR3_bit at PCM_PCMCTL0.B7;
    const register unsigned short int AMR0 = 0;
    sbit  AMR0_bit at PCM_PCMCTL0.B0;
    const register unsigned short int AMR1 = 1;
    sbit  AMR1_bit at PCM_PCMCTL0.B1;
    const register unsigned short int AMR2 = 2;
    sbit  AMR2_bit at PCM_PCMCTL0.B2;
    const register unsigned short int AMR3 = 3;
    sbit  AMR3_bit at PCM_PCMCTL0.B3;

sfr unsigned long   volatile PCM_PCMCTL1          absolute 0x40010004;
    sbit  PCMKEY0_PCM_PCMCTL1_bit at PCM_PCMCTL1.B16;
    sbit  PCMKEY1_PCM_PCMCTL1_bit at PCM_PCMCTL1.B17;
    sbit  PCMKEY2_PCM_PCMCTL1_bit at PCM_PCMCTL1.B18;
    sbit  PCMKEY3_PCM_PCMCTL1_bit at PCM_PCMCTL1.B19;
    sbit  PCMKEY4_PCM_PCMCTL1_bit at PCM_PCMCTL1.B20;
    sbit  PCMKEY5_PCM_PCMCTL1_bit at PCM_PCMCTL1.B21;
    sbit  PCMKEY6_PCM_PCMCTL1_bit at PCM_PCMCTL1.B22;
    sbit  PCMKEY7_PCM_PCMCTL1_bit at PCM_PCMCTL1.B23;
    sbit  PCMKEY8_PCM_PCMCTL1_bit at PCM_PCMCTL1.B24;
    sbit  PCMKEY9_PCM_PCMCTL1_bit at PCM_PCMCTL1.B25;
    sbit  PCMKEY10_PCM_PCMCTL1_bit at PCM_PCMCTL1.B26;
    sbit  PCMKEY11_PCM_PCMCTL1_bit at PCM_PCMCTL1.B27;
    sbit  PCMKEY12_PCM_PCMCTL1_bit at PCM_PCMCTL1.B28;
    sbit  PCMKEY13_PCM_PCMCTL1_bit at PCM_PCMCTL1.B29;
    sbit  PCMKEY14_PCM_PCMCTL1_bit at PCM_PCMCTL1.B30;
    sbit  PCMKEY15_PCM_PCMCTL1_bit at PCM_PCMCTL1.B31;
    const register unsigned short int PMR_BUSY = 8;
    sbit  PMR_BUSY_bit at PCM_PCMCTL1.B8;
    const register unsigned short int FORCE_LPM_ENTRY = 2;
    sbit  FORCE_LPM_ENTRY_bit at PCM_PCMCTL1.B2;
    const register unsigned short int LOCKBKUP = 1;
    sbit  LOCKBKUP_bit at PCM_PCMCTL1.B1;
    const register unsigned short int LOCKLPM5 = 0;
    sbit  LOCKLPM5_bit at PCM_PCMCTL1.B0;

sfr unsigned long   volatile PCM_PCMIE            absolute 0x40010008;
    const register unsigned short int DCDC_ERROR_IE = 6;
    sbit  DCDC_ERROR_IE_bit at PCM_PCMIE.B6;
    const register unsigned short int AM_INVALID_TR_IE = 2;
    sbit  AM_INVALID_TR_IE_bit at PCM_PCMIE.B2;
    const register unsigned short int LPM_INVALID_CLK_IE = 1;
    sbit  LPM_INVALID_CLK_IE_bit at PCM_PCMIE.B1;
    const register unsigned short int LPM_INVALID_TR_IE = 0;
    sbit  LPM_INVALID_TR_IE_bit at PCM_PCMIE.B0;

sfr unsigned long   volatile PCM_PCMIFG           absolute 0x4001000C;
    const register unsigned short int DCDC_ERROR_IFG = 6;
    sbit  DCDC_ERROR_IFG_bit at PCM_PCMIFG.B6;
    const register unsigned short int AM_INVALID_TR_IFG = 2;
    sbit  AM_INVALID_TR_IFG_bit at PCM_PCMIFG.B2;
    const register unsigned short int LPM_INVALID_CLK_IFG = 1;
    sbit  LPM_INVALID_CLK_IFG_bit at PCM_PCMIFG.B1;
    const register unsigned short int LPM_INVALID_TR_IFG = 0;
    sbit  LPM_INVALID_TR_IFG_bit at PCM_PCMIFG.B0;

sfr unsigned long   volatile PCM_PCMCLRIFG        absolute 0x40010010;
    const register unsigned short int CLR_DCDC_ERROR_IFG = 6;
    sbit  CLR_DCDC_ERROR_IFG_bit at PCM_PCMCLRIFG.B6;
    const register unsigned short int CLR_AM_INVALID_TR_IFG = 2;
    sbit  CLR_AM_INVALID_TR_IFG_bit at PCM_PCMCLRIFG.B2;
    const register unsigned short int CLR_LPM_INVALID_CLK_IFG = 1;
    sbit  CLR_LPM_INVALID_CLK_IFG_bit at PCM_PCMCLRIFG.B1;
    const register unsigned short int CLR_LPM_INVALID_TR_IFG = 0;
    sbit  CLR_LPM_INVALID_TR_IFG_bit at PCM_PCMCLRIFG.B0;

sfr unsigned long   volatile CS_CSKEY             absolute 0x40010400;
    const register unsigned short int CSKEY0 = 0;
    sbit  CSKEY0_bit at CS_CSKEY.B0;
    const register unsigned short int CSKEY1 = 1;
    sbit  CSKEY1_bit at CS_CSKEY.B1;
    const register unsigned short int CSKEY2 = 2;
    sbit  CSKEY2_bit at CS_CSKEY.B2;
    const register unsigned short int CSKEY3 = 3;
    sbit  CSKEY3_bit at CS_CSKEY.B3;
    const register unsigned short int CSKEY4 = 4;
    sbit  CSKEY4_bit at CS_CSKEY.B4;
    const register unsigned short int CSKEY5 = 5;
    sbit  CSKEY5_bit at CS_CSKEY.B5;
    const register unsigned short int CSKEY6 = 6;
    sbit  CSKEY6_bit at CS_CSKEY.B6;
    const register unsigned short int CSKEY7 = 7;
    sbit  CSKEY7_bit at CS_CSKEY.B7;
    const register unsigned short int CSKEY8 = 8;
    sbit  CSKEY8_bit at CS_CSKEY.B8;
    const register unsigned short int CSKEY9 = 9;
    sbit  CSKEY9_bit at CS_CSKEY.B9;
    const register unsigned short int CSKEY10 = 10;
    sbit  CSKEY10_bit at CS_CSKEY.B10;
    const register unsigned short int CSKEY11 = 11;
    sbit  CSKEY11_bit at CS_CSKEY.B11;
    const register unsigned short int CSKEY12 = 12;
    sbit  CSKEY12_bit at CS_CSKEY.B12;
    const register unsigned short int CSKEY13 = 13;
    sbit  CSKEY13_bit at CS_CSKEY.B13;
    const register unsigned short int CSKEY14 = 14;
    sbit  CSKEY14_bit at CS_CSKEY.B14;
    const register unsigned short int CSKEY15 = 15;
    sbit  CSKEY15_bit at CS_CSKEY.B15;

sfr unsigned long   volatile CS_CSCTL0            absolute 0x40010404;
    const register unsigned short int DCOEN = 23;
    sbit  DCOEN_bit at CS_CSCTL0.B23;
    const register unsigned short int DCORES = 22;
    sbit  DCORES_bit at CS_CSCTL0.B22;
    const register unsigned short int DCORSEL0 = 16;
    sbit  DCORSEL0_bit at CS_CSCTL0.B16;
    const register unsigned short int DCORSEL1 = 17;
    sbit  DCORSEL1_bit at CS_CSCTL0.B17;
    const register unsigned short int DCORSEL2 = 18;
    sbit  DCORSEL2_bit at CS_CSCTL0.B18;
    const register unsigned short int DCOTUNE0 = 0;
    sbit  DCOTUNE0_bit at CS_CSCTL0.B0;
    const register unsigned short int DCOTUNE1 = 1;
    sbit  DCOTUNE1_bit at CS_CSCTL0.B1;
    const register unsigned short int DCOTUNE2 = 2;
    sbit  DCOTUNE2_bit at CS_CSCTL0.B2;
    const register unsigned short int DCOTUNE3 = 3;
    sbit  DCOTUNE3_bit at CS_CSCTL0.B3;
    const register unsigned short int DCOTUNE4 = 4;
    sbit  DCOTUNE4_bit at CS_CSCTL0.B4;
    const register unsigned short int DCOTUNE5 = 5;
    sbit  DCOTUNE5_bit at CS_CSCTL0.B5;
    const register unsigned short int DCOTUNE6 = 6;
    sbit  DCOTUNE6_bit at CS_CSCTL0.B6;
    const register unsigned short int DCOTUNE7 = 7;
    sbit  DCOTUNE7_bit at CS_CSCTL0.B7;
    const register unsigned short int DCOTUNE8 = 8;
    sbit  DCOTUNE8_bit at CS_CSCTL0.B8;
    const register unsigned short int DCOTUNE9 = 9;
    sbit  DCOTUNE9_bit at CS_CSCTL0.B9;

sfr unsigned long   volatile CS_CSCTL1            absolute 0x40010408;
    const register unsigned short int DIVS0 = 28;
    sbit  DIVS0_bit at CS_CSCTL1.B28;
    const register unsigned short int DIVS1 = 29;
    sbit  DIVS1_bit at CS_CSCTL1.B29;
    const register unsigned short int DIVS2 = 30;
    sbit  DIVS2_bit at CS_CSCTL1.B30;
    const register unsigned short int DIVA0 = 24;
    sbit  DIVA0_bit at CS_CSCTL1.B24;
    const register unsigned short int DIVA1 = 25;
    sbit  DIVA1_bit at CS_CSCTL1.B25;
    const register unsigned short int DIVA2 = 26;
    sbit  DIVA2_bit at CS_CSCTL1.B26;
    const register unsigned short int DIVHS0 = 20;
    sbit  DIVHS0_bit at CS_CSCTL1.B20;
    const register unsigned short int DIVHS1 = 21;
    sbit  DIVHS1_bit at CS_CSCTL1.B21;
    const register unsigned short int DIVHS2 = 22;
    sbit  DIVHS2_bit at CS_CSCTL1.B22;
    const register unsigned short int DIVM0 = 16;
    sbit  DIVM0_bit at CS_CSCTL1.B16;
    const register unsigned short int DIVM1 = 17;
    sbit  DIVM1_bit at CS_CSCTL1.B17;
    const register unsigned short int DIVM2 = 18;
    sbit  DIVM2_bit at CS_CSCTL1.B18;
    const register unsigned short int SELB = 12;
    sbit  SELB_bit at CS_CSCTL1.B12;
    const register unsigned short int SELA0 = 8;
    sbit  SELA0_bit at CS_CSCTL1.B8;
    const register unsigned short int SELA1 = 9;
    sbit  SELA1_bit at CS_CSCTL1.B9;
    const register unsigned short int SELA2 = 10;
    sbit  SELA2_bit at CS_CSCTL1.B10;
    const register unsigned short int SELS0 = 4;
    sbit  SELS0_bit at CS_CSCTL1.B4;
    const register unsigned short int SELS1 = 5;
    sbit  SELS1_bit at CS_CSCTL1.B5;
    const register unsigned short int SELS2 = 6;
    sbit  SELS2_bit at CS_CSCTL1.B6;
    const register unsigned short int SELM0 = 0;
    sbit  SELM0_bit at CS_CSCTL1.B0;
    const register unsigned short int SELM1 = 1;
    sbit  SELM1_bit at CS_CSCTL1.B1;
    const register unsigned short int SELM2 = 2;
    sbit  SELM2_bit at CS_CSCTL1.B2;

sfr unsigned long   volatile CS_CSCTL2            absolute 0x4001040C;
    const register unsigned short int HFXTBYPASS = 25;
    sbit  HFXTBYPASS_bit at CS_CSCTL2.B25;
    const register unsigned short int HFXT_EN = 24;
    sbit  HFXT_EN_bit at CS_CSCTL2.B24;
    const register unsigned short int HFXTFREQ0 = 20;
    sbit  HFXTFREQ0_bit at CS_CSCTL2.B20;
    const register unsigned short int HFXTFREQ1 = 21;
    sbit  HFXTFREQ1_bit at CS_CSCTL2.B21;
    const register unsigned short int HFXTFREQ2 = 22;
    sbit  HFXTFREQ2_bit at CS_CSCTL2.B22;
    const register unsigned short int HFXTDRIVE = 16;
    sbit  HFXTDRIVE_bit at CS_CSCTL2.B16;
    const register unsigned short int LFXTBYPASS = 9;
    sbit  LFXTBYPASS_bit at CS_CSCTL2.B9;
    const register unsigned short int LFXT_EN = 8;
    sbit  LFXT_EN_bit at CS_CSCTL2.B8;
    const register unsigned short int LFXTDRIVE0 = 0;
    sbit  LFXTDRIVE0_bit at CS_CSCTL2.B0;
    const register unsigned short int LFXTDRIVE1 = 1;
    sbit  LFXTDRIVE1_bit at CS_CSCTL2.B1;

sfr unsigned long   volatile CS_CSCTL3            absolute 0x40010410;
    const register unsigned short int FCNTHF_EN = 7;
    sbit  FCNTHF_EN_bit at CS_CSCTL3.B7;
    const register unsigned short int RFCNTHF = 6;
    sbit  RFCNTHF_bit at CS_CSCTL3.B6;
    const register unsigned short int FCNTHF0 = 4;
    sbit  FCNTHF0_bit at CS_CSCTL3.B4;
    const register unsigned short int FCNTHF1 = 5;
    sbit  FCNTHF1_bit at CS_CSCTL3.B5;
    const register unsigned short int FCNTLF_EN = 3;
    sbit  FCNTLF_EN_bit at CS_CSCTL3.B3;
    const register unsigned short int RFCNTLF = 2;
    sbit  RFCNTLF_bit at CS_CSCTL3.B2;
    const register unsigned short int FCNTLF0 = 0;
    sbit  FCNTLF0_bit at CS_CSCTL3.B0;
    const register unsigned short int FCNTLF1 = 1;
    sbit  FCNTLF1_bit at CS_CSCTL3.B1;

sfr unsigned long   volatile CS_CSCLKEN           absolute 0x40010430;
    const register unsigned short int REFOFSEL = 15;
    sbit  REFOFSEL_bit at CS_CSCLKEN.B15;
    const register unsigned short int MODOSC_EN = 10;
    sbit  MODOSC_EN_bit at CS_CSCLKEN.B10;
    const register unsigned short int REFO_EN = 9;
    sbit  REFO_EN_bit at CS_CSCLKEN.B9;
    const register unsigned short int VLO_EN = 8;
    sbit  VLO_EN_bit at CS_CSCLKEN.B8;
    const register unsigned short int SMCLK_EN = 3;
    sbit  SMCLK_EN_bit at CS_CSCLKEN.B3;
    const register unsigned short int HSMCLK_EN = 2;
    sbit  HSMCLK_EN_bit at CS_CSCLKEN.B2;
    const register unsigned short int MCLK_EN = 1;
    sbit  MCLK_EN_bit at CS_CSCLKEN.B1;
    const register unsigned short int ACLK_EN = 0;
    sbit  ACLK_EN_bit at CS_CSCLKEN.B0;

sfr unsigned long   volatile CS_CSSTAT            absolute 0x40010434;
    const register unsigned short int BCLK_READY = 28;
    sbit  BCLK_READY_bit at CS_CSSTAT.B28;
    const register unsigned short int SMCLK_READY = 27;
    sbit  SMCLK_READY_bit at CS_CSSTAT.B27;
    const register unsigned short int HSMCLK_READY = 26;
    sbit  HSMCLK_READY_bit at CS_CSSTAT.B26;
    const register unsigned short int MCLK_READY = 25;
    sbit  MCLK_READY_bit at CS_CSSTAT.B25;
    const register unsigned short int ACLK_READY = 24;
    sbit  ACLK_READY_bit at CS_CSSTAT.B24;
    const register unsigned short int REFOCLK_ON = 23;
    sbit  REFOCLK_ON_bit at CS_CSSTAT.B23;
    const register unsigned short int LFXTCLK_ON = 22;
    sbit  LFXTCLK_ON_bit at CS_CSSTAT.B22;
    const register unsigned short int VLOCLK_ON = 21;
    sbit  VLOCLK_ON_bit at CS_CSSTAT.B21;
    const register unsigned short int MODCLK_ON = 20;
    sbit  MODCLK_ON_bit at CS_CSSTAT.B20;
    const register unsigned short int SMCLK_ON = 19;
    sbit  SMCLK_ON_bit at CS_CSSTAT.B19;
    const register unsigned short int HSMCLK_ON = 18;
    sbit  HSMCLK_ON_bit at CS_CSSTAT.B18;
    const register unsigned short int MCLK_ON = 17;
    sbit  MCLK_ON_bit at CS_CSSTAT.B17;
    const register unsigned short int ACLK_ON = 16;
    sbit  ACLK_ON_bit at CS_CSSTAT.B16;
    const register unsigned short int REFO_ON = 7;
    sbit  REFO_ON_bit at CS_CSSTAT.B7;
    const register unsigned short int LFXT_ON = 6;
    sbit  LFXT_ON_bit at CS_CSSTAT.B6;
    const register unsigned short int VLO_ON = 5;
    sbit  VLO_ON_bit at CS_CSSTAT.B5;
    const register unsigned short int MODOSC_ON = 4;
    sbit  MODOSC_ON_bit at CS_CSSTAT.B4;
    const register unsigned short int HFXT_ON = 2;
    sbit  HFXT_ON_bit at CS_CSSTAT.B2;
    const register unsigned short int DCOBIAS_ON = 1;
    sbit  DCOBIAS_ON_bit at CS_CSSTAT.B1;
    const register unsigned short int DCO_ON = 0;
    sbit  DCO_ON_bit at CS_CSSTAT.B0;

sfr unsigned long   volatile CS_CSIE              absolute 0x40010440;
    const register unsigned short int FCNTHFIE = 9;
    sbit  FCNTHFIE_bit at CS_CSIE.B9;
    const register unsigned short int FCNTLFIE = 8;
    sbit  FCNTLFIE_bit at CS_CSIE.B8;
    const register unsigned short int DCOR_OPNIE = 6;
    sbit  DCOR_OPNIE_bit at CS_CSIE.B6;
    const register unsigned short int HFXTIE = 1;
    sbit  HFXTIE_bit at CS_CSIE.B1;
    const register unsigned short int LFXTIE = 0;
    sbit  LFXTIE_bit at CS_CSIE.B0;

sfr unsigned long   volatile CS_CSIFG             absolute 0x40010448;
    const register unsigned short int FCNTHFIFG = 9;
    sbit  FCNTHFIFG_bit at CS_CSIFG.B9;
    const register unsigned short int FCNTLFIFG = 8;
    sbit  FCNTLFIFG_bit at CS_CSIFG.B8;
    const register unsigned short int DCOR_OPNIFG = 6;
    sbit  DCOR_OPNIFG_bit at CS_CSIFG.B6;
    const register unsigned short int DCOR_SHTIFG = 5;
    sbit  DCOR_SHTIFG_bit at CS_CSIFG.B5;
    const register unsigned short int HFXTIFG = 1;
    sbit  HFXTIFG_bit at CS_CSIFG.B1;
    const register unsigned short int LFXTIFG = 0;
    sbit  LFXTIFG_bit at CS_CSIFG.B0;

sfr unsigned long   volatile CS_CSCLRIFG          absolute 0x40010450;
    const register unsigned short int CLR_FCNTHFIFG = 9;
    sbit  CLR_FCNTHFIFG_bit at CS_CSCLRIFG.B9;
    const register unsigned short int CLR_FCNTLFIFG = 8;
    sbit  CLR_FCNTLFIFG_bit at CS_CSCLRIFG.B8;
    const register unsigned short int CLR_DCOR_OPNIFG = 6;
    sbit  CLR_DCOR_OPNIFG_bit at CS_CSCLRIFG.B6;
    const register unsigned short int CLR_HFXTIFG = 1;
    sbit  CLR_HFXTIFG_bit at CS_CSCLRIFG.B1;
    const register unsigned short int CLR_LFXTIFG = 0;
    sbit  CLR_LFXTIFG_bit at CS_CSCLRIFG.B0;

sfr unsigned long   volatile CS_CSSETIFG          absolute 0x40010458;
    const register unsigned short int SET_FCNTHFIFG = 9;
    sbit  SET_FCNTHFIFG_bit at CS_CSSETIFG.B9;
    const register unsigned short int SET_FCNTLFIFG = 8;
    sbit  SET_FCNTLFIFG_bit at CS_CSSETIFG.B8;
    const register unsigned short int SET_DCOR_OPNIFG = 6;
    sbit  SET_DCOR_OPNIFG_bit at CS_CSSETIFG.B6;
    const register unsigned short int SET_HFXTIFG = 1;
    sbit  SET_HFXTIFG_bit at CS_CSSETIFG.B1;
    const register unsigned short int SET_LFXTIFG = 0;
    sbit  SET_LFXTIFG_bit at CS_CSSETIFG.B0;

sfr unsigned long   volatile CS_CSDCOERCAL0       absolute 0x40010460;
    const register unsigned short int DCO_FCAL_RSEL040 = 16;
    sbit  DCO_FCAL_RSEL040_bit at CS_CSDCOERCAL0.B16;
    const register unsigned short int DCO_FCAL_RSEL041 = 17;
    sbit  DCO_FCAL_RSEL041_bit at CS_CSDCOERCAL0.B17;
    const register unsigned short int DCO_FCAL_RSEL042 = 18;
    sbit  DCO_FCAL_RSEL042_bit at CS_CSDCOERCAL0.B18;
    const register unsigned short int DCO_FCAL_RSEL043 = 19;
    sbit  DCO_FCAL_RSEL043_bit at CS_CSDCOERCAL0.B19;
    const register unsigned short int DCO_FCAL_RSEL044 = 20;
    sbit  DCO_FCAL_RSEL044_bit at CS_CSDCOERCAL0.B20;
    const register unsigned short int DCO_FCAL_RSEL045 = 21;
    sbit  DCO_FCAL_RSEL045_bit at CS_CSDCOERCAL0.B21;
    const register unsigned short int DCO_FCAL_RSEL046 = 22;
    sbit  DCO_FCAL_RSEL046_bit at CS_CSDCOERCAL0.B22;
    const register unsigned short int DCO_FCAL_RSEL047 = 23;
    sbit  DCO_FCAL_RSEL047_bit at CS_CSDCOERCAL0.B23;
    const register unsigned short int DCO_FCAL_RSEL048 = 24;
    sbit  DCO_FCAL_RSEL048_bit at CS_CSDCOERCAL0.B24;
    const register unsigned short int DCO_FCAL_RSEL049 = 25;
    sbit  DCO_FCAL_RSEL049_bit at CS_CSDCOERCAL0.B25;
    const register unsigned short int DCO_TCCAL0 = 0;
    sbit  DCO_TCCAL0_bit at CS_CSDCOERCAL0.B0;
    const register unsigned short int DCO_TCCAL1 = 1;
    sbit  DCO_TCCAL1_bit at CS_CSDCOERCAL0.B1;

sfr unsigned long   volatile CS_CSDCOERCAL1       absolute 0x40010464;
    const register unsigned short int DCO_FCAL_RSEL50 = 0;
    sbit  DCO_FCAL_RSEL50_bit at CS_CSDCOERCAL1.B0;
    const register unsigned short int DCO_FCAL_RSEL51 = 1;
    sbit  DCO_FCAL_RSEL51_bit at CS_CSDCOERCAL1.B1;
    const register unsigned short int DCO_FCAL_RSEL52 = 2;
    sbit  DCO_FCAL_RSEL52_bit at CS_CSDCOERCAL1.B2;
    const register unsigned short int DCO_FCAL_RSEL53 = 3;
    sbit  DCO_FCAL_RSEL53_bit at CS_CSDCOERCAL1.B3;
    const register unsigned short int DCO_FCAL_RSEL54 = 4;
    sbit  DCO_FCAL_RSEL54_bit at CS_CSDCOERCAL1.B4;
    const register unsigned short int DCO_FCAL_RSEL55 = 5;
    sbit  DCO_FCAL_RSEL55_bit at CS_CSDCOERCAL1.B5;
    const register unsigned short int DCO_FCAL_RSEL56 = 6;
    sbit  DCO_FCAL_RSEL56_bit at CS_CSDCOERCAL1.B6;
    const register unsigned short int DCO_FCAL_RSEL57 = 7;
    sbit  DCO_FCAL_RSEL57_bit at CS_CSDCOERCAL1.B7;
    const register unsigned short int DCO_FCAL_RSEL58 = 8;
    sbit  DCO_FCAL_RSEL58_bit at CS_CSDCOERCAL1.B8;
    const register unsigned short int DCO_FCAL_RSEL59 = 9;
    sbit  DCO_FCAL_RSEL59_bit at CS_CSDCOERCAL1.B9;

sfr unsigned long   volatile PSS_PSSKEY           absolute 0x40010800;
    const register unsigned short int PSSKEY0 = 0;
    sbit  PSSKEY0_bit at PSS_PSSKEY.B0;
    const register unsigned short int PSSKEY1 = 1;
    sbit  PSSKEY1_bit at PSS_PSSKEY.B1;
    const register unsigned short int PSSKEY2 = 2;
    sbit  PSSKEY2_bit at PSS_PSSKEY.B2;
    const register unsigned short int PSSKEY3 = 3;
    sbit  PSSKEY3_bit at PSS_PSSKEY.B3;
    const register unsigned short int PSSKEY4 = 4;
    sbit  PSSKEY4_bit at PSS_PSSKEY.B4;
    const register unsigned short int PSSKEY5 = 5;
    sbit  PSSKEY5_bit at PSS_PSSKEY.B5;
    const register unsigned short int PSSKEY6 = 6;
    sbit  PSSKEY6_bit at PSS_PSSKEY.B6;
    const register unsigned short int PSSKEY7 = 7;
    sbit  PSSKEY7_bit at PSS_PSSKEY.B7;
    const register unsigned short int PSSKEY8 = 8;
    sbit  PSSKEY8_bit at PSS_PSSKEY.B8;
    const register unsigned short int PSSKEY9 = 9;
    sbit  PSSKEY9_bit at PSS_PSSKEY.B9;
    const register unsigned short int PSSKEY10 = 10;
    sbit  PSSKEY10_bit at PSS_PSSKEY.B10;
    const register unsigned short int PSSKEY11 = 11;
    sbit  PSSKEY11_bit at PSS_PSSKEY.B11;
    const register unsigned short int PSSKEY12 = 12;
    sbit  PSSKEY12_bit at PSS_PSSKEY.B12;
    const register unsigned short int PSSKEY13 = 13;
    sbit  PSSKEY13_bit at PSS_PSSKEY.B13;
    const register unsigned short int PSSKEY14 = 14;
    sbit  PSSKEY14_bit at PSS_PSSKEY.B14;
    const register unsigned short int PSSKEY15 = 15;
    sbit  PSSKEY15_bit at PSS_PSSKEY.B15;

sfr unsigned long   volatile PSS_PSSCTL0          absolute 0x40010804;
    const register unsigned short int VCORETRAN0 = 12;
    sbit  VCORETRAN0_bit at PSS_PSSCTL0.B12;
    const register unsigned short int VCORETRAN1 = 13;
    sbit  VCORETRAN1_bit at PSS_PSSCTL0.B13;
    const register unsigned short int DCDC_FORCE = 10;
    sbit  DCDC_FORCE_bit at PSS_PSSCTL0.B10;
    const register unsigned short int SVMHOUTPOLAL = 7;
    sbit  SVMHOUTPOLAL_bit at PSS_PSSCTL0.B7;
    const register unsigned short int SVMHOE = 6;
    sbit  SVMHOE_bit at PSS_PSSCTL0.B6;
    const register unsigned short int SVSMHTH0 = 3;
    sbit  SVSMHTH0_bit at PSS_PSSCTL0.B3;
    const register unsigned short int SVSMHTH1 = 4;
    sbit  SVSMHTH1_bit at PSS_PSSCTL0.B4;
    const register unsigned short int SVSMHTH2 = 5;
    sbit  SVSMHTH2_bit at PSS_PSSCTL0.B5;
    const register unsigned short int SVSMHS = 2;
    sbit  SVSMHS_bit at PSS_PSSCTL0.B2;
    const register unsigned short int SVSMHLP = 1;
    sbit  SVSMHLP_bit at PSS_PSSCTL0.B1;
    const register unsigned short int SVSMHOFF = 0;
    sbit  SVSMHOFF_bit at PSS_PSSCTL0.B0;

sfr unsigned long   volatile PSS_PSSIE            absolute 0x40010834;
    const register unsigned short int SVSMHIE = 1;
    sbit  SVSMHIE_bit at PSS_PSSIE.B1;

sfr unsigned long   volatile PSS_PSSIFG           absolute 0x40010838;
    const register unsigned short int SVSMHIFG = 1;
    sbit  SVSMHIFG_bit at PSS_PSSIFG.B1;

sfr unsigned long   volatile PSS_PSSCLRIFG        absolute 0x4001083C;
    const register unsigned short int CLRSVSMHIFG = 1;
    sbit  CLRSVSMHIFG_bit at PSS_PSSCLRIFG.B1;

sfr unsigned long   volatile FLCTL_FLCTL_POWER_STAT absolute 0x40011000;
    const register unsigned short int RD_2T = 7;
    sbit  RD_2T_bit at FLCTL_FLCTL_POWER_STAT.B7;
    const register unsigned short int TRIMSTAT = 6;
    sbit  TRIMSTAT_bit at FLCTL_FLCTL_POWER_STAT.B6;
    const register unsigned short int IREFSTAT = 5;
    sbit  IREFSTAT_bit at FLCTL_FLCTL_POWER_STAT.B5;
    const register unsigned short int VREFSTAT = 4;
    sbit  VREFSTAT_bit at FLCTL_FLCTL_POWER_STAT.B4;
    const register unsigned short int LDOSTAT = 3;
    sbit  LDOSTAT_bit at FLCTL_FLCTL_POWER_STAT.B3;
    const register unsigned short int PSTAT0 = 0;
    sbit  PSTAT0_bit at FLCTL_FLCTL_POWER_STAT.B0;
    const register unsigned short int PSTAT1 = 1;
    sbit  PSTAT1_bit at FLCTL_FLCTL_POWER_STAT.B1;
    const register unsigned short int PSTAT2 = 2;
    sbit  PSTAT2_bit at FLCTL_FLCTL_POWER_STAT.B2;

sfr unsigned long   volatile FLCTL_FLCTL_BANK0_RDCTL absolute 0x40011010;
    const register unsigned short int RD_MODE_STATUS0 = 16;
    sbit  RD_MODE_STATUS0_bit at FLCTL_FLCTL_BANK0_RDCTL.B16;
    const register unsigned short int RD_MODE_STATUS1 = 17;
    sbit  RD_MODE_STATUS1_bit at FLCTL_FLCTL_BANK0_RDCTL.B17;
    const register unsigned short int RD_MODE_STATUS2 = 18;
    sbit  RD_MODE_STATUS2_bit at FLCTL_FLCTL_BANK0_RDCTL.B18;
    const register unsigned short int RD_MODE_STATUS3 = 19;
    sbit  RD_MODE_STATUS3_bit at FLCTL_FLCTL_BANK0_RDCTL.B19;
    const register unsigned short int WAIT0 = 12;
    sbit  WAIT0_bit at FLCTL_FLCTL_BANK0_RDCTL.B12;
    const register unsigned short int WAIT1 = 13;
    sbit  WAIT1_bit at FLCTL_FLCTL_BANK0_RDCTL.B13;
    const register unsigned short int WAIT2 = 14;
    sbit  WAIT2_bit at FLCTL_FLCTL_BANK0_RDCTL.B14;
    const register unsigned short int WAIT3 = 15;
    sbit  WAIT3_bit at FLCTL_FLCTL_BANK0_RDCTL.B15;
    const register unsigned short int BUFD = 5;
    sbit  BUFD_bit at FLCTL_FLCTL_BANK0_RDCTL.B5;
    const register unsigned short int BUFI = 4;
    sbit  BUFI_bit at FLCTL_FLCTL_BANK0_RDCTL.B4;
    const register unsigned short int RD_MODE0 = 0;
    sbit  RD_MODE0_bit at FLCTL_FLCTL_BANK0_RDCTL.B0;
    const register unsigned short int RD_MODE1 = 1;
    sbit  RD_MODE1_bit at FLCTL_FLCTL_BANK0_RDCTL.B1;
    const register unsigned short int RD_MODE2 = 2;
    sbit  RD_MODE2_bit at FLCTL_FLCTL_BANK0_RDCTL.B2;
    const register unsigned short int RD_MODE3 = 3;
    sbit  RD_MODE3_bit at FLCTL_FLCTL_BANK0_RDCTL.B3;

sfr unsigned long   volatile FLCTL_FLCTL_BANK1_RDCTL absolute 0x40011014;
    sbit  RD_MODE_STATUS0_FLCTL_FLCTL_BANK1_RDCTL_bit at FLCTL_FLCTL_BANK1_RDCTL.B16;
    sbit  RD_MODE_STATUS1_FLCTL_FLCTL_BANK1_RDCTL_bit at FLCTL_FLCTL_BANK1_RDCTL.B17;
    sbit  RD_MODE_STATUS2_FLCTL_FLCTL_BANK1_RDCTL_bit at FLCTL_FLCTL_BANK1_RDCTL.B18;
    sbit  RD_MODE_STATUS3_FLCTL_FLCTL_BANK1_RDCTL_bit at FLCTL_FLCTL_BANK1_RDCTL.B19;
    sbit  WAIT0_FLCTL_FLCTL_BANK1_RDCTL_bit at FLCTL_FLCTL_BANK1_RDCTL.B12;
    sbit  WAIT1_FLCTL_FLCTL_BANK1_RDCTL_bit at FLCTL_FLCTL_BANK1_RDCTL.B13;
    sbit  WAIT2_FLCTL_FLCTL_BANK1_RDCTL_bit at FLCTL_FLCTL_BANK1_RDCTL.B14;
    sbit  WAIT3_FLCTL_FLCTL_BANK1_RDCTL_bit at FLCTL_FLCTL_BANK1_RDCTL.B15;
    sbit  BUFD_FLCTL_FLCTL_BANK1_RDCTL_bit at FLCTL_FLCTL_BANK1_RDCTL.B5;
    sbit  BUFI_FLCTL_FLCTL_BANK1_RDCTL_bit at FLCTL_FLCTL_BANK1_RDCTL.B4;
    sbit  RD_MODE0_FLCTL_FLCTL_BANK1_RDCTL_bit at FLCTL_FLCTL_BANK1_RDCTL.B0;
    sbit  RD_MODE1_FLCTL_FLCTL_BANK1_RDCTL_bit at FLCTL_FLCTL_BANK1_RDCTL.B1;
    sbit  RD_MODE2_FLCTL_FLCTL_BANK1_RDCTL_bit at FLCTL_FLCTL_BANK1_RDCTL.B2;
    sbit  RD_MODE3_FLCTL_FLCTL_BANK1_RDCTL_bit at FLCTL_FLCTL_BANK1_RDCTL.B3;

sfr unsigned long   volatile FLCTL_FLCTL_RDBRST_CTLSTAT absolute 0x40011020;
    const register unsigned short int CLR_STAT = 23;
    sbit  CLR_STAT_bit at FLCTL_FLCTL_RDBRST_CTLSTAT.B23;
    const register unsigned short int ADDR_ERR = 19;
    sbit  ADDR_ERR_bit at FLCTL_FLCTL_RDBRST_CTLSTAT.B19;
    const register unsigned short int CMP_ERR = 18;
    sbit  CMP_ERR_bit at FLCTL_FLCTL_RDBRST_CTLSTAT.B18;
    const register unsigned short int BRST_STAT0 = 16;
    sbit  BRST_STAT0_bit at FLCTL_FLCTL_RDBRST_CTLSTAT.B16;
    const register unsigned short int BRST_STAT1 = 17;
    sbit  BRST_STAT1_bit at FLCTL_FLCTL_RDBRST_CTLSTAT.B17;
    const register unsigned short int TEST_EN = 6;
    sbit  TEST_EN_bit at FLCTL_FLCTL_RDBRST_CTLSTAT.B6;
    const register unsigned short int DATA_CMP = 4;
    sbit  DATA_CMP_bit at FLCTL_FLCTL_RDBRST_CTLSTAT.B4;
    const register unsigned short int STOP_FAIL = 3;
    sbit  STOP_FAIL_bit at FLCTL_FLCTL_RDBRST_CTLSTAT.B3;
    const register unsigned short int MEM_TYPE0 = 1;
    sbit  MEM_TYPE0_bit at FLCTL_FLCTL_RDBRST_CTLSTAT.B1;
    const register unsigned short int MEM_TYPE1 = 2;
    sbit  MEM_TYPE1_bit at FLCTL_FLCTL_RDBRST_CTLSTAT.B2;
    const register unsigned short int START = 0;
    sbit  START_bit at FLCTL_FLCTL_RDBRST_CTLSTAT.B0;

sfr unsigned long   volatile FLCTL_FLCTL_RDBRST_STARTADDR absolute 0x40011024;
    const register unsigned short int START_ADDRESS0 = 0;
    sbit  START_ADDRESS0_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B0;
    const register unsigned short int START_ADDRESS1 = 1;
    sbit  START_ADDRESS1_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B1;
    const register unsigned short int START_ADDRESS2 = 2;
    sbit  START_ADDRESS2_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B2;
    const register unsigned short int START_ADDRESS3 = 3;
    sbit  START_ADDRESS3_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B3;
    const register unsigned short int START_ADDRESS4 = 4;
    sbit  START_ADDRESS4_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B4;
    const register unsigned short int START_ADDRESS5 = 5;
    sbit  START_ADDRESS5_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B5;
    const register unsigned short int START_ADDRESS6 = 6;
    sbit  START_ADDRESS6_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B6;
    const register unsigned short int START_ADDRESS7 = 7;
    sbit  START_ADDRESS7_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B7;
    const register unsigned short int START_ADDRESS8 = 8;
    sbit  START_ADDRESS8_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B8;
    const register unsigned short int START_ADDRESS9 = 9;
    sbit  START_ADDRESS9_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B9;
    const register unsigned short int START_ADDRESS10 = 10;
    sbit  START_ADDRESS10_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B10;
    const register unsigned short int START_ADDRESS11 = 11;
    sbit  START_ADDRESS11_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B11;
    const register unsigned short int START_ADDRESS12 = 12;
    sbit  START_ADDRESS12_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B12;
    const register unsigned short int START_ADDRESS13 = 13;
    sbit  START_ADDRESS13_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B13;
    const register unsigned short int START_ADDRESS14 = 14;
    sbit  START_ADDRESS14_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B14;
    const register unsigned short int START_ADDRESS15 = 15;
    sbit  START_ADDRESS15_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B15;
    const register unsigned short int START_ADDRESS16 = 16;
    sbit  START_ADDRESS16_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B16;
    const register unsigned short int START_ADDRESS17 = 17;
    sbit  START_ADDRESS17_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B17;
    const register unsigned short int START_ADDRESS18 = 18;
    sbit  START_ADDRESS18_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B18;
    const register unsigned short int START_ADDRESS19 = 19;
    sbit  START_ADDRESS19_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B19;
    const register unsigned short int START_ADDRESS20 = 20;
    sbit  START_ADDRESS20_bit at FLCTL_FLCTL_RDBRST_STARTADDR.B20;

sfr unsigned long   volatile FLCTL_FLCTL_RDBRST_LEN absolute 0x40011028;
    const register unsigned short int BURST_LENGTH0 = 0;
    sbit  BURST_LENGTH0_bit at FLCTL_FLCTL_RDBRST_LEN.B0;
    const register unsigned short int BURST_LENGTH1 = 1;
    sbit  BURST_LENGTH1_bit at FLCTL_FLCTL_RDBRST_LEN.B1;
    const register unsigned short int BURST_LENGTH2 = 2;
    sbit  BURST_LENGTH2_bit at FLCTL_FLCTL_RDBRST_LEN.B2;
    const register unsigned short int BURST_LENGTH3 = 3;
    sbit  BURST_LENGTH3_bit at FLCTL_FLCTL_RDBRST_LEN.B3;
    const register unsigned short int BURST_LENGTH4 = 4;
    sbit  BURST_LENGTH4_bit at FLCTL_FLCTL_RDBRST_LEN.B4;
    const register unsigned short int BURST_LENGTH5 = 5;
    sbit  BURST_LENGTH5_bit at FLCTL_FLCTL_RDBRST_LEN.B5;
    const register unsigned short int BURST_LENGTH6 = 6;
    sbit  BURST_LENGTH6_bit at FLCTL_FLCTL_RDBRST_LEN.B6;
    const register unsigned short int BURST_LENGTH7 = 7;
    sbit  BURST_LENGTH7_bit at FLCTL_FLCTL_RDBRST_LEN.B7;
    const register unsigned short int BURST_LENGTH8 = 8;
    sbit  BURST_LENGTH8_bit at FLCTL_FLCTL_RDBRST_LEN.B8;
    const register unsigned short int BURST_LENGTH9 = 9;
    sbit  BURST_LENGTH9_bit at FLCTL_FLCTL_RDBRST_LEN.B9;
    const register unsigned short int BURST_LENGTH10 = 10;
    sbit  BURST_LENGTH10_bit at FLCTL_FLCTL_RDBRST_LEN.B10;
    const register unsigned short int BURST_LENGTH11 = 11;
    sbit  BURST_LENGTH11_bit at FLCTL_FLCTL_RDBRST_LEN.B11;
    const register unsigned short int BURST_LENGTH12 = 12;
    sbit  BURST_LENGTH12_bit at FLCTL_FLCTL_RDBRST_LEN.B12;
    const register unsigned short int BURST_LENGTH13 = 13;
    sbit  BURST_LENGTH13_bit at FLCTL_FLCTL_RDBRST_LEN.B13;
    const register unsigned short int BURST_LENGTH14 = 14;
    sbit  BURST_LENGTH14_bit at FLCTL_FLCTL_RDBRST_LEN.B14;
    const register unsigned short int BURST_LENGTH15 = 15;
    sbit  BURST_LENGTH15_bit at FLCTL_FLCTL_RDBRST_LEN.B15;
    const register unsigned short int BURST_LENGTH16 = 16;
    sbit  BURST_LENGTH16_bit at FLCTL_FLCTL_RDBRST_LEN.B16;
    const register unsigned short int BURST_LENGTH17 = 17;
    sbit  BURST_LENGTH17_bit at FLCTL_FLCTL_RDBRST_LEN.B17;
    const register unsigned short int BURST_LENGTH18 = 18;
    sbit  BURST_LENGTH18_bit at FLCTL_FLCTL_RDBRST_LEN.B18;
    const register unsigned short int BURST_LENGTH19 = 19;
    sbit  BURST_LENGTH19_bit at FLCTL_FLCTL_RDBRST_LEN.B19;
    const register unsigned short int BURST_LENGTH20 = 20;
    sbit  BURST_LENGTH20_bit at FLCTL_FLCTL_RDBRST_LEN.B20;

sfr unsigned long   volatile FLCTL_FLCTL_RDBRST_FAILADDR absolute 0x4001103C;
    const register unsigned short int FAIL_ADDRESS0 = 0;
    sbit  FAIL_ADDRESS0_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B0;
    const register unsigned short int FAIL_ADDRESS1 = 1;
    sbit  FAIL_ADDRESS1_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B1;
    const register unsigned short int FAIL_ADDRESS2 = 2;
    sbit  FAIL_ADDRESS2_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B2;
    const register unsigned short int FAIL_ADDRESS3 = 3;
    sbit  FAIL_ADDRESS3_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B3;
    const register unsigned short int FAIL_ADDRESS4 = 4;
    sbit  FAIL_ADDRESS4_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B4;
    const register unsigned short int FAIL_ADDRESS5 = 5;
    sbit  FAIL_ADDRESS5_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B5;
    const register unsigned short int FAIL_ADDRESS6 = 6;
    sbit  FAIL_ADDRESS6_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B6;
    const register unsigned short int FAIL_ADDRESS7 = 7;
    sbit  FAIL_ADDRESS7_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B7;
    const register unsigned short int FAIL_ADDRESS8 = 8;
    sbit  FAIL_ADDRESS8_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B8;
    const register unsigned short int FAIL_ADDRESS9 = 9;
    sbit  FAIL_ADDRESS9_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B9;
    const register unsigned short int FAIL_ADDRESS10 = 10;
    sbit  FAIL_ADDRESS10_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B10;
    const register unsigned short int FAIL_ADDRESS11 = 11;
    sbit  FAIL_ADDRESS11_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B11;
    const register unsigned short int FAIL_ADDRESS12 = 12;
    sbit  FAIL_ADDRESS12_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B12;
    const register unsigned short int FAIL_ADDRESS13 = 13;
    sbit  FAIL_ADDRESS13_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B13;
    const register unsigned short int FAIL_ADDRESS14 = 14;
    sbit  FAIL_ADDRESS14_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B14;
    const register unsigned short int FAIL_ADDRESS15 = 15;
    sbit  FAIL_ADDRESS15_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B15;
    const register unsigned short int FAIL_ADDRESS16 = 16;
    sbit  FAIL_ADDRESS16_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B16;
    const register unsigned short int FAIL_ADDRESS17 = 17;
    sbit  FAIL_ADDRESS17_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B17;
    const register unsigned short int FAIL_ADDRESS18 = 18;
    sbit  FAIL_ADDRESS18_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B18;
    const register unsigned short int FAIL_ADDRESS19 = 19;
    sbit  FAIL_ADDRESS19_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B19;
    const register unsigned short int FAIL_ADDRESS20 = 20;
    sbit  FAIL_ADDRESS20_bit at FLCTL_FLCTL_RDBRST_FAILADDR.B20;

sfr unsigned long   volatile FLCTL_FLCTL_RDBRST_FAILCNT absolute 0x40011040;
    const register unsigned short int FAIL_COUNT0 = 0;
    sbit  FAIL_COUNT0_bit at FLCTL_FLCTL_RDBRST_FAILCNT.B0;
    const register unsigned short int FAIL_COUNT1 = 1;
    sbit  FAIL_COUNT1_bit at FLCTL_FLCTL_RDBRST_FAILCNT.B1;
    const register unsigned short int FAIL_COUNT2 = 2;
    sbit  FAIL_COUNT2_bit at FLCTL_FLCTL_RDBRST_FAILCNT.B2;
    const register unsigned short int FAIL_COUNT3 = 3;
    sbit  FAIL_COUNT3_bit at FLCTL_FLCTL_RDBRST_FAILCNT.B3;
    const register unsigned short int FAIL_COUNT4 = 4;
    sbit  FAIL_COUNT4_bit at FLCTL_FLCTL_RDBRST_FAILCNT.B4;
    const register unsigned short int FAIL_COUNT5 = 5;
    sbit  FAIL_COUNT5_bit at FLCTL_FLCTL_RDBRST_FAILCNT.B5;
    const register unsigned short int FAIL_COUNT6 = 6;
    sbit  FAIL_COUNT6_bit at FLCTL_FLCTL_RDBRST_FAILCNT.B6;
    const register unsigned short int FAIL_COUNT7 = 7;
    sbit  FAIL_COUNT7_bit at FLCTL_FLCTL_RDBRST_FAILCNT.B7;
    const register unsigned short int FAIL_COUNT8 = 8;
    sbit  FAIL_COUNT8_bit at FLCTL_FLCTL_RDBRST_FAILCNT.B8;
    const register unsigned short int FAIL_COUNT9 = 9;
    sbit  FAIL_COUNT9_bit at FLCTL_FLCTL_RDBRST_FAILCNT.B9;
    const register unsigned short int FAIL_COUNT10 = 10;
    sbit  FAIL_COUNT10_bit at FLCTL_FLCTL_RDBRST_FAILCNT.B10;
    const register unsigned short int FAIL_COUNT11 = 11;
    sbit  FAIL_COUNT11_bit at FLCTL_FLCTL_RDBRST_FAILCNT.B11;
    const register unsigned short int FAIL_COUNT12 = 12;
    sbit  FAIL_COUNT12_bit at FLCTL_FLCTL_RDBRST_FAILCNT.B12;
    const register unsigned short int FAIL_COUNT13 = 13;
    sbit  FAIL_COUNT13_bit at FLCTL_FLCTL_RDBRST_FAILCNT.B13;
    const register unsigned short int FAIL_COUNT14 = 14;
    sbit  FAIL_COUNT14_bit at FLCTL_FLCTL_RDBRST_FAILCNT.B14;
    const register unsigned short int FAIL_COUNT15 = 15;
    sbit  FAIL_COUNT15_bit at FLCTL_FLCTL_RDBRST_FAILCNT.B15;
    const register unsigned short int FAIL_COUNT16 = 16;
    sbit  FAIL_COUNT16_bit at FLCTL_FLCTL_RDBRST_FAILCNT.B16;

sfr unsigned long   volatile FLCTL_FLCTL_PRG_CTLSTAT absolute 0x40011050;
    const register unsigned short int BNK_ACT = 18;
    sbit  BNK_ACT_bit at FLCTL_FLCTL_PRG_CTLSTAT.B18;
    const register unsigned short int STATUS0 = 16;
    sbit  STATUS0_bit at FLCTL_FLCTL_PRG_CTLSTAT.B16;
    const register unsigned short int STATUS1 = 17;
    sbit  STATUS1_bit at FLCTL_FLCTL_PRG_CTLSTAT.B17;
    const register unsigned short int VER_PST = 3;
    sbit  VER_PST_bit at FLCTL_FLCTL_PRG_CTLSTAT.B3;
    const register unsigned short int VER_PRE = 2;
    sbit  VER_PRE_bit at FLCTL_FLCTL_PRG_CTLSTAT.B2;
    sbit  MODE_FLCTL_FLCTL_PRG_CTLSTAT_bit at FLCTL_FLCTL_PRG_CTLSTAT.B1;
    sbit  ENABLE_FLCTL_FLCTL_PRG_CTLSTAT_bit at FLCTL_FLCTL_PRG_CTLSTAT.B0;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_CTLSTAT absolute 0x40011054;
    sbit  CLR_STAT_FLCTL_FLCTL_PRGBRST_CTLSTAT_bit at FLCTL_FLCTL_PRGBRST_CTLSTAT.B23;
    sbit  ADDR_ERR_FLCTL_FLCTL_PRGBRST_CTLSTAT_bit at FLCTL_FLCTL_PRGBRST_CTLSTAT.B21;
    const register unsigned short int PST_ERR = 20;
    sbit  PST_ERR_bit at FLCTL_FLCTL_PRGBRST_CTLSTAT.B20;
    const register unsigned short int PRE_ERR = 19;
    sbit  PRE_ERR_bit at FLCTL_FLCTL_PRGBRST_CTLSTAT.B19;
    const register unsigned short int BURST_STATUS0 = 16;
    sbit  BURST_STATUS0_bit at FLCTL_FLCTL_PRGBRST_CTLSTAT.B16;
    const register unsigned short int BURST_STATUS1 = 17;
    sbit  BURST_STATUS1_bit at FLCTL_FLCTL_PRGBRST_CTLSTAT.B17;
    const register unsigned short int BURST_STATUS2 = 18;
    sbit  BURST_STATUS2_bit at FLCTL_FLCTL_PRGBRST_CTLSTAT.B18;
    const register unsigned short int AUTO_PST = 7;
    sbit  AUTO_PST_bit at FLCTL_FLCTL_PRGBRST_CTLSTAT.B7;
    const register unsigned short int AUTO_PRE = 6;
    sbit  AUTO_PRE_bit at FLCTL_FLCTL_PRGBRST_CTLSTAT.B6;
    const register unsigned short int LEN0 = 3;
    sbit  LEN0_bit at FLCTL_FLCTL_PRGBRST_CTLSTAT.B3;
    const register unsigned short int LEN1 = 4;
    sbit  LEN1_bit at FLCTL_FLCTL_PRGBRST_CTLSTAT.B4;
    const register unsigned short int LEN2 = 5;
    sbit  LEN2_bit at FLCTL_FLCTL_PRGBRST_CTLSTAT.B5;
    const register unsigned short int TYPE0 = 1;
    sbit  TYPE0_bit at FLCTL_FLCTL_PRGBRST_CTLSTAT.B1;
    const register unsigned short int TYPE1 = 2;
    sbit  TYPE1_bit at FLCTL_FLCTL_PRGBRST_CTLSTAT.B2;
    sbit  START_FLCTL_FLCTL_PRGBRST_CTLSTAT_bit at FLCTL_FLCTL_PRGBRST_CTLSTAT.B0;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_STARTADDR absolute 0x40011058;
    sbit  START_ADDRESS0_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B0;
    sbit  START_ADDRESS1_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B1;
    sbit  START_ADDRESS2_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B2;
    sbit  START_ADDRESS3_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B3;
    sbit  START_ADDRESS4_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B4;
    sbit  START_ADDRESS5_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B5;
    sbit  START_ADDRESS6_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B6;
    sbit  START_ADDRESS7_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B7;
    sbit  START_ADDRESS8_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B8;
    sbit  START_ADDRESS9_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B9;
    sbit  START_ADDRESS10_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B10;
    sbit  START_ADDRESS11_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B11;
    sbit  START_ADDRESS12_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B12;
    sbit  START_ADDRESS13_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B13;
    sbit  START_ADDRESS14_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B14;
    sbit  START_ADDRESS15_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B15;
    sbit  START_ADDRESS16_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B16;
    sbit  START_ADDRESS17_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B17;
    sbit  START_ADDRESS18_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B18;
    sbit  START_ADDRESS19_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B19;
    sbit  START_ADDRESS20_FLCTL_FLCTL_PRGBRST_STARTADDR_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B20;
    const register unsigned short int START_ADDRESS21 = 21;
    sbit  START_ADDRESS21_bit at FLCTL_FLCTL_PRGBRST_STARTADDR.B21;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_DATA0_0 absolute 0x40011060;
    const register unsigned short int DATAIN0 = 0;
    sbit  DATAIN0_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B0;
    const register unsigned short int DATAIN1 = 1;
    sbit  DATAIN1_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B1;
    const register unsigned short int DATAIN2 = 2;
    sbit  DATAIN2_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B2;
    const register unsigned short int DATAIN3 = 3;
    sbit  DATAIN3_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B3;
    const register unsigned short int DATAIN4 = 4;
    sbit  DATAIN4_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B4;
    const register unsigned short int DATAIN5 = 5;
    sbit  DATAIN5_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B5;
    const register unsigned short int DATAIN6 = 6;
    sbit  DATAIN6_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B6;
    const register unsigned short int DATAIN7 = 7;
    sbit  DATAIN7_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B7;
    const register unsigned short int DATAIN8 = 8;
    sbit  DATAIN8_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B8;
    const register unsigned short int DATAIN9 = 9;
    sbit  DATAIN9_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B9;
    const register unsigned short int DATAIN10 = 10;
    sbit  DATAIN10_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B10;
    const register unsigned short int DATAIN11 = 11;
    sbit  DATAIN11_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B11;
    const register unsigned short int DATAIN12 = 12;
    sbit  DATAIN12_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B12;
    const register unsigned short int DATAIN13 = 13;
    sbit  DATAIN13_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B13;
    const register unsigned short int DATAIN14 = 14;
    sbit  DATAIN14_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B14;
    const register unsigned short int DATAIN15 = 15;
    sbit  DATAIN15_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B15;
    const register unsigned short int DATAIN16 = 16;
    sbit  DATAIN16_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B16;
    const register unsigned short int DATAIN17 = 17;
    sbit  DATAIN17_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B17;
    const register unsigned short int DATAIN18 = 18;
    sbit  DATAIN18_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B18;
    const register unsigned short int DATAIN19 = 19;
    sbit  DATAIN19_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B19;
    const register unsigned short int DATAIN20 = 20;
    sbit  DATAIN20_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B20;
    const register unsigned short int DATAIN21 = 21;
    sbit  DATAIN21_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B21;
    const register unsigned short int DATAIN22 = 22;
    sbit  DATAIN22_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B22;
    const register unsigned short int DATAIN23 = 23;
    sbit  DATAIN23_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B23;
    const register unsigned short int DATAIN24 = 24;
    sbit  DATAIN24_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B24;
    const register unsigned short int DATAIN25 = 25;
    sbit  DATAIN25_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B25;
    const register unsigned short int DATAIN26 = 26;
    sbit  DATAIN26_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B26;
    const register unsigned short int DATAIN27 = 27;
    sbit  DATAIN27_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B27;
    const register unsigned short int DATAIN28 = 28;
    sbit  DATAIN28_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B28;
    const register unsigned short int DATAIN29 = 29;
    sbit  DATAIN29_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B29;
    const register unsigned short int DATAIN30 = 30;
    sbit  DATAIN30_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B30;
    const register unsigned short int DATAIN31 = 31;
    sbit  DATAIN31_bit at FLCTL_FLCTL_PRGBRST_DATA0_0.B31;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_DATA0_1 absolute 0x40011064;
    sbit  DATAIN0_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B0;
    sbit  DATAIN1_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B1;
    sbit  DATAIN2_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B2;
    sbit  DATAIN3_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B3;
    sbit  DATAIN4_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B4;
    sbit  DATAIN5_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B5;
    sbit  DATAIN6_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B6;
    sbit  DATAIN7_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B7;
    sbit  DATAIN8_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B8;
    sbit  DATAIN9_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B9;
    sbit  DATAIN10_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B10;
    sbit  DATAIN11_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B11;
    sbit  DATAIN12_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B12;
    sbit  DATAIN13_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B13;
    sbit  DATAIN14_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B14;
    sbit  DATAIN15_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B15;
    sbit  DATAIN16_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B16;
    sbit  DATAIN17_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B17;
    sbit  DATAIN18_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B18;
    sbit  DATAIN19_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B19;
    sbit  DATAIN20_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B20;
    sbit  DATAIN21_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B21;
    sbit  DATAIN22_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B22;
    sbit  DATAIN23_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B23;
    sbit  DATAIN24_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B24;
    sbit  DATAIN25_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B25;
    sbit  DATAIN26_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B26;
    sbit  DATAIN27_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B27;
    sbit  DATAIN28_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B28;
    sbit  DATAIN29_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B29;
    sbit  DATAIN30_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B30;
    sbit  DATAIN31_FLCTL_FLCTL_PRGBRST_DATA0_1_bit at FLCTL_FLCTL_PRGBRST_DATA0_1.B31;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_DATA0_2 absolute 0x40011068;
    sbit  DATAIN0_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B0;
    sbit  DATAIN1_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B1;
    sbit  DATAIN2_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B2;
    sbit  DATAIN3_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B3;
    sbit  DATAIN4_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B4;
    sbit  DATAIN5_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B5;
    sbit  DATAIN6_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B6;
    sbit  DATAIN7_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B7;
    sbit  DATAIN8_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B8;
    sbit  DATAIN9_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B9;
    sbit  DATAIN10_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B10;
    sbit  DATAIN11_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B11;
    sbit  DATAIN12_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B12;
    sbit  DATAIN13_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B13;
    sbit  DATAIN14_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B14;
    sbit  DATAIN15_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B15;
    sbit  DATAIN16_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B16;
    sbit  DATAIN17_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B17;
    sbit  DATAIN18_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B18;
    sbit  DATAIN19_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B19;
    sbit  DATAIN20_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B20;
    sbit  DATAIN21_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B21;
    sbit  DATAIN22_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B22;
    sbit  DATAIN23_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B23;
    sbit  DATAIN24_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B24;
    sbit  DATAIN25_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B25;
    sbit  DATAIN26_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B26;
    sbit  DATAIN27_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B27;
    sbit  DATAIN28_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B28;
    sbit  DATAIN29_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B29;
    sbit  DATAIN30_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B30;
    sbit  DATAIN31_FLCTL_FLCTL_PRGBRST_DATA0_2_bit at FLCTL_FLCTL_PRGBRST_DATA0_2.B31;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_DATA0_3 absolute 0x4001106C;
    sbit  DATAIN0_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B0;
    sbit  DATAIN1_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B1;
    sbit  DATAIN2_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B2;
    sbit  DATAIN3_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B3;
    sbit  DATAIN4_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B4;
    sbit  DATAIN5_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B5;
    sbit  DATAIN6_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B6;
    sbit  DATAIN7_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B7;
    sbit  DATAIN8_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B8;
    sbit  DATAIN9_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B9;
    sbit  DATAIN10_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B10;
    sbit  DATAIN11_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B11;
    sbit  DATAIN12_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B12;
    sbit  DATAIN13_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B13;
    sbit  DATAIN14_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B14;
    sbit  DATAIN15_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B15;
    sbit  DATAIN16_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B16;
    sbit  DATAIN17_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B17;
    sbit  DATAIN18_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B18;
    sbit  DATAIN19_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B19;
    sbit  DATAIN20_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B20;
    sbit  DATAIN21_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B21;
    sbit  DATAIN22_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B22;
    sbit  DATAIN23_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B23;
    sbit  DATAIN24_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B24;
    sbit  DATAIN25_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B25;
    sbit  DATAIN26_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B26;
    sbit  DATAIN27_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B27;
    sbit  DATAIN28_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B28;
    sbit  DATAIN29_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B29;
    sbit  DATAIN30_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B30;
    sbit  DATAIN31_FLCTL_FLCTL_PRGBRST_DATA0_3_bit at FLCTL_FLCTL_PRGBRST_DATA0_3.B31;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_DATA1_0 absolute 0x40011070;
    sbit  DATAIN0_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B0;
    sbit  DATAIN1_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B1;
    sbit  DATAIN2_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B2;
    sbit  DATAIN3_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B3;
    sbit  DATAIN4_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B4;
    sbit  DATAIN5_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B5;
    sbit  DATAIN6_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B6;
    sbit  DATAIN7_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B7;
    sbit  DATAIN8_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B8;
    sbit  DATAIN9_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B9;
    sbit  DATAIN10_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B10;
    sbit  DATAIN11_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B11;
    sbit  DATAIN12_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B12;
    sbit  DATAIN13_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B13;
    sbit  DATAIN14_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B14;
    sbit  DATAIN15_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B15;
    sbit  DATAIN16_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B16;
    sbit  DATAIN17_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B17;
    sbit  DATAIN18_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B18;
    sbit  DATAIN19_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B19;
    sbit  DATAIN20_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B20;
    sbit  DATAIN21_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B21;
    sbit  DATAIN22_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B22;
    sbit  DATAIN23_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B23;
    sbit  DATAIN24_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B24;
    sbit  DATAIN25_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B25;
    sbit  DATAIN26_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B26;
    sbit  DATAIN27_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B27;
    sbit  DATAIN28_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B28;
    sbit  DATAIN29_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B29;
    sbit  DATAIN30_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B30;
    sbit  DATAIN31_FLCTL_FLCTL_PRGBRST_DATA1_0_bit at FLCTL_FLCTL_PRGBRST_DATA1_0.B31;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_DATA1_1 absolute 0x40011074;
    sbit  DATAIN0_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B0;
    sbit  DATAIN1_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B1;
    sbit  DATAIN2_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B2;
    sbit  DATAIN3_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B3;
    sbit  DATAIN4_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B4;
    sbit  DATAIN5_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B5;
    sbit  DATAIN6_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B6;
    sbit  DATAIN7_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B7;
    sbit  DATAIN8_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B8;
    sbit  DATAIN9_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B9;
    sbit  DATAIN10_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B10;
    sbit  DATAIN11_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B11;
    sbit  DATAIN12_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B12;
    sbit  DATAIN13_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B13;
    sbit  DATAIN14_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B14;
    sbit  DATAIN15_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B15;
    sbit  DATAIN16_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B16;
    sbit  DATAIN17_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B17;
    sbit  DATAIN18_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B18;
    sbit  DATAIN19_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B19;
    sbit  DATAIN20_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B20;
    sbit  DATAIN21_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B21;
    sbit  DATAIN22_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B22;
    sbit  DATAIN23_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B23;
    sbit  DATAIN24_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B24;
    sbit  DATAIN25_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B25;
    sbit  DATAIN26_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B26;
    sbit  DATAIN27_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B27;
    sbit  DATAIN28_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B28;
    sbit  DATAIN29_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B29;
    sbit  DATAIN30_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B30;
    sbit  DATAIN31_FLCTL_FLCTL_PRGBRST_DATA1_1_bit at FLCTL_FLCTL_PRGBRST_DATA1_1.B31;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_DATA1_2 absolute 0x40011078;
    sbit  DATAIN0_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B0;
    sbit  DATAIN1_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B1;
    sbit  DATAIN2_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B2;
    sbit  DATAIN3_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B3;
    sbit  DATAIN4_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B4;
    sbit  DATAIN5_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B5;
    sbit  DATAIN6_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B6;
    sbit  DATAIN7_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B7;
    sbit  DATAIN8_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B8;
    sbit  DATAIN9_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B9;
    sbit  DATAIN10_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B10;
    sbit  DATAIN11_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B11;
    sbit  DATAIN12_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B12;
    sbit  DATAIN13_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B13;
    sbit  DATAIN14_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B14;
    sbit  DATAIN15_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B15;
    sbit  DATAIN16_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B16;
    sbit  DATAIN17_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B17;
    sbit  DATAIN18_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B18;
    sbit  DATAIN19_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B19;
    sbit  DATAIN20_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B20;
    sbit  DATAIN21_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B21;
    sbit  DATAIN22_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B22;
    sbit  DATAIN23_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B23;
    sbit  DATAIN24_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B24;
    sbit  DATAIN25_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B25;
    sbit  DATAIN26_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B26;
    sbit  DATAIN27_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B27;
    sbit  DATAIN28_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B28;
    sbit  DATAIN29_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B29;
    sbit  DATAIN30_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B30;
    sbit  DATAIN31_FLCTL_FLCTL_PRGBRST_DATA1_2_bit at FLCTL_FLCTL_PRGBRST_DATA1_2.B31;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_DATA1_3 absolute 0x4001107C;
    sbit  DATAIN0_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B0;
    sbit  DATAIN1_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B1;
    sbit  DATAIN2_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B2;
    sbit  DATAIN3_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B3;
    sbit  DATAIN4_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B4;
    sbit  DATAIN5_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B5;
    sbit  DATAIN6_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B6;
    sbit  DATAIN7_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B7;
    sbit  DATAIN8_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B8;
    sbit  DATAIN9_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B9;
    sbit  DATAIN10_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B10;
    sbit  DATAIN11_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B11;
    sbit  DATAIN12_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B12;
    sbit  DATAIN13_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B13;
    sbit  DATAIN14_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B14;
    sbit  DATAIN15_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B15;
    sbit  DATAIN16_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B16;
    sbit  DATAIN17_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B17;
    sbit  DATAIN18_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B18;
    sbit  DATAIN19_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B19;
    sbit  DATAIN20_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B20;
    sbit  DATAIN21_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B21;
    sbit  DATAIN22_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B22;
    sbit  DATAIN23_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B23;
    sbit  DATAIN24_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B24;
    sbit  DATAIN25_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B25;
    sbit  DATAIN26_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B26;
    sbit  DATAIN27_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B27;
    sbit  DATAIN28_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B28;
    sbit  DATAIN29_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B29;
    sbit  DATAIN30_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B30;
    sbit  DATAIN31_FLCTL_FLCTL_PRGBRST_DATA1_3_bit at FLCTL_FLCTL_PRGBRST_DATA1_3.B31;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_DATA2_0 absolute 0x40011080;
    sbit  DATAIN0_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B0;
    sbit  DATAIN1_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B1;
    sbit  DATAIN2_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B2;
    sbit  DATAIN3_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B3;
    sbit  DATAIN4_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B4;
    sbit  DATAIN5_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B5;
    sbit  DATAIN6_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B6;
    sbit  DATAIN7_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B7;
    sbit  DATAIN8_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B8;
    sbit  DATAIN9_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B9;
    sbit  DATAIN10_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B10;
    sbit  DATAIN11_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B11;
    sbit  DATAIN12_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B12;
    sbit  DATAIN13_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B13;
    sbit  DATAIN14_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B14;
    sbit  DATAIN15_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B15;
    sbit  DATAIN16_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B16;
    sbit  DATAIN17_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B17;
    sbit  DATAIN18_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B18;
    sbit  DATAIN19_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B19;
    sbit  DATAIN20_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B20;
    sbit  DATAIN21_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B21;
    sbit  DATAIN22_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B22;
    sbit  DATAIN23_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B23;
    sbit  DATAIN24_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B24;
    sbit  DATAIN25_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B25;
    sbit  DATAIN26_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B26;
    sbit  DATAIN27_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B27;
    sbit  DATAIN28_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B28;
    sbit  DATAIN29_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B29;
    sbit  DATAIN30_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B30;
    sbit  DATAIN31_FLCTL_FLCTL_PRGBRST_DATA2_0_bit at FLCTL_FLCTL_PRGBRST_DATA2_0.B31;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_DATA2_1 absolute 0x40011084;
    sbit  DATAIN0_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B0;
    sbit  DATAIN1_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B1;
    sbit  DATAIN2_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B2;
    sbit  DATAIN3_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B3;
    sbit  DATAIN4_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B4;
    sbit  DATAIN5_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B5;
    sbit  DATAIN6_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B6;
    sbit  DATAIN7_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B7;
    sbit  DATAIN8_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B8;
    sbit  DATAIN9_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B9;
    sbit  DATAIN10_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B10;
    sbit  DATAIN11_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B11;
    sbit  DATAIN12_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B12;
    sbit  DATAIN13_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B13;
    sbit  DATAIN14_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B14;
    sbit  DATAIN15_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B15;
    sbit  DATAIN16_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B16;
    sbit  DATAIN17_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B17;
    sbit  DATAIN18_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B18;
    sbit  DATAIN19_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B19;
    sbit  DATAIN20_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B20;
    sbit  DATAIN21_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B21;
    sbit  DATAIN22_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B22;
    sbit  DATAIN23_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B23;
    sbit  DATAIN24_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B24;
    sbit  DATAIN25_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B25;
    sbit  DATAIN26_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B26;
    sbit  DATAIN27_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B27;
    sbit  DATAIN28_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B28;
    sbit  DATAIN29_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B29;
    sbit  DATAIN30_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B30;
    sbit  DATAIN31_FLCTL_FLCTL_PRGBRST_DATA2_1_bit at FLCTL_FLCTL_PRGBRST_DATA2_1.B31;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_DATA2_2 absolute 0x40011088;
    sbit  DATAIN0_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B0;
    sbit  DATAIN1_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B1;
    sbit  DATAIN2_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B2;
    sbit  DATAIN3_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B3;
    sbit  DATAIN4_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B4;
    sbit  DATAIN5_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B5;
    sbit  DATAIN6_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B6;
    sbit  DATAIN7_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B7;
    sbit  DATAIN8_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B8;
    sbit  DATAIN9_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B9;
    sbit  DATAIN10_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B10;
    sbit  DATAIN11_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B11;
    sbit  DATAIN12_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B12;
    sbit  DATAIN13_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B13;
    sbit  DATAIN14_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B14;
    sbit  DATAIN15_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B15;
    sbit  DATAIN16_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B16;
    sbit  DATAIN17_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B17;
    sbit  DATAIN18_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B18;
    sbit  DATAIN19_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B19;
    sbit  DATAIN20_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B20;
    sbit  DATAIN21_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B21;
    sbit  DATAIN22_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B22;
    sbit  DATAIN23_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B23;
    sbit  DATAIN24_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B24;
    sbit  DATAIN25_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B25;
    sbit  DATAIN26_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B26;
    sbit  DATAIN27_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B27;
    sbit  DATAIN28_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B28;
    sbit  DATAIN29_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B29;
    sbit  DATAIN30_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B30;
    sbit  DATAIN31_FLCTL_FLCTL_PRGBRST_DATA2_2_bit at FLCTL_FLCTL_PRGBRST_DATA2_2.B31;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_DATA2_3 absolute 0x4001108C;
    sbit  DATAIN0_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B0;
    sbit  DATAIN1_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B1;
    sbit  DATAIN2_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B2;
    sbit  DATAIN3_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B3;
    sbit  DATAIN4_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B4;
    sbit  DATAIN5_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B5;
    sbit  DATAIN6_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B6;
    sbit  DATAIN7_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B7;
    sbit  DATAIN8_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B8;
    sbit  DATAIN9_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B9;
    sbit  DATAIN10_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B10;
    sbit  DATAIN11_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B11;
    sbit  DATAIN12_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B12;
    sbit  DATAIN13_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B13;
    sbit  DATAIN14_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B14;
    sbit  DATAIN15_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B15;
    sbit  DATAIN16_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B16;
    sbit  DATAIN17_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B17;
    sbit  DATAIN18_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B18;
    sbit  DATAIN19_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B19;
    sbit  DATAIN20_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B20;
    sbit  DATAIN21_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B21;
    sbit  DATAIN22_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B22;
    sbit  DATAIN23_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B23;
    sbit  DATAIN24_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B24;
    sbit  DATAIN25_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B25;
    sbit  DATAIN26_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B26;
    sbit  DATAIN27_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B27;
    sbit  DATAIN28_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B28;
    sbit  DATAIN29_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B29;
    sbit  DATAIN30_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B30;
    sbit  DATAIN31_FLCTL_FLCTL_PRGBRST_DATA2_3_bit at FLCTL_FLCTL_PRGBRST_DATA2_3.B31;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_DATA3_0 absolute 0x40011090;
    sbit  DATAIN0_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B0;
    sbit  DATAIN1_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B1;
    sbit  DATAIN2_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B2;
    sbit  DATAIN3_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B3;
    sbit  DATAIN4_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B4;
    sbit  DATAIN5_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B5;
    sbit  DATAIN6_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B6;
    sbit  DATAIN7_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B7;
    sbit  DATAIN8_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B8;
    sbit  DATAIN9_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B9;
    sbit  DATAIN10_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B10;
    sbit  DATAIN11_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B11;
    sbit  DATAIN12_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B12;
    sbit  DATAIN13_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B13;
    sbit  DATAIN14_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B14;
    sbit  DATAIN15_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B15;
    sbit  DATAIN16_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B16;
    sbit  DATAIN17_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B17;
    sbit  DATAIN18_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B18;
    sbit  DATAIN19_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B19;
    sbit  DATAIN20_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B20;
    sbit  DATAIN21_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B21;
    sbit  DATAIN22_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B22;
    sbit  DATAIN23_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B23;
    sbit  DATAIN24_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B24;
    sbit  DATAIN25_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B25;
    sbit  DATAIN26_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B26;
    sbit  DATAIN27_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B27;
    sbit  DATAIN28_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B28;
    sbit  DATAIN29_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B29;
    sbit  DATAIN30_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B30;
    sbit  DATAIN31_FLCTL_FLCTL_PRGBRST_DATA3_0_bit at FLCTL_FLCTL_PRGBRST_DATA3_0.B31;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_DATA3_1 absolute 0x40011094;
    sbit  DATAIN0_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B0;
    sbit  DATAIN1_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B1;
    sbit  DATAIN2_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B2;
    sbit  DATAIN3_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B3;
    sbit  DATAIN4_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B4;
    sbit  DATAIN5_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B5;
    sbit  DATAIN6_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B6;
    sbit  DATAIN7_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B7;
    sbit  DATAIN8_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B8;
    sbit  DATAIN9_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B9;
    sbit  DATAIN10_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B10;
    sbit  DATAIN11_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B11;
    sbit  DATAIN12_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B12;
    sbit  DATAIN13_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B13;
    sbit  DATAIN14_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B14;
    sbit  DATAIN15_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B15;
    sbit  DATAIN16_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B16;
    sbit  DATAIN17_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B17;
    sbit  DATAIN18_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B18;
    sbit  DATAIN19_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B19;
    sbit  DATAIN20_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B20;
    sbit  DATAIN21_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B21;
    sbit  DATAIN22_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B22;
    sbit  DATAIN23_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B23;
    sbit  DATAIN24_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B24;
    sbit  DATAIN25_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B25;
    sbit  DATAIN26_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B26;
    sbit  DATAIN27_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B27;
    sbit  DATAIN28_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B28;
    sbit  DATAIN29_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B29;
    sbit  DATAIN30_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B30;
    sbit  DATAIN31_FLCTL_FLCTL_PRGBRST_DATA3_1_bit at FLCTL_FLCTL_PRGBRST_DATA3_1.B31;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_DATA3_2 absolute 0x40011098;
    sbit  DATAIN0_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B0;
    sbit  DATAIN1_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B1;
    sbit  DATAIN2_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B2;
    sbit  DATAIN3_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B3;
    sbit  DATAIN4_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B4;
    sbit  DATAIN5_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B5;
    sbit  DATAIN6_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B6;
    sbit  DATAIN7_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B7;
    sbit  DATAIN8_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B8;
    sbit  DATAIN9_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B9;
    sbit  DATAIN10_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B10;
    sbit  DATAIN11_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B11;
    sbit  DATAIN12_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B12;
    sbit  DATAIN13_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B13;
    sbit  DATAIN14_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B14;
    sbit  DATAIN15_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B15;
    sbit  DATAIN16_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B16;
    sbit  DATAIN17_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B17;
    sbit  DATAIN18_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B18;
    sbit  DATAIN19_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B19;
    sbit  DATAIN20_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B20;
    sbit  DATAIN21_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B21;
    sbit  DATAIN22_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B22;
    sbit  DATAIN23_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B23;
    sbit  DATAIN24_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B24;
    sbit  DATAIN25_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B25;
    sbit  DATAIN26_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B26;
    sbit  DATAIN27_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B27;
    sbit  DATAIN28_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B28;
    sbit  DATAIN29_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B29;
    sbit  DATAIN30_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B30;
    sbit  DATAIN31_FLCTL_FLCTL_PRGBRST_DATA3_2_bit at FLCTL_FLCTL_PRGBRST_DATA3_2.B31;

sfr unsigned long   volatile FLCTL_FLCTL_PRGBRST_DATA3_3 absolute 0x4001109C;
    sbit  DATAIN0_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B0;
    sbit  DATAIN1_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B1;
    sbit  DATAIN2_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B2;
    sbit  DATAIN3_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B3;
    sbit  DATAIN4_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B4;
    sbit  DATAIN5_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B5;
    sbit  DATAIN6_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B6;
    sbit  DATAIN7_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B7;
    sbit  DATAIN8_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B8;
    sbit  DATAIN9_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B9;
    sbit  DATAIN10_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B10;
    sbit  DATAIN11_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B11;
    sbit  DATAIN12_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B12;
    sbit  DATAIN13_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B13;
    sbit  DATAIN14_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B14;
    sbit  DATAIN15_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B15;
    sbit  DATAIN16_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B16;
    sbit  DATAIN17_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B17;
    sbit  DATAIN18_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B18;
    sbit  DATAIN19_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B19;
    sbit  DATAIN20_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B20;
    sbit  DATAIN21_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B21;
    sbit  DATAIN22_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B22;
    sbit  DATAIN23_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B23;
    sbit  DATAIN24_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B24;
    sbit  DATAIN25_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B25;
    sbit  DATAIN26_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B26;
    sbit  DATAIN27_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B27;
    sbit  DATAIN28_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B28;
    sbit  DATAIN29_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B29;
    sbit  DATAIN30_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B30;
    sbit  DATAIN31_FLCTL_FLCTL_PRGBRST_DATA3_3_bit at FLCTL_FLCTL_PRGBRST_DATA3_3.B31;

sfr unsigned long   volatile FLCTL_FLCTL_ERASE_CTLSTAT absolute 0x400110A0;
    sbit  CLR_STAT_FLCTL_FLCTL_ERASE_CTLSTAT_bit at FLCTL_FLCTL_ERASE_CTLSTAT.B19;
    sbit  ADDR_ERR_FLCTL_FLCTL_ERASE_CTLSTAT_bit at FLCTL_FLCTL_ERASE_CTLSTAT.B18;
    sbit  STATUS0_FLCTL_FLCTL_ERASE_CTLSTAT_bit at FLCTL_FLCTL_ERASE_CTLSTAT.B16;
    sbit  STATUS1_FLCTL_FLCTL_ERASE_CTLSTAT_bit at FLCTL_FLCTL_ERASE_CTLSTAT.B17;
    sbit  TYPE0_FLCTL_FLCTL_ERASE_CTLSTAT_bit at FLCTL_FLCTL_ERASE_CTLSTAT.B2;
    sbit  TYPE1_FLCTL_FLCTL_ERASE_CTLSTAT_bit at FLCTL_FLCTL_ERASE_CTLSTAT.B3;
    sbit  MODE_FLCTL_FLCTL_ERASE_CTLSTAT_bit at FLCTL_FLCTL_ERASE_CTLSTAT.B1;
    sbit  START_FLCTL_FLCTL_ERASE_CTLSTAT_bit at FLCTL_FLCTL_ERASE_CTLSTAT.B0;

sfr unsigned long   volatile FLCTL_FLCTL_ERASE_SECTADDR absolute 0x400110A4;
    const register unsigned short int SECT_ADDRESS0 = 0;
    sbit  SECT_ADDRESS0_bit at FLCTL_FLCTL_ERASE_SECTADDR.B0;
    const register unsigned short int SECT_ADDRESS1 = 1;
    sbit  SECT_ADDRESS1_bit at FLCTL_FLCTL_ERASE_SECTADDR.B1;
    const register unsigned short int SECT_ADDRESS2 = 2;
    sbit  SECT_ADDRESS2_bit at FLCTL_FLCTL_ERASE_SECTADDR.B2;
    const register unsigned short int SECT_ADDRESS3 = 3;
    sbit  SECT_ADDRESS3_bit at FLCTL_FLCTL_ERASE_SECTADDR.B3;
    const register unsigned short int SECT_ADDRESS4 = 4;
    sbit  SECT_ADDRESS4_bit at FLCTL_FLCTL_ERASE_SECTADDR.B4;
    const register unsigned short int SECT_ADDRESS5 = 5;
    sbit  SECT_ADDRESS5_bit at FLCTL_FLCTL_ERASE_SECTADDR.B5;
    const register unsigned short int SECT_ADDRESS6 = 6;
    sbit  SECT_ADDRESS6_bit at FLCTL_FLCTL_ERASE_SECTADDR.B6;
    const register unsigned short int SECT_ADDRESS7 = 7;
    sbit  SECT_ADDRESS7_bit at FLCTL_FLCTL_ERASE_SECTADDR.B7;
    const register unsigned short int SECT_ADDRESS8 = 8;
    sbit  SECT_ADDRESS8_bit at FLCTL_FLCTL_ERASE_SECTADDR.B8;
    const register unsigned short int SECT_ADDRESS9 = 9;
    sbit  SECT_ADDRESS9_bit at FLCTL_FLCTL_ERASE_SECTADDR.B9;
    const register unsigned short int SECT_ADDRESS10 = 10;
    sbit  SECT_ADDRESS10_bit at FLCTL_FLCTL_ERASE_SECTADDR.B10;
    const register unsigned short int SECT_ADDRESS11 = 11;
    sbit  SECT_ADDRESS11_bit at FLCTL_FLCTL_ERASE_SECTADDR.B11;
    const register unsigned short int SECT_ADDRESS12 = 12;
    sbit  SECT_ADDRESS12_bit at FLCTL_FLCTL_ERASE_SECTADDR.B12;
    const register unsigned short int SECT_ADDRESS13 = 13;
    sbit  SECT_ADDRESS13_bit at FLCTL_FLCTL_ERASE_SECTADDR.B13;
    const register unsigned short int SECT_ADDRESS14 = 14;
    sbit  SECT_ADDRESS14_bit at FLCTL_FLCTL_ERASE_SECTADDR.B14;
    const register unsigned short int SECT_ADDRESS15 = 15;
    sbit  SECT_ADDRESS15_bit at FLCTL_FLCTL_ERASE_SECTADDR.B15;
    const register unsigned short int SECT_ADDRESS16 = 16;
    sbit  SECT_ADDRESS16_bit at FLCTL_FLCTL_ERASE_SECTADDR.B16;
    const register unsigned short int SECT_ADDRESS17 = 17;
    sbit  SECT_ADDRESS17_bit at FLCTL_FLCTL_ERASE_SECTADDR.B17;
    const register unsigned short int SECT_ADDRESS18 = 18;
    sbit  SECT_ADDRESS18_bit at FLCTL_FLCTL_ERASE_SECTADDR.B18;
    const register unsigned short int SECT_ADDRESS19 = 19;
    sbit  SECT_ADDRESS19_bit at FLCTL_FLCTL_ERASE_SECTADDR.B19;
    const register unsigned short int SECT_ADDRESS20 = 20;
    sbit  SECT_ADDRESS20_bit at FLCTL_FLCTL_ERASE_SECTADDR.B20;
    const register unsigned short int SECT_ADDRESS21 = 21;
    sbit  SECT_ADDRESS21_bit at FLCTL_FLCTL_ERASE_SECTADDR.B21;

sfr unsigned long   volatile FLCTL_FLCTL_BANK0_INFO_WEPROT absolute 0x400110B0;
    const register unsigned short int PROT1 = 1;
    sbit  PROT1_bit at FLCTL_FLCTL_BANK0_INFO_WEPROT.B1;
    const register unsigned short int PROT0 = 0;
    sbit  PROT0_bit at FLCTL_FLCTL_BANK0_INFO_WEPROT.B0;

sfr unsigned long   volatile FLCTL_FLCTL_BANK0_MAIN_WEPROT absolute 0x400110B4;
    const register unsigned short int PROT31 = 31;
    sbit  PROT31_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B31;
    const register unsigned short int PROT30 = 30;
    sbit  PROT30_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B30;
    const register unsigned short int PROT29 = 29;
    sbit  PROT29_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B29;
    const register unsigned short int PROT28 = 28;
    sbit  PROT28_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B28;
    const register unsigned short int PROT27 = 27;
    sbit  PROT27_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B27;
    const register unsigned short int PROT26 = 26;
    sbit  PROT26_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B26;
    const register unsigned short int PROT25 = 25;
    sbit  PROT25_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B25;
    const register unsigned short int PROT24 = 24;
    sbit  PROT24_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B24;
    const register unsigned short int PROT23 = 23;
    sbit  PROT23_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B23;
    const register unsigned short int PROT22 = 22;
    sbit  PROT22_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B22;
    const register unsigned short int PROT21 = 21;
    sbit  PROT21_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B21;
    const register unsigned short int PROT20 = 20;
    sbit  PROT20_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B20;
    const register unsigned short int PROT19 = 19;
    sbit  PROT19_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B19;
    const register unsigned short int PROT18 = 18;
    sbit  PROT18_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B18;
    const register unsigned short int PROT17 = 17;
    sbit  PROT17_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B17;
    const register unsigned short int PROT16 = 16;
    sbit  PROT16_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B16;
    const register unsigned short int PROT15 = 15;
    sbit  PROT15_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B15;
    const register unsigned short int PROT14 = 14;
    sbit  PROT14_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B14;
    const register unsigned short int PROT13 = 13;
    sbit  PROT13_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B13;
    const register unsigned short int PROT12 = 12;
    sbit  PROT12_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B12;
    const register unsigned short int PROT11 = 11;
    sbit  PROT11_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B11;
    const register unsigned short int PROT10 = 10;
    sbit  PROT10_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B10;
    const register unsigned short int PROT9 = 9;
    sbit  PROT9_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B9;
    const register unsigned short int PROT8 = 8;
    sbit  PROT8_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B8;
    const register unsigned short int PROT7 = 7;
    sbit  PROT7_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B7;
    const register unsigned short int PROT6 = 6;
    sbit  PROT6_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B6;
    const register unsigned short int PROT5 = 5;
    sbit  PROT5_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B5;
    const register unsigned short int PROT4 = 4;
    sbit  PROT4_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B4;
    const register unsigned short int PROT3 = 3;
    sbit  PROT3_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B3;
    const register unsigned short int PROT2 = 2;
    sbit  PROT2_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B2;
    sbit  PROT1_FLCTL_FLCTL_BANK0_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B1;
    sbit  PROT0_FLCTL_FLCTL_BANK0_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MAIN_WEPROT.B0;

sfr unsigned long   volatile FLCTL_FLCTL_BANK1_INFO_WEPROT absolute 0x400110C0;
    sbit  PROT1_FLCTL_FLCTL_BANK1_INFO_WEPROT_bit at FLCTL_FLCTL_BANK1_INFO_WEPROT.B1;
    sbit  PROT0_FLCTL_FLCTL_BANK1_INFO_WEPROT_bit at FLCTL_FLCTL_BANK1_INFO_WEPROT.B0;

sfr unsigned long   volatile FLCTL_FLCTL_BANK1_MAIN_WEPROT absolute 0x400110C4;
    sbit  PROT31_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B31;
    sbit  PROT30_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B30;
    sbit  PROT29_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B29;
    sbit  PROT28_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B28;
    sbit  PROT27_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B27;
    sbit  PROT26_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B26;
    sbit  PROT25_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B25;
    sbit  PROT24_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B24;
    sbit  PROT23_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B23;
    sbit  PROT22_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B22;
    sbit  PROT21_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B21;
    sbit  PROT20_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B20;
    sbit  PROT19_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B19;
    sbit  PROT18_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B18;
    sbit  PROT17_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B17;
    sbit  PROT16_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B16;
    sbit  PROT15_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B15;
    sbit  PROT14_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B14;
    sbit  PROT13_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B13;
    sbit  PROT12_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B12;
    sbit  PROT11_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B11;
    sbit  PROT10_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B10;
    sbit  PROT9_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B9;
    sbit  PROT8_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B8;
    sbit  PROT7_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B7;
    sbit  PROT6_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B6;
    sbit  PROT5_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B5;
    sbit  PROT4_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B4;
    sbit  PROT3_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B3;
    sbit  PROT2_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B2;
    sbit  PROT1_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B1;
    sbit  PROT0_FLCTL_FLCTL_BANK1_MAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MAIN_WEPROT.B0;

sfr unsigned long   volatile FLCTL_FLCTL_BMRK_CTLSTAT absolute 0x400110D0;
    const register unsigned short int CMP_SEL = 3;
    sbit  CMP_SEL_bit at FLCTL_FLCTL_BMRK_CTLSTAT.B3;
    const register unsigned short int CMP_EN = 2;
    sbit  CMP_EN_bit at FLCTL_FLCTL_BMRK_CTLSTAT.B2;
    const register unsigned short int D_BMRK = 1;
    sbit  D_BMRK_bit at FLCTL_FLCTL_BMRK_CTLSTAT.B1;
    const register unsigned short int I_BMRK = 0;
    sbit  I_BMRK_bit at FLCTL_FLCTL_BMRK_CTLSTAT.B0;

sfr unsigned long   volatile FLCTL_FLCTL_BMRK_IFETCH absolute 0x400110D4;
    const register unsigned short int COUNT0 = 0;
    sbit  COUNT0_bit at FLCTL_FLCTL_BMRK_IFETCH.B0;
    const register unsigned short int COUNT1 = 1;
    sbit  COUNT1_bit at FLCTL_FLCTL_BMRK_IFETCH.B1;
    const register unsigned short int COUNT2 = 2;
    sbit  COUNT2_bit at FLCTL_FLCTL_BMRK_IFETCH.B2;
    const register unsigned short int COUNT3 = 3;
    sbit  COUNT3_bit at FLCTL_FLCTL_BMRK_IFETCH.B3;
    const register unsigned short int COUNT4 = 4;
    sbit  COUNT4_bit at FLCTL_FLCTL_BMRK_IFETCH.B4;
    const register unsigned short int COUNT5 = 5;
    sbit  COUNT5_bit at FLCTL_FLCTL_BMRK_IFETCH.B5;
    const register unsigned short int COUNT6 = 6;
    sbit  COUNT6_bit at FLCTL_FLCTL_BMRK_IFETCH.B6;
    const register unsigned short int COUNT7 = 7;
    sbit  COUNT7_bit at FLCTL_FLCTL_BMRK_IFETCH.B7;
    const register unsigned short int COUNT8 = 8;
    sbit  COUNT8_bit at FLCTL_FLCTL_BMRK_IFETCH.B8;
    const register unsigned short int COUNT9 = 9;
    sbit  COUNT9_bit at FLCTL_FLCTL_BMRK_IFETCH.B9;
    const register unsigned short int COUNT10 = 10;
    sbit  COUNT10_bit at FLCTL_FLCTL_BMRK_IFETCH.B10;
    const register unsigned short int COUNT11 = 11;
    sbit  COUNT11_bit at FLCTL_FLCTL_BMRK_IFETCH.B11;
    const register unsigned short int COUNT12 = 12;
    sbit  COUNT12_bit at FLCTL_FLCTL_BMRK_IFETCH.B12;
    const register unsigned short int COUNT13 = 13;
    sbit  COUNT13_bit at FLCTL_FLCTL_BMRK_IFETCH.B13;
    const register unsigned short int COUNT14 = 14;
    sbit  COUNT14_bit at FLCTL_FLCTL_BMRK_IFETCH.B14;
    const register unsigned short int COUNT15 = 15;
    sbit  COUNT15_bit at FLCTL_FLCTL_BMRK_IFETCH.B15;
    const register unsigned short int COUNT16 = 16;
    sbit  COUNT16_bit at FLCTL_FLCTL_BMRK_IFETCH.B16;
    const register unsigned short int COUNT17 = 17;
    sbit  COUNT17_bit at FLCTL_FLCTL_BMRK_IFETCH.B17;
    const register unsigned short int COUNT18 = 18;
    sbit  COUNT18_bit at FLCTL_FLCTL_BMRK_IFETCH.B18;
    const register unsigned short int COUNT19 = 19;
    sbit  COUNT19_bit at FLCTL_FLCTL_BMRK_IFETCH.B19;
    const register unsigned short int COUNT20 = 20;
    sbit  COUNT20_bit at FLCTL_FLCTL_BMRK_IFETCH.B20;
    const register unsigned short int COUNT21 = 21;
    sbit  COUNT21_bit at FLCTL_FLCTL_BMRK_IFETCH.B21;
    const register unsigned short int COUNT22 = 22;
    sbit  COUNT22_bit at FLCTL_FLCTL_BMRK_IFETCH.B22;
    const register unsigned short int COUNT23 = 23;
    sbit  COUNT23_bit at FLCTL_FLCTL_BMRK_IFETCH.B23;
    const register unsigned short int COUNT24 = 24;
    sbit  COUNT24_bit at FLCTL_FLCTL_BMRK_IFETCH.B24;
    const register unsigned short int COUNT25 = 25;
    sbit  COUNT25_bit at FLCTL_FLCTL_BMRK_IFETCH.B25;
    const register unsigned short int COUNT26 = 26;
    sbit  COUNT26_bit at FLCTL_FLCTL_BMRK_IFETCH.B26;
    const register unsigned short int COUNT27 = 27;
    sbit  COUNT27_bit at FLCTL_FLCTL_BMRK_IFETCH.B27;
    const register unsigned short int COUNT28 = 28;
    sbit  COUNT28_bit at FLCTL_FLCTL_BMRK_IFETCH.B28;
    const register unsigned short int COUNT29 = 29;
    sbit  COUNT29_bit at FLCTL_FLCTL_BMRK_IFETCH.B29;
    const register unsigned short int COUNT30 = 30;
    sbit  COUNT30_bit at FLCTL_FLCTL_BMRK_IFETCH.B30;
    const register unsigned short int COUNT31 = 31;
    sbit  COUNT31_bit at FLCTL_FLCTL_BMRK_IFETCH.B31;

sfr unsigned long   volatile FLCTL_FLCTL_BMRK_DREAD absolute 0x400110D8;
    sbit  COUNT0_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B0;
    sbit  COUNT1_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B1;
    sbit  COUNT2_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B2;
    sbit  COUNT3_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B3;
    sbit  COUNT4_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B4;
    sbit  COUNT5_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B5;
    sbit  COUNT6_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B6;
    sbit  COUNT7_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B7;
    sbit  COUNT8_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B8;
    sbit  COUNT9_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B9;
    sbit  COUNT10_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B10;
    sbit  COUNT11_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B11;
    sbit  COUNT12_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B12;
    sbit  COUNT13_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B13;
    sbit  COUNT14_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B14;
    sbit  COUNT15_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B15;
    sbit  COUNT16_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B16;
    sbit  COUNT17_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B17;
    sbit  COUNT18_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B18;
    sbit  COUNT19_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B19;
    sbit  COUNT20_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B20;
    sbit  COUNT21_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B21;
    sbit  COUNT22_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B22;
    sbit  COUNT23_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B23;
    sbit  COUNT24_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B24;
    sbit  COUNT25_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B25;
    sbit  COUNT26_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B26;
    sbit  COUNT27_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B27;
    sbit  COUNT28_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B28;
    sbit  COUNT29_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B29;
    sbit  COUNT30_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B30;
    sbit  COUNT31_FLCTL_FLCTL_BMRK_DREAD_bit at FLCTL_FLCTL_BMRK_DREAD.B31;

sfr unsigned long   volatile FLCTL_FLCTL_BMRK_CMP absolute 0x400110DC;
    sbit  COUNT0_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B0;
    sbit  COUNT1_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B1;
    sbit  COUNT2_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B2;
    sbit  COUNT3_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B3;
    sbit  COUNT4_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B4;
    sbit  COUNT5_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B5;
    sbit  COUNT6_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B6;
    sbit  COUNT7_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B7;
    sbit  COUNT8_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B8;
    sbit  COUNT9_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B9;
    sbit  COUNT10_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B10;
    sbit  COUNT11_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B11;
    sbit  COUNT12_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B12;
    sbit  COUNT13_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B13;
    sbit  COUNT14_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B14;
    sbit  COUNT15_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B15;
    sbit  COUNT16_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B16;
    sbit  COUNT17_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B17;
    sbit  COUNT18_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B18;
    sbit  COUNT19_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B19;
    sbit  COUNT20_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B20;
    sbit  COUNT21_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B21;
    sbit  COUNT22_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B22;
    sbit  COUNT23_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B23;
    sbit  COUNT24_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B24;
    sbit  COUNT25_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B25;
    sbit  COUNT26_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B26;
    sbit  COUNT27_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B27;
    sbit  COUNT28_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B28;
    sbit  COUNT29_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B29;
    sbit  COUNT30_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B30;
    sbit  COUNT31_FLCTL_FLCTL_BMRK_CMP_bit at FLCTL_FLCTL_BMRK_CMP.B31;

sfr unsigned long   volatile FLCTL_FLCTL_IFG      absolute 0x400110F0;
    const register unsigned short int PRG_ERR = 9;
    sbit  PRG_ERR_bit at FLCTL_FLCTL_IFG.B9;
    const register unsigned short int BMRK = 8;
    sbit  BMRK_bit at FLCTL_FLCTL_IFG.B8;
    const register unsigned short int ERASE_ = 5;
    sbit  ERASE_bit at FLCTL_FLCTL_IFG.B5;
    const register unsigned short int PRGB = 4;
    sbit  PRGB_bit at FLCTL_FLCTL_IFG.B4;
    const register unsigned short int PRG = 3;
    sbit  PRG_bit at FLCTL_FLCTL_IFG.B3;
    const register unsigned short int AVPST = 2;
    sbit  AVPST_bit at FLCTL_FLCTL_IFG.B2;
    const register unsigned short int AVPRE = 1;
    sbit  AVPRE_bit at FLCTL_FLCTL_IFG.B1;
    const register unsigned short int RDBRST = 0;
    sbit  RDBRST_bit at FLCTL_FLCTL_IFG.B0;

sfr unsigned long   volatile FLCTL_FLCTL_IE       absolute 0x400110F4;
    sbit  PRG_ERR_FLCTL_FLCTL_IE_bit at FLCTL_FLCTL_IE.B9;
    sbit  BMRK_FLCTL_FLCTL_IE_bit at FLCTL_FLCTL_IE.B8;
    sbit  ERASE_FLCTL_FLCTL_IE_bit at FLCTL_FLCTL_IE.B5;
    sbit  PRGB_FLCTL_FLCTL_IE_bit at FLCTL_FLCTL_IE.B4;
    sbit  PRG_FLCTL_FLCTL_IE_bit at FLCTL_FLCTL_IE.B3;
    sbit  AVPST_FLCTL_FLCTL_IE_bit at FLCTL_FLCTL_IE.B2;
    sbit  AVPRE_FLCTL_FLCTL_IE_bit at FLCTL_FLCTL_IE.B1;
    sbit  RDBRST_FLCTL_FLCTL_IE_bit at FLCTL_FLCTL_IE.B0;

sfr unsigned long   volatile FLCTL_FLCTL_CLRIFG   absolute 0x400110F8;
    sbit  PRG_ERR_FLCTL_FLCTL_CLRIFG_bit at FLCTL_FLCTL_CLRIFG.B9;
    sbit  BMRK_FLCTL_FLCTL_CLRIFG_bit at FLCTL_FLCTL_CLRIFG.B8;
    sbit  ERASE_FLCTL_FLCTL_CLRIFG_bit at FLCTL_FLCTL_CLRIFG.B5;
    sbit  PRGB_FLCTL_FLCTL_CLRIFG_bit at FLCTL_FLCTL_CLRIFG.B4;
    sbit  PRG_FLCTL_FLCTL_CLRIFG_bit at FLCTL_FLCTL_CLRIFG.B3;
    sbit  AVPST_FLCTL_FLCTL_CLRIFG_bit at FLCTL_FLCTL_CLRIFG.B2;
    sbit  AVPRE_FLCTL_FLCTL_CLRIFG_bit at FLCTL_FLCTL_CLRIFG.B1;
    sbit  RDBRST_FLCTL_FLCTL_CLRIFG_bit at FLCTL_FLCTL_CLRIFG.B0;

sfr unsigned long   volatile FLCTL_FLCTL_SETIFG   absolute 0x400110FC;
    sbit  PRG_ERR_FLCTL_FLCTL_SETIFG_bit at FLCTL_FLCTL_SETIFG.B9;
    sbit  BMRK_FLCTL_FLCTL_SETIFG_bit at FLCTL_FLCTL_SETIFG.B8;
    sbit  ERASE_FLCTL_FLCTL_SETIFG_bit at FLCTL_FLCTL_SETIFG.B5;
    sbit  PRGB_FLCTL_FLCTL_SETIFG_bit at FLCTL_FLCTL_SETIFG.B4;
    sbit  PRG_FLCTL_FLCTL_SETIFG_bit at FLCTL_FLCTL_SETIFG.B3;
    sbit  AVPST_FLCTL_FLCTL_SETIFG_bit at FLCTL_FLCTL_SETIFG.B2;
    sbit  AVPRE_FLCTL_FLCTL_SETIFG_bit at FLCTL_FLCTL_SETIFG.B1;
    sbit  RDBRST_FLCTL_FLCTL_SETIFG_bit at FLCTL_FLCTL_SETIFG.B0;

sfr unsigned long   volatile FLCTL_FLCTL_READ_TIMCTL absolute 0x40011100;
    const register unsigned short int SETUP_LONG0 = 16;
    sbit  SETUP_LONG0_bit at FLCTL_FLCTL_READ_TIMCTL.B16;
    const register unsigned short int SETUP_LONG1 = 17;
    sbit  SETUP_LONG1_bit at FLCTL_FLCTL_READ_TIMCTL.B17;
    const register unsigned short int SETUP_LONG2 = 18;
    sbit  SETUP_LONG2_bit at FLCTL_FLCTL_READ_TIMCTL.B18;
    const register unsigned short int SETUP_LONG3 = 19;
    sbit  SETUP_LONG3_bit at FLCTL_FLCTL_READ_TIMCTL.B19;
    const register unsigned short int SETUP_LONG4 = 20;
    sbit  SETUP_LONG4_bit at FLCTL_FLCTL_READ_TIMCTL.B20;
    const register unsigned short int SETUP_LONG5 = 21;
    sbit  SETUP_LONG5_bit at FLCTL_FLCTL_READ_TIMCTL.B21;
    const register unsigned short int SETUP_LONG6 = 22;
    sbit  SETUP_LONG6_bit at FLCTL_FLCTL_READ_TIMCTL.B22;
    const register unsigned short int SETUP_LONG7 = 23;
    sbit  SETUP_LONG7_bit at FLCTL_FLCTL_READ_TIMCTL.B23;
    const register unsigned short int IREF_BOOST10 = 12;
    sbit  IREF_BOOST10_bit at FLCTL_FLCTL_READ_TIMCTL.B12;
    const register unsigned short int IREF_BOOST11 = 13;
    sbit  IREF_BOOST11_bit at FLCTL_FLCTL_READ_TIMCTL.B13;
    const register unsigned short int IREF_BOOST12 = 14;
    sbit  IREF_BOOST12_bit at FLCTL_FLCTL_READ_TIMCTL.B14;
    const register unsigned short int IREF_BOOST13 = 15;
    sbit  IREF_BOOST13_bit at FLCTL_FLCTL_READ_TIMCTL.B15;
    const register unsigned short int SETUP0 = 0;
    sbit  SETUP0_bit at FLCTL_FLCTL_READ_TIMCTL.B0;
    const register unsigned short int SETUP1 = 1;
    sbit  SETUP1_bit at FLCTL_FLCTL_READ_TIMCTL.B1;
    const register unsigned short int SETUP2 = 2;
    sbit  SETUP2_bit at FLCTL_FLCTL_READ_TIMCTL.B2;
    const register unsigned short int SETUP3 = 3;
    sbit  SETUP3_bit at FLCTL_FLCTL_READ_TIMCTL.B3;
    const register unsigned short int SETUP4 = 4;
    sbit  SETUP4_bit at FLCTL_FLCTL_READ_TIMCTL.B4;
    const register unsigned short int SETUP5 = 5;
    sbit  SETUP5_bit at FLCTL_FLCTL_READ_TIMCTL.B5;
    const register unsigned short int SETUP6 = 6;
    sbit  SETUP6_bit at FLCTL_FLCTL_READ_TIMCTL.B6;
    const register unsigned short int SETUP7 = 7;
    sbit  SETUP7_bit at FLCTL_FLCTL_READ_TIMCTL.B7;

sfr unsigned long   volatile FLCTL_FLCTL_READMARGIN_TIMCTL absolute 0x40011104;
    sbit  SETUP0_FLCTL_FLCTL_READMARGIN_TIMCTL_bit at FLCTL_FLCTL_READMARGIN_TIMCTL.B0;
    sbit  SETUP1_FLCTL_FLCTL_READMARGIN_TIMCTL_bit at FLCTL_FLCTL_READMARGIN_TIMCTL.B1;
    sbit  SETUP2_FLCTL_FLCTL_READMARGIN_TIMCTL_bit at FLCTL_FLCTL_READMARGIN_TIMCTL.B2;
    sbit  SETUP3_FLCTL_FLCTL_READMARGIN_TIMCTL_bit at FLCTL_FLCTL_READMARGIN_TIMCTL.B3;
    sbit  SETUP4_FLCTL_FLCTL_READMARGIN_TIMCTL_bit at FLCTL_FLCTL_READMARGIN_TIMCTL.B4;
    sbit  SETUP5_FLCTL_FLCTL_READMARGIN_TIMCTL_bit at FLCTL_FLCTL_READMARGIN_TIMCTL.B5;
    sbit  SETUP6_FLCTL_FLCTL_READMARGIN_TIMCTL_bit at FLCTL_FLCTL_READMARGIN_TIMCTL.B6;
    sbit  SETUP7_FLCTL_FLCTL_READMARGIN_TIMCTL_bit at FLCTL_FLCTL_READMARGIN_TIMCTL.B7;

sfr unsigned long   volatile FLCTL_FLCTL_PRGVER_TIMCTL absolute 0x40011108;
    const register unsigned short int HOLD0 = 12;
    sbit  HOLD0_bit at FLCTL_FLCTL_PRGVER_TIMCTL.B12;
    const register unsigned short int HOLD1 = 13;
    sbit  HOLD1_bit at FLCTL_FLCTL_PRGVER_TIMCTL.B13;
    const register unsigned short int HOLD2 = 14;
    sbit  HOLD2_bit at FLCTL_FLCTL_PRGVER_TIMCTL.B14;
    const register unsigned short int HOLD3 = 15;
    sbit  HOLD3_bit at FLCTL_FLCTL_PRGVER_TIMCTL.B15;
    const register unsigned short int ACTIVE0 = 8;
    sbit  ACTIVE0_bit at FLCTL_FLCTL_PRGVER_TIMCTL.B8;
    const register unsigned short int ACTIVE1 = 9;
    sbit  ACTIVE1_bit at FLCTL_FLCTL_PRGVER_TIMCTL.B9;
    const register unsigned short int ACTIVE2 = 10;
    sbit  ACTIVE2_bit at FLCTL_FLCTL_PRGVER_TIMCTL.B10;
    const register unsigned short int ACTIVE3 = 11;
    sbit  ACTIVE3_bit at FLCTL_FLCTL_PRGVER_TIMCTL.B11;
    sbit  SETUP0_FLCTL_FLCTL_PRGVER_TIMCTL_bit at FLCTL_FLCTL_PRGVER_TIMCTL.B0;
    sbit  SETUP1_FLCTL_FLCTL_PRGVER_TIMCTL_bit at FLCTL_FLCTL_PRGVER_TIMCTL.B1;
    sbit  SETUP2_FLCTL_FLCTL_PRGVER_TIMCTL_bit at FLCTL_FLCTL_PRGVER_TIMCTL.B2;
    sbit  SETUP3_FLCTL_FLCTL_PRGVER_TIMCTL_bit at FLCTL_FLCTL_PRGVER_TIMCTL.B3;
    sbit  SETUP4_FLCTL_FLCTL_PRGVER_TIMCTL_bit at FLCTL_FLCTL_PRGVER_TIMCTL.B4;
    sbit  SETUP5_FLCTL_FLCTL_PRGVER_TIMCTL_bit at FLCTL_FLCTL_PRGVER_TIMCTL.B5;
    sbit  SETUP6_FLCTL_FLCTL_PRGVER_TIMCTL_bit at FLCTL_FLCTL_PRGVER_TIMCTL.B6;
    sbit  SETUP7_FLCTL_FLCTL_PRGVER_TIMCTL_bit at FLCTL_FLCTL_PRGVER_TIMCTL.B7;

sfr unsigned long   volatile FLCTL_FLCTL_ERSVER_TIMCTL absolute 0x4001110C;
    sbit  SETUP0_FLCTL_FLCTL_ERSVER_TIMCTL_bit at FLCTL_FLCTL_ERSVER_TIMCTL.B0;
    sbit  SETUP1_FLCTL_FLCTL_ERSVER_TIMCTL_bit at FLCTL_FLCTL_ERSVER_TIMCTL.B1;
    sbit  SETUP2_FLCTL_FLCTL_ERSVER_TIMCTL_bit at FLCTL_FLCTL_ERSVER_TIMCTL.B2;
    sbit  SETUP3_FLCTL_FLCTL_ERSVER_TIMCTL_bit at FLCTL_FLCTL_ERSVER_TIMCTL.B3;
    sbit  SETUP4_FLCTL_FLCTL_ERSVER_TIMCTL_bit at FLCTL_FLCTL_ERSVER_TIMCTL.B4;
    sbit  SETUP5_FLCTL_FLCTL_ERSVER_TIMCTL_bit at FLCTL_FLCTL_ERSVER_TIMCTL.B5;
    sbit  SETUP6_FLCTL_FLCTL_ERSVER_TIMCTL_bit at FLCTL_FLCTL_ERSVER_TIMCTL.B6;
    sbit  SETUP7_FLCTL_FLCTL_ERSVER_TIMCTL_bit at FLCTL_FLCTL_ERSVER_TIMCTL.B7;

sfr unsigned long   volatile FLCTL_FLCTL_LKGVER_TIMCTL absolute 0x40011110;
    sbit  SETUP0_FLCTL_FLCTL_LKGVER_TIMCTL_bit at FLCTL_FLCTL_LKGVER_TIMCTL.B0;
    sbit  SETUP1_FLCTL_FLCTL_LKGVER_TIMCTL_bit at FLCTL_FLCTL_LKGVER_TIMCTL.B1;
    sbit  SETUP2_FLCTL_FLCTL_LKGVER_TIMCTL_bit at FLCTL_FLCTL_LKGVER_TIMCTL.B2;
    sbit  SETUP3_FLCTL_FLCTL_LKGVER_TIMCTL_bit at FLCTL_FLCTL_LKGVER_TIMCTL.B3;
    sbit  SETUP4_FLCTL_FLCTL_LKGVER_TIMCTL_bit at FLCTL_FLCTL_LKGVER_TIMCTL.B4;
    sbit  SETUP5_FLCTL_FLCTL_LKGVER_TIMCTL_bit at FLCTL_FLCTL_LKGVER_TIMCTL.B5;
    sbit  SETUP6_FLCTL_FLCTL_LKGVER_TIMCTL_bit at FLCTL_FLCTL_LKGVER_TIMCTL.B6;
    sbit  SETUP7_FLCTL_FLCTL_LKGVER_TIMCTL_bit at FLCTL_FLCTL_LKGVER_TIMCTL.B7;

sfr unsigned long   volatile FLCTL_FLCTL_PROGRAM_TIMCTL absolute 0x40011114;
    sbit  HOLD0_FLCTL_FLCTL_PROGRAM_TIMCTL_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B28;
    sbit  HOLD1_FLCTL_FLCTL_PROGRAM_TIMCTL_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B29;
    sbit  HOLD2_FLCTL_FLCTL_PROGRAM_TIMCTL_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B30;
    sbit  HOLD3_FLCTL_FLCTL_PROGRAM_TIMCTL_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B31;
    sbit  ACTIVE0_FLCTL_FLCTL_PROGRAM_TIMCTL_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B8;
    sbit  ACTIVE1_FLCTL_FLCTL_PROGRAM_TIMCTL_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B9;
    sbit  ACTIVE2_FLCTL_FLCTL_PROGRAM_TIMCTL_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B10;
    sbit  ACTIVE3_FLCTL_FLCTL_PROGRAM_TIMCTL_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B11;
    const register unsigned short int ACTIVE4 = 12;
    sbit  ACTIVE4_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B12;
    const register unsigned short int ACTIVE5 = 13;
    sbit  ACTIVE5_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B13;
    const register unsigned short int ACTIVE6 = 14;
    sbit  ACTIVE6_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B14;
    const register unsigned short int ACTIVE7 = 15;
    sbit  ACTIVE7_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B15;
    const register unsigned short int ACTIVE8 = 16;
    sbit  ACTIVE8_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B16;
    const register unsigned short int ACTIVE9 = 17;
    sbit  ACTIVE9_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B17;
    const register unsigned short int ACTIVE10 = 18;
    sbit  ACTIVE10_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B18;
    const register unsigned short int ACTIVE11 = 19;
    sbit  ACTIVE11_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B19;
    const register unsigned short int ACTIVE12 = 20;
    sbit  ACTIVE12_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B20;
    const register unsigned short int ACTIVE13 = 21;
    sbit  ACTIVE13_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B21;
    const register unsigned short int ACTIVE14 = 22;
    sbit  ACTIVE14_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B22;
    const register unsigned short int ACTIVE15 = 23;
    sbit  ACTIVE15_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B23;
    const register unsigned short int ACTIVE16 = 24;
    sbit  ACTIVE16_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B24;
    const register unsigned short int ACTIVE17 = 25;
    sbit  ACTIVE17_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B25;
    const register unsigned short int ACTIVE18 = 26;
    sbit  ACTIVE18_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B26;
    const register unsigned short int ACTIVE19 = 27;
    sbit  ACTIVE19_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B27;
    sbit  SETUP0_FLCTL_FLCTL_PROGRAM_TIMCTL_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B0;
    sbit  SETUP1_FLCTL_FLCTL_PROGRAM_TIMCTL_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B1;
    sbit  SETUP2_FLCTL_FLCTL_PROGRAM_TIMCTL_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B2;
    sbit  SETUP3_FLCTL_FLCTL_PROGRAM_TIMCTL_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B3;
    sbit  SETUP4_FLCTL_FLCTL_PROGRAM_TIMCTL_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B4;
    sbit  SETUP5_FLCTL_FLCTL_PROGRAM_TIMCTL_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B5;
    sbit  SETUP6_FLCTL_FLCTL_PROGRAM_TIMCTL_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B6;
    sbit  SETUP7_FLCTL_FLCTL_PROGRAM_TIMCTL_bit at FLCTL_FLCTL_PROGRAM_TIMCTL.B7;

sfr unsigned long   volatile FLCTL_FLCTL_ERASE_TIMCTL absolute 0x40011118;
    sbit  HOLD0_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B28;
    sbit  HOLD1_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B29;
    sbit  HOLD2_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B30;
    sbit  HOLD3_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B31;
    sbit  ACTIVE0_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B8;
    sbit  ACTIVE1_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B9;
    sbit  ACTIVE2_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B10;
    sbit  ACTIVE3_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B11;
    sbit  ACTIVE4_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B12;
    sbit  ACTIVE5_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B13;
    sbit  ACTIVE6_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B14;
    sbit  ACTIVE7_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B15;
    sbit  ACTIVE8_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B16;
    sbit  ACTIVE9_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B17;
    sbit  ACTIVE10_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B18;
    sbit  ACTIVE11_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B19;
    sbit  ACTIVE12_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B20;
    sbit  ACTIVE13_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B21;
    sbit  ACTIVE14_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B22;
    sbit  ACTIVE15_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B23;
    sbit  ACTIVE16_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B24;
    sbit  ACTIVE17_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B25;
    sbit  ACTIVE18_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B26;
    sbit  ACTIVE19_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B27;
    sbit  SETUP0_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B0;
    sbit  SETUP1_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B1;
    sbit  SETUP2_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B2;
    sbit  SETUP3_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B3;
    sbit  SETUP4_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B4;
    sbit  SETUP5_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B5;
    sbit  SETUP6_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B6;
    sbit  SETUP7_FLCTL_FLCTL_ERASE_TIMCTL_bit at FLCTL_FLCTL_ERASE_TIMCTL.B7;

sfr unsigned long   volatile FLCTL_FLCTL_MASSERASE_TIMCTL absolute 0x4001111C;
    const register unsigned short int BOOST_HOLD0 = 8;
    sbit  BOOST_HOLD0_bit at FLCTL_FLCTL_MASSERASE_TIMCTL.B8;
    const register unsigned short int BOOST_HOLD1 = 9;
    sbit  BOOST_HOLD1_bit at FLCTL_FLCTL_MASSERASE_TIMCTL.B9;
    const register unsigned short int BOOST_HOLD2 = 10;
    sbit  BOOST_HOLD2_bit at FLCTL_FLCTL_MASSERASE_TIMCTL.B10;
    const register unsigned short int BOOST_HOLD3 = 11;
    sbit  BOOST_HOLD3_bit at FLCTL_FLCTL_MASSERASE_TIMCTL.B11;
    const register unsigned short int BOOST_HOLD4 = 12;
    sbit  BOOST_HOLD4_bit at FLCTL_FLCTL_MASSERASE_TIMCTL.B12;
    const register unsigned short int BOOST_HOLD5 = 13;
    sbit  BOOST_HOLD5_bit at FLCTL_FLCTL_MASSERASE_TIMCTL.B13;
    const register unsigned short int BOOST_HOLD6 = 14;
    sbit  BOOST_HOLD6_bit at FLCTL_FLCTL_MASSERASE_TIMCTL.B14;
    const register unsigned short int BOOST_HOLD7 = 15;
    sbit  BOOST_HOLD7_bit at FLCTL_FLCTL_MASSERASE_TIMCTL.B15;
    const register unsigned short int BOOST_ACTIVE0 = 0;
    sbit  BOOST_ACTIVE0_bit at FLCTL_FLCTL_MASSERASE_TIMCTL.B0;
    const register unsigned short int BOOST_ACTIVE1 = 1;
    sbit  BOOST_ACTIVE1_bit at FLCTL_FLCTL_MASSERASE_TIMCTL.B1;
    const register unsigned short int BOOST_ACTIVE2 = 2;
    sbit  BOOST_ACTIVE2_bit at FLCTL_FLCTL_MASSERASE_TIMCTL.B2;
    const register unsigned short int BOOST_ACTIVE3 = 3;
    sbit  BOOST_ACTIVE3_bit at FLCTL_FLCTL_MASSERASE_TIMCTL.B3;
    const register unsigned short int BOOST_ACTIVE4 = 4;
    sbit  BOOST_ACTIVE4_bit at FLCTL_FLCTL_MASSERASE_TIMCTL.B4;
    const register unsigned short int BOOST_ACTIVE5 = 5;
    sbit  BOOST_ACTIVE5_bit at FLCTL_FLCTL_MASSERASE_TIMCTL.B5;
    const register unsigned short int BOOST_ACTIVE6 = 6;
    sbit  BOOST_ACTIVE6_bit at FLCTL_FLCTL_MASSERASE_TIMCTL.B6;
    const register unsigned short int BOOST_ACTIVE7 = 7;
    sbit  BOOST_ACTIVE7_bit at FLCTL_FLCTL_MASSERASE_TIMCTL.B7;

sfr unsigned long   volatile FLCTL_FLCTL_BURSTPRG_TIMCTL absolute 0x40011120;
    sbit  ACTIVE0_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B8;
    sbit  ACTIVE1_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B9;
    sbit  ACTIVE2_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B10;
    sbit  ACTIVE3_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B11;
    sbit  ACTIVE4_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B12;
    sbit  ACTIVE5_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B13;
    sbit  ACTIVE6_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B14;
    sbit  ACTIVE7_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B15;
    sbit  ACTIVE8_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B16;
    sbit  ACTIVE9_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B17;
    sbit  ACTIVE10_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B18;
    sbit  ACTIVE11_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B19;
    sbit  ACTIVE12_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B20;
    sbit  ACTIVE13_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B21;
    sbit  ACTIVE14_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B22;
    sbit  ACTIVE15_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B23;
    sbit  ACTIVE16_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B24;
    sbit  ACTIVE17_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B25;
    sbit  ACTIVE18_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B26;
    sbit  ACTIVE19_FLCTL_FLCTL_BURSTPRG_TIMCTL_bit at FLCTL_FLCTL_BURSTPRG_TIMCTL.B27;

sfr unsigned long   volatile FLCTL_FLCTL_TRIMCFG_CTL absolute 0x40011300;
    const register unsigned short int RED_COL_BNK10 = 24;
    sbit  RED_COL_BNK10_bit at FLCTL_FLCTL_TRIMCFG_CTL.B24;
    const register unsigned short int RED_COL_BNK11 = 25;
    sbit  RED_COL_BNK11_bit at FLCTL_FLCTL_TRIMCFG_CTL.B25;
    const register unsigned short int RED_COL_BNK12 = 26;
    sbit  RED_COL_BNK12_bit at FLCTL_FLCTL_TRIMCFG_CTL.B26;
    const register unsigned short int RED_COL_BNK13 = 27;
    sbit  RED_COL_BNK13_bit at FLCTL_FLCTL_TRIMCFG_CTL.B27;
    const register unsigned short int RED_COL_BNK14 = 28;
    sbit  RED_COL_BNK14_bit at FLCTL_FLCTL_TRIMCFG_CTL.B28;
    const register unsigned short int RED_COL_BNK15 = 29;
    sbit  RED_COL_BNK15_bit at FLCTL_FLCTL_TRIMCFG_CTL.B29;
    const register unsigned short int RED_COL_BNK16 = 30;
    sbit  RED_COL_BNK16_bit at FLCTL_FLCTL_TRIMCFG_CTL.B30;
    const register unsigned short int RED_COL_BNK17 = 31;
    sbit  RED_COL_BNK17_bit at FLCTL_FLCTL_TRIMCFG_CTL.B31;
    const register unsigned short int RED_COL_BNK00 = 16;
    sbit  RED_COL_BNK00_bit at FLCTL_FLCTL_TRIMCFG_CTL.B16;
    const register unsigned short int RED_COL_BNK01 = 17;
    sbit  RED_COL_BNK01_bit at FLCTL_FLCTL_TRIMCFG_CTL.B17;
    const register unsigned short int RED_COL_BNK02 = 18;
    sbit  RED_COL_BNK02_bit at FLCTL_FLCTL_TRIMCFG_CTL.B18;
    const register unsigned short int RED_COL_BNK03 = 19;
    sbit  RED_COL_BNK03_bit at FLCTL_FLCTL_TRIMCFG_CTL.B19;
    const register unsigned short int RED_COL_BNK04 = 20;
    sbit  RED_COL_BNK04_bit at FLCTL_FLCTL_TRIMCFG_CTL.B20;
    const register unsigned short int RED_COL_BNK05 = 21;
    sbit  RED_COL_BNK05_bit at FLCTL_FLCTL_TRIMCFG_CTL.B21;
    const register unsigned short int RED_COL_BNK06 = 22;
    sbit  RED_COL_BNK06_bit at FLCTL_FLCTL_TRIMCFG_CTL.B22;
    const register unsigned short int RED_COL_BNK07 = 23;
    sbit  RED_COL_BNK07_bit at FLCTL_FLCTL_TRIMCFG_CTL.B23;
    const register unsigned short int RED_EN_1 = 3;
    sbit  RED_EN_1_bit at FLCTL_FLCTL_TRIMCFG_CTL.B3;
    const register unsigned short int TRIM_EN_1 = 2;
    sbit  TRIM_EN_1_bit at FLCTL_FLCTL_TRIMCFG_CTL.B2;
    const register unsigned short int RED_EN_0 = 1;
    sbit  RED_EN_0_bit at FLCTL_FLCTL_TRIMCFG_CTL.B1;
    const register unsigned short int TRIM_EN_0 = 0;
    sbit  TRIM_EN_0_bit at FLCTL_FLCTL_TRIMCFG_CTL.B0;

sfr unsigned long   volatile FLCTL_FLCTL_TRIMCFG0 absolute 0x40011304;
    const register unsigned short int SPARETRIM_LT0 = 17;
    sbit  SPARETRIM_LT0_bit at FLCTL_FLCTL_TRIMCFG0.B17;
    const register unsigned short int SPARETRIM_LT1 = 18;
    sbit  SPARETRIM_LT1_bit at FLCTL_FLCTL_TRIMCFG0.B18;
    const register unsigned short int PDIODE_TEST = 16;
    sbit  PDIODE_TEST_bit at FLCTL_FLCTL_TRIMCFG0.B16;
    const register unsigned short int SPARETRIM_RT0 = 14;
    sbit  SPARETRIM_RT0_bit at FLCTL_FLCTL_TRIMCFG0.B14;
    const register unsigned short int SPARETRIM_RT1 = 15;
    sbit  SPARETRIM_RT1_bit at FLCTL_FLCTL_TRIMCFG0.B15;
    const register unsigned short int ENWRD_DLY0 = 12;
    sbit  ENWRD_DLY0_bit at FLCTL_FLCTL_TRIMCFG0.B12;
    const register unsigned short int ENWRD_DLY1 = 13;
    sbit  ENWRD_DLY1_bit at FLCTL_FLCTL_TRIMCFG0.B13;
    const register unsigned short int SAPR_DLY0 = 10;
    sbit  SAPR_DLY0_bit at FLCTL_FLCTL_TRIMCFG0.B10;
    const register unsigned short int SAPR_DLY1 = 11;
    sbit  SAPR_DLY1_bit at FLCTL_FLCTL_TRIMCFG0.B11;
    const register unsigned short int SALD_TRIM0 = 7;
    sbit  SALD_TRIM0_bit at FLCTL_FLCTL_TRIMCFG0.B7;
    const register unsigned short int SALD_TRIM1 = 8;
    sbit  SALD_TRIM1_bit at FLCTL_FLCTL_TRIMCFG0.B8;
    const register unsigned short int SALD_TRIM2 = 9;
    sbit  SALD_TRIM2_bit at FLCTL_FLCTL_TRIMCFG0.B9;
    const register unsigned short int EVTRIM0 = 3;
    sbit  EVTRIM0_bit at FLCTL_FLCTL_TRIMCFG0.B3;
    const register unsigned short int EVTRIM1 = 4;
    sbit  EVTRIM1_bit at FLCTL_FLCTL_TRIMCFG0.B4;
    const register unsigned short int EVTRIM2 = 5;
    sbit  EVTRIM2_bit at FLCTL_FLCTL_TRIMCFG0.B5;
    const register unsigned short int EVTRIM3 = 6;
    sbit  EVTRIM3_bit at FLCTL_FLCTL_TRIMCFG0.B6;
    const register unsigned short int PRGTRIM0 = 0;
    sbit  PRGTRIM0_bit at FLCTL_FLCTL_TRIMCFG0.B0;
    const register unsigned short int PRGTRIM1 = 1;
    sbit  PRGTRIM1_bit at FLCTL_FLCTL_TRIMCFG0.B1;
    const register unsigned short int PRGTRIM2 = 2;
    sbit  PRGTRIM2_bit at FLCTL_FLCTL_TRIMCFG0.B2;

sfr unsigned long   volatile FLCTL_FLCTL_TRIMCFG1 absolute 0x40011308;
    const register unsigned short int LKGVER_CT0 = 24;
    sbit  LKGVER_CT0_bit at FLCTL_FLCTL_TRIMCFG1.B24;
    const register unsigned short int LKGVER_CT1 = 25;
    sbit  LKGVER_CT1_bit at FLCTL_FLCTL_TRIMCFG1.B25;
    const register unsigned short int LKGVER_CT2 = 26;
    sbit  LKGVER_CT2_bit at FLCTL_FLCTL_TRIMCFG1.B26;
    const register unsigned short int LKGVER_CT3 = 27;
    sbit  LKGVER_CT3_bit at FLCTL_FLCTL_TRIMCFG1.B27;
    const register unsigned short int LKGVER_CT4 = 28;
    sbit  LKGVER_CT4_bit at FLCTL_FLCTL_TRIMCFG1.B28;
    const register unsigned short int LKGVER_CT5 = 29;
    sbit  LKGVER_CT5_bit at FLCTL_FLCTL_TRIMCFG1.B29;
    const register unsigned short int LKGVER_CT6 = 30;
    sbit  LKGVER_CT6_bit at FLCTL_FLCTL_TRIMCFG1.B30;
    const register unsigned short int LKGVER_CT7 = 31;
    sbit  LKGVER_CT7_bit at FLCTL_FLCTL_TRIMCFG1.B31;
    const register unsigned short int ERSVER_CT0 = 16;
    sbit  ERSVER_CT0_bit at FLCTL_FLCTL_TRIMCFG1.B16;
    const register unsigned short int ERSVER_CT1 = 17;
    sbit  ERSVER_CT1_bit at FLCTL_FLCTL_TRIMCFG1.B17;
    const register unsigned short int ERSVER_CT2 = 18;
    sbit  ERSVER_CT2_bit at FLCTL_FLCTL_TRIMCFG1.B18;
    const register unsigned short int ERSVER_CT3 = 19;
    sbit  ERSVER_CT3_bit at FLCTL_FLCTL_TRIMCFG1.B19;
    const register unsigned short int ERSVER_CT4 = 20;
    sbit  ERSVER_CT4_bit at FLCTL_FLCTL_TRIMCFG1.B20;
    const register unsigned short int ERSVER_CT5 = 21;
    sbit  ERSVER_CT5_bit at FLCTL_FLCTL_TRIMCFG1.B21;
    const register unsigned short int ERSVER_CT6 = 22;
    sbit  ERSVER_CT6_bit at FLCTL_FLCTL_TRIMCFG1.B22;
    const register unsigned short int ERSVER_CT7 = 23;
    sbit  ERSVER_CT7_bit at FLCTL_FLCTL_TRIMCFG1.B23;
    const register unsigned short int PRGVER_CT0 = 8;
    sbit  PRGVER_CT0_bit at FLCTL_FLCTL_TRIMCFG1.B8;
    const register unsigned short int PRGVER_CT1 = 9;
    sbit  PRGVER_CT1_bit at FLCTL_FLCTL_TRIMCFG1.B9;
    const register unsigned short int PRGVER_CT2 = 10;
    sbit  PRGVER_CT2_bit at FLCTL_FLCTL_TRIMCFG1.B10;
    const register unsigned short int PRGVER_CT3 = 11;
    sbit  PRGVER_CT3_bit at FLCTL_FLCTL_TRIMCFG1.B11;
    const register unsigned short int PRGVER_CT4 = 12;
    sbit  PRGVER_CT4_bit at FLCTL_FLCTL_TRIMCFG1.B12;
    const register unsigned short int PRGVER_CT5 = 13;
    sbit  PRGVER_CT5_bit at FLCTL_FLCTL_TRIMCFG1.B13;
    const register unsigned short int PRGVER_CT6 = 14;
    sbit  PRGVER_CT6_bit at FLCTL_FLCTL_TRIMCFG1.B14;
    const register unsigned short int PRGVER_CT7 = 15;
    sbit  PRGVER_CT7_bit at FLCTL_FLCTL_TRIMCFG1.B15;
    const register unsigned short int READ_CT0 = 0;
    sbit  READ_CT0_bit at FLCTL_FLCTL_TRIMCFG1.B0;
    const register unsigned short int READ_CT1 = 1;
    sbit  READ_CT1_bit at FLCTL_FLCTL_TRIMCFG1.B1;
    const register unsigned short int READ_CT2 = 2;
    sbit  READ_CT2_bit at FLCTL_FLCTL_TRIMCFG1.B2;
    const register unsigned short int READ_CT3 = 3;
    sbit  READ_CT3_bit at FLCTL_FLCTL_TRIMCFG1.B3;
    const register unsigned short int READ_CT4 = 4;
    sbit  READ_CT4_bit at FLCTL_FLCTL_TRIMCFG1.B4;
    const register unsigned short int READ_CT5 = 5;
    sbit  READ_CT5_bit at FLCTL_FLCTL_TRIMCFG1.B5;
    const register unsigned short int READ_CT6 = 6;
    sbit  READ_CT6_bit at FLCTL_FLCTL_TRIMCFG1.B6;
    const register unsigned short int READ_CT7 = 7;
    sbit  READ_CT7_bit at FLCTL_FLCTL_TRIMCFG1.B7;

sfr unsigned long   volatile FLCTL_FLCTL_TRIMCFG2 absolute 0x4001130C;
    const register unsigned short int RDMRG1B_CT0 = 24;
    sbit  RDMRG1B_CT0_bit at FLCTL_FLCTL_TRIMCFG2.B24;
    const register unsigned short int RDMRG1B_CT1 = 25;
    sbit  RDMRG1B_CT1_bit at FLCTL_FLCTL_TRIMCFG2.B25;
    const register unsigned short int RDMRG1B_CT2 = 26;
    sbit  RDMRG1B_CT2_bit at FLCTL_FLCTL_TRIMCFG2.B26;
    const register unsigned short int RDMRG1B_CT3 = 27;
    sbit  RDMRG1B_CT3_bit at FLCTL_FLCTL_TRIMCFG2.B27;
    const register unsigned short int RDMRG1B_CT4 = 28;
    sbit  RDMRG1B_CT4_bit at FLCTL_FLCTL_TRIMCFG2.B28;
    const register unsigned short int RDMRG1B_CT5 = 29;
    sbit  RDMRG1B_CT5_bit at FLCTL_FLCTL_TRIMCFG2.B29;
    const register unsigned short int RDMRG1B_CT6 = 30;
    sbit  RDMRG1B_CT6_bit at FLCTL_FLCTL_TRIMCFG2.B30;
    const register unsigned short int RDMRG1B_CT7 = 31;
    sbit  RDMRG1B_CT7_bit at FLCTL_FLCTL_TRIMCFG2.B31;
    const register unsigned short int RDMRG0B_CT0 = 16;
    sbit  RDMRG0B_CT0_bit at FLCTL_FLCTL_TRIMCFG2.B16;
    const register unsigned short int RDMRG0B_CT1 = 17;
    sbit  RDMRG0B_CT1_bit at FLCTL_FLCTL_TRIMCFG2.B17;
    const register unsigned short int RDMRG0B_CT2 = 18;
    sbit  RDMRG0B_CT2_bit at FLCTL_FLCTL_TRIMCFG2.B18;
    const register unsigned short int RDMRG0B_CT3 = 19;
    sbit  RDMRG0B_CT3_bit at FLCTL_FLCTL_TRIMCFG2.B19;
    const register unsigned short int RDMRG0B_CT4 = 20;
    sbit  RDMRG0B_CT4_bit at FLCTL_FLCTL_TRIMCFG2.B20;
    const register unsigned short int RDMRG0B_CT5 = 21;
    sbit  RDMRG0B_CT5_bit at FLCTL_FLCTL_TRIMCFG2.B21;
    const register unsigned short int RDMRG0B_CT6 = 22;
    sbit  RDMRG0B_CT6_bit at FLCTL_FLCTL_TRIMCFG2.B22;
    const register unsigned short int RDMRG0B_CT7 = 23;
    sbit  RDMRG0B_CT7_bit at FLCTL_FLCTL_TRIMCFG2.B23;
    const register unsigned short int RDMRG1_CT0 = 8;
    sbit  RDMRG1_CT0_bit at FLCTL_FLCTL_TRIMCFG2.B8;
    const register unsigned short int RDMRG1_CT1 = 9;
    sbit  RDMRG1_CT1_bit at FLCTL_FLCTL_TRIMCFG2.B9;
    const register unsigned short int RDMRG1_CT2 = 10;
    sbit  RDMRG1_CT2_bit at FLCTL_FLCTL_TRIMCFG2.B10;
    const register unsigned short int RDMRG1_CT3 = 11;
    sbit  RDMRG1_CT3_bit at FLCTL_FLCTL_TRIMCFG2.B11;
    const register unsigned short int RDMRG1_CT4 = 12;
    sbit  RDMRG1_CT4_bit at FLCTL_FLCTL_TRIMCFG2.B12;
    const register unsigned short int RDMRG1_CT5 = 13;
    sbit  RDMRG1_CT5_bit at FLCTL_FLCTL_TRIMCFG2.B13;
    const register unsigned short int RDMRG1_CT6 = 14;
    sbit  RDMRG1_CT6_bit at FLCTL_FLCTL_TRIMCFG2.B14;
    const register unsigned short int RDMRG1_CT7 = 15;
    sbit  RDMRG1_CT7_bit at FLCTL_FLCTL_TRIMCFG2.B15;
    const register unsigned short int RDMRG0_CT0 = 0;
    sbit  RDMRG0_CT0_bit at FLCTL_FLCTL_TRIMCFG2.B0;
    const register unsigned short int RDMRG0_CT1 = 1;
    sbit  RDMRG0_CT1_bit at FLCTL_FLCTL_TRIMCFG2.B1;
    const register unsigned short int RDMRG0_CT2 = 2;
    sbit  RDMRG0_CT2_bit at FLCTL_FLCTL_TRIMCFG2.B2;
    const register unsigned short int RDMRG0_CT3 = 3;
    sbit  RDMRG0_CT3_bit at FLCTL_FLCTL_TRIMCFG2.B3;
    const register unsigned short int RDMRG0_CT4 = 4;
    sbit  RDMRG0_CT4_bit at FLCTL_FLCTL_TRIMCFG2.B4;
    const register unsigned short int RDMRG0_CT5 = 5;
    sbit  RDMRG0_CT5_bit at FLCTL_FLCTL_TRIMCFG2.B5;
    const register unsigned short int RDMRG0_CT6 = 6;
    sbit  RDMRG0_CT6_bit at FLCTL_FLCTL_TRIMCFG2.B6;
    const register unsigned short int RDMRG0_CT7 = 7;
    sbit  RDMRG0_CT7_bit at FLCTL_FLCTL_TRIMCFG2.B7;

sfr unsigned long   volatile FLCTL_FLCTL_PTRIMCFG0 absolute 0x40011310;
    const register unsigned short int ERS_VHVCT0 = 20;
    sbit  ERS_VHVCT0_bit at FLCTL_FLCTL_PTRIMCFG0.B20;
    const register unsigned short int ERS_VHVCT1 = 21;
    sbit  ERS_VHVCT1_bit at FLCTL_FLCTL_PTRIMCFG0.B21;
    const register unsigned short int ERS_VHVCT2 = 22;
    sbit  ERS_VHVCT2_bit at FLCTL_FLCTL_PTRIMCFG0.B22;
    const register unsigned short int ERS_VHVCT3 = 23;
    sbit  ERS_VHVCT3_bit at FLCTL_FLCTL_PTRIMCFG0.B23;
    const register unsigned short int ERS_VHVCT4 = 24;
    sbit  ERS_VHVCT4_bit at FLCTL_FLCTL_PTRIMCFG0.B24;
    const register unsigned short int ERS_VHVCT5 = 25;
    sbit  ERS_VHVCT5_bit at FLCTL_FLCTL_PTRIMCFG0.B25;
    const register unsigned short int ERS_VHVCT6 = 26;
    sbit  ERS_VHVCT6_bit at FLCTL_FLCTL_PTRIMCFG0.B26;
    const register unsigned short int ERS_VHVCT7 = 27;
    sbit  ERS_VHVCT7_bit at FLCTL_FLCTL_PTRIMCFG0.B27;
    const register unsigned short int ERS_VHVCT8 = 28;
    sbit  ERS_VHVCT8_bit at FLCTL_FLCTL_PTRIMCFG0.B28;
    const register unsigned short int ERS_VHVCT9 = 29;
    sbit  ERS_VHVCT9_bit at FLCTL_FLCTL_PTRIMCFG0.B29;
    const register unsigned short int PRGVER_VHVCT0 = 10;
    sbit  PRGVER_VHVCT0_bit at FLCTL_FLCTL_PTRIMCFG0.B10;
    const register unsigned short int PRGVER_VHVCT1 = 11;
    sbit  PRGVER_VHVCT1_bit at FLCTL_FLCTL_PTRIMCFG0.B11;
    const register unsigned short int PRGVER_VHVCT2 = 12;
    sbit  PRGVER_VHVCT2_bit at FLCTL_FLCTL_PTRIMCFG0.B12;
    const register unsigned short int PRGVER_VHVCT3 = 13;
    sbit  PRGVER_VHVCT3_bit at FLCTL_FLCTL_PTRIMCFG0.B13;
    const register unsigned short int PRGVER_VHVCT4 = 14;
    sbit  PRGVER_VHVCT4_bit at FLCTL_FLCTL_PTRIMCFG0.B14;
    const register unsigned short int PRGVER_VHVCT5 = 15;
    sbit  PRGVER_VHVCT5_bit at FLCTL_FLCTL_PTRIMCFG0.B15;
    const register unsigned short int PRGVER_VHVCT6 = 16;
    sbit  PRGVER_VHVCT6_bit at FLCTL_FLCTL_PTRIMCFG0.B16;
    const register unsigned short int PRGVER_VHVCT7 = 17;
    sbit  PRGVER_VHVCT7_bit at FLCTL_FLCTL_PTRIMCFG0.B17;
    const register unsigned short int PRGVER_VHVCT8 = 18;
    sbit  PRGVER_VHVCT8_bit at FLCTL_FLCTL_PTRIMCFG0.B18;
    const register unsigned short int PRGVER_VHVCT9 = 19;
    sbit  PRGVER_VHVCT9_bit at FLCTL_FLCTL_PTRIMCFG0.B19;
    const register unsigned short int PRG_VHVCT0 = 0;
    sbit  PRG_VHVCT0_bit at FLCTL_FLCTL_PTRIMCFG0.B0;
    const register unsigned short int PRG_VHVCT1 = 1;
    sbit  PRG_VHVCT1_bit at FLCTL_FLCTL_PTRIMCFG0.B1;
    const register unsigned short int PRG_VHVCT2 = 2;
    sbit  PRG_VHVCT2_bit at FLCTL_FLCTL_PTRIMCFG0.B2;
    const register unsigned short int PRG_VHVCT3 = 3;
    sbit  PRG_VHVCT3_bit at FLCTL_FLCTL_PTRIMCFG0.B3;
    const register unsigned short int PRG_VHVCT4 = 4;
    sbit  PRG_VHVCT4_bit at FLCTL_FLCTL_PTRIMCFG0.B4;
    const register unsigned short int PRG_VHVCT5 = 5;
    sbit  PRG_VHVCT5_bit at FLCTL_FLCTL_PTRIMCFG0.B5;
    const register unsigned short int PRG_VHVCT6 = 6;
    sbit  PRG_VHVCT6_bit at FLCTL_FLCTL_PTRIMCFG0.B6;
    const register unsigned short int PRG_VHVCT7 = 7;
    sbit  PRG_VHVCT7_bit at FLCTL_FLCTL_PTRIMCFG0.B7;
    const register unsigned short int PRG_VHVCT8 = 8;
    sbit  PRG_VHVCT8_bit at FLCTL_FLCTL_PTRIMCFG0.B8;
    const register unsigned short int PRG_VHVCT9 = 9;
    sbit  PRG_VHVCT9_bit at FLCTL_FLCTL_PTRIMCFG0.B9;

sfr unsigned long   volatile FLCTL_FLCTL_PTRIMCFG1 absolute 0x40011314;
    const register unsigned short int IREFCT0 = 28;
    sbit  IREFCT0_bit at FLCTL_FLCTL_PTRIMCFG1.B28;
    const register unsigned short int IREFCT1 = 29;
    sbit  IREFCT1_bit at FLCTL_FLCTL_PTRIMCFG1.B29;
    const register unsigned short int IREFCT2 = 30;
    sbit  IREFCT2_bit at FLCTL_FLCTL_PTRIMCFG1.B30;
    const register unsigned short int IREFCT3 = 31;
    sbit  IREFCT3_bit at FLCTL_FLCTL_PTRIMCFG1.B31;
    const register unsigned short int FOSCCT0 = 22;
    sbit  FOSCCT0_bit at FLCTL_FLCTL_PTRIMCFG1.B22;
    const register unsigned short int FOSCCT1 = 23;
    sbit  FOSCCT1_bit at FLCTL_FLCTL_PTRIMCFG1.B23;
    const register unsigned short int FOSCCT2 = 24;
    sbit  FOSCCT2_bit at FLCTL_FLCTL_PTRIMCFG1.B24;
    const register unsigned short int FOSCCT3 = 25;
    sbit  FOSCCT3_bit at FLCTL_FLCTL_PTRIMCFG1.B25;
    const register unsigned short int FOSCCT4 = 26;
    sbit  FOSCCT4_bit at FLCTL_FLCTL_PTRIMCFG1.B26;
    const register unsigned short int FOSCCT5 = 27;
    sbit  FOSCCT5_bit at FLCTL_FLCTL_PTRIMCFG1.B27;
    const register unsigned short int VINHCT0 = 16;
    sbit  VINHCT0_bit at FLCTL_FLCTL_PTRIMCFG1.B16;
    const register unsigned short int VINHCT1 = 17;
    sbit  VINHCT1_bit at FLCTL_FLCTL_PTRIMCFG1.B17;
    const register unsigned short int VINHCT2 = 18;
    sbit  VINHCT2_bit at FLCTL_FLCTL_PTRIMCFG1.B18;
    const register unsigned short int VINHCT3 = 19;
    sbit  VINHCT3_bit at FLCTL_FLCTL_PTRIMCFG1.B19;
    const register unsigned short int VINHCT4 = 20;
    sbit  VINHCT4_bit at FLCTL_FLCTL_PTRIMCFG1.B20;
    const register unsigned short int VINHCT5 = 21;
    sbit  VINHCT5_bit at FLCTL_FLCTL_PTRIMCFG1.B21;
    const register unsigned short int VSLCT0 = 8;
    sbit  VSLCT0_bit at FLCTL_FLCTL_PTRIMCFG1.B8;
    const register unsigned short int VSLCT1 = 9;
    sbit  VSLCT1_bit at FLCTL_FLCTL_PTRIMCFG1.B9;
    const register unsigned short int VSLCT2 = 10;
    sbit  VSLCT2_bit at FLCTL_FLCTL_PTRIMCFG1.B10;
    const register unsigned short int VSLCT3 = 11;
    sbit  VSLCT3_bit at FLCTL_FLCTL_PTRIMCFG1.B11;
    const register unsigned short int VSLCT4 = 12;
    sbit  VSLCT4_bit at FLCTL_FLCTL_PTRIMCFG1.B12;
    const register unsigned short int VSLCT5 = 13;
    sbit  VSLCT5_bit at FLCTL_FLCTL_PTRIMCFG1.B13;
    const register unsigned short int VWLCT0 = 0;
    sbit  VWLCT0_bit at FLCTL_FLCTL_PTRIMCFG1.B0;
    const register unsigned short int VWLCT1 = 1;
    sbit  VWLCT1_bit at FLCTL_FLCTL_PTRIMCFG1.B1;
    const register unsigned short int VWLCT2 = 2;
    sbit  VWLCT2_bit at FLCTL_FLCTL_PTRIMCFG1.B2;
    const register unsigned short int VWLCT3 = 3;
    sbit  VWLCT3_bit at FLCTL_FLCTL_PTRIMCFG1.B3;
    const register unsigned short int VWLCT4 = 4;
    sbit  VWLCT4_bit at FLCTL_FLCTL_PTRIMCFG1.B4;
    const register unsigned short int VWLCT5 = 5;
    sbit  VWLCT5_bit at FLCTL_FLCTL_PTRIMCFG1.B5;

sfr unsigned long   volatile FLCTL_FLCTL_BANK0_MSTENGR_WEPROT absolute 0x40011320;
    sbit  PROT3_FLCTL_FLCTL_BANK0_MSTENGR_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTENGR_WEPROT.B3;
    sbit  PROT2_FLCTL_FLCTL_BANK0_MSTENGR_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTENGR_WEPROT.B2;
    sbit  PROT1_FLCTL_FLCTL_BANK0_MSTENGR_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTENGR_WEPROT.B1;
    sbit  PROT0_FLCTL_FLCTL_BANK0_MSTENGR_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTENGR_WEPROT.B0;

sfr unsigned long   volatile FLCTL_FLCTL_BANK0_MSTINFO_WEPROT absolute 0x40011324;
    sbit  PROT1_FLCTL_FLCTL_BANK0_MSTINFO_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTINFO_WEPROT.B1;
    sbit  PROT0_FLCTL_FLCTL_BANK0_MSTINFO_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTINFO_WEPROT.B0;

sfr unsigned long   volatile FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT absolute 0x40011328;
    sbit  PROT31_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B31;
    sbit  PROT30_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B30;
    sbit  PROT29_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B29;
    sbit  PROT28_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B28;
    sbit  PROT27_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B27;
    sbit  PROT26_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B26;
    sbit  PROT25_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B25;
    sbit  PROT24_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B24;
    sbit  PROT23_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B23;
    sbit  PROT22_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B22;
    sbit  PROT21_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B21;
    sbit  PROT20_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B20;
    sbit  PROT19_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B19;
    sbit  PROT18_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B18;
    sbit  PROT17_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B17;
    sbit  PROT16_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B16;
    sbit  PROT15_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B15;
    sbit  PROT14_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B14;
    sbit  PROT13_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B13;
    sbit  PROT12_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B12;
    sbit  PROT11_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B11;
    sbit  PROT10_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B10;
    sbit  PROT9_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B9;
    sbit  PROT8_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B8;
    sbit  PROT7_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B7;
    sbit  PROT6_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B6;
    sbit  PROT5_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B5;
    sbit  PROT4_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B4;
    sbit  PROT3_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B3;
    sbit  PROT2_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B2;
    sbit  PROT1_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B1;
    sbit  PROT0_FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK0_MSTMAIN_WEPROT.B0;

sfr unsigned long   volatile FLCTL_FLCTL_BANK1_MSTENGR_WEPROT absolute 0x40011330;
    sbit  PROT3_FLCTL_FLCTL_BANK1_MSTENGR_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTENGR_WEPROT.B3;
    sbit  PROT2_FLCTL_FLCTL_BANK1_MSTENGR_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTENGR_WEPROT.B2;
    sbit  PROT1_FLCTL_FLCTL_BANK1_MSTENGR_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTENGR_WEPROT.B1;
    sbit  PROT0_FLCTL_FLCTL_BANK1_MSTENGR_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTENGR_WEPROT.B0;

sfr unsigned long   volatile FLCTL_FLCTL_BANK1_MSTINFO_WEPROT absolute 0x40011334;
    sbit  PROT1_FLCTL_FLCTL_BANK1_MSTINFO_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTINFO_WEPROT.B1;
    sbit  PROT0_FLCTL_FLCTL_BANK1_MSTINFO_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTINFO_WEPROT.B0;

sfr unsigned long   volatile FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT absolute 0x40011338;
    sbit  PROT31_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B31;
    sbit  PROT30_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B30;
    sbit  PROT29_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B29;
    sbit  PROT28_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B28;
    sbit  PROT27_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B27;
    sbit  PROT26_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B26;
    sbit  PROT25_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B25;
    sbit  PROT24_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B24;
    sbit  PROT23_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B23;
    sbit  PROT22_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B22;
    sbit  PROT21_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B21;
    sbit  PROT20_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B20;
    sbit  PROT19_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B19;
    sbit  PROT18_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B18;
    sbit  PROT17_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B17;
    sbit  PROT16_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B16;
    sbit  PROT15_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B15;
    sbit  PROT14_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B14;
    sbit  PROT13_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B13;
    sbit  PROT12_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B12;
    sbit  PROT11_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B11;
    sbit  PROT10_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B10;
    sbit  PROT9_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B9;
    sbit  PROT8_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B8;
    sbit  PROT7_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B7;
    sbit  PROT6_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B6;
    sbit  PROT5_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B5;
    sbit  PROT4_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B4;
    sbit  PROT3_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B3;
    sbit  PROT2_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B2;
    sbit  PROT1_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B1;
    sbit  PROT0_FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT_bit at FLCTL_FLCTL_BANK1_MSTMAIN_WEPROT.B0;

sfr unsigned long   volatile FLCTL_FLCTL_BANK0_TEST_CTL absolute 0x40011700;
    const register unsigned short int TCR0 = 17;
    sbit  TCR0_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B17;
    const register unsigned short int TCR1 = 18;
    sbit  TCR1_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B18;
    const register unsigned short int TCR2 = 19;
    sbit  TCR2_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B19;
    const register unsigned short int TCR3 = 20;
    sbit  TCR3_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B20;
    const register unsigned short int TCR4 = 21;
    sbit  TCR4_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B21;
    const register unsigned short int TCR5 = 22;
    sbit  TCR5_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B22;
    const register unsigned short int TCR6 = 23;
    sbit  TCR6_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B23;
    const register unsigned short int TEZ = 16;
    sbit  TEZ_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B16;
    const register unsigned short int BNK_SCANEN = 12;
    sbit  BNK_SCANEN_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B12;
    const register unsigned short int CE_OV = 11;
    sbit  CE_OV_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B11;
    const register unsigned short int PRCOL_OV = 10;
    sbit  PRCOL_OV_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B10;
    const register unsigned short int NOCOL_OV = 9;
    sbit  NOCOL_OV_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B9;
    const register unsigned short int RD2T0I_OV = 8;
    sbit  RD2T0I_OV_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B8;
    const register unsigned short int ENGR_OV = 7;
    sbit  ENGR_OV_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B7;
    const register unsigned short int OTP_OV = 6;
    sbit  OTP_OV_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B6;
    const register unsigned short int RDW_OV = 5;
    sbit  RDW_OV_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B5;
    const register unsigned short int MODE_OV = 4;
    sbit  MODE_OV_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B4;
    const register unsigned short int DATA_OV = 3;
    sbit  DATA_OV_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B3;
    const register unsigned short int ADDR_OV = 2;
    sbit  ADDR_OV_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B2;
    const register unsigned short int CTRLCLK = 1;
    sbit  CTRLCLK_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B1;
    const register unsigned short int RDCLK = 0;
    sbit  RDCLK_bit at FLCTL_FLCTL_BANK0_TEST_CTL.B0;

sfr unsigned long   volatile FLCTL_FLCTL_BANK0_TEST_CTLOVER absolute 0x40011704;
    const register unsigned short int CE = 31;
    sbit  CE_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B31;
    const register unsigned short int RD2T0I = 30;
    sbit  RD2T0I_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B30;
    const register unsigned short int ENGR = 29;
    sbit  ENGR_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B29;
    const register unsigned short int OTP = 28;
    sbit  OTP_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B28;
    const register unsigned short int RDWORD0 = 20;
    sbit  RDWORD0_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B20;
    const register unsigned short int RDWORD1 = 21;
    sbit  RDWORD1_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B21;
    const register unsigned short int RDWORD2 = 22;
    sbit  RDWORD2_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B22;
    const register unsigned short int RDWORD3 = 23;
    sbit  RDWORD3_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B23;
    const register unsigned short int RDWORD4 = 24;
    sbit  RDWORD4_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B24;
    const register unsigned short int RDWORD5 = 25;
    sbit  RDWORD5_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B25;
    const register unsigned short int RDWORD6 = 26;
    sbit  RDWORD6_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B26;
    const register unsigned short int RDWORD7 = 27;
    sbit  RDWORD7_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B27;
    const register unsigned short int MODE0 = 16;
    sbit  MODE0_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B16;
    const register unsigned short int MODE1 = 17;
    sbit  MODE1_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B17;
    const register unsigned short int MODE2 = 18;
    sbit  MODE2_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B18;
    const register unsigned short int MODE3 = 19;
    sbit  MODE3_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B19;
    sbit  ADDR0_FLCTL_FLCTL_BANK0_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B0;
    sbit  ADDR1_FLCTL_FLCTL_BANK0_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B1;
    sbit  ADDR2_FLCTL_FLCTL_BANK0_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B2;
    sbit  ADDR3_FLCTL_FLCTL_BANK0_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B3;
    sbit  ADDR4_FLCTL_FLCTL_BANK0_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B4;
    sbit  ADDR5_FLCTL_FLCTL_BANK0_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B5;
    sbit  ADDR6_FLCTL_FLCTL_BANK0_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B6;
    sbit  ADDR7_FLCTL_FLCTL_BANK0_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B7;
    sbit  ADDR8_FLCTL_FLCTL_BANK0_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B8;
    sbit  ADDR9_FLCTL_FLCTL_BANK0_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B9;
    sbit  ADDR10_FLCTL_FLCTL_BANK0_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B10;
    sbit  ADDR11_FLCTL_FLCTL_BANK0_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B11;
    sbit  ADDR12_FLCTL_FLCTL_BANK0_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B12;
    sbit  ADDR13_FLCTL_FLCTL_BANK0_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B13;
    sbit  ADDR14_FLCTL_FLCTL_BANK0_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B14;
    sbit  ADDR15_FLCTL_FLCTL_BANK0_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK0_TEST_CTLOVER.B15;

sfr unsigned long   volatile FLCTL_FLCTL_BANK1_TEST_CTL absolute 0x40011708;
    sbit  TCR0_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B17;
    sbit  TCR1_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B18;
    sbit  TCR2_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B19;
    sbit  TCR3_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B20;
    sbit  TCR4_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B21;
    sbit  TCR5_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B22;
    sbit  TCR6_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B23;
    sbit  TEZ_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B16;
    sbit  BNK_SCANEN_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B12;
    sbit  CE_OV_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B11;
    sbit  PRCOL_OV_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B10;
    sbit  NOCOL_OV_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B9;
    sbit  RD2T0I_OV_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B8;
    sbit  ENGR_OV_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B7;
    sbit  OTP_OV_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B6;
    sbit  RDW_OV_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B5;
    sbit  MODE_OV_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B4;
    sbit  DATA_OV_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B3;
    sbit  ADDR_OV_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B2;
    sbit  CTRLCLK_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B1;
    sbit  RDCLK_FLCTL_FLCTL_BANK1_TEST_CTL_bit at FLCTL_FLCTL_BANK1_TEST_CTL.B0;

sfr unsigned long   volatile FLCTL_FLCTL_BANK1_TEST_CTLOVER absolute 0x4001170C;
    sbit  CE_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B31;
    sbit  RD2T0I_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B30;
    sbit  ENGR_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B29;
    sbit  OTP_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B28;
    sbit  RDWORD0_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B20;
    sbit  RDWORD1_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B21;
    sbit  RDWORD2_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B22;
    sbit  RDWORD3_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B23;
    sbit  RDWORD4_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B24;
    sbit  RDWORD5_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B25;
    sbit  RDWORD6_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B26;
    sbit  RDWORD7_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B27;
    sbit  MODE0_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B16;
    sbit  MODE1_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B17;
    sbit  MODE2_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B18;
    sbit  MODE3_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B19;
    sbit  ADDR0_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B0;
    sbit  ADDR1_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B1;
    sbit  ADDR2_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B2;
    sbit  ADDR3_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B3;
    sbit  ADDR4_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B4;
    sbit  ADDR5_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B5;
    sbit  ADDR6_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B6;
    sbit  ADDR7_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B7;
    sbit  ADDR8_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B8;
    sbit  ADDR9_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B9;
    sbit  ADDR10_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B10;
    sbit  ADDR11_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B11;
    sbit  ADDR12_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B12;
    sbit  ADDR13_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B13;
    sbit  ADDR14_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B14;
    sbit  ADDR15_FLCTL_FLCTL_BANK1_TEST_CTLOVER_bit at FLCTL_FLCTL_BANK1_TEST_CTLOVER.B15;

sfr unsigned long   volatile FLCTL_FLCTL_TESTPMP_CTLOVER absolute 0x40011710;
    const register unsigned short int RESETz_VAL = 28;
    sbit  RESETz_VAL_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B28;
    const register unsigned short int PMODE_VAL0 = 24;
    sbit  PMODE_VAL0_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B24;
    const register unsigned short int PMODE_VAL1 = 25;
    sbit  PMODE_VAL1_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B25;
    const register unsigned short int PMODE_VAL2 = 26;
    sbit  PMODE_VAL2_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B26;
    const register unsigned short int PMODE_VAL3 = 27;
    sbit  PMODE_VAL3_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B27;
    sbit  TCR0_FLCTL_FLCTL_TESTPMP_CTLOVER_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B17;
    sbit  TCR1_FLCTL_FLCTL_TESTPMP_CTLOVER_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B18;
    sbit  TCR2_FLCTL_FLCTL_TESTPMP_CTLOVER_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B19;
    sbit  TCR3_FLCTL_FLCTL_TESTPMP_CTLOVER_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B20;
    sbit  TCR4_FLCTL_FLCTL_TESTPMP_CTLOVER_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B21;
    sbit  TCR5_FLCTL_FLCTL_TESTPMP_CTLOVER_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B22;
    sbit  TCR6_FLCTL_FLCTL_TESTPMP_CTLOVER_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B23;
    const register unsigned short int RESETz_OV = 16;
    sbit  RESETz_OV_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B16;
    const register unsigned short int PWRDN_VAL = 15;
    sbit  PWRDN_VAL_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B15;
    const register unsigned short int EXE_VAL = 14;
    sbit  EXE_VAL_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B14;
    const register unsigned short int VHVCT_VAL0 = 4;
    sbit  VHVCT_VAL0_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B4;
    const register unsigned short int VHVCT_VAL1 = 5;
    sbit  VHVCT_VAL1_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B5;
    const register unsigned short int VHVCT_VAL2 = 6;
    sbit  VHVCT_VAL2_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B6;
    const register unsigned short int VHVCT_VAL3 = 7;
    sbit  VHVCT_VAL3_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B7;
    const register unsigned short int VHVCT_VAL4 = 8;
    sbit  VHVCT_VAL4_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B8;
    const register unsigned short int VHVCT_VAL5 = 9;
    sbit  VHVCT_VAL5_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B9;
    const register unsigned short int VHVCT_VAL6 = 10;
    sbit  VHVCT_VAL6_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B10;
    const register unsigned short int VHVCT_VAL7 = 11;
    sbit  VHVCT_VAL7_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B11;
    const register unsigned short int VHVCT_VAL8 = 12;
    sbit  VHVCT_VAL8_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B12;
    const register unsigned short int VHVCT_VAL9 = 13;
    sbit  VHVCT_VAL9_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B13;
    const register unsigned short int VHVCT_OV = 3;
    sbit  VHVCT_OV_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B3;
    const register unsigned short int PWRDN_OV = 2;
    sbit  PWRDN_OV_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B2;
    const register unsigned short int EXE_OV = 1;
    sbit  EXE_OV_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B1;
    sbit  MODE_OV_FLCTL_FLCTL_TESTPMP_CTLOVER_bit at FLCTL_FLCTL_TESTPMP_CTLOVER.B0;

sfr unsigned long   volatile FLCTL_FLCTL_RDBRST_DATACMP0 absolute 0x40011720;
    const register unsigned short int DATACMP0 = 0;
    sbit  DATACMP0_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B0;
    const register unsigned short int DATACMP1 = 1;
    sbit  DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B1;
    const register unsigned short int DATACMP2 = 2;
    sbit  DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B2;
    const register unsigned short int DATACMP3 = 3;
    sbit  DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B3;
    const register unsigned short int DATACMP4 = 4;
    sbit  DATACMP4_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B4;
    const register unsigned short int DATACMP5 = 5;
    sbit  DATACMP5_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B5;
    const register unsigned short int DATACMP6 = 6;
    sbit  DATACMP6_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B6;
    const register unsigned short int DATACMP7 = 7;
    sbit  DATACMP7_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B7;
    const register unsigned short int DATACMP8 = 8;
    sbit  DATACMP8_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B8;
    const register unsigned short int DATACMP9 = 9;
    sbit  DATACMP9_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B9;
    const register unsigned short int DATACMP10 = 10;
    sbit  DATACMP10_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B10;
    const register unsigned short int DATACMP11 = 11;
    sbit  DATACMP11_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B11;
    const register unsigned short int DATACMP12 = 12;
    sbit  DATACMP12_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B12;
    const register unsigned short int DATACMP13 = 13;
    sbit  DATACMP13_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B13;
    const register unsigned short int DATACMP14 = 14;
    sbit  DATACMP14_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B14;
    const register unsigned short int DATACMP15 = 15;
    sbit  DATACMP15_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B15;
    const register unsigned short int DATACMP16 = 16;
    sbit  DATACMP16_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B16;
    const register unsigned short int DATACMP17 = 17;
    sbit  DATACMP17_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B17;
    const register unsigned short int DATACMP18 = 18;
    sbit  DATACMP18_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B18;
    const register unsigned short int DATACMP19 = 19;
    sbit  DATACMP19_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B19;
    const register unsigned short int DATACMP20 = 20;
    sbit  DATACMP20_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B20;
    const register unsigned short int DATACMP21 = 21;
    sbit  DATACMP21_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B21;
    const register unsigned short int DATACMP22 = 22;
    sbit  DATACMP22_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B22;
    const register unsigned short int DATACMP23 = 23;
    sbit  DATACMP23_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B23;
    const register unsigned short int DATACMP24 = 24;
    sbit  DATACMP24_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B24;
    const register unsigned short int DATACMP25 = 25;
    sbit  DATACMP25_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B25;
    const register unsigned short int DATACMP26 = 26;
    sbit  DATACMP26_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B26;
    const register unsigned short int DATACMP27 = 27;
    sbit  DATACMP27_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B27;
    const register unsigned short int DATACMP28 = 28;
    sbit  DATACMP28_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B28;
    const register unsigned short int DATACMP29 = 29;
    sbit  DATACMP29_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B29;
    const register unsigned short int DATACMP30 = 30;
    sbit  DATACMP30_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B30;
    const register unsigned short int DATACMP31 = 31;
    sbit  DATACMP31_bit at FLCTL_FLCTL_RDBRST_DATACMP0.B31;

sfr unsigned long   volatile FLCTL_FLCTL_RDBRST_DATACMP1 absolute 0x40011724;
    sbit  DATACMP0_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B0;
    sbit  DATACMP1_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B1;
    sbit  DATACMP2_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B2;
    sbit  DATACMP3_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B3;
    sbit  DATACMP4_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B4;
    sbit  DATACMP5_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B5;
    sbit  DATACMP6_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B6;
    sbit  DATACMP7_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B7;
    sbit  DATACMP8_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B8;
    sbit  DATACMP9_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B9;
    sbit  DATACMP10_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B10;
    sbit  DATACMP11_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B11;
    sbit  DATACMP12_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B12;
    sbit  DATACMP13_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B13;
    sbit  DATACMP14_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B14;
    sbit  DATACMP15_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B15;
    sbit  DATACMP16_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B16;
    sbit  DATACMP17_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B17;
    sbit  DATACMP18_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B18;
    sbit  DATACMP19_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B19;
    sbit  DATACMP20_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B20;
    sbit  DATACMP21_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B21;
    sbit  DATACMP22_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B22;
    sbit  DATACMP23_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B23;
    sbit  DATACMP24_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B24;
    sbit  DATACMP25_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B25;
    sbit  DATACMP26_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B26;
    sbit  DATACMP27_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B27;
    sbit  DATACMP28_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B28;
    sbit  DATACMP29_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B29;
    sbit  DATACMP30_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B30;
    sbit  DATACMP31_FLCTL_FLCTL_RDBRST_DATACMP1_bit at FLCTL_FLCTL_RDBRST_DATACMP1.B31;

sfr unsigned long   volatile FLCTL_FLCTL_RDBRST_DATACMP2 absolute 0x40011728;
    sbit  DATACMP0_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B0;
    sbit  DATACMP1_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B1;
    sbit  DATACMP2_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B2;
    sbit  DATACMP3_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B3;
    sbit  DATACMP4_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B4;
    sbit  DATACMP5_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B5;
    sbit  DATACMP6_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B6;
    sbit  DATACMP7_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B7;
    sbit  DATACMP8_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B8;
    sbit  DATACMP9_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B9;
    sbit  DATACMP10_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B10;
    sbit  DATACMP11_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B11;
    sbit  DATACMP12_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B12;
    sbit  DATACMP13_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B13;
    sbit  DATACMP14_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B14;
    sbit  DATACMP15_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B15;
    sbit  DATACMP16_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B16;
    sbit  DATACMP17_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B17;
    sbit  DATACMP18_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B18;
    sbit  DATACMP19_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B19;
    sbit  DATACMP20_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B20;
    sbit  DATACMP21_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B21;
    sbit  DATACMP22_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B22;
    sbit  DATACMP23_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B23;
    sbit  DATACMP24_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B24;
    sbit  DATACMP25_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B25;
    sbit  DATACMP26_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B26;
    sbit  DATACMP27_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B27;
    sbit  DATACMP28_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B28;
    sbit  DATACMP29_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B29;
    sbit  DATACMP30_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B30;
    sbit  DATACMP31_FLCTL_FLCTL_RDBRST_DATACMP2_bit at FLCTL_FLCTL_RDBRST_DATACMP2.B31;

sfr unsigned long   volatile FLCTL_FLCTL_RDBRST_DATACMP3 absolute 0x4001172C;
    sbit  DATACMP0_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B0;
    sbit  DATACMP1_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B1;
    sbit  DATACMP2_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B2;
    sbit  DATACMP3_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B3;
    sbit  DATACMP4_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B4;
    sbit  DATACMP5_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B5;
    sbit  DATACMP6_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B6;
    sbit  DATACMP7_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B7;
    sbit  DATACMP8_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B8;
    sbit  DATACMP9_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B9;
    sbit  DATACMP10_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B10;
    sbit  DATACMP11_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B11;
    sbit  DATACMP12_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B12;
    sbit  DATACMP13_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B13;
    sbit  DATACMP14_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B14;
    sbit  DATACMP15_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B15;
    sbit  DATACMP16_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B16;
    sbit  DATACMP17_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B17;
    sbit  DATACMP18_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B18;
    sbit  DATACMP19_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B19;
    sbit  DATACMP20_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B20;
    sbit  DATACMP21_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B21;
    sbit  DATACMP22_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B22;
    sbit  DATACMP23_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B23;
    sbit  DATACMP24_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B24;
    sbit  DATACMP25_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B25;
    sbit  DATACMP26_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B26;
    sbit  DATACMP27_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B27;
    sbit  DATACMP28_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B28;
    sbit  DATACMP29_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B29;
    sbit  DATACMP30_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B30;
    sbit  DATACMP31_FLCTL_FLCTL_RDBRST_DATACMP3_bit at FLCTL_FLCTL_RDBRST_DATACMP3.B31;

sfr unsigned long   volatile FLCTL_FLCTL_RDBRST_EXTDATACMP absolute 0x40011730;
    const register unsigned short int REDQ = 20;
    sbit  REDQ_bit at FLCTL_FLCTL_RDBRST_EXTDATACMP.B20;
    const register unsigned short int PAR3 = 19;
    sbit  PAR3_bit at FLCTL_FLCTL_RDBRST_EXTDATACMP.B19;
    const register unsigned short int PAR2 = 18;
    sbit  PAR2_bit at FLCTL_FLCTL_RDBRST_EXTDATACMP.B18;
    const register unsigned short int PAR1 = 17;
    sbit  PAR1_bit at FLCTL_FLCTL_RDBRST_EXTDATACMP.B17;
    const register unsigned short int PAR0 = 16;
    sbit  PAR0_bit at FLCTL_FLCTL_RDBRST_EXTDATACMP.B16;
    const register unsigned short int PAR3_STAT = 15;
    sbit  PAR3_STAT_bit at FLCTL_FLCTL_RDBRST_EXTDATACMP.B15;
    const register unsigned short int PAR2_STAT = 14;
    sbit  PAR2_STAT_bit at FLCTL_FLCTL_RDBRST_EXTDATACMP.B14;
    const register unsigned short int PAR1_STAT = 13;
    sbit  PAR1_STAT_bit at FLCTL_FLCTL_RDBRST_EXTDATACMP.B13;
    const register unsigned short int PAR0_STAT = 12;
    sbit  PAR0_STAT_bit at FLCTL_FLCTL_RDBRST_EXTDATACMP.B12;
    const register unsigned short int REDQ_CMP = 1;
    sbit  REDQ_CMP_bit at FLCTL_FLCTL_RDBRST_EXTDATACMP.B1;
    const register unsigned short int PAR_CMP = 0;
    sbit  PAR_CMP_bit at FLCTL_FLCTL_RDBRST_EXTDATACMP.B0;

sfr unsigned long   volatile ADC14_ADC14CTL0      absolute 0x40012000;
    const register unsigned short int ADC14PDIV0 = 30;
    sbit  ADC14PDIV0_bit at ADC14_ADC14CTL0.B30;
    const register unsigned short int ADC14PDIV1 = 31;
    sbit  ADC14PDIV1_bit at ADC14_ADC14CTL0.B31;
    const register unsigned short int ADC14SHS0 = 27;
    sbit  ADC14SHS0_bit at ADC14_ADC14CTL0.B27;
    const register unsigned short int ADC14SHS1 = 28;
    sbit  ADC14SHS1_bit at ADC14_ADC14CTL0.B28;
    const register unsigned short int ADC14SHS2 = 29;
    sbit  ADC14SHS2_bit at ADC14_ADC14CTL0.B29;
    const register unsigned short int ADC14SHP = 26;
    sbit  ADC14SHP_bit at ADC14_ADC14CTL0.B26;
    const register unsigned short int ADC14ISSH = 25;
    sbit  ADC14ISSH_bit at ADC14_ADC14CTL0.B25;
    const register unsigned short int ADC14DIV0 = 22;
    sbit  ADC14DIV0_bit at ADC14_ADC14CTL0.B22;
    const register unsigned short int ADC14DIV1 = 23;
    sbit  ADC14DIV1_bit at ADC14_ADC14CTL0.B23;
    const register unsigned short int ADC14DIV2 = 24;
    sbit  ADC14DIV2_bit at ADC14_ADC14CTL0.B24;
    const register unsigned short int ADC14SSEL0 = 19;
    sbit  ADC14SSEL0_bit at ADC14_ADC14CTL0.B19;
    const register unsigned short int ADC14SSEL1 = 20;
    sbit  ADC14SSEL1_bit at ADC14_ADC14CTL0.B20;
    const register unsigned short int ADC14SSEL2 = 21;
    sbit  ADC14SSEL2_bit at ADC14_ADC14CTL0.B21;
    const register unsigned short int ADC14CONSEQ0 = 17;
    sbit  ADC14CONSEQ0_bit at ADC14_ADC14CTL0.B17;
    const register unsigned short int ADC14CONSEQ1 = 18;
    sbit  ADC14CONSEQ1_bit at ADC14_ADC14CTL0.B18;
    const register unsigned short int ADC14BUSY = 16;
    sbit  ADC14BUSY_bit at ADC14_ADC14CTL0.B16;
    const register unsigned short int ADC14SHT10 = 12;
    sbit  ADC14SHT10_bit at ADC14_ADC14CTL0.B12;
    const register unsigned short int ADC14SHT11 = 13;
    sbit  ADC14SHT11_bit at ADC14_ADC14CTL0.B13;
    const register unsigned short int ADC14SHT12 = 14;
    sbit  ADC14SHT12_bit at ADC14_ADC14CTL0.B14;
    const register unsigned short int ADC14SHT13 = 15;
    sbit  ADC14SHT13_bit at ADC14_ADC14CTL0.B15;
    const register unsigned short int ADC14SHT00 = 8;
    sbit  ADC14SHT00_bit at ADC14_ADC14CTL0.B8;
    const register unsigned short int ADC14SHT01 = 9;
    sbit  ADC14SHT01_bit at ADC14_ADC14CTL0.B9;
    const register unsigned short int ADC14SHT02 = 10;
    sbit  ADC14SHT02_bit at ADC14_ADC14CTL0.B10;
    const register unsigned short int ADC14SHT03 = 11;
    sbit  ADC14SHT03_bit at ADC14_ADC14CTL0.B11;
    const register unsigned short int ADC14MSC = 7;
    sbit  ADC14MSC_bit at ADC14_ADC14CTL0.B7;
    const register unsigned short int ADC14ON = 4;
    sbit  ADC14ON_bit at ADC14_ADC14CTL0.B4;
    const register unsigned short int ADC14ENC = 1;
    sbit  ADC14ENC_bit at ADC14_ADC14CTL0.B1;
    const register unsigned short int ADC14SC = 0;
    sbit  ADC14SC_bit at ADC14_ADC14CTL0.B0;

sfr unsigned long   volatile ADC14_ADC14CTL1      absolute 0x40012004;
    const register unsigned short int ADC14CH3MAP = 27;
    sbit  ADC14CH3MAP_bit at ADC14_ADC14CTL1.B27;
    const register unsigned short int ADC14CH2MAP = 26;
    sbit  ADC14CH2MAP_bit at ADC14_ADC14CTL1.B26;
    const register unsigned short int ADC14CH1MAP = 25;
    sbit  ADC14CH1MAP_bit at ADC14_ADC14CTL1.B25;
    const register unsigned short int ADC14CH0MAP = 24;
    sbit  ADC14CH0MAP_bit at ADC14_ADC14CTL1.B24;
    const register unsigned short int ADC14TCMAP = 23;
    sbit  ADC14TCMAP_bit at ADC14_ADC14CTL1.B23;
    const register unsigned short int ADC14BATMAP = 22;
    sbit  ADC14BATMAP_bit at ADC14_ADC14CTL1.B22;
    const register unsigned short int ADC14CSTARTADD0 = 16;
    sbit  ADC14CSTARTADD0_bit at ADC14_ADC14CTL1.B16;
    const register unsigned short int ADC14CSTARTADD1 = 17;
    sbit  ADC14CSTARTADD1_bit at ADC14_ADC14CTL1.B17;
    const register unsigned short int ADC14CSTARTADD2 = 18;
    sbit  ADC14CSTARTADD2_bit at ADC14_ADC14CTL1.B18;
    const register unsigned short int ADC14CSTARTADD3 = 19;
    sbit  ADC14CSTARTADD3_bit at ADC14_ADC14CTL1.B19;
    const register unsigned short int ADC14CSTARTADD4 = 20;
    sbit  ADC14CSTARTADD4_bit at ADC14_ADC14CTL1.B20;
    const register unsigned short int ADC14RES0 = 4;
    sbit  ADC14RES0_bit at ADC14_ADC14CTL1.B4;
    const register unsigned short int ADC14RES1 = 5;
    sbit  ADC14RES1_bit at ADC14_ADC14CTL1.B5;
    const register unsigned short int ADC14DF = 3;
    sbit  ADC14DF_bit at ADC14_ADC14CTL1.B3;
    const register unsigned short int ADC14REFBURST = 2;
    sbit  ADC14REFBURST_bit at ADC14_ADC14CTL1.B2;
    const register unsigned short int ADC14PWRMD0 = 0;
    sbit  ADC14PWRMD0_bit at ADC14_ADC14CTL1.B0;
    const register unsigned short int ADC14PWRMD1 = 1;
    sbit  ADC14PWRMD1_bit at ADC14_ADC14CTL1.B1;

sfr unsigned long   volatile ADC14_ADC14LO0       absolute 0x40012008;
    const register unsigned short int ADC14LO00 = 0;
    sbit  ADC14LO00_bit at ADC14_ADC14LO0.B0;
    const register unsigned short int ADC14LO01 = 1;
    sbit  ADC14LO01_bit at ADC14_ADC14LO0.B1;
    const register unsigned short int ADC14LO02 = 2;
    sbit  ADC14LO02_bit at ADC14_ADC14LO0.B2;
    const register unsigned short int ADC14LO03 = 3;
    sbit  ADC14LO03_bit at ADC14_ADC14LO0.B3;
    const register unsigned short int ADC14LO04 = 4;
    sbit  ADC14LO04_bit at ADC14_ADC14LO0.B4;
    const register unsigned short int ADC14LO05 = 5;
    sbit  ADC14LO05_bit at ADC14_ADC14LO0.B5;
    const register unsigned short int ADC14LO06 = 6;
    sbit  ADC14LO06_bit at ADC14_ADC14LO0.B6;
    const register unsigned short int ADC14LO07 = 7;
    sbit  ADC14LO07_bit at ADC14_ADC14LO0.B7;
    const register unsigned short int ADC14LO08 = 8;
    sbit  ADC14LO08_bit at ADC14_ADC14LO0.B8;
    const register unsigned short int ADC14LO09 = 9;
    sbit  ADC14LO09_bit at ADC14_ADC14LO0.B9;
    const register unsigned short int ADC14LO010 = 10;
    sbit  ADC14LO010_bit at ADC14_ADC14LO0.B10;
    const register unsigned short int ADC14LO011 = 11;
    sbit  ADC14LO011_bit at ADC14_ADC14LO0.B11;
    const register unsigned short int ADC14LO012 = 12;
    sbit  ADC14LO012_bit at ADC14_ADC14LO0.B12;
    const register unsigned short int ADC14LO013 = 13;
    sbit  ADC14LO013_bit at ADC14_ADC14LO0.B13;
    const register unsigned short int ADC14LO014 = 14;
    sbit  ADC14LO014_bit at ADC14_ADC14LO0.B14;
    const register unsigned short int ADC14LO015 = 15;
    sbit  ADC14LO015_bit at ADC14_ADC14LO0.B15;

sfr unsigned long   volatile ADC14_ADC14HI0       absolute 0x4001200C;
    const register unsigned short int ADC14HI00 = 0;
    sbit  ADC14HI00_bit at ADC14_ADC14HI0.B0;
    const register unsigned short int ADC14HI01 = 1;
    sbit  ADC14HI01_bit at ADC14_ADC14HI0.B1;
    const register unsigned short int ADC14HI02 = 2;
    sbit  ADC14HI02_bit at ADC14_ADC14HI0.B2;
    const register unsigned short int ADC14HI03 = 3;
    sbit  ADC14HI03_bit at ADC14_ADC14HI0.B3;
    const register unsigned short int ADC14HI04 = 4;
    sbit  ADC14HI04_bit at ADC14_ADC14HI0.B4;
    const register unsigned short int ADC14HI05 = 5;
    sbit  ADC14HI05_bit at ADC14_ADC14HI0.B5;
    const register unsigned short int ADC14HI06 = 6;
    sbit  ADC14HI06_bit at ADC14_ADC14HI0.B6;
    const register unsigned short int ADC14HI07 = 7;
    sbit  ADC14HI07_bit at ADC14_ADC14HI0.B7;
    const register unsigned short int ADC14HI08 = 8;
    sbit  ADC14HI08_bit at ADC14_ADC14HI0.B8;
    const register unsigned short int ADC14HI09 = 9;
    sbit  ADC14HI09_bit at ADC14_ADC14HI0.B9;
    const register unsigned short int ADC14HI010 = 10;
    sbit  ADC14HI010_bit at ADC14_ADC14HI0.B10;
    const register unsigned short int ADC14HI011 = 11;
    sbit  ADC14HI011_bit at ADC14_ADC14HI0.B11;
    const register unsigned short int ADC14HI012 = 12;
    sbit  ADC14HI012_bit at ADC14_ADC14HI0.B12;
    const register unsigned short int ADC14HI013 = 13;
    sbit  ADC14HI013_bit at ADC14_ADC14HI0.B13;
    const register unsigned short int ADC14HI014 = 14;
    sbit  ADC14HI014_bit at ADC14_ADC14HI0.B14;
    const register unsigned short int ADC14HI015 = 15;
    sbit  ADC14HI015_bit at ADC14_ADC14HI0.B15;

sfr unsigned long   volatile ADC14_ADC14LO1       absolute 0x40012010;
    const register unsigned short int ADC14LO10 = 0;
    sbit  ADC14LO10_bit at ADC14_ADC14LO1.B0;
    const register unsigned short int ADC14LO11 = 1;
    sbit  ADC14LO11_bit at ADC14_ADC14LO1.B1;
    const register unsigned short int ADC14LO12 = 2;
    sbit  ADC14LO12_bit at ADC14_ADC14LO1.B2;
    const register unsigned short int ADC14LO13 = 3;
    sbit  ADC14LO13_bit at ADC14_ADC14LO1.B3;
    const register unsigned short int ADC14LO14 = 4;
    sbit  ADC14LO14_bit at ADC14_ADC14LO1.B4;
    const register unsigned short int ADC14LO15 = 5;
    sbit  ADC14LO15_bit at ADC14_ADC14LO1.B5;
    const register unsigned short int ADC14LO16 = 6;
    sbit  ADC14LO16_bit at ADC14_ADC14LO1.B6;
    const register unsigned short int ADC14LO17 = 7;
    sbit  ADC14LO17_bit at ADC14_ADC14LO1.B7;
    const register unsigned short int ADC14LO18 = 8;
    sbit  ADC14LO18_bit at ADC14_ADC14LO1.B8;
    const register unsigned short int ADC14LO19 = 9;
    sbit  ADC14LO19_bit at ADC14_ADC14LO1.B9;
    const register unsigned short int ADC14LO110 = 10;
    sbit  ADC14LO110_bit at ADC14_ADC14LO1.B10;
    const register unsigned short int ADC14LO111 = 11;
    sbit  ADC14LO111_bit at ADC14_ADC14LO1.B11;
    const register unsigned short int ADC14LO112 = 12;
    sbit  ADC14LO112_bit at ADC14_ADC14LO1.B12;
    const register unsigned short int ADC14LO113 = 13;
    sbit  ADC14LO113_bit at ADC14_ADC14LO1.B13;
    const register unsigned short int ADC14LO114 = 14;
    sbit  ADC14LO114_bit at ADC14_ADC14LO1.B14;
    const register unsigned short int ADC14LO115 = 15;
    sbit  ADC14LO115_bit at ADC14_ADC14LO1.B15;

sfr unsigned long   volatile ADC14_ADC14HI1       absolute 0x40012014;
    const register unsigned short int ADC14HI10 = 0;
    sbit  ADC14HI10_bit at ADC14_ADC14HI1.B0;
    const register unsigned short int ADC14HI11 = 1;
    sbit  ADC14HI11_bit at ADC14_ADC14HI1.B1;
    const register unsigned short int ADC14HI12 = 2;
    sbit  ADC14HI12_bit at ADC14_ADC14HI1.B2;
    const register unsigned short int ADC14HI13 = 3;
    sbit  ADC14HI13_bit at ADC14_ADC14HI1.B3;
    const register unsigned short int ADC14HI14 = 4;
    sbit  ADC14HI14_bit at ADC14_ADC14HI1.B4;
    const register unsigned short int ADC14HI15 = 5;
    sbit  ADC14HI15_bit at ADC14_ADC14HI1.B5;
    const register unsigned short int ADC14HI16 = 6;
    sbit  ADC14HI16_bit at ADC14_ADC14HI1.B6;
    const register unsigned short int ADC14HI17 = 7;
    sbit  ADC14HI17_bit at ADC14_ADC14HI1.B7;
    const register unsigned short int ADC14HI18 = 8;
    sbit  ADC14HI18_bit at ADC14_ADC14HI1.B8;
    const register unsigned short int ADC14HI19 = 9;
    sbit  ADC14HI19_bit at ADC14_ADC14HI1.B9;
    const register unsigned short int ADC14HI110 = 10;
    sbit  ADC14HI110_bit at ADC14_ADC14HI1.B10;
    const register unsigned short int ADC14HI111 = 11;
    sbit  ADC14HI111_bit at ADC14_ADC14HI1.B11;
    const register unsigned short int ADC14HI112 = 12;
    sbit  ADC14HI112_bit at ADC14_ADC14HI1.B12;
    const register unsigned short int ADC14HI113 = 13;
    sbit  ADC14HI113_bit at ADC14_ADC14HI1.B13;
    const register unsigned short int ADC14HI114 = 14;
    sbit  ADC14HI114_bit at ADC14_ADC14HI1.B14;
    const register unsigned short int ADC14HI115 = 15;
    sbit  ADC14HI115_bit at ADC14_ADC14HI1.B15;

sfr unsigned long   volatile ADC14_ADC14MCTL0     absolute 0x40012018;
    const register unsigned short int ADC14WINCTH = 15;
    sbit  ADC14WINCTH_bit at ADC14_ADC14MCTL0.B15;
    const register unsigned short int ADC14WINC = 14;
    sbit  ADC14WINC_bit at ADC14_ADC14MCTL0.B14;
    const register unsigned short int ADC14DIF = 13;
    sbit  ADC14DIF_bit at ADC14_ADC14MCTL0.B13;
    const register unsigned short int ADC14VRSEL0 = 8;
    sbit  ADC14VRSEL0_bit at ADC14_ADC14MCTL0.B8;
    const register unsigned short int ADC14VRSEL1 = 9;
    sbit  ADC14VRSEL1_bit at ADC14_ADC14MCTL0.B9;
    const register unsigned short int ADC14VRSEL2 = 10;
    sbit  ADC14VRSEL2_bit at ADC14_ADC14MCTL0.B10;
    const register unsigned short int ADC14VRSEL3 = 11;
    sbit  ADC14VRSEL3_bit at ADC14_ADC14MCTL0.B11;
    const register unsigned short int ADC14EOS = 7;
    sbit  ADC14EOS_bit at ADC14_ADC14MCTL0.B7;
    const register unsigned short int ADC14INCH0 = 0;
    sbit  ADC14INCH0_bit at ADC14_ADC14MCTL0.B0;
    const register unsigned short int ADC14INCH1 = 1;
    sbit  ADC14INCH1_bit at ADC14_ADC14MCTL0.B1;
    const register unsigned short int ADC14INCH2 = 2;
    sbit  ADC14INCH2_bit at ADC14_ADC14MCTL0.B2;
    const register unsigned short int ADC14INCH3 = 3;
    sbit  ADC14INCH3_bit at ADC14_ADC14MCTL0.B3;
    const register unsigned short int ADC14INCH4 = 4;
    sbit  ADC14INCH4_bit at ADC14_ADC14MCTL0.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL1     absolute 0x4001201C;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL1_bit at ADC14_ADC14MCTL1.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL1_bit at ADC14_ADC14MCTL1.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL1_bit at ADC14_ADC14MCTL1.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL1_bit at ADC14_ADC14MCTL1.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL1_bit at ADC14_ADC14MCTL1.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL1_bit at ADC14_ADC14MCTL1.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL1_bit at ADC14_ADC14MCTL1.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL1_bit at ADC14_ADC14MCTL1.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL1_bit at ADC14_ADC14MCTL1.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL1_bit at ADC14_ADC14MCTL1.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL1_bit at ADC14_ADC14MCTL1.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL1_bit at ADC14_ADC14MCTL1.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL1_bit at ADC14_ADC14MCTL1.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL2     absolute 0x40012020;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL2_bit at ADC14_ADC14MCTL2.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL2_bit at ADC14_ADC14MCTL2.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL2_bit at ADC14_ADC14MCTL2.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL2_bit at ADC14_ADC14MCTL2.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL2_bit at ADC14_ADC14MCTL2.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL2_bit at ADC14_ADC14MCTL2.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL2_bit at ADC14_ADC14MCTL2.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL2_bit at ADC14_ADC14MCTL2.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL2_bit at ADC14_ADC14MCTL2.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL2_bit at ADC14_ADC14MCTL2.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL2_bit at ADC14_ADC14MCTL2.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL2_bit at ADC14_ADC14MCTL2.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL2_bit at ADC14_ADC14MCTL2.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL3     absolute 0x40012024;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL3_bit at ADC14_ADC14MCTL3.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL3_bit at ADC14_ADC14MCTL3.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL3_bit at ADC14_ADC14MCTL3.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL3_bit at ADC14_ADC14MCTL3.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL3_bit at ADC14_ADC14MCTL3.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL3_bit at ADC14_ADC14MCTL3.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL3_bit at ADC14_ADC14MCTL3.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL3_bit at ADC14_ADC14MCTL3.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL3_bit at ADC14_ADC14MCTL3.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL3_bit at ADC14_ADC14MCTL3.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL3_bit at ADC14_ADC14MCTL3.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL3_bit at ADC14_ADC14MCTL3.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL3_bit at ADC14_ADC14MCTL3.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL4     absolute 0x40012028;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL4_bit at ADC14_ADC14MCTL4.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL4_bit at ADC14_ADC14MCTL4.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL4_bit at ADC14_ADC14MCTL4.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL4_bit at ADC14_ADC14MCTL4.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL4_bit at ADC14_ADC14MCTL4.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL4_bit at ADC14_ADC14MCTL4.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL4_bit at ADC14_ADC14MCTL4.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL4_bit at ADC14_ADC14MCTL4.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL4_bit at ADC14_ADC14MCTL4.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL4_bit at ADC14_ADC14MCTL4.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL4_bit at ADC14_ADC14MCTL4.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL4_bit at ADC14_ADC14MCTL4.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL4_bit at ADC14_ADC14MCTL4.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL5     absolute 0x4001202C;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL5_bit at ADC14_ADC14MCTL5.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL5_bit at ADC14_ADC14MCTL5.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL5_bit at ADC14_ADC14MCTL5.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL5_bit at ADC14_ADC14MCTL5.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL5_bit at ADC14_ADC14MCTL5.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL5_bit at ADC14_ADC14MCTL5.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL5_bit at ADC14_ADC14MCTL5.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL5_bit at ADC14_ADC14MCTL5.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL5_bit at ADC14_ADC14MCTL5.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL5_bit at ADC14_ADC14MCTL5.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL5_bit at ADC14_ADC14MCTL5.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL5_bit at ADC14_ADC14MCTL5.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL5_bit at ADC14_ADC14MCTL5.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL6     absolute 0x40012030;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL6_bit at ADC14_ADC14MCTL6.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL6_bit at ADC14_ADC14MCTL6.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL6_bit at ADC14_ADC14MCTL6.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL6_bit at ADC14_ADC14MCTL6.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL6_bit at ADC14_ADC14MCTL6.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL6_bit at ADC14_ADC14MCTL6.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL6_bit at ADC14_ADC14MCTL6.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL6_bit at ADC14_ADC14MCTL6.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL6_bit at ADC14_ADC14MCTL6.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL6_bit at ADC14_ADC14MCTL6.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL6_bit at ADC14_ADC14MCTL6.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL6_bit at ADC14_ADC14MCTL6.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL6_bit at ADC14_ADC14MCTL6.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL7     absolute 0x40012034;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL7_bit at ADC14_ADC14MCTL7.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL7_bit at ADC14_ADC14MCTL7.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL7_bit at ADC14_ADC14MCTL7.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL7_bit at ADC14_ADC14MCTL7.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL7_bit at ADC14_ADC14MCTL7.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL7_bit at ADC14_ADC14MCTL7.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL7_bit at ADC14_ADC14MCTL7.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL7_bit at ADC14_ADC14MCTL7.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL7_bit at ADC14_ADC14MCTL7.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL7_bit at ADC14_ADC14MCTL7.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL7_bit at ADC14_ADC14MCTL7.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL7_bit at ADC14_ADC14MCTL7.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL7_bit at ADC14_ADC14MCTL7.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL8     absolute 0x40012038;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL8_bit at ADC14_ADC14MCTL8.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL8_bit at ADC14_ADC14MCTL8.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL8_bit at ADC14_ADC14MCTL8.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL8_bit at ADC14_ADC14MCTL8.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL8_bit at ADC14_ADC14MCTL8.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL8_bit at ADC14_ADC14MCTL8.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL8_bit at ADC14_ADC14MCTL8.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL8_bit at ADC14_ADC14MCTL8.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL8_bit at ADC14_ADC14MCTL8.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL8_bit at ADC14_ADC14MCTL8.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL8_bit at ADC14_ADC14MCTL8.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL8_bit at ADC14_ADC14MCTL8.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL8_bit at ADC14_ADC14MCTL8.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL9     absolute 0x4001203C;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL9_bit at ADC14_ADC14MCTL9.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL9_bit at ADC14_ADC14MCTL9.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL9_bit at ADC14_ADC14MCTL9.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL9_bit at ADC14_ADC14MCTL9.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL9_bit at ADC14_ADC14MCTL9.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL9_bit at ADC14_ADC14MCTL9.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL9_bit at ADC14_ADC14MCTL9.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL9_bit at ADC14_ADC14MCTL9.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL9_bit at ADC14_ADC14MCTL9.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL9_bit at ADC14_ADC14MCTL9.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL9_bit at ADC14_ADC14MCTL9.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL9_bit at ADC14_ADC14MCTL9.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL9_bit at ADC14_ADC14MCTL9.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL10    absolute 0x40012040;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL10_bit at ADC14_ADC14MCTL10.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL10_bit at ADC14_ADC14MCTL10.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL10_bit at ADC14_ADC14MCTL10.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL10_bit at ADC14_ADC14MCTL10.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL10_bit at ADC14_ADC14MCTL10.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL10_bit at ADC14_ADC14MCTL10.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL10_bit at ADC14_ADC14MCTL10.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL10_bit at ADC14_ADC14MCTL10.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL10_bit at ADC14_ADC14MCTL10.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL10_bit at ADC14_ADC14MCTL10.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL10_bit at ADC14_ADC14MCTL10.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL10_bit at ADC14_ADC14MCTL10.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL10_bit at ADC14_ADC14MCTL10.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL11    absolute 0x40012044;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL11_bit at ADC14_ADC14MCTL11.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL11_bit at ADC14_ADC14MCTL11.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL11_bit at ADC14_ADC14MCTL11.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL11_bit at ADC14_ADC14MCTL11.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL11_bit at ADC14_ADC14MCTL11.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL11_bit at ADC14_ADC14MCTL11.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL11_bit at ADC14_ADC14MCTL11.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL11_bit at ADC14_ADC14MCTL11.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL11_bit at ADC14_ADC14MCTL11.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL11_bit at ADC14_ADC14MCTL11.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL11_bit at ADC14_ADC14MCTL11.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL11_bit at ADC14_ADC14MCTL11.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL11_bit at ADC14_ADC14MCTL11.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL12    absolute 0x40012048;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL12_bit at ADC14_ADC14MCTL12.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL12_bit at ADC14_ADC14MCTL12.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL12_bit at ADC14_ADC14MCTL12.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL12_bit at ADC14_ADC14MCTL12.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL12_bit at ADC14_ADC14MCTL12.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL12_bit at ADC14_ADC14MCTL12.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL12_bit at ADC14_ADC14MCTL12.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL12_bit at ADC14_ADC14MCTL12.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL12_bit at ADC14_ADC14MCTL12.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL12_bit at ADC14_ADC14MCTL12.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL12_bit at ADC14_ADC14MCTL12.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL12_bit at ADC14_ADC14MCTL12.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL12_bit at ADC14_ADC14MCTL12.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL13    absolute 0x4001204C;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL13_bit at ADC14_ADC14MCTL13.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL13_bit at ADC14_ADC14MCTL13.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL13_bit at ADC14_ADC14MCTL13.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL13_bit at ADC14_ADC14MCTL13.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL13_bit at ADC14_ADC14MCTL13.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL13_bit at ADC14_ADC14MCTL13.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL13_bit at ADC14_ADC14MCTL13.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL13_bit at ADC14_ADC14MCTL13.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL13_bit at ADC14_ADC14MCTL13.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL13_bit at ADC14_ADC14MCTL13.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL13_bit at ADC14_ADC14MCTL13.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL13_bit at ADC14_ADC14MCTL13.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL13_bit at ADC14_ADC14MCTL13.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL14    absolute 0x40012050;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL14_bit at ADC14_ADC14MCTL14.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL14_bit at ADC14_ADC14MCTL14.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL14_bit at ADC14_ADC14MCTL14.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL14_bit at ADC14_ADC14MCTL14.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL14_bit at ADC14_ADC14MCTL14.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL14_bit at ADC14_ADC14MCTL14.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL14_bit at ADC14_ADC14MCTL14.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL14_bit at ADC14_ADC14MCTL14.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL14_bit at ADC14_ADC14MCTL14.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL14_bit at ADC14_ADC14MCTL14.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL14_bit at ADC14_ADC14MCTL14.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL14_bit at ADC14_ADC14MCTL14.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL14_bit at ADC14_ADC14MCTL14.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL15    absolute 0x40012054;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL15_bit at ADC14_ADC14MCTL15.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL15_bit at ADC14_ADC14MCTL15.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL15_bit at ADC14_ADC14MCTL15.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL15_bit at ADC14_ADC14MCTL15.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL15_bit at ADC14_ADC14MCTL15.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL15_bit at ADC14_ADC14MCTL15.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL15_bit at ADC14_ADC14MCTL15.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL15_bit at ADC14_ADC14MCTL15.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL15_bit at ADC14_ADC14MCTL15.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL15_bit at ADC14_ADC14MCTL15.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL15_bit at ADC14_ADC14MCTL15.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL15_bit at ADC14_ADC14MCTL15.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL15_bit at ADC14_ADC14MCTL15.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL16    absolute 0x40012058;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL16_bit at ADC14_ADC14MCTL16.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL16_bit at ADC14_ADC14MCTL16.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL16_bit at ADC14_ADC14MCTL16.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL16_bit at ADC14_ADC14MCTL16.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL16_bit at ADC14_ADC14MCTL16.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL16_bit at ADC14_ADC14MCTL16.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL16_bit at ADC14_ADC14MCTL16.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL16_bit at ADC14_ADC14MCTL16.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL16_bit at ADC14_ADC14MCTL16.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL16_bit at ADC14_ADC14MCTL16.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL16_bit at ADC14_ADC14MCTL16.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL16_bit at ADC14_ADC14MCTL16.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL16_bit at ADC14_ADC14MCTL16.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL17    absolute 0x4001205C;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL17_bit at ADC14_ADC14MCTL17.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL17_bit at ADC14_ADC14MCTL17.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL17_bit at ADC14_ADC14MCTL17.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL17_bit at ADC14_ADC14MCTL17.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL17_bit at ADC14_ADC14MCTL17.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL17_bit at ADC14_ADC14MCTL17.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL17_bit at ADC14_ADC14MCTL17.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL17_bit at ADC14_ADC14MCTL17.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL17_bit at ADC14_ADC14MCTL17.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL17_bit at ADC14_ADC14MCTL17.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL17_bit at ADC14_ADC14MCTL17.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL17_bit at ADC14_ADC14MCTL17.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL17_bit at ADC14_ADC14MCTL17.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL18    absolute 0x40012060;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL18_bit at ADC14_ADC14MCTL18.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL18_bit at ADC14_ADC14MCTL18.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL18_bit at ADC14_ADC14MCTL18.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL18_bit at ADC14_ADC14MCTL18.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL18_bit at ADC14_ADC14MCTL18.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL18_bit at ADC14_ADC14MCTL18.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL18_bit at ADC14_ADC14MCTL18.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL18_bit at ADC14_ADC14MCTL18.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL18_bit at ADC14_ADC14MCTL18.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL18_bit at ADC14_ADC14MCTL18.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL18_bit at ADC14_ADC14MCTL18.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL18_bit at ADC14_ADC14MCTL18.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL18_bit at ADC14_ADC14MCTL18.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL19    absolute 0x40012064;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL19_bit at ADC14_ADC14MCTL19.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL19_bit at ADC14_ADC14MCTL19.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL19_bit at ADC14_ADC14MCTL19.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL19_bit at ADC14_ADC14MCTL19.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL19_bit at ADC14_ADC14MCTL19.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL19_bit at ADC14_ADC14MCTL19.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL19_bit at ADC14_ADC14MCTL19.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL19_bit at ADC14_ADC14MCTL19.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL19_bit at ADC14_ADC14MCTL19.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL19_bit at ADC14_ADC14MCTL19.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL19_bit at ADC14_ADC14MCTL19.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL19_bit at ADC14_ADC14MCTL19.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL19_bit at ADC14_ADC14MCTL19.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL20    absolute 0x40012068;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL20_bit at ADC14_ADC14MCTL20.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL20_bit at ADC14_ADC14MCTL20.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL20_bit at ADC14_ADC14MCTL20.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL20_bit at ADC14_ADC14MCTL20.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL20_bit at ADC14_ADC14MCTL20.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL20_bit at ADC14_ADC14MCTL20.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL20_bit at ADC14_ADC14MCTL20.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL20_bit at ADC14_ADC14MCTL20.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL20_bit at ADC14_ADC14MCTL20.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL20_bit at ADC14_ADC14MCTL20.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL20_bit at ADC14_ADC14MCTL20.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL20_bit at ADC14_ADC14MCTL20.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL20_bit at ADC14_ADC14MCTL20.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL21    absolute 0x4001206C;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL21_bit at ADC14_ADC14MCTL21.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL21_bit at ADC14_ADC14MCTL21.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL21_bit at ADC14_ADC14MCTL21.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL21_bit at ADC14_ADC14MCTL21.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL21_bit at ADC14_ADC14MCTL21.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL21_bit at ADC14_ADC14MCTL21.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL21_bit at ADC14_ADC14MCTL21.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL21_bit at ADC14_ADC14MCTL21.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL21_bit at ADC14_ADC14MCTL21.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL21_bit at ADC14_ADC14MCTL21.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL21_bit at ADC14_ADC14MCTL21.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL21_bit at ADC14_ADC14MCTL21.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL21_bit at ADC14_ADC14MCTL21.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL22    absolute 0x40012070;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL22_bit at ADC14_ADC14MCTL22.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL22_bit at ADC14_ADC14MCTL22.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL22_bit at ADC14_ADC14MCTL22.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL22_bit at ADC14_ADC14MCTL22.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL22_bit at ADC14_ADC14MCTL22.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL22_bit at ADC14_ADC14MCTL22.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL22_bit at ADC14_ADC14MCTL22.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL22_bit at ADC14_ADC14MCTL22.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL22_bit at ADC14_ADC14MCTL22.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL22_bit at ADC14_ADC14MCTL22.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL22_bit at ADC14_ADC14MCTL22.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL22_bit at ADC14_ADC14MCTL22.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL22_bit at ADC14_ADC14MCTL22.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL23    absolute 0x40012074;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL23_bit at ADC14_ADC14MCTL23.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL23_bit at ADC14_ADC14MCTL23.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL23_bit at ADC14_ADC14MCTL23.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL23_bit at ADC14_ADC14MCTL23.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL23_bit at ADC14_ADC14MCTL23.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL23_bit at ADC14_ADC14MCTL23.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL23_bit at ADC14_ADC14MCTL23.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL23_bit at ADC14_ADC14MCTL23.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL23_bit at ADC14_ADC14MCTL23.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL23_bit at ADC14_ADC14MCTL23.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL23_bit at ADC14_ADC14MCTL23.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL23_bit at ADC14_ADC14MCTL23.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL23_bit at ADC14_ADC14MCTL23.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL24    absolute 0x40012078;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL24_bit at ADC14_ADC14MCTL24.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL24_bit at ADC14_ADC14MCTL24.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL24_bit at ADC14_ADC14MCTL24.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL24_bit at ADC14_ADC14MCTL24.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL24_bit at ADC14_ADC14MCTL24.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL24_bit at ADC14_ADC14MCTL24.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL24_bit at ADC14_ADC14MCTL24.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL24_bit at ADC14_ADC14MCTL24.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL24_bit at ADC14_ADC14MCTL24.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL24_bit at ADC14_ADC14MCTL24.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL24_bit at ADC14_ADC14MCTL24.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL24_bit at ADC14_ADC14MCTL24.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL24_bit at ADC14_ADC14MCTL24.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL25    absolute 0x4001207C;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL25_bit at ADC14_ADC14MCTL25.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL25_bit at ADC14_ADC14MCTL25.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL25_bit at ADC14_ADC14MCTL25.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL25_bit at ADC14_ADC14MCTL25.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL25_bit at ADC14_ADC14MCTL25.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL25_bit at ADC14_ADC14MCTL25.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL25_bit at ADC14_ADC14MCTL25.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL25_bit at ADC14_ADC14MCTL25.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL25_bit at ADC14_ADC14MCTL25.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL25_bit at ADC14_ADC14MCTL25.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL25_bit at ADC14_ADC14MCTL25.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL25_bit at ADC14_ADC14MCTL25.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL25_bit at ADC14_ADC14MCTL25.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL26    absolute 0x40012080;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL26_bit at ADC14_ADC14MCTL26.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL26_bit at ADC14_ADC14MCTL26.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL26_bit at ADC14_ADC14MCTL26.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL26_bit at ADC14_ADC14MCTL26.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL26_bit at ADC14_ADC14MCTL26.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL26_bit at ADC14_ADC14MCTL26.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL26_bit at ADC14_ADC14MCTL26.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL26_bit at ADC14_ADC14MCTL26.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL26_bit at ADC14_ADC14MCTL26.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL26_bit at ADC14_ADC14MCTL26.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL26_bit at ADC14_ADC14MCTL26.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL26_bit at ADC14_ADC14MCTL26.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL26_bit at ADC14_ADC14MCTL26.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL27    absolute 0x40012084;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL27_bit at ADC14_ADC14MCTL27.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL27_bit at ADC14_ADC14MCTL27.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL27_bit at ADC14_ADC14MCTL27.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL27_bit at ADC14_ADC14MCTL27.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL27_bit at ADC14_ADC14MCTL27.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL27_bit at ADC14_ADC14MCTL27.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL27_bit at ADC14_ADC14MCTL27.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL27_bit at ADC14_ADC14MCTL27.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL27_bit at ADC14_ADC14MCTL27.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL27_bit at ADC14_ADC14MCTL27.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL27_bit at ADC14_ADC14MCTL27.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL27_bit at ADC14_ADC14MCTL27.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL27_bit at ADC14_ADC14MCTL27.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL28    absolute 0x40012088;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL28_bit at ADC14_ADC14MCTL28.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL28_bit at ADC14_ADC14MCTL28.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL28_bit at ADC14_ADC14MCTL28.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL28_bit at ADC14_ADC14MCTL28.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL28_bit at ADC14_ADC14MCTL28.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL28_bit at ADC14_ADC14MCTL28.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL28_bit at ADC14_ADC14MCTL28.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL28_bit at ADC14_ADC14MCTL28.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL28_bit at ADC14_ADC14MCTL28.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL28_bit at ADC14_ADC14MCTL28.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL28_bit at ADC14_ADC14MCTL28.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL28_bit at ADC14_ADC14MCTL28.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL28_bit at ADC14_ADC14MCTL28.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL29    absolute 0x4001208C;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL29_bit at ADC14_ADC14MCTL29.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL29_bit at ADC14_ADC14MCTL29.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL29_bit at ADC14_ADC14MCTL29.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL29_bit at ADC14_ADC14MCTL29.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL29_bit at ADC14_ADC14MCTL29.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL29_bit at ADC14_ADC14MCTL29.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL29_bit at ADC14_ADC14MCTL29.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL29_bit at ADC14_ADC14MCTL29.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL29_bit at ADC14_ADC14MCTL29.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL29_bit at ADC14_ADC14MCTL29.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL29_bit at ADC14_ADC14MCTL29.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL29_bit at ADC14_ADC14MCTL29.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL29_bit at ADC14_ADC14MCTL29.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL30    absolute 0x40012090;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL30_bit at ADC14_ADC14MCTL30.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL30_bit at ADC14_ADC14MCTL30.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL30_bit at ADC14_ADC14MCTL30.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL30_bit at ADC14_ADC14MCTL30.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL30_bit at ADC14_ADC14MCTL30.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL30_bit at ADC14_ADC14MCTL30.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL30_bit at ADC14_ADC14MCTL30.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL30_bit at ADC14_ADC14MCTL30.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL30_bit at ADC14_ADC14MCTL30.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL30_bit at ADC14_ADC14MCTL30.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL30_bit at ADC14_ADC14MCTL30.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL30_bit at ADC14_ADC14MCTL30.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL30_bit at ADC14_ADC14MCTL30.B4;

sfr unsigned long   volatile ADC14_ADC14MCTL31    absolute 0x40012094;
    sbit  ADC14WINCTH_ADC14_ADC14MCTL31_bit at ADC14_ADC14MCTL31.B15;
    sbit  ADC14WINC_ADC14_ADC14MCTL31_bit at ADC14_ADC14MCTL31.B14;
    sbit  ADC14DIF_ADC14_ADC14MCTL31_bit at ADC14_ADC14MCTL31.B13;
    sbit  ADC14VRSEL0_ADC14_ADC14MCTL31_bit at ADC14_ADC14MCTL31.B8;
    sbit  ADC14VRSEL1_ADC14_ADC14MCTL31_bit at ADC14_ADC14MCTL31.B9;
    sbit  ADC14VRSEL2_ADC14_ADC14MCTL31_bit at ADC14_ADC14MCTL31.B10;
    sbit  ADC14VRSEL3_ADC14_ADC14MCTL31_bit at ADC14_ADC14MCTL31.B11;
    sbit  ADC14EOS_ADC14_ADC14MCTL31_bit at ADC14_ADC14MCTL31.B7;
    sbit  ADC14INCH0_ADC14_ADC14MCTL31_bit at ADC14_ADC14MCTL31.B0;
    sbit  ADC14INCH1_ADC14_ADC14MCTL31_bit at ADC14_ADC14MCTL31.B1;
    sbit  ADC14INCH2_ADC14_ADC14MCTL31_bit at ADC14_ADC14MCTL31.B2;
    sbit  ADC14INCH3_ADC14_ADC14MCTL31_bit at ADC14_ADC14MCTL31.B3;
    sbit  ADC14INCH4_ADC14_ADC14MCTL31_bit at ADC14_ADC14MCTL31.B4;

sfr unsigned long   volatile ADC14_ADC14MEM0      absolute 0x40012098;
    const register unsigned short int Conversion_Results0 = 0;
    sbit  Conversion_Results0_bit at ADC14_ADC14MEM0.B0;
    const register unsigned short int Conversion_Results1 = 1;
    sbit  Conversion_Results1_bit at ADC14_ADC14MEM0.B1;
    const register unsigned short int Conversion_Results2 = 2;
    sbit  Conversion_Results2_bit at ADC14_ADC14MEM0.B2;
    const register unsigned short int Conversion_Results3 = 3;
    sbit  Conversion_Results3_bit at ADC14_ADC14MEM0.B3;
    const register unsigned short int Conversion_Results4 = 4;
    sbit  Conversion_Results4_bit at ADC14_ADC14MEM0.B4;
    const register unsigned short int Conversion_Results5 = 5;
    sbit  Conversion_Results5_bit at ADC14_ADC14MEM0.B5;
    const register unsigned short int Conversion_Results6 = 6;
    sbit  Conversion_Results6_bit at ADC14_ADC14MEM0.B6;
    const register unsigned short int Conversion_Results7 = 7;
    sbit  Conversion_Results7_bit at ADC14_ADC14MEM0.B7;
    const register unsigned short int Conversion_Results8 = 8;
    sbit  Conversion_Results8_bit at ADC14_ADC14MEM0.B8;
    const register unsigned short int Conversion_Results9 = 9;
    sbit  Conversion_Results9_bit at ADC14_ADC14MEM0.B9;
    const register unsigned short int Conversion_Results10 = 10;
    sbit  Conversion_Results10_bit at ADC14_ADC14MEM0.B10;
    const register unsigned short int Conversion_Results11 = 11;
    sbit  Conversion_Results11_bit at ADC14_ADC14MEM0.B11;
    const register unsigned short int Conversion_Results12 = 12;
    sbit  Conversion_Results12_bit at ADC14_ADC14MEM0.B12;
    const register unsigned short int Conversion_Results13 = 13;
    sbit  Conversion_Results13_bit at ADC14_ADC14MEM0.B13;
    const register unsigned short int Conversion_Results14 = 14;
    sbit  Conversion_Results14_bit at ADC14_ADC14MEM0.B14;
    const register unsigned short int Conversion_Results15 = 15;
    sbit  Conversion_Results15_bit at ADC14_ADC14MEM0.B15;

sfr unsigned long   volatile ADC14_ADC14MEM1      absolute 0x4001209C;
    sbit  Conversion_Results0_ADC14_ADC14MEM1_bit at ADC14_ADC14MEM1.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM1_bit at ADC14_ADC14MEM1.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM1_bit at ADC14_ADC14MEM1.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM1_bit at ADC14_ADC14MEM1.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM1_bit at ADC14_ADC14MEM1.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM1_bit at ADC14_ADC14MEM1.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM1_bit at ADC14_ADC14MEM1.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM1_bit at ADC14_ADC14MEM1.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM1_bit at ADC14_ADC14MEM1.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM1_bit at ADC14_ADC14MEM1.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM1_bit at ADC14_ADC14MEM1.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM1_bit at ADC14_ADC14MEM1.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM1_bit at ADC14_ADC14MEM1.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM1_bit at ADC14_ADC14MEM1.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM1_bit at ADC14_ADC14MEM1.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM1_bit at ADC14_ADC14MEM1.B15;

sfr unsigned long   volatile ADC14_ADC14MEM2      absolute 0x400120A0;
    sbit  Conversion_Results0_ADC14_ADC14MEM2_bit at ADC14_ADC14MEM2.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM2_bit at ADC14_ADC14MEM2.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM2_bit at ADC14_ADC14MEM2.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM2_bit at ADC14_ADC14MEM2.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM2_bit at ADC14_ADC14MEM2.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM2_bit at ADC14_ADC14MEM2.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM2_bit at ADC14_ADC14MEM2.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM2_bit at ADC14_ADC14MEM2.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM2_bit at ADC14_ADC14MEM2.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM2_bit at ADC14_ADC14MEM2.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM2_bit at ADC14_ADC14MEM2.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM2_bit at ADC14_ADC14MEM2.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM2_bit at ADC14_ADC14MEM2.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM2_bit at ADC14_ADC14MEM2.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM2_bit at ADC14_ADC14MEM2.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM2_bit at ADC14_ADC14MEM2.B15;

sfr unsigned long   volatile ADC14_ADC14MEM3      absolute 0x400120A4;
    sbit  Conversion_Results0_ADC14_ADC14MEM3_bit at ADC14_ADC14MEM3.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM3_bit at ADC14_ADC14MEM3.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM3_bit at ADC14_ADC14MEM3.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM3_bit at ADC14_ADC14MEM3.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM3_bit at ADC14_ADC14MEM3.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM3_bit at ADC14_ADC14MEM3.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM3_bit at ADC14_ADC14MEM3.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM3_bit at ADC14_ADC14MEM3.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM3_bit at ADC14_ADC14MEM3.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM3_bit at ADC14_ADC14MEM3.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM3_bit at ADC14_ADC14MEM3.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM3_bit at ADC14_ADC14MEM3.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM3_bit at ADC14_ADC14MEM3.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM3_bit at ADC14_ADC14MEM3.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM3_bit at ADC14_ADC14MEM3.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM3_bit at ADC14_ADC14MEM3.B15;

sfr unsigned long   volatile ADC14_ADC14MEM4      absolute 0x400120A8;
    sbit  Conversion_Results0_ADC14_ADC14MEM4_bit at ADC14_ADC14MEM4.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM4_bit at ADC14_ADC14MEM4.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM4_bit at ADC14_ADC14MEM4.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM4_bit at ADC14_ADC14MEM4.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM4_bit at ADC14_ADC14MEM4.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM4_bit at ADC14_ADC14MEM4.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM4_bit at ADC14_ADC14MEM4.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM4_bit at ADC14_ADC14MEM4.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM4_bit at ADC14_ADC14MEM4.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM4_bit at ADC14_ADC14MEM4.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM4_bit at ADC14_ADC14MEM4.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM4_bit at ADC14_ADC14MEM4.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM4_bit at ADC14_ADC14MEM4.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM4_bit at ADC14_ADC14MEM4.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM4_bit at ADC14_ADC14MEM4.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM4_bit at ADC14_ADC14MEM4.B15;

sfr unsigned long   volatile ADC14_ADC14MEM5      absolute 0x400120AC;
    sbit  Conversion_Results0_ADC14_ADC14MEM5_bit at ADC14_ADC14MEM5.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM5_bit at ADC14_ADC14MEM5.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM5_bit at ADC14_ADC14MEM5.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM5_bit at ADC14_ADC14MEM5.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM5_bit at ADC14_ADC14MEM5.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM5_bit at ADC14_ADC14MEM5.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM5_bit at ADC14_ADC14MEM5.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM5_bit at ADC14_ADC14MEM5.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM5_bit at ADC14_ADC14MEM5.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM5_bit at ADC14_ADC14MEM5.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM5_bit at ADC14_ADC14MEM5.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM5_bit at ADC14_ADC14MEM5.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM5_bit at ADC14_ADC14MEM5.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM5_bit at ADC14_ADC14MEM5.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM5_bit at ADC14_ADC14MEM5.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM5_bit at ADC14_ADC14MEM5.B15;

sfr unsigned long   volatile ADC14_ADC14MEM6      absolute 0x400120B0;
    sbit  Conversion_Results0_ADC14_ADC14MEM6_bit at ADC14_ADC14MEM6.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM6_bit at ADC14_ADC14MEM6.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM6_bit at ADC14_ADC14MEM6.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM6_bit at ADC14_ADC14MEM6.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM6_bit at ADC14_ADC14MEM6.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM6_bit at ADC14_ADC14MEM6.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM6_bit at ADC14_ADC14MEM6.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM6_bit at ADC14_ADC14MEM6.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM6_bit at ADC14_ADC14MEM6.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM6_bit at ADC14_ADC14MEM6.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM6_bit at ADC14_ADC14MEM6.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM6_bit at ADC14_ADC14MEM6.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM6_bit at ADC14_ADC14MEM6.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM6_bit at ADC14_ADC14MEM6.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM6_bit at ADC14_ADC14MEM6.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM6_bit at ADC14_ADC14MEM6.B15;

sfr unsigned long   volatile ADC14_ADC14MEM7      absolute 0x400120B4;
    sbit  Conversion_Results0_ADC14_ADC14MEM7_bit at ADC14_ADC14MEM7.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM7_bit at ADC14_ADC14MEM7.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM7_bit at ADC14_ADC14MEM7.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM7_bit at ADC14_ADC14MEM7.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM7_bit at ADC14_ADC14MEM7.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM7_bit at ADC14_ADC14MEM7.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM7_bit at ADC14_ADC14MEM7.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM7_bit at ADC14_ADC14MEM7.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM7_bit at ADC14_ADC14MEM7.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM7_bit at ADC14_ADC14MEM7.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM7_bit at ADC14_ADC14MEM7.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM7_bit at ADC14_ADC14MEM7.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM7_bit at ADC14_ADC14MEM7.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM7_bit at ADC14_ADC14MEM7.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM7_bit at ADC14_ADC14MEM7.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM7_bit at ADC14_ADC14MEM7.B15;

sfr unsigned long   volatile ADC14_ADC14MEM8      absolute 0x400120B8;
    sbit  Conversion_Results0_ADC14_ADC14MEM8_bit at ADC14_ADC14MEM8.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM8_bit at ADC14_ADC14MEM8.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM8_bit at ADC14_ADC14MEM8.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM8_bit at ADC14_ADC14MEM8.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM8_bit at ADC14_ADC14MEM8.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM8_bit at ADC14_ADC14MEM8.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM8_bit at ADC14_ADC14MEM8.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM8_bit at ADC14_ADC14MEM8.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM8_bit at ADC14_ADC14MEM8.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM8_bit at ADC14_ADC14MEM8.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM8_bit at ADC14_ADC14MEM8.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM8_bit at ADC14_ADC14MEM8.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM8_bit at ADC14_ADC14MEM8.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM8_bit at ADC14_ADC14MEM8.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM8_bit at ADC14_ADC14MEM8.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM8_bit at ADC14_ADC14MEM8.B15;

sfr unsigned long   volatile ADC14_ADC14MEM9      absolute 0x400120BC;
    sbit  Conversion_Results0_ADC14_ADC14MEM9_bit at ADC14_ADC14MEM9.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM9_bit at ADC14_ADC14MEM9.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM9_bit at ADC14_ADC14MEM9.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM9_bit at ADC14_ADC14MEM9.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM9_bit at ADC14_ADC14MEM9.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM9_bit at ADC14_ADC14MEM9.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM9_bit at ADC14_ADC14MEM9.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM9_bit at ADC14_ADC14MEM9.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM9_bit at ADC14_ADC14MEM9.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM9_bit at ADC14_ADC14MEM9.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM9_bit at ADC14_ADC14MEM9.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM9_bit at ADC14_ADC14MEM9.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM9_bit at ADC14_ADC14MEM9.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM9_bit at ADC14_ADC14MEM9.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM9_bit at ADC14_ADC14MEM9.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM9_bit at ADC14_ADC14MEM9.B15;

sfr unsigned long   volatile ADC14_ADC14MEM10     absolute 0x400120C0;
    sbit  Conversion_Results0_ADC14_ADC14MEM10_bit at ADC14_ADC14MEM10.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM10_bit at ADC14_ADC14MEM10.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM10_bit at ADC14_ADC14MEM10.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM10_bit at ADC14_ADC14MEM10.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM10_bit at ADC14_ADC14MEM10.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM10_bit at ADC14_ADC14MEM10.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM10_bit at ADC14_ADC14MEM10.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM10_bit at ADC14_ADC14MEM10.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM10_bit at ADC14_ADC14MEM10.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM10_bit at ADC14_ADC14MEM10.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM10_bit at ADC14_ADC14MEM10.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM10_bit at ADC14_ADC14MEM10.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM10_bit at ADC14_ADC14MEM10.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM10_bit at ADC14_ADC14MEM10.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM10_bit at ADC14_ADC14MEM10.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM10_bit at ADC14_ADC14MEM10.B15;

sfr unsigned long   volatile ADC14_ADC14MEM11     absolute 0x400120C4;
    sbit  Conversion_Results0_ADC14_ADC14MEM11_bit at ADC14_ADC14MEM11.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM11_bit at ADC14_ADC14MEM11.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM11_bit at ADC14_ADC14MEM11.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM11_bit at ADC14_ADC14MEM11.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM11_bit at ADC14_ADC14MEM11.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM11_bit at ADC14_ADC14MEM11.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM11_bit at ADC14_ADC14MEM11.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM11_bit at ADC14_ADC14MEM11.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM11_bit at ADC14_ADC14MEM11.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM11_bit at ADC14_ADC14MEM11.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM11_bit at ADC14_ADC14MEM11.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM11_bit at ADC14_ADC14MEM11.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM11_bit at ADC14_ADC14MEM11.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM11_bit at ADC14_ADC14MEM11.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM11_bit at ADC14_ADC14MEM11.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM11_bit at ADC14_ADC14MEM11.B15;

sfr unsigned long   volatile ADC14_ADC14MEM12     absolute 0x400120C8;
    sbit  Conversion_Results0_ADC14_ADC14MEM12_bit at ADC14_ADC14MEM12.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM12_bit at ADC14_ADC14MEM12.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM12_bit at ADC14_ADC14MEM12.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM12_bit at ADC14_ADC14MEM12.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM12_bit at ADC14_ADC14MEM12.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM12_bit at ADC14_ADC14MEM12.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM12_bit at ADC14_ADC14MEM12.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM12_bit at ADC14_ADC14MEM12.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM12_bit at ADC14_ADC14MEM12.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM12_bit at ADC14_ADC14MEM12.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM12_bit at ADC14_ADC14MEM12.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM12_bit at ADC14_ADC14MEM12.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM12_bit at ADC14_ADC14MEM12.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM12_bit at ADC14_ADC14MEM12.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM12_bit at ADC14_ADC14MEM12.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM12_bit at ADC14_ADC14MEM12.B15;

sfr unsigned long   volatile ADC14_ADC14MEM13     absolute 0x400120CC;
    sbit  Conversion_Results0_ADC14_ADC14MEM13_bit at ADC14_ADC14MEM13.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM13_bit at ADC14_ADC14MEM13.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM13_bit at ADC14_ADC14MEM13.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM13_bit at ADC14_ADC14MEM13.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM13_bit at ADC14_ADC14MEM13.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM13_bit at ADC14_ADC14MEM13.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM13_bit at ADC14_ADC14MEM13.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM13_bit at ADC14_ADC14MEM13.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM13_bit at ADC14_ADC14MEM13.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM13_bit at ADC14_ADC14MEM13.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM13_bit at ADC14_ADC14MEM13.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM13_bit at ADC14_ADC14MEM13.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM13_bit at ADC14_ADC14MEM13.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM13_bit at ADC14_ADC14MEM13.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM13_bit at ADC14_ADC14MEM13.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM13_bit at ADC14_ADC14MEM13.B15;

sfr unsigned long   volatile ADC14_ADC14MEM14     absolute 0x400120D0;
    sbit  Conversion_Results0_ADC14_ADC14MEM14_bit at ADC14_ADC14MEM14.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM14_bit at ADC14_ADC14MEM14.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM14_bit at ADC14_ADC14MEM14.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM14_bit at ADC14_ADC14MEM14.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM14_bit at ADC14_ADC14MEM14.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM14_bit at ADC14_ADC14MEM14.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM14_bit at ADC14_ADC14MEM14.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM14_bit at ADC14_ADC14MEM14.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM14_bit at ADC14_ADC14MEM14.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM14_bit at ADC14_ADC14MEM14.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM14_bit at ADC14_ADC14MEM14.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM14_bit at ADC14_ADC14MEM14.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM14_bit at ADC14_ADC14MEM14.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM14_bit at ADC14_ADC14MEM14.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM14_bit at ADC14_ADC14MEM14.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM14_bit at ADC14_ADC14MEM14.B15;

sfr unsigned long   volatile ADC14_ADC14MEM15     absolute 0x400120D4;
    sbit  Conversion_Results0_ADC14_ADC14MEM15_bit at ADC14_ADC14MEM15.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM15_bit at ADC14_ADC14MEM15.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM15_bit at ADC14_ADC14MEM15.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM15_bit at ADC14_ADC14MEM15.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM15_bit at ADC14_ADC14MEM15.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM15_bit at ADC14_ADC14MEM15.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM15_bit at ADC14_ADC14MEM15.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM15_bit at ADC14_ADC14MEM15.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM15_bit at ADC14_ADC14MEM15.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM15_bit at ADC14_ADC14MEM15.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM15_bit at ADC14_ADC14MEM15.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM15_bit at ADC14_ADC14MEM15.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM15_bit at ADC14_ADC14MEM15.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM15_bit at ADC14_ADC14MEM15.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM15_bit at ADC14_ADC14MEM15.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM15_bit at ADC14_ADC14MEM15.B15;

sfr unsigned long   volatile ADC14_ADC14MEM16     absolute 0x400120D8;
    sbit  Conversion_Results0_ADC14_ADC14MEM16_bit at ADC14_ADC14MEM16.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM16_bit at ADC14_ADC14MEM16.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM16_bit at ADC14_ADC14MEM16.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM16_bit at ADC14_ADC14MEM16.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM16_bit at ADC14_ADC14MEM16.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM16_bit at ADC14_ADC14MEM16.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM16_bit at ADC14_ADC14MEM16.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM16_bit at ADC14_ADC14MEM16.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM16_bit at ADC14_ADC14MEM16.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM16_bit at ADC14_ADC14MEM16.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM16_bit at ADC14_ADC14MEM16.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM16_bit at ADC14_ADC14MEM16.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM16_bit at ADC14_ADC14MEM16.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM16_bit at ADC14_ADC14MEM16.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM16_bit at ADC14_ADC14MEM16.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM16_bit at ADC14_ADC14MEM16.B15;

sfr unsigned long   volatile ADC14_ADC14MEM17     absolute 0x400120DC;
    sbit  Conversion_Results0_ADC14_ADC14MEM17_bit at ADC14_ADC14MEM17.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM17_bit at ADC14_ADC14MEM17.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM17_bit at ADC14_ADC14MEM17.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM17_bit at ADC14_ADC14MEM17.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM17_bit at ADC14_ADC14MEM17.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM17_bit at ADC14_ADC14MEM17.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM17_bit at ADC14_ADC14MEM17.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM17_bit at ADC14_ADC14MEM17.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM17_bit at ADC14_ADC14MEM17.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM17_bit at ADC14_ADC14MEM17.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM17_bit at ADC14_ADC14MEM17.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM17_bit at ADC14_ADC14MEM17.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM17_bit at ADC14_ADC14MEM17.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM17_bit at ADC14_ADC14MEM17.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM17_bit at ADC14_ADC14MEM17.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM17_bit at ADC14_ADC14MEM17.B15;

sfr unsigned long   volatile ADC14_ADC14MEM18     absolute 0x400120E0;
    sbit  Conversion_Results0_ADC14_ADC14MEM18_bit at ADC14_ADC14MEM18.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM18_bit at ADC14_ADC14MEM18.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM18_bit at ADC14_ADC14MEM18.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM18_bit at ADC14_ADC14MEM18.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM18_bit at ADC14_ADC14MEM18.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM18_bit at ADC14_ADC14MEM18.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM18_bit at ADC14_ADC14MEM18.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM18_bit at ADC14_ADC14MEM18.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM18_bit at ADC14_ADC14MEM18.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM18_bit at ADC14_ADC14MEM18.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM18_bit at ADC14_ADC14MEM18.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM18_bit at ADC14_ADC14MEM18.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM18_bit at ADC14_ADC14MEM18.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM18_bit at ADC14_ADC14MEM18.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM18_bit at ADC14_ADC14MEM18.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM18_bit at ADC14_ADC14MEM18.B15;

sfr unsigned long   volatile ADC14_ADC14MEM19     absolute 0x400120E4;
    sbit  Conversion_Results0_ADC14_ADC14MEM19_bit at ADC14_ADC14MEM19.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM19_bit at ADC14_ADC14MEM19.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM19_bit at ADC14_ADC14MEM19.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM19_bit at ADC14_ADC14MEM19.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM19_bit at ADC14_ADC14MEM19.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM19_bit at ADC14_ADC14MEM19.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM19_bit at ADC14_ADC14MEM19.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM19_bit at ADC14_ADC14MEM19.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM19_bit at ADC14_ADC14MEM19.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM19_bit at ADC14_ADC14MEM19.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM19_bit at ADC14_ADC14MEM19.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM19_bit at ADC14_ADC14MEM19.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM19_bit at ADC14_ADC14MEM19.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM19_bit at ADC14_ADC14MEM19.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM19_bit at ADC14_ADC14MEM19.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM19_bit at ADC14_ADC14MEM19.B15;

sfr unsigned long   volatile ADC14_ADC14MEM20     absolute 0x400120E8;
    sbit  Conversion_Results0_ADC14_ADC14MEM20_bit at ADC14_ADC14MEM20.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM20_bit at ADC14_ADC14MEM20.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM20_bit at ADC14_ADC14MEM20.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM20_bit at ADC14_ADC14MEM20.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM20_bit at ADC14_ADC14MEM20.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM20_bit at ADC14_ADC14MEM20.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM20_bit at ADC14_ADC14MEM20.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM20_bit at ADC14_ADC14MEM20.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM20_bit at ADC14_ADC14MEM20.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM20_bit at ADC14_ADC14MEM20.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM20_bit at ADC14_ADC14MEM20.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM20_bit at ADC14_ADC14MEM20.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM20_bit at ADC14_ADC14MEM20.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM20_bit at ADC14_ADC14MEM20.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM20_bit at ADC14_ADC14MEM20.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM20_bit at ADC14_ADC14MEM20.B15;

sfr unsigned long   volatile ADC14_ADC14MEM21     absolute 0x400120EC;
    sbit  Conversion_Results0_ADC14_ADC14MEM21_bit at ADC14_ADC14MEM21.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM21_bit at ADC14_ADC14MEM21.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM21_bit at ADC14_ADC14MEM21.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM21_bit at ADC14_ADC14MEM21.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM21_bit at ADC14_ADC14MEM21.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM21_bit at ADC14_ADC14MEM21.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM21_bit at ADC14_ADC14MEM21.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM21_bit at ADC14_ADC14MEM21.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM21_bit at ADC14_ADC14MEM21.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM21_bit at ADC14_ADC14MEM21.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM21_bit at ADC14_ADC14MEM21.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM21_bit at ADC14_ADC14MEM21.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM21_bit at ADC14_ADC14MEM21.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM21_bit at ADC14_ADC14MEM21.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM21_bit at ADC14_ADC14MEM21.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM21_bit at ADC14_ADC14MEM21.B15;

sfr unsigned long   volatile ADC14_ADC14MEM22     absolute 0x400120F0;
    sbit  Conversion_Results0_ADC14_ADC14MEM22_bit at ADC14_ADC14MEM22.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM22_bit at ADC14_ADC14MEM22.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM22_bit at ADC14_ADC14MEM22.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM22_bit at ADC14_ADC14MEM22.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM22_bit at ADC14_ADC14MEM22.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM22_bit at ADC14_ADC14MEM22.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM22_bit at ADC14_ADC14MEM22.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM22_bit at ADC14_ADC14MEM22.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM22_bit at ADC14_ADC14MEM22.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM22_bit at ADC14_ADC14MEM22.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM22_bit at ADC14_ADC14MEM22.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM22_bit at ADC14_ADC14MEM22.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM22_bit at ADC14_ADC14MEM22.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM22_bit at ADC14_ADC14MEM22.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM22_bit at ADC14_ADC14MEM22.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM22_bit at ADC14_ADC14MEM22.B15;

sfr unsigned long   volatile ADC14_ADC14MEM23     absolute 0x400120F4;
    sbit  Conversion_Results0_ADC14_ADC14MEM23_bit at ADC14_ADC14MEM23.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM23_bit at ADC14_ADC14MEM23.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM23_bit at ADC14_ADC14MEM23.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM23_bit at ADC14_ADC14MEM23.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM23_bit at ADC14_ADC14MEM23.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM23_bit at ADC14_ADC14MEM23.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM23_bit at ADC14_ADC14MEM23.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM23_bit at ADC14_ADC14MEM23.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM23_bit at ADC14_ADC14MEM23.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM23_bit at ADC14_ADC14MEM23.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM23_bit at ADC14_ADC14MEM23.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM23_bit at ADC14_ADC14MEM23.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM23_bit at ADC14_ADC14MEM23.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM23_bit at ADC14_ADC14MEM23.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM23_bit at ADC14_ADC14MEM23.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM23_bit at ADC14_ADC14MEM23.B15;

sfr unsigned long   volatile ADC14_ADC14MEM24     absolute 0x400120F8;
    sbit  Conversion_Results0_ADC14_ADC14MEM24_bit at ADC14_ADC14MEM24.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM24_bit at ADC14_ADC14MEM24.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM24_bit at ADC14_ADC14MEM24.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM24_bit at ADC14_ADC14MEM24.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM24_bit at ADC14_ADC14MEM24.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM24_bit at ADC14_ADC14MEM24.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM24_bit at ADC14_ADC14MEM24.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM24_bit at ADC14_ADC14MEM24.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM24_bit at ADC14_ADC14MEM24.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM24_bit at ADC14_ADC14MEM24.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM24_bit at ADC14_ADC14MEM24.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM24_bit at ADC14_ADC14MEM24.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM24_bit at ADC14_ADC14MEM24.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM24_bit at ADC14_ADC14MEM24.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM24_bit at ADC14_ADC14MEM24.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM24_bit at ADC14_ADC14MEM24.B15;

sfr unsigned long   volatile ADC14_ADC14MEM25     absolute 0x400120FC;
    sbit  Conversion_Results0_ADC14_ADC14MEM25_bit at ADC14_ADC14MEM25.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM25_bit at ADC14_ADC14MEM25.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM25_bit at ADC14_ADC14MEM25.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM25_bit at ADC14_ADC14MEM25.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM25_bit at ADC14_ADC14MEM25.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM25_bit at ADC14_ADC14MEM25.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM25_bit at ADC14_ADC14MEM25.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM25_bit at ADC14_ADC14MEM25.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM25_bit at ADC14_ADC14MEM25.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM25_bit at ADC14_ADC14MEM25.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM25_bit at ADC14_ADC14MEM25.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM25_bit at ADC14_ADC14MEM25.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM25_bit at ADC14_ADC14MEM25.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM25_bit at ADC14_ADC14MEM25.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM25_bit at ADC14_ADC14MEM25.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM25_bit at ADC14_ADC14MEM25.B15;

sfr unsigned long   volatile ADC14_ADC14MEM26     absolute 0x40012100;
    sbit  Conversion_Results0_ADC14_ADC14MEM26_bit at ADC14_ADC14MEM26.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM26_bit at ADC14_ADC14MEM26.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM26_bit at ADC14_ADC14MEM26.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM26_bit at ADC14_ADC14MEM26.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM26_bit at ADC14_ADC14MEM26.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM26_bit at ADC14_ADC14MEM26.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM26_bit at ADC14_ADC14MEM26.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM26_bit at ADC14_ADC14MEM26.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM26_bit at ADC14_ADC14MEM26.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM26_bit at ADC14_ADC14MEM26.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM26_bit at ADC14_ADC14MEM26.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM26_bit at ADC14_ADC14MEM26.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM26_bit at ADC14_ADC14MEM26.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM26_bit at ADC14_ADC14MEM26.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM26_bit at ADC14_ADC14MEM26.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM26_bit at ADC14_ADC14MEM26.B15;

sfr unsigned long   volatile ADC14_ADC14MEM27     absolute 0x40012104;
    sbit  Conversion_Results0_ADC14_ADC14MEM27_bit at ADC14_ADC14MEM27.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM27_bit at ADC14_ADC14MEM27.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM27_bit at ADC14_ADC14MEM27.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM27_bit at ADC14_ADC14MEM27.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM27_bit at ADC14_ADC14MEM27.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM27_bit at ADC14_ADC14MEM27.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM27_bit at ADC14_ADC14MEM27.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM27_bit at ADC14_ADC14MEM27.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM27_bit at ADC14_ADC14MEM27.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM27_bit at ADC14_ADC14MEM27.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM27_bit at ADC14_ADC14MEM27.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM27_bit at ADC14_ADC14MEM27.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM27_bit at ADC14_ADC14MEM27.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM27_bit at ADC14_ADC14MEM27.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM27_bit at ADC14_ADC14MEM27.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM27_bit at ADC14_ADC14MEM27.B15;

sfr unsigned long   volatile ADC14_ADC14MEM28     absolute 0x40012108;
    sbit  Conversion_Results0_ADC14_ADC14MEM28_bit at ADC14_ADC14MEM28.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM28_bit at ADC14_ADC14MEM28.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM28_bit at ADC14_ADC14MEM28.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM28_bit at ADC14_ADC14MEM28.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM28_bit at ADC14_ADC14MEM28.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM28_bit at ADC14_ADC14MEM28.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM28_bit at ADC14_ADC14MEM28.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM28_bit at ADC14_ADC14MEM28.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM28_bit at ADC14_ADC14MEM28.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM28_bit at ADC14_ADC14MEM28.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM28_bit at ADC14_ADC14MEM28.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM28_bit at ADC14_ADC14MEM28.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM28_bit at ADC14_ADC14MEM28.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM28_bit at ADC14_ADC14MEM28.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM28_bit at ADC14_ADC14MEM28.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM28_bit at ADC14_ADC14MEM28.B15;

sfr unsigned long   volatile ADC14_ADC14MEM29     absolute 0x4001210C;
    sbit  Conversion_Results0_ADC14_ADC14MEM29_bit at ADC14_ADC14MEM29.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM29_bit at ADC14_ADC14MEM29.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM29_bit at ADC14_ADC14MEM29.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM29_bit at ADC14_ADC14MEM29.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM29_bit at ADC14_ADC14MEM29.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM29_bit at ADC14_ADC14MEM29.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM29_bit at ADC14_ADC14MEM29.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM29_bit at ADC14_ADC14MEM29.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM29_bit at ADC14_ADC14MEM29.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM29_bit at ADC14_ADC14MEM29.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM29_bit at ADC14_ADC14MEM29.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM29_bit at ADC14_ADC14MEM29.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM29_bit at ADC14_ADC14MEM29.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM29_bit at ADC14_ADC14MEM29.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM29_bit at ADC14_ADC14MEM29.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM29_bit at ADC14_ADC14MEM29.B15;

sfr unsigned long   volatile ADC14_ADC14MEM30     absolute 0x40012110;
    sbit  Conversion_Results0_ADC14_ADC14MEM30_bit at ADC14_ADC14MEM30.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM30_bit at ADC14_ADC14MEM30.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM30_bit at ADC14_ADC14MEM30.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM30_bit at ADC14_ADC14MEM30.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM30_bit at ADC14_ADC14MEM30.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM30_bit at ADC14_ADC14MEM30.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM30_bit at ADC14_ADC14MEM30.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM30_bit at ADC14_ADC14MEM30.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM30_bit at ADC14_ADC14MEM30.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM30_bit at ADC14_ADC14MEM30.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM30_bit at ADC14_ADC14MEM30.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM30_bit at ADC14_ADC14MEM30.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM30_bit at ADC14_ADC14MEM30.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM30_bit at ADC14_ADC14MEM30.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM30_bit at ADC14_ADC14MEM30.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM30_bit at ADC14_ADC14MEM30.B15;

sfr unsigned long   volatile ADC14_ADC14MEM31     absolute 0x40012114;
    sbit  Conversion_Results0_ADC14_ADC14MEM31_bit at ADC14_ADC14MEM31.B0;
    sbit  Conversion_Results1_ADC14_ADC14MEM31_bit at ADC14_ADC14MEM31.B1;
    sbit  Conversion_Results2_ADC14_ADC14MEM31_bit at ADC14_ADC14MEM31.B2;
    sbit  Conversion_Results3_ADC14_ADC14MEM31_bit at ADC14_ADC14MEM31.B3;
    sbit  Conversion_Results4_ADC14_ADC14MEM31_bit at ADC14_ADC14MEM31.B4;
    sbit  Conversion_Results5_ADC14_ADC14MEM31_bit at ADC14_ADC14MEM31.B5;
    sbit  Conversion_Results6_ADC14_ADC14MEM31_bit at ADC14_ADC14MEM31.B6;
    sbit  Conversion_Results7_ADC14_ADC14MEM31_bit at ADC14_ADC14MEM31.B7;
    sbit  Conversion_Results8_ADC14_ADC14MEM31_bit at ADC14_ADC14MEM31.B8;
    sbit  Conversion_Results9_ADC14_ADC14MEM31_bit at ADC14_ADC14MEM31.B9;
    sbit  Conversion_Results10_ADC14_ADC14MEM31_bit at ADC14_ADC14MEM31.B10;
    sbit  Conversion_Results11_ADC14_ADC14MEM31_bit at ADC14_ADC14MEM31.B11;
    sbit  Conversion_Results12_ADC14_ADC14MEM31_bit at ADC14_ADC14MEM31.B12;
    sbit  Conversion_Results13_ADC14_ADC14MEM31_bit at ADC14_ADC14MEM31.B13;
    sbit  Conversion_Results14_ADC14_ADC14MEM31_bit at ADC14_ADC14MEM31.B14;
    sbit  Conversion_Results15_ADC14_ADC14MEM31_bit at ADC14_ADC14MEM31.B15;

sfr unsigned long   volatile ADC14_ADC14IER0      absolute 0x4001213C;
    const register unsigned short int ADC14IE31 = 31;
    sbit  ADC14IE31_bit at ADC14_ADC14IER0.B31;
    const register unsigned short int ADC14IE30 = 30;
    sbit  ADC14IE30_bit at ADC14_ADC14IER0.B30;
    const register unsigned short int ADC14IE29 = 29;
    sbit  ADC14IE29_bit at ADC14_ADC14IER0.B29;
    const register unsigned short int ADC14IE28 = 28;
    sbit  ADC14IE28_bit at ADC14_ADC14IER0.B28;
    const register unsigned short int ADC14IE27 = 27;
    sbit  ADC14IE27_bit at ADC14_ADC14IER0.B27;
    const register unsigned short int ADC14IE26 = 26;
    sbit  ADC14IE26_bit at ADC14_ADC14IER0.B26;
    const register unsigned short int ADC14IE25 = 25;
    sbit  ADC14IE25_bit at ADC14_ADC14IER0.B25;
    const register unsigned short int ADC14IE24 = 24;
    sbit  ADC14IE24_bit at ADC14_ADC14IER0.B24;
    const register unsigned short int ADC14IE23 = 23;
    sbit  ADC14IE23_bit at ADC14_ADC14IER0.B23;
    const register unsigned short int ADC14IE22 = 22;
    sbit  ADC14IE22_bit at ADC14_ADC14IER0.B22;
    const register unsigned short int ADC14IE21 = 21;
    sbit  ADC14IE21_bit at ADC14_ADC14IER0.B21;
    const register unsigned short int ADC14IE20 = 20;
    sbit  ADC14IE20_bit at ADC14_ADC14IER0.B20;
    const register unsigned short int ADC14IE19 = 19;
    sbit  ADC14IE19_bit at ADC14_ADC14IER0.B19;
    const register unsigned short int ADC14IE18 = 18;
    sbit  ADC14IE18_bit at ADC14_ADC14IER0.B18;
    const register unsigned short int ADC14IE17 = 17;
    sbit  ADC14IE17_bit at ADC14_ADC14IER0.B17;
    const register unsigned short int ADC14IE16 = 16;
    sbit  ADC14IE16_bit at ADC14_ADC14IER0.B16;
    const register unsigned short int ADC14IE15 = 15;
    sbit  ADC14IE15_bit at ADC14_ADC14IER0.B15;
    const register unsigned short int ADC14IE14 = 14;
    sbit  ADC14IE14_bit at ADC14_ADC14IER0.B14;
    const register unsigned short int ADC14IE13 = 13;
    sbit  ADC14IE13_bit at ADC14_ADC14IER0.B13;
    const register unsigned short int ADC14IE12 = 12;
    sbit  ADC14IE12_bit at ADC14_ADC14IER0.B12;
    const register unsigned short int ADC14IE11 = 11;
    sbit  ADC14IE11_bit at ADC14_ADC14IER0.B11;
    const register unsigned short int ADC14IE10 = 10;
    sbit  ADC14IE10_bit at ADC14_ADC14IER0.B10;
    const register unsigned short int ADC14IE9 = 9;
    sbit  ADC14IE9_bit at ADC14_ADC14IER0.B9;
    const register unsigned short int ADC14IE8 = 8;
    sbit  ADC14IE8_bit at ADC14_ADC14IER0.B8;
    const register unsigned short int ADC14IE7 = 7;
    sbit  ADC14IE7_bit at ADC14_ADC14IER0.B7;
    const register unsigned short int ADC14IE6 = 6;
    sbit  ADC14IE6_bit at ADC14_ADC14IER0.B6;
    const register unsigned short int ADC14IE5 = 5;
    sbit  ADC14IE5_bit at ADC14_ADC14IER0.B5;
    const register unsigned short int ADC14IE4 = 4;
    sbit  ADC14IE4_bit at ADC14_ADC14IER0.B4;
    const register unsigned short int ADC14IE3 = 3;
    sbit  ADC14IE3_bit at ADC14_ADC14IER0.B3;
    const register unsigned short int ADC14IE2 = 2;
    sbit  ADC14IE2_bit at ADC14_ADC14IER0.B2;
    const register unsigned short int ADC14IE1 = 1;
    sbit  ADC14IE1_bit at ADC14_ADC14IER0.B1;
    const register unsigned short int ADC14IE0 = 0;
    sbit  ADC14IE0_bit at ADC14_ADC14IER0.B0;

sfr unsigned long   volatile ADC14_ADC14IER1      absolute 0x40012140;
    const register unsigned short int ADC14RDYIE = 6;
    sbit  ADC14RDYIE_bit at ADC14_ADC14IER1.B6;
    const register unsigned short int ADC14TOVIE = 5;
    sbit  ADC14TOVIE_bit at ADC14_ADC14IER1.B5;
    const register unsigned short int ADC14OVIE = 4;
    sbit  ADC14OVIE_bit at ADC14_ADC14IER1.B4;
    const register unsigned short int ADC14HIIE = 3;
    sbit  ADC14HIIE_bit at ADC14_ADC14IER1.B3;
    const register unsigned short int ADC14LOIE = 2;
    sbit  ADC14LOIE_bit at ADC14_ADC14IER1.B2;
    const register unsigned short int ADC14INIE = 1;
    sbit  ADC14INIE_bit at ADC14_ADC14IER1.B1;

sfr unsigned long   volatile ADC14_ADC14IFGR0     absolute 0x40012144;
    const register unsigned short int ADC14IFG31 = 31;
    sbit  ADC14IFG31_bit at ADC14_ADC14IFGR0.B31;
    const register unsigned short int ADC14IFG30 = 30;
    sbit  ADC14IFG30_bit at ADC14_ADC14IFGR0.B30;
    const register unsigned short int ADC14IFG29 = 29;
    sbit  ADC14IFG29_bit at ADC14_ADC14IFGR0.B29;
    const register unsigned short int ADC14IFG28 = 28;
    sbit  ADC14IFG28_bit at ADC14_ADC14IFGR0.B28;
    const register unsigned short int ADC14IFG27 = 27;
    sbit  ADC14IFG27_bit at ADC14_ADC14IFGR0.B27;
    const register unsigned short int ADC14IFG26 = 26;
    sbit  ADC14IFG26_bit at ADC14_ADC14IFGR0.B26;
    const register unsigned short int ADC14IFG25 = 25;
    sbit  ADC14IFG25_bit at ADC14_ADC14IFGR0.B25;
    const register unsigned short int ADC14IFG24 = 24;
    sbit  ADC14IFG24_bit at ADC14_ADC14IFGR0.B24;
    const register unsigned short int ADC14IFG23 = 23;
    sbit  ADC14IFG23_bit at ADC14_ADC14IFGR0.B23;
    const register unsigned short int ADC14IFG22 = 22;
    sbit  ADC14IFG22_bit at ADC14_ADC14IFGR0.B22;
    const register unsigned short int ADC14IFG21 = 21;
    sbit  ADC14IFG21_bit at ADC14_ADC14IFGR0.B21;
    const register unsigned short int ADC14IFG20 = 20;
    sbit  ADC14IFG20_bit at ADC14_ADC14IFGR0.B20;
    const register unsigned short int ADC14IFG19 = 19;
    sbit  ADC14IFG19_bit at ADC14_ADC14IFGR0.B19;
    const register unsigned short int ADC14IFG18 = 18;
    sbit  ADC14IFG18_bit at ADC14_ADC14IFGR0.B18;
    const register unsigned short int ADC14IFG17 = 17;
    sbit  ADC14IFG17_bit at ADC14_ADC14IFGR0.B17;
    const register unsigned short int ADC14IFG16 = 16;
    sbit  ADC14IFG16_bit at ADC14_ADC14IFGR0.B16;
    const register unsigned short int ADC14IFG15 = 15;
    sbit  ADC14IFG15_bit at ADC14_ADC14IFGR0.B15;
    const register unsigned short int ADC14IFG14 = 14;
    sbit  ADC14IFG14_bit at ADC14_ADC14IFGR0.B14;
    const register unsigned short int ADC14IFG13 = 13;
    sbit  ADC14IFG13_bit at ADC14_ADC14IFGR0.B13;
    const register unsigned short int ADC14IFG12 = 12;
    sbit  ADC14IFG12_bit at ADC14_ADC14IFGR0.B12;
    const register unsigned short int ADC14IFG11 = 11;
    sbit  ADC14IFG11_bit at ADC14_ADC14IFGR0.B11;
    const register unsigned short int ADC14IFG10 = 10;
    sbit  ADC14IFG10_bit at ADC14_ADC14IFGR0.B10;
    const register unsigned short int ADC14IFG9 = 9;
    sbit  ADC14IFG9_bit at ADC14_ADC14IFGR0.B9;
    const register unsigned short int ADC14IFG8 = 8;
    sbit  ADC14IFG8_bit at ADC14_ADC14IFGR0.B8;
    const register unsigned short int ADC14IFG7 = 7;
    sbit  ADC14IFG7_bit at ADC14_ADC14IFGR0.B7;
    const register unsigned short int ADC14IFG6 = 6;
    sbit  ADC14IFG6_bit at ADC14_ADC14IFGR0.B6;
    const register unsigned short int ADC14IFG5 = 5;
    sbit  ADC14IFG5_bit at ADC14_ADC14IFGR0.B5;
    const register unsigned short int ADC14IFG4 = 4;
    sbit  ADC14IFG4_bit at ADC14_ADC14IFGR0.B4;
    const register unsigned short int ADC14IFG3 = 3;
    sbit  ADC14IFG3_bit at ADC14_ADC14IFGR0.B3;
    const register unsigned short int ADC14IFG2 = 2;
    sbit  ADC14IFG2_bit at ADC14_ADC14IFGR0.B2;
    const register unsigned short int ADC14IFG1 = 1;
    sbit  ADC14IFG1_bit at ADC14_ADC14IFGR0.B1;
    const register unsigned short int ADC14IFG0 = 0;
    sbit  ADC14IFG0_bit at ADC14_ADC14IFGR0.B0;

sfr unsigned long   volatile ADC14_ADC14IFGR1     absolute 0x40012148;
    const register unsigned short int ADC14RDYIFG = 6;
    sbit  ADC14RDYIFG_bit at ADC14_ADC14IFGR1.B6;
    const register unsigned short int ADC14TOVIFG = 5;
    sbit  ADC14TOVIFG_bit at ADC14_ADC14IFGR1.B5;
    const register unsigned short int ADC14OVIFG = 4;
    sbit  ADC14OVIFG_bit at ADC14_ADC14IFGR1.B4;
    const register unsigned short int ADC14HIIFG = 3;
    sbit  ADC14HIIFG_bit at ADC14_ADC14IFGR1.B3;
    const register unsigned short int ADC14LOIFG = 2;
    sbit  ADC14LOIFG_bit at ADC14_ADC14IFGR1.B2;
    const register unsigned short int ADC14INIFG = 1;
    sbit  ADC14INIFG_bit at ADC14_ADC14IFGR1.B1;

sfr unsigned long   volatile ADC14_ADC14CLRIFGR0  absolute 0x4001214C;
    const register unsigned short int CLRADC14IFG31 = 31;
    sbit  CLRADC14IFG31_bit at ADC14_ADC14CLRIFGR0.B31;
    const register unsigned short int CLRADC14IFG30 = 30;
    sbit  CLRADC14IFG30_bit at ADC14_ADC14CLRIFGR0.B30;
    const register unsigned short int CLRADC14IFG29 = 29;
    sbit  CLRADC14IFG29_bit at ADC14_ADC14CLRIFGR0.B29;
    const register unsigned short int CLRADC14IFG28 = 28;
    sbit  CLRADC14IFG28_bit at ADC14_ADC14CLRIFGR0.B28;
    const register unsigned short int CLRADC14IFG27 = 27;
    sbit  CLRADC14IFG27_bit at ADC14_ADC14CLRIFGR0.B27;
    const register unsigned short int CLRADC14IFG26 = 26;
    sbit  CLRADC14IFG26_bit at ADC14_ADC14CLRIFGR0.B26;
    const register unsigned short int CLRADC14IFG25 = 25;
    sbit  CLRADC14IFG25_bit at ADC14_ADC14CLRIFGR0.B25;
    const register unsigned short int CLRADC14IFG24 = 24;
    sbit  CLRADC14IFG24_bit at ADC14_ADC14CLRIFGR0.B24;
    const register unsigned short int CLRADC14IFG23 = 23;
    sbit  CLRADC14IFG23_bit at ADC14_ADC14CLRIFGR0.B23;
    const register unsigned short int CLRADC14IFG22 = 22;
    sbit  CLRADC14IFG22_bit at ADC14_ADC14CLRIFGR0.B22;
    const register unsigned short int CLRADC14IFG21 = 21;
    sbit  CLRADC14IFG21_bit at ADC14_ADC14CLRIFGR0.B21;
    const register unsigned short int CLRADC14IFG20 = 20;
    sbit  CLRADC14IFG20_bit at ADC14_ADC14CLRIFGR0.B20;
    const register unsigned short int CLRADC14IFG19 = 19;
    sbit  CLRADC14IFG19_bit at ADC14_ADC14CLRIFGR0.B19;
    const register unsigned short int CLRADC14IFG18 = 18;
    sbit  CLRADC14IFG18_bit at ADC14_ADC14CLRIFGR0.B18;
    const register unsigned short int CLRADC14IFG17 = 17;
    sbit  CLRADC14IFG17_bit at ADC14_ADC14CLRIFGR0.B17;
    const register unsigned short int CLRADC14IFG16 = 16;
    sbit  CLRADC14IFG16_bit at ADC14_ADC14CLRIFGR0.B16;
    const register unsigned short int CLRADC14IFG15 = 15;
    sbit  CLRADC14IFG15_bit at ADC14_ADC14CLRIFGR0.B15;
    const register unsigned short int CLRADC14IFG14 = 14;
    sbit  CLRADC14IFG14_bit at ADC14_ADC14CLRIFGR0.B14;
    const register unsigned short int CLRADC14IFG13 = 13;
    sbit  CLRADC14IFG13_bit at ADC14_ADC14CLRIFGR0.B13;
    const register unsigned short int CLRADC14IFG12 = 12;
    sbit  CLRADC14IFG12_bit at ADC14_ADC14CLRIFGR0.B12;
    const register unsigned short int CLRADC14IFG11 = 11;
    sbit  CLRADC14IFG11_bit at ADC14_ADC14CLRIFGR0.B11;
    const register unsigned short int CLRADC14IFG10 = 10;
    sbit  CLRADC14IFG10_bit at ADC14_ADC14CLRIFGR0.B10;
    const register unsigned short int CLRADC14IFG9 = 9;
    sbit  CLRADC14IFG9_bit at ADC14_ADC14CLRIFGR0.B9;
    const register unsigned short int CLRADC14IFG8 = 8;
    sbit  CLRADC14IFG8_bit at ADC14_ADC14CLRIFGR0.B8;
    const register unsigned short int CLRADC14IFG7 = 7;
    sbit  CLRADC14IFG7_bit at ADC14_ADC14CLRIFGR0.B7;
    const register unsigned short int CLRADC14IFG6 = 6;
    sbit  CLRADC14IFG6_bit at ADC14_ADC14CLRIFGR0.B6;
    const register unsigned short int CLRADC14IFG5 = 5;
    sbit  CLRADC14IFG5_bit at ADC14_ADC14CLRIFGR0.B5;
    const register unsigned short int CLRADC14IFG4 = 4;
    sbit  CLRADC14IFG4_bit at ADC14_ADC14CLRIFGR0.B4;
    const register unsigned short int CLRADC14IFG3 = 3;
    sbit  CLRADC14IFG3_bit at ADC14_ADC14CLRIFGR0.B3;
    const register unsigned short int CLRADC14IFG2 = 2;
    sbit  CLRADC14IFG2_bit at ADC14_ADC14CLRIFGR0.B2;
    const register unsigned short int CLRADC14IFG1 = 1;
    sbit  CLRADC14IFG1_bit at ADC14_ADC14CLRIFGR0.B1;
    const register unsigned short int CLRADC14IFG0 = 0;
    sbit  CLRADC14IFG0_bit at ADC14_ADC14CLRIFGR0.B0;

sfr unsigned long   volatile ADC14_ADC14CLRIFGR1  absolute 0x40012150;
    const register unsigned short int CLRADC14RDYIFG = 6;
    sbit  CLRADC14RDYIFG_bit at ADC14_ADC14CLRIFGR1.B6;
    const register unsigned short int CLRADC14TOVIFG = 5;
    sbit  CLRADC14TOVIFG_bit at ADC14_ADC14CLRIFGR1.B5;
    const register unsigned short int CLRADC14OVIFG = 4;
    sbit  CLRADC14OVIFG_bit at ADC14_ADC14CLRIFGR1.B4;
    const register unsigned short int CLRADC14HIIFG = 3;
    sbit  CLRADC14HIIFG_bit at ADC14_ADC14CLRIFGR1.B3;
    const register unsigned short int CLRADC14LOIFG = 2;
    sbit  CLRADC14LOIFG_bit at ADC14_ADC14CLRIFGR1.B2;
    const register unsigned short int CLRADC14INIFG = 1;
    sbit  CLRADC14INIFG_bit at ADC14_ADC14CLRIFGR1.B1;

sfr unsigned long   volatile ADC14_ADC14IV        absolute 0x40012154;
    const register unsigned short int ADC14IV0 = 0;
    sbit  ADC14IV0_bit at ADC14_ADC14IV.B0;
    const register unsigned short int ADC14IV1 = 1;
    sbit  ADC14IV1_bit at ADC14_ADC14IV.B1;
    const register unsigned short int ADC14IV2 = 2;
    sbit  ADC14IV2_bit at ADC14_ADC14IV.B2;
    const register unsigned short int ADC14IV3 = 3;
    sbit  ADC14IV3_bit at ADC14_ADC14IV.B3;
    const register unsigned short int ADC14IV4 = 4;
    sbit  ADC14IV4_bit at ADC14_ADC14IV.B4;
    const register unsigned short int ADC14IV5 = 5;
    sbit  ADC14IV5_bit at ADC14_ADC14IV.B5;
    const register unsigned short int ADC14IV6 = 6;
    sbit  ADC14IV6_bit at ADC14_ADC14IV.B6;
    const register unsigned short int ADC14IV7 = 7;
    sbit  ADC14IV7_bit at ADC14_ADC14IV.B7;
    const register unsigned short int ADC14IV8 = 8;
    sbit  ADC14IV8_bit at ADC14_ADC14IV.B8;
    const register unsigned short int ADC14IV9 = 9;
    sbit  ADC14IV9_bit at ADC14_ADC14IV.B9;
    const register unsigned short int ADC14IV10 = 10;
    sbit  ADC14IV10_bit at ADC14_ADC14IV.B10;
    const register unsigned short int ADC14IV11 = 11;
    sbit  ADC14IV11_bit at ADC14_ADC14IV.B11;
    const register unsigned short int ADC14IV12 = 12;
    sbit  ADC14IV12_bit at ADC14_ADC14IV.B12;
    const register unsigned short int ADC14IV13 = 13;
    sbit  ADC14IV13_bit at ADC14_ADC14IV.B13;
    const register unsigned short int ADC14IV14 = 14;
    sbit  ADC14IV14_bit at ADC14_ADC14IV.B14;
    const register unsigned short int ADC14IV15 = 15;
    sbit  ADC14IV15_bit at ADC14_ADC14IV.B15;
    const register unsigned short int ADC14IV16 = 16;
    sbit  ADC14IV16_bit at ADC14_ADC14IV.B16;
    const register unsigned short int ADC14IV17 = 17;
    sbit  ADC14IV17_bit at ADC14_ADC14IV.B17;
    const register unsigned short int ADC14IV18 = 18;
    sbit  ADC14IV18_bit at ADC14_ADC14IV.B18;
    const register unsigned short int ADC14IV19 = 19;
    sbit  ADC14IV19_bit at ADC14_ADC14IV.B19;
    const register unsigned short int ADC14IV20 = 20;
    sbit  ADC14IV20_bit at ADC14_ADC14IV.B20;
    const register unsigned short int ADC14IV21 = 21;
    sbit  ADC14IV21_bit at ADC14_ADC14IV.B21;
    const register unsigned short int ADC14IV22 = 22;
    sbit  ADC14IV22_bit at ADC14_ADC14IV.B22;
    const register unsigned short int ADC14IV23 = 23;
    sbit  ADC14IV23_bit at ADC14_ADC14IV.B23;
    const register unsigned short int ADC14IV24 = 24;
    sbit  ADC14IV24_bit at ADC14_ADC14IV.B24;
    const register unsigned short int ADC14IV25 = 25;
    sbit  ADC14IV25_bit at ADC14_ADC14IV.B25;
    const register unsigned short int ADC14IV26 = 26;
    sbit  ADC14IV26_bit at ADC14_ADC14IV.B26;
    const register unsigned short int ADC14IV27 = 27;
    sbit  ADC14IV27_bit at ADC14_ADC14IV.B27;
    const register unsigned short int ADC14IV28 = 28;
    sbit  ADC14IV28_bit at ADC14_ADC14IV.B28;
    const register unsigned short int ADC14IV29 = 29;
    sbit  ADC14IV29_bit at ADC14_ADC14IV.B29;
    const register unsigned short int ADC14IV30 = 30;
    sbit  ADC14IV30_bit at ADC14_ADC14IV.B30;
    const register unsigned short int ADC14IV31 = 31;
    sbit  ADC14IV31_bit at ADC14_ADC14IV.B31;

sfr far unsigned long   volatile ITM_ITM_STIM0        absolute 0xE0000000;
    const register unsigned short int ITM_STIM00 = 0;
    sbit  ITM_STIM00_bit at ITM_ITM_STIM0.B0;
    const register unsigned short int ITM_STIM01 = 1;
    sbit  ITM_STIM01_bit at ITM_ITM_STIM0.B1;
    const register unsigned short int ITM_STIM02 = 2;
    sbit  ITM_STIM02_bit at ITM_ITM_STIM0.B2;
    const register unsigned short int ITM_STIM03 = 3;
    sbit  ITM_STIM03_bit at ITM_ITM_STIM0.B3;
    const register unsigned short int ITM_STIM04 = 4;
    sbit  ITM_STIM04_bit at ITM_ITM_STIM0.B4;
    const register unsigned short int ITM_STIM05 = 5;
    sbit  ITM_STIM05_bit at ITM_ITM_STIM0.B5;
    const register unsigned short int ITM_STIM06 = 6;
    sbit  ITM_STIM06_bit at ITM_ITM_STIM0.B6;
    const register unsigned short int ITM_STIM07 = 7;
    sbit  ITM_STIM07_bit at ITM_ITM_STIM0.B7;
    const register unsigned short int ITM_STIM08 = 8;
    sbit  ITM_STIM08_bit at ITM_ITM_STIM0.B8;
    const register unsigned short int ITM_STIM09 = 9;
    sbit  ITM_STIM09_bit at ITM_ITM_STIM0.B9;
    const register unsigned short int ITM_STIM010 = 10;
    sbit  ITM_STIM010_bit at ITM_ITM_STIM0.B10;
    const register unsigned short int ITM_STIM011 = 11;
    sbit  ITM_STIM011_bit at ITM_ITM_STIM0.B11;
    const register unsigned short int ITM_STIM012 = 12;
    sbit  ITM_STIM012_bit at ITM_ITM_STIM0.B12;
    const register unsigned short int ITM_STIM013 = 13;
    sbit  ITM_STIM013_bit at ITM_ITM_STIM0.B13;
    const register unsigned short int ITM_STIM014 = 14;
    sbit  ITM_STIM014_bit at ITM_ITM_STIM0.B14;
    const register unsigned short int ITM_STIM015 = 15;
    sbit  ITM_STIM015_bit at ITM_ITM_STIM0.B15;
    const register unsigned short int ITM_STIM016 = 16;
    sbit  ITM_STIM016_bit at ITM_ITM_STIM0.B16;
    const register unsigned short int ITM_STIM017 = 17;
    sbit  ITM_STIM017_bit at ITM_ITM_STIM0.B17;
    const register unsigned short int ITM_STIM018 = 18;
    sbit  ITM_STIM018_bit at ITM_ITM_STIM0.B18;
    const register unsigned short int ITM_STIM019 = 19;
    sbit  ITM_STIM019_bit at ITM_ITM_STIM0.B19;
    const register unsigned short int ITM_STIM020 = 20;
    sbit  ITM_STIM020_bit at ITM_ITM_STIM0.B20;
    const register unsigned short int ITM_STIM021 = 21;
    sbit  ITM_STIM021_bit at ITM_ITM_STIM0.B21;
    const register unsigned short int ITM_STIM022 = 22;
    sbit  ITM_STIM022_bit at ITM_ITM_STIM0.B22;
    const register unsigned short int ITM_STIM023 = 23;
    sbit  ITM_STIM023_bit at ITM_ITM_STIM0.B23;
    const register unsigned short int ITM_STIM024 = 24;
    sbit  ITM_STIM024_bit at ITM_ITM_STIM0.B24;
    const register unsigned short int ITM_STIM025 = 25;
    sbit  ITM_STIM025_bit at ITM_ITM_STIM0.B25;
    const register unsigned short int ITM_STIM026 = 26;
    sbit  ITM_STIM026_bit at ITM_ITM_STIM0.B26;
    const register unsigned short int ITM_STIM027 = 27;
    sbit  ITM_STIM027_bit at ITM_ITM_STIM0.B27;
    const register unsigned short int ITM_STIM028 = 28;
    sbit  ITM_STIM028_bit at ITM_ITM_STIM0.B28;
    const register unsigned short int ITM_STIM029 = 29;
    sbit  ITM_STIM029_bit at ITM_ITM_STIM0.B29;
    const register unsigned short int ITM_STIM030 = 30;
    sbit  ITM_STIM030_bit at ITM_ITM_STIM0.B30;
    const register unsigned short int ITM_STIM031 = 31;
    sbit  ITM_STIM031_bit at ITM_ITM_STIM0.B31;

sfr far unsigned long   volatile ITM_ITM_STIM1        absolute 0xE0000004;
    const register unsigned short int ITM_STIM10 = 0;
    sbit  ITM_STIM10_bit at ITM_ITM_STIM1.B0;
    const register unsigned short int ITM_STIM11 = 1;
    sbit  ITM_STIM11_bit at ITM_ITM_STIM1.B1;
    const register unsigned short int ITM_STIM12 = 2;
    sbit  ITM_STIM12_bit at ITM_ITM_STIM1.B2;
    const register unsigned short int ITM_STIM13 = 3;
    sbit  ITM_STIM13_bit at ITM_ITM_STIM1.B3;
    const register unsigned short int ITM_STIM14 = 4;
    sbit  ITM_STIM14_bit at ITM_ITM_STIM1.B4;
    const register unsigned short int ITM_STIM15 = 5;
    sbit  ITM_STIM15_bit at ITM_ITM_STIM1.B5;
    const register unsigned short int ITM_STIM16 = 6;
    sbit  ITM_STIM16_bit at ITM_ITM_STIM1.B6;
    const register unsigned short int ITM_STIM17 = 7;
    sbit  ITM_STIM17_bit at ITM_ITM_STIM1.B7;
    const register unsigned short int ITM_STIM18 = 8;
    sbit  ITM_STIM18_bit at ITM_ITM_STIM1.B8;
    const register unsigned short int ITM_STIM19 = 9;
    sbit  ITM_STIM19_bit at ITM_ITM_STIM1.B9;
    const register unsigned short int ITM_STIM110 = 10;
    sbit  ITM_STIM110_bit at ITM_ITM_STIM1.B10;
    const register unsigned short int ITM_STIM111 = 11;
    sbit  ITM_STIM111_bit at ITM_ITM_STIM1.B11;
    const register unsigned short int ITM_STIM112 = 12;
    sbit  ITM_STIM112_bit at ITM_ITM_STIM1.B12;
    const register unsigned short int ITM_STIM113 = 13;
    sbit  ITM_STIM113_bit at ITM_ITM_STIM1.B13;
    const register unsigned short int ITM_STIM114 = 14;
    sbit  ITM_STIM114_bit at ITM_ITM_STIM1.B14;
    const register unsigned short int ITM_STIM115 = 15;
    sbit  ITM_STIM115_bit at ITM_ITM_STIM1.B15;
    const register unsigned short int ITM_STIM116 = 16;
    sbit  ITM_STIM116_bit at ITM_ITM_STIM1.B16;
    const register unsigned short int ITM_STIM117 = 17;
    sbit  ITM_STIM117_bit at ITM_ITM_STIM1.B17;
    const register unsigned short int ITM_STIM118 = 18;
    sbit  ITM_STIM118_bit at ITM_ITM_STIM1.B18;
    const register unsigned short int ITM_STIM119 = 19;
    sbit  ITM_STIM119_bit at ITM_ITM_STIM1.B19;
    const register unsigned short int ITM_STIM120 = 20;
    sbit  ITM_STIM120_bit at ITM_ITM_STIM1.B20;
    const register unsigned short int ITM_STIM121 = 21;
    sbit  ITM_STIM121_bit at ITM_ITM_STIM1.B21;
    const register unsigned short int ITM_STIM122 = 22;
    sbit  ITM_STIM122_bit at ITM_ITM_STIM1.B22;
    const register unsigned short int ITM_STIM123 = 23;
    sbit  ITM_STIM123_bit at ITM_ITM_STIM1.B23;
    const register unsigned short int ITM_STIM124 = 24;
    sbit  ITM_STIM124_bit at ITM_ITM_STIM1.B24;
    const register unsigned short int ITM_STIM125 = 25;
    sbit  ITM_STIM125_bit at ITM_ITM_STIM1.B25;
    const register unsigned short int ITM_STIM126 = 26;
    sbit  ITM_STIM126_bit at ITM_ITM_STIM1.B26;
    const register unsigned short int ITM_STIM127 = 27;
    sbit  ITM_STIM127_bit at ITM_ITM_STIM1.B27;
    const register unsigned short int ITM_STIM128 = 28;
    sbit  ITM_STIM128_bit at ITM_ITM_STIM1.B28;
    const register unsigned short int ITM_STIM129 = 29;
    sbit  ITM_STIM129_bit at ITM_ITM_STIM1.B29;
    const register unsigned short int ITM_STIM130 = 30;
    sbit  ITM_STIM130_bit at ITM_ITM_STIM1.B30;
    const register unsigned short int ITM_STIM131 = 31;
    sbit  ITM_STIM131_bit at ITM_ITM_STIM1.B31;

sfr far unsigned long   volatile ITM_ITM_STIM2        absolute 0xE0000008;
    const register unsigned short int ITM_STIM20 = 0;
    sbit  ITM_STIM20_bit at ITM_ITM_STIM2.B0;
    const register unsigned short int ITM_STIM21 = 1;
    sbit  ITM_STIM21_bit at ITM_ITM_STIM2.B1;
    const register unsigned short int ITM_STIM22 = 2;
    sbit  ITM_STIM22_bit at ITM_ITM_STIM2.B2;
    const register unsigned short int ITM_STIM23 = 3;
    sbit  ITM_STIM23_bit at ITM_ITM_STIM2.B3;
    const register unsigned short int ITM_STIM24 = 4;
    sbit  ITM_STIM24_bit at ITM_ITM_STIM2.B4;
    const register unsigned short int ITM_STIM25 = 5;
    sbit  ITM_STIM25_bit at ITM_ITM_STIM2.B5;
    const register unsigned short int ITM_STIM26 = 6;
    sbit  ITM_STIM26_bit at ITM_ITM_STIM2.B6;
    const register unsigned short int ITM_STIM27 = 7;
    sbit  ITM_STIM27_bit at ITM_ITM_STIM2.B7;
    const register unsigned short int ITM_STIM28 = 8;
    sbit  ITM_STIM28_bit at ITM_ITM_STIM2.B8;
    const register unsigned short int ITM_STIM29 = 9;
    sbit  ITM_STIM29_bit at ITM_ITM_STIM2.B9;
    const register unsigned short int ITM_STIM210 = 10;
    sbit  ITM_STIM210_bit at ITM_ITM_STIM2.B10;
    const register unsigned short int ITM_STIM211 = 11;
    sbit  ITM_STIM211_bit at ITM_ITM_STIM2.B11;
    const register unsigned short int ITM_STIM212 = 12;
    sbit  ITM_STIM212_bit at ITM_ITM_STIM2.B12;
    const register unsigned short int ITM_STIM213 = 13;
    sbit  ITM_STIM213_bit at ITM_ITM_STIM2.B13;
    const register unsigned short int ITM_STIM214 = 14;
    sbit  ITM_STIM214_bit at ITM_ITM_STIM2.B14;
    const register unsigned short int ITM_STIM215 = 15;
    sbit  ITM_STIM215_bit at ITM_ITM_STIM2.B15;
    const register unsigned short int ITM_STIM216 = 16;
    sbit  ITM_STIM216_bit at ITM_ITM_STIM2.B16;
    const register unsigned short int ITM_STIM217 = 17;
    sbit  ITM_STIM217_bit at ITM_ITM_STIM2.B17;
    const register unsigned short int ITM_STIM218 = 18;
    sbit  ITM_STIM218_bit at ITM_ITM_STIM2.B18;
    const register unsigned short int ITM_STIM219 = 19;
    sbit  ITM_STIM219_bit at ITM_ITM_STIM2.B19;
    const register unsigned short int ITM_STIM220 = 20;
    sbit  ITM_STIM220_bit at ITM_ITM_STIM2.B20;
    const register unsigned short int ITM_STIM221 = 21;
    sbit  ITM_STIM221_bit at ITM_ITM_STIM2.B21;
    const register unsigned short int ITM_STIM222 = 22;
    sbit  ITM_STIM222_bit at ITM_ITM_STIM2.B22;
    const register unsigned short int ITM_STIM223 = 23;
    sbit  ITM_STIM223_bit at ITM_ITM_STIM2.B23;
    const register unsigned short int ITM_STIM224 = 24;
    sbit  ITM_STIM224_bit at ITM_ITM_STIM2.B24;
    const register unsigned short int ITM_STIM225 = 25;
    sbit  ITM_STIM225_bit at ITM_ITM_STIM2.B25;
    const register unsigned short int ITM_STIM226 = 26;
    sbit  ITM_STIM226_bit at ITM_ITM_STIM2.B26;
    const register unsigned short int ITM_STIM227 = 27;
    sbit  ITM_STIM227_bit at ITM_ITM_STIM2.B27;
    const register unsigned short int ITM_STIM228 = 28;
    sbit  ITM_STIM228_bit at ITM_ITM_STIM2.B28;
    const register unsigned short int ITM_STIM229 = 29;
    sbit  ITM_STIM229_bit at ITM_ITM_STIM2.B29;
    const register unsigned short int ITM_STIM230 = 30;
    sbit  ITM_STIM230_bit at ITM_ITM_STIM2.B30;
    const register unsigned short int ITM_STIM231 = 31;
    sbit  ITM_STIM231_bit at ITM_ITM_STIM2.B31;

sfr far unsigned long   volatile ITM_ITM_STIM3        absolute 0xE000000C;
    const register unsigned short int ITM_STIM30 = 0;
    sbit  ITM_STIM30_bit at ITM_ITM_STIM3.B0;
    const register unsigned short int ITM_STIM31 = 1;
    sbit  ITM_STIM31_bit at ITM_ITM_STIM3.B1;
    const register unsigned short int ITM_STIM32 = 2;
    sbit  ITM_STIM32_bit at ITM_ITM_STIM3.B2;
    const register unsigned short int ITM_STIM33 = 3;
    sbit  ITM_STIM33_bit at ITM_ITM_STIM3.B3;
    const register unsigned short int ITM_STIM34 = 4;
    sbit  ITM_STIM34_bit at ITM_ITM_STIM3.B4;
    const register unsigned short int ITM_STIM35 = 5;
    sbit  ITM_STIM35_bit at ITM_ITM_STIM3.B5;
    const register unsigned short int ITM_STIM36 = 6;
    sbit  ITM_STIM36_bit at ITM_ITM_STIM3.B6;
    const register unsigned short int ITM_STIM37 = 7;
    sbit  ITM_STIM37_bit at ITM_ITM_STIM3.B7;
    const register unsigned short int ITM_STIM38 = 8;
    sbit  ITM_STIM38_bit at ITM_ITM_STIM3.B8;
    const register unsigned short int ITM_STIM39 = 9;
    sbit  ITM_STIM39_bit at ITM_ITM_STIM3.B9;
    const register unsigned short int ITM_STIM310 = 10;
    sbit  ITM_STIM310_bit at ITM_ITM_STIM3.B10;
    const register unsigned short int ITM_STIM311 = 11;
    sbit  ITM_STIM311_bit at ITM_ITM_STIM3.B11;
    const register unsigned short int ITM_STIM312 = 12;
    sbit  ITM_STIM312_bit at ITM_ITM_STIM3.B12;
    const register unsigned short int ITM_STIM313 = 13;
    sbit  ITM_STIM313_bit at ITM_ITM_STIM3.B13;
    const register unsigned short int ITM_STIM314 = 14;
    sbit  ITM_STIM314_bit at ITM_ITM_STIM3.B14;
    const register unsigned short int ITM_STIM315 = 15;
    sbit  ITM_STIM315_bit at ITM_ITM_STIM3.B15;
    const register unsigned short int ITM_STIM316 = 16;
    sbit  ITM_STIM316_bit at ITM_ITM_STIM3.B16;
    const register unsigned short int ITM_STIM317 = 17;
    sbit  ITM_STIM317_bit at ITM_ITM_STIM3.B17;
    const register unsigned short int ITM_STIM318 = 18;
    sbit  ITM_STIM318_bit at ITM_ITM_STIM3.B18;
    const register unsigned short int ITM_STIM319 = 19;
    sbit  ITM_STIM319_bit at ITM_ITM_STIM3.B19;
    const register unsigned short int ITM_STIM320 = 20;
    sbit  ITM_STIM320_bit at ITM_ITM_STIM3.B20;
    const register unsigned short int ITM_STIM321 = 21;
    sbit  ITM_STIM321_bit at ITM_ITM_STIM3.B21;
    const register unsigned short int ITM_STIM322 = 22;
    sbit  ITM_STIM322_bit at ITM_ITM_STIM3.B22;
    const register unsigned short int ITM_STIM323 = 23;
    sbit  ITM_STIM323_bit at ITM_ITM_STIM3.B23;
    const register unsigned short int ITM_STIM324 = 24;
    sbit  ITM_STIM324_bit at ITM_ITM_STIM3.B24;
    const register unsigned short int ITM_STIM325 = 25;
    sbit  ITM_STIM325_bit at ITM_ITM_STIM3.B25;
    const register unsigned short int ITM_STIM326 = 26;
    sbit  ITM_STIM326_bit at ITM_ITM_STIM3.B26;
    const register unsigned short int ITM_STIM327 = 27;
    sbit  ITM_STIM327_bit at ITM_ITM_STIM3.B27;
    const register unsigned short int ITM_STIM328 = 28;
    sbit  ITM_STIM328_bit at ITM_ITM_STIM3.B28;
    const register unsigned short int ITM_STIM329 = 29;
    sbit  ITM_STIM329_bit at ITM_ITM_STIM3.B29;
    const register unsigned short int ITM_STIM330 = 30;
    sbit  ITM_STIM330_bit at ITM_ITM_STIM3.B30;
    const register unsigned short int ITM_STIM331 = 31;
    sbit  ITM_STIM331_bit at ITM_ITM_STIM3.B31;

sfr far unsigned long   volatile ITM_ITM_STIM4        absolute 0xE0000010;
    const register unsigned short int ITM_STIM40 = 0;
    sbit  ITM_STIM40_bit at ITM_ITM_STIM4.B0;
    const register unsigned short int ITM_STIM41 = 1;
    sbit  ITM_STIM41_bit at ITM_ITM_STIM4.B1;
    const register unsigned short int ITM_STIM42 = 2;
    sbit  ITM_STIM42_bit at ITM_ITM_STIM4.B2;
    const register unsigned short int ITM_STIM43 = 3;
    sbit  ITM_STIM43_bit at ITM_ITM_STIM4.B3;
    const register unsigned short int ITM_STIM44 = 4;
    sbit  ITM_STIM44_bit at ITM_ITM_STIM4.B4;
    const register unsigned short int ITM_STIM45 = 5;
    sbit  ITM_STIM45_bit at ITM_ITM_STIM4.B5;
    const register unsigned short int ITM_STIM46 = 6;
    sbit  ITM_STIM46_bit at ITM_ITM_STIM4.B6;
    const register unsigned short int ITM_STIM47 = 7;
    sbit  ITM_STIM47_bit at ITM_ITM_STIM4.B7;
    const register unsigned short int ITM_STIM48 = 8;
    sbit  ITM_STIM48_bit at ITM_ITM_STIM4.B8;
    const register unsigned short int ITM_STIM49 = 9;
    sbit  ITM_STIM49_bit at ITM_ITM_STIM4.B9;
    const register unsigned short int ITM_STIM410 = 10;
    sbit  ITM_STIM410_bit at ITM_ITM_STIM4.B10;
    const register unsigned short int ITM_STIM411 = 11;
    sbit  ITM_STIM411_bit at ITM_ITM_STIM4.B11;
    const register unsigned short int ITM_STIM412 = 12;
    sbit  ITM_STIM412_bit at ITM_ITM_STIM4.B12;
    const register unsigned short int ITM_STIM413 = 13;
    sbit  ITM_STIM413_bit at ITM_ITM_STIM4.B13;
    const register unsigned short int ITM_STIM414 = 14;
    sbit  ITM_STIM414_bit at ITM_ITM_STIM4.B14;
    const register unsigned short int ITM_STIM415 = 15;
    sbit  ITM_STIM415_bit at ITM_ITM_STIM4.B15;
    const register unsigned short int ITM_STIM416 = 16;
    sbit  ITM_STIM416_bit at ITM_ITM_STIM4.B16;
    const register unsigned short int ITM_STIM417 = 17;
    sbit  ITM_STIM417_bit at ITM_ITM_STIM4.B17;
    const register unsigned short int ITM_STIM418 = 18;
    sbit  ITM_STIM418_bit at ITM_ITM_STIM4.B18;
    const register unsigned short int ITM_STIM419 = 19;
    sbit  ITM_STIM419_bit at ITM_ITM_STIM4.B19;
    const register unsigned short int ITM_STIM420 = 20;
    sbit  ITM_STIM420_bit at ITM_ITM_STIM4.B20;
    const register unsigned short int ITM_STIM421 = 21;
    sbit  ITM_STIM421_bit at ITM_ITM_STIM4.B21;
    const register unsigned short int ITM_STIM422 = 22;
    sbit  ITM_STIM422_bit at ITM_ITM_STIM4.B22;
    const register unsigned short int ITM_STIM423 = 23;
    sbit  ITM_STIM423_bit at ITM_ITM_STIM4.B23;
    const register unsigned short int ITM_STIM424 = 24;
    sbit  ITM_STIM424_bit at ITM_ITM_STIM4.B24;
    const register unsigned short int ITM_STIM425 = 25;
    sbit  ITM_STIM425_bit at ITM_ITM_STIM4.B25;
    const register unsigned short int ITM_STIM426 = 26;
    sbit  ITM_STIM426_bit at ITM_ITM_STIM4.B26;
    const register unsigned short int ITM_STIM427 = 27;
    sbit  ITM_STIM427_bit at ITM_ITM_STIM4.B27;
    const register unsigned short int ITM_STIM428 = 28;
    sbit  ITM_STIM428_bit at ITM_ITM_STIM4.B28;
    const register unsigned short int ITM_STIM429 = 29;
    sbit  ITM_STIM429_bit at ITM_ITM_STIM4.B29;
    const register unsigned short int ITM_STIM430 = 30;
    sbit  ITM_STIM430_bit at ITM_ITM_STIM4.B30;
    const register unsigned short int ITM_STIM431 = 31;
    sbit  ITM_STIM431_bit at ITM_ITM_STIM4.B31;

sfr far unsigned long   volatile ITM_ITM_STIM5        absolute 0xE0000014;
    const register unsigned short int ITM_STIM50 = 0;
    sbit  ITM_STIM50_bit at ITM_ITM_STIM5.B0;
    const register unsigned short int ITM_STIM51 = 1;
    sbit  ITM_STIM51_bit at ITM_ITM_STIM5.B1;
    const register unsigned short int ITM_STIM52 = 2;
    sbit  ITM_STIM52_bit at ITM_ITM_STIM5.B2;
    const register unsigned short int ITM_STIM53 = 3;
    sbit  ITM_STIM53_bit at ITM_ITM_STIM5.B3;
    const register unsigned short int ITM_STIM54 = 4;
    sbit  ITM_STIM54_bit at ITM_ITM_STIM5.B4;
    const register unsigned short int ITM_STIM55 = 5;
    sbit  ITM_STIM55_bit at ITM_ITM_STIM5.B5;
    const register unsigned short int ITM_STIM56 = 6;
    sbit  ITM_STIM56_bit at ITM_ITM_STIM5.B6;
    const register unsigned short int ITM_STIM57 = 7;
    sbit  ITM_STIM57_bit at ITM_ITM_STIM5.B7;
    const register unsigned short int ITM_STIM58 = 8;
    sbit  ITM_STIM58_bit at ITM_ITM_STIM5.B8;
    const register unsigned short int ITM_STIM59 = 9;
    sbit  ITM_STIM59_bit at ITM_ITM_STIM5.B9;
    const register unsigned short int ITM_STIM510 = 10;
    sbit  ITM_STIM510_bit at ITM_ITM_STIM5.B10;
    const register unsigned short int ITM_STIM511 = 11;
    sbit  ITM_STIM511_bit at ITM_ITM_STIM5.B11;
    const register unsigned short int ITM_STIM512 = 12;
    sbit  ITM_STIM512_bit at ITM_ITM_STIM5.B12;
    const register unsigned short int ITM_STIM513 = 13;
    sbit  ITM_STIM513_bit at ITM_ITM_STIM5.B13;
    const register unsigned short int ITM_STIM514 = 14;
    sbit  ITM_STIM514_bit at ITM_ITM_STIM5.B14;
    const register unsigned short int ITM_STIM515 = 15;
    sbit  ITM_STIM515_bit at ITM_ITM_STIM5.B15;
    const register unsigned short int ITM_STIM516 = 16;
    sbit  ITM_STIM516_bit at ITM_ITM_STIM5.B16;
    const register unsigned short int ITM_STIM517 = 17;
    sbit  ITM_STIM517_bit at ITM_ITM_STIM5.B17;
    const register unsigned short int ITM_STIM518 = 18;
    sbit  ITM_STIM518_bit at ITM_ITM_STIM5.B18;
    const register unsigned short int ITM_STIM519 = 19;
    sbit  ITM_STIM519_bit at ITM_ITM_STIM5.B19;
    const register unsigned short int ITM_STIM520 = 20;
    sbit  ITM_STIM520_bit at ITM_ITM_STIM5.B20;
    const register unsigned short int ITM_STIM521 = 21;
    sbit  ITM_STIM521_bit at ITM_ITM_STIM5.B21;
    const register unsigned short int ITM_STIM522 = 22;
    sbit  ITM_STIM522_bit at ITM_ITM_STIM5.B22;
    const register unsigned short int ITM_STIM523 = 23;
    sbit  ITM_STIM523_bit at ITM_ITM_STIM5.B23;
    const register unsigned short int ITM_STIM524 = 24;
    sbit  ITM_STIM524_bit at ITM_ITM_STIM5.B24;
    const register unsigned short int ITM_STIM525 = 25;
    sbit  ITM_STIM525_bit at ITM_ITM_STIM5.B25;
    const register unsigned short int ITM_STIM526 = 26;
    sbit  ITM_STIM526_bit at ITM_ITM_STIM5.B26;
    const register unsigned short int ITM_STIM527 = 27;
    sbit  ITM_STIM527_bit at ITM_ITM_STIM5.B27;
    const register unsigned short int ITM_STIM528 = 28;
    sbit  ITM_STIM528_bit at ITM_ITM_STIM5.B28;
    const register unsigned short int ITM_STIM529 = 29;
    sbit  ITM_STIM529_bit at ITM_ITM_STIM5.B29;
    const register unsigned short int ITM_STIM530 = 30;
    sbit  ITM_STIM530_bit at ITM_ITM_STIM5.B30;
    const register unsigned short int ITM_STIM531 = 31;
    sbit  ITM_STIM531_bit at ITM_ITM_STIM5.B31;

sfr far unsigned long   volatile ITM_ITM_STIM6        absolute 0xE0000018;
    const register unsigned short int ITM_STIM60 = 0;
    sbit  ITM_STIM60_bit at ITM_ITM_STIM6.B0;
    const register unsigned short int ITM_STIM61 = 1;
    sbit  ITM_STIM61_bit at ITM_ITM_STIM6.B1;
    const register unsigned short int ITM_STIM62 = 2;
    sbit  ITM_STIM62_bit at ITM_ITM_STIM6.B2;
    const register unsigned short int ITM_STIM63 = 3;
    sbit  ITM_STIM63_bit at ITM_ITM_STIM6.B3;
    const register unsigned short int ITM_STIM64 = 4;
    sbit  ITM_STIM64_bit at ITM_ITM_STIM6.B4;
    const register unsigned short int ITM_STIM65 = 5;
    sbit  ITM_STIM65_bit at ITM_ITM_STIM6.B5;
    const register unsigned short int ITM_STIM66 = 6;
    sbit  ITM_STIM66_bit at ITM_ITM_STIM6.B6;
    const register unsigned short int ITM_STIM67 = 7;
    sbit  ITM_STIM67_bit at ITM_ITM_STIM6.B7;
    const register unsigned short int ITM_STIM68 = 8;
    sbit  ITM_STIM68_bit at ITM_ITM_STIM6.B8;
    const register unsigned short int ITM_STIM69 = 9;
    sbit  ITM_STIM69_bit at ITM_ITM_STIM6.B9;
    const register unsigned short int ITM_STIM610 = 10;
    sbit  ITM_STIM610_bit at ITM_ITM_STIM6.B10;
    const register unsigned short int ITM_STIM611 = 11;
    sbit  ITM_STIM611_bit at ITM_ITM_STIM6.B11;
    const register unsigned short int ITM_STIM612 = 12;
    sbit  ITM_STIM612_bit at ITM_ITM_STIM6.B12;
    const register unsigned short int ITM_STIM613 = 13;
    sbit  ITM_STIM613_bit at ITM_ITM_STIM6.B13;
    const register unsigned short int ITM_STIM614 = 14;
    sbit  ITM_STIM614_bit at ITM_ITM_STIM6.B14;
    const register unsigned short int ITM_STIM615 = 15;
    sbit  ITM_STIM615_bit at ITM_ITM_STIM6.B15;
    const register unsigned short int ITM_STIM616 = 16;
    sbit  ITM_STIM616_bit at ITM_ITM_STIM6.B16;
    const register unsigned short int ITM_STIM617 = 17;
    sbit  ITM_STIM617_bit at ITM_ITM_STIM6.B17;
    const register unsigned short int ITM_STIM618 = 18;
    sbit  ITM_STIM618_bit at ITM_ITM_STIM6.B18;
    const register unsigned short int ITM_STIM619 = 19;
    sbit  ITM_STIM619_bit at ITM_ITM_STIM6.B19;
    const register unsigned short int ITM_STIM620 = 20;
    sbit  ITM_STIM620_bit at ITM_ITM_STIM6.B20;
    const register unsigned short int ITM_STIM621 = 21;
    sbit  ITM_STIM621_bit at ITM_ITM_STIM6.B21;
    const register unsigned short int ITM_STIM622 = 22;
    sbit  ITM_STIM622_bit at ITM_ITM_STIM6.B22;
    const register unsigned short int ITM_STIM623 = 23;
    sbit  ITM_STIM623_bit at ITM_ITM_STIM6.B23;
    const register unsigned short int ITM_STIM624 = 24;
    sbit  ITM_STIM624_bit at ITM_ITM_STIM6.B24;
    const register unsigned short int ITM_STIM625 = 25;
    sbit  ITM_STIM625_bit at ITM_ITM_STIM6.B25;
    const register unsigned short int ITM_STIM626 = 26;
    sbit  ITM_STIM626_bit at ITM_ITM_STIM6.B26;
    const register unsigned short int ITM_STIM627 = 27;
    sbit  ITM_STIM627_bit at ITM_ITM_STIM6.B27;
    const register unsigned short int ITM_STIM628 = 28;
    sbit  ITM_STIM628_bit at ITM_ITM_STIM6.B28;
    const register unsigned short int ITM_STIM629 = 29;
    sbit  ITM_STIM629_bit at ITM_ITM_STIM6.B29;
    const register unsigned short int ITM_STIM630 = 30;
    sbit  ITM_STIM630_bit at ITM_ITM_STIM6.B30;
    const register unsigned short int ITM_STIM631 = 31;
    sbit  ITM_STIM631_bit at ITM_ITM_STIM6.B31;

sfr far unsigned long   volatile ITM_ITM_STIM7        absolute 0xE000001C;
    const register unsigned short int ITM_STIM70 = 0;
    sbit  ITM_STIM70_bit at ITM_ITM_STIM7.B0;
    const register unsigned short int ITM_STIM71 = 1;
    sbit  ITM_STIM71_bit at ITM_ITM_STIM7.B1;
    const register unsigned short int ITM_STIM72 = 2;
    sbit  ITM_STIM72_bit at ITM_ITM_STIM7.B2;
    const register unsigned short int ITM_STIM73 = 3;
    sbit  ITM_STIM73_bit at ITM_ITM_STIM7.B3;
    const register unsigned short int ITM_STIM74 = 4;
    sbit  ITM_STIM74_bit at ITM_ITM_STIM7.B4;
    const register unsigned short int ITM_STIM75 = 5;
    sbit  ITM_STIM75_bit at ITM_ITM_STIM7.B5;
    const register unsigned short int ITM_STIM76 = 6;
    sbit  ITM_STIM76_bit at ITM_ITM_STIM7.B6;
    const register unsigned short int ITM_STIM77 = 7;
    sbit  ITM_STIM77_bit at ITM_ITM_STIM7.B7;
    const register unsigned short int ITM_STIM78 = 8;
    sbit  ITM_STIM78_bit at ITM_ITM_STIM7.B8;
    const register unsigned short int ITM_STIM79 = 9;
    sbit  ITM_STIM79_bit at ITM_ITM_STIM7.B9;
    const register unsigned short int ITM_STIM710 = 10;
    sbit  ITM_STIM710_bit at ITM_ITM_STIM7.B10;
    const register unsigned short int ITM_STIM711 = 11;
    sbit  ITM_STIM711_bit at ITM_ITM_STIM7.B11;
    const register unsigned short int ITM_STIM712 = 12;
    sbit  ITM_STIM712_bit at ITM_ITM_STIM7.B12;
    const register unsigned short int ITM_STIM713 = 13;
    sbit  ITM_STIM713_bit at ITM_ITM_STIM7.B13;
    const register unsigned short int ITM_STIM714 = 14;
    sbit  ITM_STIM714_bit at ITM_ITM_STIM7.B14;
    const register unsigned short int ITM_STIM715 = 15;
    sbit  ITM_STIM715_bit at ITM_ITM_STIM7.B15;
    const register unsigned short int ITM_STIM716 = 16;
    sbit  ITM_STIM716_bit at ITM_ITM_STIM7.B16;
    const register unsigned short int ITM_STIM717 = 17;
    sbit  ITM_STIM717_bit at ITM_ITM_STIM7.B17;
    const register unsigned short int ITM_STIM718 = 18;
    sbit  ITM_STIM718_bit at ITM_ITM_STIM7.B18;
    const register unsigned short int ITM_STIM719 = 19;
    sbit  ITM_STIM719_bit at ITM_ITM_STIM7.B19;
    const register unsigned short int ITM_STIM720 = 20;
    sbit  ITM_STIM720_bit at ITM_ITM_STIM7.B20;
    const register unsigned short int ITM_STIM721 = 21;
    sbit  ITM_STIM721_bit at ITM_ITM_STIM7.B21;
    const register unsigned short int ITM_STIM722 = 22;
    sbit  ITM_STIM722_bit at ITM_ITM_STIM7.B22;
    const register unsigned short int ITM_STIM723 = 23;
    sbit  ITM_STIM723_bit at ITM_ITM_STIM7.B23;
    const register unsigned short int ITM_STIM724 = 24;
    sbit  ITM_STIM724_bit at ITM_ITM_STIM7.B24;
    const register unsigned short int ITM_STIM725 = 25;
    sbit  ITM_STIM725_bit at ITM_ITM_STIM7.B25;
    const register unsigned short int ITM_STIM726 = 26;
    sbit  ITM_STIM726_bit at ITM_ITM_STIM7.B26;
    const register unsigned short int ITM_STIM727 = 27;
    sbit  ITM_STIM727_bit at ITM_ITM_STIM7.B27;
    const register unsigned short int ITM_STIM728 = 28;
    sbit  ITM_STIM728_bit at ITM_ITM_STIM7.B28;
    const register unsigned short int ITM_STIM729 = 29;
    sbit  ITM_STIM729_bit at ITM_ITM_STIM7.B29;
    const register unsigned short int ITM_STIM730 = 30;
    sbit  ITM_STIM730_bit at ITM_ITM_STIM7.B30;
    const register unsigned short int ITM_STIM731 = 31;
    sbit  ITM_STIM731_bit at ITM_ITM_STIM7.B31;

sfr far unsigned long   volatile ITM_ITM_STIM8        absolute 0xE0000020;
    const register unsigned short int ITM_STIM80 = 0;
    sbit  ITM_STIM80_bit at ITM_ITM_STIM8.B0;
    const register unsigned short int ITM_STIM81 = 1;
    sbit  ITM_STIM81_bit at ITM_ITM_STIM8.B1;
    const register unsigned short int ITM_STIM82 = 2;
    sbit  ITM_STIM82_bit at ITM_ITM_STIM8.B2;
    const register unsigned short int ITM_STIM83 = 3;
    sbit  ITM_STIM83_bit at ITM_ITM_STIM8.B3;
    const register unsigned short int ITM_STIM84 = 4;
    sbit  ITM_STIM84_bit at ITM_ITM_STIM8.B4;
    const register unsigned short int ITM_STIM85 = 5;
    sbit  ITM_STIM85_bit at ITM_ITM_STIM8.B5;
    const register unsigned short int ITM_STIM86 = 6;
    sbit  ITM_STIM86_bit at ITM_ITM_STIM8.B6;
    const register unsigned short int ITM_STIM87 = 7;
    sbit  ITM_STIM87_bit at ITM_ITM_STIM8.B7;
    const register unsigned short int ITM_STIM88 = 8;
    sbit  ITM_STIM88_bit at ITM_ITM_STIM8.B8;
    const register unsigned short int ITM_STIM89 = 9;
    sbit  ITM_STIM89_bit at ITM_ITM_STIM8.B9;
    const register unsigned short int ITM_STIM810 = 10;
    sbit  ITM_STIM810_bit at ITM_ITM_STIM8.B10;
    const register unsigned short int ITM_STIM811 = 11;
    sbit  ITM_STIM811_bit at ITM_ITM_STIM8.B11;
    const register unsigned short int ITM_STIM812 = 12;
    sbit  ITM_STIM812_bit at ITM_ITM_STIM8.B12;
    const register unsigned short int ITM_STIM813 = 13;
    sbit  ITM_STIM813_bit at ITM_ITM_STIM8.B13;
    const register unsigned short int ITM_STIM814 = 14;
    sbit  ITM_STIM814_bit at ITM_ITM_STIM8.B14;
    const register unsigned short int ITM_STIM815 = 15;
    sbit  ITM_STIM815_bit at ITM_ITM_STIM8.B15;
    const register unsigned short int ITM_STIM816 = 16;
    sbit  ITM_STIM816_bit at ITM_ITM_STIM8.B16;
    const register unsigned short int ITM_STIM817 = 17;
    sbit  ITM_STIM817_bit at ITM_ITM_STIM8.B17;
    const register unsigned short int ITM_STIM818 = 18;
    sbit  ITM_STIM818_bit at ITM_ITM_STIM8.B18;
    const register unsigned short int ITM_STIM819 = 19;
    sbit  ITM_STIM819_bit at ITM_ITM_STIM8.B19;
    const register unsigned short int ITM_STIM820 = 20;
    sbit  ITM_STIM820_bit at ITM_ITM_STIM8.B20;
    const register unsigned short int ITM_STIM821 = 21;
    sbit  ITM_STIM821_bit at ITM_ITM_STIM8.B21;
    const register unsigned short int ITM_STIM822 = 22;
    sbit  ITM_STIM822_bit at ITM_ITM_STIM8.B22;
    const register unsigned short int ITM_STIM823 = 23;
    sbit  ITM_STIM823_bit at ITM_ITM_STIM8.B23;
    const register unsigned short int ITM_STIM824 = 24;
    sbit  ITM_STIM824_bit at ITM_ITM_STIM8.B24;
    const register unsigned short int ITM_STIM825 = 25;
    sbit  ITM_STIM825_bit at ITM_ITM_STIM8.B25;
    const register unsigned short int ITM_STIM826 = 26;
    sbit  ITM_STIM826_bit at ITM_ITM_STIM8.B26;
    const register unsigned short int ITM_STIM827 = 27;
    sbit  ITM_STIM827_bit at ITM_ITM_STIM8.B27;
    const register unsigned short int ITM_STIM828 = 28;
    sbit  ITM_STIM828_bit at ITM_ITM_STIM8.B28;
    const register unsigned short int ITM_STIM829 = 29;
    sbit  ITM_STIM829_bit at ITM_ITM_STIM8.B29;
    const register unsigned short int ITM_STIM830 = 30;
    sbit  ITM_STIM830_bit at ITM_ITM_STIM8.B30;
    const register unsigned short int ITM_STIM831 = 31;
    sbit  ITM_STIM831_bit at ITM_ITM_STIM8.B31;

sfr far unsigned long   volatile ITM_ITM_STIM9        absolute 0xE0000024;
    const register unsigned short int ITM_STIM90 = 0;
    sbit  ITM_STIM90_bit at ITM_ITM_STIM9.B0;
    const register unsigned short int ITM_STIM91 = 1;
    sbit  ITM_STIM91_bit at ITM_ITM_STIM9.B1;
    const register unsigned short int ITM_STIM92 = 2;
    sbit  ITM_STIM92_bit at ITM_ITM_STIM9.B2;
    const register unsigned short int ITM_STIM93 = 3;
    sbit  ITM_STIM93_bit at ITM_ITM_STIM9.B3;
    const register unsigned short int ITM_STIM94 = 4;
    sbit  ITM_STIM94_bit at ITM_ITM_STIM9.B4;
    const register unsigned short int ITM_STIM95 = 5;
    sbit  ITM_STIM95_bit at ITM_ITM_STIM9.B5;
    const register unsigned short int ITM_STIM96 = 6;
    sbit  ITM_STIM96_bit at ITM_ITM_STIM9.B6;
    const register unsigned short int ITM_STIM97 = 7;
    sbit  ITM_STIM97_bit at ITM_ITM_STIM9.B7;
    const register unsigned short int ITM_STIM98 = 8;
    sbit  ITM_STIM98_bit at ITM_ITM_STIM9.B8;
    const register unsigned short int ITM_STIM99 = 9;
    sbit  ITM_STIM99_bit at ITM_ITM_STIM9.B9;
    const register unsigned short int ITM_STIM910 = 10;
    sbit  ITM_STIM910_bit at ITM_ITM_STIM9.B10;
    const register unsigned short int ITM_STIM911 = 11;
    sbit  ITM_STIM911_bit at ITM_ITM_STIM9.B11;
    const register unsigned short int ITM_STIM912 = 12;
    sbit  ITM_STIM912_bit at ITM_ITM_STIM9.B12;
    const register unsigned short int ITM_STIM913 = 13;
    sbit  ITM_STIM913_bit at ITM_ITM_STIM9.B13;
    const register unsigned short int ITM_STIM914 = 14;
    sbit  ITM_STIM914_bit at ITM_ITM_STIM9.B14;
    const register unsigned short int ITM_STIM915 = 15;
    sbit  ITM_STIM915_bit at ITM_ITM_STIM9.B15;
    const register unsigned short int ITM_STIM916 = 16;
    sbit  ITM_STIM916_bit at ITM_ITM_STIM9.B16;
    const register unsigned short int ITM_STIM917 = 17;
    sbit  ITM_STIM917_bit at ITM_ITM_STIM9.B17;
    const register unsigned short int ITM_STIM918 = 18;
    sbit  ITM_STIM918_bit at ITM_ITM_STIM9.B18;
    const register unsigned short int ITM_STIM919 = 19;
    sbit  ITM_STIM919_bit at ITM_ITM_STIM9.B19;
    const register unsigned short int ITM_STIM920 = 20;
    sbit  ITM_STIM920_bit at ITM_ITM_STIM9.B20;
    const register unsigned short int ITM_STIM921 = 21;
    sbit  ITM_STIM921_bit at ITM_ITM_STIM9.B21;
    const register unsigned short int ITM_STIM922 = 22;
    sbit  ITM_STIM922_bit at ITM_ITM_STIM9.B22;
    const register unsigned short int ITM_STIM923 = 23;
    sbit  ITM_STIM923_bit at ITM_ITM_STIM9.B23;
    const register unsigned short int ITM_STIM924 = 24;
    sbit  ITM_STIM924_bit at ITM_ITM_STIM9.B24;
    const register unsigned short int ITM_STIM925 = 25;
    sbit  ITM_STIM925_bit at ITM_ITM_STIM9.B25;
    const register unsigned short int ITM_STIM926 = 26;
    sbit  ITM_STIM926_bit at ITM_ITM_STIM9.B26;
    const register unsigned short int ITM_STIM927 = 27;
    sbit  ITM_STIM927_bit at ITM_ITM_STIM9.B27;
    const register unsigned short int ITM_STIM928 = 28;
    sbit  ITM_STIM928_bit at ITM_ITM_STIM9.B28;
    const register unsigned short int ITM_STIM929 = 29;
    sbit  ITM_STIM929_bit at ITM_ITM_STIM9.B29;
    const register unsigned short int ITM_STIM930 = 30;
    sbit  ITM_STIM930_bit at ITM_ITM_STIM9.B30;
    const register unsigned short int ITM_STIM931 = 31;
    sbit  ITM_STIM931_bit at ITM_ITM_STIM9.B31;

sfr far unsigned long   volatile ITM_ITM_STIM10       absolute 0xE0000028;
    const register unsigned short int ITM_STIM100 = 0;
    sbit  ITM_STIM100_bit at ITM_ITM_STIM10.B0;
    const register unsigned short int ITM_STIM101 = 1;
    sbit  ITM_STIM101_bit at ITM_ITM_STIM10.B1;
    const register unsigned short int ITM_STIM102 = 2;
    sbit  ITM_STIM102_bit at ITM_ITM_STIM10.B2;
    const register unsigned short int ITM_STIM103 = 3;
    sbit  ITM_STIM103_bit at ITM_ITM_STIM10.B3;
    const register unsigned short int ITM_STIM104 = 4;
    sbit  ITM_STIM104_bit at ITM_ITM_STIM10.B4;
    const register unsigned short int ITM_STIM105 = 5;
    sbit  ITM_STIM105_bit at ITM_ITM_STIM10.B5;
    const register unsigned short int ITM_STIM106 = 6;
    sbit  ITM_STIM106_bit at ITM_ITM_STIM10.B6;
    const register unsigned short int ITM_STIM107 = 7;
    sbit  ITM_STIM107_bit at ITM_ITM_STIM10.B7;
    const register unsigned short int ITM_STIM108 = 8;
    sbit  ITM_STIM108_bit at ITM_ITM_STIM10.B8;
    const register unsigned short int ITM_STIM109 = 9;
    sbit  ITM_STIM109_bit at ITM_ITM_STIM10.B9;
    const register unsigned short int ITM_STIM1010 = 10;
    sbit  ITM_STIM1010_bit at ITM_ITM_STIM10.B10;
    const register unsigned short int ITM_STIM1011 = 11;
    sbit  ITM_STIM1011_bit at ITM_ITM_STIM10.B11;
    const register unsigned short int ITM_STIM1012 = 12;
    sbit  ITM_STIM1012_bit at ITM_ITM_STIM10.B12;
    const register unsigned short int ITM_STIM1013 = 13;
    sbit  ITM_STIM1013_bit at ITM_ITM_STIM10.B13;
    const register unsigned short int ITM_STIM1014 = 14;
    sbit  ITM_STIM1014_bit at ITM_ITM_STIM10.B14;
    const register unsigned short int ITM_STIM1015 = 15;
    sbit  ITM_STIM1015_bit at ITM_ITM_STIM10.B15;
    const register unsigned short int ITM_STIM1016 = 16;
    sbit  ITM_STIM1016_bit at ITM_ITM_STIM10.B16;
    const register unsigned short int ITM_STIM1017 = 17;
    sbit  ITM_STIM1017_bit at ITM_ITM_STIM10.B17;
    const register unsigned short int ITM_STIM1018 = 18;
    sbit  ITM_STIM1018_bit at ITM_ITM_STIM10.B18;
    const register unsigned short int ITM_STIM1019 = 19;
    sbit  ITM_STIM1019_bit at ITM_ITM_STIM10.B19;
    const register unsigned short int ITM_STIM1020 = 20;
    sbit  ITM_STIM1020_bit at ITM_ITM_STIM10.B20;
    const register unsigned short int ITM_STIM1021 = 21;
    sbit  ITM_STIM1021_bit at ITM_ITM_STIM10.B21;
    const register unsigned short int ITM_STIM1022 = 22;
    sbit  ITM_STIM1022_bit at ITM_ITM_STIM10.B22;
    const register unsigned short int ITM_STIM1023 = 23;
    sbit  ITM_STIM1023_bit at ITM_ITM_STIM10.B23;
    const register unsigned short int ITM_STIM1024 = 24;
    sbit  ITM_STIM1024_bit at ITM_ITM_STIM10.B24;
    const register unsigned short int ITM_STIM1025 = 25;
    sbit  ITM_STIM1025_bit at ITM_ITM_STIM10.B25;
    const register unsigned short int ITM_STIM1026 = 26;
    sbit  ITM_STIM1026_bit at ITM_ITM_STIM10.B26;
    const register unsigned short int ITM_STIM1027 = 27;
    sbit  ITM_STIM1027_bit at ITM_ITM_STIM10.B27;
    const register unsigned short int ITM_STIM1028 = 28;
    sbit  ITM_STIM1028_bit at ITM_ITM_STIM10.B28;
    const register unsigned short int ITM_STIM1029 = 29;
    sbit  ITM_STIM1029_bit at ITM_ITM_STIM10.B29;
    const register unsigned short int ITM_STIM1030 = 30;
    sbit  ITM_STIM1030_bit at ITM_ITM_STIM10.B30;
    const register unsigned short int ITM_STIM1031 = 31;
    sbit  ITM_STIM1031_bit at ITM_ITM_STIM10.B31;

sfr far unsigned long   volatile ITM_ITM_STIM11       absolute 0xE000002C;
    sbit  ITM_STIM110_ITM_ITM_STIM11_bit at ITM_ITM_STIM11.B0;
    sbit  ITM_STIM111_ITM_ITM_STIM11_bit at ITM_ITM_STIM11.B1;
    sbit  ITM_STIM112_ITM_ITM_STIM11_bit at ITM_ITM_STIM11.B2;
    sbit  ITM_STIM113_ITM_ITM_STIM11_bit at ITM_ITM_STIM11.B3;
    sbit  ITM_STIM114_ITM_ITM_STIM11_bit at ITM_ITM_STIM11.B4;
    sbit  ITM_STIM115_ITM_ITM_STIM11_bit at ITM_ITM_STIM11.B5;
    sbit  ITM_STIM116_ITM_ITM_STIM11_bit at ITM_ITM_STIM11.B6;
    sbit  ITM_STIM117_ITM_ITM_STIM11_bit at ITM_ITM_STIM11.B7;
    sbit  ITM_STIM118_ITM_ITM_STIM11_bit at ITM_ITM_STIM11.B8;
    sbit  ITM_STIM119_ITM_ITM_STIM11_bit at ITM_ITM_STIM11.B9;
    const register unsigned short int ITM_STIM1110 = 10;
    sbit  ITM_STIM1110_bit at ITM_ITM_STIM11.B10;
    const register unsigned short int ITM_STIM1111 = 11;
    sbit  ITM_STIM1111_bit at ITM_ITM_STIM11.B11;
    const register unsigned short int ITM_STIM1112 = 12;
    sbit  ITM_STIM1112_bit at ITM_ITM_STIM11.B12;
    const register unsigned short int ITM_STIM1113 = 13;
    sbit  ITM_STIM1113_bit at ITM_ITM_STIM11.B13;
    const register unsigned short int ITM_STIM1114 = 14;
    sbit  ITM_STIM1114_bit at ITM_ITM_STIM11.B14;
    const register unsigned short int ITM_STIM1115 = 15;
    sbit  ITM_STIM1115_bit at ITM_ITM_STIM11.B15;
    const register unsigned short int ITM_STIM1116 = 16;
    sbit  ITM_STIM1116_bit at ITM_ITM_STIM11.B16;
    const register unsigned short int ITM_STIM1117 = 17;
    sbit  ITM_STIM1117_bit at ITM_ITM_STIM11.B17;
    const register unsigned short int ITM_STIM1118 = 18;
    sbit  ITM_STIM1118_bit at ITM_ITM_STIM11.B18;
    const register unsigned short int ITM_STIM1119 = 19;
    sbit  ITM_STIM1119_bit at ITM_ITM_STIM11.B19;
    const register unsigned short int ITM_STIM1120 = 20;
    sbit  ITM_STIM1120_bit at ITM_ITM_STIM11.B20;
    const register unsigned short int ITM_STIM1121 = 21;
    sbit  ITM_STIM1121_bit at ITM_ITM_STIM11.B21;
    const register unsigned short int ITM_STIM1122 = 22;
    sbit  ITM_STIM1122_bit at ITM_ITM_STIM11.B22;
    const register unsigned short int ITM_STIM1123 = 23;
    sbit  ITM_STIM1123_bit at ITM_ITM_STIM11.B23;
    const register unsigned short int ITM_STIM1124 = 24;
    sbit  ITM_STIM1124_bit at ITM_ITM_STIM11.B24;
    const register unsigned short int ITM_STIM1125 = 25;
    sbit  ITM_STIM1125_bit at ITM_ITM_STIM11.B25;
    const register unsigned short int ITM_STIM1126 = 26;
    sbit  ITM_STIM1126_bit at ITM_ITM_STIM11.B26;
    const register unsigned short int ITM_STIM1127 = 27;
    sbit  ITM_STIM1127_bit at ITM_ITM_STIM11.B27;
    const register unsigned short int ITM_STIM1128 = 28;
    sbit  ITM_STIM1128_bit at ITM_ITM_STIM11.B28;
    const register unsigned short int ITM_STIM1129 = 29;
    sbit  ITM_STIM1129_bit at ITM_ITM_STIM11.B29;
    const register unsigned short int ITM_STIM1130 = 30;
    sbit  ITM_STIM1130_bit at ITM_ITM_STIM11.B30;
    const register unsigned short int ITM_STIM1131 = 31;
    sbit  ITM_STIM1131_bit at ITM_ITM_STIM11.B31;

sfr far unsigned long   volatile ITM_ITM_STIM12       absolute 0xE0000030;
    sbit  ITM_STIM120_ITM_ITM_STIM12_bit at ITM_ITM_STIM12.B0;
    sbit  ITM_STIM121_ITM_ITM_STIM12_bit at ITM_ITM_STIM12.B1;
    sbit  ITM_STIM122_ITM_ITM_STIM12_bit at ITM_ITM_STIM12.B2;
    sbit  ITM_STIM123_ITM_ITM_STIM12_bit at ITM_ITM_STIM12.B3;
    sbit  ITM_STIM124_ITM_ITM_STIM12_bit at ITM_ITM_STIM12.B4;
    sbit  ITM_STIM125_ITM_ITM_STIM12_bit at ITM_ITM_STIM12.B5;
    sbit  ITM_STIM126_ITM_ITM_STIM12_bit at ITM_ITM_STIM12.B6;
    sbit  ITM_STIM127_ITM_ITM_STIM12_bit at ITM_ITM_STIM12.B7;
    sbit  ITM_STIM128_ITM_ITM_STIM12_bit at ITM_ITM_STIM12.B8;
    sbit  ITM_STIM129_ITM_ITM_STIM12_bit at ITM_ITM_STIM12.B9;
    const register unsigned short int ITM_STIM1210 = 10;
    sbit  ITM_STIM1210_bit at ITM_ITM_STIM12.B10;
    const register unsigned short int ITM_STIM1211 = 11;
    sbit  ITM_STIM1211_bit at ITM_ITM_STIM12.B11;
    const register unsigned short int ITM_STIM1212 = 12;
    sbit  ITM_STIM1212_bit at ITM_ITM_STIM12.B12;
    const register unsigned short int ITM_STIM1213 = 13;
    sbit  ITM_STIM1213_bit at ITM_ITM_STIM12.B13;
    const register unsigned short int ITM_STIM1214 = 14;
    sbit  ITM_STIM1214_bit at ITM_ITM_STIM12.B14;
    const register unsigned short int ITM_STIM1215 = 15;
    sbit  ITM_STIM1215_bit at ITM_ITM_STIM12.B15;
    const register unsigned short int ITM_STIM1216 = 16;
    sbit  ITM_STIM1216_bit at ITM_ITM_STIM12.B16;
    const register unsigned short int ITM_STIM1217 = 17;
    sbit  ITM_STIM1217_bit at ITM_ITM_STIM12.B17;
    const register unsigned short int ITM_STIM1218 = 18;
    sbit  ITM_STIM1218_bit at ITM_ITM_STIM12.B18;
    const register unsigned short int ITM_STIM1219 = 19;
    sbit  ITM_STIM1219_bit at ITM_ITM_STIM12.B19;
    const register unsigned short int ITM_STIM1220 = 20;
    sbit  ITM_STIM1220_bit at ITM_ITM_STIM12.B20;
    const register unsigned short int ITM_STIM1221 = 21;
    sbit  ITM_STIM1221_bit at ITM_ITM_STIM12.B21;
    const register unsigned short int ITM_STIM1222 = 22;
    sbit  ITM_STIM1222_bit at ITM_ITM_STIM12.B22;
    const register unsigned short int ITM_STIM1223 = 23;
    sbit  ITM_STIM1223_bit at ITM_ITM_STIM12.B23;
    const register unsigned short int ITM_STIM1224 = 24;
    sbit  ITM_STIM1224_bit at ITM_ITM_STIM12.B24;
    const register unsigned short int ITM_STIM1225 = 25;
    sbit  ITM_STIM1225_bit at ITM_ITM_STIM12.B25;
    const register unsigned short int ITM_STIM1226 = 26;
    sbit  ITM_STIM1226_bit at ITM_ITM_STIM12.B26;
    const register unsigned short int ITM_STIM1227 = 27;
    sbit  ITM_STIM1227_bit at ITM_ITM_STIM12.B27;
    const register unsigned short int ITM_STIM1228 = 28;
    sbit  ITM_STIM1228_bit at ITM_ITM_STIM12.B28;
    const register unsigned short int ITM_STIM1229 = 29;
    sbit  ITM_STIM1229_bit at ITM_ITM_STIM12.B29;
    const register unsigned short int ITM_STIM1230 = 30;
    sbit  ITM_STIM1230_bit at ITM_ITM_STIM12.B30;
    const register unsigned short int ITM_STIM1231 = 31;
    sbit  ITM_STIM1231_bit at ITM_ITM_STIM12.B31;

sfr far unsigned long   volatile ITM_ITM_STIM13       absolute 0xE0000034;
    sbit  ITM_STIM130_ITM_ITM_STIM13_bit at ITM_ITM_STIM13.B0;
    sbit  ITM_STIM131_ITM_ITM_STIM13_bit at ITM_ITM_STIM13.B1;
    const register unsigned short int ITM_STIM132 = 2;
    sbit  ITM_STIM132_bit at ITM_ITM_STIM13.B2;
    const register unsigned short int ITM_STIM133 = 3;
    sbit  ITM_STIM133_bit at ITM_ITM_STIM13.B3;
    const register unsigned short int ITM_STIM134 = 4;
    sbit  ITM_STIM134_bit at ITM_ITM_STIM13.B4;
    const register unsigned short int ITM_STIM135 = 5;
    sbit  ITM_STIM135_bit at ITM_ITM_STIM13.B5;
    const register unsigned short int ITM_STIM136 = 6;
    sbit  ITM_STIM136_bit at ITM_ITM_STIM13.B6;
    const register unsigned short int ITM_STIM137 = 7;
    sbit  ITM_STIM137_bit at ITM_ITM_STIM13.B7;
    const register unsigned short int ITM_STIM138 = 8;
    sbit  ITM_STIM138_bit at ITM_ITM_STIM13.B8;
    const register unsigned short int ITM_STIM139 = 9;
    sbit  ITM_STIM139_bit at ITM_ITM_STIM13.B9;
    const register unsigned short int ITM_STIM1310 = 10;
    sbit  ITM_STIM1310_bit at ITM_ITM_STIM13.B10;
    const register unsigned short int ITM_STIM1311 = 11;
    sbit  ITM_STIM1311_bit at ITM_ITM_STIM13.B11;
    const register unsigned short int ITM_STIM1312 = 12;
    sbit  ITM_STIM1312_bit at ITM_ITM_STIM13.B12;
    const register unsigned short int ITM_STIM1313 = 13;
    sbit  ITM_STIM1313_bit at ITM_ITM_STIM13.B13;
    const register unsigned short int ITM_STIM1314 = 14;
    sbit  ITM_STIM1314_bit at ITM_ITM_STIM13.B14;
    const register unsigned short int ITM_STIM1315 = 15;
    sbit  ITM_STIM1315_bit at ITM_ITM_STIM13.B15;
    const register unsigned short int ITM_STIM1316 = 16;
    sbit  ITM_STIM1316_bit at ITM_ITM_STIM13.B16;
    const register unsigned short int ITM_STIM1317 = 17;
    sbit  ITM_STIM1317_bit at ITM_ITM_STIM13.B17;
    const register unsigned short int ITM_STIM1318 = 18;
    sbit  ITM_STIM1318_bit at ITM_ITM_STIM13.B18;
    const register unsigned short int ITM_STIM1319 = 19;
    sbit  ITM_STIM1319_bit at ITM_ITM_STIM13.B19;
    const register unsigned short int ITM_STIM1320 = 20;
    sbit  ITM_STIM1320_bit at ITM_ITM_STIM13.B20;
    const register unsigned short int ITM_STIM1321 = 21;
    sbit  ITM_STIM1321_bit at ITM_ITM_STIM13.B21;
    const register unsigned short int ITM_STIM1322 = 22;
    sbit  ITM_STIM1322_bit at ITM_ITM_STIM13.B22;
    const register unsigned short int ITM_STIM1323 = 23;
    sbit  ITM_STIM1323_bit at ITM_ITM_STIM13.B23;
    const register unsigned short int ITM_STIM1324 = 24;
    sbit  ITM_STIM1324_bit at ITM_ITM_STIM13.B24;
    const register unsigned short int ITM_STIM1325 = 25;
    sbit  ITM_STIM1325_bit at ITM_ITM_STIM13.B25;
    const register unsigned short int ITM_STIM1326 = 26;
    sbit  ITM_STIM1326_bit at ITM_ITM_STIM13.B26;
    const register unsigned short int ITM_STIM1327 = 27;
    sbit  ITM_STIM1327_bit at ITM_ITM_STIM13.B27;
    const register unsigned short int ITM_STIM1328 = 28;
    sbit  ITM_STIM1328_bit at ITM_ITM_STIM13.B28;
    const register unsigned short int ITM_STIM1329 = 29;
    sbit  ITM_STIM1329_bit at ITM_ITM_STIM13.B29;
    const register unsigned short int ITM_STIM1330 = 30;
    sbit  ITM_STIM1330_bit at ITM_ITM_STIM13.B30;
    const register unsigned short int ITM_STIM1331 = 31;
    sbit  ITM_STIM1331_bit at ITM_ITM_STIM13.B31;

sfr far unsigned long   volatile ITM_ITM_STIM14       absolute 0xE0000038;
    const register unsigned short int ITM_STIM140 = 0;
    sbit  ITM_STIM140_bit at ITM_ITM_STIM14.B0;
    const register unsigned short int ITM_STIM141 = 1;
    sbit  ITM_STIM141_bit at ITM_ITM_STIM14.B1;
    const register unsigned short int ITM_STIM142 = 2;
    sbit  ITM_STIM142_bit at ITM_ITM_STIM14.B2;
    const register unsigned short int ITM_STIM143 = 3;
    sbit  ITM_STIM143_bit at ITM_ITM_STIM14.B3;
    const register unsigned short int ITM_STIM144 = 4;
    sbit  ITM_STIM144_bit at ITM_ITM_STIM14.B4;
    const register unsigned short int ITM_STIM145 = 5;
    sbit  ITM_STIM145_bit at ITM_ITM_STIM14.B5;
    const register unsigned short int ITM_STIM146 = 6;
    sbit  ITM_STIM146_bit at ITM_ITM_STIM14.B6;
    const register unsigned short int ITM_STIM147 = 7;
    sbit  ITM_STIM147_bit at ITM_ITM_STIM14.B7;
    const register unsigned short int ITM_STIM148 = 8;
    sbit  ITM_STIM148_bit at ITM_ITM_STIM14.B8;
    const register unsigned short int ITM_STIM149 = 9;
    sbit  ITM_STIM149_bit at ITM_ITM_STIM14.B9;
    const register unsigned short int ITM_STIM1410 = 10;
    sbit  ITM_STIM1410_bit at ITM_ITM_STIM14.B10;
    const register unsigned short int ITM_STIM1411 = 11;
    sbit  ITM_STIM1411_bit at ITM_ITM_STIM14.B11;
    const register unsigned short int ITM_STIM1412 = 12;
    sbit  ITM_STIM1412_bit at ITM_ITM_STIM14.B12;
    const register unsigned short int ITM_STIM1413 = 13;
    sbit  ITM_STIM1413_bit at ITM_ITM_STIM14.B13;
    const register unsigned short int ITM_STIM1414 = 14;
    sbit  ITM_STIM1414_bit at ITM_ITM_STIM14.B14;
    const register unsigned short int ITM_STIM1415 = 15;
    sbit  ITM_STIM1415_bit at ITM_ITM_STIM14.B15;
    const register unsigned short int ITM_STIM1416 = 16;
    sbit  ITM_STIM1416_bit at ITM_ITM_STIM14.B16;
    const register unsigned short int ITM_STIM1417 = 17;
    sbit  ITM_STIM1417_bit at ITM_ITM_STIM14.B17;
    const register unsigned short int ITM_STIM1418 = 18;
    sbit  ITM_STIM1418_bit at ITM_ITM_STIM14.B18;
    const register unsigned short int ITM_STIM1419 = 19;
    sbit  ITM_STIM1419_bit at ITM_ITM_STIM14.B19;
    const register unsigned short int ITM_STIM1420 = 20;
    sbit  ITM_STIM1420_bit at ITM_ITM_STIM14.B20;
    const register unsigned short int ITM_STIM1421 = 21;
    sbit  ITM_STIM1421_bit at ITM_ITM_STIM14.B21;
    const register unsigned short int ITM_STIM1422 = 22;
    sbit  ITM_STIM1422_bit at ITM_ITM_STIM14.B22;
    const register unsigned short int ITM_STIM1423 = 23;
    sbit  ITM_STIM1423_bit at ITM_ITM_STIM14.B23;
    const register unsigned short int ITM_STIM1424 = 24;
    sbit  ITM_STIM1424_bit at ITM_ITM_STIM14.B24;
    const register unsigned short int ITM_STIM1425 = 25;
    sbit  ITM_STIM1425_bit at ITM_ITM_STIM14.B25;
    const register unsigned short int ITM_STIM1426 = 26;
    sbit  ITM_STIM1426_bit at ITM_ITM_STIM14.B26;
    const register unsigned short int ITM_STIM1427 = 27;
    sbit  ITM_STIM1427_bit at ITM_ITM_STIM14.B27;
    const register unsigned short int ITM_STIM1428 = 28;
    sbit  ITM_STIM1428_bit at ITM_ITM_STIM14.B28;
    const register unsigned short int ITM_STIM1429 = 29;
    sbit  ITM_STIM1429_bit at ITM_ITM_STIM14.B29;
    const register unsigned short int ITM_STIM1430 = 30;
    sbit  ITM_STIM1430_bit at ITM_ITM_STIM14.B30;
    const register unsigned short int ITM_STIM1431 = 31;
    sbit  ITM_STIM1431_bit at ITM_ITM_STIM14.B31;

sfr far unsigned long   volatile ITM_ITM_STIM15       absolute 0xE000003C;
    const register unsigned short int ITM_STIM150 = 0;
    sbit  ITM_STIM150_bit at ITM_ITM_STIM15.B0;
    const register unsigned short int ITM_STIM151 = 1;
    sbit  ITM_STIM151_bit at ITM_ITM_STIM15.B1;
    const register unsigned short int ITM_STIM152 = 2;
    sbit  ITM_STIM152_bit at ITM_ITM_STIM15.B2;
    const register unsigned short int ITM_STIM153 = 3;
    sbit  ITM_STIM153_bit at ITM_ITM_STIM15.B3;
    const register unsigned short int ITM_STIM154 = 4;
    sbit  ITM_STIM154_bit at ITM_ITM_STIM15.B4;
    const register unsigned short int ITM_STIM155 = 5;
    sbit  ITM_STIM155_bit at ITM_ITM_STIM15.B5;
    const register unsigned short int ITM_STIM156 = 6;
    sbit  ITM_STIM156_bit at ITM_ITM_STIM15.B6;
    const register unsigned short int ITM_STIM157 = 7;
    sbit  ITM_STIM157_bit at ITM_ITM_STIM15.B7;
    const register unsigned short int ITM_STIM158 = 8;
    sbit  ITM_STIM158_bit at ITM_ITM_STIM15.B8;
    const register unsigned short int ITM_STIM159 = 9;
    sbit  ITM_STIM159_bit at ITM_ITM_STIM15.B9;
    const register unsigned short int ITM_STIM1510 = 10;
    sbit  ITM_STIM1510_bit at ITM_ITM_STIM15.B10;
    const register unsigned short int ITM_STIM1511 = 11;
    sbit  ITM_STIM1511_bit at ITM_ITM_STIM15.B11;
    const register unsigned short int ITM_STIM1512 = 12;
    sbit  ITM_STIM1512_bit at ITM_ITM_STIM15.B12;
    const register unsigned short int ITM_STIM1513 = 13;
    sbit  ITM_STIM1513_bit at ITM_ITM_STIM15.B13;
    const register unsigned short int ITM_STIM1514 = 14;
    sbit  ITM_STIM1514_bit at ITM_ITM_STIM15.B14;
    const register unsigned short int ITM_STIM1515 = 15;
    sbit  ITM_STIM1515_bit at ITM_ITM_STIM15.B15;
    const register unsigned short int ITM_STIM1516 = 16;
    sbit  ITM_STIM1516_bit at ITM_ITM_STIM15.B16;
    const register unsigned short int ITM_STIM1517 = 17;
    sbit  ITM_STIM1517_bit at ITM_ITM_STIM15.B17;
    const register unsigned short int ITM_STIM1518 = 18;
    sbit  ITM_STIM1518_bit at ITM_ITM_STIM15.B18;
    const register unsigned short int ITM_STIM1519 = 19;
    sbit  ITM_STIM1519_bit at ITM_ITM_STIM15.B19;
    const register unsigned short int ITM_STIM1520 = 20;
    sbit  ITM_STIM1520_bit at ITM_ITM_STIM15.B20;
    const register unsigned short int ITM_STIM1521 = 21;
    sbit  ITM_STIM1521_bit at ITM_ITM_STIM15.B21;
    const register unsigned short int ITM_STIM1522 = 22;
    sbit  ITM_STIM1522_bit at ITM_ITM_STIM15.B22;
    const register unsigned short int ITM_STIM1523 = 23;
    sbit  ITM_STIM1523_bit at ITM_ITM_STIM15.B23;
    const register unsigned short int ITM_STIM1524 = 24;
    sbit  ITM_STIM1524_bit at ITM_ITM_STIM15.B24;
    const register unsigned short int ITM_STIM1525 = 25;
    sbit  ITM_STIM1525_bit at ITM_ITM_STIM15.B25;
    const register unsigned short int ITM_STIM1526 = 26;
    sbit  ITM_STIM1526_bit at ITM_ITM_STIM15.B26;
    const register unsigned short int ITM_STIM1527 = 27;
    sbit  ITM_STIM1527_bit at ITM_ITM_STIM15.B27;
    const register unsigned short int ITM_STIM1528 = 28;
    sbit  ITM_STIM1528_bit at ITM_ITM_STIM15.B28;
    const register unsigned short int ITM_STIM1529 = 29;
    sbit  ITM_STIM1529_bit at ITM_ITM_STIM15.B29;
    const register unsigned short int ITM_STIM1530 = 30;
    sbit  ITM_STIM1530_bit at ITM_ITM_STIM15.B30;
    const register unsigned short int ITM_STIM1531 = 31;
    sbit  ITM_STIM1531_bit at ITM_ITM_STIM15.B31;

sfr far unsigned long   volatile ITM_ITM_STIM16       absolute 0xE0000040;
    const register unsigned short int ITM_STIM160 = 0;
    sbit  ITM_STIM160_bit at ITM_ITM_STIM16.B0;
    const register unsigned short int ITM_STIM161 = 1;
    sbit  ITM_STIM161_bit at ITM_ITM_STIM16.B1;
    const register unsigned short int ITM_STIM162 = 2;
    sbit  ITM_STIM162_bit at ITM_ITM_STIM16.B2;
    const register unsigned short int ITM_STIM163 = 3;
    sbit  ITM_STIM163_bit at ITM_ITM_STIM16.B3;
    const register unsigned short int ITM_STIM164 = 4;
    sbit  ITM_STIM164_bit at ITM_ITM_STIM16.B4;
    const register unsigned short int ITM_STIM165 = 5;
    sbit  ITM_STIM165_bit at ITM_ITM_STIM16.B5;
    const register unsigned short int ITM_STIM166 = 6;
    sbit  ITM_STIM166_bit at ITM_ITM_STIM16.B6;
    const register unsigned short int ITM_STIM167 = 7;
    sbit  ITM_STIM167_bit at ITM_ITM_STIM16.B7;
    const register unsigned short int ITM_STIM168 = 8;
    sbit  ITM_STIM168_bit at ITM_ITM_STIM16.B8;
    const register unsigned short int ITM_STIM169 = 9;
    sbit  ITM_STIM169_bit at ITM_ITM_STIM16.B9;
    const register unsigned short int ITM_STIM1610 = 10;
    sbit  ITM_STIM1610_bit at ITM_ITM_STIM16.B10;
    const register unsigned short int ITM_STIM1611 = 11;
    sbit  ITM_STIM1611_bit at ITM_ITM_STIM16.B11;
    const register unsigned short int ITM_STIM1612 = 12;
    sbit  ITM_STIM1612_bit at ITM_ITM_STIM16.B12;
    const register unsigned short int ITM_STIM1613 = 13;
    sbit  ITM_STIM1613_bit at ITM_ITM_STIM16.B13;
    const register unsigned short int ITM_STIM1614 = 14;
    sbit  ITM_STIM1614_bit at ITM_ITM_STIM16.B14;
    const register unsigned short int ITM_STIM1615 = 15;
    sbit  ITM_STIM1615_bit at ITM_ITM_STIM16.B15;
    const register unsigned short int ITM_STIM1616 = 16;
    sbit  ITM_STIM1616_bit at ITM_ITM_STIM16.B16;
    const register unsigned short int ITM_STIM1617 = 17;
    sbit  ITM_STIM1617_bit at ITM_ITM_STIM16.B17;
    const register unsigned short int ITM_STIM1618 = 18;
    sbit  ITM_STIM1618_bit at ITM_ITM_STIM16.B18;
    const register unsigned short int ITM_STIM1619 = 19;
    sbit  ITM_STIM1619_bit at ITM_ITM_STIM16.B19;
    const register unsigned short int ITM_STIM1620 = 20;
    sbit  ITM_STIM1620_bit at ITM_ITM_STIM16.B20;
    const register unsigned short int ITM_STIM1621 = 21;
    sbit  ITM_STIM1621_bit at ITM_ITM_STIM16.B21;
    const register unsigned short int ITM_STIM1622 = 22;
    sbit  ITM_STIM1622_bit at ITM_ITM_STIM16.B22;
    const register unsigned short int ITM_STIM1623 = 23;
    sbit  ITM_STIM1623_bit at ITM_ITM_STIM16.B23;
    const register unsigned short int ITM_STIM1624 = 24;
    sbit  ITM_STIM1624_bit at ITM_ITM_STIM16.B24;
    const register unsigned short int ITM_STIM1625 = 25;
    sbit  ITM_STIM1625_bit at ITM_ITM_STIM16.B25;
    const register unsigned short int ITM_STIM1626 = 26;
    sbit  ITM_STIM1626_bit at ITM_ITM_STIM16.B26;
    const register unsigned short int ITM_STIM1627 = 27;
    sbit  ITM_STIM1627_bit at ITM_ITM_STIM16.B27;
    const register unsigned short int ITM_STIM1628 = 28;
    sbit  ITM_STIM1628_bit at ITM_ITM_STIM16.B28;
    const register unsigned short int ITM_STIM1629 = 29;
    sbit  ITM_STIM1629_bit at ITM_ITM_STIM16.B29;
    const register unsigned short int ITM_STIM1630 = 30;
    sbit  ITM_STIM1630_bit at ITM_ITM_STIM16.B30;
    const register unsigned short int ITM_STIM1631 = 31;
    sbit  ITM_STIM1631_bit at ITM_ITM_STIM16.B31;

sfr far unsigned long   volatile ITM_ITM_STIM17       absolute 0xE0000044;
    const register unsigned short int ITM_STIM170 = 0;
    sbit  ITM_STIM170_bit at ITM_ITM_STIM17.B0;
    const register unsigned short int ITM_STIM171 = 1;
    sbit  ITM_STIM171_bit at ITM_ITM_STIM17.B1;
    const register unsigned short int ITM_STIM172 = 2;
    sbit  ITM_STIM172_bit at ITM_ITM_STIM17.B2;
    const register unsigned short int ITM_STIM173 = 3;
    sbit  ITM_STIM173_bit at ITM_ITM_STIM17.B3;
    const register unsigned short int ITM_STIM174 = 4;
    sbit  ITM_STIM174_bit at ITM_ITM_STIM17.B4;
    const register unsigned short int ITM_STIM175 = 5;
    sbit  ITM_STIM175_bit at ITM_ITM_STIM17.B5;
    const register unsigned short int ITM_STIM176 = 6;
    sbit  ITM_STIM176_bit at ITM_ITM_STIM17.B6;
    const register unsigned short int ITM_STIM177 = 7;
    sbit  ITM_STIM177_bit at ITM_ITM_STIM17.B7;
    const register unsigned short int ITM_STIM178 = 8;
    sbit  ITM_STIM178_bit at ITM_ITM_STIM17.B8;
    const register unsigned short int ITM_STIM179 = 9;
    sbit  ITM_STIM179_bit at ITM_ITM_STIM17.B9;
    const register unsigned short int ITM_STIM1710 = 10;
    sbit  ITM_STIM1710_bit at ITM_ITM_STIM17.B10;
    const register unsigned short int ITM_STIM1711 = 11;
    sbit  ITM_STIM1711_bit at ITM_ITM_STIM17.B11;
    const register unsigned short int ITM_STIM1712 = 12;
    sbit  ITM_STIM1712_bit at ITM_ITM_STIM17.B12;
    const register unsigned short int ITM_STIM1713 = 13;
    sbit  ITM_STIM1713_bit at ITM_ITM_STIM17.B13;
    const register unsigned short int ITM_STIM1714 = 14;
    sbit  ITM_STIM1714_bit at ITM_ITM_STIM17.B14;
    const register unsigned short int ITM_STIM1715 = 15;
    sbit  ITM_STIM1715_bit at ITM_ITM_STIM17.B15;
    const register unsigned short int ITM_STIM1716 = 16;
    sbit  ITM_STIM1716_bit at ITM_ITM_STIM17.B16;
    const register unsigned short int ITM_STIM1717 = 17;
    sbit  ITM_STIM1717_bit at ITM_ITM_STIM17.B17;
    const register unsigned short int ITM_STIM1718 = 18;
    sbit  ITM_STIM1718_bit at ITM_ITM_STIM17.B18;
    const register unsigned short int ITM_STIM1719 = 19;
    sbit  ITM_STIM1719_bit at ITM_ITM_STIM17.B19;
    const register unsigned short int ITM_STIM1720 = 20;
    sbit  ITM_STIM1720_bit at ITM_ITM_STIM17.B20;
    const register unsigned short int ITM_STIM1721 = 21;
    sbit  ITM_STIM1721_bit at ITM_ITM_STIM17.B21;
    const register unsigned short int ITM_STIM1722 = 22;
    sbit  ITM_STIM1722_bit at ITM_ITM_STIM17.B22;
    const register unsigned short int ITM_STIM1723 = 23;
    sbit  ITM_STIM1723_bit at ITM_ITM_STIM17.B23;
    const register unsigned short int ITM_STIM1724 = 24;
    sbit  ITM_STIM1724_bit at ITM_ITM_STIM17.B24;
    const register unsigned short int ITM_STIM1725 = 25;
    sbit  ITM_STIM1725_bit at ITM_ITM_STIM17.B25;
    const register unsigned short int ITM_STIM1726 = 26;
    sbit  ITM_STIM1726_bit at ITM_ITM_STIM17.B26;
    const register unsigned short int ITM_STIM1727 = 27;
    sbit  ITM_STIM1727_bit at ITM_ITM_STIM17.B27;
    const register unsigned short int ITM_STIM1728 = 28;
    sbit  ITM_STIM1728_bit at ITM_ITM_STIM17.B28;
    const register unsigned short int ITM_STIM1729 = 29;
    sbit  ITM_STIM1729_bit at ITM_ITM_STIM17.B29;
    const register unsigned short int ITM_STIM1730 = 30;
    sbit  ITM_STIM1730_bit at ITM_ITM_STIM17.B30;
    const register unsigned short int ITM_STIM1731 = 31;
    sbit  ITM_STIM1731_bit at ITM_ITM_STIM17.B31;

sfr far unsigned long   volatile ITM_ITM_STIM18       absolute 0xE0000048;
    const register unsigned short int ITM_STIM180 = 0;
    sbit  ITM_STIM180_bit at ITM_ITM_STIM18.B0;
    const register unsigned short int ITM_STIM181 = 1;
    sbit  ITM_STIM181_bit at ITM_ITM_STIM18.B1;
    const register unsigned short int ITM_STIM182 = 2;
    sbit  ITM_STIM182_bit at ITM_ITM_STIM18.B2;
    const register unsigned short int ITM_STIM183 = 3;
    sbit  ITM_STIM183_bit at ITM_ITM_STIM18.B3;
    const register unsigned short int ITM_STIM184 = 4;
    sbit  ITM_STIM184_bit at ITM_ITM_STIM18.B4;
    const register unsigned short int ITM_STIM185 = 5;
    sbit  ITM_STIM185_bit at ITM_ITM_STIM18.B5;
    const register unsigned short int ITM_STIM186 = 6;
    sbit  ITM_STIM186_bit at ITM_ITM_STIM18.B6;
    const register unsigned short int ITM_STIM187 = 7;
    sbit  ITM_STIM187_bit at ITM_ITM_STIM18.B7;
    const register unsigned short int ITM_STIM188 = 8;
    sbit  ITM_STIM188_bit at ITM_ITM_STIM18.B8;
    const register unsigned short int ITM_STIM189 = 9;
    sbit  ITM_STIM189_bit at ITM_ITM_STIM18.B9;
    const register unsigned short int ITM_STIM1810 = 10;
    sbit  ITM_STIM1810_bit at ITM_ITM_STIM18.B10;
    const register unsigned short int ITM_STIM1811 = 11;
    sbit  ITM_STIM1811_bit at ITM_ITM_STIM18.B11;
    const register unsigned short int ITM_STIM1812 = 12;
    sbit  ITM_STIM1812_bit at ITM_ITM_STIM18.B12;
    const register unsigned short int ITM_STIM1813 = 13;
    sbit  ITM_STIM1813_bit at ITM_ITM_STIM18.B13;
    const register unsigned short int ITM_STIM1814 = 14;
    sbit  ITM_STIM1814_bit at ITM_ITM_STIM18.B14;
    const register unsigned short int ITM_STIM1815 = 15;
    sbit  ITM_STIM1815_bit at ITM_ITM_STIM18.B15;
    const register unsigned short int ITM_STIM1816 = 16;
    sbit  ITM_STIM1816_bit at ITM_ITM_STIM18.B16;
    const register unsigned short int ITM_STIM1817 = 17;
    sbit  ITM_STIM1817_bit at ITM_ITM_STIM18.B17;
    const register unsigned short int ITM_STIM1818 = 18;
    sbit  ITM_STIM1818_bit at ITM_ITM_STIM18.B18;
    const register unsigned short int ITM_STIM1819 = 19;
    sbit  ITM_STIM1819_bit at ITM_ITM_STIM18.B19;
    const register unsigned short int ITM_STIM1820 = 20;
    sbit  ITM_STIM1820_bit at ITM_ITM_STIM18.B20;
    const register unsigned short int ITM_STIM1821 = 21;
    sbit  ITM_STIM1821_bit at ITM_ITM_STIM18.B21;
    const register unsigned short int ITM_STIM1822 = 22;
    sbit  ITM_STIM1822_bit at ITM_ITM_STIM18.B22;
    const register unsigned short int ITM_STIM1823 = 23;
    sbit  ITM_STIM1823_bit at ITM_ITM_STIM18.B23;
    const register unsigned short int ITM_STIM1824 = 24;
    sbit  ITM_STIM1824_bit at ITM_ITM_STIM18.B24;
    const register unsigned short int ITM_STIM1825 = 25;
    sbit  ITM_STIM1825_bit at ITM_ITM_STIM18.B25;
    const register unsigned short int ITM_STIM1826 = 26;
    sbit  ITM_STIM1826_bit at ITM_ITM_STIM18.B26;
    const register unsigned short int ITM_STIM1827 = 27;
    sbit  ITM_STIM1827_bit at ITM_ITM_STIM18.B27;
    const register unsigned short int ITM_STIM1828 = 28;
    sbit  ITM_STIM1828_bit at ITM_ITM_STIM18.B28;
    const register unsigned short int ITM_STIM1829 = 29;
    sbit  ITM_STIM1829_bit at ITM_ITM_STIM18.B29;
    const register unsigned short int ITM_STIM1830 = 30;
    sbit  ITM_STIM1830_bit at ITM_ITM_STIM18.B30;
    const register unsigned short int ITM_STIM1831 = 31;
    sbit  ITM_STIM1831_bit at ITM_ITM_STIM18.B31;

sfr far unsigned long   volatile ITM_ITM_STIM19       absolute 0xE000004C;
    const register unsigned short int ITM_STIM190 = 0;
    sbit  ITM_STIM190_bit at ITM_ITM_STIM19.B0;
    const register unsigned short int ITM_STIM191 = 1;
    sbit  ITM_STIM191_bit at ITM_ITM_STIM19.B1;
    const register unsigned short int ITM_STIM192 = 2;
    sbit  ITM_STIM192_bit at ITM_ITM_STIM19.B2;
    const register unsigned short int ITM_STIM193 = 3;
    sbit  ITM_STIM193_bit at ITM_ITM_STIM19.B3;
    const register unsigned short int ITM_STIM194 = 4;
    sbit  ITM_STIM194_bit at ITM_ITM_STIM19.B4;
    const register unsigned short int ITM_STIM195 = 5;
    sbit  ITM_STIM195_bit at ITM_ITM_STIM19.B5;
    const register unsigned short int ITM_STIM196 = 6;
    sbit  ITM_STIM196_bit at ITM_ITM_STIM19.B6;
    const register unsigned short int ITM_STIM197 = 7;
    sbit  ITM_STIM197_bit at ITM_ITM_STIM19.B7;
    const register unsigned short int ITM_STIM198 = 8;
    sbit  ITM_STIM198_bit at ITM_ITM_STIM19.B8;
    const register unsigned short int ITM_STIM199 = 9;
    sbit  ITM_STIM199_bit at ITM_ITM_STIM19.B9;
    const register unsigned short int ITM_STIM1910 = 10;
    sbit  ITM_STIM1910_bit at ITM_ITM_STIM19.B10;
    const register unsigned short int ITM_STIM1911 = 11;
    sbit  ITM_STIM1911_bit at ITM_ITM_STIM19.B11;
    const register unsigned short int ITM_STIM1912 = 12;
    sbit  ITM_STIM1912_bit at ITM_ITM_STIM19.B12;
    const register unsigned short int ITM_STIM1913 = 13;
    sbit  ITM_STIM1913_bit at ITM_ITM_STIM19.B13;
    const register unsigned short int ITM_STIM1914 = 14;
    sbit  ITM_STIM1914_bit at ITM_ITM_STIM19.B14;
    const register unsigned short int ITM_STIM1915 = 15;
    sbit  ITM_STIM1915_bit at ITM_ITM_STIM19.B15;
    const register unsigned short int ITM_STIM1916 = 16;
    sbit  ITM_STIM1916_bit at ITM_ITM_STIM19.B16;
    const register unsigned short int ITM_STIM1917 = 17;
    sbit  ITM_STIM1917_bit at ITM_ITM_STIM19.B17;
    const register unsigned short int ITM_STIM1918 = 18;
    sbit  ITM_STIM1918_bit at ITM_ITM_STIM19.B18;
    const register unsigned short int ITM_STIM1919 = 19;
    sbit  ITM_STIM1919_bit at ITM_ITM_STIM19.B19;
    const register unsigned short int ITM_STIM1920 = 20;
    sbit  ITM_STIM1920_bit at ITM_ITM_STIM19.B20;
    const register unsigned short int ITM_STIM1921 = 21;
    sbit  ITM_STIM1921_bit at ITM_ITM_STIM19.B21;
    const register unsigned short int ITM_STIM1922 = 22;
    sbit  ITM_STIM1922_bit at ITM_ITM_STIM19.B22;
    const register unsigned short int ITM_STIM1923 = 23;
    sbit  ITM_STIM1923_bit at ITM_ITM_STIM19.B23;
    const register unsigned short int ITM_STIM1924 = 24;
    sbit  ITM_STIM1924_bit at ITM_ITM_STIM19.B24;
    const register unsigned short int ITM_STIM1925 = 25;
    sbit  ITM_STIM1925_bit at ITM_ITM_STIM19.B25;
    const register unsigned short int ITM_STIM1926 = 26;
    sbit  ITM_STIM1926_bit at ITM_ITM_STIM19.B26;
    const register unsigned short int ITM_STIM1927 = 27;
    sbit  ITM_STIM1927_bit at ITM_ITM_STIM19.B27;
    const register unsigned short int ITM_STIM1928 = 28;
    sbit  ITM_STIM1928_bit at ITM_ITM_STIM19.B28;
    const register unsigned short int ITM_STIM1929 = 29;
    sbit  ITM_STIM1929_bit at ITM_ITM_STIM19.B29;
    const register unsigned short int ITM_STIM1930 = 30;
    sbit  ITM_STIM1930_bit at ITM_ITM_STIM19.B30;
    const register unsigned short int ITM_STIM1931 = 31;
    sbit  ITM_STIM1931_bit at ITM_ITM_STIM19.B31;

sfr far unsigned long   volatile ITM_ITM_STIM20       absolute 0xE0000050;
    const register unsigned short int ITM_STIM200 = 0;
    sbit  ITM_STIM200_bit at ITM_ITM_STIM20.B0;
    const register unsigned short int ITM_STIM201 = 1;
    sbit  ITM_STIM201_bit at ITM_ITM_STIM20.B1;
    const register unsigned short int ITM_STIM202 = 2;
    sbit  ITM_STIM202_bit at ITM_ITM_STIM20.B2;
    const register unsigned short int ITM_STIM203 = 3;
    sbit  ITM_STIM203_bit at ITM_ITM_STIM20.B3;
    const register unsigned short int ITM_STIM204 = 4;
    sbit  ITM_STIM204_bit at ITM_ITM_STIM20.B4;
    const register unsigned short int ITM_STIM205 = 5;
    sbit  ITM_STIM205_bit at ITM_ITM_STIM20.B5;
    const register unsigned short int ITM_STIM206 = 6;
    sbit  ITM_STIM206_bit at ITM_ITM_STIM20.B6;
    const register unsigned short int ITM_STIM207 = 7;
    sbit  ITM_STIM207_bit at ITM_ITM_STIM20.B7;
    const register unsigned short int ITM_STIM208 = 8;
    sbit  ITM_STIM208_bit at ITM_ITM_STIM20.B8;
    const register unsigned short int ITM_STIM209 = 9;
    sbit  ITM_STIM209_bit at ITM_ITM_STIM20.B9;
    const register unsigned short int ITM_STIM2010 = 10;
    sbit  ITM_STIM2010_bit at ITM_ITM_STIM20.B10;
    const register unsigned short int ITM_STIM2011 = 11;
    sbit  ITM_STIM2011_bit at ITM_ITM_STIM20.B11;
    const register unsigned short int ITM_STIM2012 = 12;
    sbit  ITM_STIM2012_bit at ITM_ITM_STIM20.B12;
    const register unsigned short int ITM_STIM2013 = 13;
    sbit  ITM_STIM2013_bit at ITM_ITM_STIM20.B13;
    const register unsigned short int ITM_STIM2014 = 14;
    sbit  ITM_STIM2014_bit at ITM_ITM_STIM20.B14;
    const register unsigned short int ITM_STIM2015 = 15;
    sbit  ITM_STIM2015_bit at ITM_ITM_STIM20.B15;
    const register unsigned short int ITM_STIM2016 = 16;
    sbit  ITM_STIM2016_bit at ITM_ITM_STIM20.B16;
    const register unsigned short int ITM_STIM2017 = 17;
    sbit  ITM_STIM2017_bit at ITM_ITM_STIM20.B17;
    const register unsigned short int ITM_STIM2018 = 18;
    sbit  ITM_STIM2018_bit at ITM_ITM_STIM20.B18;
    const register unsigned short int ITM_STIM2019 = 19;
    sbit  ITM_STIM2019_bit at ITM_ITM_STIM20.B19;
    const register unsigned short int ITM_STIM2020 = 20;
    sbit  ITM_STIM2020_bit at ITM_ITM_STIM20.B20;
    const register unsigned short int ITM_STIM2021 = 21;
    sbit  ITM_STIM2021_bit at ITM_ITM_STIM20.B21;
    const register unsigned short int ITM_STIM2022 = 22;
    sbit  ITM_STIM2022_bit at ITM_ITM_STIM20.B22;
    const register unsigned short int ITM_STIM2023 = 23;
    sbit  ITM_STIM2023_bit at ITM_ITM_STIM20.B23;
    const register unsigned short int ITM_STIM2024 = 24;
    sbit  ITM_STIM2024_bit at ITM_ITM_STIM20.B24;
    const register unsigned short int ITM_STIM2025 = 25;
    sbit  ITM_STIM2025_bit at ITM_ITM_STIM20.B25;
    const register unsigned short int ITM_STIM2026 = 26;
    sbit  ITM_STIM2026_bit at ITM_ITM_STIM20.B26;
    const register unsigned short int ITM_STIM2027 = 27;
    sbit  ITM_STIM2027_bit at ITM_ITM_STIM20.B27;
    const register unsigned short int ITM_STIM2028 = 28;
    sbit  ITM_STIM2028_bit at ITM_ITM_STIM20.B28;
    const register unsigned short int ITM_STIM2029 = 29;
    sbit  ITM_STIM2029_bit at ITM_ITM_STIM20.B29;
    const register unsigned short int ITM_STIM2030 = 30;
    sbit  ITM_STIM2030_bit at ITM_ITM_STIM20.B30;
    const register unsigned short int ITM_STIM2031 = 31;
    sbit  ITM_STIM2031_bit at ITM_ITM_STIM20.B31;

sfr far unsigned long   volatile ITM_ITM_STIM21       absolute 0xE0000054;
    sbit  ITM_STIM210_ITM_ITM_STIM21_bit at ITM_ITM_STIM21.B0;
    sbit  ITM_STIM211_ITM_ITM_STIM21_bit at ITM_ITM_STIM21.B1;
    sbit  ITM_STIM212_ITM_ITM_STIM21_bit at ITM_ITM_STIM21.B2;
    sbit  ITM_STIM213_ITM_ITM_STIM21_bit at ITM_ITM_STIM21.B3;
    sbit  ITM_STIM214_ITM_ITM_STIM21_bit at ITM_ITM_STIM21.B4;
    sbit  ITM_STIM215_ITM_ITM_STIM21_bit at ITM_ITM_STIM21.B5;
    sbit  ITM_STIM216_ITM_ITM_STIM21_bit at ITM_ITM_STIM21.B6;
    sbit  ITM_STIM217_ITM_ITM_STIM21_bit at ITM_ITM_STIM21.B7;
    sbit  ITM_STIM218_ITM_ITM_STIM21_bit at ITM_ITM_STIM21.B8;
    sbit  ITM_STIM219_ITM_ITM_STIM21_bit at ITM_ITM_STIM21.B9;
    const register unsigned short int ITM_STIM2110 = 10;
    sbit  ITM_STIM2110_bit at ITM_ITM_STIM21.B10;
    const register unsigned short int ITM_STIM2111 = 11;
    sbit  ITM_STIM2111_bit at ITM_ITM_STIM21.B11;
    const register unsigned short int ITM_STIM2112 = 12;
    sbit  ITM_STIM2112_bit at ITM_ITM_STIM21.B12;
    const register unsigned short int ITM_STIM2113 = 13;
    sbit  ITM_STIM2113_bit at ITM_ITM_STIM21.B13;
    const register unsigned short int ITM_STIM2114 = 14;
    sbit  ITM_STIM2114_bit at ITM_ITM_STIM21.B14;
    const register unsigned short int ITM_STIM2115 = 15;
    sbit  ITM_STIM2115_bit at ITM_ITM_STIM21.B15;
    const register unsigned short int ITM_STIM2116 = 16;
    sbit  ITM_STIM2116_bit at ITM_ITM_STIM21.B16;
    const register unsigned short int ITM_STIM2117 = 17;
    sbit  ITM_STIM2117_bit at ITM_ITM_STIM21.B17;
    const register unsigned short int ITM_STIM2118 = 18;
    sbit  ITM_STIM2118_bit at ITM_ITM_STIM21.B18;
    const register unsigned short int ITM_STIM2119 = 19;
    sbit  ITM_STIM2119_bit at ITM_ITM_STIM21.B19;
    const register unsigned short int ITM_STIM2120 = 20;
    sbit  ITM_STIM2120_bit at ITM_ITM_STIM21.B20;
    const register unsigned short int ITM_STIM2121 = 21;
    sbit  ITM_STIM2121_bit at ITM_ITM_STIM21.B21;
    const register unsigned short int ITM_STIM2122 = 22;
    sbit  ITM_STIM2122_bit at ITM_ITM_STIM21.B22;
    const register unsigned short int ITM_STIM2123 = 23;
    sbit  ITM_STIM2123_bit at ITM_ITM_STIM21.B23;
    const register unsigned short int ITM_STIM2124 = 24;
    sbit  ITM_STIM2124_bit at ITM_ITM_STIM21.B24;
    const register unsigned short int ITM_STIM2125 = 25;
    sbit  ITM_STIM2125_bit at ITM_ITM_STIM21.B25;
    const register unsigned short int ITM_STIM2126 = 26;
    sbit  ITM_STIM2126_bit at ITM_ITM_STIM21.B26;
    const register unsigned short int ITM_STIM2127 = 27;
    sbit  ITM_STIM2127_bit at ITM_ITM_STIM21.B27;
    const register unsigned short int ITM_STIM2128 = 28;
    sbit  ITM_STIM2128_bit at ITM_ITM_STIM21.B28;
    const register unsigned short int ITM_STIM2129 = 29;
    sbit  ITM_STIM2129_bit at ITM_ITM_STIM21.B29;
    const register unsigned short int ITM_STIM2130 = 30;
    sbit  ITM_STIM2130_bit at ITM_ITM_STIM21.B30;
    const register unsigned short int ITM_STIM2131 = 31;
    sbit  ITM_STIM2131_bit at ITM_ITM_STIM21.B31;

sfr far unsigned long   volatile ITM_ITM_STIM22       absolute 0xE0000058;
    sbit  ITM_STIM220_ITM_ITM_STIM22_bit at ITM_ITM_STIM22.B0;
    sbit  ITM_STIM221_ITM_ITM_STIM22_bit at ITM_ITM_STIM22.B1;
    sbit  ITM_STIM222_ITM_ITM_STIM22_bit at ITM_ITM_STIM22.B2;
    sbit  ITM_STIM223_ITM_ITM_STIM22_bit at ITM_ITM_STIM22.B3;
    sbit  ITM_STIM224_ITM_ITM_STIM22_bit at ITM_ITM_STIM22.B4;
    sbit  ITM_STIM225_ITM_ITM_STIM22_bit at ITM_ITM_STIM22.B5;
    sbit  ITM_STIM226_ITM_ITM_STIM22_bit at ITM_ITM_STIM22.B6;
    sbit  ITM_STIM227_ITM_ITM_STIM22_bit at ITM_ITM_STIM22.B7;
    sbit  ITM_STIM228_ITM_ITM_STIM22_bit at ITM_ITM_STIM22.B8;
    sbit  ITM_STIM229_ITM_ITM_STIM22_bit at ITM_ITM_STIM22.B9;
    const register unsigned short int ITM_STIM2210 = 10;
    sbit  ITM_STIM2210_bit at ITM_ITM_STIM22.B10;
    const register unsigned short int ITM_STIM2211 = 11;
    sbit  ITM_STIM2211_bit at ITM_ITM_STIM22.B11;
    const register unsigned short int ITM_STIM2212 = 12;
    sbit  ITM_STIM2212_bit at ITM_ITM_STIM22.B12;
    const register unsigned short int ITM_STIM2213 = 13;
    sbit  ITM_STIM2213_bit at ITM_ITM_STIM22.B13;
    const register unsigned short int ITM_STIM2214 = 14;
    sbit  ITM_STIM2214_bit at ITM_ITM_STIM22.B14;
    const register unsigned short int ITM_STIM2215 = 15;
    sbit  ITM_STIM2215_bit at ITM_ITM_STIM22.B15;
    const register unsigned short int ITM_STIM2216 = 16;
    sbit  ITM_STIM2216_bit at ITM_ITM_STIM22.B16;
    const register unsigned short int ITM_STIM2217 = 17;
    sbit  ITM_STIM2217_bit at ITM_ITM_STIM22.B17;
    const register unsigned short int ITM_STIM2218 = 18;
    sbit  ITM_STIM2218_bit at ITM_ITM_STIM22.B18;
    const register unsigned short int ITM_STIM2219 = 19;
    sbit  ITM_STIM2219_bit at ITM_ITM_STIM22.B19;
    const register unsigned short int ITM_STIM2220 = 20;
    sbit  ITM_STIM2220_bit at ITM_ITM_STIM22.B20;
    const register unsigned short int ITM_STIM2221 = 21;
    sbit  ITM_STIM2221_bit at ITM_ITM_STIM22.B21;
    const register unsigned short int ITM_STIM2222 = 22;
    sbit  ITM_STIM2222_bit at ITM_ITM_STIM22.B22;
    const register unsigned short int ITM_STIM2223 = 23;
    sbit  ITM_STIM2223_bit at ITM_ITM_STIM22.B23;
    const register unsigned short int ITM_STIM2224 = 24;
    sbit  ITM_STIM2224_bit at ITM_ITM_STIM22.B24;
    const register unsigned short int ITM_STIM2225 = 25;
    sbit  ITM_STIM2225_bit at ITM_ITM_STIM22.B25;
    const register unsigned short int ITM_STIM2226 = 26;
    sbit  ITM_STIM2226_bit at ITM_ITM_STIM22.B26;
    const register unsigned short int ITM_STIM2227 = 27;
    sbit  ITM_STIM2227_bit at ITM_ITM_STIM22.B27;
    const register unsigned short int ITM_STIM2228 = 28;
    sbit  ITM_STIM2228_bit at ITM_ITM_STIM22.B28;
    const register unsigned short int ITM_STIM2229 = 29;
    sbit  ITM_STIM2229_bit at ITM_ITM_STIM22.B29;
    const register unsigned short int ITM_STIM2230 = 30;
    sbit  ITM_STIM2230_bit at ITM_ITM_STIM22.B30;
    const register unsigned short int ITM_STIM2231 = 31;
    sbit  ITM_STIM2231_bit at ITM_ITM_STIM22.B31;

sfr far unsigned long   volatile ITM_ITM_STIM23       absolute 0xE000005C;
    sbit  ITM_STIM230_ITM_ITM_STIM23_bit at ITM_ITM_STIM23.B0;
    sbit  ITM_STIM231_ITM_ITM_STIM23_bit at ITM_ITM_STIM23.B1;
    const register unsigned short int ITM_STIM232 = 2;
    sbit  ITM_STIM232_bit at ITM_ITM_STIM23.B2;
    const register unsigned short int ITM_STIM233 = 3;
    sbit  ITM_STIM233_bit at ITM_ITM_STIM23.B3;
    const register unsigned short int ITM_STIM234 = 4;
    sbit  ITM_STIM234_bit at ITM_ITM_STIM23.B4;
    const register unsigned short int ITM_STIM235 = 5;
    sbit  ITM_STIM235_bit at ITM_ITM_STIM23.B5;
    const register unsigned short int ITM_STIM236 = 6;
    sbit  ITM_STIM236_bit at ITM_ITM_STIM23.B6;
    const register unsigned short int ITM_STIM237 = 7;
    sbit  ITM_STIM237_bit at ITM_ITM_STIM23.B7;
    const register unsigned short int ITM_STIM238 = 8;
    sbit  ITM_STIM238_bit at ITM_ITM_STIM23.B8;
    const register unsigned short int ITM_STIM239 = 9;
    sbit  ITM_STIM239_bit at ITM_ITM_STIM23.B9;
    const register unsigned short int ITM_STIM2310 = 10;
    sbit  ITM_STIM2310_bit at ITM_ITM_STIM23.B10;
    const register unsigned short int ITM_STIM2311 = 11;
    sbit  ITM_STIM2311_bit at ITM_ITM_STIM23.B11;
    const register unsigned short int ITM_STIM2312 = 12;
    sbit  ITM_STIM2312_bit at ITM_ITM_STIM23.B12;
    const register unsigned short int ITM_STIM2313 = 13;
    sbit  ITM_STIM2313_bit at ITM_ITM_STIM23.B13;
    const register unsigned short int ITM_STIM2314 = 14;
    sbit  ITM_STIM2314_bit at ITM_ITM_STIM23.B14;
    const register unsigned short int ITM_STIM2315 = 15;
    sbit  ITM_STIM2315_bit at ITM_ITM_STIM23.B15;
    const register unsigned short int ITM_STIM2316 = 16;
    sbit  ITM_STIM2316_bit at ITM_ITM_STIM23.B16;
    const register unsigned short int ITM_STIM2317 = 17;
    sbit  ITM_STIM2317_bit at ITM_ITM_STIM23.B17;
    const register unsigned short int ITM_STIM2318 = 18;
    sbit  ITM_STIM2318_bit at ITM_ITM_STIM23.B18;
    const register unsigned short int ITM_STIM2319 = 19;
    sbit  ITM_STIM2319_bit at ITM_ITM_STIM23.B19;
    const register unsigned short int ITM_STIM2320 = 20;
    sbit  ITM_STIM2320_bit at ITM_ITM_STIM23.B20;
    const register unsigned short int ITM_STIM2321 = 21;
    sbit  ITM_STIM2321_bit at ITM_ITM_STIM23.B21;
    const register unsigned short int ITM_STIM2322 = 22;
    sbit  ITM_STIM2322_bit at ITM_ITM_STIM23.B22;
    const register unsigned short int ITM_STIM2323 = 23;
    sbit  ITM_STIM2323_bit at ITM_ITM_STIM23.B23;
    const register unsigned short int ITM_STIM2324 = 24;
    sbit  ITM_STIM2324_bit at ITM_ITM_STIM23.B24;
    const register unsigned short int ITM_STIM2325 = 25;
    sbit  ITM_STIM2325_bit at ITM_ITM_STIM23.B25;
    const register unsigned short int ITM_STIM2326 = 26;
    sbit  ITM_STIM2326_bit at ITM_ITM_STIM23.B26;
    const register unsigned short int ITM_STIM2327 = 27;
    sbit  ITM_STIM2327_bit at ITM_ITM_STIM23.B27;
    const register unsigned short int ITM_STIM2328 = 28;
    sbit  ITM_STIM2328_bit at ITM_ITM_STIM23.B28;
    const register unsigned short int ITM_STIM2329 = 29;
    sbit  ITM_STIM2329_bit at ITM_ITM_STIM23.B29;
    const register unsigned short int ITM_STIM2330 = 30;
    sbit  ITM_STIM2330_bit at ITM_ITM_STIM23.B30;
    const register unsigned short int ITM_STIM2331 = 31;
    sbit  ITM_STIM2331_bit at ITM_ITM_STIM23.B31;

sfr far unsigned long   volatile ITM_ITM_STIM24       absolute 0xE0000060;
    const register unsigned short int ITM_STIM240 = 0;
    sbit  ITM_STIM240_bit at ITM_ITM_STIM24.B0;
    const register unsigned short int ITM_STIM241 = 1;
    sbit  ITM_STIM241_bit at ITM_ITM_STIM24.B1;
    const register unsigned short int ITM_STIM242 = 2;
    sbit  ITM_STIM242_bit at ITM_ITM_STIM24.B2;
    const register unsigned short int ITM_STIM243 = 3;
    sbit  ITM_STIM243_bit at ITM_ITM_STIM24.B3;
    const register unsigned short int ITM_STIM244 = 4;
    sbit  ITM_STIM244_bit at ITM_ITM_STIM24.B4;
    const register unsigned short int ITM_STIM245 = 5;
    sbit  ITM_STIM245_bit at ITM_ITM_STIM24.B5;
    const register unsigned short int ITM_STIM246 = 6;
    sbit  ITM_STIM246_bit at ITM_ITM_STIM24.B6;
    const register unsigned short int ITM_STIM247 = 7;
    sbit  ITM_STIM247_bit at ITM_ITM_STIM24.B7;
    const register unsigned short int ITM_STIM248 = 8;
    sbit  ITM_STIM248_bit at ITM_ITM_STIM24.B8;
    const register unsigned short int ITM_STIM249 = 9;
    sbit  ITM_STIM249_bit at ITM_ITM_STIM24.B9;
    const register unsigned short int ITM_STIM2410 = 10;
    sbit  ITM_STIM2410_bit at ITM_ITM_STIM24.B10;
    const register unsigned short int ITM_STIM2411 = 11;
    sbit  ITM_STIM2411_bit at ITM_ITM_STIM24.B11;
    const register unsigned short int ITM_STIM2412 = 12;
    sbit  ITM_STIM2412_bit at ITM_ITM_STIM24.B12;
    const register unsigned short int ITM_STIM2413 = 13;
    sbit  ITM_STIM2413_bit at ITM_ITM_STIM24.B13;
    const register unsigned short int ITM_STIM2414 = 14;
    sbit  ITM_STIM2414_bit at ITM_ITM_STIM24.B14;
    const register unsigned short int ITM_STIM2415 = 15;
    sbit  ITM_STIM2415_bit at ITM_ITM_STIM24.B15;
    const register unsigned short int ITM_STIM2416 = 16;
    sbit  ITM_STIM2416_bit at ITM_ITM_STIM24.B16;
    const register unsigned short int ITM_STIM2417 = 17;
    sbit  ITM_STIM2417_bit at ITM_ITM_STIM24.B17;
    const register unsigned short int ITM_STIM2418 = 18;
    sbit  ITM_STIM2418_bit at ITM_ITM_STIM24.B18;
    const register unsigned short int ITM_STIM2419 = 19;
    sbit  ITM_STIM2419_bit at ITM_ITM_STIM24.B19;
    const register unsigned short int ITM_STIM2420 = 20;
    sbit  ITM_STIM2420_bit at ITM_ITM_STIM24.B20;
    const register unsigned short int ITM_STIM2421 = 21;
    sbit  ITM_STIM2421_bit at ITM_ITM_STIM24.B21;
    const register unsigned short int ITM_STIM2422 = 22;
    sbit  ITM_STIM2422_bit at ITM_ITM_STIM24.B22;
    const register unsigned short int ITM_STIM2423 = 23;
    sbit  ITM_STIM2423_bit at ITM_ITM_STIM24.B23;
    const register unsigned short int ITM_STIM2424 = 24;
    sbit  ITM_STIM2424_bit at ITM_ITM_STIM24.B24;
    const register unsigned short int ITM_STIM2425 = 25;
    sbit  ITM_STIM2425_bit at ITM_ITM_STIM24.B25;
    const register unsigned short int ITM_STIM2426 = 26;
    sbit  ITM_STIM2426_bit at ITM_ITM_STIM24.B26;
    const register unsigned short int ITM_STIM2427 = 27;
    sbit  ITM_STIM2427_bit at ITM_ITM_STIM24.B27;
    const register unsigned short int ITM_STIM2428 = 28;
    sbit  ITM_STIM2428_bit at ITM_ITM_STIM24.B28;
    const register unsigned short int ITM_STIM2429 = 29;
    sbit  ITM_STIM2429_bit at ITM_ITM_STIM24.B29;
    const register unsigned short int ITM_STIM2430 = 30;
    sbit  ITM_STIM2430_bit at ITM_ITM_STIM24.B30;
    const register unsigned short int ITM_STIM2431 = 31;
    sbit  ITM_STIM2431_bit at ITM_ITM_STIM24.B31;

sfr far unsigned long   volatile ITM_ITM_STIM25       absolute 0xE0000064;
    const register unsigned short int ITM_STIM250 = 0;
    sbit  ITM_STIM250_bit at ITM_ITM_STIM25.B0;
    const register unsigned short int ITM_STIM251 = 1;
    sbit  ITM_STIM251_bit at ITM_ITM_STIM25.B1;
    const register unsigned short int ITM_STIM252 = 2;
    sbit  ITM_STIM252_bit at ITM_ITM_STIM25.B2;
    const register unsigned short int ITM_STIM253 = 3;
    sbit  ITM_STIM253_bit at ITM_ITM_STIM25.B3;
    const register unsigned short int ITM_STIM254 = 4;
    sbit  ITM_STIM254_bit at ITM_ITM_STIM25.B4;
    const register unsigned short int ITM_STIM255 = 5;
    sbit  ITM_STIM255_bit at ITM_ITM_STIM25.B5;
    const register unsigned short int ITM_STIM256 = 6;
    sbit  ITM_STIM256_bit at ITM_ITM_STIM25.B6;
    const register unsigned short int ITM_STIM257 = 7;
    sbit  ITM_STIM257_bit at ITM_ITM_STIM25.B7;
    const register unsigned short int ITM_STIM258 = 8;
    sbit  ITM_STIM258_bit at ITM_ITM_STIM25.B8;
    const register unsigned short int ITM_STIM259 = 9;
    sbit  ITM_STIM259_bit at ITM_ITM_STIM25.B9;
    const register unsigned short int ITM_STIM2510 = 10;
    sbit  ITM_STIM2510_bit at ITM_ITM_STIM25.B10;
    const register unsigned short int ITM_STIM2511 = 11;
    sbit  ITM_STIM2511_bit at ITM_ITM_STIM25.B11;
    const register unsigned short int ITM_STIM2512 = 12;
    sbit  ITM_STIM2512_bit at ITM_ITM_STIM25.B12;
    const register unsigned short int ITM_STIM2513 = 13;
    sbit  ITM_STIM2513_bit at ITM_ITM_STIM25.B13;
    const register unsigned short int ITM_STIM2514 = 14;
    sbit  ITM_STIM2514_bit at ITM_ITM_STIM25.B14;
    const register unsigned short int ITM_STIM2515 = 15;
    sbit  ITM_STIM2515_bit at ITM_ITM_STIM25.B15;
    const register unsigned short int ITM_STIM2516 = 16;
    sbit  ITM_STIM2516_bit at ITM_ITM_STIM25.B16;
    const register unsigned short int ITM_STIM2517 = 17;
    sbit  ITM_STIM2517_bit at ITM_ITM_STIM25.B17;
    const register unsigned short int ITM_STIM2518 = 18;
    sbit  ITM_STIM2518_bit at ITM_ITM_STIM25.B18;
    const register unsigned short int ITM_STIM2519 = 19;
    sbit  ITM_STIM2519_bit at ITM_ITM_STIM25.B19;
    const register unsigned short int ITM_STIM2520 = 20;
    sbit  ITM_STIM2520_bit at ITM_ITM_STIM25.B20;
    const register unsigned short int ITM_STIM2521 = 21;
    sbit  ITM_STIM2521_bit at ITM_ITM_STIM25.B21;
    const register unsigned short int ITM_STIM2522 = 22;
    sbit  ITM_STIM2522_bit at ITM_ITM_STIM25.B22;
    const register unsigned short int ITM_STIM2523 = 23;
    sbit  ITM_STIM2523_bit at ITM_ITM_STIM25.B23;
    const register unsigned short int ITM_STIM2524 = 24;
    sbit  ITM_STIM2524_bit at ITM_ITM_STIM25.B24;
    const register unsigned short int ITM_STIM2525 = 25;
    sbit  ITM_STIM2525_bit at ITM_ITM_STIM25.B25;
    const register unsigned short int ITM_STIM2526 = 26;
    sbit  ITM_STIM2526_bit at ITM_ITM_STIM25.B26;
    const register unsigned short int ITM_STIM2527 = 27;
    sbit  ITM_STIM2527_bit at ITM_ITM_STIM25.B27;
    const register unsigned short int ITM_STIM2528 = 28;
    sbit  ITM_STIM2528_bit at ITM_ITM_STIM25.B28;
    const register unsigned short int ITM_STIM2529 = 29;
    sbit  ITM_STIM2529_bit at ITM_ITM_STIM25.B29;
    const register unsigned short int ITM_STIM2530 = 30;
    sbit  ITM_STIM2530_bit at ITM_ITM_STIM25.B30;
    const register unsigned short int ITM_STIM2531 = 31;
    sbit  ITM_STIM2531_bit at ITM_ITM_STIM25.B31;

sfr far unsigned long   volatile ITM_ITM_STIM26       absolute 0xE0000068;
    const register unsigned short int ITM_STIM260 = 0;
    sbit  ITM_STIM260_bit at ITM_ITM_STIM26.B0;
    const register unsigned short int ITM_STIM261 = 1;
    sbit  ITM_STIM261_bit at ITM_ITM_STIM26.B1;
    const register unsigned short int ITM_STIM262 = 2;
    sbit  ITM_STIM262_bit at ITM_ITM_STIM26.B2;
    const register unsigned short int ITM_STIM263 = 3;
    sbit  ITM_STIM263_bit at ITM_ITM_STIM26.B3;
    const register unsigned short int ITM_STIM264 = 4;
    sbit  ITM_STIM264_bit at ITM_ITM_STIM26.B4;
    const register unsigned short int ITM_STIM265 = 5;
    sbit  ITM_STIM265_bit at ITM_ITM_STIM26.B5;
    const register unsigned short int ITM_STIM266 = 6;
    sbit  ITM_STIM266_bit at ITM_ITM_STIM26.B6;
    const register unsigned short int ITM_STIM267 = 7;
    sbit  ITM_STIM267_bit at ITM_ITM_STIM26.B7;
    const register unsigned short int ITM_STIM268 = 8;
    sbit  ITM_STIM268_bit at ITM_ITM_STIM26.B8;
    const register unsigned short int ITM_STIM269 = 9;
    sbit  ITM_STIM269_bit at ITM_ITM_STIM26.B9;
    const register unsigned short int ITM_STIM2610 = 10;
    sbit  ITM_STIM2610_bit at ITM_ITM_STIM26.B10;
    const register unsigned short int ITM_STIM2611 = 11;
    sbit  ITM_STIM2611_bit at ITM_ITM_STIM26.B11;
    const register unsigned short int ITM_STIM2612 = 12;
    sbit  ITM_STIM2612_bit at ITM_ITM_STIM26.B12;
    const register unsigned short int ITM_STIM2613 = 13;
    sbit  ITM_STIM2613_bit at ITM_ITM_STIM26.B13;
    const register unsigned short int ITM_STIM2614 = 14;
    sbit  ITM_STIM2614_bit at ITM_ITM_STIM26.B14;
    const register unsigned short int ITM_STIM2615 = 15;
    sbit  ITM_STIM2615_bit at ITM_ITM_STIM26.B15;
    const register unsigned short int ITM_STIM2616 = 16;
    sbit  ITM_STIM2616_bit at ITM_ITM_STIM26.B16;
    const register unsigned short int ITM_STIM2617 = 17;
    sbit  ITM_STIM2617_bit at ITM_ITM_STIM26.B17;
    const register unsigned short int ITM_STIM2618 = 18;
    sbit  ITM_STIM2618_bit at ITM_ITM_STIM26.B18;
    const register unsigned short int ITM_STIM2619 = 19;
    sbit  ITM_STIM2619_bit at ITM_ITM_STIM26.B19;
    const register unsigned short int ITM_STIM2620 = 20;
    sbit  ITM_STIM2620_bit at ITM_ITM_STIM26.B20;
    const register unsigned short int ITM_STIM2621 = 21;
    sbit  ITM_STIM2621_bit at ITM_ITM_STIM26.B21;
    const register unsigned short int ITM_STIM2622 = 22;
    sbit  ITM_STIM2622_bit at ITM_ITM_STIM26.B22;
    const register unsigned short int ITM_STIM2623 = 23;
    sbit  ITM_STIM2623_bit at ITM_ITM_STIM26.B23;
    const register unsigned short int ITM_STIM2624 = 24;
    sbit  ITM_STIM2624_bit at ITM_ITM_STIM26.B24;
    const register unsigned short int ITM_STIM2625 = 25;
    sbit  ITM_STIM2625_bit at ITM_ITM_STIM26.B25;
    const register unsigned short int ITM_STIM2626 = 26;
    sbit  ITM_STIM2626_bit at ITM_ITM_STIM26.B26;
    const register unsigned short int ITM_STIM2627 = 27;
    sbit  ITM_STIM2627_bit at ITM_ITM_STIM26.B27;
    const register unsigned short int ITM_STIM2628 = 28;
    sbit  ITM_STIM2628_bit at ITM_ITM_STIM26.B28;
    const register unsigned short int ITM_STIM2629 = 29;
    sbit  ITM_STIM2629_bit at ITM_ITM_STIM26.B29;
    const register unsigned short int ITM_STIM2630 = 30;
    sbit  ITM_STIM2630_bit at ITM_ITM_STIM26.B30;
    const register unsigned short int ITM_STIM2631 = 31;
    sbit  ITM_STIM2631_bit at ITM_ITM_STIM26.B31;

sfr far unsigned long   volatile ITM_ITM_STIM27       absolute 0xE000006C;
    const register unsigned short int ITM_STIM270 = 0;
    sbit  ITM_STIM270_bit at ITM_ITM_STIM27.B0;
    const register unsigned short int ITM_STIM271 = 1;
    sbit  ITM_STIM271_bit at ITM_ITM_STIM27.B1;
    const register unsigned short int ITM_STIM272 = 2;
    sbit  ITM_STIM272_bit at ITM_ITM_STIM27.B2;
    const register unsigned short int ITM_STIM273 = 3;
    sbit  ITM_STIM273_bit at ITM_ITM_STIM27.B3;
    const register unsigned short int ITM_STIM274 = 4;
    sbit  ITM_STIM274_bit at ITM_ITM_STIM27.B4;
    const register unsigned short int ITM_STIM275 = 5;
    sbit  ITM_STIM275_bit at ITM_ITM_STIM27.B5;
    const register unsigned short int ITM_STIM276 = 6;
    sbit  ITM_STIM276_bit at ITM_ITM_STIM27.B6;
    const register unsigned short int ITM_STIM277 = 7;
    sbit  ITM_STIM277_bit at ITM_ITM_STIM27.B7;
    const register unsigned short int ITM_STIM278 = 8;
    sbit  ITM_STIM278_bit at ITM_ITM_STIM27.B8;
    const register unsigned short int ITM_STIM279 = 9;
    sbit  ITM_STIM279_bit at ITM_ITM_STIM27.B9;
    const register unsigned short int ITM_STIM2710 = 10;
    sbit  ITM_STIM2710_bit at ITM_ITM_STIM27.B10;
    const register unsigned short int ITM_STIM2711 = 11;
    sbit  ITM_STIM2711_bit at ITM_ITM_STIM27.B11;
    const register unsigned short int ITM_STIM2712 = 12;
    sbit  ITM_STIM2712_bit at ITM_ITM_STIM27.B12;
    const register unsigned short int ITM_STIM2713 = 13;
    sbit  ITM_STIM2713_bit at ITM_ITM_STIM27.B13;
    const register unsigned short int ITM_STIM2714 = 14;
    sbit  ITM_STIM2714_bit at ITM_ITM_STIM27.B14;
    const register unsigned short int ITM_STIM2715 = 15;
    sbit  ITM_STIM2715_bit at ITM_ITM_STIM27.B15;
    const register unsigned short int ITM_STIM2716 = 16;
    sbit  ITM_STIM2716_bit at ITM_ITM_STIM27.B16;
    const register unsigned short int ITM_STIM2717 = 17;
    sbit  ITM_STIM2717_bit at ITM_ITM_STIM27.B17;
    const register unsigned short int ITM_STIM2718 = 18;
    sbit  ITM_STIM2718_bit at ITM_ITM_STIM27.B18;
    const register unsigned short int ITM_STIM2719 = 19;
    sbit  ITM_STIM2719_bit at ITM_ITM_STIM27.B19;
    const register unsigned short int ITM_STIM2720 = 20;
    sbit  ITM_STIM2720_bit at ITM_ITM_STIM27.B20;
    const register unsigned short int ITM_STIM2721 = 21;
    sbit  ITM_STIM2721_bit at ITM_ITM_STIM27.B21;
    const register unsigned short int ITM_STIM2722 = 22;
    sbit  ITM_STIM2722_bit at ITM_ITM_STIM27.B22;
    const register unsigned short int ITM_STIM2723 = 23;
    sbit  ITM_STIM2723_bit at ITM_ITM_STIM27.B23;
    const register unsigned short int ITM_STIM2724 = 24;
    sbit  ITM_STIM2724_bit at ITM_ITM_STIM27.B24;
    const register unsigned short int ITM_STIM2725 = 25;
    sbit  ITM_STIM2725_bit at ITM_ITM_STIM27.B25;
    const register unsigned short int ITM_STIM2726 = 26;
    sbit  ITM_STIM2726_bit at ITM_ITM_STIM27.B26;
    const register unsigned short int ITM_STIM2727 = 27;
    sbit  ITM_STIM2727_bit at ITM_ITM_STIM27.B27;
    const register unsigned short int ITM_STIM2728 = 28;
    sbit  ITM_STIM2728_bit at ITM_ITM_STIM27.B28;
    const register unsigned short int ITM_STIM2729 = 29;
    sbit  ITM_STIM2729_bit at ITM_ITM_STIM27.B29;
    const register unsigned short int ITM_STIM2730 = 30;
    sbit  ITM_STIM2730_bit at ITM_ITM_STIM27.B30;
    const register unsigned short int ITM_STIM2731 = 31;
    sbit  ITM_STIM2731_bit at ITM_ITM_STIM27.B31;

sfr far unsigned long   volatile ITM_ITM_STIM28       absolute 0xE0000070;
    const register unsigned short int ITM_STIM280 = 0;
    sbit  ITM_STIM280_bit at ITM_ITM_STIM28.B0;
    const register unsigned short int ITM_STIM281 = 1;
    sbit  ITM_STIM281_bit at ITM_ITM_STIM28.B1;
    const register unsigned short int ITM_STIM282 = 2;
    sbit  ITM_STIM282_bit at ITM_ITM_STIM28.B2;
    const register unsigned short int ITM_STIM283 = 3;
    sbit  ITM_STIM283_bit at ITM_ITM_STIM28.B3;
    const register unsigned short int ITM_STIM284 = 4;
    sbit  ITM_STIM284_bit at ITM_ITM_STIM28.B4;
    const register unsigned short int ITM_STIM285 = 5;
    sbit  ITM_STIM285_bit at ITM_ITM_STIM28.B5;
    const register unsigned short int ITM_STIM286 = 6;
    sbit  ITM_STIM286_bit at ITM_ITM_STIM28.B6;
    const register unsigned short int ITM_STIM287 = 7;
    sbit  ITM_STIM287_bit at ITM_ITM_STIM28.B7;
    const register unsigned short int ITM_STIM288 = 8;
    sbit  ITM_STIM288_bit at ITM_ITM_STIM28.B8;
    const register unsigned short int ITM_STIM289 = 9;
    sbit  ITM_STIM289_bit at ITM_ITM_STIM28.B9;
    const register unsigned short int ITM_STIM2810 = 10;
    sbit  ITM_STIM2810_bit at ITM_ITM_STIM28.B10;
    const register unsigned short int ITM_STIM2811 = 11;
    sbit  ITM_STIM2811_bit at ITM_ITM_STIM28.B11;
    const register unsigned short int ITM_STIM2812 = 12;
    sbit  ITM_STIM2812_bit at ITM_ITM_STIM28.B12;
    const register unsigned short int ITM_STIM2813 = 13;
    sbit  ITM_STIM2813_bit at ITM_ITM_STIM28.B13;
    const register unsigned short int ITM_STIM2814 = 14;
    sbit  ITM_STIM2814_bit at ITM_ITM_STIM28.B14;
    const register unsigned short int ITM_STIM2815 = 15;
    sbit  ITM_STIM2815_bit at ITM_ITM_STIM28.B15;
    const register unsigned short int ITM_STIM2816 = 16;
    sbit  ITM_STIM2816_bit at ITM_ITM_STIM28.B16;
    const register unsigned short int ITM_STIM2817 = 17;
    sbit  ITM_STIM2817_bit at ITM_ITM_STIM28.B17;
    const register unsigned short int ITM_STIM2818 = 18;
    sbit  ITM_STIM2818_bit at ITM_ITM_STIM28.B18;
    const register unsigned short int ITM_STIM2819 = 19;
    sbit  ITM_STIM2819_bit at ITM_ITM_STIM28.B19;
    const register unsigned short int ITM_STIM2820 = 20;
    sbit  ITM_STIM2820_bit at ITM_ITM_STIM28.B20;
    const register unsigned short int ITM_STIM2821 = 21;
    sbit  ITM_STIM2821_bit at ITM_ITM_STIM28.B21;
    const register unsigned short int ITM_STIM2822 = 22;
    sbit  ITM_STIM2822_bit at ITM_ITM_STIM28.B22;
    const register unsigned short int ITM_STIM2823 = 23;
    sbit  ITM_STIM2823_bit at ITM_ITM_STIM28.B23;
    const register unsigned short int ITM_STIM2824 = 24;
    sbit  ITM_STIM2824_bit at ITM_ITM_STIM28.B24;
    const register unsigned short int ITM_STIM2825 = 25;
    sbit  ITM_STIM2825_bit at ITM_ITM_STIM28.B25;
    const register unsigned short int ITM_STIM2826 = 26;
    sbit  ITM_STIM2826_bit at ITM_ITM_STIM28.B26;
    const register unsigned short int ITM_STIM2827 = 27;
    sbit  ITM_STIM2827_bit at ITM_ITM_STIM28.B27;
    const register unsigned short int ITM_STIM2828 = 28;
    sbit  ITM_STIM2828_bit at ITM_ITM_STIM28.B28;
    const register unsigned short int ITM_STIM2829 = 29;
    sbit  ITM_STIM2829_bit at ITM_ITM_STIM28.B29;
    const register unsigned short int ITM_STIM2830 = 30;
    sbit  ITM_STIM2830_bit at ITM_ITM_STIM28.B30;
    const register unsigned short int ITM_STIM2831 = 31;
    sbit  ITM_STIM2831_bit at ITM_ITM_STIM28.B31;

sfr far unsigned long   volatile ITM_ITM_STIM29       absolute 0xE0000074;
    const register unsigned short int ITM_STIM290 = 0;
    sbit  ITM_STIM290_bit at ITM_ITM_STIM29.B0;
    const register unsigned short int ITM_STIM291 = 1;
    sbit  ITM_STIM291_bit at ITM_ITM_STIM29.B1;
    const register unsigned short int ITM_STIM292 = 2;
    sbit  ITM_STIM292_bit at ITM_ITM_STIM29.B2;
    const register unsigned short int ITM_STIM293 = 3;
    sbit  ITM_STIM293_bit at ITM_ITM_STIM29.B3;
    const register unsigned short int ITM_STIM294 = 4;
    sbit  ITM_STIM294_bit at ITM_ITM_STIM29.B4;
    const register unsigned short int ITM_STIM295 = 5;
    sbit  ITM_STIM295_bit at ITM_ITM_STIM29.B5;
    const register unsigned short int ITM_STIM296 = 6;
    sbit  ITM_STIM296_bit at ITM_ITM_STIM29.B6;
    const register unsigned short int ITM_STIM297 = 7;
    sbit  ITM_STIM297_bit at ITM_ITM_STIM29.B7;
    const register unsigned short int ITM_STIM298 = 8;
    sbit  ITM_STIM298_bit at ITM_ITM_STIM29.B8;
    const register unsigned short int ITM_STIM299 = 9;
    sbit  ITM_STIM299_bit at ITM_ITM_STIM29.B9;
    const register unsigned short int ITM_STIM2910 = 10;
    sbit  ITM_STIM2910_bit at ITM_ITM_STIM29.B10;
    const register unsigned short int ITM_STIM2911 = 11;
    sbit  ITM_STIM2911_bit at ITM_ITM_STIM29.B11;
    const register unsigned short int ITM_STIM2912 = 12;
    sbit  ITM_STIM2912_bit at ITM_ITM_STIM29.B12;
    const register unsigned short int ITM_STIM2913 = 13;
    sbit  ITM_STIM2913_bit at ITM_ITM_STIM29.B13;
    const register unsigned short int ITM_STIM2914 = 14;
    sbit  ITM_STIM2914_bit at ITM_ITM_STIM29.B14;
    const register unsigned short int ITM_STIM2915 = 15;
    sbit  ITM_STIM2915_bit at ITM_ITM_STIM29.B15;
    const register unsigned short int ITM_STIM2916 = 16;
    sbit  ITM_STIM2916_bit at ITM_ITM_STIM29.B16;
    const register unsigned short int ITM_STIM2917 = 17;
    sbit  ITM_STIM2917_bit at ITM_ITM_STIM29.B17;
    const register unsigned short int ITM_STIM2918 = 18;
    sbit  ITM_STIM2918_bit at ITM_ITM_STIM29.B18;
    const register unsigned short int ITM_STIM2919 = 19;
    sbit  ITM_STIM2919_bit at ITM_ITM_STIM29.B19;
    const register unsigned short int ITM_STIM2920 = 20;
    sbit  ITM_STIM2920_bit at ITM_ITM_STIM29.B20;
    const register unsigned short int ITM_STIM2921 = 21;
    sbit  ITM_STIM2921_bit at ITM_ITM_STIM29.B21;
    const register unsigned short int ITM_STIM2922 = 22;
    sbit  ITM_STIM2922_bit at ITM_ITM_STIM29.B22;
    const register unsigned short int ITM_STIM2923 = 23;
    sbit  ITM_STIM2923_bit at ITM_ITM_STIM29.B23;
    const register unsigned short int ITM_STIM2924 = 24;
    sbit  ITM_STIM2924_bit at ITM_ITM_STIM29.B24;
    const register unsigned short int ITM_STIM2925 = 25;
    sbit  ITM_STIM2925_bit at ITM_ITM_STIM29.B25;
    const register unsigned short int ITM_STIM2926 = 26;
    sbit  ITM_STIM2926_bit at ITM_ITM_STIM29.B26;
    const register unsigned short int ITM_STIM2927 = 27;
    sbit  ITM_STIM2927_bit at ITM_ITM_STIM29.B27;
    const register unsigned short int ITM_STIM2928 = 28;
    sbit  ITM_STIM2928_bit at ITM_ITM_STIM29.B28;
    const register unsigned short int ITM_STIM2929 = 29;
    sbit  ITM_STIM2929_bit at ITM_ITM_STIM29.B29;
    const register unsigned short int ITM_STIM2930 = 30;
    sbit  ITM_STIM2930_bit at ITM_ITM_STIM29.B30;
    const register unsigned short int ITM_STIM2931 = 31;
    sbit  ITM_STIM2931_bit at ITM_ITM_STIM29.B31;

sfr far unsigned long   volatile ITM_ITM_STIM30       absolute 0xE0000078;
    const register unsigned short int ITM_STIM300 = 0;
    sbit  ITM_STIM300_bit at ITM_ITM_STIM30.B0;
    const register unsigned short int ITM_STIM301 = 1;
    sbit  ITM_STIM301_bit at ITM_ITM_STIM30.B1;
    const register unsigned short int ITM_STIM302 = 2;
    sbit  ITM_STIM302_bit at ITM_ITM_STIM30.B2;
    const register unsigned short int ITM_STIM303 = 3;
    sbit  ITM_STIM303_bit at ITM_ITM_STIM30.B3;
    const register unsigned short int ITM_STIM304 = 4;
    sbit  ITM_STIM304_bit at ITM_ITM_STIM30.B4;
    const register unsigned short int ITM_STIM305 = 5;
    sbit  ITM_STIM305_bit at ITM_ITM_STIM30.B5;
    const register unsigned short int ITM_STIM306 = 6;
    sbit  ITM_STIM306_bit at ITM_ITM_STIM30.B6;
    const register unsigned short int ITM_STIM307 = 7;
    sbit  ITM_STIM307_bit at ITM_ITM_STIM30.B7;
    const register unsigned short int ITM_STIM308 = 8;
    sbit  ITM_STIM308_bit at ITM_ITM_STIM30.B8;
    const register unsigned short int ITM_STIM309 = 9;
    sbit  ITM_STIM309_bit at ITM_ITM_STIM30.B9;
    const register unsigned short int ITM_STIM3010 = 10;
    sbit  ITM_STIM3010_bit at ITM_ITM_STIM30.B10;
    const register unsigned short int ITM_STIM3011 = 11;
    sbit  ITM_STIM3011_bit at ITM_ITM_STIM30.B11;
    const register unsigned short int ITM_STIM3012 = 12;
    sbit  ITM_STIM3012_bit at ITM_ITM_STIM30.B12;
    const register unsigned short int ITM_STIM3013 = 13;
    sbit  ITM_STIM3013_bit at ITM_ITM_STIM30.B13;
    const register unsigned short int ITM_STIM3014 = 14;
    sbit  ITM_STIM3014_bit at ITM_ITM_STIM30.B14;
    const register unsigned short int ITM_STIM3015 = 15;
    sbit  ITM_STIM3015_bit at ITM_ITM_STIM30.B15;
    const register unsigned short int ITM_STIM3016 = 16;
    sbit  ITM_STIM3016_bit at ITM_ITM_STIM30.B16;
    const register unsigned short int ITM_STIM3017 = 17;
    sbit  ITM_STIM3017_bit at ITM_ITM_STIM30.B17;
    const register unsigned short int ITM_STIM3018 = 18;
    sbit  ITM_STIM3018_bit at ITM_ITM_STIM30.B18;
    const register unsigned short int ITM_STIM3019 = 19;
    sbit  ITM_STIM3019_bit at ITM_ITM_STIM30.B19;
    const register unsigned short int ITM_STIM3020 = 20;
    sbit  ITM_STIM3020_bit at ITM_ITM_STIM30.B20;
    const register unsigned short int ITM_STIM3021 = 21;
    sbit  ITM_STIM3021_bit at ITM_ITM_STIM30.B21;
    const register unsigned short int ITM_STIM3022 = 22;
    sbit  ITM_STIM3022_bit at ITM_ITM_STIM30.B22;
    const register unsigned short int ITM_STIM3023 = 23;
    sbit  ITM_STIM3023_bit at ITM_ITM_STIM30.B23;
    const register unsigned short int ITM_STIM3024 = 24;
    sbit  ITM_STIM3024_bit at ITM_ITM_STIM30.B24;
    const register unsigned short int ITM_STIM3025 = 25;
    sbit  ITM_STIM3025_bit at ITM_ITM_STIM30.B25;
    const register unsigned short int ITM_STIM3026 = 26;
    sbit  ITM_STIM3026_bit at ITM_ITM_STIM30.B26;
    const register unsigned short int ITM_STIM3027 = 27;
    sbit  ITM_STIM3027_bit at ITM_ITM_STIM30.B27;
    const register unsigned short int ITM_STIM3028 = 28;
    sbit  ITM_STIM3028_bit at ITM_ITM_STIM30.B28;
    const register unsigned short int ITM_STIM3029 = 29;
    sbit  ITM_STIM3029_bit at ITM_ITM_STIM30.B29;
    const register unsigned short int ITM_STIM3030 = 30;
    sbit  ITM_STIM3030_bit at ITM_ITM_STIM30.B30;
    const register unsigned short int ITM_STIM3031 = 31;
    sbit  ITM_STIM3031_bit at ITM_ITM_STIM30.B31;

sfr far unsigned long   volatile ITM_ITM_STIM31       absolute 0xE000007C;
    sbit  ITM_STIM310_ITM_ITM_STIM31_bit at ITM_ITM_STIM31.B0;
    sbit  ITM_STIM311_ITM_ITM_STIM31_bit at ITM_ITM_STIM31.B1;
    sbit  ITM_STIM312_ITM_ITM_STIM31_bit at ITM_ITM_STIM31.B2;
    sbit  ITM_STIM313_ITM_ITM_STIM31_bit at ITM_ITM_STIM31.B3;
    sbit  ITM_STIM314_ITM_ITM_STIM31_bit at ITM_ITM_STIM31.B4;
    sbit  ITM_STIM315_ITM_ITM_STIM31_bit at ITM_ITM_STIM31.B5;
    sbit  ITM_STIM316_ITM_ITM_STIM31_bit at ITM_ITM_STIM31.B6;
    sbit  ITM_STIM317_ITM_ITM_STIM31_bit at ITM_ITM_STIM31.B7;
    sbit  ITM_STIM318_ITM_ITM_STIM31_bit at ITM_ITM_STIM31.B8;
    sbit  ITM_STIM319_ITM_ITM_STIM31_bit at ITM_ITM_STIM31.B9;
    const register unsigned short int ITM_STIM3110 = 10;
    sbit  ITM_STIM3110_bit at ITM_ITM_STIM31.B10;
    const register unsigned short int ITM_STIM3111 = 11;
    sbit  ITM_STIM3111_bit at ITM_ITM_STIM31.B11;
    const register unsigned short int ITM_STIM3112 = 12;
    sbit  ITM_STIM3112_bit at ITM_ITM_STIM31.B12;
    const register unsigned short int ITM_STIM3113 = 13;
    sbit  ITM_STIM3113_bit at ITM_ITM_STIM31.B13;
    const register unsigned short int ITM_STIM3114 = 14;
    sbit  ITM_STIM3114_bit at ITM_ITM_STIM31.B14;
    const register unsigned short int ITM_STIM3115 = 15;
    sbit  ITM_STIM3115_bit at ITM_ITM_STIM31.B15;
    const register unsigned short int ITM_STIM3116 = 16;
    sbit  ITM_STIM3116_bit at ITM_ITM_STIM31.B16;
    const register unsigned short int ITM_STIM3117 = 17;
    sbit  ITM_STIM3117_bit at ITM_ITM_STIM31.B17;
    const register unsigned short int ITM_STIM3118 = 18;
    sbit  ITM_STIM3118_bit at ITM_ITM_STIM31.B18;
    const register unsigned short int ITM_STIM3119 = 19;
    sbit  ITM_STIM3119_bit at ITM_ITM_STIM31.B19;
    const register unsigned short int ITM_STIM3120 = 20;
    sbit  ITM_STIM3120_bit at ITM_ITM_STIM31.B20;
    const register unsigned short int ITM_STIM3121 = 21;
    sbit  ITM_STIM3121_bit at ITM_ITM_STIM31.B21;
    const register unsigned short int ITM_STIM3122 = 22;
    sbit  ITM_STIM3122_bit at ITM_ITM_STIM31.B22;
    const register unsigned short int ITM_STIM3123 = 23;
    sbit  ITM_STIM3123_bit at ITM_ITM_STIM31.B23;
    const register unsigned short int ITM_STIM3124 = 24;
    sbit  ITM_STIM3124_bit at ITM_ITM_STIM31.B24;
    const register unsigned short int ITM_STIM3125 = 25;
    sbit  ITM_STIM3125_bit at ITM_ITM_STIM31.B25;
    const register unsigned short int ITM_STIM3126 = 26;
    sbit  ITM_STIM3126_bit at ITM_ITM_STIM31.B26;
    const register unsigned short int ITM_STIM3127 = 27;
    sbit  ITM_STIM3127_bit at ITM_ITM_STIM31.B27;
    const register unsigned short int ITM_STIM3128 = 28;
    sbit  ITM_STIM3128_bit at ITM_ITM_STIM31.B28;
    const register unsigned short int ITM_STIM3129 = 29;
    sbit  ITM_STIM3129_bit at ITM_ITM_STIM31.B29;
    const register unsigned short int ITM_STIM3130 = 30;
    sbit  ITM_STIM3130_bit at ITM_ITM_STIM31.B30;
    const register unsigned short int ITM_STIM3131 = 31;
    sbit  ITM_STIM3131_bit at ITM_ITM_STIM31.B31;

sfr far unsigned long   volatile ITM_ITM_TER          absolute 0xE0000E00;
    const register unsigned short int STIMENA0 = 0;
    sbit  STIMENA0_bit at ITM_ITM_TER.B0;
    const register unsigned short int STIMENA1 = 1;
    sbit  STIMENA1_bit at ITM_ITM_TER.B1;
    const register unsigned short int STIMENA2 = 2;
    sbit  STIMENA2_bit at ITM_ITM_TER.B2;
    const register unsigned short int STIMENA3 = 3;
    sbit  STIMENA3_bit at ITM_ITM_TER.B3;
    const register unsigned short int STIMENA4 = 4;
    sbit  STIMENA4_bit at ITM_ITM_TER.B4;
    const register unsigned short int STIMENA5 = 5;
    sbit  STIMENA5_bit at ITM_ITM_TER.B5;
    const register unsigned short int STIMENA6 = 6;
    sbit  STIMENA6_bit at ITM_ITM_TER.B6;
    const register unsigned short int STIMENA7 = 7;
    sbit  STIMENA7_bit at ITM_ITM_TER.B7;
    const register unsigned short int STIMENA8 = 8;
    sbit  STIMENA8_bit at ITM_ITM_TER.B8;
    const register unsigned short int STIMENA9 = 9;
    sbit  STIMENA9_bit at ITM_ITM_TER.B9;
    const register unsigned short int STIMENA10 = 10;
    sbit  STIMENA10_bit at ITM_ITM_TER.B10;
    const register unsigned short int STIMENA11 = 11;
    sbit  STIMENA11_bit at ITM_ITM_TER.B11;
    const register unsigned short int STIMENA12 = 12;
    sbit  STIMENA12_bit at ITM_ITM_TER.B12;
    const register unsigned short int STIMENA13 = 13;
    sbit  STIMENA13_bit at ITM_ITM_TER.B13;
    const register unsigned short int STIMENA14 = 14;
    sbit  STIMENA14_bit at ITM_ITM_TER.B14;
    const register unsigned short int STIMENA15 = 15;
    sbit  STIMENA15_bit at ITM_ITM_TER.B15;
    const register unsigned short int STIMENA16 = 16;
    sbit  STIMENA16_bit at ITM_ITM_TER.B16;
    const register unsigned short int STIMENA17 = 17;
    sbit  STIMENA17_bit at ITM_ITM_TER.B17;
    const register unsigned short int STIMENA18 = 18;
    sbit  STIMENA18_bit at ITM_ITM_TER.B18;
    const register unsigned short int STIMENA19 = 19;
    sbit  STIMENA19_bit at ITM_ITM_TER.B19;
    const register unsigned short int STIMENA20 = 20;
    sbit  STIMENA20_bit at ITM_ITM_TER.B20;
    const register unsigned short int STIMENA21 = 21;
    sbit  STIMENA21_bit at ITM_ITM_TER.B21;
    const register unsigned short int STIMENA22 = 22;
    sbit  STIMENA22_bit at ITM_ITM_TER.B22;
    const register unsigned short int STIMENA23 = 23;
    sbit  STIMENA23_bit at ITM_ITM_TER.B23;
    const register unsigned short int STIMENA24 = 24;
    sbit  STIMENA24_bit at ITM_ITM_TER.B24;
    const register unsigned short int STIMENA25 = 25;
    sbit  STIMENA25_bit at ITM_ITM_TER.B25;
    const register unsigned short int STIMENA26 = 26;
    sbit  STIMENA26_bit at ITM_ITM_TER.B26;
    const register unsigned short int STIMENA27 = 27;
    sbit  STIMENA27_bit at ITM_ITM_TER.B27;
    const register unsigned short int STIMENA28 = 28;
    sbit  STIMENA28_bit at ITM_ITM_TER.B28;
    const register unsigned short int STIMENA29 = 29;
    sbit  STIMENA29_bit at ITM_ITM_TER.B29;
    const register unsigned short int STIMENA30 = 30;
    sbit  STIMENA30_bit at ITM_ITM_TER.B30;
    const register unsigned short int STIMENA31 = 31;
    sbit  STIMENA31_bit at ITM_ITM_TER.B31;

sfr far unsigned long   volatile ITM_ITM_TPR          absolute 0xE0000E40;
    const register unsigned short int PRIVMASK0 = 0;
    sbit  PRIVMASK0_bit at ITM_ITM_TPR.B0;
    const register unsigned short int PRIVMASK1 = 1;
    sbit  PRIVMASK1_bit at ITM_ITM_TPR.B1;
    const register unsigned short int PRIVMASK2 = 2;
    sbit  PRIVMASK2_bit at ITM_ITM_TPR.B2;
    const register unsigned short int PRIVMASK3 = 3;
    sbit  PRIVMASK3_bit at ITM_ITM_TPR.B3;

sfr far unsigned long   volatile ITM_ITM_TCR          absolute 0xE0000E80;
    const register unsigned short int BUSY = 23;
    sbit  BUSY_bit at ITM_ITM_TCR.B23;
    const register unsigned short int ATBID0 = 16;
    sbit  ATBID0_bit at ITM_ITM_TCR.B16;
    const register unsigned short int ATBID1 = 17;
    sbit  ATBID1_bit at ITM_ITM_TCR.B17;
    const register unsigned short int ATBID2 = 18;
    sbit  ATBID2_bit at ITM_ITM_TCR.B18;
    const register unsigned short int ATBID3 = 19;
    sbit  ATBID3_bit at ITM_ITM_TCR.B19;
    const register unsigned short int ATBID4 = 20;
    sbit  ATBID4_bit at ITM_ITM_TCR.B20;
    const register unsigned short int ATBID5 = 21;
    sbit  ATBID5_bit at ITM_ITM_TCR.B21;
    const register unsigned short int ATBID6 = 22;
    sbit  ATBID6_bit at ITM_ITM_TCR.B22;
    const register unsigned short int TSPRESCALE0 = 8;
    sbit  TSPRESCALE0_bit at ITM_ITM_TCR.B8;
    const register unsigned short int TSPRESCALE1 = 9;
    sbit  TSPRESCALE1_bit at ITM_ITM_TCR.B9;
    const register unsigned short int SWOENA = 4;
    sbit  SWOENA_bit at ITM_ITM_TCR.B4;
    const register unsigned short int DWTENA = 3;
    sbit  DWTENA_bit at ITM_ITM_TCR.B3;
    const register unsigned short int SYNCENA = 2;
    sbit  SYNCENA_bit at ITM_ITM_TCR.B2;
    const register unsigned short int TSENA = 1;
    sbit  TSENA_bit at ITM_ITM_TCR.B1;
    const register unsigned short int ITMENA = 0;
    sbit  ITMENA_bit at ITM_ITM_TCR.B0;

sfr far unsigned long   volatile ITM_ITM_IWR          absolute 0xE0000EF8;
    const register unsigned short int ATVALIDM = 0;
    sbit  ATVALIDM_bit at ITM_ITM_IWR.B0;

sfr far unsigned long   volatile ITM_ITM_IMCR         absolute 0xE0000F00;
    const register unsigned short int INTEGRATION = 0;
    sbit  INTEGRATION_bit at ITM_ITM_IMCR.B0;

sfr far unsigned long   volatile ITM_ITM_LAR          absolute 0xE0000FB0;
    const register unsigned short int LOCK_ACCESS0 = 0;
    sbit  LOCK_ACCESS0_bit at ITM_ITM_LAR.B0;
    const register unsigned short int LOCK_ACCESS1 = 1;
    sbit  LOCK_ACCESS1_bit at ITM_ITM_LAR.B1;
    const register unsigned short int LOCK_ACCESS2 = 2;
    sbit  LOCK_ACCESS2_bit at ITM_ITM_LAR.B2;
    const register unsigned short int LOCK_ACCESS3 = 3;
    sbit  LOCK_ACCESS3_bit at ITM_ITM_LAR.B3;
    const register unsigned short int LOCK_ACCESS4 = 4;
    sbit  LOCK_ACCESS4_bit at ITM_ITM_LAR.B4;
    const register unsigned short int LOCK_ACCESS5 = 5;
    sbit  LOCK_ACCESS5_bit at ITM_ITM_LAR.B5;
    const register unsigned short int LOCK_ACCESS6 = 6;
    sbit  LOCK_ACCESS6_bit at ITM_ITM_LAR.B6;
    const register unsigned short int LOCK_ACCESS7 = 7;
    sbit  LOCK_ACCESS7_bit at ITM_ITM_LAR.B7;
    const register unsigned short int LOCK_ACCESS8 = 8;
    sbit  LOCK_ACCESS8_bit at ITM_ITM_LAR.B8;
    const register unsigned short int LOCK_ACCESS9 = 9;
    sbit  LOCK_ACCESS9_bit at ITM_ITM_LAR.B9;
    const register unsigned short int LOCK_ACCESS10 = 10;
    sbit  LOCK_ACCESS10_bit at ITM_ITM_LAR.B10;
    const register unsigned short int LOCK_ACCESS11 = 11;
    sbit  LOCK_ACCESS11_bit at ITM_ITM_LAR.B11;
    const register unsigned short int LOCK_ACCESS12 = 12;
    sbit  LOCK_ACCESS12_bit at ITM_ITM_LAR.B12;
    const register unsigned short int LOCK_ACCESS13 = 13;
    sbit  LOCK_ACCESS13_bit at ITM_ITM_LAR.B13;
    const register unsigned short int LOCK_ACCESS14 = 14;
    sbit  LOCK_ACCESS14_bit at ITM_ITM_LAR.B14;
    const register unsigned short int LOCK_ACCESS15 = 15;
    sbit  LOCK_ACCESS15_bit at ITM_ITM_LAR.B15;
    const register unsigned short int LOCK_ACCESS16 = 16;
    sbit  LOCK_ACCESS16_bit at ITM_ITM_LAR.B16;
    const register unsigned short int LOCK_ACCESS17 = 17;
    sbit  LOCK_ACCESS17_bit at ITM_ITM_LAR.B17;
    const register unsigned short int LOCK_ACCESS18 = 18;
    sbit  LOCK_ACCESS18_bit at ITM_ITM_LAR.B18;
    const register unsigned short int LOCK_ACCESS19 = 19;
    sbit  LOCK_ACCESS19_bit at ITM_ITM_LAR.B19;
    const register unsigned short int LOCK_ACCESS20 = 20;
    sbit  LOCK_ACCESS20_bit at ITM_ITM_LAR.B20;
    const register unsigned short int LOCK_ACCESS21 = 21;
    sbit  LOCK_ACCESS21_bit at ITM_ITM_LAR.B21;
    const register unsigned short int LOCK_ACCESS22 = 22;
    sbit  LOCK_ACCESS22_bit at ITM_ITM_LAR.B22;
    const register unsigned short int LOCK_ACCESS23 = 23;
    sbit  LOCK_ACCESS23_bit at ITM_ITM_LAR.B23;
    const register unsigned short int LOCK_ACCESS24 = 24;
    sbit  LOCK_ACCESS24_bit at ITM_ITM_LAR.B24;
    const register unsigned short int LOCK_ACCESS25 = 25;
    sbit  LOCK_ACCESS25_bit at ITM_ITM_LAR.B25;
    const register unsigned short int LOCK_ACCESS26 = 26;
    sbit  LOCK_ACCESS26_bit at ITM_ITM_LAR.B26;
    const register unsigned short int LOCK_ACCESS27 = 27;
    sbit  LOCK_ACCESS27_bit at ITM_ITM_LAR.B27;
    const register unsigned short int LOCK_ACCESS28 = 28;
    sbit  LOCK_ACCESS28_bit at ITM_ITM_LAR.B28;
    const register unsigned short int LOCK_ACCESS29 = 29;
    sbit  LOCK_ACCESS29_bit at ITM_ITM_LAR.B29;
    const register unsigned short int LOCK_ACCESS30 = 30;
    sbit  LOCK_ACCESS30_bit at ITM_ITM_LAR.B30;
    const register unsigned short int LOCK_ACCESS31 = 31;
    sbit  LOCK_ACCESS31_bit at ITM_ITM_LAR.B31;

sfr far unsigned long   volatile ITM_ITM_LSR          absolute 0xE0000FB4;
    const register unsigned short int BYTEACC = 2;
    sbit  BYTEACC_bit at ITM_ITM_LSR.B2;
    const register unsigned short int ACCESS = 1;
    sbit  ACCESS_bit at ITM_ITM_LSR.B1;
    const register unsigned short int PRESENT = 0;
    sbit  PRESENT_bit at ITM_ITM_LSR.B0;

sfr far unsigned long   volatile DWT_DWT_CTRL         absolute 0xE0001000;
    const register unsigned short int NOCYCCNT = 25;
    sbit  NOCYCCNT_bit at DWT_DWT_CTRL.B25;
    const register unsigned short int NOPRFCNT = 24;
    sbit  NOPRFCNT_bit at DWT_DWT_CTRL.B24;
    const register unsigned short int CYCEVTENA = 22;
    sbit  CYCEVTENA_bit at DWT_DWT_CTRL.B22;
    const register unsigned short int FOLDEVTENA = 21;
    sbit  FOLDEVTENA_bit at DWT_DWT_CTRL.B21;
    const register unsigned short int LSUEVTENA = 20;
    sbit  LSUEVTENA_bit at DWT_DWT_CTRL.B20;
    const register unsigned short int SLEEPEVTENA = 19;
    sbit  SLEEPEVTENA_bit at DWT_DWT_CTRL.B19;
    const register unsigned short int EXCEVTENA = 18;
    sbit  EXCEVTENA_bit at DWT_DWT_CTRL.B18;
    const register unsigned short int CPIEVTENA = 17;
    sbit  CPIEVTENA_bit at DWT_DWT_CTRL.B17;
    const register unsigned short int EXCTRCENA = 16;
    sbit  EXCTRCENA_bit at DWT_DWT_CTRL.B16;
    const register unsigned short int PCSAMPLEENA = 12;
    sbit  PCSAMPLEENA_bit at DWT_DWT_CTRL.B12;
    const register unsigned short int SYNCTAP0 = 10;
    sbit  SYNCTAP0_bit at DWT_DWT_CTRL.B10;
    const register unsigned short int SYNCTAP1 = 11;
    sbit  SYNCTAP1_bit at DWT_DWT_CTRL.B11;
    const register unsigned short int CYCTAP = 9;
    sbit  CYCTAP_bit at DWT_DWT_CTRL.B9;
    const register unsigned short int POSTCNT0 = 5;
    sbit  POSTCNT0_bit at DWT_DWT_CTRL.B5;
    const register unsigned short int POSTCNT1 = 6;
    sbit  POSTCNT1_bit at DWT_DWT_CTRL.B6;
    const register unsigned short int POSTCNT2 = 7;
    sbit  POSTCNT2_bit at DWT_DWT_CTRL.B7;
    const register unsigned short int POSTCNT3 = 8;
    sbit  POSTCNT3_bit at DWT_DWT_CTRL.B8;
    const register unsigned short int POSTPRESET0 = 1;
    sbit  POSTPRESET0_bit at DWT_DWT_CTRL.B1;
    const register unsigned short int POSTPRESET1 = 2;
    sbit  POSTPRESET1_bit at DWT_DWT_CTRL.B2;
    const register unsigned short int POSTPRESET2 = 3;
    sbit  POSTPRESET2_bit at DWT_DWT_CTRL.B3;
    const register unsigned short int POSTPRESET3 = 4;
    sbit  POSTPRESET3_bit at DWT_DWT_CTRL.B4;
    const register unsigned short int CYCCNTENA = 0;
    sbit  CYCCNTENA_bit at DWT_DWT_CTRL.B0;

sfr far unsigned long   volatile DWT_DWT_CYCCNT       absolute 0xE0001004;
    const register unsigned short int CYCCNT0 = 0;
    sbit  CYCCNT0_bit at DWT_DWT_CYCCNT.B0;
    const register unsigned short int CYCCNT1 = 1;
    sbit  CYCCNT1_bit at DWT_DWT_CYCCNT.B1;
    const register unsigned short int CYCCNT2 = 2;
    sbit  CYCCNT2_bit at DWT_DWT_CYCCNT.B2;
    const register unsigned short int CYCCNT3 = 3;
    sbit  CYCCNT3_bit at DWT_DWT_CYCCNT.B3;
    const register unsigned short int CYCCNT4 = 4;
    sbit  CYCCNT4_bit at DWT_DWT_CYCCNT.B4;
    const register unsigned short int CYCCNT5 = 5;
    sbit  CYCCNT5_bit at DWT_DWT_CYCCNT.B5;
    const register unsigned short int CYCCNT6 = 6;
    sbit  CYCCNT6_bit at DWT_DWT_CYCCNT.B6;
    const register unsigned short int CYCCNT7 = 7;
    sbit  CYCCNT7_bit at DWT_DWT_CYCCNT.B7;
    const register unsigned short int CYCCNT8 = 8;
    sbit  CYCCNT8_bit at DWT_DWT_CYCCNT.B8;
    const register unsigned short int CYCCNT9 = 9;
    sbit  CYCCNT9_bit at DWT_DWT_CYCCNT.B9;
    const register unsigned short int CYCCNT10 = 10;
    sbit  CYCCNT10_bit at DWT_DWT_CYCCNT.B10;
    const register unsigned short int CYCCNT11 = 11;
    sbit  CYCCNT11_bit at DWT_DWT_CYCCNT.B11;
    const register unsigned short int CYCCNT12 = 12;
    sbit  CYCCNT12_bit at DWT_DWT_CYCCNT.B12;
    const register unsigned short int CYCCNT13 = 13;
    sbit  CYCCNT13_bit at DWT_DWT_CYCCNT.B13;
    const register unsigned short int CYCCNT14 = 14;
    sbit  CYCCNT14_bit at DWT_DWT_CYCCNT.B14;
    const register unsigned short int CYCCNT15 = 15;
    sbit  CYCCNT15_bit at DWT_DWT_CYCCNT.B15;
    const register unsigned short int CYCCNT16 = 16;
    sbit  CYCCNT16_bit at DWT_DWT_CYCCNT.B16;
    const register unsigned short int CYCCNT17 = 17;
    sbit  CYCCNT17_bit at DWT_DWT_CYCCNT.B17;
    const register unsigned short int CYCCNT18 = 18;
    sbit  CYCCNT18_bit at DWT_DWT_CYCCNT.B18;
    const register unsigned short int CYCCNT19 = 19;
    sbit  CYCCNT19_bit at DWT_DWT_CYCCNT.B19;
    const register unsigned short int CYCCNT20 = 20;
    sbit  CYCCNT20_bit at DWT_DWT_CYCCNT.B20;
    const register unsigned short int CYCCNT21 = 21;
    sbit  CYCCNT21_bit at DWT_DWT_CYCCNT.B21;
    const register unsigned short int CYCCNT22 = 22;
    sbit  CYCCNT22_bit at DWT_DWT_CYCCNT.B22;
    const register unsigned short int CYCCNT23 = 23;
    sbit  CYCCNT23_bit at DWT_DWT_CYCCNT.B23;
    const register unsigned short int CYCCNT24 = 24;
    sbit  CYCCNT24_bit at DWT_DWT_CYCCNT.B24;
    const register unsigned short int CYCCNT25 = 25;
    sbit  CYCCNT25_bit at DWT_DWT_CYCCNT.B25;
    const register unsigned short int CYCCNT26 = 26;
    sbit  CYCCNT26_bit at DWT_DWT_CYCCNT.B26;
    const register unsigned short int CYCCNT27 = 27;
    sbit  CYCCNT27_bit at DWT_DWT_CYCCNT.B27;
    const register unsigned short int CYCCNT28 = 28;
    sbit  CYCCNT28_bit at DWT_DWT_CYCCNT.B28;
    const register unsigned short int CYCCNT29 = 29;
    sbit  CYCCNT29_bit at DWT_DWT_CYCCNT.B29;
    const register unsigned short int CYCCNT30 = 30;
    sbit  CYCCNT30_bit at DWT_DWT_CYCCNT.B30;
    const register unsigned short int CYCCNT31 = 31;
    sbit  CYCCNT31_bit at DWT_DWT_CYCCNT.B31;

sfr far unsigned long   volatile DWT_DWT_CPICNT       absolute 0xE0001008;
    const register unsigned short int CPICNT0 = 0;
    sbit  CPICNT0_bit at DWT_DWT_CPICNT.B0;
    const register unsigned short int CPICNT1 = 1;
    sbit  CPICNT1_bit at DWT_DWT_CPICNT.B1;
    const register unsigned short int CPICNT2 = 2;
    sbit  CPICNT2_bit at DWT_DWT_CPICNT.B2;
    const register unsigned short int CPICNT3 = 3;
    sbit  CPICNT3_bit at DWT_DWT_CPICNT.B3;
    const register unsigned short int CPICNT4 = 4;
    sbit  CPICNT4_bit at DWT_DWT_CPICNT.B4;
    const register unsigned short int CPICNT5 = 5;
    sbit  CPICNT5_bit at DWT_DWT_CPICNT.B5;
    const register unsigned short int CPICNT6 = 6;
    sbit  CPICNT6_bit at DWT_DWT_CPICNT.B6;
    const register unsigned short int CPICNT7 = 7;
    sbit  CPICNT7_bit at DWT_DWT_CPICNT.B7;

sfr far unsigned long   volatile DWT_DWT_EXCCNT       absolute 0xE000100C;
    const register unsigned short int EXCCNT0 = 0;
    sbit  EXCCNT0_bit at DWT_DWT_EXCCNT.B0;
    const register unsigned short int EXCCNT1 = 1;
    sbit  EXCCNT1_bit at DWT_DWT_EXCCNT.B1;
    const register unsigned short int EXCCNT2 = 2;
    sbit  EXCCNT2_bit at DWT_DWT_EXCCNT.B2;
    const register unsigned short int EXCCNT3 = 3;
    sbit  EXCCNT3_bit at DWT_DWT_EXCCNT.B3;
    const register unsigned short int EXCCNT4 = 4;
    sbit  EXCCNT4_bit at DWT_DWT_EXCCNT.B4;
    const register unsigned short int EXCCNT5 = 5;
    sbit  EXCCNT5_bit at DWT_DWT_EXCCNT.B5;
    const register unsigned short int EXCCNT6 = 6;
    sbit  EXCCNT6_bit at DWT_DWT_EXCCNT.B6;
    const register unsigned short int EXCCNT7 = 7;
    sbit  EXCCNT7_bit at DWT_DWT_EXCCNT.B7;

sfr far unsigned long   volatile DWT_DWT_SLEEPCNT     absolute 0xE0001010;
    const register unsigned short int SLEEPCNT0 = 0;
    sbit  SLEEPCNT0_bit at DWT_DWT_SLEEPCNT.B0;
    const register unsigned short int SLEEPCNT1 = 1;
    sbit  SLEEPCNT1_bit at DWT_DWT_SLEEPCNT.B1;
    const register unsigned short int SLEEPCNT2 = 2;
    sbit  SLEEPCNT2_bit at DWT_DWT_SLEEPCNT.B2;
    const register unsigned short int SLEEPCNT3 = 3;
    sbit  SLEEPCNT3_bit at DWT_DWT_SLEEPCNT.B3;
    const register unsigned short int SLEEPCNT4 = 4;
    sbit  SLEEPCNT4_bit at DWT_DWT_SLEEPCNT.B4;
    const register unsigned short int SLEEPCNT5 = 5;
    sbit  SLEEPCNT5_bit at DWT_DWT_SLEEPCNT.B5;
    const register unsigned short int SLEEPCNT6 = 6;
    sbit  SLEEPCNT6_bit at DWT_DWT_SLEEPCNT.B6;
    const register unsigned short int SLEEPCNT7 = 7;
    sbit  SLEEPCNT7_bit at DWT_DWT_SLEEPCNT.B7;

sfr far unsigned long   volatile DWT_DWT_LSUCNT       absolute 0xE0001014;
    const register unsigned short int LSUCNT0 = 0;
    sbit  LSUCNT0_bit at DWT_DWT_LSUCNT.B0;
    const register unsigned short int LSUCNT1 = 1;
    sbit  LSUCNT1_bit at DWT_DWT_LSUCNT.B1;
    const register unsigned short int LSUCNT2 = 2;
    sbit  LSUCNT2_bit at DWT_DWT_LSUCNT.B2;
    const register unsigned short int LSUCNT3 = 3;
    sbit  LSUCNT3_bit at DWT_DWT_LSUCNT.B3;
    const register unsigned short int LSUCNT4 = 4;
    sbit  LSUCNT4_bit at DWT_DWT_LSUCNT.B4;
    const register unsigned short int LSUCNT5 = 5;
    sbit  LSUCNT5_bit at DWT_DWT_LSUCNT.B5;
    const register unsigned short int LSUCNT6 = 6;
    sbit  LSUCNT6_bit at DWT_DWT_LSUCNT.B6;
    const register unsigned short int LSUCNT7 = 7;
    sbit  LSUCNT7_bit at DWT_DWT_LSUCNT.B7;

sfr far unsigned long   volatile DWT_DWT_FOLDCNT      absolute 0xE0001018;
    const register unsigned short int FOLDCNT0 = 0;
    sbit  FOLDCNT0_bit at DWT_DWT_FOLDCNT.B0;
    const register unsigned short int FOLDCNT1 = 1;
    sbit  FOLDCNT1_bit at DWT_DWT_FOLDCNT.B1;
    const register unsigned short int FOLDCNT2 = 2;
    sbit  FOLDCNT2_bit at DWT_DWT_FOLDCNT.B2;
    const register unsigned short int FOLDCNT3 = 3;
    sbit  FOLDCNT3_bit at DWT_DWT_FOLDCNT.B3;
    const register unsigned short int FOLDCNT4 = 4;
    sbit  FOLDCNT4_bit at DWT_DWT_FOLDCNT.B4;
    const register unsigned short int FOLDCNT5 = 5;
    sbit  FOLDCNT5_bit at DWT_DWT_FOLDCNT.B5;
    const register unsigned short int FOLDCNT6 = 6;
    sbit  FOLDCNT6_bit at DWT_DWT_FOLDCNT.B6;
    const register unsigned short int FOLDCNT7 = 7;
    sbit  FOLDCNT7_bit at DWT_DWT_FOLDCNT.B7;

sfr far unsigned long   volatile DWT_DWT_PCSR         absolute 0xE000101C;
    const register unsigned short int EIASAMPLE0 = 0;
    sbit  EIASAMPLE0_bit at DWT_DWT_PCSR.B0;
    const register unsigned short int EIASAMPLE1 = 1;
    sbit  EIASAMPLE1_bit at DWT_DWT_PCSR.B1;
    const register unsigned short int EIASAMPLE2 = 2;
    sbit  EIASAMPLE2_bit at DWT_DWT_PCSR.B2;
    const register unsigned short int EIASAMPLE3 = 3;
    sbit  EIASAMPLE3_bit at DWT_DWT_PCSR.B3;
    const register unsigned short int EIASAMPLE4 = 4;
    sbit  EIASAMPLE4_bit at DWT_DWT_PCSR.B4;
    const register unsigned short int EIASAMPLE5 = 5;
    sbit  EIASAMPLE5_bit at DWT_DWT_PCSR.B5;
    const register unsigned short int EIASAMPLE6 = 6;
    sbit  EIASAMPLE6_bit at DWT_DWT_PCSR.B6;
    const register unsigned short int EIASAMPLE7 = 7;
    sbit  EIASAMPLE7_bit at DWT_DWT_PCSR.B7;
    const register unsigned short int EIASAMPLE8 = 8;
    sbit  EIASAMPLE8_bit at DWT_DWT_PCSR.B8;
    const register unsigned short int EIASAMPLE9 = 9;
    sbit  EIASAMPLE9_bit at DWT_DWT_PCSR.B9;
    const register unsigned short int EIASAMPLE10 = 10;
    sbit  EIASAMPLE10_bit at DWT_DWT_PCSR.B10;
    const register unsigned short int EIASAMPLE11 = 11;
    sbit  EIASAMPLE11_bit at DWT_DWT_PCSR.B11;
    const register unsigned short int EIASAMPLE12 = 12;
    sbit  EIASAMPLE12_bit at DWT_DWT_PCSR.B12;
    const register unsigned short int EIASAMPLE13 = 13;
    sbit  EIASAMPLE13_bit at DWT_DWT_PCSR.B13;
    const register unsigned short int EIASAMPLE14 = 14;
    sbit  EIASAMPLE14_bit at DWT_DWT_PCSR.B14;
    const register unsigned short int EIASAMPLE15 = 15;
    sbit  EIASAMPLE15_bit at DWT_DWT_PCSR.B15;
    const register unsigned short int EIASAMPLE16 = 16;
    sbit  EIASAMPLE16_bit at DWT_DWT_PCSR.B16;
    const register unsigned short int EIASAMPLE17 = 17;
    sbit  EIASAMPLE17_bit at DWT_DWT_PCSR.B17;
    const register unsigned short int EIASAMPLE18 = 18;
    sbit  EIASAMPLE18_bit at DWT_DWT_PCSR.B18;
    const register unsigned short int EIASAMPLE19 = 19;
    sbit  EIASAMPLE19_bit at DWT_DWT_PCSR.B19;
    const register unsigned short int EIASAMPLE20 = 20;
    sbit  EIASAMPLE20_bit at DWT_DWT_PCSR.B20;
    const register unsigned short int EIASAMPLE21 = 21;
    sbit  EIASAMPLE21_bit at DWT_DWT_PCSR.B21;
    const register unsigned short int EIASAMPLE22 = 22;
    sbit  EIASAMPLE22_bit at DWT_DWT_PCSR.B22;
    const register unsigned short int EIASAMPLE23 = 23;
    sbit  EIASAMPLE23_bit at DWT_DWT_PCSR.B23;
    const register unsigned short int EIASAMPLE24 = 24;
    sbit  EIASAMPLE24_bit at DWT_DWT_PCSR.B24;
    const register unsigned short int EIASAMPLE25 = 25;
    sbit  EIASAMPLE25_bit at DWT_DWT_PCSR.B25;
    const register unsigned short int EIASAMPLE26 = 26;
    sbit  EIASAMPLE26_bit at DWT_DWT_PCSR.B26;
    const register unsigned short int EIASAMPLE27 = 27;
    sbit  EIASAMPLE27_bit at DWT_DWT_PCSR.B27;
    const register unsigned short int EIASAMPLE28 = 28;
    sbit  EIASAMPLE28_bit at DWT_DWT_PCSR.B28;
    const register unsigned short int EIASAMPLE29 = 29;
    sbit  EIASAMPLE29_bit at DWT_DWT_PCSR.B29;
    const register unsigned short int EIASAMPLE30 = 30;
    sbit  EIASAMPLE30_bit at DWT_DWT_PCSR.B30;
    const register unsigned short int EIASAMPLE31 = 31;
    sbit  EIASAMPLE31_bit at DWT_DWT_PCSR.B31;

sfr far unsigned long   volatile DWT_DWT_COMP0        absolute 0xE0001020;
    const register unsigned short int COMP0 = 0;
    sbit  COMP0_bit at DWT_DWT_COMP0.B0;
    const register unsigned short int COMP1 = 1;
    sbit  COMP1_bit at DWT_DWT_COMP0.B1;
    const register unsigned short int COMP2 = 2;
    sbit  COMP2_bit at DWT_DWT_COMP0.B2;
    const register unsigned short int COMP3 = 3;
    sbit  COMP3_bit at DWT_DWT_COMP0.B3;
    const register unsigned short int COMP4 = 4;
    sbit  COMP4_bit at DWT_DWT_COMP0.B4;
    const register unsigned short int COMP5 = 5;
    sbit  COMP5_bit at DWT_DWT_COMP0.B5;
    const register unsigned short int COMP6 = 6;
    sbit  COMP6_bit at DWT_DWT_COMP0.B6;
    const register unsigned short int COMP7 = 7;
    sbit  COMP7_bit at DWT_DWT_COMP0.B7;
    const register unsigned short int COMP8 = 8;
    sbit  COMP8_bit at DWT_DWT_COMP0.B8;
    const register unsigned short int COMP9 = 9;
    sbit  COMP9_bit at DWT_DWT_COMP0.B9;
    const register unsigned short int COMP10 = 10;
    sbit  COMP10_bit at DWT_DWT_COMP0.B10;
    const register unsigned short int COMP11 = 11;
    sbit  COMP11_bit at DWT_DWT_COMP0.B11;
    const register unsigned short int COMP12 = 12;
    sbit  COMP12_bit at DWT_DWT_COMP0.B12;
    const register unsigned short int COMP13 = 13;
    sbit  COMP13_bit at DWT_DWT_COMP0.B13;
    const register unsigned short int COMP14 = 14;
    sbit  COMP14_bit at DWT_DWT_COMP0.B14;
    const register unsigned short int COMP15 = 15;
    sbit  COMP15_bit at DWT_DWT_COMP0.B15;
    const register unsigned short int COMP16 = 16;
    sbit  COMP16_bit at DWT_DWT_COMP0.B16;
    const register unsigned short int COMP17 = 17;
    sbit  COMP17_bit at DWT_DWT_COMP0.B17;
    const register unsigned short int COMP18 = 18;
    sbit  COMP18_bit at DWT_DWT_COMP0.B18;
    const register unsigned short int COMP19 = 19;
    sbit  COMP19_bit at DWT_DWT_COMP0.B19;
    const register unsigned short int COMP20 = 20;
    sbit  COMP20_bit at DWT_DWT_COMP0.B20;
    const register unsigned short int COMP21 = 21;
    sbit  COMP21_bit at DWT_DWT_COMP0.B21;
    const register unsigned short int COMP22 = 22;
    sbit  COMP22_bit at DWT_DWT_COMP0.B22;
    const register unsigned short int COMP23 = 23;
    sbit  COMP23_bit at DWT_DWT_COMP0.B23;
    const register unsigned short int COMP24 = 24;
    sbit  COMP24_bit at DWT_DWT_COMP0.B24;
    const register unsigned short int COMP25 = 25;
    sbit  COMP25_bit at DWT_DWT_COMP0.B25;
    const register unsigned short int COMP26 = 26;
    sbit  COMP26_bit at DWT_DWT_COMP0.B26;
    const register unsigned short int COMP27 = 27;
    sbit  COMP27_bit at DWT_DWT_COMP0.B27;
    const register unsigned short int COMP28 = 28;
    sbit  COMP28_bit at DWT_DWT_COMP0.B28;
    const register unsigned short int COMP29 = 29;
    sbit  COMP29_bit at DWT_DWT_COMP0.B29;
    const register unsigned short int COMP30 = 30;
    sbit  COMP30_bit at DWT_DWT_COMP0.B30;
    const register unsigned short int COMP31 = 31;
    sbit  COMP31_bit at DWT_DWT_COMP0.B31;

sfr far unsigned long   volatile DWT_DWT_MASK0        absolute 0xE0001024;
    const register unsigned short int MASK0 = 0;
    sbit  MASK0_bit at DWT_DWT_MASK0.B0;
    const register unsigned short int MASK1 = 1;
    sbit  MASK1_bit at DWT_DWT_MASK0.B1;
    const register unsigned short int MASK2 = 2;
    sbit  MASK2_bit at DWT_DWT_MASK0.B2;
    const register unsigned short int MASK3 = 3;
    sbit  MASK3_bit at DWT_DWT_MASK0.B3;

sfr far unsigned long   volatile DWT_DWT_FUNCTION0    absolute 0xE0001028;
    const register unsigned short int MATCHED = 24;
    sbit  MATCHED_bit at DWT_DWT_FUNCTION0.B24;
    const register unsigned short int DATAVADDR10 = 16;
    sbit  DATAVADDR10_bit at DWT_DWT_FUNCTION0.B16;
    const register unsigned short int DATAVADDR11 = 17;
    sbit  DATAVADDR11_bit at DWT_DWT_FUNCTION0.B17;
    const register unsigned short int DATAVADDR12 = 18;
    sbit  DATAVADDR12_bit at DWT_DWT_FUNCTION0.B18;
    const register unsigned short int DATAVADDR13 = 19;
    sbit  DATAVADDR13_bit at DWT_DWT_FUNCTION0.B19;
    const register unsigned short int DATAVADDR00 = 12;
    sbit  DATAVADDR00_bit at DWT_DWT_FUNCTION0.B12;
    const register unsigned short int DATAVADDR01 = 13;
    sbit  DATAVADDR01_bit at DWT_DWT_FUNCTION0.B13;
    const register unsigned short int DATAVADDR02 = 14;
    sbit  DATAVADDR02_bit at DWT_DWT_FUNCTION0.B14;
    const register unsigned short int DATAVADDR03 = 15;
    sbit  DATAVADDR03_bit at DWT_DWT_FUNCTION0.B15;
    const register unsigned short int DATAVSIZE0 = 10;
    sbit  DATAVSIZE0_bit at DWT_DWT_FUNCTION0.B10;
    const register unsigned short int DATAVSIZE1 = 11;
    sbit  DATAVSIZE1_bit at DWT_DWT_FUNCTION0.B11;
    const register unsigned short int LNK1ENA = 9;
    sbit  LNK1ENA_bit at DWT_DWT_FUNCTION0.B9;
    const register unsigned short int DATAVMATCH = 8;
    sbit  DATAVMATCH_bit at DWT_DWT_FUNCTION0.B8;
    const register unsigned short int EMITRANGE = 5;
    sbit  EMITRANGE_bit at DWT_DWT_FUNCTION0.B5;
    const register unsigned short int FUNCTION0 = 0;
    sbit  FUNCTION0_bit at DWT_DWT_FUNCTION0.B0;
    const register unsigned short int FUNCTION1 = 1;
    sbit  FUNCTION1_bit at DWT_DWT_FUNCTION0.B1;
    const register unsigned short int FUNCTION2 = 2;
    sbit  FUNCTION2_bit at DWT_DWT_FUNCTION0.B2;
    const register unsigned short int FUNCTION3 = 3;
    sbit  FUNCTION3_bit at DWT_DWT_FUNCTION0.B3;

sfr far unsigned long   volatile DWT_DWT_COMP1        absolute 0xE0001030;
    sbit  COMP0_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B0;
    sbit  COMP1_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B1;
    sbit  COMP2_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B2;
    sbit  COMP3_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B3;
    sbit  COMP4_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B4;
    sbit  COMP5_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B5;
    sbit  COMP6_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B6;
    sbit  COMP7_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B7;
    sbit  COMP8_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B8;
    sbit  COMP9_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B9;
    sbit  COMP10_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B10;
    sbit  COMP11_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B11;
    sbit  COMP12_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B12;
    sbit  COMP13_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B13;
    sbit  COMP14_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B14;
    sbit  COMP15_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B15;
    sbit  COMP16_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B16;
    sbit  COMP17_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B17;
    sbit  COMP18_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B18;
    sbit  COMP19_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B19;
    sbit  COMP20_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B20;
    sbit  COMP21_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B21;
    sbit  COMP22_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B22;
    sbit  COMP23_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B23;
    sbit  COMP24_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B24;
    sbit  COMP25_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B25;
    sbit  COMP26_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B26;
    sbit  COMP27_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B27;
    sbit  COMP28_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B28;
    sbit  COMP29_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B29;
    sbit  COMP30_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B30;
    sbit  COMP31_DWT_DWT_COMP1_bit at DWT_DWT_COMP1.B31;

sfr far unsigned long   volatile DWT_DWT_MASK1        absolute 0xE0001034;
    sbit  MASK0_DWT_DWT_MASK1_bit at DWT_DWT_MASK1.B0;
    sbit  MASK1_DWT_DWT_MASK1_bit at DWT_DWT_MASK1.B1;
    sbit  MASK2_DWT_DWT_MASK1_bit at DWT_DWT_MASK1.B2;
    sbit  MASK3_DWT_DWT_MASK1_bit at DWT_DWT_MASK1.B3;

sfr far unsigned long   volatile DWT_DWT_FUNCTION1    absolute 0xE0001038;
    sbit  MATCHED_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B24;
    sbit  DATAVADDR10_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B16;
    sbit  DATAVADDR11_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B17;
    sbit  DATAVADDR12_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B18;
    sbit  DATAVADDR13_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B19;
    sbit  DATAVADDR00_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B12;
    sbit  DATAVADDR01_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B13;
    sbit  DATAVADDR02_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B14;
    sbit  DATAVADDR03_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B15;
    sbit  DATAVSIZE0_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B10;
    sbit  DATAVSIZE1_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B11;
    sbit  LNK1ENA_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B9;
    sbit  DATAVMATCH_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B8;
    const register unsigned short int CYCMATCH = 7;
    sbit  CYCMATCH_bit at DWT_DWT_FUNCTION1.B7;
    sbit  EMITRANGE_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B5;
    sbit  FUNCTION0_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B0;
    sbit  FUNCTION1_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B1;
    sbit  FUNCTION2_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B2;
    sbit  FUNCTION3_DWT_DWT_FUNCTION1_bit at DWT_DWT_FUNCTION1.B3;

sfr far unsigned long   volatile DWT_DWT_COMP2        absolute 0xE0001040;
    sbit  COMP0_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B0;
    sbit  COMP1_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B1;
    sbit  COMP2_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B2;
    sbit  COMP3_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B3;
    sbit  COMP4_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B4;
    sbit  COMP5_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B5;
    sbit  COMP6_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B6;
    sbit  COMP7_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B7;
    sbit  COMP8_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B8;
    sbit  COMP9_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B9;
    sbit  COMP10_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B10;
    sbit  COMP11_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B11;
    sbit  COMP12_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B12;
    sbit  COMP13_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B13;
    sbit  COMP14_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B14;
    sbit  COMP15_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B15;
    sbit  COMP16_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B16;
    sbit  COMP17_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B17;
    sbit  COMP18_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B18;
    sbit  COMP19_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B19;
    sbit  COMP20_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B20;
    sbit  COMP21_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B21;
    sbit  COMP22_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B22;
    sbit  COMP23_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B23;
    sbit  COMP24_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B24;
    sbit  COMP25_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B25;
    sbit  COMP26_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B26;
    sbit  COMP27_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B27;
    sbit  COMP28_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B28;
    sbit  COMP29_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B29;
    sbit  COMP30_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B30;
    sbit  COMP31_DWT_DWT_COMP2_bit at DWT_DWT_COMP2.B31;

sfr far unsigned long   volatile DWT_DWT_MASK2        absolute 0xE0001044;
    sbit  MASK0_DWT_DWT_MASK2_bit at DWT_DWT_MASK2.B0;
    sbit  MASK1_DWT_DWT_MASK2_bit at DWT_DWT_MASK2.B1;
    sbit  MASK2_DWT_DWT_MASK2_bit at DWT_DWT_MASK2.B2;
    sbit  MASK3_DWT_DWT_MASK2_bit at DWT_DWT_MASK2.B3;

sfr far unsigned long   volatile DWT_DWT_FUNCTION2    absolute 0xE0001048;
    sbit  MATCHED_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B24;
    sbit  DATAVADDR10_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B16;
    sbit  DATAVADDR11_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B17;
    sbit  DATAVADDR12_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B18;
    sbit  DATAVADDR13_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B19;
    sbit  DATAVADDR00_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B12;
    sbit  DATAVADDR01_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B13;
    sbit  DATAVADDR02_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B14;
    sbit  DATAVADDR03_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B15;
    sbit  DATAVSIZE0_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B10;
    sbit  DATAVSIZE1_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B11;
    sbit  LNK1ENA_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B9;
    sbit  DATAVMATCH_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B8;
    sbit  EMITRANGE_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B5;
    sbit  FUNCTION0_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B0;
    sbit  FUNCTION1_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B1;
    sbit  FUNCTION2_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B2;
    sbit  FUNCTION3_DWT_DWT_FUNCTION2_bit at DWT_DWT_FUNCTION2.B3;

sfr far unsigned long   volatile DWT_DWT_COMP3        absolute 0xE0001050;
    sbit  COMP0_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B0;
    sbit  COMP1_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B1;
    sbit  COMP2_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B2;
    sbit  COMP3_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B3;
    sbit  COMP4_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B4;
    sbit  COMP5_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B5;
    sbit  COMP6_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B6;
    sbit  COMP7_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B7;
    sbit  COMP8_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B8;
    sbit  COMP9_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B9;
    sbit  COMP10_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B10;
    sbit  COMP11_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B11;
    sbit  COMP12_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B12;
    sbit  COMP13_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B13;
    sbit  COMP14_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B14;
    sbit  COMP15_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B15;
    sbit  COMP16_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B16;
    sbit  COMP17_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B17;
    sbit  COMP18_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B18;
    sbit  COMP19_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B19;
    sbit  COMP20_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B20;
    sbit  COMP21_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B21;
    sbit  COMP22_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B22;
    sbit  COMP23_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B23;
    sbit  COMP24_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B24;
    sbit  COMP25_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B25;
    sbit  COMP26_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B26;
    sbit  COMP27_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B27;
    sbit  COMP28_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B28;
    sbit  COMP29_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B29;
    sbit  COMP30_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B30;
    sbit  COMP31_DWT_DWT_COMP3_bit at DWT_DWT_COMP3.B31;

sfr far unsigned long   volatile DWT_DWT_MASK3        absolute 0xE0001054;
    sbit  MASK0_DWT_DWT_MASK3_bit at DWT_DWT_MASK3.B0;
    sbit  MASK1_DWT_DWT_MASK3_bit at DWT_DWT_MASK3.B1;
    sbit  MASK2_DWT_DWT_MASK3_bit at DWT_DWT_MASK3.B2;
    sbit  MASK3_DWT_DWT_MASK3_bit at DWT_DWT_MASK3.B3;

sfr far unsigned long   volatile DWT_DWT_FUNCTION3    absolute 0xE0001058;
    sbit  MATCHED_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B24;
    sbit  DATAVADDR10_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B16;
    sbit  DATAVADDR11_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B17;
    sbit  DATAVADDR12_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B18;
    sbit  DATAVADDR13_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B19;
    sbit  DATAVADDR00_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B12;
    sbit  DATAVADDR01_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B13;
    sbit  DATAVADDR02_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B14;
    sbit  DATAVADDR03_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B15;
    sbit  DATAVSIZE0_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B10;
    sbit  DATAVSIZE1_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B11;
    sbit  LNK1ENA_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B9;
    sbit  DATAVMATCH_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B8;
    sbit  EMITRANGE_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B5;
    sbit  FUNCTION0_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B0;
    sbit  FUNCTION1_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B1;
    sbit  FUNCTION2_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B2;
    sbit  FUNCTION3_DWT_DWT_FUNCTION3_bit at DWT_DWT_FUNCTION3.B3;

sfr far unsigned long   volatile FPB_FP_CTRL          absolute 0xE0002000;
    const register unsigned short int NUM_CODE20 = 12;
    sbit  NUM_CODE20_bit at FPB_FP_CTRL.B12;
    const register unsigned short int NUM_CODE21 = 13;
    sbit  NUM_CODE21_bit at FPB_FP_CTRL.B13;
    const register unsigned short int NUM_LIT0 = 8;
    sbit  NUM_LIT0_bit at FPB_FP_CTRL.B8;
    const register unsigned short int NUM_LIT1 = 9;
    sbit  NUM_LIT1_bit at FPB_FP_CTRL.B9;
    const register unsigned short int NUM_LIT2 = 10;
    sbit  NUM_LIT2_bit at FPB_FP_CTRL.B10;
    const register unsigned short int NUM_LIT3 = 11;
    sbit  NUM_LIT3_bit at FPB_FP_CTRL.B11;
    const register unsigned short int NUM_CODE10 = 4;
    sbit  NUM_CODE10_bit at FPB_FP_CTRL.B4;
    const register unsigned short int NUM_CODE11 = 5;
    sbit  NUM_CODE11_bit at FPB_FP_CTRL.B5;
    const register unsigned short int NUM_CODE12 = 6;
    sbit  NUM_CODE12_bit at FPB_FP_CTRL.B6;
    const register unsigned short int NUM_CODE13 = 7;
    sbit  NUM_CODE13_bit at FPB_FP_CTRL.B7;
    const register unsigned short int KEY = 1;
    sbit  KEY_bit at FPB_FP_CTRL.B1;
    sbit  ENABLE_FPB_FP_CTRL_bit at FPB_FP_CTRL.B0;

sfr far unsigned long   volatile FPB_FP_REMAP         absolute 0xE0002004;
    const register unsigned short int REMAP0 = 5;
    sbit  REMAP0_bit at FPB_FP_REMAP.B5;
    const register unsigned short int REMAP1 = 6;
    sbit  REMAP1_bit at FPB_FP_REMAP.B6;
    const register unsigned short int REMAP2 = 7;
    sbit  REMAP2_bit at FPB_FP_REMAP.B7;
    const register unsigned short int REMAP3 = 8;
    sbit  REMAP3_bit at FPB_FP_REMAP.B8;
    const register unsigned short int REMAP4 = 9;
    sbit  REMAP4_bit at FPB_FP_REMAP.B9;
    const register unsigned short int REMAP5 = 10;
    sbit  REMAP5_bit at FPB_FP_REMAP.B10;
    const register unsigned short int REMAP6 = 11;
    sbit  REMAP6_bit at FPB_FP_REMAP.B11;
    const register unsigned short int REMAP7 = 12;
    sbit  REMAP7_bit at FPB_FP_REMAP.B12;
    const register unsigned short int REMAP8 = 13;
    sbit  REMAP8_bit at FPB_FP_REMAP.B13;
    const register unsigned short int REMAP9 = 14;
    sbit  REMAP9_bit at FPB_FP_REMAP.B14;
    const register unsigned short int REMAP10 = 15;
    sbit  REMAP10_bit at FPB_FP_REMAP.B15;
    const register unsigned short int REMAP11 = 16;
    sbit  REMAP11_bit at FPB_FP_REMAP.B16;
    const register unsigned short int REMAP12 = 17;
    sbit  REMAP12_bit at FPB_FP_REMAP.B17;
    const register unsigned short int REMAP13 = 18;
    sbit  REMAP13_bit at FPB_FP_REMAP.B18;
    const register unsigned short int REMAP14 = 19;
    sbit  REMAP14_bit at FPB_FP_REMAP.B19;
    const register unsigned short int REMAP15 = 20;
    sbit  REMAP15_bit at FPB_FP_REMAP.B20;
    const register unsigned short int REMAP16 = 21;
    sbit  REMAP16_bit at FPB_FP_REMAP.B21;
    const register unsigned short int REMAP17 = 22;
    sbit  REMAP17_bit at FPB_FP_REMAP.B22;
    const register unsigned short int REMAP18 = 23;
    sbit  REMAP18_bit at FPB_FP_REMAP.B23;
    const register unsigned short int REMAP19 = 24;
    sbit  REMAP19_bit at FPB_FP_REMAP.B24;
    const register unsigned short int REMAP20 = 25;
    sbit  REMAP20_bit at FPB_FP_REMAP.B25;
    const register unsigned short int REMAP21 = 26;
    sbit  REMAP21_bit at FPB_FP_REMAP.B26;
    const register unsigned short int REMAP22 = 27;
    sbit  REMAP22_bit at FPB_FP_REMAP.B27;
    const register unsigned short int REMAP23 = 28;
    sbit  REMAP23_bit at FPB_FP_REMAP.B28;

sfr far unsigned long   volatile FPB_FP_COMP0         absolute 0xE0002008;
    const register unsigned short int REPLACE0 = 30;
    sbit  REPLACE0_bit at FPB_FP_COMP0.B30;
    const register unsigned short int REPLACE1 = 31;
    sbit  REPLACE1_bit at FPB_FP_COMP0.B31;
    sbit  COMP0_FPB_FP_COMP0_bit at FPB_FP_COMP0.B2;
    sbit  COMP1_FPB_FP_COMP0_bit at FPB_FP_COMP0.B3;
    sbit  COMP2_FPB_FP_COMP0_bit at FPB_FP_COMP0.B4;
    sbit  COMP3_FPB_FP_COMP0_bit at FPB_FP_COMP0.B5;
    sbit  COMP4_FPB_FP_COMP0_bit at FPB_FP_COMP0.B6;
    sbit  COMP5_FPB_FP_COMP0_bit at FPB_FP_COMP0.B7;
    sbit  COMP6_FPB_FP_COMP0_bit at FPB_FP_COMP0.B8;
    sbit  COMP7_FPB_FP_COMP0_bit at FPB_FP_COMP0.B9;
    sbit  COMP8_FPB_FP_COMP0_bit at FPB_FP_COMP0.B10;
    sbit  COMP9_FPB_FP_COMP0_bit at FPB_FP_COMP0.B11;
    sbit  COMP10_FPB_FP_COMP0_bit at FPB_FP_COMP0.B12;
    sbit  COMP11_FPB_FP_COMP0_bit at FPB_FP_COMP0.B13;
    sbit  COMP12_FPB_FP_COMP0_bit at FPB_FP_COMP0.B14;
    sbit  COMP13_FPB_FP_COMP0_bit at FPB_FP_COMP0.B15;
    sbit  COMP14_FPB_FP_COMP0_bit at FPB_FP_COMP0.B16;
    sbit  COMP15_FPB_FP_COMP0_bit at FPB_FP_COMP0.B17;
    sbit  COMP16_FPB_FP_COMP0_bit at FPB_FP_COMP0.B18;
    sbit  COMP17_FPB_FP_COMP0_bit at FPB_FP_COMP0.B19;
    sbit  COMP18_FPB_FP_COMP0_bit at FPB_FP_COMP0.B20;
    sbit  COMP19_FPB_FP_COMP0_bit at FPB_FP_COMP0.B21;
    sbit  COMP20_FPB_FP_COMP0_bit at FPB_FP_COMP0.B22;
    sbit  COMP21_FPB_FP_COMP0_bit at FPB_FP_COMP0.B23;
    sbit  COMP22_FPB_FP_COMP0_bit at FPB_FP_COMP0.B24;
    sbit  COMP23_FPB_FP_COMP0_bit at FPB_FP_COMP0.B25;
    sbit  COMP24_FPB_FP_COMP0_bit at FPB_FP_COMP0.B26;
    sbit  COMP25_FPB_FP_COMP0_bit at FPB_FP_COMP0.B27;
    sbit  COMP26_FPB_FP_COMP0_bit at FPB_FP_COMP0.B28;
    sbit  ENABLE_FPB_FP_COMP0_bit at FPB_FP_COMP0.B0;

sfr far unsigned long   volatile FPB_FP_COMP1         absolute 0xE000200C;
    sbit  REPLACE0_FPB_FP_COMP1_bit at FPB_FP_COMP1.B30;
    sbit  REPLACE1_FPB_FP_COMP1_bit at FPB_FP_COMP1.B31;
    sbit  COMP0_FPB_FP_COMP1_bit at FPB_FP_COMP1.B2;
    sbit  COMP1_FPB_FP_COMP1_bit at FPB_FP_COMP1.B3;
    sbit  COMP2_FPB_FP_COMP1_bit at FPB_FP_COMP1.B4;
    sbit  COMP3_FPB_FP_COMP1_bit at FPB_FP_COMP1.B5;
    sbit  COMP4_FPB_FP_COMP1_bit at FPB_FP_COMP1.B6;
    sbit  COMP5_FPB_FP_COMP1_bit at FPB_FP_COMP1.B7;
    sbit  COMP6_FPB_FP_COMP1_bit at FPB_FP_COMP1.B8;
    sbit  COMP7_FPB_FP_COMP1_bit at FPB_FP_COMP1.B9;
    sbit  COMP8_FPB_FP_COMP1_bit at FPB_FP_COMP1.B10;
    sbit  COMP9_FPB_FP_COMP1_bit at FPB_FP_COMP1.B11;
    sbit  COMP10_FPB_FP_COMP1_bit at FPB_FP_COMP1.B12;
    sbit  COMP11_FPB_FP_COMP1_bit at FPB_FP_COMP1.B13;
    sbit  COMP12_FPB_FP_COMP1_bit at FPB_FP_COMP1.B14;
    sbit  COMP13_FPB_FP_COMP1_bit at FPB_FP_COMP1.B15;
    sbit  COMP14_FPB_FP_COMP1_bit at FPB_FP_COMP1.B16;
    sbit  COMP15_FPB_FP_COMP1_bit at FPB_FP_COMP1.B17;
    sbit  COMP16_FPB_FP_COMP1_bit at FPB_FP_COMP1.B18;
    sbit  COMP17_FPB_FP_COMP1_bit at FPB_FP_COMP1.B19;
    sbit  COMP18_FPB_FP_COMP1_bit at FPB_FP_COMP1.B20;
    sbit  COMP19_FPB_FP_COMP1_bit at FPB_FP_COMP1.B21;
    sbit  COMP20_FPB_FP_COMP1_bit at FPB_FP_COMP1.B22;
    sbit  COMP21_FPB_FP_COMP1_bit at FPB_FP_COMP1.B23;
    sbit  COMP22_FPB_FP_COMP1_bit at FPB_FP_COMP1.B24;
    sbit  COMP23_FPB_FP_COMP1_bit at FPB_FP_COMP1.B25;
    sbit  COMP24_FPB_FP_COMP1_bit at FPB_FP_COMP1.B26;
    sbit  COMP25_FPB_FP_COMP1_bit at FPB_FP_COMP1.B27;
    sbit  COMP26_FPB_FP_COMP1_bit at FPB_FP_COMP1.B28;
    sbit  ENABLE_FPB_FP_COMP1_bit at FPB_FP_COMP1.B0;

sfr far unsigned long   volatile FPB_FP_COMP2         absolute 0xE0002010;
    sbit  REPLACE0_FPB_FP_COMP2_bit at FPB_FP_COMP2.B30;
    sbit  REPLACE1_FPB_FP_COMP2_bit at FPB_FP_COMP2.B31;
    sbit  COMP0_FPB_FP_COMP2_bit at FPB_FP_COMP2.B2;
    sbit  COMP1_FPB_FP_COMP2_bit at FPB_FP_COMP2.B3;
    sbit  COMP2_FPB_FP_COMP2_bit at FPB_FP_COMP2.B4;
    sbit  COMP3_FPB_FP_COMP2_bit at FPB_FP_COMP2.B5;
    sbit  COMP4_FPB_FP_COMP2_bit at FPB_FP_COMP2.B6;
    sbit  COMP5_FPB_FP_COMP2_bit at FPB_FP_COMP2.B7;
    sbit  COMP6_FPB_FP_COMP2_bit at FPB_FP_COMP2.B8;
    sbit  COMP7_FPB_FP_COMP2_bit at FPB_FP_COMP2.B9;
    sbit  COMP8_FPB_FP_COMP2_bit at FPB_FP_COMP2.B10;
    sbit  COMP9_FPB_FP_COMP2_bit at FPB_FP_COMP2.B11;
    sbit  COMP10_FPB_FP_COMP2_bit at FPB_FP_COMP2.B12;
    sbit  COMP11_FPB_FP_COMP2_bit at FPB_FP_COMP2.B13;
    sbit  COMP12_FPB_FP_COMP2_bit at FPB_FP_COMP2.B14;
    sbit  COMP13_FPB_FP_COMP2_bit at FPB_FP_COMP2.B15;
    sbit  COMP14_FPB_FP_COMP2_bit at FPB_FP_COMP2.B16;
    sbit  COMP15_FPB_FP_COMP2_bit at FPB_FP_COMP2.B17;
    sbit  COMP16_FPB_FP_COMP2_bit at FPB_FP_COMP2.B18;
    sbit  COMP17_FPB_FP_COMP2_bit at FPB_FP_COMP2.B19;
    sbit  COMP18_FPB_FP_COMP2_bit at FPB_FP_COMP2.B20;
    sbit  COMP19_FPB_FP_COMP2_bit at FPB_FP_COMP2.B21;
    sbit  COMP20_FPB_FP_COMP2_bit at FPB_FP_COMP2.B22;
    sbit  COMP21_FPB_FP_COMP2_bit at FPB_FP_COMP2.B23;
    sbit  COMP22_FPB_FP_COMP2_bit at FPB_FP_COMP2.B24;
    sbit  COMP23_FPB_FP_COMP2_bit at FPB_FP_COMP2.B25;
    sbit  COMP24_FPB_FP_COMP2_bit at FPB_FP_COMP2.B26;
    sbit  COMP25_FPB_FP_COMP2_bit at FPB_FP_COMP2.B27;
    sbit  COMP26_FPB_FP_COMP2_bit at FPB_FP_COMP2.B28;
    sbit  ENABLE_FPB_FP_COMP2_bit at FPB_FP_COMP2.B0;

sfr far unsigned long   volatile FPB_FP_COMP3         absolute 0xE0002014;
    sbit  REPLACE0_FPB_FP_COMP3_bit at FPB_FP_COMP3.B30;
    sbit  REPLACE1_FPB_FP_COMP3_bit at FPB_FP_COMP3.B31;
    sbit  COMP0_FPB_FP_COMP3_bit at FPB_FP_COMP3.B2;
    sbit  COMP1_FPB_FP_COMP3_bit at FPB_FP_COMP3.B3;
    sbit  COMP2_FPB_FP_COMP3_bit at FPB_FP_COMP3.B4;
    sbit  COMP3_FPB_FP_COMP3_bit at FPB_FP_COMP3.B5;
    sbit  COMP4_FPB_FP_COMP3_bit at FPB_FP_COMP3.B6;
    sbit  COMP5_FPB_FP_COMP3_bit at FPB_FP_COMP3.B7;
    sbit  COMP6_FPB_FP_COMP3_bit at FPB_FP_COMP3.B8;
    sbit  COMP7_FPB_FP_COMP3_bit at FPB_FP_COMP3.B9;
    sbit  COMP8_FPB_FP_COMP3_bit at FPB_FP_COMP3.B10;
    sbit  COMP9_FPB_FP_COMP3_bit at FPB_FP_COMP3.B11;
    sbit  COMP10_FPB_FP_COMP3_bit at FPB_FP_COMP3.B12;
    sbit  COMP11_FPB_FP_COMP3_bit at FPB_FP_COMP3.B13;
    sbit  COMP12_FPB_FP_COMP3_bit at FPB_FP_COMP3.B14;
    sbit  COMP13_FPB_FP_COMP3_bit at FPB_FP_COMP3.B15;
    sbit  COMP14_FPB_FP_COMP3_bit at FPB_FP_COMP3.B16;
    sbit  COMP15_FPB_FP_COMP3_bit at FPB_FP_COMP3.B17;
    sbit  COMP16_FPB_FP_COMP3_bit at FPB_FP_COMP3.B18;
    sbit  COMP17_FPB_FP_COMP3_bit at FPB_FP_COMP3.B19;
    sbit  COMP18_FPB_FP_COMP3_bit at FPB_FP_COMP3.B20;
    sbit  COMP19_FPB_FP_COMP3_bit at FPB_FP_COMP3.B21;
    sbit  COMP20_FPB_FP_COMP3_bit at FPB_FP_COMP3.B22;
    sbit  COMP21_FPB_FP_COMP3_bit at FPB_FP_COMP3.B23;
    sbit  COMP22_FPB_FP_COMP3_bit at FPB_FP_COMP3.B24;
    sbit  COMP23_FPB_FP_COMP3_bit at FPB_FP_COMP3.B25;
    sbit  COMP24_FPB_FP_COMP3_bit at FPB_FP_COMP3.B26;
    sbit  COMP25_FPB_FP_COMP3_bit at FPB_FP_COMP3.B27;
    sbit  COMP26_FPB_FP_COMP3_bit at FPB_FP_COMP3.B28;
    sbit  ENABLE_FPB_FP_COMP3_bit at FPB_FP_COMP3.B0;

sfr far unsigned long   volatile FPB_FP_COMP4         absolute 0xE0002018;
    sbit  REPLACE0_FPB_FP_COMP4_bit at FPB_FP_COMP4.B30;
    sbit  REPLACE1_FPB_FP_COMP4_bit at FPB_FP_COMP4.B31;
    sbit  COMP0_FPB_FP_COMP4_bit at FPB_FP_COMP4.B2;
    sbit  COMP1_FPB_FP_COMP4_bit at FPB_FP_COMP4.B3;
    sbit  COMP2_FPB_FP_COMP4_bit at FPB_FP_COMP4.B4;
    sbit  COMP3_FPB_FP_COMP4_bit at FPB_FP_COMP4.B5;
    sbit  COMP4_FPB_FP_COMP4_bit at FPB_FP_COMP4.B6;
    sbit  COMP5_FPB_FP_COMP4_bit at FPB_FP_COMP4.B7;
    sbit  COMP6_FPB_FP_COMP4_bit at FPB_FP_COMP4.B8;
    sbit  COMP7_FPB_FP_COMP4_bit at FPB_FP_COMP4.B9;
    sbit  COMP8_FPB_FP_COMP4_bit at FPB_FP_COMP4.B10;
    sbit  COMP9_FPB_FP_COMP4_bit at FPB_FP_COMP4.B11;
    sbit  COMP10_FPB_FP_COMP4_bit at FPB_FP_COMP4.B12;
    sbit  COMP11_FPB_FP_COMP4_bit at FPB_FP_COMP4.B13;
    sbit  COMP12_FPB_FP_COMP4_bit at FPB_FP_COMP4.B14;
    sbit  COMP13_FPB_FP_COMP4_bit at FPB_FP_COMP4.B15;
    sbit  COMP14_FPB_FP_COMP4_bit at FPB_FP_COMP4.B16;
    sbit  COMP15_FPB_FP_COMP4_bit at FPB_FP_COMP4.B17;
    sbit  COMP16_FPB_FP_COMP4_bit at FPB_FP_COMP4.B18;
    sbit  COMP17_FPB_FP_COMP4_bit at FPB_FP_COMP4.B19;
    sbit  COMP18_FPB_FP_COMP4_bit at FPB_FP_COMP4.B20;
    sbit  COMP19_FPB_FP_COMP4_bit at FPB_FP_COMP4.B21;
    sbit  COMP20_FPB_FP_COMP4_bit at FPB_FP_COMP4.B22;
    sbit  COMP21_FPB_FP_COMP4_bit at FPB_FP_COMP4.B23;
    sbit  COMP22_FPB_FP_COMP4_bit at FPB_FP_COMP4.B24;
    sbit  COMP23_FPB_FP_COMP4_bit at FPB_FP_COMP4.B25;
    sbit  COMP24_FPB_FP_COMP4_bit at FPB_FP_COMP4.B26;
    sbit  COMP25_FPB_FP_COMP4_bit at FPB_FP_COMP4.B27;
    sbit  COMP26_FPB_FP_COMP4_bit at FPB_FP_COMP4.B28;
    sbit  ENABLE_FPB_FP_COMP4_bit at FPB_FP_COMP4.B0;

sfr far unsigned long   volatile FPB_FP_COMP5         absolute 0xE000201C;
    sbit  REPLACE0_FPB_FP_COMP5_bit at FPB_FP_COMP5.B30;
    sbit  REPLACE1_FPB_FP_COMP5_bit at FPB_FP_COMP5.B31;
    sbit  COMP0_FPB_FP_COMP5_bit at FPB_FP_COMP5.B2;
    sbit  COMP1_FPB_FP_COMP5_bit at FPB_FP_COMP5.B3;
    sbit  COMP2_FPB_FP_COMP5_bit at FPB_FP_COMP5.B4;
    sbit  COMP3_FPB_FP_COMP5_bit at FPB_FP_COMP5.B5;
    sbit  COMP4_FPB_FP_COMP5_bit at FPB_FP_COMP5.B6;
    sbit  COMP5_FPB_FP_COMP5_bit at FPB_FP_COMP5.B7;
    sbit  COMP6_FPB_FP_COMP5_bit at FPB_FP_COMP5.B8;
    sbit  COMP7_FPB_FP_COMP5_bit at FPB_FP_COMP5.B9;
    sbit  COMP8_FPB_FP_COMP5_bit at FPB_FP_COMP5.B10;
    sbit  COMP9_FPB_FP_COMP5_bit at FPB_FP_COMP5.B11;
    sbit  COMP10_FPB_FP_COMP5_bit at FPB_FP_COMP5.B12;
    sbit  COMP11_FPB_FP_COMP5_bit at FPB_FP_COMP5.B13;
    sbit  COMP12_FPB_FP_COMP5_bit at FPB_FP_COMP5.B14;
    sbit  COMP13_FPB_FP_COMP5_bit at FPB_FP_COMP5.B15;
    sbit  COMP14_FPB_FP_COMP5_bit at FPB_FP_COMP5.B16;
    sbit  COMP15_FPB_FP_COMP5_bit at FPB_FP_COMP5.B17;
    sbit  COMP16_FPB_FP_COMP5_bit at FPB_FP_COMP5.B18;
    sbit  COMP17_FPB_FP_COMP5_bit at FPB_FP_COMP5.B19;
    sbit  COMP18_FPB_FP_COMP5_bit at FPB_FP_COMP5.B20;
    sbit  COMP19_FPB_FP_COMP5_bit at FPB_FP_COMP5.B21;
    sbit  COMP20_FPB_FP_COMP5_bit at FPB_FP_COMP5.B22;
    sbit  COMP21_FPB_FP_COMP5_bit at FPB_FP_COMP5.B23;
    sbit  COMP22_FPB_FP_COMP5_bit at FPB_FP_COMP5.B24;
    sbit  COMP23_FPB_FP_COMP5_bit at FPB_FP_COMP5.B25;
    sbit  COMP24_FPB_FP_COMP5_bit at FPB_FP_COMP5.B26;
    sbit  COMP25_FPB_FP_COMP5_bit at FPB_FP_COMP5.B27;
    sbit  COMP26_FPB_FP_COMP5_bit at FPB_FP_COMP5.B28;
    sbit  ENABLE_FPB_FP_COMP5_bit at FPB_FP_COMP5.B0;

sfr far unsigned long   volatile FPB_FP_COMP6         absolute 0xE0002020;
    sbit  REPLACE0_FPB_FP_COMP6_bit at FPB_FP_COMP6.B30;
    sbit  REPLACE1_FPB_FP_COMP6_bit at FPB_FP_COMP6.B31;
    sbit  COMP0_FPB_FP_COMP6_bit at FPB_FP_COMP6.B2;
    sbit  COMP1_FPB_FP_COMP6_bit at FPB_FP_COMP6.B3;
    sbit  COMP2_FPB_FP_COMP6_bit at FPB_FP_COMP6.B4;
    sbit  COMP3_FPB_FP_COMP6_bit at FPB_FP_COMP6.B5;
    sbit  COMP4_FPB_FP_COMP6_bit at FPB_FP_COMP6.B6;
    sbit  COMP5_FPB_FP_COMP6_bit at FPB_FP_COMP6.B7;
    sbit  COMP6_FPB_FP_COMP6_bit at FPB_FP_COMP6.B8;
    sbit  COMP7_FPB_FP_COMP6_bit at FPB_FP_COMP6.B9;
    sbit  COMP8_FPB_FP_COMP6_bit at FPB_FP_COMP6.B10;
    sbit  COMP9_FPB_FP_COMP6_bit at FPB_FP_COMP6.B11;
    sbit  COMP10_FPB_FP_COMP6_bit at FPB_FP_COMP6.B12;
    sbit  COMP11_FPB_FP_COMP6_bit at FPB_FP_COMP6.B13;
    sbit  COMP12_FPB_FP_COMP6_bit at FPB_FP_COMP6.B14;
    sbit  COMP13_FPB_FP_COMP6_bit at FPB_FP_COMP6.B15;
    sbit  COMP14_FPB_FP_COMP6_bit at FPB_FP_COMP6.B16;
    sbit  COMP15_FPB_FP_COMP6_bit at FPB_FP_COMP6.B17;
    sbit  COMP16_FPB_FP_COMP6_bit at FPB_FP_COMP6.B18;
    sbit  COMP17_FPB_FP_COMP6_bit at FPB_FP_COMP6.B19;
    sbit  COMP18_FPB_FP_COMP6_bit at FPB_FP_COMP6.B20;
    sbit  COMP19_FPB_FP_COMP6_bit at FPB_FP_COMP6.B21;
    sbit  COMP20_FPB_FP_COMP6_bit at FPB_FP_COMP6.B22;
    sbit  COMP21_FPB_FP_COMP6_bit at FPB_FP_COMP6.B23;
    sbit  COMP22_FPB_FP_COMP6_bit at FPB_FP_COMP6.B24;
    sbit  COMP23_FPB_FP_COMP6_bit at FPB_FP_COMP6.B25;
    sbit  COMP24_FPB_FP_COMP6_bit at FPB_FP_COMP6.B26;
    sbit  COMP25_FPB_FP_COMP6_bit at FPB_FP_COMP6.B27;
    sbit  COMP26_FPB_FP_COMP6_bit at FPB_FP_COMP6.B28;
    sbit  ENABLE_FPB_FP_COMP6_bit at FPB_FP_COMP6.B0;

sfr far unsigned long   volatile FPB_FP_COMP7         absolute 0xE0002024;
    sbit  REPLACE0_FPB_FP_COMP7_bit at FPB_FP_COMP7.B30;
    sbit  REPLACE1_FPB_FP_COMP7_bit at FPB_FP_COMP7.B31;
    sbit  COMP0_FPB_FP_COMP7_bit at FPB_FP_COMP7.B2;
    sbit  COMP1_FPB_FP_COMP7_bit at FPB_FP_COMP7.B3;
    sbit  COMP2_FPB_FP_COMP7_bit at FPB_FP_COMP7.B4;
    sbit  COMP3_FPB_FP_COMP7_bit at FPB_FP_COMP7.B5;
    sbit  COMP4_FPB_FP_COMP7_bit at FPB_FP_COMP7.B6;
    sbit  COMP5_FPB_FP_COMP7_bit at FPB_FP_COMP7.B7;
    sbit  COMP6_FPB_FP_COMP7_bit at FPB_FP_COMP7.B8;
    sbit  COMP7_FPB_FP_COMP7_bit at FPB_FP_COMP7.B9;
    sbit  COMP8_FPB_FP_COMP7_bit at FPB_FP_COMP7.B10;
    sbit  COMP9_FPB_FP_COMP7_bit at FPB_FP_COMP7.B11;
    sbit  COMP10_FPB_FP_COMP7_bit at FPB_FP_COMP7.B12;
    sbit  COMP11_FPB_FP_COMP7_bit at FPB_FP_COMP7.B13;
    sbit  COMP12_FPB_FP_COMP7_bit at FPB_FP_COMP7.B14;
    sbit  COMP13_FPB_FP_COMP7_bit at FPB_FP_COMP7.B15;
    sbit  COMP14_FPB_FP_COMP7_bit at FPB_FP_COMP7.B16;
    sbit  COMP15_FPB_FP_COMP7_bit at FPB_FP_COMP7.B17;
    sbit  COMP16_FPB_FP_COMP7_bit at FPB_FP_COMP7.B18;
    sbit  COMP17_FPB_FP_COMP7_bit at FPB_FP_COMP7.B19;
    sbit  COMP18_FPB_FP_COMP7_bit at FPB_FP_COMP7.B20;
    sbit  COMP19_FPB_FP_COMP7_bit at FPB_FP_COMP7.B21;
    sbit  COMP20_FPB_FP_COMP7_bit at FPB_FP_COMP7.B22;
    sbit  COMP21_FPB_FP_COMP7_bit at FPB_FP_COMP7.B23;
    sbit  COMP22_FPB_FP_COMP7_bit at FPB_FP_COMP7.B24;
    sbit  COMP23_FPB_FP_COMP7_bit at FPB_FP_COMP7.B25;
    sbit  COMP24_FPB_FP_COMP7_bit at FPB_FP_COMP7.B26;
    sbit  COMP25_FPB_FP_COMP7_bit at FPB_FP_COMP7.B27;
    sbit  COMP26_FPB_FP_COMP7_bit at FPB_FP_COMP7.B28;
    sbit  ENABLE_FPB_FP_COMP7_bit at FPB_FP_COMP7.B0;

sfr far unsigned long   volatile NVIC_ACTLR           absolute 0xE000E008;
    const register unsigned short int DISFOLD = 2;
    sbit  DISFOLD_bit at NVIC_ACTLR.B2;
    const register unsigned short int DISDEFWBUF = 1;
    sbit  DISDEFWBUF_bit at NVIC_ACTLR.B1;
    const register unsigned short int DISMCYCINT = 0;
    sbit  DISMCYCINT_bit at NVIC_ACTLR.B0;

sfr far unsigned long   volatile NVIC_SHCSR           absolute 0xE000ED24;
    const register unsigned short int USGFAULTENA = 18;
    sbit  USGFAULTENA_bit at NVIC_SHCSR.B18;
    const register unsigned short int BUSFAULTENA = 17;
    sbit  BUSFAULTENA_bit at NVIC_SHCSR.B17;
    const register unsigned short int MEMFAULTENA = 16;
    sbit  MEMFAULTENA_bit at NVIC_SHCSR.B16;
    const register unsigned short int SVCALLPENDED = 15;
    sbit  SVCALLPENDED_bit at NVIC_SHCSR.B15;
    const register unsigned short int BUSFAULTPENDED = 14;
    sbit  BUSFAULTPENDED_bit at NVIC_SHCSR.B14;
    const register unsigned short int MEMFAULTPENDED = 13;
    sbit  MEMFAULTPENDED_bit at NVIC_SHCSR.B13;
    const register unsigned short int USGFAULTPENDED = 12;
    sbit  USGFAULTPENDED_bit at NVIC_SHCSR.B12;
    const register unsigned short int SYSTICKACT = 11;
    sbit  SYSTICKACT_bit at NVIC_SHCSR.B11;
    const register unsigned short int PENDSVACT = 10;
    sbit  PENDSVACT_bit at NVIC_SHCSR.B10;
    const register unsigned short int MONITORACT = 8;
    sbit  MONITORACT_bit at NVIC_SHCSR.B8;
    const register unsigned short int SVCALLACT = 7;
    sbit  SVCALLACT_bit at NVIC_SHCSR.B7;
    const register unsigned short int USGFAULTACT = 3;
    sbit  USGFAULTACT_bit at NVIC_SHCSR.B3;
    const register unsigned short int BUSFAULTACT = 1;
    sbit  BUSFAULTACT_bit at NVIC_SHCSR.B1;
    const register unsigned short int MEMFAULTACT = 0;
    sbit  MEMFAULTACT_bit at NVIC_SHCSR.B0;

sfr far unsigned long   volatile NVIC_CFSR            absolute 0xE000ED28;
    const register unsigned short int DIVBYZERO = 25;
    sbit  DIVBYZERO_bit at NVIC_CFSR.B25;
    const register unsigned short int UNALIGNED = 24;
    sbit  UNALIGNED_bit at NVIC_CFSR.B24;
    const register unsigned short int NOCP = 19;
    sbit  NOCP_bit at NVIC_CFSR.B19;
    const register unsigned short int INVPC = 18;
    sbit  INVPC_bit at NVIC_CFSR.B18;
    const register unsigned short int INVSTATE = 17;
    sbit  INVSTATE_bit at NVIC_CFSR.B17;
    const register unsigned short int UNDEFINSTR = 16;
    sbit  UNDEFINSTR_bit at NVIC_CFSR.B16;
    const register unsigned short int BFARVALID = 15;
    sbit  BFARVALID_bit at NVIC_CFSR.B15;
    const register unsigned short int LSPERR = 13;
    sbit  LSPERR_bit at NVIC_CFSR.B13;
    const register unsigned short int STKERR = 12;
    sbit  STKERR_bit at NVIC_CFSR.B12;
    const register unsigned short int UNSTKERR = 11;
    sbit  UNSTKERR_bit at NVIC_CFSR.B11;
    const register unsigned short int IMPRECISERR = 10;
    sbit  IMPRECISERR_bit at NVIC_CFSR.B10;
    const register unsigned short int PRECISERR = 9;
    sbit  PRECISERR_bit at NVIC_CFSR.B9;
    const register unsigned short int IBUSERR = 8;
    sbit  IBUSERR_bit at NVIC_CFSR.B8;
    const register unsigned short int MMARVALID = 7;
    sbit  MMARVALID_bit at NVIC_CFSR.B7;
    const register unsigned short int MLSPERR = 5;
    sbit  MLSPERR_bit at NVIC_CFSR.B5;
    const register unsigned short int MSTKERR = 4;
    sbit  MSTKERR_bit at NVIC_CFSR.B4;
    const register unsigned short int MUNSTKERR = 3;
    sbit  MUNSTKERR_bit at NVIC_CFSR.B3;
    const register unsigned short int DACCVIOL = 1;
    sbit  DACCVIOL_bit at NVIC_CFSR.B1;
    const register unsigned short int IACCVIOL = 0;
    sbit  IACCVIOL_bit at NVIC_CFSR.B0;

sfr far unsigned long   volatile NVIC_HFSR            absolute 0xE000ED2C;
    const register unsigned short int DEBUGEVT = 31;
    sbit  DEBUGEVT_bit at NVIC_HFSR.B31;
    const register unsigned short int FORCED = 30;
    sbit  FORCED_bit at NVIC_HFSR.B30;
    const register unsigned short int VECTTBL = 1;
    sbit  VECTTBL_bit at NVIC_HFSR.B1;

sfr far unsigned long   volatile NVIC_DFSR            absolute 0xE000ED30;
    const register unsigned short int EXTERNAL_ = 4;
    sbit  EXTERNAL_bit at NVIC_DFSR.B4;
    const register unsigned short int VCATCH = 3;
    sbit  VCATCH_bit at NVIC_DFSR.B3;
    const register unsigned short int DWTTRAP = 2;
    sbit  DWTTRAP_bit at NVIC_DFSR.B2;
    const register unsigned short int BKPT = 1;
    sbit  BKPT_bit at NVIC_DFSR.B1;
    const register unsigned short int HALTED = 0;
    sbit  HALTED_bit at NVIC_DFSR.B0;

sfr far unsigned long   volatile NVIC_MMFAR           absolute 0xE000ED34;
    const register unsigned short int ADDRESS0 = 0;
    sbit  ADDRESS0_bit at NVIC_MMFAR.B0;
    const register unsigned short int ADDRESS1 = 1;
    sbit  ADDRESS1_bit at NVIC_MMFAR.B1;
    const register unsigned short int ADDRESS2 = 2;
    sbit  ADDRESS2_bit at NVIC_MMFAR.B2;
    const register unsigned short int ADDRESS3 = 3;
    sbit  ADDRESS3_bit at NVIC_MMFAR.B3;
    const register unsigned short int ADDRESS4 = 4;
    sbit  ADDRESS4_bit at NVIC_MMFAR.B4;
    const register unsigned short int ADDRESS5 = 5;
    sbit  ADDRESS5_bit at NVIC_MMFAR.B5;
    const register unsigned short int ADDRESS6 = 6;
    sbit  ADDRESS6_bit at NVIC_MMFAR.B6;
    const register unsigned short int ADDRESS7 = 7;
    sbit  ADDRESS7_bit at NVIC_MMFAR.B7;
    const register unsigned short int ADDRESS8 = 8;
    sbit  ADDRESS8_bit at NVIC_MMFAR.B8;
    const register unsigned short int ADDRESS9 = 9;
    sbit  ADDRESS9_bit at NVIC_MMFAR.B9;
    const register unsigned short int ADDRESS10 = 10;
    sbit  ADDRESS10_bit at NVIC_MMFAR.B10;
    const register unsigned short int ADDRESS11 = 11;
    sbit  ADDRESS11_bit at NVIC_MMFAR.B11;
    const register unsigned short int ADDRESS12 = 12;
    sbit  ADDRESS12_bit at NVIC_MMFAR.B12;
    const register unsigned short int ADDRESS13 = 13;
    sbit  ADDRESS13_bit at NVIC_MMFAR.B13;
    const register unsigned short int ADDRESS14 = 14;
    sbit  ADDRESS14_bit at NVIC_MMFAR.B14;
    const register unsigned short int ADDRESS15 = 15;
    sbit  ADDRESS15_bit at NVIC_MMFAR.B15;
    const register unsigned short int ADDRESS16 = 16;
    sbit  ADDRESS16_bit at NVIC_MMFAR.B16;
    const register unsigned short int ADDRESS17 = 17;
    sbit  ADDRESS17_bit at NVIC_MMFAR.B17;
    const register unsigned short int ADDRESS18 = 18;
    sbit  ADDRESS18_bit at NVIC_MMFAR.B18;
    const register unsigned short int ADDRESS19 = 19;
    sbit  ADDRESS19_bit at NVIC_MMFAR.B19;
    const register unsigned short int ADDRESS20 = 20;
    sbit  ADDRESS20_bit at NVIC_MMFAR.B20;
    const register unsigned short int ADDRESS21 = 21;
    sbit  ADDRESS21_bit at NVIC_MMFAR.B21;
    const register unsigned short int ADDRESS22 = 22;
    sbit  ADDRESS22_bit at NVIC_MMFAR.B22;
    const register unsigned short int ADDRESS23 = 23;
    sbit  ADDRESS23_bit at NVIC_MMFAR.B23;
    const register unsigned short int ADDRESS24 = 24;
    sbit  ADDRESS24_bit at NVIC_MMFAR.B24;
    const register unsigned short int ADDRESS25 = 25;
    sbit  ADDRESS25_bit at NVIC_MMFAR.B25;
    const register unsigned short int ADDRESS26 = 26;
    sbit  ADDRESS26_bit at NVIC_MMFAR.B26;
    const register unsigned short int ADDRESS27 = 27;
    sbit  ADDRESS27_bit at NVIC_MMFAR.B27;
    const register unsigned short int ADDRESS28 = 28;
    sbit  ADDRESS28_bit at NVIC_MMFAR.B28;
    const register unsigned short int ADDRESS29 = 29;
    sbit  ADDRESS29_bit at NVIC_MMFAR.B29;
    const register unsigned short int ADDRESS30 = 30;
    sbit  ADDRESS30_bit at NVIC_MMFAR.B30;
    const register unsigned short int ADDRESS31 = 31;
    sbit  ADDRESS31_bit at NVIC_MMFAR.B31;

sfr far unsigned long   volatile NVIC_BFAR            absolute 0xE000ED38;
    sbit  ADDRESS0_NVIC_BFAR_bit at NVIC_BFAR.B0;
    sbit  ADDRESS1_NVIC_BFAR_bit at NVIC_BFAR.B1;
    sbit  ADDRESS2_NVIC_BFAR_bit at NVIC_BFAR.B2;
    sbit  ADDRESS3_NVIC_BFAR_bit at NVIC_BFAR.B3;
    sbit  ADDRESS4_NVIC_BFAR_bit at NVIC_BFAR.B4;
    sbit  ADDRESS5_NVIC_BFAR_bit at NVIC_BFAR.B5;
    sbit  ADDRESS6_NVIC_BFAR_bit at NVIC_BFAR.B6;
    sbit  ADDRESS7_NVIC_BFAR_bit at NVIC_BFAR.B7;
    sbit  ADDRESS8_NVIC_BFAR_bit at NVIC_BFAR.B8;
    sbit  ADDRESS9_NVIC_BFAR_bit at NVIC_BFAR.B9;
    sbit  ADDRESS10_NVIC_BFAR_bit at NVIC_BFAR.B10;
    sbit  ADDRESS11_NVIC_BFAR_bit at NVIC_BFAR.B11;
    sbit  ADDRESS12_NVIC_BFAR_bit at NVIC_BFAR.B12;
    sbit  ADDRESS13_NVIC_BFAR_bit at NVIC_BFAR.B13;
    sbit  ADDRESS14_NVIC_BFAR_bit at NVIC_BFAR.B14;
    sbit  ADDRESS15_NVIC_BFAR_bit at NVIC_BFAR.B15;
    sbit  ADDRESS16_NVIC_BFAR_bit at NVIC_BFAR.B16;
    sbit  ADDRESS17_NVIC_BFAR_bit at NVIC_BFAR.B17;
    sbit  ADDRESS18_NVIC_BFAR_bit at NVIC_BFAR.B18;
    sbit  ADDRESS19_NVIC_BFAR_bit at NVIC_BFAR.B19;
    sbit  ADDRESS20_NVIC_BFAR_bit at NVIC_BFAR.B20;
    sbit  ADDRESS21_NVIC_BFAR_bit at NVIC_BFAR.B21;
    sbit  ADDRESS22_NVIC_BFAR_bit at NVIC_BFAR.B22;
    sbit  ADDRESS23_NVIC_BFAR_bit at NVIC_BFAR.B23;
    sbit  ADDRESS24_NVIC_BFAR_bit at NVIC_BFAR.B24;
    sbit  ADDRESS25_NVIC_BFAR_bit at NVIC_BFAR.B25;
    sbit  ADDRESS26_NVIC_BFAR_bit at NVIC_BFAR.B26;
    sbit  ADDRESS27_NVIC_BFAR_bit at NVIC_BFAR.B27;
    sbit  ADDRESS28_NVIC_BFAR_bit at NVIC_BFAR.B28;
    sbit  ADDRESS29_NVIC_BFAR_bit at NVIC_BFAR.B29;
    sbit  ADDRESS30_NVIC_BFAR_bit at NVIC_BFAR.B30;
    sbit  ADDRESS31_NVIC_BFAR_bit at NVIC_BFAR.B31;

sfr far unsigned long   volatile NVIC_AFSR            absolute 0xE000ED3C;
    const register unsigned short int IMPDEF0 = 0;
    sbit  IMPDEF0_bit at NVIC_AFSR.B0;
    const register unsigned short int IMPDEF1 = 1;
    sbit  IMPDEF1_bit at NVIC_AFSR.B1;
    const register unsigned short int IMPDEF2 = 2;
    sbit  IMPDEF2_bit at NVIC_AFSR.B2;
    const register unsigned short int IMPDEF3 = 3;
    sbit  IMPDEF3_bit at NVIC_AFSR.B3;
    const register unsigned short int IMPDEF4 = 4;
    sbit  IMPDEF4_bit at NVIC_AFSR.B4;
    const register unsigned short int IMPDEF5 = 5;
    sbit  IMPDEF5_bit at NVIC_AFSR.B5;
    const register unsigned short int IMPDEF6 = 6;
    sbit  IMPDEF6_bit at NVIC_AFSR.B6;
    const register unsigned short int IMPDEF7 = 7;
    sbit  IMPDEF7_bit at NVIC_AFSR.B7;
    const register unsigned short int IMPDEF8 = 8;
    sbit  IMPDEF8_bit at NVIC_AFSR.B8;
    const register unsigned short int IMPDEF9 = 9;
    sbit  IMPDEF9_bit at NVIC_AFSR.B9;
    const register unsigned short int IMPDEF10 = 10;
    sbit  IMPDEF10_bit at NVIC_AFSR.B10;
    const register unsigned short int IMPDEF11 = 11;
    sbit  IMPDEF11_bit at NVIC_AFSR.B11;
    const register unsigned short int IMPDEF12 = 12;
    sbit  IMPDEF12_bit at NVIC_AFSR.B12;
    const register unsigned short int IMPDEF13 = 13;
    sbit  IMPDEF13_bit at NVIC_AFSR.B13;
    const register unsigned short int IMPDEF14 = 14;
    sbit  IMPDEF14_bit at NVIC_AFSR.B14;
    const register unsigned short int IMPDEF15 = 15;
    sbit  IMPDEF15_bit at NVIC_AFSR.B15;
    const register unsigned short int IMPDEF16 = 16;
    sbit  IMPDEF16_bit at NVIC_AFSR.B16;
    const register unsigned short int IMPDEF17 = 17;
    sbit  IMPDEF17_bit at NVIC_AFSR.B17;
    const register unsigned short int IMPDEF18 = 18;
    sbit  IMPDEF18_bit at NVIC_AFSR.B18;
    const register unsigned short int IMPDEF19 = 19;
    sbit  IMPDEF19_bit at NVIC_AFSR.B19;
    const register unsigned short int IMPDEF20 = 20;
    sbit  IMPDEF20_bit at NVIC_AFSR.B20;
    const register unsigned short int IMPDEF21 = 21;
    sbit  IMPDEF21_bit at NVIC_AFSR.B21;
    const register unsigned short int IMPDEF22 = 22;
    sbit  IMPDEF22_bit at NVIC_AFSR.B22;
    const register unsigned short int IMPDEF23 = 23;
    sbit  IMPDEF23_bit at NVIC_AFSR.B23;
    const register unsigned short int IMPDEF24 = 24;
    sbit  IMPDEF24_bit at NVIC_AFSR.B24;
    const register unsigned short int IMPDEF25 = 25;
    sbit  IMPDEF25_bit at NVIC_AFSR.B25;
    const register unsigned short int IMPDEF26 = 26;
    sbit  IMPDEF26_bit at NVIC_AFSR.B26;
    const register unsigned short int IMPDEF27 = 27;
    sbit  IMPDEF27_bit at NVIC_AFSR.B27;
    const register unsigned short int IMPDEF28 = 28;
    sbit  IMPDEF28_bit at NVIC_AFSR.B28;
    const register unsigned short int IMPDEF29 = 29;
    sbit  IMPDEF29_bit at NVIC_AFSR.B29;
    const register unsigned short int IMPDEF30 = 30;
    sbit  IMPDEF30_bit at NVIC_AFSR.B30;
    const register unsigned short int IMPDEF31 = 31;
    sbit  IMPDEF31_bit at NVIC_AFSR.B31;

sfr far unsigned long   volatile NVIC_PFR0            absolute 0xE000ED40;
    const register unsigned short int STATE10 = 4;
    sbit  STATE10_bit at NVIC_PFR0.B4;
    const register unsigned short int STATE11 = 5;
    sbit  STATE11_bit at NVIC_PFR0.B5;
    const register unsigned short int STATE12 = 6;
    sbit  STATE12_bit at NVIC_PFR0.B6;
    const register unsigned short int STATE13 = 7;
    sbit  STATE13_bit at NVIC_PFR0.B7;
    const register unsigned short int STATE00 = 0;
    sbit  STATE00_bit at NVIC_PFR0.B0;
    const register unsigned short int STATE01 = 1;
    sbit  STATE01_bit at NVIC_PFR0.B1;
    const register unsigned short int STATE02 = 2;
    sbit  STATE02_bit at NVIC_PFR0.B2;
    const register unsigned short int STATE03 = 3;
    sbit  STATE03_bit at NVIC_PFR0.B3;

sfr far unsigned long   volatile NVIC_PFR1            absolute 0xE000ED44;
    const register unsigned short int MICROCONTROLLER_PROGRAMMERS_MODEL0 = 8;
    sbit  MICROCONTROLLER_PROGRAMMERS_MODEL0_bit at NVIC_PFR1.B8;
    const register unsigned short int MICROCONTROLLER_PROGRAMMERS_MODEL1 = 9;
    sbit  MICROCONTROLLER_PROGRAMMERS_MODEL1_bit at NVIC_PFR1.B9;
    const register unsigned short int MICROCONTROLLER_PROGRAMMERS_MODEL2 = 10;
    sbit  MICROCONTROLLER_PROGRAMMERS_MODEL2_bit at NVIC_PFR1.B10;
    const register unsigned short int MICROCONTROLLER_PROGRAMMERS_MODEL3 = 11;
    sbit  MICROCONTROLLER_PROGRAMMERS_MODEL3_bit at NVIC_PFR1.B11;

sfr far unsigned long   volatile NVIC_DFR0            absolute 0xE000ED48;
    const register unsigned short int MICROCONTROLLER_DEBUG_MODEL0 = 20;
    sbit  MICROCONTROLLER_DEBUG_MODEL0_bit at NVIC_DFR0.B20;
    const register unsigned short int MICROCONTROLLER_DEBUG_MODEL1 = 21;
    sbit  MICROCONTROLLER_DEBUG_MODEL1_bit at NVIC_DFR0.B21;
    const register unsigned short int MICROCONTROLLER_DEBUG_MODEL2 = 22;
    sbit  MICROCONTROLLER_DEBUG_MODEL2_bit at NVIC_DFR0.B22;
    const register unsigned short int MICROCONTROLLER_DEBUG_MODEL3 = 23;
    sbit  MICROCONTROLLER_DEBUG_MODEL3_bit at NVIC_DFR0.B23;

sfr far unsigned long   volatile NVIC_AFR0            absolute 0xE000ED4C;
    const register unsigned short int AFR00 = 0;
    sbit  AFR00_bit at NVIC_AFR0.B0;
    const register unsigned short int AFR01 = 1;
    sbit  AFR01_bit at NVIC_AFR0.B1;
    const register unsigned short int AFR02 = 2;
    sbit  AFR02_bit at NVIC_AFR0.B2;
    const register unsigned short int AFR03 = 3;
    sbit  AFR03_bit at NVIC_AFR0.B3;
    const register unsigned short int AFR04 = 4;
    sbit  AFR04_bit at NVIC_AFR0.B4;
    const register unsigned short int AFR05 = 5;
    sbit  AFR05_bit at NVIC_AFR0.B5;
    const register unsigned short int AFR06 = 6;
    sbit  AFR06_bit at NVIC_AFR0.B6;
    const register unsigned short int AFR07 = 7;
    sbit  AFR07_bit at NVIC_AFR0.B7;
    const register unsigned short int AFR08 = 8;
    sbit  AFR08_bit at NVIC_AFR0.B8;
    const register unsigned short int AFR09 = 9;
    sbit  AFR09_bit at NVIC_AFR0.B9;
    const register unsigned short int AFR010 = 10;
    sbit  AFR010_bit at NVIC_AFR0.B10;
    const register unsigned short int AFR011 = 11;
    sbit  AFR011_bit at NVIC_AFR0.B11;
    const register unsigned short int AFR012 = 12;
    sbit  AFR012_bit at NVIC_AFR0.B12;
    const register unsigned short int AFR013 = 13;
    sbit  AFR013_bit at NVIC_AFR0.B13;
    const register unsigned short int AFR014 = 14;
    sbit  AFR014_bit at NVIC_AFR0.B14;
    const register unsigned short int AFR015 = 15;
    sbit  AFR015_bit at NVIC_AFR0.B15;
    const register unsigned short int AFR016 = 16;
    sbit  AFR016_bit at NVIC_AFR0.B16;
    const register unsigned short int AFR017 = 17;
    sbit  AFR017_bit at NVIC_AFR0.B17;
    const register unsigned short int AFR018 = 18;
    sbit  AFR018_bit at NVIC_AFR0.B18;
    const register unsigned short int AFR019 = 19;
    sbit  AFR019_bit at NVIC_AFR0.B19;
    const register unsigned short int AFR020 = 20;
    sbit  AFR020_bit at NVIC_AFR0.B20;
    const register unsigned short int AFR021 = 21;
    sbit  AFR021_bit at NVIC_AFR0.B21;
    const register unsigned short int AFR022 = 22;
    sbit  AFR022_bit at NVIC_AFR0.B22;
    const register unsigned short int AFR023 = 23;
    sbit  AFR023_bit at NVIC_AFR0.B23;
    const register unsigned short int AFR024 = 24;
    sbit  AFR024_bit at NVIC_AFR0.B24;
    const register unsigned short int AFR025 = 25;
    sbit  AFR025_bit at NVIC_AFR0.B25;
    const register unsigned short int AFR026 = 26;
    sbit  AFR026_bit at NVIC_AFR0.B26;
    const register unsigned short int AFR027 = 27;
    sbit  AFR027_bit at NVIC_AFR0.B27;
    const register unsigned short int AFR028 = 28;
    sbit  AFR028_bit at NVIC_AFR0.B28;
    const register unsigned short int AFR029 = 29;
    sbit  AFR029_bit at NVIC_AFR0.B29;
    const register unsigned short int AFR030 = 30;
    sbit  AFR030_bit at NVIC_AFR0.B30;
    const register unsigned short int AFR031 = 31;
    sbit  AFR031_bit at NVIC_AFR0.B31;

sfr far unsigned long   volatile NVIC_MMFR0           absolute 0xE000ED50;
    const register unsigned short int AUXILIARY_REGISTER_SUPPORT0 = 20;
    sbit  AUXILIARY_REGISTER_SUPPORT0_bit at NVIC_MMFR0.B20;
    const register unsigned short int AUXILIARY_REGISTER_SUPPORT1 = 21;
    sbit  AUXILIARY_REGISTER_SUPPORT1_bit at NVIC_MMFR0.B21;
    const register unsigned short int AUXILIARY_REGISTER_SUPPORT2 = 22;
    sbit  AUXILIARY_REGISTER_SUPPORT2_bit at NVIC_MMFR0.B22;
    const register unsigned short int AUXILIARY_REGISTER_SUPPORT3 = 23;
    sbit  AUXILIARY_REGISTER_SUPPORT3_bit at NVIC_MMFR0.B23;
    const register unsigned short int OUTER_NON_SHARABLE_SUPPORT0 = 12;
    sbit  OUTER_NON_SHARABLE_SUPPORT0_bit at NVIC_MMFR0.B12;
    const register unsigned short int OUTER_NON_SHARABLE_SUPPORT1 = 13;
    sbit  OUTER_NON_SHARABLE_SUPPORT1_bit at NVIC_MMFR0.B13;
    const register unsigned short int OUTER_NON_SHARABLE_SUPPORT2 = 14;
    sbit  OUTER_NON_SHARABLE_SUPPORT2_bit at NVIC_MMFR0.B14;
    const register unsigned short int OUTER_NON_SHARABLE_SUPPORT3 = 15;
    sbit  OUTER_NON_SHARABLE_SUPPORT3_bit at NVIC_MMFR0.B15;
    const register unsigned short int CACHE_COHERENCE_SUPPORT0 = 8;
    sbit  CACHE_COHERENCE_SUPPORT0_bit at NVIC_MMFR0.B8;
    const register unsigned short int CACHE_COHERENCE_SUPPORT1 = 9;
    sbit  CACHE_COHERENCE_SUPPORT1_bit at NVIC_MMFR0.B9;
    const register unsigned short int CACHE_COHERENCE_SUPPORT2 = 10;
    sbit  CACHE_COHERENCE_SUPPORT2_bit at NVIC_MMFR0.B10;
    const register unsigned short int CACHE_COHERENCE_SUPPORT3 = 11;
    sbit  CACHE_COHERENCE_SUPPORT3_bit at NVIC_MMFR0.B11;
    const register unsigned short int PMSA_SUPPORT0 = 4;
    sbit  PMSA_SUPPORT0_bit at NVIC_MMFR0.B4;
    const register unsigned short int PMSA_SUPPORT1 = 5;
    sbit  PMSA_SUPPORT1_bit at NVIC_MMFR0.B5;
    const register unsigned short int PMSA_SUPPORT2 = 6;
    sbit  PMSA_SUPPORT2_bit at NVIC_MMFR0.B6;
    const register unsigned short int PMSA_SUPPORT3 = 7;
    sbit  PMSA_SUPPORT3_bit at NVIC_MMFR0.B7;

sfr far unsigned long   volatile NVIC_MMFR1           absolute 0xE000ED54;
    const register unsigned short int MMFR10 = 0;
    sbit  MMFR10_bit at NVIC_MMFR1.B0;
    const register unsigned short int MMFR11 = 1;
    sbit  MMFR11_bit at NVIC_MMFR1.B1;
    const register unsigned short int MMFR12 = 2;
    sbit  MMFR12_bit at NVIC_MMFR1.B2;
    const register unsigned short int MMFR13 = 3;
    sbit  MMFR13_bit at NVIC_MMFR1.B3;
    const register unsigned short int MMFR14 = 4;
    sbit  MMFR14_bit at NVIC_MMFR1.B4;
    const register unsigned short int MMFR15 = 5;
    sbit  MMFR15_bit at NVIC_MMFR1.B5;
    const register unsigned short int MMFR16 = 6;
    sbit  MMFR16_bit at NVIC_MMFR1.B6;
    const register unsigned short int MMFR17 = 7;
    sbit  MMFR17_bit at NVIC_MMFR1.B7;
    const register unsigned short int MMFR18 = 8;
    sbit  MMFR18_bit at NVIC_MMFR1.B8;
    const register unsigned short int MMFR19 = 9;
    sbit  MMFR19_bit at NVIC_MMFR1.B9;
    const register unsigned short int MMFR110 = 10;
    sbit  MMFR110_bit at NVIC_MMFR1.B10;
    const register unsigned short int MMFR111 = 11;
    sbit  MMFR111_bit at NVIC_MMFR1.B11;
    const register unsigned short int MMFR112 = 12;
    sbit  MMFR112_bit at NVIC_MMFR1.B12;
    const register unsigned short int MMFR113 = 13;
    sbit  MMFR113_bit at NVIC_MMFR1.B13;
    const register unsigned short int MMFR114 = 14;
    sbit  MMFR114_bit at NVIC_MMFR1.B14;
    const register unsigned short int MMFR115 = 15;
    sbit  MMFR115_bit at NVIC_MMFR1.B15;
    const register unsigned short int MMFR116 = 16;
    sbit  MMFR116_bit at NVIC_MMFR1.B16;
    const register unsigned short int MMFR117 = 17;
    sbit  MMFR117_bit at NVIC_MMFR1.B17;
    const register unsigned short int MMFR118 = 18;
    sbit  MMFR118_bit at NVIC_MMFR1.B18;
    const register unsigned short int MMFR119 = 19;
    sbit  MMFR119_bit at NVIC_MMFR1.B19;
    const register unsigned short int MMFR120 = 20;
    sbit  MMFR120_bit at NVIC_MMFR1.B20;
    const register unsigned short int MMFR121 = 21;
    sbit  MMFR121_bit at NVIC_MMFR1.B21;
    const register unsigned short int MMFR122 = 22;
    sbit  MMFR122_bit at NVIC_MMFR1.B22;
    const register unsigned short int MMFR123 = 23;
    sbit  MMFR123_bit at NVIC_MMFR1.B23;
    const register unsigned short int MMFR124 = 24;
    sbit  MMFR124_bit at NVIC_MMFR1.B24;
    const register unsigned short int MMFR125 = 25;
    sbit  MMFR125_bit at NVIC_MMFR1.B25;
    const register unsigned short int MMFR126 = 26;
    sbit  MMFR126_bit at NVIC_MMFR1.B26;
    const register unsigned short int MMFR127 = 27;
    sbit  MMFR127_bit at NVIC_MMFR1.B27;
    const register unsigned short int MMFR128 = 28;
    sbit  MMFR128_bit at NVIC_MMFR1.B28;
    const register unsigned short int MMFR129 = 29;
    sbit  MMFR129_bit at NVIC_MMFR1.B29;
    const register unsigned short int MMFR130 = 30;
    sbit  MMFR130_bit at NVIC_MMFR1.B30;
    const register unsigned short int MMFR131 = 31;
    sbit  MMFR131_bit at NVIC_MMFR1.B31;

sfr far unsigned long   volatile NVIC_MMFR2           absolute 0xE000ED58;
    const register unsigned short int WAIT_FOR_INTERRUPT_STALLING0 = 24;
    sbit  WAIT_FOR_INTERRUPT_STALLING0_bit at NVIC_MMFR2.B24;
    const register unsigned short int WAIT_FOR_INTERRUPT_STALLING1 = 25;
    sbit  WAIT_FOR_INTERRUPT_STALLING1_bit at NVIC_MMFR2.B25;
    const register unsigned short int WAIT_FOR_INTERRUPT_STALLING2 = 26;
    sbit  WAIT_FOR_INTERRUPT_STALLING2_bit at NVIC_MMFR2.B26;
    const register unsigned short int WAIT_FOR_INTERRUPT_STALLING3 = 27;
    sbit  WAIT_FOR_INTERRUPT_STALLING3_bit at NVIC_MMFR2.B27;

sfr far unsigned long   volatile NVIC_MMFR3           absolute 0xE000ED5C;
    const register unsigned short int MMFR30 = 0;
    sbit  MMFR30_bit at NVIC_MMFR3.B0;
    const register unsigned short int MMFR31 = 1;
    sbit  MMFR31_bit at NVIC_MMFR3.B1;
    const register unsigned short int MMFR32 = 2;
    sbit  MMFR32_bit at NVIC_MMFR3.B2;
    const register unsigned short int MMFR33 = 3;
    sbit  MMFR33_bit at NVIC_MMFR3.B3;
    const register unsigned short int MMFR34 = 4;
    sbit  MMFR34_bit at NVIC_MMFR3.B4;
    const register unsigned short int MMFR35 = 5;
    sbit  MMFR35_bit at NVIC_MMFR3.B5;
    const register unsigned short int MMFR36 = 6;
    sbit  MMFR36_bit at NVIC_MMFR3.B6;
    const register unsigned short int MMFR37 = 7;
    sbit  MMFR37_bit at NVIC_MMFR3.B7;
    const register unsigned short int MMFR38 = 8;
    sbit  MMFR38_bit at NVIC_MMFR3.B8;
    const register unsigned short int MMFR39 = 9;
    sbit  MMFR39_bit at NVIC_MMFR3.B9;
    const register unsigned short int MMFR310 = 10;
    sbit  MMFR310_bit at NVIC_MMFR3.B10;
    const register unsigned short int MMFR311 = 11;
    sbit  MMFR311_bit at NVIC_MMFR3.B11;
    const register unsigned short int MMFR312 = 12;
    sbit  MMFR312_bit at NVIC_MMFR3.B12;
    const register unsigned short int MMFR313 = 13;
    sbit  MMFR313_bit at NVIC_MMFR3.B13;
    const register unsigned short int MMFR314 = 14;
    sbit  MMFR314_bit at NVIC_MMFR3.B14;
    const register unsigned short int MMFR315 = 15;
    sbit  MMFR315_bit at NVIC_MMFR3.B15;
    const register unsigned short int MMFR316 = 16;
    sbit  MMFR316_bit at NVIC_MMFR3.B16;
    const register unsigned short int MMFR317 = 17;
    sbit  MMFR317_bit at NVIC_MMFR3.B17;
    const register unsigned short int MMFR318 = 18;
    sbit  MMFR318_bit at NVIC_MMFR3.B18;
    const register unsigned short int MMFR319 = 19;
    sbit  MMFR319_bit at NVIC_MMFR3.B19;
    const register unsigned short int MMFR320 = 20;
    sbit  MMFR320_bit at NVIC_MMFR3.B20;
    const register unsigned short int MMFR321 = 21;
    sbit  MMFR321_bit at NVIC_MMFR3.B21;
    const register unsigned short int MMFR322 = 22;
    sbit  MMFR322_bit at NVIC_MMFR3.B22;
    const register unsigned short int MMFR323 = 23;
    sbit  MMFR323_bit at NVIC_MMFR3.B23;
    const register unsigned short int MMFR324 = 24;
    sbit  MMFR324_bit at NVIC_MMFR3.B24;
    const register unsigned short int MMFR325 = 25;
    sbit  MMFR325_bit at NVIC_MMFR3.B25;
    const register unsigned short int MMFR326 = 26;
    sbit  MMFR326_bit at NVIC_MMFR3.B26;
    const register unsigned short int MMFR327 = 27;
    sbit  MMFR327_bit at NVIC_MMFR3.B27;
    const register unsigned short int MMFR328 = 28;
    sbit  MMFR328_bit at NVIC_MMFR3.B28;
    const register unsigned short int MMFR329 = 29;
    sbit  MMFR329_bit at NVIC_MMFR3.B29;
    const register unsigned short int MMFR330 = 30;
    sbit  MMFR330_bit at NVIC_MMFR3.B30;
    const register unsigned short int MMFR331 = 31;
    sbit  MMFR331_bit at NVIC_MMFR3.B31;

sfr far unsigned long   volatile NVIC_ISAR0           absolute 0xE000ED60;
    const register unsigned short int DIVIDE_INSTRS0 = 24;
    sbit  DIVIDE_INSTRS0_bit at NVIC_ISAR0.B24;
    const register unsigned short int DIVIDE_INSTRS1 = 25;
    sbit  DIVIDE_INSTRS1_bit at NVIC_ISAR0.B25;
    const register unsigned short int DIVIDE_INSTRS2 = 26;
    sbit  DIVIDE_INSTRS2_bit at NVIC_ISAR0.B26;
    const register unsigned short int DIVIDE_INSTRS3 = 27;
    sbit  DIVIDE_INSTRS3_bit at NVIC_ISAR0.B27;
    const register unsigned short int DEBUG_INSTRS0 = 20;
    sbit  DEBUG_INSTRS0_bit at NVIC_ISAR0.B20;
    const register unsigned short int DEBUG_INSTRS1 = 21;
    sbit  DEBUG_INSTRS1_bit at NVIC_ISAR0.B21;
    const register unsigned short int DEBUG_INSTRS2 = 22;
    sbit  DEBUG_INSTRS2_bit at NVIC_ISAR0.B22;
    const register unsigned short int DEBUG_INSTRS3 = 23;
    sbit  DEBUG_INSTRS3_bit at NVIC_ISAR0.B23;
    const register unsigned short int COPROC_INSTRS0 = 16;
    sbit  COPROC_INSTRS0_bit at NVIC_ISAR0.B16;
    const register unsigned short int COPROC_INSTRS1 = 17;
    sbit  COPROC_INSTRS1_bit at NVIC_ISAR0.B17;
    const register unsigned short int COPROC_INSTRS2 = 18;
    sbit  COPROC_INSTRS2_bit at NVIC_ISAR0.B18;
    const register unsigned short int COPROC_INSTRS3 = 19;
    sbit  COPROC_INSTRS3_bit at NVIC_ISAR0.B19;
    const register unsigned short int CMPBRANCH_INSTRS0 = 12;
    sbit  CMPBRANCH_INSTRS0_bit at NVIC_ISAR0.B12;
    const register unsigned short int CMPBRANCH_INSTRS1 = 13;
    sbit  CMPBRANCH_INSTRS1_bit at NVIC_ISAR0.B13;
    const register unsigned short int CMPBRANCH_INSTRS2 = 14;
    sbit  CMPBRANCH_INSTRS2_bit at NVIC_ISAR0.B14;
    const register unsigned short int CMPBRANCH_INSTRS3 = 15;
    sbit  CMPBRANCH_INSTRS3_bit at NVIC_ISAR0.B15;
    const register unsigned short int BITFIELD_INSTRS0 = 8;
    sbit  BITFIELD_INSTRS0_bit at NVIC_ISAR0.B8;
    const register unsigned short int BITFIELD_INSTRS1 = 9;
    sbit  BITFIELD_INSTRS1_bit at NVIC_ISAR0.B9;
    const register unsigned short int BITFIELD_INSTRS2 = 10;
    sbit  BITFIELD_INSTRS2_bit at NVIC_ISAR0.B10;
    const register unsigned short int BITFIELD_INSTRS3 = 11;
    sbit  BITFIELD_INSTRS3_bit at NVIC_ISAR0.B11;
    const register unsigned short int BITCOUNT_INSTRS0 = 4;
    sbit  BITCOUNT_INSTRS0_bit at NVIC_ISAR0.B4;
    const register unsigned short int BITCOUNT_INSTRS1 = 5;
    sbit  BITCOUNT_INSTRS1_bit at NVIC_ISAR0.B5;
    const register unsigned short int BITCOUNT_INSTRS2 = 6;
    sbit  BITCOUNT_INSTRS2_bit at NVIC_ISAR0.B6;
    const register unsigned short int BITCOUNT_INSTRS3 = 7;
    sbit  BITCOUNT_INSTRS3_bit at NVIC_ISAR0.B7;

sfr far unsigned long   volatile NVIC_ISAR1           absolute 0xE000ED64;
    const register unsigned short int INTERWORK_INSTRS0 = 24;
    sbit  INTERWORK_INSTRS0_bit at NVIC_ISAR1.B24;
    const register unsigned short int INTERWORK_INSTRS1 = 25;
    sbit  INTERWORK_INSTRS1_bit at NVIC_ISAR1.B25;
    const register unsigned short int INTERWORK_INSTRS2 = 26;
    sbit  INTERWORK_INSTRS2_bit at NVIC_ISAR1.B26;
    const register unsigned short int INTERWORK_INSTRS3 = 27;
    sbit  INTERWORK_INSTRS3_bit at NVIC_ISAR1.B27;
    const register unsigned short int IMMEDIATE_INSTRS0 = 20;
    sbit  IMMEDIATE_INSTRS0_bit at NVIC_ISAR1.B20;
    const register unsigned short int IMMEDIATE_INSTRS1 = 21;
    sbit  IMMEDIATE_INSTRS1_bit at NVIC_ISAR1.B21;
    const register unsigned short int IMMEDIATE_INSTRS2 = 22;
    sbit  IMMEDIATE_INSTRS2_bit at NVIC_ISAR1.B22;
    const register unsigned short int IMMEDIATE_INSTRS3 = 23;
    sbit  IMMEDIATE_INSTRS3_bit at NVIC_ISAR1.B23;
    const register unsigned short int IFTHEN_INSTRS0 = 16;
    sbit  IFTHEN_INSTRS0_bit at NVIC_ISAR1.B16;
    const register unsigned short int IFTHEN_INSTRS1 = 17;
    sbit  IFTHEN_INSTRS1_bit at NVIC_ISAR1.B17;
    const register unsigned short int IFTHEN_INSTRS2 = 18;
    sbit  IFTHEN_INSTRS2_bit at NVIC_ISAR1.B18;
    const register unsigned short int IFTHEN_INSTRS3 = 19;
    sbit  IFTHEN_INSTRS3_bit at NVIC_ISAR1.B19;
    const register unsigned short int EXTEND_INSRS0 = 12;
    sbit  EXTEND_INSRS0_bit at NVIC_ISAR1.B12;
    const register unsigned short int EXTEND_INSRS1 = 13;
    sbit  EXTEND_INSRS1_bit at NVIC_ISAR1.B13;
    const register unsigned short int EXTEND_INSRS2 = 14;
    sbit  EXTEND_INSRS2_bit at NVIC_ISAR1.B14;
    const register unsigned short int EXTEND_INSRS3 = 15;
    sbit  EXTEND_INSRS3_bit at NVIC_ISAR1.B15;

sfr far unsigned long   volatile NVIC_ISAR2           absolute 0xE000ED68;
    const register unsigned short int REVERSAL_INSTRS0 = 28;
    sbit  REVERSAL_INSTRS0_bit at NVIC_ISAR2.B28;
    const register unsigned short int REVERSAL_INSTRS1 = 29;
    sbit  REVERSAL_INSTRS1_bit at NVIC_ISAR2.B29;
    const register unsigned short int REVERSAL_INSTRS2 = 30;
    sbit  REVERSAL_INSTRS2_bit at NVIC_ISAR2.B30;
    const register unsigned short int REVERSAL_INSTRS3 = 31;
    sbit  REVERSAL_INSTRS3_bit at NVIC_ISAR2.B31;
    const register unsigned short int MULTU_INSTRS0 = 20;
    sbit  MULTU_INSTRS0_bit at NVIC_ISAR2.B20;
    const register unsigned short int MULTU_INSTRS1 = 21;
    sbit  MULTU_INSTRS1_bit at NVIC_ISAR2.B21;
    const register unsigned short int MULTU_INSTRS2 = 22;
    sbit  MULTU_INSTRS2_bit at NVIC_ISAR2.B22;
    const register unsigned short int MULTU_INSTRS3 = 23;
    sbit  MULTU_INSTRS3_bit at NVIC_ISAR2.B23;
    const register unsigned short int MULTS_INSTRS0 = 16;
    sbit  MULTS_INSTRS0_bit at NVIC_ISAR2.B16;
    const register unsigned short int MULTS_INSTRS1 = 17;
    sbit  MULTS_INSTRS1_bit at NVIC_ISAR2.B17;
    const register unsigned short int MULTS_INSTRS2 = 18;
    sbit  MULTS_INSTRS2_bit at NVIC_ISAR2.B18;
    const register unsigned short int MULTS_INSTRS3 = 19;
    sbit  MULTS_INSTRS3_bit at NVIC_ISAR2.B19;
    const register unsigned short int MULT_INSTRS0 = 12;
    sbit  MULT_INSTRS0_bit at NVIC_ISAR2.B12;
    const register unsigned short int MULT_INSTRS1 = 13;
    sbit  MULT_INSTRS1_bit at NVIC_ISAR2.B13;
    const register unsigned short int MULT_INSTRS2 = 14;
    sbit  MULT_INSTRS2_bit at NVIC_ISAR2.B14;
    const register unsigned short int MULT_INSTRS3 = 15;
    sbit  MULT_INSTRS3_bit at NVIC_ISAR2.B15;
    const register unsigned short int MULTIACCESSINT_INSTRS0 = 8;
    sbit  MULTIACCESSINT_INSTRS0_bit at NVIC_ISAR2.B8;
    const register unsigned short int MULTIACCESSINT_INSTRS1 = 9;
    sbit  MULTIACCESSINT_INSTRS1_bit at NVIC_ISAR2.B9;
    const register unsigned short int MULTIACCESSINT_INSTRS2 = 10;
    sbit  MULTIACCESSINT_INSTRS2_bit at NVIC_ISAR2.B10;
    const register unsigned short int MULTIACCESSINT_INSTRS3 = 11;
    sbit  MULTIACCESSINT_INSTRS3_bit at NVIC_ISAR2.B11;
    const register unsigned short int MEMHINT_INSTRS0 = 4;
    sbit  MEMHINT_INSTRS0_bit at NVIC_ISAR2.B4;
    const register unsigned short int MEMHINT_INSTRS1 = 5;
    sbit  MEMHINT_INSTRS1_bit at NVIC_ISAR2.B5;
    const register unsigned short int MEMHINT_INSTRS2 = 6;
    sbit  MEMHINT_INSTRS2_bit at NVIC_ISAR2.B6;
    const register unsigned short int MEMHINT_INSTRS3 = 7;
    sbit  MEMHINT_INSTRS3_bit at NVIC_ISAR2.B7;
    const register unsigned short int LOADSTORE_INSTRS0 = 0;
    sbit  LOADSTORE_INSTRS0_bit at NVIC_ISAR2.B0;
    const register unsigned short int LOADSTORE_INSTRS1 = 1;
    sbit  LOADSTORE_INSTRS1_bit at NVIC_ISAR2.B1;
    const register unsigned short int LOADSTORE_INSTRS2 = 2;
    sbit  LOADSTORE_INSTRS2_bit at NVIC_ISAR2.B2;
    const register unsigned short int LOADSTORE_INSTRS3 = 3;
    sbit  LOADSTORE_INSTRS3_bit at NVIC_ISAR2.B3;

sfr far unsigned long   volatile NVIC_ISAR3           absolute 0xE000ED6C;
    const register unsigned short int TRUENOP_INSTRS0 = 24;
    sbit  TRUENOP_INSTRS0_bit at NVIC_ISAR3.B24;
    const register unsigned short int TRUENOP_INSTRS1 = 25;
    sbit  TRUENOP_INSTRS1_bit at NVIC_ISAR3.B25;
    const register unsigned short int TRUENOP_INSTRS2 = 26;
    sbit  TRUENOP_INSTRS2_bit at NVIC_ISAR3.B26;
    const register unsigned short int TRUENOP_INSTRS3 = 27;
    sbit  TRUENOP_INSTRS3_bit at NVIC_ISAR3.B27;
    const register unsigned short int THUMBCOPY_INSTRS0 = 20;
    sbit  THUMBCOPY_INSTRS0_bit at NVIC_ISAR3.B20;
    const register unsigned short int THUMBCOPY_INSTRS1 = 21;
    sbit  THUMBCOPY_INSTRS1_bit at NVIC_ISAR3.B21;
    const register unsigned short int THUMBCOPY_INSTRS2 = 22;
    sbit  THUMBCOPY_INSTRS2_bit at NVIC_ISAR3.B22;
    const register unsigned short int THUMBCOPY_INSTRS3 = 23;
    sbit  THUMBCOPY_INSTRS3_bit at NVIC_ISAR3.B23;
    const register unsigned short int TABBRANCH_INSTRS0 = 16;
    sbit  TABBRANCH_INSTRS0_bit at NVIC_ISAR3.B16;
    const register unsigned short int TABBRANCH_INSTRS1 = 17;
    sbit  TABBRANCH_INSTRS1_bit at NVIC_ISAR3.B17;
    const register unsigned short int TABBRANCH_INSTRS2 = 18;
    sbit  TABBRANCH_INSTRS2_bit at NVIC_ISAR3.B18;
    const register unsigned short int TABBRANCH_INSTRS3 = 19;
    sbit  TABBRANCH_INSTRS3_bit at NVIC_ISAR3.B19;
    const register unsigned short int SYNCPRIM_INSTRS0 = 12;
    sbit  SYNCPRIM_INSTRS0_bit at NVIC_ISAR3.B12;
    const register unsigned short int SYNCPRIM_INSTRS1 = 13;
    sbit  SYNCPRIM_INSTRS1_bit at NVIC_ISAR3.B13;
    const register unsigned short int SYNCPRIM_INSTRS2 = 14;
    sbit  SYNCPRIM_INSTRS2_bit at NVIC_ISAR3.B14;
    const register unsigned short int SYNCPRIM_INSTRS3 = 15;
    sbit  SYNCPRIM_INSTRS3_bit at NVIC_ISAR3.B15;
    const register unsigned short int SVC_INSTRS0 = 8;
    sbit  SVC_INSTRS0_bit at NVIC_ISAR3.B8;
    const register unsigned short int SVC_INSTRS1 = 9;
    sbit  SVC_INSTRS1_bit at NVIC_ISAR3.B9;
    const register unsigned short int SVC_INSTRS2 = 10;
    sbit  SVC_INSTRS2_bit at NVIC_ISAR3.B10;
    const register unsigned short int SVC_INSTRS3 = 11;
    sbit  SVC_INSTRS3_bit at NVIC_ISAR3.B11;
    const register unsigned short int SIMD_INSTRS0 = 4;
    sbit  SIMD_INSTRS0_bit at NVIC_ISAR3.B4;
    const register unsigned short int SIMD_INSTRS1 = 5;
    sbit  SIMD_INSTRS1_bit at NVIC_ISAR3.B5;
    const register unsigned short int SIMD_INSTRS2 = 6;
    sbit  SIMD_INSTRS2_bit at NVIC_ISAR3.B6;
    const register unsigned short int SIMD_INSTRS3 = 7;
    sbit  SIMD_INSTRS3_bit at NVIC_ISAR3.B7;
    const register unsigned short int SATRUATE_INSTRS0 = 0;
    sbit  SATRUATE_INSTRS0_bit at NVIC_ISAR3.B0;
    const register unsigned short int SATRUATE_INSTRS1 = 1;
    sbit  SATRUATE_INSTRS1_bit at NVIC_ISAR3.B1;
    const register unsigned short int SATRUATE_INSTRS2 = 2;
    sbit  SATRUATE_INSTRS2_bit at NVIC_ISAR3.B2;
    const register unsigned short int SATRUATE_INSTRS3 = 3;
    sbit  SATRUATE_INSTRS3_bit at NVIC_ISAR3.B3;

sfr far unsigned long   volatile NVIC_ISAR4           absolute 0xE000ED70;
    const register unsigned short int PSR_M_INSTRS0 = 24;
    sbit  PSR_M_INSTRS0_bit at NVIC_ISAR4.B24;
    const register unsigned short int PSR_M_INSTRS1 = 25;
    sbit  PSR_M_INSTRS1_bit at NVIC_ISAR4.B25;
    const register unsigned short int PSR_M_INSTRS2 = 26;
    sbit  PSR_M_INSTRS2_bit at NVIC_ISAR4.B26;
    const register unsigned short int PSR_M_INSTRS3 = 27;
    sbit  PSR_M_INSTRS3_bit at NVIC_ISAR4.B27;
    const register unsigned short int SYNCPRIM_INSTRS_FRAC0 = 20;
    sbit  SYNCPRIM_INSTRS_FRAC0_bit at NVIC_ISAR4.B20;
    const register unsigned short int SYNCPRIM_INSTRS_FRAC1 = 21;
    sbit  SYNCPRIM_INSTRS_FRAC1_bit at NVIC_ISAR4.B21;
    const register unsigned short int SYNCPRIM_INSTRS_FRAC2 = 22;
    sbit  SYNCPRIM_INSTRS_FRAC2_bit at NVIC_ISAR4.B22;
    const register unsigned short int SYNCPRIM_INSTRS_FRAC3 = 23;
    sbit  SYNCPRIM_INSTRS_FRAC3_bit at NVIC_ISAR4.B23;
    const register unsigned short int BARRIER_INSTRS0 = 16;
    sbit  BARRIER_INSTRS0_bit at NVIC_ISAR4.B16;
    const register unsigned short int BARRIER_INSTRS1 = 17;
    sbit  BARRIER_INSTRS1_bit at NVIC_ISAR4.B17;
    const register unsigned short int BARRIER_INSTRS2 = 18;
    sbit  BARRIER_INSTRS2_bit at NVIC_ISAR4.B18;
    const register unsigned short int BARRIER_INSTRS3 = 19;
    sbit  BARRIER_INSTRS3_bit at NVIC_ISAR4.B19;
    const register unsigned short int WRITEBACK_INSTRS0 = 8;
    sbit  WRITEBACK_INSTRS0_bit at NVIC_ISAR4.B8;
    const register unsigned short int WRITEBACK_INSTRS1 = 9;
    sbit  WRITEBACK_INSTRS1_bit at NVIC_ISAR4.B9;
    const register unsigned short int WRITEBACK_INSTRS2 = 10;
    sbit  WRITEBACK_INSTRS2_bit at NVIC_ISAR4.B10;
    const register unsigned short int WRITEBACK_INSTRS3 = 11;
    sbit  WRITEBACK_INSTRS3_bit at NVIC_ISAR4.B11;
    const register unsigned short int WITHSHIFTS_INSTRS0 = 4;
    sbit  WITHSHIFTS_INSTRS0_bit at NVIC_ISAR4.B4;
    const register unsigned short int WITHSHIFTS_INSTRS1 = 5;
    sbit  WITHSHIFTS_INSTRS1_bit at NVIC_ISAR4.B5;
    const register unsigned short int WITHSHIFTS_INSTRS2 = 6;
    sbit  WITHSHIFTS_INSTRS2_bit at NVIC_ISAR4.B6;
    const register unsigned short int WITHSHIFTS_INSTRS3 = 7;
    sbit  WITHSHIFTS_INSTRS3_bit at NVIC_ISAR4.B7;
    const register unsigned short int UNPRIV_INSTRS0 = 0;
    sbit  UNPRIV_INSTRS0_bit at NVIC_ISAR4.B0;
    const register unsigned short int UNPRIV_INSTRS1 = 1;
    sbit  UNPRIV_INSTRS1_bit at NVIC_ISAR4.B1;
    const register unsigned short int UNPRIV_INSTRS2 = 2;
    sbit  UNPRIV_INSTRS2_bit at NVIC_ISAR4.B2;
    const register unsigned short int UNPRIV_INSTRS3 = 3;
    sbit  UNPRIV_INSTRS3_bit at NVIC_ISAR4.B3;

sfr far unsigned long   volatile NVIC_CPACR           absolute 0xE000ED88;
    const register unsigned short int CP110 = 22;
    sbit  CP110_bit at NVIC_CPACR.B22;
    const register unsigned short int CP111 = 23;
    sbit  CP111_bit at NVIC_CPACR.B23;
    const register unsigned short int CP100 = 20;
    sbit  CP100_bit at NVIC_CPACR.B20;
    const register unsigned short int CP101 = 21;
    sbit  CP101_bit at NVIC_CPACR.B21;

sfr far unsigned long   volatile NVIC_MPU_TYPE        absolute 0xE000ED90;
    const register unsigned short int IREGION0 = 16;
    sbit  IREGION0_bit at NVIC_MPU_TYPE.B16;
    const register unsigned short int IREGION1 = 17;
    sbit  IREGION1_bit at NVIC_MPU_TYPE.B17;
    const register unsigned short int IREGION2 = 18;
    sbit  IREGION2_bit at NVIC_MPU_TYPE.B18;
    const register unsigned short int IREGION3 = 19;
    sbit  IREGION3_bit at NVIC_MPU_TYPE.B19;
    const register unsigned short int IREGION4 = 20;
    sbit  IREGION4_bit at NVIC_MPU_TYPE.B20;
    const register unsigned short int IREGION5 = 21;
    sbit  IREGION5_bit at NVIC_MPU_TYPE.B21;
    const register unsigned short int IREGION6 = 22;
    sbit  IREGION6_bit at NVIC_MPU_TYPE.B22;
    const register unsigned short int IREGION7 = 23;
    sbit  IREGION7_bit at NVIC_MPU_TYPE.B23;
    const register unsigned short int DREGION0 = 8;
    sbit  DREGION0_bit at NVIC_MPU_TYPE.B8;
    const register unsigned short int DREGION1 = 9;
    sbit  DREGION1_bit at NVIC_MPU_TYPE.B9;
    const register unsigned short int DREGION2 = 10;
    sbit  DREGION2_bit at NVIC_MPU_TYPE.B10;
    const register unsigned short int DREGION3 = 11;
    sbit  DREGION3_bit at NVIC_MPU_TYPE.B11;
    const register unsigned short int DREGION4 = 12;
    sbit  DREGION4_bit at NVIC_MPU_TYPE.B12;
    const register unsigned short int DREGION5 = 13;
    sbit  DREGION5_bit at NVIC_MPU_TYPE.B13;
    const register unsigned short int DREGION6 = 14;
    sbit  DREGION6_bit at NVIC_MPU_TYPE.B14;
    const register unsigned short int DREGION7 = 15;
    sbit  DREGION7_bit at NVIC_MPU_TYPE.B15;
    const register unsigned short int SEPARATE = 0;
    sbit  SEPARATE_bit at NVIC_MPU_TYPE.B0;

sfr far unsigned long   volatile NVIC_MPU_CTRL        absolute 0xE000ED94;
    const register unsigned short int PRIVDEFENA = 2;
    sbit  PRIVDEFENA_bit at NVIC_MPU_CTRL.B2;
    const register unsigned short int HFNMIENA = 1;
    sbit  HFNMIENA_bit at NVIC_MPU_CTRL.B1;
    sbit  ENABLE_NVIC_MPU_CTRL_bit at NVIC_MPU_CTRL.B0;

sfr far unsigned long   volatile NVIC_MPU_RNR         absolute 0xE000ED98;
    const register unsigned short int REGION0 = 0;
    sbit  REGION0_bit at NVIC_MPU_RNR.B0;
    const register unsigned short int REGION1 = 1;
    sbit  REGION1_bit at NVIC_MPU_RNR.B1;
    const register unsigned short int REGION2 = 2;
    sbit  REGION2_bit at NVIC_MPU_RNR.B2;
    const register unsigned short int REGION3 = 3;
    sbit  REGION3_bit at NVIC_MPU_RNR.B3;
    const register unsigned short int REGION4 = 4;
    sbit  REGION4_bit at NVIC_MPU_RNR.B4;
    const register unsigned short int REGION5 = 5;
    sbit  REGION5_bit at NVIC_MPU_RNR.B5;
    const register unsigned short int REGION6 = 6;
    sbit  REGION6_bit at NVIC_MPU_RNR.B6;
    const register unsigned short int REGION7 = 7;
    sbit  REGION7_bit at NVIC_MPU_RNR.B7;

sfr far unsigned long   volatile NVIC_MPU_RBAR        absolute 0xE000ED9C;
    sbit  ADDR0_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B5;
    sbit  ADDR1_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B6;
    sbit  ADDR2_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B7;
    sbit  ADDR3_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B8;
    sbit  ADDR4_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B9;
    sbit  ADDR5_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B10;
    sbit  ADDR6_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B11;
    sbit  ADDR7_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B12;
    sbit  ADDR8_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B13;
    sbit  ADDR9_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B14;
    sbit  ADDR10_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B15;
    sbit  ADDR11_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B16;
    sbit  ADDR12_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B17;
    sbit  ADDR13_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B18;
    sbit  ADDR14_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B19;
    sbit  ADDR15_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B20;
    sbit  ADDR16_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B21;
    sbit  ADDR17_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B22;
    sbit  ADDR18_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B23;
    sbit  ADDR19_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B24;
    sbit  ADDR20_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B25;
    sbit  ADDR21_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B26;
    sbit  ADDR22_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B27;
    sbit  ADDR23_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B28;
    sbit  ADDR24_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B29;
    sbit  ADDR25_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B30;
    sbit  ADDR26_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B31;
    const register unsigned short int VALID = 4;
    sbit  VALID_bit at NVIC_MPU_RBAR.B4;
    sbit  REGION0_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B0;
    sbit  REGION1_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B1;
    sbit  REGION2_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B2;
    sbit  REGION3_NVIC_MPU_RBAR_bit at NVIC_MPU_RBAR.B3;

sfr far unsigned long   volatile NVIC_MPU_RASR        absolute 0xE000EDA0;
    const register unsigned short int XN = 28;
    sbit  XN_bit at NVIC_MPU_RASR.B28;
    const register unsigned short int AP0 = 24;
    sbit  AP0_bit at NVIC_MPU_RASR.B24;
    const register unsigned short int AP1 = 25;
    sbit  AP1_bit at NVIC_MPU_RASR.B25;
    const register unsigned short int AP2 = 26;
    sbit  AP2_bit at NVIC_MPU_RASR.B26;
    const register unsigned short int TEX0 = 19;
    sbit  TEX0_bit at NVIC_MPU_RASR.B19;
    const register unsigned short int TEX1 = 20;
    sbit  TEX1_bit at NVIC_MPU_RASR.B20;
    const register unsigned short int TEX2 = 21;
    sbit  TEX2_bit at NVIC_MPU_RASR.B21;
    const register unsigned short int S = 18;
    sbit  S_bit at NVIC_MPU_RASR.B18;
    const register unsigned short int C = 17;
    sbit  C_bit at NVIC_MPU_RASR.B17;
    const register unsigned short int B = 16;
    sbit  B_bit at NVIC_MPU_RASR.B16;
    const register unsigned short int SRD0 = 8;
    sbit  SRD0_bit at NVIC_MPU_RASR.B8;
    const register unsigned short int SRD1 = 9;
    sbit  SRD1_bit at NVIC_MPU_RASR.B9;
    const register unsigned short int SRD2 = 10;
    sbit  SRD2_bit at NVIC_MPU_RASR.B10;
    const register unsigned short int SRD3 = 11;
    sbit  SRD3_bit at NVIC_MPU_RASR.B11;
    const register unsigned short int SRD4 = 12;
    sbit  SRD4_bit at NVIC_MPU_RASR.B12;
    const register unsigned short int SRD5 = 13;
    sbit  SRD5_bit at NVIC_MPU_RASR.B13;
    const register unsigned short int SRD6 = 14;
    sbit  SRD6_bit at NVIC_MPU_RASR.B14;
    const register unsigned short int SRD7 = 15;
    sbit  SRD7_bit at NVIC_MPU_RASR.B15;
    const register unsigned short int SIZE0 = 1;
    sbit  SIZE0_bit at NVIC_MPU_RASR.B1;
    const register unsigned short int SIZE1 = 2;
    sbit  SIZE1_bit at NVIC_MPU_RASR.B2;
    const register unsigned short int SIZE2 = 3;
    sbit  SIZE2_bit at NVIC_MPU_RASR.B3;
    const register unsigned short int SIZE3 = 4;
    sbit  SIZE3_bit at NVIC_MPU_RASR.B4;
    const register unsigned short int SIZE4 = 5;
    sbit  SIZE4_bit at NVIC_MPU_RASR.B5;
    sbit  ENABLE_NVIC_MPU_RASR_bit at NVIC_MPU_RASR.B0;

sfr far unsigned long   volatile NVIC_MPU_RBAR_A1     absolute 0xE000EDA4;
    const register unsigned short int MPU_RBAR_A10 = 0;
    sbit  MPU_RBAR_A10_bit at NVIC_MPU_RBAR_A1.B0;
    const register unsigned short int MPU_RBAR_A11 = 1;
    sbit  MPU_RBAR_A11_bit at NVIC_MPU_RBAR_A1.B1;
    const register unsigned short int MPU_RBAR_A12 = 2;
    sbit  MPU_RBAR_A12_bit at NVIC_MPU_RBAR_A1.B2;
    const register unsigned short int MPU_RBAR_A13 = 3;
    sbit  MPU_RBAR_A13_bit at NVIC_MPU_RBAR_A1.B3;
    const register unsigned short int MPU_RBAR_A14 = 4;
    sbit  MPU_RBAR_A14_bit at NVIC_MPU_RBAR_A1.B4;
    const register unsigned short int MPU_RBAR_A15 = 5;
    sbit  MPU_RBAR_A15_bit at NVIC_MPU_RBAR_A1.B5;
    const register unsigned short int MPU_RBAR_A16 = 6;
    sbit  MPU_RBAR_A16_bit at NVIC_MPU_RBAR_A1.B6;
    const register unsigned short int MPU_RBAR_A17 = 7;
    sbit  MPU_RBAR_A17_bit at NVIC_MPU_RBAR_A1.B7;
    const register unsigned short int MPU_RBAR_A18 = 8;
    sbit  MPU_RBAR_A18_bit at NVIC_MPU_RBAR_A1.B8;
    const register unsigned short int MPU_RBAR_A19 = 9;
    sbit  MPU_RBAR_A19_bit at NVIC_MPU_RBAR_A1.B9;
    const register unsigned short int MPU_RBAR_A110 = 10;
    sbit  MPU_RBAR_A110_bit at NVIC_MPU_RBAR_A1.B10;
    const register unsigned short int MPU_RBAR_A111 = 11;
    sbit  MPU_RBAR_A111_bit at NVIC_MPU_RBAR_A1.B11;
    const register unsigned short int MPU_RBAR_A112 = 12;
    sbit  MPU_RBAR_A112_bit at NVIC_MPU_RBAR_A1.B12;
    const register unsigned short int MPU_RBAR_A113 = 13;
    sbit  MPU_RBAR_A113_bit at NVIC_MPU_RBAR_A1.B13;
    const register unsigned short int MPU_RBAR_A114 = 14;
    sbit  MPU_RBAR_A114_bit at NVIC_MPU_RBAR_A1.B14;
    const register unsigned short int MPU_RBAR_A115 = 15;
    sbit  MPU_RBAR_A115_bit at NVIC_MPU_RBAR_A1.B15;
    const register unsigned short int MPU_RBAR_A116 = 16;
    sbit  MPU_RBAR_A116_bit at NVIC_MPU_RBAR_A1.B16;
    const register unsigned short int MPU_RBAR_A117 = 17;
    sbit  MPU_RBAR_A117_bit at NVIC_MPU_RBAR_A1.B17;
    const register unsigned short int MPU_RBAR_A118 = 18;
    sbit  MPU_RBAR_A118_bit at NVIC_MPU_RBAR_A1.B18;
    const register unsigned short int MPU_RBAR_A119 = 19;
    sbit  MPU_RBAR_A119_bit at NVIC_MPU_RBAR_A1.B19;
    const register unsigned short int MPU_RBAR_A120 = 20;
    sbit  MPU_RBAR_A120_bit at NVIC_MPU_RBAR_A1.B20;
    const register unsigned short int MPU_RBAR_A121 = 21;
    sbit  MPU_RBAR_A121_bit at NVIC_MPU_RBAR_A1.B21;
    const register unsigned short int MPU_RBAR_A122 = 22;
    sbit  MPU_RBAR_A122_bit at NVIC_MPU_RBAR_A1.B22;
    const register unsigned short int MPU_RBAR_A123 = 23;
    sbit  MPU_RBAR_A123_bit at NVIC_MPU_RBAR_A1.B23;
    const register unsigned short int MPU_RBAR_A124 = 24;
    sbit  MPU_RBAR_A124_bit at NVIC_MPU_RBAR_A1.B24;
    const register unsigned short int MPU_RBAR_A125 = 25;
    sbit  MPU_RBAR_A125_bit at NVIC_MPU_RBAR_A1.B25;
    const register unsigned short int MPU_RBAR_A126 = 26;
    sbit  MPU_RBAR_A126_bit at NVIC_MPU_RBAR_A1.B26;
    const register unsigned short int MPU_RBAR_A127 = 27;
    sbit  MPU_RBAR_A127_bit at NVIC_MPU_RBAR_A1.B27;
    const register unsigned short int MPU_RBAR_A128 = 28;
    sbit  MPU_RBAR_A128_bit at NVIC_MPU_RBAR_A1.B28;
    const register unsigned short int MPU_RBAR_A129 = 29;
    sbit  MPU_RBAR_A129_bit at NVIC_MPU_RBAR_A1.B29;
    const register unsigned short int MPU_RBAR_A130 = 30;
    sbit  MPU_RBAR_A130_bit at NVIC_MPU_RBAR_A1.B30;
    const register unsigned short int MPU_RBAR_A131 = 31;
    sbit  MPU_RBAR_A131_bit at NVIC_MPU_RBAR_A1.B31;

sfr far unsigned long   volatile NVIC_MPU_RASR_A1     absolute 0xE000EDA8;
    const register unsigned short int MPU_RASR_A10 = 0;
    sbit  MPU_RASR_A10_bit at NVIC_MPU_RASR_A1.B0;
    const register unsigned short int MPU_RASR_A11 = 1;
    sbit  MPU_RASR_A11_bit at NVIC_MPU_RASR_A1.B1;
    const register unsigned short int MPU_RASR_A12 = 2;
    sbit  MPU_RASR_A12_bit at NVIC_MPU_RASR_A1.B2;
    const register unsigned short int MPU_RASR_A13 = 3;
    sbit  MPU_RASR_A13_bit at NVIC_MPU_RASR_A1.B3;
    const register unsigned short int MPU_RASR_A14 = 4;
    sbit  MPU_RASR_A14_bit at NVIC_MPU_RASR_A1.B4;
    const register unsigned short int MPU_RASR_A15 = 5;
    sbit  MPU_RASR_A15_bit at NVIC_MPU_RASR_A1.B5;
    const register unsigned short int MPU_RASR_A16 = 6;
    sbit  MPU_RASR_A16_bit at NVIC_MPU_RASR_A1.B6;
    const register unsigned short int MPU_RASR_A17 = 7;
    sbit  MPU_RASR_A17_bit at NVIC_MPU_RASR_A1.B7;
    const register unsigned short int MPU_RASR_A18 = 8;
    sbit  MPU_RASR_A18_bit at NVIC_MPU_RASR_A1.B8;
    const register unsigned short int MPU_RASR_A19 = 9;
    sbit  MPU_RASR_A19_bit at NVIC_MPU_RASR_A1.B9;
    const register unsigned short int MPU_RASR_A110 = 10;
    sbit  MPU_RASR_A110_bit at NVIC_MPU_RASR_A1.B10;
    const register unsigned short int MPU_RASR_A111 = 11;
    sbit  MPU_RASR_A111_bit at NVIC_MPU_RASR_A1.B11;
    const register unsigned short int MPU_RASR_A112 = 12;
    sbit  MPU_RASR_A112_bit at NVIC_MPU_RASR_A1.B12;
    const register unsigned short int MPU_RASR_A113 = 13;
    sbit  MPU_RASR_A113_bit at NVIC_MPU_RASR_A1.B13;
    const register unsigned short int MPU_RASR_A114 = 14;
    sbit  MPU_RASR_A114_bit at NVIC_MPU_RASR_A1.B14;
    const register unsigned short int MPU_RASR_A115 = 15;
    sbit  MPU_RASR_A115_bit at NVIC_MPU_RASR_A1.B15;
    const register unsigned short int MPU_RASR_A116 = 16;
    sbit  MPU_RASR_A116_bit at NVIC_MPU_RASR_A1.B16;
    const register unsigned short int MPU_RASR_A117 = 17;
    sbit  MPU_RASR_A117_bit at NVIC_MPU_RASR_A1.B17;
    const register unsigned short int MPU_RASR_A118 = 18;
    sbit  MPU_RASR_A118_bit at NVIC_MPU_RASR_A1.B18;
    const register unsigned short int MPU_RASR_A119 = 19;
    sbit  MPU_RASR_A119_bit at NVIC_MPU_RASR_A1.B19;
    const register unsigned short int MPU_RASR_A120 = 20;
    sbit  MPU_RASR_A120_bit at NVIC_MPU_RASR_A1.B20;
    const register unsigned short int MPU_RASR_A121 = 21;
    sbit  MPU_RASR_A121_bit at NVIC_MPU_RASR_A1.B21;
    const register unsigned short int MPU_RASR_A122 = 22;
    sbit  MPU_RASR_A122_bit at NVIC_MPU_RASR_A1.B22;
    const register unsigned short int MPU_RASR_A123 = 23;
    sbit  MPU_RASR_A123_bit at NVIC_MPU_RASR_A1.B23;
    const register unsigned short int MPU_RASR_A124 = 24;
    sbit  MPU_RASR_A124_bit at NVIC_MPU_RASR_A1.B24;
    const register unsigned short int MPU_RASR_A125 = 25;
    sbit  MPU_RASR_A125_bit at NVIC_MPU_RASR_A1.B25;
    const register unsigned short int MPU_RASR_A126 = 26;
    sbit  MPU_RASR_A126_bit at NVIC_MPU_RASR_A1.B26;
    const register unsigned short int MPU_RASR_A127 = 27;
    sbit  MPU_RASR_A127_bit at NVIC_MPU_RASR_A1.B27;
    const register unsigned short int MPU_RASR_A128 = 28;
    sbit  MPU_RASR_A128_bit at NVIC_MPU_RASR_A1.B28;
    const register unsigned short int MPU_RASR_A129 = 29;
    sbit  MPU_RASR_A129_bit at NVIC_MPU_RASR_A1.B29;
    const register unsigned short int MPU_RASR_A130 = 30;
    sbit  MPU_RASR_A130_bit at NVIC_MPU_RASR_A1.B30;
    const register unsigned short int MPU_RASR_A131 = 31;
    sbit  MPU_RASR_A131_bit at NVIC_MPU_RASR_A1.B31;

sfr far unsigned long   volatile NVIC_MPU_RBAR_A2     absolute 0xE000EDAC;
    const register unsigned short int MPU_RBAR_A20 = 0;
    sbit  MPU_RBAR_A20_bit at NVIC_MPU_RBAR_A2.B0;
    const register unsigned short int MPU_RBAR_A21 = 1;
    sbit  MPU_RBAR_A21_bit at NVIC_MPU_RBAR_A2.B1;
    const register unsigned short int MPU_RBAR_A22 = 2;
    sbit  MPU_RBAR_A22_bit at NVIC_MPU_RBAR_A2.B2;
    const register unsigned short int MPU_RBAR_A23 = 3;
    sbit  MPU_RBAR_A23_bit at NVIC_MPU_RBAR_A2.B3;
    const register unsigned short int MPU_RBAR_A24 = 4;
    sbit  MPU_RBAR_A24_bit at NVIC_MPU_RBAR_A2.B4;
    const register unsigned short int MPU_RBAR_A25 = 5;
    sbit  MPU_RBAR_A25_bit at NVIC_MPU_RBAR_A2.B5;
    const register unsigned short int MPU_RBAR_A26 = 6;
    sbit  MPU_RBAR_A26_bit at NVIC_MPU_RBAR_A2.B6;
    const register unsigned short int MPU_RBAR_A27 = 7;
    sbit  MPU_RBAR_A27_bit at NVIC_MPU_RBAR_A2.B7;
    const register unsigned short int MPU_RBAR_A28 = 8;
    sbit  MPU_RBAR_A28_bit at NVIC_MPU_RBAR_A2.B8;
    const register unsigned short int MPU_RBAR_A29 = 9;
    sbit  MPU_RBAR_A29_bit at NVIC_MPU_RBAR_A2.B9;
    const register unsigned short int MPU_RBAR_A210 = 10;
    sbit  MPU_RBAR_A210_bit at NVIC_MPU_RBAR_A2.B10;
    const register unsigned short int MPU_RBAR_A211 = 11;
    sbit  MPU_RBAR_A211_bit at NVIC_MPU_RBAR_A2.B11;
    const register unsigned short int MPU_RBAR_A212 = 12;
    sbit  MPU_RBAR_A212_bit at NVIC_MPU_RBAR_A2.B12;
    const register unsigned short int MPU_RBAR_A213 = 13;
    sbit  MPU_RBAR_A213_bit at NVIC_MPU_RBAR_A2.B13;
    const register unsigned short int MPU_RBAR_A214 = 14;
    sbit  MPU_RBAR_A214_bit at NVIC_MPU_RBAR_A2.B14;
    const register unsigned short int MPU_RBAR_A215 = 15;
    sbit  MPU_RBAR_A215_bit at NVIC_MPU_RBAR_A2.B15;
    const register unsigned short int MPU_RBAR_A216 = 16;
    sbit  MPU_RBAR_A216_bit at NVIC_MPU_RBAR_A2.B16;
    const register unsigned short int MPU_RBAR_A217 = 17;
    sbit  MPU_RBAR_A217_bit at NVIC_MPU_RBAR_A2.B17;
    const register unsigned short int MPU_RBAR_A218 = 18;
    sbit  MPU_RBAR_A218_bit at NVIC_MPU_RBAR_A2.B18;
    const register unsigned short int MPU_RBAR_A219 = 19;
    sbit  MPU_RBAR_A219_bit at NVIC_MPU_RBAR_A2.B19;
    const register unsigned short int MPU_RBAR_A220 = 20;
    sbit  MPU_RBAR_A220_bit at NVIC_MPU_RBAR_A2.B20;
    const register unsigned short int MPU_RBAR_A221 = 21;
    sbit  MPU_RBAR_A221_bit at NVIC_MPU_RBAR_A2.B21;
    const register unsigned short int MPU_RBAR_A222 = 22;
    sbit  MPU_RBAR_A222_bit at NVIC_MPU_RBAR_A2.B22;
    const register unsigned short int MPU_RBAR_A223 = 23;
    sbit  MPU_RBAR_A223_bit at NVIC_MPU_RBAR_A2.B23;
    const register unsigned short int MPU_RBAR_A224 = 24;
    sbit  MPU_RBAR_A224_bit at NVIC_MPU_RBAR_A2.B24;
    const register unsigned short int MPU_RBAR_A225 = 25;
    sbit  MPU_RBAR_A225_bit at NVIC_MPU_RBAR_A2.B25;
    const register unsigned short int MPU_RBAR_A226 = 26;
    sbit  MPU_RBAR_A226_bit at NVIC_MPU_RBAR_A2.B26;
    const register unsigned short int MPU_RBAR_A227 = 27;
    sbit  MPU_RBAR_A227_bit at NVIC_MPU_RBAR_A2.B27;
    const register unsigned short int MPU_RBAR_A228 = 28;
    sbit  MPU_RBAR_A228_bit at NVIC_MPU_RBAR_A2.B28;
    const register unsigned short int MPU_RBAR_A229 = 29;
    sbit  MPU_RBAR_A229_bit at NVIC_MPU_RBAR_A2.B29;
    const register unsigned short int MPU_RBAR_A230 = 30;
    sbit  MPU_RBAR_A230_bit at NVIC_MPU_RBAR_A2.B30;
    const register unsigned short int MPU_RBAR_A231 = 31;
    sbit  MPU_RBAR_A231_bit at NVIC_MPU_RBAR_A2.B31;

sfr far unsigned long   volatile NVIC_MPU_RASR_A2     absolute 0xE000EDB0;
    const register unsigned short int MPU_RASR_A20 = 0;
    sbit  MPU_RASR_A20_bit at NVIC_MPU_RASR_A2.B0;
    const register unsigned short int MPU_RASR_A21 = 1;
    sbit  MPU_RASR_A21_bit at NVIC_MPU_RASR_A2.B1;
    const register unsigned short int MPU_RASR_A22 = 2;
    sbit  MPU_RASR_A22_bit at NVIC_MPU_RASR_A2.B2;
    const register unsigned short int MPU_RASR_A23 = 3;
    sbit  MPU_RASR_A23_bit at NVIC_MPU_RASR_A2.B3;
    const register unsigned short int MPU_RASR_A24 = 4;
    sbit  MPU_RASR_A24_bit at NVIC_MPU_RASR_A2.B4;
    const register unsigned short int MPU_RASR_A25 = 5;
    sbit  MPU_RASR_A25_bit at NVIC_MPU_RASR_A2.B5;
    const register unsigned short int MPU_RASR_A26 = 6;
    sbit  MPU_RASR_A26_bit at NVIC_MPU_RASR_A2.B6;
    const register unsigned short int MPU_RASR_A27 = 7;
    sbit  MPU_RASR_A27_bit at NVIC_MPU_RASR_A2.B7;
    const register unsigned short int MPU_RASR_A28 = 8;
    sbit  MPU_RASR_A28_bit at NVIC_MPU_RASR_A2.B8;
    const register unsigned short int MPU_RASR_A29 = 9;
    sbit  MPU_RASR_A29_bit at NVIC_MPU_RASR_A2.B9;
    const register unsigned short int MPU_RASR_A210 = 10;
    sbit  MPU_RASR_A210_bit at NVIC_MPU_RASR_A2.B10;
    const register unsigned short int MPU_RASR_A211 = 11;
    sbit  MPU_RASR_A211_bit at NVIC_MPU_RASR_A2.B11;
    const register unsigned short int MPU_RASR_A212 = 12;
    sbit  MPU_RASR_A212_bit at NVIC_MPU_RASR_A2.B12;
    const register unsigned short int MPU_RASR_A213 = 13;
    sbit  MPU_RASR_A213_bit at NVIC_MPU_RASR_A2.B13;
    const register unsigned short int MPU_RASR_A214 = 14;
    sbit  MPU_RASR_A214_bit at NVIC_MPU_RASR_A2.B14;
    const register unsigned short int MPU_RASR_A215 = 15;
    sbit  MPU_RASR_A215_bit at NVIC_MPU_RASR_A2.B15;
    const register unsigned short int MPU_RASR_A216 = 16;
    sbit  MPU_RASR_A216_bit at NVIC_MPU_RASR_A2.B16;
    const register unsigned short int MPU_RASR_A217 = 17;
    sbit  MPU_RASR_A217_bit at NVIC_MPU_RASR_A2.B17;
    const register unsigned short int MPU_RASR_A218 = 18;
    sbit  MPU_RASR_A218_bit at NVIC_MPU_RASR_A2.B18;
    const register unsigned short int MPU_RASR_A219 = 19;
    sbit  MPU_RASR_A219_bit at NVIC_MPU_RASR_A2.B19;
    const register unsigned short int MPU_RASR_A220 = 20;
    sbit  MPU_RASR_A220_bit at NVIC_MPU_RASR_A2.B20;
    const register unsigned short int MPU_RASR_A221 = 21;
    sbit  MPU_RASR_A221_bit at NVIC_MPU_RASR_A2.B21;
    const register unsigned short int MPU_RASR_A222 = 22;
    sbit  MPU_RASR_A222_bit at NVIC_MPU_RASR_A2.B22;
    const register unsigned short int MPU_RASR_A223 = 23;
    sbit  MPU_RASR_A223_bit at NVIC_MPU_RASR_A2.B23;
    const register unsigned short int MPU_RASR_A224 = 24;
    sbit  MPU_RASR_A224_bit at NVIC_MPU_RASR_A2.B24;
    const register unsigned short int MPU_RASR_A225 = 25;
    sbit  MPU_RASR_A225_bit at NVIC_MPU_RASR_A2.B25;
    const register unsigned short int MPU_RASR_A226 = 26;
    sbit  MPU_RASR_A226_bit at NVIC_MPU_RASR_A2.B26;
    const register unsigned short int MPU_RASR_A227 = 27;
    sbit  MPU_RASR_A227_bit at NVIC_MPU_RASR_A2.B27;
    const register unsigned short int MPU_RASR_A228 = 28;
    sbit  MPU_RASR_A228_bit at NVIC_MPU_RASR_A2.B28;
    const register unsigned short int MPU_RASR_A229 = 29;
    sbit  MPU_RASR_A229_bit at NVIC_MPU_RASR_A2.B29;
    const register unsigned short int MPU_RASR_A230 = 30;
    sbit  MPU_RASR_A230_bit at NVIC_MPU_RASR_A2.B30;
    const register unsigned short int MPU_RASR_A231 = 31;
    sbit  MPU_RASR_A231_bit at NVIC_MPU_RASR_A2.B31;

sfr far unsigned long   volatile NVIC_MPU_RBAR_A3     absolute 0xE000EDB4;
    const register unsigned short int MPU_RBAR_A30 = 0;
    sbit  MPU_RBAR_A30_bit at NVIC_MPU_RBAR_A3.B0;
    const register unsigned short int MPU_RBAR_A31 = 1;
    sbit  MPU_RBAR_A31_bit at NVIC_MPU_RBAR_A3.B1;
    const register unsigned short int MPU_RBAR_A32 = 2;
    sbit  MPU_RBAR_A32_bit at NVIC_MPU_RBAR_A3.B2;
    const register unsigned short int MPU_RBAR_A33 = 3;
    sbit  MPU_RBAR_A33_bit at NVIC_MPU_RBAR_A3.B3;
    const register unsigned short int MPU_RBAR_A34 = 4;
    sbit  MPU_RBAR_A34_bit at NVIC_MPU_RBAR_A3.B4;
    const register unsigned short int MPU_RBAR_A35 = 5;
    sbit  MPU_RBAR_A35_bit at NVIC_MPU_RBAR_A3.B5;
    const register unsigned short int MPU_RBAR_A36 = 6;
    sbit  MPU_RBAR_A36_bit at NVIC_MPU_RBAR_A3.B6;
    const register unsigned short int MPU_RBAR_A37 = 7;
    sbit  MPU_RBAR_A37_bit at NVIC_MPU_RBAR_A3.B7;
    const register unsigned short int MPU_RBAR_A38 = 8;
    sbit  MPU_RBAR_A38_bit at NVIC_MPU_RBAR_A3.B8;
    const register unsigned short int MPU_RBAR_A39 = 9;
    sbit  MPU_RBAR_A39_bit at NVIC_MPU_RBAR_A3.B9;
    const register unsigned short int MPU_RBAR_A310 = 10;
    sbit  MPU_RBAR_A310_bit at NVIC_MPU_RBAR_A3.B10;
    const register unsigned short int MPU_RBAR_A311 = 11;
    sbit  MPU_RBAR_A311_bit at NVIC_MPU_RBAR_A3.B11;
    const register unsigned short int MPU_RBAR_A312 = 12;
    sbit  MPU_RBAR_A312_bit at NVIC_MPU_RBAR_A3.B12;
    const register unsigned short int MPU_RBAR_A313 = 13;
    sbit  MPU_RBAR_A313_bit at NVIC_MPU_RBAR_A3.B13;
    const register unsigned short int MPU_RBAR_A314 = 14;
    sbit  MPU_RBAR_A314_bit at NVIC_MPU_RBAR_A3.B14;
    const register unsigned short int MPU_RBAR_A315 = 15;
    sbit  MPU_RBAR_A315_bit at NVIC_MPU_RBAR_A3.B15;
    const register unsigned short int MPU_RBAR_A316 = 16;
    sbit  MPU_RBAR_A316_bit at NVIC_MPU_RBAR_A3.B16;
    const register unsigned short int MPU_RBAR_A317 = 17;
    sbit  MPU_RBAR_A317_bit at NVIC_MPU_RBAR_A3.B17;
    const register unsigned short int MPU_RBAR_A318 = 18;
    sbit  MPU_RBAR_A318_bit at NVIC_MPU_RBAR_A3.B18;
    const register unsigned short int MPU_RBAR_A319 = 19;
    sbit  MPU_RBAR_A319_bit at NVIC_MPU_RBAR_A3.B19;
    const register unsigned short int MPU_RBAR_A320 = 20;
    sbit  MPU_RBAR_A320_bit at NVIC_MPU_RBAR_A3.B20;
    const register unsigned short int MPU_RBAR_A321 = 21;
    sbit  MPU_RBAR_A321_bit at NVIC_MPU_RBAR_A3.B21;
    const register unsigned short int MPU_RBAR_A322 = 22;
    sbit  MPU_RBAR_A322_bit at NVIC_MPU_RBAR_A3.B22;
    const register unsigned short int MPU_RBAR_A323 = 23;
    sbit  MPU_RBAR_A323_bit at NVIC_MPU_RBAR_A3.B23;
    const register unsigned short int MPU_RBAR_A324 = 24;
    sbit  MPU_RBAR_A324_bit at NVIC_MPU_RBAR_A3.B24;
    const register unsigned short int MPU_RBAR_A325 = 25;
    sbit  MPU_RBAR_A325_bit at NVIC_MPU_RBAR_A3.B25;
    const register unsigned short int MPU_RBAR_A326 = 26;
    sbit  MPU_RBAR_A326_bit at NVIC_MPU_RBAR_A3.B26;
    const register unsigned short int MPU_RBAR_A327 = 27;
    sbit  MPU_RBAR_A327_bit at NVIC_MPU_RBAR_A3.B27;
    const register unsigned short int MPU_RBAR_A328 = 28;
    sbit  MPU_RBAR_A328_bit at NVIC_MPU_RBAR_A3.B28;
    const register unsigned short int MPU_RBAR_A329 = 29;
    sbit  MPU_RBAR_A329_bit at NVIC_MPU_RBAR_A3.B29;
    const register unsigned short int MPU_RBAR_A330 = 30;
    sbit  MPU_RBAR_A330_bit at NVIC_MPU_RBAR_A3.B30;
    const register unsigned short int MPU_RBAR_A331 = 31;
    sbit  MPU_RBAR_A331_bit at NVIC_MPU_RBAR_A3.B31;

sfr far unsigned long   volatile NVIC_MPU_RASR_A3     absolute 0xE000EDB8;
    const register unsigned short int MPU_RASR_A30 = 0;
    sbit  MPU_RASR_A30_bit at NVIC_MPU_RASR_A3.B0;
    const register unsigned short int MPU_RASR_A31 = 1;
    sbit  MPU_RASR_A31_bit at NVIC_MPU_RASR_A3.B1;
    const register unsigned short int MPU_RASR_A32 = 2;
    sbit  MPU_RASR_A32_bit at NVIC_MPU_RASR_A3.B2;
    const register unsigned short int MPU_RASR_A33 = 3;
    sbit  MPU_RASR_A33_bit at NVIC_MPU_RASR_A3.B3;
    const register unsigned short int MPU_RASR_A34 = 4;
    sbit  MPU_RASR_A34_bit at NVIC_MPU_RASR_A3.B4;
    const register unsigned short int MPU_RASR_A35 = 5;
    sbit  MPU_RASR_A35_bit at NVIC_MPU_RASR_A3.B5;
    const register unsigned short int MPU_RASR_A36 = 6;
    sbit  MPU_RASR_A36_bit at NVIC_MPU_RASR_A3.B6;
    const register unsigned short int MPU_RASR_A37 = 7;
    sbit  MPU_RASR_A37_bit at NVIC_MPU_RASR_A3.B7;
    const register unsigned short int MPU_RASR_A38 = 8;
    sbit  MPU_RASR_A38_bit at NVIC_MPU_RASR_A3.B8;
    const register unsigned short int MPU_RASR_A39 = 9;
    sbit  MPU_RASR_A39_bit at NVIC_MPU_RASR_A3.B9;
    const register unsigned short int MPU_RASR_A310 = 10;
    sbit  MPU_RASR_A310_bit at NVIC_MPU_RASR_A3.B10;
    const register unsigned short int MPU_RASR_A311 = 11;
    sbit  MPU_RASR_A311_bit at NVIC_MPU_RASR_A3.B11;
    const register unsigned short int MPU_RASR_A312 = 12;
    sbit  MPU_RASR_A312_bit at NVIC_MPU_RASR_A3.B12;
    const register unsigned short int MPU_RASR_A313 = 13;
    sbit  MPU_RASR_A313_bit at NVIC_MPU_RASR_A3.B13;
    const register unsigned short int MPU_RASR_A314 = 14;
    sbit  MPU_RASR_A314_bit at NVIC_MPU_RASR_A3.B14;
    const register unsigned short int MPU_RASR_A315 = 15;
    sbit  MPU_RASR_A315_bit at NVIC_MPU_RASR_A3.B15;
    const register unsigned short int MPU_RASR_A316 = 16;
    sbit  MPU_RASR_A316_bit at NVIC_MPU_RASR_A3.B16;
    const register unsigned short int MPU_RASR_A317 = 17;
    sbit  MPU_RASR_A317_bit at NVIC_MPU_RASR_A3.B17;
    const register unsigned short int MPU_RASR_A318 = 18;
    sbit  MPU_RASR_A318_bit at NVIC_MPU_RASR_A3.B18;
    const register unsigned short int MPU_RASR_A319 = 19;
    sbit  MPU_RASR_A319_bit at NVIC_MPU_RASR_A3.B19;
    const register unsigned short int MPU_RASR_A320 = 20;
    sbit  MPU_RASR_A320_bit at NVIC_MPU_RASR_A3.B20;
    const register unsigned short int MPU_RASR_A321 = 21;
    sbit  MPU_RASR_A321_bit at NVIC_MPU_RASR_A3.B21;
    const register unsigned short int MPU_RASR_A322 = 22;
    sbit  MPU_RASR_A322_bit at NVIC_MPU_RASR_A3.B22;
    const register unsigned short int MPU_RASR_A323 = 23;
    sbit  MPU_RASR_A323_bit at NVIC_MPU_RASR_A3.B23;
    const register unsigned short int MPU_RASR_A324 = 24;
    sbit  MPU_RASR_A324_bit at NVIC_MPU_RASR_A3.B24;
    const register unsigned short int MPU_RASR_A325 = 25;
    sbit  MPU_RASR_A325_bit at NVIC_MPU_RASR_A3.B25;
    const register unsigned short int MPU_RASR_A326 = 26;
    sbit  MPU_RASR_A326_bit at NVIC_MPU_RASR_A3.B26;
    const register unsigned short int MPU_RASR_A327 = 27;
    sbit  MPU_RASR_A327_bit at NVIC_MPU_RASR_A3.B27;
    const register unsigned short int MPU_RASR_A328 = 28;
    sbit  MPU_RASR_A328_bit at NVIC_MPU_RASR_A3.B28;
    const register unsigned short int MPU_RASR_A329 = 29;
    sbit  MPU_RASR_A329_bit at NVIC_MPU_RASR_A3.B29;
    const register unsigned short int MPU_RASR_A330 = 30;
    sbit  MPU_RASR_A330_bit at NVIC_MPU_RASR_A3.B30;
    const register unsigned short int MPU_RASR_A331 = 31;
    sbit  MPU_RASR_A331_bit at NVIC_MPU_RASR_A3.B31;

sfr far unsigned long   volatile NVIC_DHCSR           absolute 0xE000EDF0;
    const register unsigned short int S_RESET_ST = 25;
    sbit  S_RESET_ST_bit at NVIC_DHCSR.B25;
    const register unsigned short int S_RETIRE_ST = 24;
    sbit  S_RETIRE_ST_bit at NVIC_DHCSR.B24;
    const register unsigned short int S_LOCKUP = 19;
    sbit  S_LOCKUP_bit at NVIC_DHCSR.B19;
    const register unsigned short int S_SLEEP = 18;
    sbit  S_SLEEP_bit at NVIC_DHCSR.B18;
    const register unsigned short int S_HALT = 17;
    sbit  S_HALT_bit at NVIC_DHCSR.B17;
    const register unsigned short int S_REGRDY = 16;
    sbit  S_REGRDY_bit at NVIC_DHCSR.B16;
    const register unsigned short int C_SNAPSTALL = 5;
    sbit  C_SNAPSTALL_bit at NVIC_DHCSR.B5;
    const register unsigned short int C_MASKINTS = 3;
    sbit  C_MASKINTS_bit at NVIC_DHCSR.B3;
    const register unsigned short int C_STEP = 2;
    sbit  C_STEP_bit at NVIC_DHCSR.B2;
    const register unsigned short int C_HALT = 1;
    sbit  C_HALT_bit at NVIC_DHCSR.B1;
    const register unsigned short int C_DEBUGEN = 0;
    sbit  C_DEBUGEN_bit at NVIC_DHCSR.B0;

sfr far unsigned long   volatile NVIC_DCRSR           absolute 0xE000EDF4;
    const register unsigned short int REGWNR = 16;
    sbit  REGWNR_bit at NVIC_DCRSR.B16;
    const register unsigned short int REGSEL0 = 0;
    sbit  REGSEL0_bit at NVIC_DCRSR.B0;
    const register unsigned short int REGSEL1 = 1;
    sbit  REGSEL1_bit at NVIC_DCRSR.B1;
    const register unsigned short int REGSEL2 = 2;
    sbit  REGSEL2_bit at NVIC_DCRSR.B2;
    const register unsigned short int REGSEL3 = 3;
    sbit  REGSEL3_bit at NVIC_DCRSR.B3;
    const register unsigned short int REGSEL4 = 4;
    sbit  REGSEL4_bit at NVIC_DCRSR.B4;

sfr far unsigned long   volatile NVIC_DCRDR           absolute 0xE000EDF8;
    const register unsigned short int DCRDR0 = 0;
    sbit  DCRDR0_bit at NVIC_DCRDR.B0;
    const register unsigned short int DCRDR1 = 1;
    sbit  DCRDR1_bit at NVIC_DCRDR.B1;
    const register unsigned short int DCRDR2 = 2;
    sbit  DCRDR2_bit at NVIC_DCRDR.B2;
    const register unsigned short int DCRDR3 = 3;
    sbit  DCRDR3_bit at NVIC_DCRDR.B3;
    const register unsigned short int DCRDR4 = 4;
    sbit  DCRDR4_bit at NVIC_DCRDR.B4;
    const register unsigned short int DCRDR5 = 5;
    sbit  DCRDR5_bit at NVIC_DCRDR.B5;
    const register unsigned short int DCRDR6 = 6;
    sbit  DCRDR6_bit at NVIC_DCRDR.B6;
    const register unsigned short int DCRDR7 = 7;
    sbit  DCRDR7_bit at NVIC_DCRDR.B7;
    const register unsigned short int DCRDR8 = 8;
    sbit  DCRDR8_bit at NVIC_DCRDR.B8;
    const register unsigned short int DCRDR9 = 9;
    sbit  DCRDR9_bit at NVIC_DCRDR.B9;
    const register unsigned short int DCRDR10 = 10;
    sbit  DCRDR10_bit at NVIC_DCRDR.B10;
    const register unsigned short int DCRDR11 = 11;
    sbit  DCRDR11_bit at NVIC_DCRDR.B11;
    const register unsigned short int DCRDR12 = 12;
    sbit  DCRDR12_bit at NVIC_DCRDR.B12;
    const register unsigned short int DCRDR13 = 13;
    sbit  DCRDR13_bit at NVIC_DCRDR.B13;
    const register unsigned short int DCRDR14 = 14;
    sbit  DCRDR14_bit at NVIC_DCRDR.B14;
    const register unsigned short int DCRDR15 = 15;
    sbit  DCRDR15_bit at NVIC_DCRDR.B15;
    const register unsigned short int DCRDR16 = 16;
    sbit  DCRDR16_bit at NVIC_DCRDR.B16;
    const register unsigned short int DCRDR17 = 17;
    sbit  DCRDR17_bit at NVIC_DCRDR.B17;
    const register unsigned short int DCRDR18 = 18;
    sbit  DCRDR18_bit at NVIC_DCRDR.B18;
    const register unsigned short int DCRDR19 = 19;
    sbit  DCRDR19_bit at NVIC_DCRDR.B19;
    const register unsigned short int DCRDR20 = 20;
    sbit  DCRDR20_bit at NVIC_DCRDR.B20;
    const register unsigned short int DCRDR21 = 21;
    sbit  DCRDR21_bit at NVIC_DCRDR.B21;
    const register unsigned short int DCRDR22 = 22;
    sbit  DCRDR22_bit at NVIC_DCRDR.B22;
    const register unsigned short int DCRDR23 = 23;
    sbit  DCRDR23_bit at NVIC_DCRDR.B23;
    const register unsigned short int DCRDR24 = 24;
    sbit  DCRDR24_bit at NVIC_DCRDR.B24;
    const register unsigned short int DCRDR25 = 25;
    sbit  DCRDR25_bit at NVIC_DCRDR.B25;
    const register unsigned short int DCRDR26 = 26;
    sbit  DCRDR26_bit at NVIC_DCRDR.B26;
    const register unsigned short int DCRDR27 = 27;
    sbit  DCRDR27_bit at NVIC_DCRDR.B27;
    const register unsigned short int DCRDR28 = 28;
    sbit  DCRDR28_bit at NVIC_DCRDR.B28;
    const register unsigned short int DCRDR29 = 29;
    sbit  DCRDR29_bit at NVIC_DCRDR.B29;
    const register unsigned short int DCRDR30 = 30;
    sbit  DCRDR30_bit at NVIC_DCRDR.B30;
    const register unsigned short int DCRDR31 = 31;
    sbit  DCRDR31_bit at NVIC_DCRDR.B31;

sfr far unsigned long   volatile NVIC_DEMCR           absolute 0xE000EDFC;
    const register unsigned short int TRCENA = 24;
    sbit  TRCENA_bit at NVIC_DEMCR.B24;
    const register unsigned short int MON_REQ = 19;
    sbit  MON_REQ_bit at NVIC_DEMCR.B19;
    const register unsigned short int MON_STEP = 18;
    sbit  MON_STEP_bit at NVIC_DEMCR.B18;
    const register unsigned short int MON_PEND = 17;
    sbit  MON_PEND_bit at NVIC_DEMCR.B17;
    const register unsigned short int MON_EN = 16;
    sbit  MON_EN_bit at NVIC_DEMCR.B16;
    const register unsigned short int VC_HARDERR = 10;
    sbit  VC_HARDERR_bit at NVIC_DEMCR.B10;
    const register unsigned short int VC_INTERR = 9;
    sbit  VC_INTERR_bit at NVIC_DEMCR.B9;
    const register unsigned short int VC_BUSERR = 8;
    sbit  VC_BUSERR_bit at NVIC_DEMCR.B8;
    const register unsigned short int VC_STATERR = 7;
    sbit  VC_STATERR_bit at NVIC_DEMCR.B7;
    const register unsigned short int VC_CHKERR = 6;
    sbit  VC_CHKERR_bit at NVIC_DEMCR.B6;
    const register unsigned short int VC_NOCPERR = 5;
    sbit  VC_NOCPERR_bit at NVIC_DEMCR.B5;
    const register unsigned short int VC_MMERR = 4;
    sbit  VC_MMERR_bit at NVIC_DEMCR.B4;
    const register unsigned short int VC_CORERESET = 0;
    sbit  VC_CORERESET_bit at NVIC_DEMCR.B0;

sfr far unsigned long   volatile NVIC_FPCCR           absolute 0xE000EF34;
    const register unsigned short int ASPEN = 31;
    sbit  ASPEN_bit at NVIC_FPCCR.B31;
    const register unsigned short int LSPEN = 30;
    sbit  LSPEN_bit at NVIC_FPCCR.B30;
    const register unsigned short int MONRDY = 8;
    sbit  MONRDY_bit at NVIC_FPCCR.B8;
    const register unsigned short int BFRDY = 6;
    sbit  BFRDY_bit at NVIC_FPCCR.B6;
    const register unsigned short int MMRDY = 5;
    sbit  MMRDY_bit at NVIC_FPCCR.B5;
    const register unsigned short int HFRDY = 4;
    sbit  HFRDY_bit at NVIC_FPCCR.B4;
    const register unsigned short int THREAD = 3;
    sbit  THREAD_bit at NVIC_FPCCR.B3;
    const register unsigned short int USER = 1;
    sbit  USER_bit at NVIC_FPCCR.B1;
    const register unsigned short int LSPACT = 0;
    sbit  LSPACT_bit at NVIC_FPCCR.B0;

sfr far unsigned long   volatile NVIC_FPCAR           absolute 0xE000EF38;
    sbit  ADDRESS0_NVIC_FPCAR_bit at NVIC_FPCAR.B2;
    sbit  ADDRESS1_NVIC_FPCAR_bit at NVIC_FPCAR.B3;
    sbit  ADDRESS2_NVIC_FPCAR_bit at NVIC_FPCAR.B4;
    sbit  ADDRESS3_NVIC_FPCAR_bit at NVIC_FPCAR.B5;
    sbit  ADDRESS4_NVIC_FPCAR_bit at NVIC_FPCAR.B6;
    sbit  ADDRESS5_NVIC_FPCAR_bit at NVIC_FPCAR.B7;
    sbit  ADDRESS6_NVIC_FPCAR_bit at NVIC_FPCAR.B8;
    sbit  ADDRESS7_NVIC_FPCAR_bit at NVIC_FPCAR.B9;
    sbit  ADDRESS8_NVIC_FPCAR_bit at NVIC_FPCAR.B10;
    sbit  ADDRESS9_NVIC_FPCAR_bit at NVIC_FPCAR.B11;
    sbit  ADDRESS10_NVIC_FPCAR_bit at NVIC_FPCAR.B12;
    sbit  ADDRESS11_NVIC_FPCAR_bit at NVIC_FPCAR.B13;
    sbit  ADDRESS12_NVIC_FPCAR_bit at NVIC_FPCAR.B14;
    sbit  ADDRESS13_NVIC_FPCAR_bit at NVIC_FPCAR.B15;
    sbit  ADDRESS14_NVIC_FPCAR_bit at NVIC_FPCAR.B16;
    sbit  ADDRESS15_NVIC_FPCAR_bit at NVIC_FPCAR.B17;
    sbit  ADDRESS16_NVIC_FPCAR_bit at NVIC_FPCAR.B18;
    sbit  ADDRESS17_NVIC_FPCAR_bit at NVIC_FPCAR.B19;
    sbit  ADDRESS18_NVIC_FPCAR_bit at NVIC_FPCAR.B20;
    sbit  ADDRESS19_NVIC_FPCAR_bit at NVIC_FPCAR.B21;
    sbit  ADDRESS20_NVIC_FPCAR_bit at NVIC_FPCAR.B22;
    sbit  ADDRESS21_NVIC_FPCAR_bit at NVIC_FPCAR.B23;
    sbit  ADDRESS22_NVIC_FPCAR_bit at NVIC_FPCAR.B24;
    sbit  ADDRESS23_NVIC_FPCAR_bit at NVIC_FPCAR.B25;
    sbit  ADDRESS24_NVIC_FPCAR_bit at NVIC_FPCAR.B26;
    sbit  ADDRESS25_NVIC_FPCAR_bit at NVIC_FPCAR.B27;
    sbit  ADDRESS26_NVIC_FPCAR_bit at NVIC_FPCAR.B28;
    sbit  ADDRESS27_NVIC_FPCAR_bit at NVIC_FPCAR.B29;
    sbit  ADDRESS28_NVIC_FPCAR_bit at NVIC_FPCAR.B30;

sfr far unsigned long   volatile NVIC_FPDSCR          absolute 0xE000EF3C;
    const register unsigned short int AHP = 26;
    sbit  AHP_bit at NVIC_FPDSCR.B26;
    const register unsigned short int DN = 25;
    sbit  DN_bit at NVIC_FPDSCR.B25;
    const register unsigned short int FZ = 24;
    sbit  FZ_bit at NVIC_FPDSCR.B24;
    const register unsigned short int RMODE0 = 22;
    sbit  RMODE0_bit at NVIC_FPDSCR.B22;
    const register unsigned short int RMODE1 = 23;
    sbit  RMODE1_bit at NVIC_FPDSCR.B23;

sfr far unsigned long   volatile NVIC_MVFR0           absolute 0xE000EF40;
    const register unsigned short int FP_ROUNDING_MODES0 = 28;
    sbit  FP_ROUNDING_MODES0_bit at NVIC_MVFR0.B28;
    const register unsigned short int FP_ROUNDING_MODES1 = 29;
    sbit  FP_ROUNDING_MODES1_bit at NVIC_MVFR0.B29;
    const register unsigned short int FP_ROUNDING_MODES2 = 30;
    sbit  FP_ROUNDING_MODES2_bit at NVIC_MVFR0.B30;
    const register unsigned short int FP_ROUNDING_MODES3 = 31;
    sbit  FP_ROUNDING_MODES3_bit at NVIC_MVFR0.B31;
    const register unsigned short int SHORT_VECTORS0 = 24;
    sbit  SHORT_VECTORS0_bit at NVIC_MVFR0.B24;
    const register unsigned short int SHORT_VECTORS1 = 25;
    sbit  SHORT_VECTORS1_bit at NVIC_MVFR0.B25;
    const register unsigned short int SHORT_VECTORS2 = 26;
    sbit  SHORT_VECTORS2_bit at NVIC_MVFR0.B26;
    const register unsigned short int SHORT_VECTORS3 = 27;
    sbit  SHORT_VECTORS3_bit at NVIC_MVFR0.B27;
    const register unsigned short int SQUARE_ROOT0 = 20;
    sbit  SQUARE_ROOT0_bit at NVIC_MVFR0.B20;
    const register unsigned short int SQUARE_ROOT1 = 21;
    sbit  SQUARE_ROOT1_bit at NVIC_MVFR0.B21;
    const register unsigned short int SQUARE_ROOT2 = 22;
    sbit  SQUARE_ROOT2_bit at NVIC_MVFR0.B22;
    const register unsigned short int SQUARE_ROOT3 = 23;
    sbit  SQUARE_ROOT3_bit at NVIC_MVFR0.B23;
    const register unsigned short int DIVIDE0 = 16;
    sbit  DIVIDE0_bit at NVIC_MVFR0.B16;
    const register unsigned short int DIVIDE1 = 17;
    sbit  DIVIDE1_bit at NVIC_MVFR0.B17;
    const register unsigned short int DIVIDE2 = 18;
    sbit  DIVIDE2_bit at NVIC_MVFR0.B18;
    const register unsigned short int DIVIDE3 = 19;
    sbit  DIVIDE3_bit at NVIC_MVFR0.B19;
    const register unsigned short int FP_EXCEPTION_TRAPPING0 = 12;
    sbit  FP_EXCEPTION_TRAPPING0_bit at NVIC_MVFR0.B12;
    const register unsigned short int FP_EXCEPTION_TRAPPING1 = 13;
    sbit  FP_EXCEPTION_TRAPPING1_bit at NVIC_MVFR0.B13;
    const register unsigned short int FP_EXCEPTION_TRAPPING2 = 14;
    sbit  FP_EXCEPTION_TRAPPING2_bit at NVIC_MVFR0.B14;
    const register unsigned short int FP_EXCEPTION_TRAPPING3 = 15;
    sbit  FP_EXCEPTION_TRAPPING3_bit at NVIC_MVFR0.B15;
    const register unsigned short int DOUBLE_PRECISION0 = 8;
    sbit  DOUBLE_PRECISION0_bit at NVIC_MVFR0.B8;
    const register unsigned short int DOUBLE_PRECISION1 = 9;
    sbit  DOUBLE_PRECISION1_bit at NVIC_MVFR0.B9;
    const register unsigned short int DOUBLE_PRECISION2 = 10;
    sbit  DOUBLE_PRECISION2_bit at NVIC_MVFR0.B10;
    const register unsigned short int DOUBLE_PRECISION3 = 11;
    sbit  DOUBLE_PRECISION3_bit at NVIC_MVFR0.B11;
    const register unsigned short int SINGLE_PRECISION0 = 4;
    sbit  SINGLE_PRECISION0_bit at NVIC_MVFR0.B4;
    const register unsigned short int SINGLE_PRECISION1 = 5;
    sbit  SINGLE_PRECISION1_bit at NVIC_MVFR0.B5;
    const register unsigned short int SINGLE_PRECISION2 = 6;
    sbit  SINGLE_PRECISION2_bit at NVIC_MVFR0.B6;
    const register unsigned short int SINGLE_PRECISION3 = 7;
    sbit  SINGLE_PRECISION3_bit at NVIC_MVFR0.B7;
    const register unsigned short int A_SIMD_REGISTERS0 = 0;
    sbit  A_SIMD_REGISTERS0_bit at NVIC_MVFR0.B0;
    const register unsigned short int A_SIMD_REGISTERS1 = 1;
    sbit  A_SIMD_REGISTERS1_bit at NVIC_MVFR0.B1;
    const register unsigned short int A_SIMD_REGISTERS2 = 2;
    sbit  A_SIMD_REGISTERS2_bit at NVIC_MVFR0.B2;
    const register unsigned short int A_SIMD_REGISTERS3 = 3;
    sbit  A_SIMD_REGISTERS3_bit at NVIC_MVFR0.B3;

sfr far unsigned long   volatile NVIC_MVFR1           absolute 0xE000EF44;
    const register unsigned short int FP_FUSED_MAC0 = 28;
    sbit  FP_FUSED_MAC0_bit at NVIC_MVFR1.B28;
    const register unsigned short int FP_FUSED_MAC1 = 29;
    sbit  FP_FUSED_MAC1_bit at NVIC_MVFR1.B29;
    const register unsigned short int FP_FUSED_MAC2 = 30;
    sbit  FP_FUSED_MAC2_bit at NVIC_MVFR1.B30;
    const register unsigned short int FP_FUSED_MAC3 = 31;
    sbit  FP_FUSED_MAC3_bit at NVIC_MVFR1.B31;
    const register unsigned short int FP_HPFP0 = 24;
    sbit  FP_HPFP0_bit at NVIC_MVFR1.B24;
    const register unsigned short int FP_HPFP1 = 25;
    sbit  FP_HPFP1_bit at NVIC_MVFR1.B25;
    const register unsigned short int FP_HPFP2 = 26;
    sbit  FP_HPFP2_bit at NVIC_MVFR1.B26;
    const register unsigned short int FP_HPFP3 = 27;
    sbit  FP_HPFP3_bit at NVIC_MVFR1.B27;
    const register unsigned short int D_NAN_MODE0 = 4;
    sbit  D_NAN_MODE0_bit at NVIC_MVFR1.B4;
    const register unsigned short int D_NAN_MODE1 = 5;
    sbit  D_NAN_MODE1_bit at NVIC_MVFR1.B5;
    const register unsigned short int D_NAN_MODE2 = 6;
    sbit  D_NAN_MODE2_bit at NVIC_MVFR1.B6;
    const register unsigned short int D_NAN_MODE3 = 7;
    sbit  D_NAN_MODE3_bit at NVIC_MVFR1.B7;
    const register unsigned short int FTZ_MODE0 = 0;
    sbit  FTZ_MODE0_bit at NVIC_MVFR1.B0;
    const register unsigned short int FTZ_MODE1 = 1;
    sbit  FTZ_MODE1_bit at NVIC_MVFR1.B1;
    const register unsigned short int FTZ_MODE2 = 2;
    sbit  FTZ_MODE2_bit at NVIC_MVFR1.B2;
    const register unsigned short int FTZ_MODE3 = 3;
    sbit  FTZ_MODE3_bit at NVIC_MVFR1.B3;

sfr far unsigned long   volatile NVIC_STCSR           absolute 0xE000E010;
    const register unsigned short int COUNTFLAG = 16;
    sbit  COUNTFLAG_bit at NVIC_STCSR.B16;
    const register unsigned short int CLKSOURCE = 2;
    sbit  CLKSOURCE_bit at NVIC_STCSR.B2;
    const register unsigned short int TICKINT = 1;
    sbit  TICKINT_bit at NVIC_STCSR.B1;
    sbit  ENABLE_NVIC_STCSR_bit at NVIC_STCSR.B0;

sfr far unsigned long   volatile NVIC_STRVR           absolute 0xE000E014;
    const register unsigned short int RELOAD0 = 0;
    sbit  RELOAD0_bit at NVIC_STRVR.B0;
    const register unsigned short int RELOAD1 = 1;
    sbit  RELOAD1_bit at NVIC_STRVR.B1;
    const register unsigned short int RELOAD2 = 2;
    sbit  RELOAD2_bit at NVIC_STRVR.B2;
    const register unsigned short int RELOAD3 = 3;
    sbit  RELOAD3_bit at NVIC_STRVR.B3;
    const register unsigned short int RELOAD4 = 4;
    sbit  RELOAD4_bit at NVIC_STRVR.B4;
    const register unsigned short int RELOAD5 = 5;
    sbit  RELOAD5_bit at NVIC_STRVR.B5;
    const register unsigned short int RELOAD6 = 6;
    sbit  RELOAD6_bit at NVIC_STRVR.B6;
    const register unsigned short int RELOAD7 = 7;
    sbit  RELOAD7_bit at NVIC_STRVR.B7;
    const register unsigned short int RELOAD8 = 8;
    sbit  RELOAD8_bit at NVIC_STRVR.B8;
    const register unsigned short int RELOAD9 = 9;
    sbit  RELOAD9_bit at NVIC_STRVR.B9;
    const register unsigned short int RELOAD10 = 10;
    sbit  RELOAD10_bit at NVIC_STRVR.B10;
    const register unsigned short int RELOAD11 = 11;
    sbit  RELOAD11_bit at NVIC_STRVR.B11;
    const register unsigned short int RELOAD12 = 12;
    sbit  RELOAD12_bit at NVIC_STRVR.B12;
    const register unsigned short int RELOAD13 = 13;
    sbit  RELOAD13_bit at NVIC_STRVR.B13;
    const register unsigned short int RELOAD14 = 14;
    sbit  RELOAD14_bit at NVIC_STRVR.B14;
    const register unsigned short int RELOAD15 = 15;
    sbit  RELOAD15_bit at NVIC_STRVR.B15;
    const register unsigned short int RELOAD16 = 16;
    sbit  RELOAD16_bit at NVIC_STRVR.B16;
    const register unsigned short int RELOAD17 = 17;
    sbit  RELOAD17_bit at NVIC_STRVR.B17;
    const register unsigned short int RELOAD18 = 18;
    sbit  RELOAD18_bit at NVIC_STRVR.B18;
    const register unsigned short int RELOAD19 = 19;
    sbit  RELOAD19_bit at NVIC_STRVR.B19;
    const register unsigned short int RELOAD20 = 20;
    sbit  RELOAD20_bit at NVIC_STRVR.B20;
    const register unsigned short int RELOAD21 = 21;
    sbit  RELOAD21_bit at NVIC_STRVR.B21;
    const register unsigned short int RELOAD22 = 22;
    sbit  RELOAD22_bit at NVIC_STRVR.B22;
    const register unsigned short int RELOAD23 = 23;
    sbit  RELOAD23_bit at NVIC_STRVR.B23;

sfr far unsigned long   volatile NVIC_STCVR           absolute 0xE000E018;
    const register unsigned short int CURRENT0 = 0;
    sbit  CURRENT0_bit at NVIC_STCVR.B0;
    const register unsigned short int CURRENT1 = 1;
    sbit  CURRENT1_bit at NVIC_STCVR.B1;
    const register unsigned short int CURRENT2 = 2;
    sbit  CURRENT2_bit at NVIC_STCVR.B2;
    const register unsigned short int CURRENT3 = 3;
    sbit  CURRENT3_bit at NVIC_STCVR.B3;
    const register unsigned short int CURRENT4 = 4;
    sbit  CURRENT4_bit at NVIC_STCVR.B4;
    const register unsigned short int CURRENT5 = 5;
    sbit  CURRENT5_bit at NVIC_STCVR.B5;
    const register unsigned short int CURRENT6 = 6;
    sbit  CURRENT6_bit at NVIC_STCVR.B6;
    const register unsigned short int CURRENT7 = 7;
    sbit  CURRENT7_bit at NVIC_STCVR.B7;
    const register unsigned short int CURRENT8 = 8;
    sbit  CURRENT8_bit at NVIC_STCVR.B8;
    const register unsigned short int CURRENT9 = 9;
    sbit  CURRENT9_bit at NVIC_STCVR.B9;
    const register unsigned short int CURRENT10 = 10;
    sbit  CURRENT10_bit at NVIC_STCVR.B10;
    const register unsigned short int CURRENT11 = 11;
    sbit  CURRENT11_bit at NVIC_STCVR.B11;
    const register unsigned short int CURRENT12 = 12;
    sbit  CURRENT12_bit at NVIC_STCVR.B12;
    const register unsigned short int CURRENT13 = 13;
    sbit  CURRENT13_bit at NVIC_STCVR.B13;
    const register unsigned short int CURRENT14 = 14;
    sbit  CURRENT14_bit at NVIC_STCVR.B14;
    const register unsigned short int CURRENT15 = 15;
    sbit  CURRENT15_bit at NVIC_STCVR.B15;
    const register unsigned short int CURRENT16 = 16;
    sbit  CURRENT16_bit at NVIC_STCVR.B16;
    const register unsigned short int CURRENT17 = 17;
    sbit  CURRENT17_bit at NVIC_STCVR.B17;
    const register unsigned short int CURRENT18 = 18;
    sbit  CURRENT18_bit at NVIC_STCVR.B18;
    const register unsigned short int CURRENT19 = 19;
    sbit  CURRENT19_bit at NVIC_STCVR.B19;
    const register unsigned short int CURRENT20 = 20;
    sbit  CURRENT20_bit at NVIC_STCVR.B20;
    const register unsigned short int CURRENT21 = 21;
    sbit  CURRENT21_bit at NVIC_STCVR.B21;
    const register unsigned short int CURRENT22 = 22;
    sbit  CURRENT22_bit at NVIC_STCVR.B22;
    const register unsigned short int CURRENT23 = 23;
    sbit  CURRENT23_bit at NVIC_STCVR.B23;

sfr far unsigned long   volatile NVIC_STCR            absolute 0xE000E01C;
    const register unsigned short int NOREF = 31;
    sbit  NOREF_bit at NVIC_STCR.B31;
    const register unsigned short int SKEW = 30;
    sbit  SKEW_bit at NVIC_STCR.B30;
    const register unsigned short int TENMS0 = 0;
    sbit  TENMS0_bit at NVIC_STCR.B0;
    const register unsigned short int TENMS1 = 1;
    sbit  TENMS1_bit at NVIC_STCR.B1;
    const register unsigned short int TENMS2 = 2;
    sbit  TENMS2_bit at NVIC_STCR.B2;
    const register unsigned short int TENMS3 = 3;
    sbit  TENMS3_bit at NVIC_STCR.B3;
    const register unsigned short int TENMS4 = 4;
    sbit  TENMS4_bit at NVIC_STCR.B4;
    const register unsigned short int TENMS5 = 5;
    sbit  TENMS5_bit at NVIC_STCR.B5;
    const register unsigned short int TENMS6 = 6;
    sbit  TENMS6_bit at NVIC_STCR.B6;
    const register unsigned short int TENMS7 = 7;
    sbit  TENMS7_bit at NVIC_STCR.B7;
    const register unsigned short int TENMS8 = 8;
    sbit  TENMS8_bit at NVIC_STCR.B8;
    const register unsigned short int TENMS9 = 9;
    sbit  TENMS9_bit at NVIC_STCR.B9;
    const register unsigned short int TENMS10 = 10;
    sbit  TENMS10_bit at NVIC_STCR.B10;
    const register unsigned short int TENMS11 = 11;
    sbit  TENMS11_bit at NVIC_STCR.B11;
    const register unsigned short int TENMS12 = 12;
    sbit  TENMS12_bit at NVIC_STCR.B12;
    const register unsigned short int TENMS13 = 13;
    sbit  TENMS13_bit at NVIC_STCR.B13;
    const register unsigned short int TENMS14 = 14;
    sbit  TENMS14_bit at NVIC_STCR.B14;
    const register unsigned short int TENMS15 = 15;
    sbit  TENMS15_bit at NVIC_STCR.B15;
    const register unsigned short int TENMS16 = 16;
    sbit  TENMS16_bit at NVIC_STCR.B16;
    const register unsigned short int TENMS17 = 17;
    sbit  TENMS17_bit at NVIC_STCR.B17;
    const register unsigned short int TENMS18 = 18;
    sbit  TENMS18_bit at NVIC_STCR.B18;
    const register unsigned short int TENMS19 = 19;
    sbit  TENMS19_bit at NVIC_STCR.B19;
    const register unsigned short int TENMS20 = 20;
    sbit  TENMS20_bit at NVIC_STCR.B20;
    const register unsigned short int TENMS21 = 21;
    sbit  TENMS21_bit at NVIC_STCR.B21;
    const register unsigned short int TENMS22 = 22;
    sbit  TENMS22_bit at NVIC_STCR.B22;
    const register unsigned short int TENMS23 = 23;
    sbit  TENMS23_bit at NVIC_STCR.B23;

sfr far unsigned long   volatile RSTCTL_RSTCTL_RESET_REQ absolute 0xE0042000;
    const register unsigned short int RSTKEY0 = 8;
    sbit  RSTKEY0_bit at RSTCTL_RSTCTL_RESET_REQ.B8;
    const register unsigned short int RSTKEY1 = 9;
    sbit  RSTKEY1_bit at RSTCTL_RSTCTL_RESET_REQ.B9;
    const register unsigned short int RSTKEY2 = 10;
    sbit  RSTKEY2_bit at RSTCTL_RSTCTL_RESET_REQ.B10;
    const register unsigned short int RSTKEY3 = 11;
    sbit  RSTKEY3_bit at RSTCTL_RSTCTL_RESET_REQ.B11;
    const register unsigned short int RSTKEY4 = 12;
    sbit  RSTKEY4_bit at RSTCTL_RSTCTL_RESET_REQ.B12;
    const register unsigned short int RSTKEY5 = 13;
    sbit  RSTKEY5_bit at RSTCTL_RSTCTL_RESET_REQ.B13;
    const register unsigned short int RSTKEY6 = 14;
    sbit  RSTKEY6_bit at RSTCTL_RSTCTL_RESET_REQ.B14;
    const register unsigned short int RSTKEY7 = 15;
    sbit  RSTKEY7_bit at RSTCTL_RSTCTL_RESET_REQ.B15;
    const register unsigned short int HARD_REQ = 1;
    sbit  HARD_REQ_bit at RSTCTL_RSTCTL_RESET_REQ.B1;
    const register unsigned short int SOFT_REQ = 0;
    sbit  SOFT_REQ_bit at RSTCTL_RSTCTL_RESET_REQ.B0;

sfr far unsigned long   volatile RSTCTL_RSTCTL_HARDRESET_STAT absolute 0xE0042004;
    const register unsigned short int SRC15 = 15;
    sbit  SRC15_bit at RSTCTL_RSTCTL_HARDRESET_STAT.B15;
    const register unsigned short int SRC14 = 14;
    sbit  SRC14_bit at RSTCTL_RSTCTL_HARDRESET_STAT.B14;
    const register unsigned short int SRC13 = 13;
    sbit  SRC13_bit at RSTCTL_RSTCTL_HARDRESET_STAT.B13;
    const register unsigned short int SRC12 = 12;
    sbit  SRC12_bit at RSTCTL_RSTCTL_HARDRESET_STAT.B12;
    const register unsigned short int SRC11 = 11;
    sbit  SRC11_bit at RSTCTL_RSTCTL_HARDRESET_STAT.B11;
    const register unsigned short int SRC10 = 10;
    sbit  SRC10_bit at RSTCTL_RSTCTL_HARDRESET_STAT.B10;
    const register unsigned short int SRC9 = 9;
    sbit  SRC9_bit at RSTCTL_RSTCTL_HARDRESET_STAT.B9;
    const register unsigned short int SRC8 = 8;
    sbit  SRC8_bit at RSTCTL_RSTCTL_HARDRESET_STAT.B8;
    const register unsigned short int SRC7 = 7;
    sbit  SRC7_bit at RSTCTL_RSTCTL_HARDRESET_STAT.B7;
    const register unsigned short int SRC6 = 6;
    sbit  SRC6_bit at RSTCTL_RSTCTL_HARDRESET_STAT.B6;
    const register unsigned short int SRC5 = 5;
    sbit  SRC5_bit at RSTCTL_RSTCTL_HARDRESET_STAT.B5;
    const register unsigned short int SRC4 = 4;
    sbit  SRC4_bit at RSTCTL_RSTCTL_HARDRESET_STAT.B4;
    const register unsigned short int SRC3 = 3;
    sbit  SRC3_bit at RSTCTL_RSTCTL_HARDRESET_STAT.B3;
    const register unsigned short int SRC2 = 2;
    sbit  SRC2_bit at RSTCTL_RSTCTL_HARDRESET_STAT.B2;
    const register unsigned short int SRC1 = 1;
    sbit  SRC1_bit at RSTCTL_RSTCTL_HARDRESET_STAT.B1;
    const register unsigned short int SRC0 = 0;
    sbit  SRC0_bit at RSTCTL_RSTCTL_HARDRESET_STAT.B0;

sfr far unsigned long   volatile RSTCTL_RSTCTL_HARDRESET_CLR absolute 0xE0042008;
    sbit  SRC15_RSTCTL_RSTCTL_HARDRESET_CLR_bit at RSTCTL_RSTCTL_HARDRESET_CLR.B15;
    sbit  SRC14_RSTCTL_RSTCTL_HARDRESET_CLR_bit at RSTCTL_RSTCTL_HARDRESET_CLR.B14;
    sbit  SRC13_RSTCTL_RSTCTL_HARDRESET_CLR_bit at RSTCTL_RSTCTL_HARDRESET_CLR.B13;
    sbit  SRC12_RSTCTL_RSTCTL_HARDRESET_CLR_bit at RSTCTL_RSTCTL_HARDRESET_CLR.B12;
    sbit  SRC11_RSTCTL_RSTCTL_HARDRESET_CLR_bit at RSTCTL_RSTCTL_HARDRESET_CLR.B11;
    sbit  SRC10_RSTCTL_RSTCTL_HARDRESET_CLR_bit at RSTCTL_RSTCTL_HARDRESET_CLR.B10;
    sbit  SRC9_RSTCTL_RSTCTL_HARDRESET_CLR_bit at RSTCTL_RSTCTL_HARDRESET_CLR.B9;
    sbit  SRC8_RSTCTL_RSTCTL_HARDRESET_CLR_bit at RSTCTL_RSTCTL_HARDRESET_CLR.B8;
    sbit  SRC7_RSTCTL_RSTCTL_HARDRESET_CLR_bit at RSTCTL_RSTCTL_HARDRESET_CLR.B7;
    sbit  SRC6_RSTCTL_RSTCTL_HARDRESET_CLR_bit at RSTCTL_RSTCTL_HARDRESET_CLR.B6;
    sbit  SRC5_RSTCTL_RSTCTL_HARDRESET_CLR_bit at RSTCTL_RSTCTL_HARDRESET_CLR.B5;
    sbit  SRC4_RSTCTL_RSTCTL_HARDRESET_CLR_bit at RSTCTL_RSTCTL_HARDRESET_CLR.B4;
    sbit  SRC3_RSTCTL_RSTCTL_HARDRESET_CLR_bit at RSTCTL_RSTCTL_HARDRESET_CLR.B3;
    sbit  SRC2_RSTCTL_RSTCTL_HARDRESET_CLR_bit at RSTCTL_RSTCTL_HARDRESET_CLR.B2;
    sbit  SRC1_RSTCTL_RSTCTL_HARDRESET_CLR_bit at RSTCTL_RSTCTL_HARDRESET_CLR.B1;
    sbit  SRC0_RSTCTL_RSTCTL_HARDRESET_CLR_bit at RSTCTL_RSTCTL_HARDRESET_CLR.B0;

sfr far unsigned long   volatile RSTCTL_RSTCTL_HARDRESET_SET absolute 0xE004200C;
    sbit  SRC15_RSTCTL_RSTCTL_HARDRESET_SET_bit at RSTCTL_RSTCTL_HARDRESET_SET.B15;
    sbit  SRC14_RSTCTL_RSTCTL_HARDRESET_SET_bit at RSTCTL_RSTCTL_HARDRESET_SET.B14;
    sbit  SRC13_RSTCTL_RSTCTL_HARDRESET_SET_bit at RSTCTL_RSTCTL_HARDRESET_SET.B13;
    sbit  SRC12_RSTCTL_RSTCTL_HARDRESET_SET_bit at RSTCTL_RSTCTL_HARDRESET_SET.B12;
    sbit  SRC11_RSTCTL_RSTCTL_HARDRESET_SET_bit at RSTCTL_RSTCTL_HARDRESET_SET.B11;
    sbit  SRC10_RSTCTL_RSTCTL_HARDRESET_SET_bit at RSTCTL_RSTCTL_HARDRESET_SET.B10;
    sbit  SRC9_RSTCTL_RSTCTL_HARDRESET_SET_bit at RSTCTL_RSTCTL_HARDRESET_SET.B9;
    sbit  SRC8_RSTCTL_RSTCTL_HARDRESET_SET_bit at RSTCTL_RSTCTL_HARDRESET_SET.B8;
    sbit  SRC7_RSTCTL_RSTCTL_HARDRESET_SET_bit at RSTCTL_RSTCTL_HARDRESET_SET.B7;
    sbit  SRC6_RSTCTL_RSTCTL_HARDRESET_SET_bit at RSTCTL_RSTCTL_HARDRESET_SET.B6;
    sbit  SRC5_RSTCTL_RSTCTL_HARDRESET_SET_bit at RSTCTL_RSTCTL_HARDRESET_SET.B5;
    sbit  SRC4_RSTCTL_RSTCTL_HARDRESET_SET_bit at RSTCTL_RSTCTL_HARDRESET_SET.B4;
    sbit  SRC3_RSTCTL_RSTCTL_HARDRESET_SET_bit at RSTCTL_RSTCTL_HARDRESET_SET.B3;
    sbit  SRC2_RSTCTL_RSTCTL_HARDRESET_SET_bit at RSTCTL_RSTCTL_HARDRESET_SET.B2;
    sbit  SRC1_RSTCTL_RSTCTL_HARDRESET_SET_bit at RSTCTL_RSTCTL_HARDRESET_SET.B1;
    sbit  SRC0_RSTCTL_RSTCTL_HARDRESET_SET_bit at RSTCTL_RSTCTL_HARDRESET_SET.B0;

sfr far unsigned long   volatile RSTCTL_RSTCTL_SOFTRESET_STAT absolute 0xE0042010;
    sbit  SRC15_RSTCTL_RSTCTL_SOFTRESET_STAT_bit at RSTCTL_RSTCTL_SOFTRESET_STAT.B15;
    sbit  SRC14_RSTCTL_RSTCTL_SOFTRESET_STAT_bit at RSTCTL_RSTCTL_SOFTRESET_STAT.B14;
    sbit  SRC13_RSTCTL_RSTCTL_SOFTRESET_STAT_bit at RSTCTL_RSTCTL_SOFTRESET_STAT.B13;
    sbit  SRC12_RSTCTL_RSTCTL_SOFTRESET_STAT_bit at RSTCTL_RSTCTL_SOFTRESET_STAT.B12;
    sbit  SRC11_RSTCTL_RSTCTL_SOFTRESET_STAT_bit at RSTCTL_RSTCTL_SOFTRESET_STAT.B11;
    sbit  SRC10_RSTCTL_RSTCTL_SOFTRESET_STAT_bit at RSTCTL_RSTCTL_SOFTRESET_STAT.B10;
    sbit  SRC9_RSTCTL_RSTCTL_SOFTRESET_STAT_bit at RSTCTL_RSTCTL_SOFTRESET_STAT.B9;
    sbit  SRC8_RSTCTL_RSTCTL_SOFTRESET_STAT_bit at RSTCTL_RSTCTL_SOFTRESET_STAT.B8;
    sbit  SRC7_RSTCTL_RSTCTL_SOFTRESET_STAT_bit at RSTCTL_RSTCTL_SOFTRESET_STAT.B7;
    sbit  SRC6_RSTCTL_RSTCTL_SOFTRESET_STAT_bit at RSTCTL_RSTCTL_SOFTRESET_STAT.B6;
    sbit  SRC5_RSTCTL_RSTCTL_SOFTRESET_STAT_bit at RSTCTL_RSTCTL_SOFTRESET_STAT.B5;
    sbit  SRC4_RSTCTL_RSTCTL_SOFTRESET_STAT_bit at RSTCTL_RSTCTL_SOFTRESET_STAT.B4;
    sbit  SRC3_RSTCTL_RSTCTL_SOFTRESET_STAT_bit at RSTCTL_RSTCTL_SOFTRESET_STAT.B3;
    sbit  SRC2_RSTCTL_RSTCTL_SOFTRESET_STAT_bit at RSTCTL_RSTCTL_SOFTRESET_STAT.B2;
    sbit  SRC1_RSTCTL_RSTCTL_SOFTRESET_STAT_bit at RSTCTL_RSTCTL_SOFTRESET_STAT.B1;
    sbit  SRC0_RSTCTL_RSTCTL_SOFTRESET_STAT_bit at RSTCTL_RSTCTL_SOFTRESET_STAT.B0;

sfr far unsigned long   volatile RSTCTL_RSTCTL_SOFTRESET_CLR absolute 0xE0042014;
    sbit  SRC15_RSTCTL_RSTCTL_SOFTRESET_CLR_bit at RSTCTL_RSTCTL_SOFTRESET_CLR.B15;
    sbit  SRC14_RSTCTL_RSTCTL_SOFTRESET_CLR_bit at RSTCTL_RSTCTL_SOFTRESET_CLR.B14;
    sbit  SRC13_RSTCTL_RSTCTL_SOFTRESET_CLR_bit at RSTCTL_RSTCTL_SOFTRESET_CLR.B13;
    sbit  SRC12_RSTCTL_RSTCTL_SOFTRESET_CLR_bit at RSTCTL_RSTCTL_SOFTRESET_CLR.B12;
    sbit  SRC11_RSTCTL_RSTCTL_SOFTRESET_CLR_bit at RSTCTL_RSTCTL_SOFTRESET_CLR.B11;
    sbit  SRC10_RSTCTL_RSTCTL_SOFTRESET_CLR_bit at RSTCTL_RSTCTL_SOFTRESET_CLR.B10;
    sbit  SRC9_RSTCTL_RSTCTL_SOFTRESET_CLR_bit at RSTCTL_RSTCTL_SOFTRESET_CLR.B9;
    sbit  SRC8_RSTCTL_RSTCTL_SOFTRESET_CLR_bit at RSTCTL_RSTCTL_SOFTRESET_CLR.B8;
    sbit  SRC7_RSTCTL_RSTCTL_SOFTRESET_CLR_bit at RSTCTL_RSTCTL_SOFTRESET_CLR.B7;
    sbit  SRC6_RSTCTL_RSTCTL_SOFTRESET_CLR_bit at RSTCTL_RSTCTL_SOFTRESET_CLR.B6;
    sbit  SRC5_RSTCTL_RSTCTL_SOFTRESET_CLR_bit at RSTCTL_RSTCTL_SOFTRESET_CLR.B5;
    sbit  SRC4_RSTCTL_RSTCTL_SOFTRESET_CLR_bit at RSTCTL_RSTCTL_SOFTRESET_CLR.B4;
    sbit  SRC3_RSTCTL_RSTCTL_SOFTRESET_CLR_bit at RSTCTL_RSTCTL_SOFTRESET_CLR.B3;
    sbit  SRC2_RSTCTL_RSTCTL_SOFTRESET_CLR_bit at RSTCTL_RSTCTL_SOFTRESET_CLR.B2;
    sbit  SRC1_RSTCTL_RSTCTL_SOFTRESET_CLR_bit at RSTCTL_RSTCTL_SOFTRESET_CLR.B1;
    sbit  SRC0_RSTCTL_RSTCTL_SOFTRESET_CLR_bit at RSTCTL_RSTCTL_SOFTRESET_CLR.B0;

sfr far unsigned long   volatile RSTCTL_RSTCTL_SOFTRESET_SET absolute 0xE0042018;
    sbit  SRC15_RSTCTL_RSTCTL_SOFTRESET_SET_bit at RSTCTL_RSTCTL_SOFTRESET_SET.B15;
    sbit  SRC14_RSTCTL_RSTCTL_SOFTRESET_SET_bit at RSTCTL_RSTCTL_SOFTRESET_SET.B14;
    sbit  SRC13_RSTCTL_RSTCTL_SOFTRESET_SET_bit at RSTCTL_RSTCTL_SOFTRESET_SET.B13;
    sbit  SRC12_RSTCTL_RSTCTL_SOFTRESET_SET_bit at RSTCTL_RSTCTL_SOFTRESET_SET.B12;
    sbit  SRC11_RSTCTL_RSTCTL_SOFTRESET_SET_bit at RSTCTL_RSTCTL_SOFTRESET_SET.B11;
    sbit  SRC10_RSTCTL_RSTCTL_SOFTRESET_SET_bit at RSTCTL_RSTCTL_SOFTRESET_SET.B10;
    sbit  SRC9_RSTCTL_RSTCTL_SOFTRESET_SET_bit at RSTCTL_RSTCTL_SOFTRESET_SET.B9;
    sbit  SRC8_RSTCTL_RSTCTL_SOFTRESET_SET_bit at RSTCTL_RSTCTL_SOFTRESET_SET.B8;
    sbit  SRC7_RSTCTL_RSTCTL_SOFTRESET_SET_bit at RSTCTL_RSTCTL_SOFTRESET_SET.B7;
    sbit  SRC6_RSTCTL_RSTCTL_SOFTRESET_SET_bit at RSTCTL_RSTCTL_SOFTRESET_SET.B6;
    sbit  SRC5_RSTCTL_RSTCTL_SOFTRESET_SET_bit at RSTCTL_RSTCTL_SOFTRESET_SET.B5;
    sbit  SRC4_RSTCTL_RSTCTL_SOFTRESET_SET_bit at RSTCTL_RSTCTL_SOFTRESET_SET.B4;
    sbit  SRC3_RSTCTL_RSTCTL_SOFTRESET_SET_bit at RSTCTL_RSTCTL_SOFTRESET_SET.B3;
    sbit  SRC2_RSTCTL_RSTCTL_SOFTRESET_SET_bit at RSTCTL_RSTCTL_SOFTRESET_SET.B2;
    sbit  SRC1_RSTCTL_RSTCTL_SOFTRESET_SET_bit at RSTCTL_RSTCTL_SOFTRESET_SET.B1;
    sbit  SRC0_RSTCTL_RSTCTL_SOFTRESET_SET_bit at RSTCTL_RSTCTL_SOFTRESET_SET.B0;

sfr far unsigned long   volatile RSTCTL_RSTCTL_PSSRESET_STAT absolute 0xE0042100;
    const register unsigned short int VCCDET = 3;
    sbit  VCCDET_bit at RSTCTL_RSTCTL_PSSRESET_STAT.B3;
    const register unsigned short int BGREF = 2;
    sbit  BGREF_bit at RSTCTL_RSTCTL_PSSRESET_STAT.B2;
    const register unsigned short int SVSMH = 1;
    sbit  SVSMH_bit at RSTCTL_RSTCTL_PSSRESET_STAT.B1;

sfr far unsigned long   volatile RSTCTL_RSTCTL_PSSRESET_CLR absolute 0xE0042104;
    const register unsigned short int CLR = 0;
    sbit  CLR_bit at RSTCTL_RSTCTL_PSSRESET_CLR.B0;

sfr far unsigned long   volatile RSTCTL_RSTCTL_PCMRESET_STAT absolute 0xE0042108;
    const register unsigned short int LPM45 = 1;
    sbit  LPM45_bit at RSTCTL_RSTCTL_PCMRESET_STAT.B1;
    const register unsigned short int LPM35 = 0;
    sbit  LPM35_bit at RSTCTL_RSTCTL_PCMRESET_STAT.B0;

sfr far unsigned long   volatile RSTCTL_RSTCTL_PCMRESET_CLR absolute 0xE004210C;
    sbit  CLR_RSTCTL_RSTCTL_PCMRESET_CLR_bit at RSTCTL_RSTCTL_PCMRESET_CLR.B0;

sfr far unsigned long   volatile RSTCTL_RSTCTL_PINRESET_STAT absolute 0xE0042110;
    const register unsigned short int RSTNMI = 0;
    sbit  RSTNMI_bit at RSTCTL_RSTCTL_PINRESET_STAT.B0;

sfr far unsigned long   volatile RSTCTL_RSTCTL_PINRESET_CLR absolute 0xE0042114;
    sbit  CLR_RSTCTL_RSTCTL_PINRESET_CLR_bit at RSTCTL_RSTCTL_PINRESET_CLR.B0;

sfr far unsigned long   volatile RSTCTL_RSTCTL_REBOOTRESET_STAT absolute 0xE0042118;
    const register unsigned short int REBOOT = 0;
    sbit  REBOOT_bit at RSTCTL_RSTCTL_REBOOTRESET_STAT.B0;

sfr far unsigned long   volatile RSTCTL_RSTCTL_REBOOTRESET_CLR absolute 0xE004211C;
    sbit  CLR_RSTCTL_RSTCTL_REBOOTRESET_CLR_bit at RSTCTL_RSTCTL_REBOOTRESET_CLR.B0;

sfr far unsigned long   volatile RSTCTL_RSTCTL_CSRESET_STAT absolute 0xE0042120;
    const register unsigned short int DCOR_SHT = 0;
    sbit  DCOR_SHT_bit at RSTCTL_RSTCTL_CSRESET_STAT.B0;

sfr far unsigned long   volatile RSTCTL_RSTCTL_CSRESET_CLR absolute 0xE0042124;
    sbit  CLR_RSTCTL_RSTCTL_CSRESET_CLR_bit at RSTCTL_RSTCTL_CSRESET_CLR.B0;

sfr far unsigned long   volatile SYSCTL_SYS_REBOOT_CTL absolute 0xE0043000;
    const register unsigned short int WKEY0 = 8;
    sbit  WKEY0_bit at SYSCTL_SYS_REBOOT_CTL.B8;
    const register unsigned short int WKEY1 = 9;
    sbit  WKEY1_bit at SYSCTL_SYS_REBOOT_CTL.B9;
    const register unsigned short int WKEY2 = 10;
    sbit  WKEY2_bit at SYSCTL_SYS_REBOOT_CTL.B10;
    const register unsigned short int WKEY3 = 11;
    sbit  WKEY3_bit at SYSCTL_SYS_REBOOT_CTL.B11;
    const register unsigned short int WKEY4 = 12;
    sbit  WKEY4_bit at SYSCTL_SYS_REBOOT_CTL.B12;
    const register unsigned short int WKEY5 = 13;
    sbit  WKEY5_bit at SYSCTL_SYS_REBOOT_CTL.B13;
    const register unsigned short int WKEY6 = 14;
    sbit  WKEY6_bit at SYSCTL_SYS_REBOOT_CTL.B14;
    const register unsigned short int WKEY7 = 15;
    sbit  WKEY7_bit at SYSCTL_SYS_REBOOT_CTL.B15;
    sbit  REBOOT_SYSCTL_SYS_REBOOT_CTL_bit at SYSCTL_SYS_REBOOT_CTL.B0;

sfr far unsigned long   volatile SYSCTL_SYS_NMI_CTLSTAT absolute 0xE0043004;
    const register unsigned short int PIN_FLG = 19;
    sbit  PIN_FLG_bit at SYSCTL_SYS_NMI_CTLSTAT.B19;
    const register unsigned short int PCM_FLG = 18;
    sbit  PCM_FLG_bit at SYSCTL_SYS_NMI_CTLSTAT.B18;
    const register unsigned short int PSS_FLG = 17;
    sbit  PSS_FLG_bit at SYSCTL_SYS_NMI_CTLSTAT.B17;
    const register unsigned short int CS_FLG = 16;
    sbit  CS_FLG_bit at SYSCTL_SYS_NMI_CTLSTAT.B16;
    const register unsigned short int PIN_SRC = 3;
    sbit  PIN_SRC_bit at SYSCTL_SYS_NMI_CTLSTAT.B3;
    const register unsigned short int PCM_SRC = 2;
    sbit  PCM_SRC_bit at SYSCTL_SYS_NMI_CTLSTAT.B2;
    const register unsigned short int PSS_SRC = 1;
    sbit  PSS_SRC_bit at SYSCTL_SYS_NMI_CTLSTAT.B1;
    const register unsigned short int CS_SRC = 0;
    sbit  CS_SRC_bit at SYSCTL_SYS_NMI_CTLSTAT.B0;

sfr far unsigned long   volatile SYSCTL_SYS_WDTRESET_CTL absolute 0xE0043008;
    const register unsigned short int VIOLATION = 1;
    sbit  VIOLATION_bit at SYSCTL_SYS_WDTRESET_CTL.B1;
    const register unsigned short int TIMEOUT = 0;
    sbit  TIMEOUT_bit at SYSCTL_SYS_WDTRESET_CTL.B0;

sfr far unsigned long   volatile SYSCTL_SYS_PERIHALT_CTL absolute 0xE004300C;
    const register unsigned short int HALT_DMA = 15;
    sbit  HALT_DMA_bit at SYSCTL_SYS_PERIHALT_CTL.B15;
    const register unsigned short int HALT_WDT = 14;
    sbit  HALT_WDT_bit at SYSCTL_SYS_PERIHALT_CTL.B14;
    const register unsigned short int HALT_ADC = 13;
    sbit  HALT_ADC_bit at SYSCTL_SYS_PERIHALT_CTL.B13;
    const register unsigned short int HALT_eUB3 = 12;
    sbit  HALT_eUB3_bit at SYSCTL_SYS_PERIHALT_CTL.B12;
    const register unsigned short int HALT_eUB2 = 11;
    sbit  HALT_eUB2_bit at SYSCTL_SYS_PERIHALT_CTL.B11;
    const register unsigned short int HALT_eUB1 = 10;
    sbit  HALT_eUB1_bit at SYSCTL_SYS_PERIHALT_CTL.B10;
    const register unsigned short int HALT_eUB0 = 9;
    sbit  HALT_eUB0_bit at SYSCTL_SYS_PERIHALT_CTL.B9;
    const register unsigned short int HALT_eUA3 = 8;
    sbit  HALT_eUA3_bit at SYSCTL_SYS_PERIHALT_CTL.B8;
    const register unsigned short int HALT_eUA2 = 7;
    sbit  HALT_eUA2_bit at SYSCTL_SYS_PERIHALT_CTL.B7;
    const register unsigned short int HALT_eUA1 = 6;
    sbit  HALT_eUA1_bit at SYSCTL_SYS_PERIHALT_CTL.B6;
    const register unsigned short int HALT_eUA0 = 5;
    sbit  HALT_eUA0_bit at SYSCTL_SYS_PERIHALT_CTL.B5;
    const register unsigned short int HALT_T32_0 = 4;
    sbit  HALT_T32_0_bit at SYSCTL_SYS_PERIHALT_CTL.B4;
    const register unsigned short int HALT_T16_3 = 3;
    sbit  HALT_T16_3_bit at SYSCTL_SYS_PERIHALT_CTL.B3;
    const register unsigned short int HALT_T16_2 = 2;
    sbit  HALT_T16_2_bit at SYSCTL_SYS_PERIHALT_CTL.B2;
    const register unsigned short int HALT_T16_1 = 1;
    sbit  HALT_T16_1_bit at SYSCTL_SYS_PERIHALT_CTL.B1;
    const register unsigned short int HALT_T16_0 = 0;
    sbit  HALT_T16_0_bit at SYSCTL_SYS_PERIHALT_CTL.B0;

sfr far unsigned long   volatile SYSCTL_SYS_SRAM_SIZE absolute 0xE0043010;
    sbit  SIZE0_SYSCTL_SYS_SRAM_SIZE_bit at SYSCTL_SYS_SRAM_SIZE.B0;
    sbit  SIZE1_SYSCTL_SYS_SRAM_SIZE_bit at SYSCTL_SYS_SRAM_SIZE.B1;
    sbit  SIZE2_SYSCTL_SYS_SRAM_SIZE_bit at SYSCTL_SYS_SRAM_SIZE.B2;
    sbit  SIZE3_SYSCTL_SYS_SRAM_SIZE_bit at SYSCTL_SYS_SRAM_SIZE.B3;
    sbit  SIZE4_SYSCTL_SYS_SRAM_SIZE_bit at SYSCTL_SYS_SRAM_SIZE.B4;
    const register unsigned short int SIZE5 = 5;
    sbit  SIZE5_bit at SYSCTL_SYS_SRAM_SIZE.B5;
    const register unsigned short int SIZE6 = 6;
    sbit  SIZE6_bit at SYSCTL_SYS_SRAM_SIZE.B6;
    const register unsigned short int SIZE7 = 7;
    sbit  SIZE7_bit at SYSCTL_SYS_SRAM_SIZE.B7;
    const register unsigned short int SIZE8 = 8;
    sbit  SIZE8_bit at SYSCTL_SYS_SRAM_SIZE.B8;
    const register unsigned short int SIZE9 = 9;
    sbit  SIZE9_bit at SYSCTL_SYS_SRAM_SIZE.B9;
    const register unsigned short int SIZE10 = 10;
    sbit  SIZE10_bit at SYSCTL_SYS_SRAM_SIZE.B10;
    const register unsigned short int SIZE11 = 11;
    sbit  SIZE11_bit at SYSCTL_SYS_SRAM_SIZE.B11;
    const register unsigned short int SIZE12 = 12;
    sbit  SIZE12_bit at SYSCTL_SYS_SRAM_SIZE.B12;
    const register unsigned short int SIZE13 = 13;
    sbit  SIZE13_bit at SYSCTL_SYS_SRAM_SIZE.B13;
    const register unsigned short int SIZE14 = 14;
    sbit  SIZE14_bit at SYSCTL_SYS_SRAM_SIZE.B14;
    const register unsigned short int SIZE15 = 15;
    sbit  SIZE15_bit at SYSCTL_SYS_SRAM_SIZE.B15;
    const register unsigned short int SIZE16 = 16;
    sbit  SIZE16_bit at SYSCTL_SYS_SRAM_SIZE.B16;
    const register unsigned short int SIZE17 = 17;
    sbit  SIZE17_bit at SYSCTL_SYS_SRAM_SIZE.B17;
    const register unsigned short int SIZE18 = 18;
    sbit  SIZE18_bit at SYSCTL_SYS_SRAM_SIZE.B18;
    const register unsigned short int SIZE19 = 19;
    sbit  SIZE19_bit at SYSCTL_SYS_SRAM_SIZE.B19;
    const register unsigned short int SIZE20 = 20;
    sbit  SIZE20_bit at SYSCTL_SYS_SRAM_SIZE.B20;
    const register unsigned short int SIZE21 = 21;
    sbit  SIZE21_bit at SYSCTL_SYS_SRAM_SIZE.B21;
    const register unsigned short int SIZE22 = 22;
    sbit  SIZE22_bit at SYSCTL_SYS_SRAM_SIZE.B22;
    const register unsigned short int SIZE23 = 23;
    sbit  SIZE23_bit at SYSCTL_SYS_SRAM_SIZE.B23;
    const register unsigned short int SIZE24 = 24;
    sbit  SIZE24_bit at SYSCTL_SYS_SRAM_SIZE.B24;
    const register unsigned short int SIZE25 = 25;
    sbit  SIZE25_bit at SYSCTL_SYS_SRAM_SIZE.B25;
    const register unsigned short int SIZE26 = 26;
    sbit  SIZE26_bit at SYSCTL_SYS_SRAM_SIZE.B26;
    const register unsigned short int SIZE27 = 27;
    sbit  SIZE27_bit at SYSCTL_SYS_SRAM_SIZE.B27;
    const register unsigned short int SIZE28 = 28;
    sbit  SIZE28_bit at SYSCTL_SYS_SRAM_SIZE.B28;
    const register unsigned short int SIZE29 = 29;
    sbit  SIZE29_bit at SYSCTL_SYS_SRAM_SIZE.B29;
    const register unsigned short int SIZE30 = 30;
    sbit  SIZE30_bit at SYSCTL_SYS_SRAM_SIZE.B30;
    const register unsigned short int SIZE31 = 31;
    sbit  SIZE31_bit at SYSCTL_SYS_SRAM_SIZE.B31;

sfr far unsigned long   volatile SYSCTL_SYS_SRAM_BANKEN absolute 0xE0043014;
    const register unsigned short int SRAM_RDY = 16;
    sbit  SRAM_RDY_bit at SYSCTL_SYS_SRAM_BANKEN.B16;
    const register unsigned short int BNK7_EN = 7;
    sbit  BNK7_EN_bit at SYSCTL_SYS_SRAM_BANKEN.B7;
    const register unsigned short int BNK6_EN = 6;
    sbit  BNK6_EN_bit at SYSCTL_SYS_SRAM_BANKEN.B6;
    const register unsigned short int BNK5_EN = 5;
    sbit  BNK5_EN_bit at SYSCTL_SYS_SRAM_BANKEN.B5;
    const register unsigned short int BNK4_EN = 4;
    sbit  BNK4_EN_bit at SYSCTL_SYS_SRAM_BANKEN.B4;
    const register unsigned short int BNK3_EN = 3;
    sbit  BNK3_EN_bit at SYSCTL_SYS_SRAM_BANKEN.B3;
    const register unsigned short int BNK2_EN = 2;
    sbit  BNK2_EN_bit at SYSCTL_SYS_SRAM_BANKEN.B2;
    const register unsigned short int BNK1_EN = 1;
    sbit  BNK1_EN_bit at SYSCTL_SYS_SRAM_BANKEN.B1;
    const register unsigned short int BNK0_EN = 0;
    sbit  BNK0_EN_bit at SYSCTL_SYS_SRAM_BANKEN.B0;

sfr far unsigned long   volatile SYSCTL_SYS_SRAM_BANKRET absolute 0xE0043018;
    sbit  SRAM_RDY_SYSCTL_SYS_SRAM_BANKRET_bit at SYSCTL_SYS_SRAM_BANKRET.B16;
    const register unsigned short int BNK7_RET = 7;
    sbit  BNK7_RET_bit at SYSCTL_SYS_SRAM_BANKRET.B7;
    const register unsigned short int BNK6_RET = 6;
    sbit  BNK6_RET_bit at SYSCTL_SYS_SRAM_BANKRET.B6;
    const register unsigned short int BNK5_RET = 5;
    sbit  BNK5_RET_bit at SYSCTL_SYS_SRAM_BANKRET.B5;
    const register unsigned short int BNK4_RET = 4;
    sbit  BNK4_RET_bit at SYSCTL_SYS_SRAM_BANKRET.B4;
    const register unsigned short int BNK3_RET = 3;
    sbit  BNK3_RET_bit at SYSCTL_SYS_SRAM_BANKRET.B3;
    const register unsigned short int BNK2_RET = 2;
    sbit  BNK2_RET_bit at SYSCTL_SYS_SRAM_BANKRET.B2;
    const register unsigned short int BNK1_RET = 1;
    sbit  BNK1_RET_bit at SYSCTL_SYS_SRAM_BANKRET.B1;
    const register unsigned short int BNK0_RET = 0;
    sbit  BNK0_RET_bit at SYSCTL_SYS_SRAM_BANKRET.B0;

sfr far unsigned long   volatile SYSCTL_SYS_FLASH_SIZE absolute 0xE0043020;
    sbit  SIZE0_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B0;
    sbit  SIZE1_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B1;
    sbit  SIZE2_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B2;
    sbit  SIZE3_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B3;
    sbit  SIZE4_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B4;
    sbit  SIZE5_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B5;
    sbit  SIZE6_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B6;
    sbit  SIZE7_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B7;
    sbit  SIZE8_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B8;
    sbit  SIZE9_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B9;
    sbit  SIZE10_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B10;
    sbit  SIZE11_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B11;
    sbit  SIZE12_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B12;
    sbit  SIZE13_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B13;
    sbit  SIZE14_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B14;
    sbit  SIZE15_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B15;
    sbit  SIZE16_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B16;
    sbit  SIZE17_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B17;
    sbit  SIZE18_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B18;
    sbit  SIZE19_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B19;
    sbit  SIZE20_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B20;
    sbit  SIZE21_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B21;
    sbit  SIZE22_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B22;
    sbit  SIZE23_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B23;
    sbit  SIZE24_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B24;
    sbit  SIZE25_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B25;
    sbit  SIZE26_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B26;
    sbit  SIZE27_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B27;
    sbit  SIZE28_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B28;
    sbit  SIZE29_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B29;
    sbit  SIZE30_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B30;
    sbit  SIZE31_SYSCTL_SYS_FLASH_SIZE_bit at SYSCTL_SYS_FLASH_SIZE.B31;

sfr far unsigned long   volatile SYSCTL_SYS_DIO_GLTFLT_CTL absolute 0xE0043030;
    const register unsigned short int GLTCH_EN = 0;
    sbit  GLTCH_EN_bit at SYSCTL_SYS_DIO_GLTFLT_CTL.B0;

sfr far unsigned long   volatile SYSCTL_SYS_SECDATA_UNLOCK absolute 0xE0043040;
    const register unsigned short int UNLKEY0 = 0;
    sbit  UNLKEY0_bit at SYSCTL_SYS_SECDATA_UNLOCK.B0;
    const register unsigned short int UNLKEY1 = 1;
    sbit  UNLKEY1_bit at SYSCTL_SYS_SECDATA_UNLOCK.B1;
    const register unsigned short int UNLKEY2 = 2;
    sbit  UNLKEY2_bit at SYSCTL_SYS_SECDATA_UNLOCK.B2;
    const register unsigned short int UNLKEY3 = 3;
    sbit  UNLKEY3_bit at SYSCTL_SYS_SECDATA_UNLOCK.B3;
    const register unsigned short int UNLKEY4 = 4;
    sbit  UNLKEY4_bit at SYSCTL_SYS_SECDATA_UNLOCK.B4;
    const register unsigned short int UNLKEY5 = 5;
    sbit  UNLKEY5_bit at SYSCTL_SYS_SECDATA_UNLOCK.B5;
    const register unsigned short int UNLKEY6 = 6;
    sbit  UNLKEY6_bit at SYSCTL_SYS_SECDATA_UNLOCK.B6;
    const register unsigned short int UNLKEY7 = 7;
    sbit  UNLKEY7_bit at SYSCTL_SYS_SECDATA_UNLOCK.B7;
    const register unsigned short int UNLKEY8 = 8;
    sbit  UNLKEY8_bit at SYSCTL_SYS_SECDATA_UNLOCK.B8;
    const register unsigned short int UNLKEY9 = 9;
    sbit  UNLKEY9_bit at SYSCTL_SYS_SECDATA_UNLOCK.B9;
    const register unsigned short int UNLKEY10 = 10;
    sbit  UNLKEY10_bit at SYSCTL_SYS_SECDATA_UNLOCK.B10;
    const register unsigned short int UNLKEY11 = 11;
    sbit  UNLKEY11_bit at SYSCTL_SYS_SECDATA_UNLOCK.B11;
    const register unsigned short int UNLKEY12 = 12;
    sbit  UNLKEY12_bit at SYSCTL_SYS_SECDATA_UNLOCK.B12;
    const register unsigned short int UNLKEY13 = 13;
    sbit  UNLKEY13_bit at SYSCTL_SYS_SECDATA_UNLOCK.B13;
    const register unsigned short int UNLKEY14 = 14;
    sbit  UNLKEY14_bit at SYSCTL_SYS_SECDATA_UNLOCK.B14;
    const register unsigned short int UNLKEY15 = 15;
    sbit  UNLKEY15_bit at SYSCTL_SYS_SECDATA_UNLOCK.B15;

sfr far unsigned long   volatile SYSCTL_SYS_MASTER_UNLOCK absolute 0xE0044000;
    sbit  UNLKEY0_SYSCTL_SYS_MASTER_UNLOCK_bit at SYSCTL_SYS_MASTER_UNLOCK.B0;
    sbit  UNLKEY1_SYSCTL_SYS_MASTER_UNLOCK_bit at SYSCTL_SYS_MASTER_UNLOCK.B1;
    sbit  UNLKEY2_SYSCTL_SYS_MASTER_UNLOCK_bit at SYSCTL_SYS_MASTER_UNLOCK.B2;
    sbit  UNLKEY3_SYSCTL_SYS_MASTER_UNLOCK_bit at SYSCTL_SYS_MASTER_UNLOCK.B3;
    sbit  UNLKEY4_SYSCTL_SYS_MASTER_UNLOCK_bit at SYSCTL_SYS_MASTER_UNLOCK.B4;
    sbit  UNLKEY5_SYSCTL_SYS_MASTER_UNLOCK_bit at SYSCTL_SYS_MASTER_UNLOCK.B5;
    sbit  UNLKEY6_SYSCTL_SYS_MASTER_UNLOCK_bit at SYSCTL_SYS_MASTER_UNLOCK.B6;
    sbit  UNLKEY7_SYSCTL_SYS_MASTER_UNLOCK_bit at SYSCTL_SYS_MASTER_UNLOCK.B7;
    sbit  UNLKEY8_SYSCTL_SYS_MASTER_UNLOCK_bit at SYSCTL_SYS_MASTER_UNLOCK.B8;
    sbit  UNLKEY9_SYSCTL_SYS_MASTER_UNLOCK_bit at SYSCTL_SYS_MASTER_UNLOCK.B9;
    sbit  UNLKEY10_SYSCTL_SYS_MASTER_UNLOCK_bit at SYSCTL_SYS_MASTER_UNLOCK.B10;
    sbit  UNLKEY11_SYSCTL_SYS_MASTER_UNLOCK_bit at SYSCTL_SYS_MASTER_UNLOCK.B11;
    sbit  UNLKEY12_SYSCTL_SYS_MASTER_UNLOCK_bit at SYSCTL_SYS_MASTER_UNLOCK.B12;
    sbit  UNLKEY13_SYSCTL_SYS_MASTER_UNLOCK_bit at SYSCTL_SYS_MASTER_UNLOCK.B13;
    sbit  UNLKEY14_SYSCTL_SYS_MASTER_UNLOCK_bit at SYSCTL_SYS_MASTER_UNLOCK.B14;
    sbit  UNLKEY15_SYSCTL_SYS_MASTER_UNLOCK_bit at SYSCTL_SYS_MASTER_UNLOCK.B15;

sfr far unsigned long   volatile SYSCTL_SYS_BOOTOVER_REQ0 absolute 0xE0044004;
    const register unsigned short int REGVAL0 = 0;
    sbit  REGVAL0_bit at SYSCTL_SYS_BOOTOVER_REQ0.B0;
    const register unsigned short int REGVAL1 = 1;
    sbit  REGVAL1_bit at SYSCTL_SYS_BOOTOVER_REQ0.B1;
    const register unsigned short int REGVAL2 = 2;
    sbit  REGVAL2_bit at SYSCTL_SYS_BOOTOVER_REQ0.B2;
    const register unsigned short int REGVAL3 = 3;
    sbit  REGVAL3_bit at SYSCTL_SYS_BOOTOVER_REQ0.B3;
    const register unsigned short int REGVAL4 = 4;
    sbit  REGVAL4_bit at SYSCTL_SYS_BOOTOVER_REQ0.B4;
    const register unsigned short int REGVAL5 = 5;
    sbit  REGVAL5_bit at SYSCTL_SYS_BOOTOVER_REQ0.B5;
    const register unsigned short int REGVAL6 = 6;
    sbit  REGVAL6_bit at SYSCTL_SYS_BOOTOVER_REQ0.B6;
    const register unsigned short int REGVAL7 = 7;
    sbit  REGVAL7_bit at SYSCTL_SYS_BOOTOVER_REQ0.B7;
    const register unsigned short int REGVAL8 = 8;
    sbit  REGVAL8_bit at SYSCTL_SYS_BOOTOVER_REQ0.B8;
    const register unsigned short int REGVAL9 = 9;
    sbit  REGVAL9_bit at SYSCTL_SYS_BOOTOVER_REQ0.B9;
    const register unsigned short int REGVAL10 = 10;
    sbit  REGVAL10_bit at SYSCTL_SYS_BOOTOVER_REQ0.B10;
    const register unsigned short int REGVAL11 = 11;
    sbit  REGVAL11_bit at SYSCTL_SYS_BOOTOVER_REQ0.B11;
    const register unsigned short int REGVAL12 = 12;
    sbit  REGVAL12_bit at SYSCTL_SYS_BOOTOVER_REQ0.B12;
    const register unsigned short int REGVAL13 = 13;
    sbit  REGVAL13_bit at SYSCTL_SYS_BOOTOVER_REQ0.B13;
    const register unsigned short int REGVAL14 = 14;
    sbit  REGVAL14_bit at SYSCTL_SYS_BOOTOVER_REQ0.B14;
    const register unsigned short int REGVAL15 = 15;
    sbit  REGVAL15_bit at SYSCTL_SYS_BOOTOVER_REQ0.B15;
    const register unsigned short int REGVAL16 = 16;
    sbit  REGVAL16_bit at SYSCTL_SYS_BOOTOVER_REQ0.B16;
    const register unsigned short int REGVAL17 = 17;
    sbit  REGVAL17_bit at SYSCTL_SYS_BOOTOVER_REQ0.B17;
    const register unsigned short int REGVAL18 = 18;
    sbit  REGVAL18_bit at SYSCTL_SYS_BOOTOVER_REQ0.B18;
    const register unsigned short int REGVAL19 = 19;
    sbit  REGVAL19_bit at SYSCTL_SYS_BOOTOVER_REQ0.B19;
    const register unsigned short int REGVAL20 = 20;
    sbit  REGVAL20_bit at SYSCTL_SYS_BOOTOVER_REQ0.B20;
    const register unsigned short int REGVAL21 = 21;
    sbit  REGVAL21_bit at SYSCTL_SYS_BOOTOVER_REQ0.B21;
    const register unsigned short int REGVAL22 = 22;
    sbit  REGVAL22_bit at SYSCTL_SYS_BOOTOVER_REQ0.B22;
    const register unsigned short int REGVAL23 = 23;
    sbit  REGVAL23_bit at SYSCTL_SYS_BOOTOVER_REQ0.B23;
    const register unsigned short int REGVAL24 = 24;
    sbit  REGVAL24_bit at SYSCTL_SYS_BOOTOVER_REQ0.B24;
    const register unsigned short int REGVAL25 = 25;
    sbit  REGVAL25_bit at SYSCTL_SYS_BOOTOVER_REQ0.B25;
    const register unsigned short int REGVAL26 = 26;
    sbit  REGVAL26_bit at SYSCTL_SYS_BOOTOVER_REQ0.B26;
    const register unsigned short int REGVAL27 = 27;
    sbit  REGVAL27_bit at SYSCTL_SYS_BOOTOVER_REQ0.B27;
    const register unsigned short int REGVAL28 = 28;
    sbit  REGVAL28_bit at SYSCTL_SYS_BOOTOVER_REQ0.B28;
    const register unsigned short int REGVAL29 = 29;
    sbit  REGVAL29_bit at SYSCTL_SYS_BOOTOVER_REQ0.B29;
    const register unsigned short int REGVAL30 = 30;
    sbit  REGVAL30_bit at SYSCTL_SYS_BOOTOVER_REQ0.B30;
    const register unsigned short int REGVAL31 = 31;
    sbit  REGVAL31_bit at SYSCTL_SYS_BOOTOVER_REQ0.B31;

sfr far unsigned long   volatile SYSCTL_SYS_BOOTOVER_REQ1 absolute 0xE0044008;
    sbit  REGVAL0_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B0;
    sbit  REGVAL1_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B1;
    sbit  REGVAL2_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B2;
    sbit  REGVAL3_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B3;
    sbit  REGVAL4_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B4;
    sbit  REGVAL5_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B5;
    sbit  REGVAL6_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B6;
    sbit  REGVAL7_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B7;
    sbit  REGVAL8_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B8;
    sbit  REGVAL9_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B9;
    sbit  REGVAL10_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B10;
    sbit  REGVAL11_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B11;
    sbit  REGVAL12_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B12;
    sbit  REGVAL13_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B13;
    sbit  REGVAL14_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B14;
    sbit  REGVAL15_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B15;
    sbit  REGVAL16_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B16;
    sbit  REGVAL17_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B17;
    sbit  REGVAL18_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B18;
    sbit  REGVAL19_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B19;
    sbit  REGVAL20_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B20;
    sbit  REGVAL21_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B21;
    sbit  REGVAL22_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B22;
    sbit  REGVAL23_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B23;
    sbit  REGVAL24_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B24;
    sbit  REGVAL25_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B25;
    sbit  REGVAL26_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B26;
    sbit  REGVAL27_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B27;
    sbit  REGVAL28_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B28;
    sbit  REGVAL29_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B29;
    sbit  REGVAL30_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B30;
    sbit  REGVAL31_SYSCTL_SYS_BOOTOVER_REQ1_bit at SYSCTL_SYS_BOOTOVER_REQ1.B31;

sfr far unsigned long   volatile SYSCTL_SYS_BOOTOVER_ACK absolute 0xE004400C;
    sbit  REGVAL0_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B0;
    sbit  REGVAL1_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B1;
    sbit  REGVAL2_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B2;
    sbit  REGVAL3_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B3;
    sbit  REGVAL4_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B4;
    sbit  REGVAL5_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B5;
    sbit  REGVAL6_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B6;
    sbit  REGVAL7_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B7;
    sbit  REGVAL8_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B8;
    sbit  REGVAL9_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B9;
    sbit  REGVAL10_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B10;
    sbit  REGVAL11_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B11;
    sbit  REGVAL12_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B12;
    sbit  REGVAL13_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B13;
    sbit  REGVAL14_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B14;
    sbit  REGVAL15_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B15;
    sbit  REGVAL16_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B16;
    sbit  REGVAL17_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B17;
    sbit  REGVAL18_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B18;
    sbit  REGVAL19_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B19;
    sbit  REGVAL20_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B20;
    sbit  REGVAL21_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B21;
    sbit  REGVAL22_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B22;
    sbit  REGVAL23_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B23;
    sbit  REGVAL24_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B24;
    sbit  REGVAL25_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B25;
    sbit  REGVAL26_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B26;
    sbit  REGVAL27_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B27;
    sbit  REGVAL28_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B28;
    sbit  REGVAL29_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B29;
    sbit  REGVAL30_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B30;
    sbit  REGVAL31_SYSCTL_SYS_BOOTOVER_ACK_bit at SYSCTL_SYS_BOOTOVER_ACK.B31;

sfr far unsigned long   volatile SYSCTL_SYS_RESET_REQ absolute 0xE0044010;
    sbit  WKEY0_SYSCTL_SYS_RESET_REQ_bit at SYSCTL_SYS_RESET_REQ.B8;
    sbit  WKEY1_SYSCTL_SYS_RESET_REQ_bit at SYSCTL_SYS_RESET_REQ.B9;
    sbit  WKEY2_SYSCTL_SYS_RESET_REQ_bit at SYSCTL_SYS_RESET_REQ.B10;
    sbit  WKEY3_SYSCTL_SYS_RESET_REQ_bit at SYSCTL_SYS_RESET_REQ.B11;
    sbit  WKEY4_SYSCTL_SYS_RESET_REQ_bit at SYSCTL_SYS_RESET_REQ.B12;
    sbit  WKEY5_SYSCTL_SYS_RESET_REQ_bit at SYSCTL_SYS_RESET_REQ.B13;
    sbit  WKEY6_SYSCTL_SYS_RESET_REQ_bit at SYSCTL_SYS_RESET_REQ.B14;
    sbit  WKEY7_SYSCTL_SYS_RESET_REQ_bit at SYSCTL_SYS_RESET_REQ.B15;
    sbit  REBOOT_SYSCTL_SYS_RESET_REQ_bit at SYSCTL_SYS_RESET_REQ.B1;
    const register unsigned short int POR = 0;
    sbit  POR_bit at SYSCTL_SYS_RESET_REQ.B0;

sfr far unsigned long   volatile SYSCTL_SYS_RESET_STATOVER absolute 0xE0044014;
    const register unsigned short int RBT_OVER = 10;
    sbit  RBT_OVER_bit at SYSCTL_SYS_RESET_STATOVER.B10;
    const register unsigned short int HARD_OVER = 9;
    sbit  HARD_OVER_bit at SYSCTL_SYS_RESET_STATOVER.B9;
    const register unsigned short int SOFT_OVER = 8;
    sbit  SOFT_OVER_bit at SYSCTL_SYS_RESET_STATOVER.B8;
    sbit  REBOOT_SYSCTL_SYS_RESET_STATOVER_bit at SYSCTL_SYS_RESET_STATOVER.B2;
    const register unsigned short int HARD = 1;
    sbit  HARD_bit at SYSCTL_SYS_RESET_STATOVER.B1;
    const register unsigned short int SOFT = 0;
    sbit  SOFT_bit at SYSCTL_SYS_RESET_STATOVER.B0;

sfr far unsigned long   volatile SYSCTL_SYS_SYSTEM_STAT absolute 0xE0044020;
    const register unsigned short int IP_PROT_ACT = 5;
    sbit  IP_PROT_ACT_bit at SYSCTL_SYS_SYSTEM_STAT.B5;
    const register unsigned short int JTAG_SWD_LOCK_ACT = 4;
    sbit  JTAG_SWD_LOCK_ACT_bit at SYSCTL_SYS_SYSTEM_STAT.B4;
    const register unsigned short int DBG_SEC_ACT = 3;
    sbit  DBG_SEC_ACT_bit at SYSCTL_SYS_SYSTEM_STAT.B3;

sfr far unsigned long   volatile NVIC_ICTR            absolute 0xE000E004;
    const register unsigned short int INTLINESNUM0 = 0;
    sbit  INTLINESNUM0_bit at NVIC_ICTR.B0;
    const register unsigned short int INTLINESNUM1 = 1;
    sbit  INTLINESNUM1_bit at NVIC_ICTR.B1;
    const register unsigned short int INTLINESNUM2 = 2;
    sbit  INTLINESNUM2_bit at NVIC_ICTR.B2;
    const register unsigned short int INTLINESNUM3 = 3;
    sbit  INTLINESNUM3_bit at NVIC_ICTR.B3;

sfr far unsigned long   volatile NVIC_STIR            absolute 0xE000EF00;
    const register unsigned short int INTID0 = 0;
    sbit  INTID0_bit at NVIC_STIR.B0;
    const register unsigned short int INTID1 = 1;
    sbit  INTID1_bit at NVIC_STIR.B1;
    const register unsigned short int INTID2 = 2;
    sbit  INTID2_bit at NVIC_STIR.B2;
    const register unsigned short int INTID3 = 3;
    sbit  INTID3_bit at NVIC_STIR.B3;
    const register unsigned short int INTID4 = 4;
    sbit  INTID4_bit at NVIC_STIR.B4;
    const register unsigned short int INTID5 = 5;
    sbit  INTID5_bit at NVIC_STIR.B5;
    const register unsigned short int INTID6 = 6;
    sbit  INTID6_bit at NVIC_STIR.B6;
    const register unsigned short int INTID7 = 7;
    sbit  INTID7_bit at NVIC_STIR.B7;
    const register unsigned short int INTID8 = 8;
    sbit  INTID8_bit at NVIC_STIR.B8;

sfr far unsigned long   volatile NVIC_ISER0           absolute 0xE000E100;
    const register unsigned short int SETENA0 = 0;
    sbit  SETENA0_bit at NVIC_ISER0.B0;
    const register unsigned short int SETENA1 = 1;
    sbit  SETENA1_bit at NVIC_ISER0.B1;
    const register unsigned short int SETENA2 = 2;
    sbit  SETENA2_bit at NVIC_ISER0.B2;
    const register unsigned short int SETENA3 = 3;
    sbit  SETENA3_bit at NVIC_ISER0.B3;
    const register unsigned short int SETENA4 = 4;
    sbit  SETENA4_bit at NVIC_ISER0.B4;
    const register unsigned short int SETENA5 = 5;
    sbit  SETENA5_bit at NVIC_ISER0.B5;
    const register unsigned short int SETENA6 = 6;
    sbit  SETENA6_bit at NVIC_ISER0.B6;
    const register unsigned short int SETENA7 = 7;
    sbit  SETENA7_bit at NVIC_ISER0.B7;
    const register unsigned short int SETENA8 = 8;
    sbit  SETENA8_bit at NVIC_ISER0.B8;
    const register unsigned short int SETENA9 = 9;
    sbit  SETENA9_bit at NVIC_ISER0.B9;
    const register unsigned short int SETENA10 = 10;
    sbit  SETENA10_bit at NVIC_ISER0.B10;
    const register unsigned short int SETENA11 = 11;
    sbit  SETENA11_bit at NVIC_ISER0.B11;
    const register unsigned short int SETENA12 = 12;
    sbit  SETENA12_bit at NVIC_ISER0.B12;
    const register unsigned short int SETENA13 = 13;
    sbit  SETENA13_bit at NVIC_ISER0.B13;
    const register unsigned short int SETENA14 = 14;
    sbit  SETENA14_bit at NVIC_ISER0.B14;
    const register unsigned short int SETENA15 = 15;
    sbit  SETENA15_bit at NVIC_ISER0.B15;
    const register unsigned short int SETENA16 = 16;
    sbit  SETENA16_bit at NVIC_ISER0.B16;
    const register unsigned short int SETENA17 = 17;
    sbit  SETENA17_bit at NVIC_ISER0.B17;
    const register unsigned short int SETENA18 = 18;
    sbit  SETENA18_bit at NVIC_ISER0.B18;
    const register unsigned short int SETENA19 = 19;
    sbit  SETENA19_bit at NVIC_ISER0.B19;
    const register unsigned short int SETENA20 = 20;
    sbit  SETENA20_bit at NVIC_ISER0.B20;
    const register unsigned short int SETENA21 = 21;
    sbit  SETENA21_bit at NVIC_ISER0.B21;
    const register unsigned short int SETENA22 = 22;
    sbit  SETENA22_bit at NVIC_ISER0.B22;
    const register unsigned short int SETENA23 = 23;
    sbit  SETENA23_bit at NVIC_ISER0.B23;
    const register unsigned short int SETENA24 = 24;
    sbit  SETENA24_bit at NVIC_ISER0.B24;
    const register unsigned short int SETENA25 = 25;
    sbit  SETENA25_bit at NVIC_ISER0.B25;
    const register unsigned short int SETENA26 = 26;
    sbit  SETENA26_bit at NVIC_ISER0.B26;
    const register unsigned short int SETENA27 = 27;
    sbit  SETENA27_bit at NVIC_ISER0.B27;
    const register unsigned short int SETENA28 = 28;
    sbit  SETENA28_bit at NVIC_ISER0.B28;
    const register unsigned short int SETENA29 = 29;
    sbit  SETENA29_bit at NVIC_ISER0.B29;
    const register unsigned short int SETENA30 = 30;
    sbit  SETENA30_bit at NVIC_ISER0.B30;
    const register unsigned short int SETENA31 = 31;
    sbit  SETENA31_bit at NVIC_ISER0.B31;

sfr far unsigned long   volatile NVIC_ISER1           absolute 0xE000E104;
    sbit  SETENA0_NVIC_ISER1_bit at NVIC_ISER1.B0;
    sbit  SETENA1_NVIC_ISER1_bit at NVIC_ISER1.B1;
    sbit  SETENA2_NVIC_ISER1_bit at NVIC_ISER1.B2;
    sbit  SETENA3_NVIC_ISER1_bit at NVIC_ISER1.B3;
    sbit  SETENA4_NVIC_ISER1_bit at NVIC_ISER1.B4;
    sbit  SETENA5_NVIC_ISER1_bit at NVIC_ISER1.B5;
    sbit  SETENA6_NVIC_ISER1_bit at NVIC_ISER1.B6;
    sbit  SETENA7_NVIC_ISER1_bit at NVIC_ISER1.B7;
    sbit  SETENA8_NVIC_ISER1_bit at NVIC_ISER1.B8;
    sbit  SETENA9_NVIC_ISER1_bit at NVIC_ISER1.B9;
    sbit  SETENA10_NVIC_ISER1_bit at NVIC_ISER1.B10;
    sbit  SETENA11_NVIC_ISER1_bit at NVIC_ISER1.B11;
    sbit  SETENA12_NVIC_ISER1_bit at NVIC_ISER1.B12;
    sbit  SETENA13_NVIC_ISER1_bit at NVIC_ISER1.B13;
    sbit  SETENA14_NVIC_ISER1_bit at NVIC_ISER1.B14;
    sbit  SETENA15_NVIC_ISER1_bit at NVIC_ISER1.B15;
    sbit  SETENA16_NVIC_ISER1_bit at NVIC_ISER1.B16;
    sbit  SETENA17_NVIC_ISER1_bit at NVIC_ISER1.B17;
    sbit  SETENA18_NVIC_ISER1_bit at NVIC_ISER1.B18;
    sbit  SETENA19_NVIC_ISER1_bit at NVIC_ISER1.B19;
    sbit  SETENA20_NVIC_ISER1_bit at NVIC_ISER1.B20;
    sbit  SETENA21_NVIC_ISER1_bit at NVIC_ISER1.B21;
    sbit  SETENA22_NVIC_ISER1_bit at NVIC_ISER1.B22;
    sbit  SETENA23_NVIC_ISER1_bit at NVIC_ISER1.B23;
    sbit  SETENA24_NVIC_ISER1_bit at NVIC_ISER1.B24;
    sbit  SETENA25_NVIC_ISER1_bit at NVIC_ISER1.B25;
    sbit  SETENA26_NVIC_ISER1_bit at NVIC_ISER1.B26;
    sbit  SETENA27_NVIC_ISER1_bit at NVIC_ISER1.B27;
    sbit  SETENA28_NVIC_ISER1_bit at NVIC_ISER1.B28;
    sbit  SETENA29_NVIC_ISER1_bit at NVIC_ISER1.B29;
    sbit  SETENA30_NVIC_ISER1_bit at NVIC_ISER1.B30;
    sbit  SETENA31_NVIC_ISER1_bit at NVIC_ISER1.B31;

sfr far unsigned long   volatile NVIC_ISER2           absolute 0xE000E108;
    sbit  SETENA0_NVIC_ISER2_bit at NVIC_ISER2.B0;
    sbit  SETENA1_NVIC_ISER2_bit at NVIC_ISER2.B1;
    sbit  SETENA2_NVIC_ISER2_bit at NVIC_ISER2.B2;
    sbit  SETENA3_NVIC_ISER2_bit at NVIC_ISER2.B3;
    sbit  SETENA4_NVIC_ISER2_bit at NVIC_ISER2.B4;
    sbit  SETENA5_NVIC_ISER2_bit at NVIC_ISER2.B5;
    sbit  SETENA6_NVIC_ISER2_bit at NVIC_ISER2.B6;
    sbit  SETENA7_NVIC_ISER2_bit at NVIC_ISER2.B7;
    sbit  SETENA8_NVIC_ISER2_bit at NVIC_ISER2.B8;
    sbit  SETENA9_NVIC_ISER2_bit at NVIC_ISER2.B9;
    sbit  SETENA10_NVIC_ISER2_bit at NVIC_ISER2.B10;
    sbit  SETENA11_NVIC_ISER2_bit at NVIC_ISER2.B11;
    sbit  SETENA12_NVIC_ISER2_bit at NVIC_ISER2.B12;
    sbit  SETENA13_NVIC_ISER2_bit at NVIC_ISER2.B13;
    sbit  SETENA14_NVIC_ISER2_bit at NVIC_ISER2.B14;
    sbit  SETENA15_NVIC_ISER2_bit at NVIC_ISER2.B15;
    sbit  SETENA16_NVIC_ISER2_bit at NVIC_ISER2.B16;
    sbit  SETENA17_NVIC_ISER2_bit at NVIC_ISER2.B17;
    sbit  SETENA18_NVIC_ISER2_bit at NVIC_ISER2.B18;
    sbit  SETENA19_NVIC_ISER2_bit at NVIC_ISER2.B19;
    sbit  SETENA20_NVIC_ISER2_bit at NVIC_ISER2.B20;
    sbit  SETENA21_NVIC_ISER2_bit at NVIC_ISER2.B21;
    sbit  SETENA22_NVIC_ISER2_bit at NVIC_ISER2.B22;
    sbit  SETENA23_NVIC_ISER2_bit at NVIC_ISER2.B23;
    sbit  SETENA24_NVIC_ISER2_bit at NVIC_ISER2.B24;
    sbit  SETENA25_NVIC_ISER2_bit at NVIC_ISER2.B25;
    sbit  SETENA26_NVIC_ISER2_bit at NVIC_ISER2.B26;
    sbit  SETENA27_NVIC_ISER2_bit at NVIC_ISER2.B27;
    sbit  SETENA28_NVIC_ISER2_bit at NVIC_ISER2.B28;
    sbit  SETENA29_NVIC_ISER2_bit at NVIC_ISER2.B29;
    sbit  SETENA30_NVIC_ISER2_bit at NVIC_ISER2.B30;
    sbit  SETENA31_NVIC_ISER2_bit at NVIC_ISER2.B31;

sfr far unsigned long   volatile NVIC_ICER0           absolute 0xE000E180;
    const register unsigned short int CLRENA0 = 0;
    sbit  CLRENA0_bit at NVIC_ICER0.B0;
    const register unsigned short int CLRENA1 = 1;
    sbit  CLRENA1_bit at NVIC_ICER0.B1;
    const register unsigned short int CLRENA2 = 2;
    sbit  CLRENA2_bit at NVIC_ICER0.B2;
    const register unsigned short int CLRENA3 = 3;
    sbit  CLRENA3_bit at NVIC_ICER0.B3;
    const register unsigned short int CLRENA4 = 4;
    sbit  CLRENA4_bit at NVIC_ICER0.B4;
    const register unsigned short int CLRENA5 = 5;
    sbit  CLRENA5_bit at NVIC_ICER0.B5;
    const register unsigned short int CLRENA6 = 6;
    sbit  CLRENA6_bit at NVIC_ICER0.B6;
    const register unsigned short int CLRENA7 = 7;
    sbit  CLRENA7_bit at NVIC_ICER0.B7;
    const register unsigned short int CLRENA8 = 8;
    sbit  CLRENA8_bit at NVIC_ICER0.B8;
    const register unsigned short int CLRENA9 = 9;
    sbit  CLRENA9_bit at NVIC_ICER0.B9;
    const register unsigned short int CLRENA10 = 10;
    sbit  CLRENA10_bit at NVIC_ICER0.B10;
    const register unsigned short int CLRENA11 = 11;
    sbit  CLRENA11_bit at NVIC_ICER0.B11;
    const register unsigned short int CLRENA12 = 12;
    sbit  CLRENA12_bit at NVIC_ICER0.B12;
    const register unsigned short int CLRENA13 = 13;
    sbit  CLRENA13_bit at NVIC_ICER0.B13;
    const register unsigned short int CLRENA14 = 14;
    sbit  CLRENA14_bit at NVIC_ICER0.B14;
    const register unsigned short int CLRENA15 = 15;
    sbit  CLRENA15_bit at NVIC_ICER0.B15;
    const register unsigned short int CLRENA16 = 16;
    sbit  CLRENA16_bit at NVIC_ICER0.B16;
    const register unsigned short int CLRENA17 = 17;
    sbit  CLRENA17_bit at NVIC_ICER0.B17;
    const register unsigned short int CLRENA18 = 18;
    sbit  CLRENA18_bit at NVIC_ICER0.B18;
    const register unsigned short int CLRENA19 = 19;
    sbit  CLRENA19_bit at NVIC_ICER0.B19;
    const register unsigned short int CLRENA20 = 20;
    sbit  CLRENA20_bit at NVIC_ICER0.B20;
    const register unsigned short int CLRENA21 = 21;
    sbit  CLRENA21_bit at NVIC_ICER0.B21;
    const register unsigned short int CLRENA22 = 22;
    sbit  CLRENA22_bit at NVIC_ICER0.B22;
    const register unsigned short int CLRENA23 = 23;
    sbit  CLRENA23_bit at NVIC_ICER0.B23;
    const register unsigned short int CLRENA24 = 24;
    sbit  CLRENA24_bit at NVIC_ICER0.B24;
    const register unsigned short int CLRENA25 = 25;
    sbit  CLRENA25_bit at NVIC_ICER0.B25;
    const register unsigned short int CLRENA26 = 26;
    sbit  CLRENA26_bit at NVIC_ICER0.B26;
    const register unsigned short int CLRENA27 = 27;
    sbit  CLRENA27_bit at NVIC_ICER0.B27;
    const register unsigned short int CLRENA28 = 28;
    sbit  CLRENA28_bit at NVIC_ICER0.B28;
    const register unsigned short int CLRENA29 = 29;
    sbit  CLRENA29_bit at NVIC_ICER0.B29;
    const register unsigned short int CLRENA30 = 30;
    sbit  CLRENA30_bit at NVIC_ICER0.B30;
    const register unsigned short int CLRENA31 = 31;
    sbit  CLRENA31_bit at NVIC_ICER0.B31;

sfr far unsigned long   volatile NVIC_ICER1           absolute 0xE000E184;
    sbit  CLRENA0_NVIC_ICER1_bit at NVIC_ICER1.B0;
    sbit  CLRENA1_NVIC_ICER1_bit at NVIC_ICER1.B1;
    sbit  CLRENA2_NVIC_ICER1_bit at NVIC_ICER1.B2;
    sbit  CLRENA3_NVIC_ICER1_bit at NVIC_ICER1.B3;
    sbit  CLRENA4_NVIC_ICER1_bit at NVIC_ICER1.B4;
    sbit  CLRENA5_NVIC_ICER1_bit at NVIC_ICER1.B5;
    sbit  CLRENA6_NVIC_ICER1_bit at NVIC_ICER1.B6;
    sbit  CLRENA7_NVIC_ICER1_bit at NVIC_ICER1.B7;
    sbit  CLRENA8_NVIC_ICER1_bit at NVIC_ICER1.B8;
    sbit  CLRENA9_NVIC_ICER1_bit at NVIC_ICER1.B9;
    sbit  CLRENA10_NVIC_ICER1_bit at NVIC_ICER1.B10;
    sbit  CLRENA11_NVIC_ICER1_bit at NVIC_ICER1.B11;
    sbit  CLRENA12_NVIC_ICER1_bit at NVIC_ICER1.B12;
    sbit  CLRENA13_NVIC_ICER1_bit at NVIC_ICER1.B13;
    sbit  CLRENA14_NVIC_ICER1_bit at NVIC_ICER1.B14;
    sbit  CLRENA15_NVIC_ICER1_bit at NVIC_ICER1.B15;
    sbit  CLRENA16_NVIC_ICER1_bit at NVIC_ICER1.B16;
    sbit  CLRENA17_NVIC_ICER1_bit at NVIC_ICER1.B17;
    sbit  CLRENA18_NVIC_ICER1_bit at NVIC_ICER1.B18;
    sbit  CLRENA19_NVIC_ICER1_bit at NVIC_ICER1.B19;
    sbit  CLRENA20_NVIC_ICER1_bit at NVIC_ICER1.B20;
    sbit  CLRENA21_NVIC_ICER1_bit at NVIC_ICER1.B21;
    sbit  CLRENA22_NVIC_ICER1_bit at NVIC_ICER1.B22;
    sbit  CLRENA23_NVIC_ICER1_bit at NVIC_ICER1.B23;
    sbit  CLRENA24_NVIC_ICER1_bit at NVIC_ICER1.B24;
    sbit  CLRENA25_NVIC_ICER1_bit at NVIC_ICER1.B25;
    sbit  CLRENA26_NVIC_ICER1_bit at NVIC_ICER1.B26;
    sbit  CLRENA27_NVIC_ICER1_bit at NVIC_ICER1.B27;
    sbit  CLRENA28_NVIC_ICER1_bit at NVIC_ICER1.B28;
    sbit  CLRENA29_NVIC_ICER1_bit at NVIC_ICER1.B29;
    sbit  CLRENA30_NVIC_ICER1_bit at NVIC_ICER1.B30;
    sbit  CLRENA31_NVIC_ICER1_bit at NVIC_ICER1.B31;

sfr far unsigned long   volatile NVIC_ICER2           absolute 0xE000E188;
    sbit  CLRENA0_NVIC_ICER2_bit at NVIC_ICER2.B0;
    sbit  CLRENA1_NVIC_ICER2_bit at NVIC_ICER2.B1;
    sbit  CLRENA2_NVIC_ICER2_bit at NVIC_ICER2.B2;
    sbit  CLRENA3_NVIC_ICER2_bit at NVIC_ICER2.B3;
    sbit  CLRENA4_NVIC_ICER2_bit at NVIC_ICER2.B4;
    sbit  CLRENA5_NVIC_ICER2_bit at NVIC_ICER2.B5;
    sbit  CLRENA6_NVIC_ICER2_bit at NVIC_ICER2.B6;
    sbit  CLRENA7_NVIC_ICER2_bit at NVIC_ICER2.B7;
    sbit  CLRENA8_NVIC_ICER2_bit at NVIC_ICER2.B8;
    sbit  CLRENA9_NVIC_ICER2_bit at NVIC_ICER2.B9;
    sbit  CLRENA10_NVIC_ICER2_bit at NVIC_ICER2.B10;
    sbit  CLRENA11_NVIC_ICER2_bit at NVIC_ICER2.B11;
    sbit  CLRENA12_NVIC_ICER2_bit at NVIC_ICER2.B12;
    sbit  CLRENA13_NVIC_ICER2_bit at NVIC_ICER2.B13;
    sbit  CLRENA14_NVIC_ICER2_bit at NVIC_ICER2.B14;
    sbit  CLRENA15_NVIC_ICER2_bit at NVIC_ICER2.B15;
    sbit  CLRENA16_NVIC_ICER2_bit at NVIC_ICER2.B16;
    sbit  CLRENA17_NVIC_ICER2_bit at NVIC_ICER2.B17;
    sbit  CLRENA18_NVIC_ICER2_bit at NVIC_ICER2.B18;
    sbit  CLRENA19_NVIC_ICER2_bit at NVIC_ICER2.B19;
    sbit  CLRENA20_NVIC_ICER2_bit at NVIC_ICER2.B20;
    sbit  CLRENA21_NVIC_ICER2_bit at NVIC_ICER2.B21;
    sbit  CLRENA22_NVIC_ICER2_bit at NVIC_ICER2.B22;
    sbit  CLRENA23_NVIC_ICER2_bit at NVIC_ICER2.B23;
    sbit  CLRENA24_NVIC_ICER2_bit at NVIC_ICER2.B24;
    sbit  CLRENA25_NVIC_ICER2_bit at NVIC_ICER2.B25;
    sbit  CLRENA26_NVIC_ICER2_bit at NVIC_ICER2.B26;
    sbit  CLRENA27_NVIC_ICER2_bit at NVIC_ICER2.B27;
    sbit  CLRENA28_NVIC_ICER2_bit at NVIC_ICER2.B28;
    sbit  CLRENA29_NVIC_ICER2_bit at NVIC_ICER2.B29;
    sbit  CLRENA30_NVIC_ICER2_bit at NVIC_ICER2.B30;
    sbit  CLRENA31_NVIC_ICER2_bit at NVIC_ICER2.B31;

sfr far unsigned long   volatile NVIC_ISPR0           absolute 0xE000E200;
    const register unsigned short int SETPEND0 = 0;
    sbit  SETPEND0_bit at NVIC_ISPR0.B0;
    const register unsigned short int SETPEND1 = 1;
    sbit  SETPEND1_bit at NVIC_ISPR0.B1;
    const register unsigned short int SETPEND2 = 2;
    sbit  SETPEND2_bit at NVIC_ISPR0.B2;
    const register unsigned short int SETPEND3 = 3;
    sbit  SETPEND3_bit at NVIC_ISPR0.B3;
    const register unsigned short int SETPEND4 = 4;
    sbit  SETPEND4_bit at NVIC_ISPR0.B4;
    const register unsigned short int SETPEND5 = 5;
    sbit  SETPEND5_bit at NVIC_ISPR0.B5;
    const register unsigned short int SETPEND6 = 6;
    sbit  SETPEND6_bit at NVIC_ISPR0.B6;
    const register unsigned short int SETPEND7 = 7;
    sbit  SETPEND7_bit at NVIC_ISPR0.B7;
    const register unsigned short int SETPEND8 = 8;
    sbit  SETPEND8_bit at NVIC_ISPR0.B8;
    const register unsigned short int SETPEND9 = 9;
    sbit  SETPEND9_bit at NVIC_ISPR0.B9;
    const register unsigned short int SETPEND10 = 10;
    sbit  SETPEND10_bit at NVIC_ISPR0.B10;
    const register unsigned short int SETPEND11 = 11;
    sbit  SETPEND11_bit at NVIC_ISPR0.B11;
    const register unsigned short int SETPEND12 = 12;
    sbit  SETPEND12_bit at NVIC_ISPR0.B12;
    const register unsigned short int SETPEND13 = 13;
    sbit  SETPEND13_bit at NVIC_ISPR0.B13;
    const register unsigned short int SETPEND14 = 14;
    sbit  SETPEND14_bit at NVIC_ISPR0.B14;
    const register unsigned short int SETPEND15 = 15;
    sbit  SETPEND15_bit at NVIC_ISPR0.B15;
    const register unsigned short int SETPEND16 = 16;
    sbit  SETPEND16_bit at NVIC_ISPR0.B16;
    const register unsigned short int SETPEND17 = 17;
    sbit  SETPEND17_bit at NVIC_ISPR0.B17;
    const register unsigned short int SETPEND18 = 18;
    sbit  SETPEND18_bit at NVIC_ISPR0.B18;
    const register unsigned short int SETPEND19 = 19;
    sbit  SETPEND19_bit at NVIC_ISPR0.B19;
    const register unsigned short int SETPEND20 = 20;
    sbit  SETPEND20_bit at NVIC_ISPR0.B20;
    const register unsigned short int SETPEND21 = 21;
    sbit  SETPEND21_bit at NVIC_ISPR0.B21;
    const register unsigned short int SETPEND22 = 22;
    sbit  SETPEND22_bit at NVIC_ISPR0.B22;
    const register unsigned short int SETPEND23 = 23;
    sbit  SETPEND23_bit at NVIC_ISPR0.B23;
    const register unsigned short int SETPEND24 = 24;
    sbit  SETPEND24_bit at NVIC_ISPR0.B24;
    const register unsigned short int SETPEND25 = 25;
    sbit  SETPEND25_bit at NVIC_ISPR0.B25;
    const register unsigned short int SETPEND26 = 26;
    sbit  SETPEND26_bit at NVIC_ISPR0.B26;
    const register unsigned short int SETPEND27 = 27;
    sbit  SETPEND27_bit at NVIC_ISPR0.B27;
    const register unsigned short int SETPEND28 = 28;
    sbit  SETPEND28_bit at NVIC_ISPR0.B28;
    const register unsigned short int SETPEND29 = 29;
    sbit  SETPEND29_bit at NVIC_ISPR0.B29;
    const register unsigned short int SETPEND30 = 30;
    sbit  SETPEND30_bit at NVIC_ISPR0.B30;
    const register unsigned short int SETPEND31 = 31;
    sbit  SETPEND31_bit at NVIC_ISPR0.B31;

sfr far unsigned long   volatile NVIC_ISPR1           absolute 0xE000E204;
    sbit  SETPEND0_NVIC_ISPR1_bit at NVIC_ISPR1.B0;
    sbit  SETPEND1_NVIC_ISPR1_bit at NVIC_ISPR1.B1;
    sbit  SETPEND2_NVIC_ISPR1_bit at NVIC_ISPR1.B2;
    sbit  SETPEND3_NVIC_ISPR1_bit at NVIC_ISPR1.B3;
    sbit  SETPEND4_NVIC_ISPR1_bit at NVIC_ISPR1.B4;
    sbit  SETPEND5_NVIC_ISPR1_bit at NVIC_ISPR1.B5;
    sbit  SETPEND6_NVIC_ISPR1_bit at NVIC_ISPR1.B6;
    sbit  SETPEND7_NVIC_ISPR1_bit at NVIC_ISPR1.B7;
    sbit  SETPEND8_NVIC_ISPR1_bit at NVIC_ISPR1.B8;
    sbit  SETPEND9_NVIC_ISPR1_bit at NVIC_ISPR1.B9;
    sbit  SETPEND10_NVIC_ISPR1_bit at NVIC_ISPR1.B10;
    sbit  SETPEND11_NVIC_ISPR1_bit at NVIC_ISPR1.B11;
    sbit  SETPEND12_NVIC_ISPR1_bit at NVIC_ISPR1.B12;
    sbit  SETPEND13_NVIC_ISPR1_bit at NVIC_ISPR1.B13;
    sbit  SETPEND14_NVIC_ISPR1_bit at NVIC_ISPR1.B14;
    sbit  SETPEND15_NVIC_ISPR1_bit at NVIC_ISPR1.B15;
    sbit  SETPEND16_NVIC_ISPR1_bit at NVIC_ISPR1.B16;
    sbit  SETPEND17_NVIC_ISPR1_bit at NVIC_ISPR1.B17;
    sbit  SETPEND18_NVIC_ISPR1_bit at NVIC_ISPR1.B18;
    sbit  SETPEND19_NVIC_ISPR1_bit at NVIC_ISPR1.B19;
    sbit  SETPEND20_NVIC_ISPR1_bit at NVIC_ISPR1.B20;
    sbit  SETPEND21_NVIC_ISPR1_bit at NVIC_ISPR1.B21;
    sbit  SETPEND22_NVIC_ISPR1_bit at NVIC_ISPR1.B22;
    sbit  SETPEND23_NVIC_ISPR1_bit at NVIC_ISPR1.B23;
    sbit  SETPEND24_NVIC_ISPR1_bit at NVIC_ISPR1.B24;
    sbit  SETPEND25_NVIC_ISPR1_bit at NVIC_ISPR1.B25;
    sbit  SETPEND26_NVIC_ISPR1_bit at NVIC_ISPR1.B26;
    sbit  SETPEND27_NVIC_ISPR1_bit at NVIC_ISPR1.B27;
    sbit  SETPEND28_NVIC_ISPR1_bit at NVIC_ISPR1.B28;
    sbit  SETPEND29_NVIC_ISPR1_bit at NVIC_ISPR1.B29;
    sbit  SETPEND30_NVIC_ISPR1_bit at NVIC_ISPR1.B30;
    sbit  SETPEND31_NVIC_ISPR1_bit at NVIC_ISPR1.B31;

sfr far unsigned long   volatile NVIC_ISPR2           absolute 0xE000E208;
    sbit  SETPEND0_NVIC_ISPR2_bit at NVIC_ISPR2.B0;
    sbit  SETPEND1_NVIC_ISPR2_bit at NVIC_ISPR2.B1;
    sbit  SETPEND2_NVIC_ISPR2_bit at NVIC_ISPR2.B2;
    sbit  SETPEND3_NVIC_ISPR2_bit at NVIC_ISPR2.B3;
    sbit  SETPEND4_NVIC_ISPR2_bit at NVIC_ISPR2.B4;
    sbit  SETPEND5_NVIC_ISPR2_bit at NVIC_ISPR2.B5;
    sbit  SETPEND6_NVIC_ISPR2_bit at NVIC_ISPR2.B6;
    sbit  SETPEND7_NVIC_ISPR2_bit at NVIC_ISPR2.B7;
    sbit  SETPEND8_NVIC_ISPR2_bit at NVIC_ISPR2.B8;
    sbit  SETPEND9_NVIC_ISPR2_bit at NVIC_ISPR2.B9;
    sbit  SETPEND10_NVIC_ISPR2_bit at NVIC_ISPR2.B10;
    sbit  SETPEND11_NVIC_ISPR2_bit at NVIC_ISPR2.B11;
    sbit  SETPEND12_NVIC_ISPR2_bit at NVIC_ISPR2.B12;
    sbit  SETPEND13_NVIC_ISPR2_bit at NVIC_ISPR2.B13;
    sbit  SETPEND14_NVIC_ISPR2_bit at NVIC_ISPR2.B14;
    sbit  SETPEND15_NVIC_ISPR2_bit at NVIC_ISPR2.B15;
    sbit  SETPEND16_NVIC_ISPR2_bit at NVIC_ISPR2.B16;
    sbit  SETPEND17_NVIC_ISPR2_bit at NVIC_ISPR2.B17;
    sbit  SETPEND18_NVIC_ISPR2_bit at NVIC_ISPR2.B18;
    sbit  SETPEND19_NVIC_ISPR2_bit at NVIC_ISPR2.B19;
    sbit  SETPEND20_NVIC_ISPR2_bit at NVIC_ISPR2.B20;
    sbit  SETPEND21_NVIC_ISPR2_bit at NVIC_ISPR2.B21;
    sbit  SETPEND22_NVIC_ISPR2_bit at NVIC_ISPR2.B22;
    sbit  SETPEND23_NVIC_ISPR2_bit at NVIC_ISPR2.B23;
    sbit  SETPEND24_NVIC_ISPR2_bit at NVIC_ISPR2.B24;
    sbit  SETPEND25_NVIC_ISPR2_bit at NVIC_ISPR2.B25;
    sbit  SETPEND26_NVIC_ISPR2_bit at NVIC_ISPR2.B26;
    sbit  SETPEND27_NVIC_ISPR2_bit at NVIC_ISPR2.B27;
    sbit  SETPEND28_NVIC_ISPR2_bit at NVIC_ISPR2.B28;
    sbit  SETPEND29_NVIC_ISPR2_bit at NVIC_ISPR2.B29;
    sbit  SETPEND30_NVIC_ISPR2_bit at NVIC_ISPR2.B30;
    sbit  SETPEND31_NVIC_ISPR2_bit at NVIC_ISPR2.B31;

sfr far unsigned long   volatile NVIC_ICPR0           absolute 0xE000E280;
    const register unsigned short int CLRPEND0 = 0;
    sbit  CLRPEND0_bit at NVIC_ICPR0.B0;
    const register unsigned short int CLRPEND1 = 1;
    sbit  CLRPEND1_bit at NVIC_ICPR0.B1;
    const register unsigned short int CLRPEND2 = 2;
    sbit  CLRPEND2_bit at NVIC_ICPR0.B2;
    const register unsigned short int CLRPEND3 = 3;
    sbit  CLRPEND3_bit at NVIC_ICPR0.B3;
    const register unsigned short int CLRPEND4 = 4;
    sbit  CLRPEND4_bit at NVIC_ICPR0.B4;
    const register unsigned short int CLRPEND5 = 5;
    sbit  CLRPEND5_bit at NVIC_ICPR0.B5;
    const register unsigned short int CLRPEND6 = 6;
    sbit  CLRPEND6_bit at NVIC_ICPR0.B6;
    const register unsigned short int CLRPEND7 = 7;
    sbit  CLRPEND7_bit at NVIC_ICPR0.B7;
    const register unsigned short int CLRPEND8 = 8;
    sbit  CLRPEND8_bit at NVIC_ICPR0.B8;
    const register unsigned short int CLRPEND9 = 9;
    sbit  CLRPEND9_bit at NVIC_ICPR0.B9;
    const register unsigned short int CLRPEND10 = 10;
    sbit  CLRPEND10_bit at NVIC_ICPR0.B10;
    const register unsigned short int CLRPEND11 = 11;
    sbit  CLRPEND11_bit at NVIC_ICPR0.B11;
    const register unsigned short int CLRPEND12 = 12;
    sbit  CLRPEND12_bit at NVIC_ICPR0.B12;
    const register unsigned short int CLRPEND13 = 13;
    sbit  CLRPEND13_bit at NVIC_ICPR0.B13;
    const register unsigned short int CLRPEND14 = 14;
    sbit  CLRPEND14_bit at NVIC_ICPR0.B14;
    const register unsigned short int CLRPEND15 = 15;
    sbit  CLRPEND15_bit at NVIC_ICPR0.B15;
    const register unsigned short int CLRPEND16 = 16;
    sbit  CLRPEND16_bit at NVIC_ICPR0.B16;
    const register unsigned short int CLRPEND17 = 17;
    sbit  CLRPEND17_bit at NVIC_ICPR0.B17;
    const register unsigned short int CLRPEND18 = 18;
    sbit  CLRPEND18_bit at NVIC_ICPR0.B18;
    const register unsigned short int CLRPEND19 = 19;
    sbit  CLRPEND19_bit at NVIC_ICPR0.B19;
    const register unsigned short int CLRPEND20 = 20;
    sbit  CLRPEND20_bit at NVIC_ICPR0.B20;
    const register unsigned short int CLRPEND21 = 21;
    sbit  CLRPEND21_bit at NVIC_ICPR0.B21;
    const register unsigned short int CLRPEND22 = 22;
    sbit  CLRPEND22_bit at NVIC_ICPR0.B22;
    const register unsigned short int CLRPEND23 = 23;
    sbit  CLRPEND23_bit at NVIC_ICPR0.B23;
    const register unsigned short int CLRPEND24 = 24;
    sbit  CLRPEND24_bit at NVIC_ICPR0.B24;
    const register unsigned short int CLRPEND25 = 25;
    sbit  CLRPEND25_bit at NVIC_ICPR0.B25;
    const register unsigned short int CLRPEND26 = 26;
    sbit  CLRPEND26_bit at NVIC_ICPR0.B26;
    const register unsigned short int CLRPEND27 = 27;
    sbit  CLRPEND27_bit at NVIC_ICPR0.B27;
    const register unsigned short int CLRPEND28 = 28;
    sbit  CLRPEND28_bit at NVIC_ICPR0.B28;
    const register unsigned short int CLRPEND29 = 29;
    sbit  CLRPEND29_bit at NVIC_ICPR0.B29;
    const register unsigned short int CLRPEND30 = 30;
    sbit  CLRPEND30_bit at NVIC_ICPR0.B30;
    const register unsigned short int CLRPEND31 = 31;
    sbit  CLRPEND31_bit at NVIC_ICPR0.B31;

sfr far unsigned long   volatile NVIC_ICPR1           absolute 0xE000E284;
    sbit  CLRPEND0_NVIC_ICPR1_bit at NVIC_ICPR1.B0;
    sbit  CLRPEND1_NVIC_ICPR1_bit at NVIC_ICPR1.B1;
    sbit  CLRPEND2_NVIC_ICPR1_bit at NVIC_ICPR1.B2;
    sbit  CLRPEND3_NVIC_ICPR1_bit at NVIC_ICPR1.B3;
    sbit  CLRPEND4_NVIC_ICPR1_bit at NVIC_ICPR1.B4;
    sbit  CLRPEND5_NVIC_ICPR1_bit at NVIC_ICPR1.B5;
    sbit  CLRPEND6_NVIC_ICPR1_bit at NVIC_ICPR1.B6;
    sbit  CLRPEND7_NVIC_ICPR1_bit at NVIC_ICPR1.B7;
    sbit  CLRPEND8_NVIC_ICPR1_bit at NVIC_ICPR1.B8;
    sbit  CLRPEND9_NVIC_ICPR1_bit at NVIC_ICPR1.B9;
    sbit  CLRPEND10_NVIC_ICPR1_bit at NVIC_ICPR1.B10;
    sbit  CLRPEND11_NVIC_ICPR1_bit at NVIC_ICPR1.B11;
    sbit  CLRPEND12_NVIC_ICPR1_bit at NVIC_ICPR1.B12;
    sbit  CLRPEND13_NVIC_ICPR1_bit at NVIC_ICPR1.B13;
    sbit  CLRPEND14_NVIC_ICPR1_bit at NVIC_ICPR1.B14;
    sbit  CLRPEND15_NVIC_ICPR1_bit at NVIC_ICPR1.B15;
    sbit  CLRPEND16_NVIC_ICPR1_bit at NVIC_ICPR1.B16;
    sbit  CLRPEND17_NVIC_ICPR1_bit at NVIC_ICPR1.B17;
    sbit  CLRPEND18_NVIC_ICPR1_bit at NVIC_ICPR1.B18;
    sbit  CLRPEND19_NVIC_ICPR1_bit at NVIC_ICPR1.B19;
    sbit  CLRPEND20_NVIC_ICPR1_bit at NVIC_ICPR1.B20;
    sbit  CLRPEND21_NVIC_ICPR1_bit at NVIC_ICPR1.B21;
    sbit  CLRPEND22_NVIC_ICPR1_bit at NVIC_ICPR1.B22;
    sbit  CLRPEND23_NVIC_ICPR1_bit at NVIC_ICPR1.B23;
    sbit  CLRPEND24_NVIC_ICPR1_bit at NVIC_ICPR1.B24;
    sbit  CLRPEND25_NVIC_ICPR1_bit at NVIC_ICPR1.B25;
    sbit  CLRPEND26_NVIC_ICPR1_bit at NVIC_ICPR1.B26;
    sbit  CLRPEND27_NVIC_ICPR1_bit at NVIC_ICPR1.B27;
    sbit  CLRPEND28_NVIC_ICPR1_bit at NVIC_ICPR1.B28;
    sbit  CLRPEND29_NVIC_ICPR1_bit at NVIC_ICPR1.B29;
    sbit  CLRPEND30_NVIC_ICPR1_bit at NVIC_ICPR1.B30;
    sbit  CLRPEND31_NVIC_ICPR1_bit at NVIC_ICPR1.B31;

sfr far unsigned long   volatile NVIC_ICPR2           absolute 0xE000E288;
    sbit  CLRPEND0_NVIC_ICPR2_bit at NVIC_ICPR2.B0;
    sbit  CLRPEND1_NVIC_ICPR2_bit at NVIC_ICPR2.B1;
    sbit  CLRPEND2_NVIC_ICPR2_bit at NVIC_ICPR2.B2;
    sbit  CLRPEND3_NVIC_ICPR2_bit at NVIC_ICPR2.B3;
    sbit  CLRPEND4_NVIC_ICPR2_bit at NVIC_ICPR2.B4;
    sbit  CLRPEND5_NVIC_ICPR2_bit at NVIC_ICPR2.B5;
    sbit  CLRPEND6_NVIC_ICPR2_bit at NVIC_ICPR2.B6;
    sbit  CLRPEND7_NVIC_ICPR2_bit at NVIC_ICPR2.B7;
    sbit  CLRPEND8_NVIC_ICPR2_bit at NVIC_ICPR2.B8;
    sbit  CLRPEND9_NVIC_ICPR2_bit at NVIC_ICPR2.B9;
    sbit  CLRPEND10_NVIC_ICPR2_bit at NVIC_ICPR2.B10;
    sbit  CLRPEND11_NVIC_ICPR2_bit at NVIC_ICPR2.B11;
    sbit  CLRPEND12_NVIC_ICPR2_bit at NVIC_ICPR2.B12;
    sbit  CLRPEND13_NVIC_ICPR2_bit at NVIC_ICPR2.B13;
    sbit  CLRPEND14_NVIC_ICPR2_bit at NVIC_ICPR2.B14;
    sbit  CLRPEND15_NVIC_ICPR2_bit at NVIC_ICPR2.B15;
    sbit  CLRPEND16_NVIC_ICPR2_bit at NVIC_ICPR2.B16;
    sbit  CLRPEND17_NVIC_ICPR2_bit at NVIC_ICPR2.B17;
    sbit  CLRPEND18_NVIC_ICPR2_bit at NVIC_ICPR2.B18;
    sbit  CLRPEND19_NVIC_ICPR2_bit at NVIC_ICPR2.B19;
    sbit  CLRPEND20_NVIC_ICPR2_bit at NVIC_ICPR2.B20;
    sbit  CLRPEND21_NVIC_ICPR2_bit at NVIC_ICPR2.B21;
    sbit  CLRPEND22_NVIC_ICPR2_bit at NVIC_ICPR2.B22;
    sbit  CLRPEND23_NVIC_ICPR2_bit at NVIC_ICPR2.B23;
    sbit  CLRPEND24_NVIC_ICPR2_bit at NVIC_ICPR2.B24;
    sbit  CLRPEND25_NVIC_ICPR2_bit at NVIC_ICPR2.B25;
    sbit  CLRPEND26_NVIC_ICPR2_bit at NVIC_ICPR2.B26;
    sbit  CLRPEND27_NVIC_ICPR2_bit at NVIC_ICPR2.B27;
    sbit  CLRPEND28_NVIC_ICPR2_bit at NVIC_ICPR2.B28;
    sbit  CLRPEND29_NVIC_ICPR2_bit at NVIC_ICPR2.B29;
    sbit  CLRPEND30_NVIC_ICPR2_bit at NVIC_ICPR2.B30;
    sbit  CLRPEND31_NVIC_ICPR2_bit at NVIC_ICPR2.B31;

sfr far unsigned long   volatile NVIC_IABR0           absolute 0xE000E300;
    sbit  ACTIVE0_NVIC_IABR0_bit at NVIC_IABR0.B0;
    sbit  ACTIVE1_NVIC_IABR0_bit at NVIC_IABR0.B1;
    sbit  ACTIVE2_NVIC_IABR0_bit at NVIC_IABR0.B2;
    sbit  ACTIVE3_NVIC_IABR0_bit at NVIC_IABR0.B3;
    sbit  ACTIVE4_NVIC_IABR0_bit at NVIC_IABR0.B4;
    sbit  ACTIVE5_NVIC_IABR0_bit at NVIC_IABR0.B5;
    sbit  ACTIVE6_NVIC_IABR0_bit at NVIC_IABR0.B6;
    sbit  ACTIVE7_NVIC_IABR0_bit at NVIC_IABR0.B7;
    sbit  ACTIVE8_NVIC_IABR0_bit at NVIC_IABR0.B8;
    sbit  ACTIVE9_NVIC_IABR0_bit at NVIC_IABR0.B9;
    sbit  ACTIVE10_NVIC_IABR0_bit at NVIC_IABR0.B10;
    sbit  ACTIVE11_NVIC_IABR0_bit at NVIC_IABR0.B11;
    sbit  ACTIVE12_NVIC_IABR0_bit at NVIC_IABR0.B12;
    sbit  ACTIVE13_NVIC_IABR0_bit at NVIC_IABR0.B13;
    sbit  ACTIVE14_NVIC_IABR0_bit at NVIC_IABR0.B14;
    sbit  ACTIVE15_NVIC_IABR0_bit at NVIC_IABR0.B15;
    sbit  ACTIVE16_NVIC_IABR0_bit at NVIC_IABR0.B16;
    sbit  ACTIVE17_NVIC_IABR0_bit at NVIC_IABR0.B17;
    sbit  ACTIVE18_NVIC_IABR0_bit at NVIC_IABR0.B18;
    sbit  ACTIVE19_NVIC_IABR0_bit at NVIC_IABR0.B19;
    const register unsigned short int ACTIVE20 = 20;
    sbit  ACTIVE20_bit at NVIC_IABR0.B20;
    const register unsigned short int ACTIVE21 = 21;
    sbit  ACTIVE21_bit at NVIC_IABR0.B21;
    const register unsigned short int ACTIVE22 = 22;
    sbit  ACTIVE22_bit at NVIC_IABR0.B22;
    const register unsigned short int ACTIVE23 = 23;
    sbit  ACTIVE23_bit at NVIC_IABR0.B23;
    const register unsigned short int ACTIVE24 = 24;
    sbit  ACTIVE24_bit at NVIC_IABR0.B24;
    const register unsigned short int ACTIVE25 = 25;
    sbit  ACTIVE25_bit at NVIC_IABR0.B25;
    const register unsigned short int ACTIVE26 = 26;
    sbit  ACTIVE26_bit at NVIC_IABR0.B26;
    const register unsigned short int ACTIVE27 = 27;
    sbit  ACTIVE27_bit at NVIC_IABR0.B27;
    const register unsigned short int ACTIVE28 = 28;
    sbit  ACTIVE28_bit at NVIC_IABR0.B28;
    const register unsigned short int ACTIVE29 = 29;
    sbit  ACTIVE29_bit at NVIC_IABR0.B29;
    const register unsigned short int ACTIVE30 = 30;
    sbit  ACTIVE30_bit at NVIC_IABR0.B30;
    const register unsigned short int ACTIVE31 = 31;
    sbit  ACTIVE31_bit at NVIC_IABR0.B31;

sfr far unsigned long   volatile NVIC_IABR1           absolute 0xE000E304;
    sbit  ACTIVE0_NVIC_IABR1_bit at NVIC_IABR1.B0;
    sbit  ACTIVE1_NVIC_IABR1_bit at NVIC_IABR1.B1;
    sbit  ACTIVE2_NVIC_IABR1_bit at NVIC_IABR1.B2;
    sbit  ACTIVE3_NVIC_IABR1_bit at NVIC_IABR1.B3;
    sbit  ACTIVE4_NVIC_IABR1_bit at NVIC_IABR1.B4;
    sbit  ACTIVE5_NVIC_IABR1_bit at NVIC_IABR1.B5;
    sbit  ACTIVE6_NVIC_IABR1_bit at NVIC_IABR1.B6;
    sbit  ACTIVE7_NVIC_IABR1_bit at NVIC_IABR1.B7;
    sbit  ACTIVE8_NVIC_IABR1_bit at NVIC_IABR1.B8;
    sbit  ACTIVE9_NVIC_IABR1_bit at NVIC_IABR1.B9;
    sbit  ACTIVE10_NVIC_IABR1_bit at NVIC_IABR1.B10;
    sbit  ACTIVE11_NVIC_IABR1_bit at NVIC_IABR1.B11;
    sbit  ACTIVE12_NVIC_IABR1_bit at NVIC_IABR1.B12;
    sbit  ACTIVE13_NVIC_IABR1_bit at NVIC_IABR1.B13;
    sbit  ACTIVE14_NVIC_IABR1_bit at NVIC_IABR1.B14;
    sbit  ACTIVE15_NVIC_IABR1_bit at NVIC_IABR1.B15;
    sbit  ACTIVE16_NVIC_IABR1_bit at NVIC_IABR1.B16;
    sbit  ACTIVE17_NVIC_IABR1_bit at NVIC_IABR1.B17;
    sbit  ACTIVE18_NVIC_IABR1_bit at NVIC_IABR1.B18;
    sbit  ACTIVE19_NVIC_IABR1_bit at NVIC_IABR1.B19;
    sbit  ACTIVE20_NVIC_IABR1_bit at NVIC_IABR1.B20;
    sbit  ACTIVE21_NVIC_IABR1_bit at NVIC_IABR1.B21;
    sbit  ACTIVE22_NVIC_IABR1_bit at NVIC_IABR1.B22;
    sbit  ACTIVE23_NVIC_IABR1_bit at NVIC_IABR1.B23;
    sbit  ACTIVE24_NVIC_IABR1_bit at NVIC_IABR1.B24;
    sbit  ACTIVE25_NVIC_IABR1_bit at NVIC_IABR1.B25;
    sbit  ACTIVE26_NVIC_IABR1_bit at NVIC_IABR1.B26;
    sbit  ACTIVE27_NVIC_IABR1_bit at NVIC_IABR1.B27;
    sbit  ACTIVE28_NVIC_IABR1_bit at NVIC_IABR1.B28;
    sbit  ACTIVE29_NVIC_IABR1_bit at NVIC_IABR1.B29;
    sbit  ACTIVE30_NVIC_IABR1_bit at NVIC_IABR1.B30;
    sbit  ACTIVE31_NVIC_IABR1_bit at NVIC_IABR1.B31;

sfr far unsigned long   volatile NVIC_IABR2           absolute 0xE000E308;
    sbit  ACTIVE0_NVIC_IABR2_bit at NVIC_IABR2.B0;
    sbit  ACTIVE1_NVIC_IABR2_bit at NVIC_IABR2.B1;
    sbit  ACTIVE2_NVIC_IABR2_bit at NVIC_IABR2.B2;
    sbit  ACTIVE3_NVIC_IABR2_bit at NVIC_IABR2.B3;
    sbit  ACTIVE4_NVIC_IABR2_bit at NVIC_IABR2.B4;
    sbit  ACTIVE5_NVIC_IABR2_bit at NVIC_IABR2.B5;
    sbit  ACTIVE6_NVIC_IABR2_bit at NVIC_IABR2.B6;
    sbit  ACTIVE7_NVIC_IABR2_bit at NVIC_IABR2.B7;
    sbit  ACTIVE8_NVIC_IABR2_bit at NVIC_IABR2.B8;
    sbit  ACTIVE9_NVIC_IABR2_bit at NVIC_IABR2.B9;
    sbit  ACTIVE10_NVIC_IABR2_bit at NVIC_IABR2.B10;
    sbit  ACTIVE11_NVIC_IABR2_bit at NVIC_IABR2.B11;
    sbit  ACTIVE12_NVIC_IABR2_bit at NVIC_IABR2.B12;
    sbit  ACTIVE13_NVIC_IABR2_bit at NVIC_IABR2.B13;
    sbit  ACTIVE14_NVIC_IABR2_bit at NVIC_IABR2.B14;
    sbit  ACTIVE15_NVIC_IABR2_bit at NVIC_IABR2.B15;
    sbit  ACTIVE16_NVIC_IABR2_bit at NVIC_IABR2.B16;
    sbit  ACTIVE17_NVIC_IABR2_bit at NVIC_IABR2.B17;
    sbit  ACTIVE18_NVIC_IABR2_bit at NVIC_IABR2.B18;
    sbit  ACTIVE19_NVIC_IABR2_bit at NVIC_IABR2.B19;
    sbit  ACTIVE20_NVIC_IABR2_bit at NVIC_IABR2.B20;
    sbit  ACTIVE21_NVIC_IABR2_bit at NVIC_IABR2.B21;
    sbit  ACTIVE22_NVIC_IABR2_bit at NVIC_IABR2.B22;
    sbit  ACTIVE23_NVIC_IABR2_bit at NVIC_IABR2.B23;
    sbit  ACTIVE24_NVIC_IABR2_bit at NVIC_IABR2.B24;
    sbit  ACTIVE25_NVIC_IABR2_bit at NVIC_IABR2.B25;
    sbit  ACTIVE26_NVIC_IABR2_bit at NVIC_IABR2.B26;
    sbit  ACTIVE27_NVIC_IABR2_bit at NVIC_IABR2.B27;
    sbit  ACTIVE28_NVIC_IABR2_bit at NVIC_IABR2.B28;
    sbit  ACTIVE29_NVIC_IABR2_bit at NVIC_IABR2.B29;
    sbit  ACTIVE30_NVIC_IABR2_bit at NVIC_IABR2.B30;
    sbit  ACTIVE31_NVIC_IABR2_bit at NVIC_IABR2.B31;

sfr far unsigned long   volatile NVIC_IPR0            absolute 0xE000E400;
    const register unsigned short int IPR_N00 = 0;
    sbit  IPR_N00_bit at NVIC_IPR0.B0;
    const register unsigned short int IPR_N01 = 1;
    sbit  IPR_N01_bit at NVIC_IPR0.B1;
    const register unsigned short int IPR_N02 = 2;
    sbit  IPR_N02_bit at NVIC_IPR0.B2;
    const register unsigned short int IPR_N03 = 3;
    sbit  IPR_N03_bit at NVIC_IPR0.B3;
    const register unsigned short int IPR_N04 = 4;
    sbit  IPR_N04_bit at NVIC_IPR0.B4;
    const register unsigned short int IPR_N05 = 5;
    sbit  IPR_N05_bit at NVIC_IPR0.B5;
    const register unsigned short int IPR_N06 = 6;
    sbit  IPR_N06_bit at NVIC_IPR0.B6;
    const register unsigned short int IPR_N07 = 7;
    sbit  IPR_N07_bit at NVIC_IPR0.B7;
    const register unsigned short int IPR_N10 = 8;
    sbit  IPR_N10_bit at NVIC_IPR0.B8;
    const register unsigned short int IPR_N11 = 9;
    sbit  IPR_N11_bit at NVIC_IPR0.B9;
    const register unsigned short int IPR_N12 = 10;
    sbit  IPR_N12_bit at NVIC_IPR0.B10;
    const register unsigned short int IPR_N13 = 11;
    sbit  IPR_N13_bit at NVIC_IPR0.B11;
    const register unsigned short int IPR_N14 = 12;
    sbit  IPR_N14_bit at NVIC_IPR0.B12;
    const register unsigned short int IPR_N15 = 13;
    sbit  IPR_N15_bit at NVIC_IPR0.B13;
    const register unsigned short int IPR_N16 = 14;
    sbit  IPR_N16_bit at NVIC_IPR0.B14;
    const register unsigned short int IPR_N17 = 15;
    sbit  IPR_N17_bit at NVIC_IPR0.B15;
    const register unsigned short int IPR_N20 = 16;
    sbit  IPR_N20_bit at NVIC_IPR0.B16;
    const register unsigned short int IPR_N21 = 17;
    sbit  IPR_N21_bit at NVIC_IPR0.B17;
    const register unsigned short int IPR_N22 = 18;
    sbit  IPR_N22_bit at NVIC_IPR0.B18;
    const register unsigned short int IPR_N23 = 19;
    sbit  IPR_N23_bit at NVIC_IPR0.B19;
    const register unsigned short int IPR_N24 = 20;
    sbit  IPR_N24_bit at NVIC_IPR0.B20;
    const register unsigned short int IPR_N25 = 21;
    sbit  IPR_N25_bit at NVIC_IPR0.B21;
    const register unsigned short int IPR_N26 = 22;
    sbit  IPR_N26_bit at NVIC_IPR0.B22;
    const register unsigned short int IPR_N27 = 23;
    sbit  IPR_N27_bit at NVIC_IPR0.B23;
    const register unsigned short int IPR_N30 = 24;
    sbit  IPR_N30_bit at NVIC_IPR0.B24;
    const register unsigned short int IPR_N31 = 25;
    sbit  IPR_N31_bit at NVIC_IPR0.B25;
    const register unsigned short int IPR_N32 = 26;
    sbit  IPR_N32_bit at NVIC_IPR0.B26;
    const register unsigned short int IPR_N33 = 27;
    sbit  IPR_N33_bit at NVIC_IPR0.B27;
    const register unsigned short int IPR_N34 = 28;
    sbit  IPR_N34_bit at NVIC_IPR0.B28;
    const register unsigned short int IPR_N35 = 29;
    sbit  IPR_N35_bit at NVIC_IPR0.B29;
    const register unsigned short int IPR_N36 = 30;
    sbit  IPR_N36_bit at NVIC_IPR0.B30;
    const register unsigned short int IPR_N37 = 31;
    sbit  IPR_N37_bit at NVIC_IPR0.B31;

sfr far unsigned long   volatile NVIC_IPR1            absolute 0xE000E404;
    sbit  IPR_N00_NVIC_IPR1_bit at NVIC_IPR1.B0;
    sbit  IPR_N01_NVIC_IPR1_bit at NVIC_IPR1.B1;
    sbit  IPR_N02_NVIC_IPR1_bit at NVIC_IPR1.B2;
    sbit  IPR_N03_NVIC_IPR1_bit at NVIC_IPR1.B3;
    sbit  IPR_N04_NVIC_IPR1_bit at NVIC_IPR1.B4;
    sbit  IPR_N05_NVIC_IPR1_bit at NVIC_IPR1.B5;
    sbit  IPR_N06_NVIC_IPR1_bit at NVIC_IPR1.B6;
    sbit  IPR_N07_NVIC_IPR1_bit at NVIC_IPR1.B7;
    sbit  IPR_N10_NVIC_IPR1_bit at NVIC_IPR1.B8;
    sbit  IPR_N11_NVIC_IPR1_bit at NVIC_IPR1.B9;
    sbit  IPR_N12_NVIC_IPR1_bit at NVIC_IPR1.B10;
    sbit  IPR_N13_NVIC_IPR1_bit at NVIC_IPR1.B11;
    sbit  IPR_N14_NVIC_IPR1_bit at NVIC_IPR1.B12;
    sbit  IPR_N15_NVIC_IPR1_bit at NVIC_IPR1.B13;
    sbit  IPR_N16_NVIC_IPR1_bit at NVIC_IPR1.B14;
    sbit  IPR_N17_NVIC_IPR1_bit at NVIC_IPR1.B15;
    sbit  IPR_N20_NVIC_IPR1_bit at NVIC_IPR1.B16;
    sbit  IPR_N21_NVIC_IPR1_bit at NVIC_IPR1.B17;
    sbit  IPR_N22_NVIC_IPR1_bit at NVIC_IPR1.B18;
    sbit  IPR_N23_NVIC_IPR1_bit at NVIC_IPR1.B19;
    sbit  IPR_N24_NVIC_IPR1_bit at NVIC_IPR1.B20;
    sbit  IPR_N25_NVIC_IPR1_bit at NVIC_IPR1.B21;
    sbit  IPR_N26_NVIC_IPR1_bit at NVIC_IPR1.B22;
    sbit  IPR_N27_NVIC_IPR1_bit at NVIC_IPR1.B23;
    sbit  IPR_N30_NVIC_IPR1_bit at NVIC_IPR1.B24;
    sbit  IPR_N31_NVIC_IPR1_bit at NVIC_IPR1.B25;
    sbit  IPR_N32_NVIC_IPR1_bit at NVIC_IPR1.B26;
    sbit  IPR_N33_NVIC_IPR1_bit at NVIC_IPR1.B27;
    sbit  IPR_N34_NVIC_IPR1_bit at NVIC_IPR1.B28;
    sbit  IPR_N35_NVIC_IPR1_bit at NVIC_IPR1.B29;
    sbit  IPR_N36_NVIC_IPR1_bit at NVIC_IPR1.B30;
    sbit  IPR_N37_NVIC_IPR1_bit at NVIC_IPR1.B31;

sfr far unsigned long   volatile NVIC_IPR2            absolute 0xE000E408;
    sbit  IPR_N00_NVIC_IPR2_bit at NVIC_IPR2.B0;
    sbit  IPR_N01_NVIC_IPR2_bit at NVIC_IPR2.B1;
    sbit  IPR_N02_NVIC_IPR2_bit at NVIC_IPR2.B2;
    sbit  IPR_N03_NVIC_IPR2_bit at NVIC_IPR2.B3;
    sbit  IPR_N04_NVIC_IPR2_bit at NVIC_IPR2.B4;
    sbit  IPR_N05_NVIC_IPR2_bit at NVIC_IPR2.B5;
    sbit  IPR_N06_NVIC_IPR2_bit at NVIC_IPR2.B6;
    sbit  IPR_N07_NVIC_IPR2_bit at NVIC_IPR2.B7;
    sbit  IPR_N10_NVIC_IPR2_bit at NVIC_IPR2.B8;
    sbit  IPR_N11_NVIC_IPR2_bit at NVIC_IPR2.B9;
    sbit  IPR_N12_NVIC_IPR2_bit at NVIC_IPR2.B10;
    sbit  IPR_N13_NVIC_IPR2_bit at NVIC_IPR2.B11;
    sbit  IPR_N14_NVIC_IPR2_bit at NVIC_IPR2.B12;
    sbit  IPR_N15_NVIC_IPR2_bit at NVIC_IPR2.B13;
    sbit  IPR_N16_NVIC_IPR2_bit at NVIC_IPR2.B14;
    sbit  IPR_N17_NVIC_IPR2_bit at NVIC_IPR2.B15;
    sbit  IPR_N20_NVIC_IPR2_bit at NVIC_IPR2.B16;
    sbit  IPR_N21_NVIC_IPR2_bit at NVIC_IPR2.B17;
    sbit  IPR_N22_NVIC_IPR2_bit at NVIC_IPR2.B18;
    sbit  IPR_N23_NVIC_IPR2_bit at NVIC_IPR2.B19;
    sbit  IPR_N24_NVIC_IPR2_bit at NVIC_IPR2.B20;
    sbit  IPR_N25_NVIC_IPR2_bit at NVIC_IPR2.B21;
    sbit  IPR_N26_NVIC_IPR2_bit at NVIC_IPR2.B22;
    sbit  IPR_N27_NVIC_IPR2_bit at NVIC_IPR2.B23;
    sbit  IPR_N30_NVIC_IPR2_bit at NVIC_IPR2.B24;
    sbit  IPR_N31_NVIC_IPR2_bit at NVIC_IPR2.B25;
    sbit  IPR_N32_NVIC_IPR2_bit at NVIC_IPR2.B26;
    sbit  IPR_N33_NVIC_IPR2_bit at NVIC_IPR2.B27;
    sbit  IPR_N34_NVIC_IPR2_bit at NVIC_IPR2.B28;
    sbit  IPR_N35_NVIC_IPR2_bit at NVIC_IPR2.B29;
    sbit  IPR_N36_NVIC_IPR2_bit at NVIC_IPR2.B30;
    sbit  IPR_N37_NVIC_IPR2_bit at NVIC_IPR2.B31;

sfr far unsigned long   volatile NVIC_IPR3            absolute 0xE000E40C;
    sbit  IPR_N00_NVIC_IPR3_bit at NVIC_IPR3.B0;
    sbit  IPR_N01_NVIC_IPR3_bit at NVIC_IPR3.B1;
    sbit  IPR_N02_NVIC_IPR3_bit at NVIC_IPR3.B2;
    sbit  IPR_N03_NVIC_IPR3_bit at NVIC_IPR3.B3;
    sbit  IPR_N04_NVIC_IPR3_bit at NVIC_IPR3.B4;
    sbit  IPR_N05_NVIC_IPR3_bit at NVIC_IPR3.B5;
    sbit  IPR_N06_NVIC_IPR3_bit at NVIC_IPR3.B6;
    sbit  IPR_N07_NVIC_IPR3_bit at NVIC_IPR3.B7;
    sbit  IPR_N10_NVIC_IPR3_bit at NVIC_IPR3.B8;
    sbit  IPR_N11_NVIC_IPR3_bit at NVIC_IPR3.B9;
    sbit  IPR_N12_NVIC_IPR3_bit at NVIC_IPR3.B10;
    sbit  IPR_N13_NVIC_IPR3_bit at NVIC_IPR3.B11;
    sbit  IPR_N14_NVIC_IPR3_bit at NVIC_IPR3.B12;
    sbit  IPR_N15_NVIC_IPR3_bit at NVIC_IPR3.B13;
    sbit  IPR_N16_NVIC_IPR3_bit at NVIC_IPR3.B14;
    sbit  IPR_N17_NVIC_IPR3_bit at NVIC_IPR3.B15;
    sbit  IPR_N20_NVIC_IPR3_bit at NVIC_IPR3.B16;
    sbit  IPR_N21_NVIC_IPR3_bit at NVIC_IPR3.B17;
    sbit  IPR_N22_NVIC_IPR3_bit at NVIC_IPR3.B18;
    sbit  IPR_N23_NVIC_IPR3_bit at NVIC_IPR3.B19;
    sbit  IPR_N24_NVIC_IPR3_bit at NVIC_IPR3.B20;
    sbit  IPR_N25_NVIC_IPR3_bit at NVIC_IPR3.B21;
    sbit  IPR_N26_NVIC_IPR3_bit at NVIC_IPR3.B22;
    sbit  IPR_N27_NVIC_IPR3_bit at NVIC_IPR3.B23;
    sbit  IPR_N30_NVIC_IPR3_bit at NVIC_IPR3.B24;
    sbit  IPR_N31_NVIC_IPR3_bit at NVIC_IPR3.B25;
    sbit  IPR_N32_NVIC_IPR3_bit at NVIC_IPR3.B26;
    sbit  IPR_N33_NVIC_IPR3_bit at NVIC_IPR3.B27;
    sbit  IPR_N34_NVIC_IPR3_bit at NVIC_IPR3.B28;
    sbit  IPR_N35_NVIC_IPR3_bit at NVIC_IPR3.B29;
    sbit  IPR_N36_NVIC_IPR3_bit at NVIC_IPR3.B30;
    sbit  IPR_N37_NVIC_IPR3_bit at NVIC_IPR3.B31;

sfr far unsigned long   volatile NVIC_IPR4            absolute 0xE000E410;
    sbit  IPR_N00_NVIC_IPR4_bit at NVIC_IPR4.B0;
    sbit  IPR_N01_NVIC_IPR4_bit at NVIC_IPR4.B1;
    sbit  IPR_N02_NVIC_IPR4_bit at NVIC_IPR4.B2;
    sbit  IPR_N03_NVIC_IPR4_bit at NVIC_IPR4.B3;
    sbit  IPR_N04_NVIC_IPR4_bit at NVIC_IPR4.B4;
    sbit  IPR_N05_NVIC_IPR4_bit at NVIC_IPR4.B5;
    sbit  IPR_N06_NVIC_IPR4_bit at NVIC_IPR4.B6;
    sbit  IPR_N07_NVIC_IPR4_bit at NVIC_IPR4.B7;
    sbit  IPR_N10_NVIC_IPR4_bit at NVIC_IPR4.B8;
    sbit  IPR_N11_NVIC_IPR4_bit at NVIC_IPR4.B9;
    sbit  IPR_N12_NVIC_IPR4_bit at NVIC_IPR4.B10;
    sbit  IPR_N13_NVIC_IPR4_bit at NVIC_IPR4.B11;
    sbit  IPR_N14_NVIC_IPR4_bit at NVIC_IPR4.B12;
    sbit  IPR_N15_NVIC_IPR4_bit at NVIC_IPR4.B13;
    sbit  IPR_N16_NVIC_IPR4_bit at NVIC_IPR4.B14;
    sbit  IPR_N17_NVIC_IPR4_bit at NVIC_IPR4.B15;
    sbit  IPR_N20_NVIC_IPR4_bit at NVIC_IPR4.B16;
    sbit  IPR_N21_NVIC_IPR4_bit at NVIC_IPR4.B17;
    sbit  IPR_N22_NVIC_IPR4_bit at NVIC_IPR4.B18;
    sbit  IPR_N23_NVIC_IPR4_bit at NVIC_IPR4.B19;
    sbit  IPR_N24_NVIC_IPR4_bit at NVIC_IPR4.B20;
    sbit  IPR_N25_NVIC_IPR4_bit at NVIC_IPR4.B21;
    sbit  IPR_N26_NVIC_IPR4_bit at NVIC_IPR4.B22;
    sbit  IPR_N27_NVIC_IPR4_bit at NVIC_IPR4.B23;
    sbit  IPR_N30_NVIC_IPR4_bit at NVIC_IPR4.B24;
    sbit  IPR_N31_NVIC_IPR4_bit at NVIC_IPR4.B25;
    sbit  IPR_N32_NVIC_IPR4_bit at NVIC_IPR4.B26;
    sbit  IPR_N33_NVIC_IPR4_bit at NVIC_IPR4.B27;
    sbit  IPR_N34_NVIC_IPR4_bit at NVIC_IPR4.B28;
    sbit  IPR_N35_NVIC_IPR4_bit at NVIC_IPR4.B29;
    sbit  IPR_N36_NVIC_IPR4_bit at NVIC_IPR4.B30;
    sbit  IPR_N37_NVIC_IPR4_bit at NVIC_IPR4.B31;

sfr far unsigned long   volatile NVIC_IPR5            absolute 0xE000E414;
    sbit  IPR_N00_NVIC_IPR5_bit at NVIC_IPR5.B0;
    sbit  IPR_N01_NVIC_IPR5_bit at NVIC_IPR5.B1;
    sbit  IPR_N02_NVIC_IPR5_bit at NVIC_IPR5.B2;
    sbit  IPR_N03_NVIC_IPR5_bit at NVIC_IPR5.B3;
    sbit  IPR_N04_NVIC_IPR5_bit at NVIC_IPR5.B4;
    sbit  IPR_N05_NVIC_IPR5_bit at NVIC_IPR5.B5;
    sbit  IPR_N06_NVIC_IPR5_bit at NVIC_IPR5.B6;
    sbit  IPR_N07_NVIC_IPR5_bit at NVIC_IPR5.B7;
    sbit  IPR_N10_NVIC_IPR5_bit at NVIC_IPR5.B8;
    sbit  IPR_N11_NVIC_IPR5_bit at NVIC_IPR5.B9;
    sbit  IPR_N12_NVIC_IPR5_bit at NVIC_IPR5.B10;
    sbit  IPR_N13_NVIC_IPR5_bit at NVIC_IPR5.B11;
    sbit  IPR_N14_NVIC_IPR5_bit at NVIC_IPR5.B12;
    sbit  IPR_N15_NVIC_IPR5_bit at NVIC_IPR5.B13;
    sbit  IPR_N16_NVIC_IPR5_bit at NVIC_IPR5.B14;
    sbit  IPR_N17_NVIC_IPR5_bit at NVIC_IPR5.B15;
    sbit  IPR_N20_NVIC_IPR5_bit at NVIC_IPR5.B16;
    sbit  IPR_N21_NVIC_IPR5_bit at NVIC_IPR5.B17;
    sbit  IPR_N22_NVIC_IPR5_bit at NVIC_IPR5.B18;
    sbit  IPR_N23_NVIC_IPR5_bit at NVIC_IPR5.B19;
    sbit  IPR_N24_NVIC_IPR5_bit at NVIC_IPR5.B20;
    sbit  IPR_N25_NVIC_IPR5_bit at NVIC_IPR5.B21;
    sbit  IPR_N26_NVIC_IPR5_bit at NVIC_IPR5.B22;
    sbit  IPR_N27_NVIC_IPR5_bit at NVIC_IPR5.B23;
    sbit  IPR_N30_NVIC_IPR5_bit at NVIC_IPR5.B24;
    sbit  IPR_N31_NVIC_IPR5_bit at NVIC_IPR5.B25;
    sbit  IPR_N32_NVIC_IPR5_bit at NVIC_IPR5.B26;
    sbit  IPR_N33_NVIC_IPR5_bit at NVIC_IPR5.B27;
    sbit  IPR_N34_NVIC_IPR5_bit at NVIC_IPR5.B28;
    sbit  IPR_N35_NVIC_IPR5_bit at NVIC_IPR5.B29;
    sbit  IPR_N36_NVIC_IPR5_bit at NVIC_IPR5.B30;
    sbit  IPR_N37_NVIC_IPR5_bit at NVIC_IPR5.B31;

sfr far unsigned long   volatile NVIC_IPR6            absolute 0xE000E418;
    sbit  IPR_N00_NVIC_IPR6_bit at NVIC_IPR6.B0;
    sbit  IPR_N01_NVIC_IPR6_bit at NVIC_IPR6.B1;
    sbit  IPR_N02_NVIC_IPR6_bit at NVIC_IPR6.B2;
    sbit  IPR_N03_NVIC_IPR6_bit at NVIC_IPR6.B3;
    sbit  IPR_N04_NVIC_IPR6_bit at NVIC_IPR6.B4;
    sbit  IPR_N05_NVIC_IPR6_bit at NVIC_IPR6.B5;
    sbit  IPR_N06_NVIC_IPR6_bit at NVIC_IPR6.B6;
    sbit  IPR_N07_NVIC_IPR6_bit at NVIC_IPR6.B7;
    sbit  IPR_N10_NVIC_IPR6_bit at NVIC_IPR6.B8;
    sbit  IPR_N11_NVIC_IPR6_bit at NVIC_IPR6.B9;
    sbit  IPR_N12_NVIC_IPR6_bit at NVIC_IPR6.B10;
    sbit  IPR_N13_NVIC_IPR6_bit at NVIC_IPR6.B11;
    sbit  IPR_N14_NVIC_IPR6_bit at NVIC_IPR6.B12;
    sbit  IPR_N15_NVIC_IPR6_bit at NVIC_IPR6.B13;
    sbit  IPR_N16_NVIC_IPR6_bit at NVIC_IPR6.B14;
    sbit  IPR_N17_NVIC_IPR6_bit at NVIC_IPR6.B15;
    sbit  IPR_N20_NVIC_IPR6_bit at NVIC_IPR6.B16;
    sbit  IPR_N21_NVIC_IPR6_bit at NVIC_IPR6.B17;
    sbit  IPR_N22_NVIC_IPR6_bit at NVIC_IPR6.B18;
    sbit  IPR_N23_NVIC_IPR6_bit at NVIC_IPR6.B19;
    sbit  IPR_N24_NVIC_IPR6_bit at NVIC_IPR6.B20;
    sbit  IPR_N25_NVIC_IPR6_bit at NVIC_IPR6.B21;
    sbit  IPR_N26_NVIC_IPR6_bit at NVIC_IPR6.B22;
    sbit  IPR_N27_NVIC_IPR6_bit at NVIC_IPR6.B23;
    sbit  IPR_N30_NVIC_IPR6_bit at NVIC_IPR6.B24;
    sbit  IPR_N31_NVIC_IPR6_bit at NVIC_IPR6.B25;
    sbit  IPR_N32_NVIC_IPR6_bit at NVIC_IPR6.B26;
    sbit  IPR_N33_NVIC_IPR6_bit at NVIC_IPR6.B27;
    sbit  IPR_N34_NVIC_IPR6_bit at NVIC_IPR6.B28;
    sbit  IPR_N35_NVIC_IPR6_bit at NVIC_IPR6.B29;
    sbit  IPR_N36_NVIC_IPR6_bit at NVIC_IPR6.B30;
    sbit  IPR_N37_NVIC_IPR6_bit at NVIC_IPR6.B31;

sfr far unsigned long   volatile NVIC_IPR7            absolute 0xE000E41C;
    sbit  IPR_N00_NVIC_IPR7_bit at NVIC_IPR7.B0;
    sbit  IPR_N01_NVIC_IPR7_bit at NVIC_IPR7.B1;
    sbit  IPR_N02_NVIC_IPR7_bit at NVIC_IPR7.B2;
    sbit  IPR_N03_NVIC_IPR7_bit at NVIC_IPR7.B3;
    sbit  IPR_N04_NVIC_IPR7_bit at NVIC_IPR7.B4;
    sbit  IPR_N05_NVIC_IPR7_bit at NVIC_IPR7.B5;
    sbit  IPR_N06_NVIC_IPR7_bit at NVIC_IPR7.B6;
    sbit  IPR_N07_NVIC_IPR7_bit at NVIC_IPR7.B7;
    sbit  IPR_N10_NVIC_IPR7_bit at NVIC_IPR7.B8;
    sbit  IPR_N11_NVIC_IPR7_bit at NVIC_IPR7.B9;
    sbit  IPR_N12_NVIC_IPR7_bit at NVIC_IPR7.B10;
    sbit  IPR_N13_NVIC_IPR7_bit at NVIC_IPR7.B11;
    sbit  IPR_N14_NVIC_IPR7_bit at NVIC_IPR7.B12;
    sbit  IPR_N15_NVIC_IPR7_bit at NVIC_IPR7.B13;
    sbit  IPR_N16_NVIC_IPR7_bit at NVIC_IPR7.B14;
    sbit  IPR_N17_NVIC_IPR7_bit at NVIC_IPR7.B15;
    sbit  IPR_N20_NVIC_IPR7_bit at NVIC_IPR7.B16;
    sbit  IPR_N21_NVIC_IPR7_bit at NVIC_IPR7.B17;
    sbit  IPR_N22_NVIC_IPR7_bit at NVIC_IPR7.B18;
    sbit  IPR_N23_NVIC_IPR7_bit at NVIC_IPR7.B19;
    sbit  IPR_N24_NVIC_IPR7_bit at NVIC_IPR7.B20;
    sbit  IPR_N25_NVIC_IPR7_bit at NVIC_IPR7.B21;
    sbit  IPR_N26_NVIC_IPR7_bit at NVIC_IPR7.B22;
    sbit  IPR_N27_NVIC_IPR7_bit at NVIC_IPR7.B23;
    sbit  IPR_N30_NVIC_IPR7_bit at NVIC_IPR7.B24;
    sbit  IPR_N31_NVIC_IPR7_bit at NVIC_IPR7.B25;
    sbit  IPR_N32_NVIC_IPR7_bit at NVIC_IPR7.B26;
    sbit  IPR_N33_NVIC_IPR7_bit at NVIC_IPR7.B27;
    sbit  IPR_N34_NVIC_IPR7_bit at NVIC_IPR7.B28;
    sbit  IPR_N35_NVIC_IPR7_bit at NVIC_IPR7.B29;
    sbit  IPR_N36_NVIC_IPR7_bit at NVIC_IPR7.B30;
    sbit  IPR_N37_NVIC_IPR7_bit at NVIC_IPR7.B31;

sfr far unsigned long   volatile NVIC_IPR8            absolute 0xE000E420;
    sbit  IPR_N00_NVIC_IPR8_bit at NVIC_IPR8.B0;
    sbit  IPR_N01_NVIC_IPR8_bit at NVIC_IPR8.B1;
    sbit  IPR_N02_NVIC_IPR8_bit at NVIC_IPR8.B2;
    sbit  IPR_N03_NVIC_IPR8_bit at NVIC_IPR8.B3;
    sbit  IPR_N04_NVIC_IPR8_bit at NVIC_IPR8.B4;
    sbit  IPR_N05_NVIC_IPR8_bit at NVIC_IPR8.B5;
    sbit  IPR_N06_NVIC_IPR8_bit at NVIC_IPR8.B6;
    sbit  IPR_N07_NVIC_IPR8_bit at NVIC_IPR8.B7;
    sbit  IPR_N10_NVIC_IPR8_bit at NVIC_IPR8.B8;
    sbit  IPR_N11_NVIC_IPR8_bit at NVIC_IPR8.B9;
    sbit  IPR_N12_NVIC_IPR8_bit at NVIC_IPR8.B10;
    sbit  IPR_N13_NVIC_IPR8_bit at NVIC_IPR8.B11;
    sbit  IPR_N14_NVIC_IPR8_bit at NVIC_IPR8.B12;
    sbit  IPR_N15_NVIC_IPR8_bit at NVIC_IPR8.B13;
    sbit  IPR_N16_NVIC_IPR8_bit at NVIC_IPR8.B14;
    sbit  IPR_N17_NVIC_IPR8_bit at NVIC_IPR8.B15;
    sbit  IPR_N20_NVIC_IPR8_bit at NVIC_IPR8.B16;
    sbit  IPR_N21_NVIC_IPR8_bit at NVIC_IPR8.B17;
    sbit  IPR_N22_NVIC_IPR8_bit at NVIC_IPR8.B18;
    sbit  IPR_N23_NVIC_IPR8_bit at NVIC_IPR8.B19;
    sbit  IPR_N24_NVIC_IPR8_bit at NVIC_IPR8.B20;
    sbit  IPR_N25_NVIC_IPR8_bit at NVIC_IPR8.B21;
    sbit  IPR_N26_NVIC_IPR8_bit at NVIC_IPR8.B22;
    sbit  IPR_N27_NVIC_IPR8_bit at NVIC_IPR8.B23;
    sbit  IPR_N30_NVIC_IPR8_bit at NVIC_IPR8.B24;
    sbit  IPR_N31_NVIC_IPR8_bit at NVIC_IPR8.B25;
    sbit  IPR_N32_NVIC_IPR8_bit at NVIC_IPR8.B26;
    sbit  IPR_N33_NVIC_IPR8_bit at NVIC_IPR8.B27;
    sbit  IPR_N34_NVIC_IPR8_bit at NVIC_IPR8.B28;
    sbit  IPR_N35_NVIC_IPR8_bit at NVIC_IPR8.B29;
    sbit  IPR_N36_NVIC_IPR8_bit at NVIC_IPR8.B30;
    sbit  IPR_N37_NVIC_IPR8_bit at NVIC_IPR8.B31;

sfr far unsigned long   volatile NVIC_IPR9            absolute 0xE000E424;
    sbit  IPR_N00_NVIC_IPR9_bit at NVIC_IPR9.B0;
    sbit  IPR_N01_NVIC_IPR9_bit at NVIC_IPR9.B1;
    sbit  IPR_N02_NVIC_IPR9_bit at NVIC_IPR9.B2;
    sbit  IPR_N03_NVIC_IPR9_bit at NVIC_IPR9.B3;
    sbit  IPR_N04_NVIC_IPR9_bit at NVIC_IPR9.B4;
    sbit  IPR_N05_NVIC_IPR9_bit at NVIC_IPR9.B5;
    sbit  IPR_N06_NVIC_IPR9_bit at NVIC_IPR9.B6;
    sbit  IPR_N07_NVIC_IPR9_bit at NVIC_IPR9.B7;
    sbit  IPR_N10_NVIC_IPR9_bit at NVIC_IPR9.B8;
    sbit  IPR_N11_NVIC_IPR9_bit at NVIC_IPR9.B9;
    sbit  IPR_N12_NVIC_IPR9_bit at NVIC_IPR9.B10;
    sbit  IPR_N13_NVIC_IPR9_bit at NVIC_IPR9.B11;
    sbit  IPR_N14_NVIC_IPR9_bit at NVIC_IPR9.B12;
    sbit  IPR_N15_NVIC_IPR9_bit at NVIC_IPR9.B13;
    sbit  IPR_N16_NVIC_IPR9_bit at NVIC_IPR9.B14;
    sbit  IPR_N17_NVIC_IPR9_bit at NVIC_IPR9.B15;
    sbit  IPR_N20_NVIC_IPR9_bit at NVIC_IPR9.B16;
    sbit  IPR_N21_NVIC_IPR9_bit at NVIC_IPR9.B17;
    sbit  IPR_N22_NVIC_IPR9_bit at NVIC_IPR9.B18;
    sbit  IPR_N23_NVIC_IPR9_bit at NVIC_IPR9.B19;
    sbit  IPR_N24_NVIC_IPR9_bit at NVIC_IPR9.B20;
    sbit  IPR_N25_NVIC_IPR9_bit at NVIC_IPR9.B21;
    sbit  IPR_N26_NVIC_IPR9_bit at NVIC_IPR9.B22;
    sbit  IPR_N27_NVIC_IPR9_bit at NVIC_IPR9.B23;
    sbit  IPR_N30_NVIC_IPR9_bit at NVIC_IPR9.B24;
    sbit  IPR_N31_NVIC_IPR9_bit at NVIC_IPR9.B25;
    sbit  IPR_N32_NVIC_IPR9_bit at NVIC_IPR9.B26;
    sbit  IPR_N33_NVIC_IPR9_bit at NVIC_IPR9.B27;
    sbit  IPR_N34_NVIC_IPR9_bit at NVIC_IPR9.B28;
    sbit  IPR_N35_NVIC_IPR9_bit at NVIC_IPR9.B29;
    sbit  IPR_N36_NVIC_IPR9_bit at NVIC_IPR9.B30;
    sbit  IPR_N37_NVIC_IPR9_bit at NVIC_IPR9.B31;

sfr far unsigned long   volatile NVIC_IPR10           absolute 0xE000E428;
    sbit  IPR_N00_NVIC_IPR10_bit at NVIC_IPR10.B0;
    sbit  IPR_N01_NVIC_IPR10_bit at NVIC_IPR10.B1;
    sbit  IPR_N02_NVIC_IPR10_bit at NVIC_IPR10.B2;
    sbit  IPR_N03_NVIC_IPR10_bit at NVIC_IPR10.B3;
    sbit  IPR_N04_NVIC_IPR10_bit at NVIC_IPR10.B4;
    sbit  IPR_N05_NVIC_IPR10_bit at NVIC_IPR10.B5;
    sbit  IPR_N06_NVIC_IPR10_bit at NVIC_IPR10.B6;
    sbit  IPR_N07_NVIC_IPR10_bit at NVIC_IPR10.B7;
    sbit  IPR_N10_NVIC_IPR10_bit at NVIC_IPR10.B8;
    sbit  IPR_N11_NVIC_IPR10_bit at NVIC_IPR10.B9;
    sbit  IPR_N12_NVIC_IPR10_bit at NVIC_IPR10.B10;
    sbit  IPR_N13_NVIC_IPR10_bit at NVIC_IPR10.B11;
    sbit  IPR_N14_NVIC_IPR10_bit at NVIC_IPR10.B12;
    sbit  IPR_N15_NVIC_IPR10_bit at NVIC_IPR10.B13;
    sbit  IPR_N16_NVIC_IPR10_bit at NVIC_IPR10.B14;
    sbit  IPR_N17_NVIC_IPR10_bit at NVIC_IPR10.B15;
    sbit  IPR_N20_NVIC_IPR10_bit at NVIC_IPR10.B16;
    sbit  IPR_N21_NVIC_IPR10_bit at NVIC_IPR10.B17;
    sbit  IPR_N22_NVIC_IPR10_bit at NVIC_IPR10.B18;
    sbit  IPR_N23_NVIC_IPR10_bit at NVIC_IPR10.B19;
    sbit  IPR_N24_NVIC_IPR10_bit at NVIC_IPR10.B20;
    sbit  IPR_N25_NVIC_IPR10_bit at NVIC_IPR10.B21;
    sbit  IPR_N26_NVIC_IPR10_bit at NVIC_IPR10.B22;
    sbit  IPR_N27_NVIC_IPR10_bit at NVIC_IPR10.B23;
    sbit  IPR_N30_NVIC_IPR10_bit at NVIC_IPR10.B24;
    sbit  IPR_N31_NVIC_IPR10_bit at NVIC_IPR10.B25;
    sbit  IPR_N32_NVIC_IPR10_bit at NVIC_IPR10.B26;
    sbit  IPR_N33_NVIC_IPR10_bit at NVIC_IPR10.B27;
    sbit  IPR_N34_NVIC_IPR10_bit at NVIC_IPR10.B28;
    sbit  IPR_N35_NVIC_IPR10_bit at NVIC_IPR10.B29;
    sbit  IPR_N36_NVIC_IPR10_bit at NVIC_IPR10.B30;
    sbit  IPR_N37_NVIC_IPR10_bit at NVIC_IPR10.B31;

sfr far unsigned long   volatile NVIC_IPR11           absolute 0xE000E42C;
    sbit  IPR_N00_NVIC_IPR11_bit at NVIC_IPR11.B0;
    sbit  IPR_N01_NVIC_IPR11_bit at NVIC_IPR11.B1;
    sbit  IPR_N02_NVIC_IPR11_bit at NVIC_IPR11.B2;
    sbit  IPR_N03_NVIC_IPR11_bit at NVIC_IPR11.B3;
    sbit  IPR_N04_NVIC_IPR11_bit at NVIC_IPR11.B4;
    sbit  IPR_N05_NVIC_IPR11_bit at NVIC_IPR11.B5;
    sbit  IPR_N06_NVIC_IPR11_bit at NVIC_IPR11.B6;
    sbit  IPR_N07_NVIC_IPR11_bit at NVIC_IPR11.B7;
    sbit  IPR_N10_NVIC_IPR11_bit at NVIC_IPR11.B8;
    sbit  IPR_N11_NVIC_IPR11_bit at NVIC_IPR11.B9;
    sbit  IPR_N12_NVIC_IPR11_bit at NVIC_IPR11.B10;
    sbit  IPR_N13_NVIC_IPR11_bit at NVIC_IPR11.B11;
    sbit  IPR_N14_NVIC_IPR11_bit at NVIC_IPR11.B12;
    sbit  IPR_N15_NVIC_IPR11_bit at NVIC_IPR11.B13;
    sbit  IPR_N16_NVIC_IPR11_bit at NVIC_IPR11.B14;
    sbit  IPR_N17_NVIC_IPR11_bit at NVIC_IPR11.B15;
    sbit  IPR_N20_NVIC_IPR11_bit at NVIC_IPR11.B16;
    sbit  IPR_N21_NVIC_IPR11_bit at NVIC_IPR11.B17;
    sbit  IPR_N22_NVIC_IPR11_bit at NVIC_IPR11.B18;
    sbit  IPR_N23_NVIC_IPR11_bit at NVIC_IPR11.B19;
    sbit  IPR_N24_NVIC_IPR11_bit at NVIC_IPR11.B20;
    sbit  IPR_N25_NVIC_IPR11_bit at NVIC_IPR11.B21;
    sbit  IPR_N26_NVIC_IPR11_bit at NVIC_IPR11.B22;
    sbit  IPR_N27_NVIC_IPR11_bit at NVIC_IPR11.B23;
    sbit  IPR_N30_NVIC_IPR11_bit at NVIC_IPR11.B24;
    sbit  IPR_N31_NVIC_IPR11_bit at NVIC_IPR11.B25;
    sbit  IPR_N32_NVIC_IPR11_bit at NVIC_IPR11.B26;
    sbit  IPR_N33_NVIC_IPR11_bit at NVIC_IPR11.B27;
    sbit  IPR_N34_NVIC_IPR11_bit at NVIC_IPR11.B28;
    sbit  IPR_N35_NVIC_IPR11_bit at NVIC_IPR11.B29;
    sbit  IPR_N36_NVIC_IPR11_bit at NVIC_IPR11.B30;
    sbit  IPR_N37_NVIC_IPR11_bit at NVIC_IPR11.B31;

sfr far unsigned long   volatile NVIC_IPR12           absolute 0xE000E430;
    sbit  IPR_N00_NVIC_IPR12_bit at NVIC_IPR12.B0;
    sbit  IPR_N01_NVIC_IPR12_bit at NVIC_IPR12.B1;
    sbit  IPR_N02_NVIC_IPR12_bit at NVIC_IPR12.B2;
    sbit  IPR_N03_NVIC_IPR12_bit at NVIC_IPR12.B3;
    sbit  IPR_N04_NVIC_IPR12_bit at NVIC_IPR12.B4;
    sbit  IPR_N05_NVIC_IPR12_bit at NVIC_IPR12.B5;
    sbit  IPR_N06_NVIC_IPR12_bit at NVIC_IPR12.B6;
    sbit  IPR_N07_NVIC_IPR12_bit at NVIC_IPR12.B7;
    sbit  IPR_N10_NVIC_IPR12_bit at NVIC_IPR12.B8;
    sbit  IPR_N11_NVIC_IPR12_bit at NVIC_IPR12.B9;
    sbit  IPR_N12_NVIC_IPR12_bit at NVIC_IPR12.B10;
    sbit  IPR_N13_NVIC_IPR12_bit at NVIC_IPR12.B11;
    sbit  IPR_N14_NVIC_IPR12_bit at NVIC_IPR12.B12;
    sbit  IPR_N15_NVIC_IPR12_bit at NVIC_IPR12.B13;
    sbit  IPR_N16_NVIC_IPR12_bit at NVIC_IPR12.B14;
    sbit  IPR_N17_NVIC_IPR12_bit at NVIC_IPR12.B15;
    sbit  IPR_N20_NVIC_IPR12_bit at NVIC_IPR12.B16;
    sbit  IPR_N21_NVIC_IPR12_bit at NVIC_IPR12.B17;
    sbit  IPR_N22_NVIC_IPR12_bit at NVIC_IPR12.B18;
    sbit  IPR_N23_NVIC_IPR12_bit at NVIC_IPR12.B19;
    sbit  IPR_N24_NVIC_IPR12_bit at NVIC_IPR12.B20;
    sbit  IPR_N25_NVIC_IPR12_bit at NVIC_IPR12.B21;
    sbit  IPR_N26_NVIC_IPR12_bit at NVIC_IPR12.B22;
    sbit  IPR_N27_NVIC_IPR12_bit at NVIC_IPR12.B23;
    sbit  IPR_N30_NVIC_IPR12_bit at NVIC_IPR12.B24;
    sbit  IPR_N31_NVIC_IPR12_bit at NVIC_IPR12.B25;
    sbit  IPR_N32_NVIC_IPR12_bit at NVIC_IPR12.B26;
    sbit  IPR_N33_NVIC_IPR12_bit at NVIC_IPR12.B27;
    sbit  IPR_N34_NVIC_IPR12_bit at NVIC_IPR12.B28;
    sbit  IPR_N35_NVIC_IPR12_bit at NVIC_IPR12.B29;
    sbit  IPR_N36_NVIC_IPR12_bit at NVIC_IPR12.B30;
    sbit  IPR_N37_NVIC_IPR12_bit at NVIC_IPR12.B31;

sfr far unsigned long   volatile NVIC_IPR13           absolute 0xE000E434;
    sbit  IPR_N00_NVIC_IPR13_bit at NVIC_IPR13.B0;
    sbit  IPR_N01_NVIC_IPR13_bit at NVIC_IPR13.B1;
    sbit  IPR_N02_NVIC_IPR13_bit at NVIC_IPR13.B2;
    sbit  IPR_N03_NVIC_IPR13_bit at NVIC_IPR13.B3;
    sbit  IPR_N04_NVIC_IPR13_bit at NVIC_IPR13.B4;
    sbit  IPR_N05_NVIC_IPR13_bit at NVIC_IPR13.B5;
    sbit  IPR_N06_NVIC_IPR13_bit at NVIC_IPR13.B6;
    sbit  IPR_N07_NVIC_IPR13_bit at NVIC_IPR13.B7;
    sbit  IPR_N10_NVIC_IPR13_bit at NVIC_IPR13.B8;
    sbit  IPR_N11_NVIC_IPR13_bit at NVIC_IPR13.B9;
    sbit  IPR_N12_NVIC_IPR13_bit at NVIC_IPR13.B10;
    sbit  IPR_N13_NVIC_IPR13_bit at NVIC_IPR13.B11;
    sbit  IPR_N14_NVIC_IPR13_bit at NVIC_IPR13.B12;
    sbit  IPR_N15_NVIC_IPR13_bit at NVIC_IPR13.B13;
    sbit  IPR_N16_NVIC_IPR13_bit at NVIC_IPR13.B14;
    sbit  IPR_N17_NVIC_IPR13_bit at NVIC_IPR13.B15;
    sbit  IPR_N20_NVIC_IPR13_bit at NVIC_IPR13.B16;
    sbit  IPR_N21_NVIC_IPR13_bit at NVIC_IPR13.B17;
    sbit  IPR_N22_NVIC_IPR13_bit at NVIC_IPR13.B18;
    sbit  IPR_N23_NVIC_IPR13_bit at NVIC_IPR13.B19;
    sbit  IPR_N24_NVIC_IPR13_bit at NVIC_IPR13.B20;
    sbit  IPR_N25_NVIC_IPR13_bit at NVIC_IPR13.B21;
    sbit  IPR_N26_NVIC_IPR13_bit at NVIC_IPR13.B22;
    sbit  IPR_N27_NVIC_IPR13_bit at NVIC_IPR13.B23;
    sbit  IPR_N30_NVIC_IPR13_bit at NVIC_IPR13.B24;
    sbit  IPR_N31_NVIC_IPR13_bit at NVIC_IPR13.B25;
    sbit  IPR_N32_NVIC_IPR13_bit at NVIC_IPR13.B26;
    sbit  IPR_N33_NVIC_IPR13_bit at NVIC_IPR13.B27;
    sbit  IPR_N34_NVIC_IPR13_bit at NVIC_IPR13.B28;
    sbit  IPR_N35_NVIC_IPR13_bit at NVIC_IPR13.B29;
    sbit  IPR_N36_NVIC_IPR13_bit at NVIC_IPR13.B30;
    sbit  IPR_N37_NVIC_IPR13_bit at NVIC_IPR13.B31;

sfr far unsigned long   volatile NVIC_IPR14           absolute 0xE000E438;
    sbit  IPR_N00_NVIC_IPR14_bit at NVIC_IPR14.B0;
    sbit  IPR_N01_NVIC_IPR14_bit at NVIC_IPR14.B1;
    sbit  IPR_N02_NVIC_IPR14_bit at NVIC_IPR14.B2;
    sbit  IPR_N03_NVIC_IPR14_bit at NVIC_IPR14.B3;
    sbit  IPR_N04_NVIC_IPR14_bit at NVIC_IPR14.B4;
    sbit  IPR_N05_NVIC_IPR14_bit at NVIC_IPR14.B5;
    sbit  IPR_N06_NVIC_IPR14_bit at NVIC_IPR14.B6;
    sbit  IPR_N07_NVIC_IPR14_bit at NVIC_IPR14.B7;
    sbit  IPR_N10_NVIC_IPR14_bit at NVIC_IPR14.B8;
    sbit  IPR_N11_NVIC_IPR14_bit at NVIC_IPR14.B9;
    sbit  IPR_N12_NVIC_IPR14_bit at NVIC_IPR14.B10;
    sbit  IPR_N13_NVIC_IPR14_bit at NVIC_IPR14.B11;
    sbit  IPR_N14_NVIC_IPR14_bit at NVIC_IPR14.B12;
    sbit  IPR_N15_NVIC_IPR14_bit at NVIC_IPR14.B13;
    sbit  IPR_N16_NVIC_IPR14_bit at NVIC_IPR14.B14;
    sbit  IPR_N17_NVIC_IPR14_bit at NVIC_IPR14.B15;
    sbit  IPR_N20_NVIC_IPR14_bit at NVIC_IPR14.B16;
    sbit  IPR_N21_NVIC_IPR14_bit at NVIC_IPR14.B17;
    sbit  IPR_N22_NVIC_IPR14_bit at NVIC_IPR14.B18;
    sbit  IPR_N23_NVIC_IPR14_bit at NVIC_IPR14.B19;
    sbit  IPR_N24_NVIC_IPR14_bit at NVIC_IPR14.B20;
    sbit  IPR_N25_NVIC_IPR14_bit at NVIC_IPR14.B21;
    sbit  IPR_N26_NVIC_IPR14_bit at NVIC_IPR14.B22;
    sbit  IPR_N27_NVIC_IPR14_bit at NVIC_IPR14.B23;
    sbit  IPR_N30_NVIC_IPR14_bit at NVIC_IPR14.B24;
    sbit  IPR_N31_NVIC_IPR14_bit at NVIC_IPR14.B25;
    sbit  IPR_N32_NVIC_IPR14_bit at NVIC_IPR14.B26;
    sbit  IPR_N33_NVIC_IPR14_bit at NVIC_IPR14.B27;
    sbit  IPR_N34_NVIC_IPR14_bit at NVIC_IPR14.B28;
    sbit  IPR_N35_NVIC_IPR14_bit at NVIC_IPR14.B29;
    sbit  IPR_N36_NVIC_IPR14_bit at NVIC_IPR14.B30;
    sbit  IPR_N37_NVIC_IPR14_bit at NVIC_IPR14.B31;

sfr far unsigned long   volatile NVIC_IPR15           absolute 0xE000E43C;
    sbit  IPR_N00_NVIC_IPR15_bit at NVIC_IPR15.B0;
    sbit  IPR_N01_NVIC_IPR15_bit at NVIC_IPR15.B1;
    sbit  IPR_N02_NVIC_IPR15_bit at NVIC_IPR15.B2;
    sbit  IPR_N03_NVIC_IPR15_bit at NVIC_IPR15.B3;
    sbit  IPR_N04_NVIC_IPR15_bit at NVIC_IPR15.B4;
    sbit  IPR_N05_NVIC_IPR15_bit at NVIC_IPR15.B5;
    sbit  IPR_N06_NVIC_IPR15_bit at NVIC_IPR15.B6;
    sbit  IPR_N07_NVIC_IPR15_bit at NVIC_IPR15.B7;
    sbit  IPR_N10_NVIC_IPR15_bit at NVIC_IPR15.B8;
    sbit  IPR_N11_NVIC_IPR15_bit at NVIC_IPR15.B9;
    sbit  IPR_N12_NVIC_IPR15_bit at NVIC_IPR15.B10;
    sbit  IPR_N13_NVIC_IPR15_bit at NVIC_IPR15.B11;
    sbit  IPR_N14_NVIC_IPR15_bit at NVIC_IPR15.B12;
    sbit  IPR_N15_NVIC_IPR15_bit at NVIC_IPR15.B13;
    sbit  IPR_N16_NVIC_IPR15_bit at NVIC_IPR15.B14;
    sbit  IPR_N17_NVIC_IPR15_bit at NVIC_IPR15.B15;
    sbit  IPR_N20_NVIC_IPR15_bit at NVIC_IPR15.B16;
    sbit  IPR_N21_NVIC_IPR15_bit at NVIC_IPR15.B17;
    sbit  IPR_N22_NVIC_IPR15_bit at NVIC_IPR15.B18;
    sbit  IPR_N23_NVIC_IPR15_bit at NVIC_IPR15.B19;
    sbit  IPR_N24_NVIC_IPR15_bit at NVIC_IPR15.B20;
    sbit  IPR_N25_NVIC_IPR15_bit at NVIC_IPR15.B21;
    sbit  IPR_N26_NVIC_IPR15_bit at NVIC_IPR15.B22;
    sbit  IPR_N27_NVIC_IPR15_bit at NVIC_IPR15.B23;
    sbit  IPR_N30_NVIC_IPR15_bit at NVIC_IPR15.B24;
    sbit  IPR_N31_NVIC_IPR15_bit at NVIC_IPR15.B25;
    sbit  IPR_N32_NVIC_IPR15_bit at NVIC_IPR15.B26;
    sbit  IPR_N33_NVIC_IPR15_bit at NVIC_IPR15.B27;
    sbit  IPR_N34_NVIC_IPR15_bit at NVIC_IPR15.B28;
    sbit  IPR_N35_NVIC_IPR15_bit at NVIC_IPR15.B29;
    sbit  IPR_N36_NVIC_IPR15_bit at NVIC_IPR15.B30;
    sbit  IPR_N37_NVIC_IPR15_bit at NVIC_IPR15.B31;

sfr far unsigned long   volatile NVIC_IPR16           absolute 0xE000E440;
    sbit  IPR_N00_NVIC_IPR16_bit at NVIC_IPR16.B0;
    sbit  IPR_N01_NVIC_IPR16_bit at NVIC_IPR16.B1;
    sbit  IPR_N02_NVIC_IPR16_bit at NVIC_IPR16.B2;
    sbit  IPR_N03_NVIC_IPR16_bit at NVIC_IPR16.B3;
    sbit  IPR_N04_NVIC_IPR16_bit at NVIC_IPR16.B4;
    sbit  IPR_N05_NVIC_IPR16_bit at NVIC_IPR16.B5;
    sbit  IPR_N06_NVIC_IPR16_bit at NVIC_IPR16.B6;
    sbit  IPR_N07_NVIC_IPR16_bit at NVIC_IPR16.B7;
    sbit  IPR_N10_NVIC_IPR16_bit at NVIC_IPR16.B8;
    sbit  IPR_N11_NVIC_IPR16_bit at NVIC_IPR16.B9;
    sbit  IPR_N12_NVIC_IPR16_bit at NVIC_IPR16.B10;
    sbit  IPR_N13_NVIC_IPR16_bit at NVIC_IPR16.B11;
    sbit  IPR_N14_NVIC_IPR16_bit at NVIC_IPR16.B12;
    sbit  IPR_N15_NVIC_IPR16_bit at NVIC_IPR16.B13;
    sbit  IPR_N16_NVIC_IPR16_bit at NVIC_IPR16.B14;
    sbit  IPR_N17_NVIC_IPR16_bit at NVIC_IPR16.B15;
    sbit  IPR_N20_NVIC_IPR16_bit at NVIC_IPR16.B16;
    sbit  IPR_N21_NVIC_IPR16_bit at NVIC_IPR16.B17;
    sbit  IPR_N22_NVIC_IPR16_bit at NVIC_IPR16.B18;
    sbit  IPR_N23_NVIC_IPR16_bit at NVIC_IPR16.B19;
    sbit  IPR_N24_NVIC_IPR16_bit at NVIC_IPR16.B20;
    sbit  IPR_N25_NVIC_IPR16_bit at NVIC_IPR16.B21;
    sbit  IPR_N26_NVIC_IPR16_bit at NVIC_IPR16.B22;
    sbit  IPR_N27_NVIC_IPR16_bit at NVIC_IPR16.B23;
    sbit  IPR_N30_NVIC_IPR16_bit at NVIC_IPR16.B24;
    sbit  IPR_N31_NVIC_IPR16_bit at NVIC_IPR16.B25;
    sbit  IPR_N32_NVIC_IPR16_bit at NVIC_IPR16.B26;
    sbit  IPR_N33_NVIC_IPR16_bit at NVIC_IPR16.B27;
    sbit  IPR_N34_NVIC_IPR16_bit at NVIC_IPR16.B28;
    sbit  IPR_N35_NVIC_IPR16_bit at NVIC_IPR16.B29;
    sbit  IPR_N36_NVIC_IPR16_bit at NVIC_IPR16.B30;
    sbit  IPR_N37_NVIC_IPR16_bit at NVIC_IPR16.B31;

sfr far unsigned long   volatile NVIC_IPR17           absolute 0xE000E444;
    sbit  IPR_N00_NVIC_IPR17_bit at NVIC_IPR17.B0;
    sbit  IPR_N01_NVIC_IPR17_bit at NVIC_IPR17.B1;
    sbit  IPR_N02_NVIC_IPR17_bit at NVIC_IPR17.B2;
    sbit  IPR_N03_NVIC_IPR17_bit at NVIC_IPR17.B3;
    sbit  IPR_N04_NVIC_IPR17_bit at NVIC_IPR17.B4;
    sbit  IPR_N05_NVIC_IPR17_bit at NVIC_IPR17.B5;
    sbit  IPR_N06_NVIC_IPR17_bit at NVIC_IPR17.B6;
    sbit  IPR_N07_NVIC_IPR17_bit at NVIC_IPR17.B7;
    sbit  IPR_N10_NVIC_IPR17_bit at NVIC_IPR17.B8;
    sbit  IPR_N11_NVIC_IPR17_bit at NVIC_IPR17.B9;
    sbit  IPR_N12_NVIC_IPR17_bit at NVIC_IPR17.B10;
    sbit  IPR_N13_NVIC_IPR17_bit at NVIC_IPR17.B11;
    sbit  IPR_N14_NVIC_IPR17_bit at NVIC_IPR17.B12;
    sbit  IPR_N15_NVIC_IPR17_bit at NVIC_IPR17.B13;
    sbit  IPR_N16_NVIC_IPR17_bit at NVIC_IPR17.B14;
    sbit  IPR_N17_NVIC_IPR17_bit at NVIC_IPR17.B15;
    sbit  IPR_N20_NVIC_IPR17_bit at NVIC_IPR17.B16;
    sbit  IPR_N21_NVIC_IPR17_bit at NVIC_IPR17.B17;
    sbit  IPR_N22_NVIC_IPR17_bit at NVIC_IPR17.B18;
    sbit  IPR_N23_NVIC_IPR17_bit at NVIC_IPR17.B19;
    sbit  IPR_N24_NVIC_IPR17_bit at NVIC_IPR17.B20;
    sbit  IPR_N25_NVIC_IPR17_bit at NVIC_IPR17.B21;
    sbit  IPR_N26_NVIC_IPR17_bit at NVIC_IPR17.B22;
    sbit  IPR_N27_NVIC_IPR17_bit at NVIC_IPR17.B23;
    sbit  IPR_N30_NVIC_IPR17_bit at NVIC_IPR17.B24;
    sbit  IPR_N31_NVIC_IPR17_bit at NVIC_IPR17.B25;
    sbit  IPR_N32_NVIC_IPR17_bit at NVIC_IPR17.B26;
    sbit  IPR_N33_NVIC_IPR17_bit at NVIC_IPR17.B27;
    sbit  IPR_N34_NVIC_IPR17_bit at NVIC_IPR17.B28;
    sbit  IPR_N35_NVIC_IPR17_bit at NVIC_IPR17.B29;
    sbit  IPR_N36_NVIC_IPR17_bit at NVIC_IPR17.B30;
    sbit  IPR_N37_NVIC_IPR17_bit at NVIC_IPR17.B31;

sfr far unsigned long   volatile NVIC_IPR18           absolute 0xE000E448;
    sbit  IPR_N00_NVIC_IPR18_bit at NVIC_IPR18.B0;
    sbit  IPR_N01_NVIC_IPR18_bit at NVIC_IPR18.B1;
    sbit  IPR_N02_NVIC_IPR18_bit at NVIC_IPR18.B2;
    sbit  IPR_N03_NVIC_IPR18_bit at NVIC_IPR18.B3;
    sbit  IPR_N04_NVIC_IPR18_bit at NVIC_IPR18.B4;
    sbit  IPR_N05_NVIC_IPR18_bit at NVIC_IPR18.B5;
    sbit  IPR_N06_NVIC_IPR18_bit at NVIC_IPR18.B6;
    sbit  IPR_N07_NVIC_IPR18_bit at NVIC_IPR18.B7;
    sbit  IPR_N10_NVIC_IPR18_bit at NVIC_IPR18.B8;
    sbit  IPR_N11_NVIC_IPR18_bit at NVIC_IPR18.B9;
    sbit  IPR_N12_NVIC_IPR18_bit at NVIC_IPR18.B10;
    sbit  IPR_N13_NVIC_IPR18_bit at NVIC_IPR18.B11;
    sbit  IPR_N14_NVIC_IPR18_bit at NVIC_IPR18.B12;
    sbit  IPR_N15_NVIC_IPR18_bit at NVIC_IPR18.B13;
    sbit  IPR_N16_NVIC_IPR18_bit at NVIC_IPR18.B14;
    sbit  IPR_N17_NVIC_IPR18_bit at NVIC_IPR18.B15;
    sbit  IPR_N20_NVIC_IPR18_bit at NVIC_IPR18.B16;
    sbit  IPR_N21_NVIC_IPR18_bit at NVIC_IPR18.B17;
    sbit  IPR_N22_NVIC_IPR18_bit at NVIC_IPR18.B18;
    sbit  IPR_N23_NVIC_IPR18_bit at NVIC_IPR18.B19;
    sbit  IPR_N24_NVIC_IPR18_bit at NVIC_IPR18.B20;
    sbit  IPR_N25_NVIC_IPR18_bit at NVIC_IPR18.B21;
    sbit  IPR_N26_NVIC_IPR18_bit at NVIC_IPR18.B22;
    sbit  IPR_N27_NVIC_IPR18_bit at NVIC_IPR18.B23;
    sbit  IPR_N30_NVIC_IPR18_bit at NVIC_IPR18.B24;
    sbit  IPR_N31_NVIC_IPR18_bit at NVIC_IPR18.B25;
    sbit  IPR_N32_NVIC_IPR18_bit at NVIC_IPR18.B26;
    sbit  IPR_N33_NVIC_IPR18_bit at NVIC_IPR18.B27;
    sbit  IPR_N34_NVIC_IPR18_bit at NVIC_IPR18.B28;
    sbit  IPR_N35_NVIC_IPR18_bit at NVIC_IPR18.B29;
    sbit  IPR_N36_NVIC_IPR18_bit at NVIC_IPR18.B30;
    sbit  IPR_N37_NVIC_IPR18_bit at NVIC_IPR18.B31;

sfr far unsigned long   volatile NVIC_IPR19           absolute 0xE000E44C;
    sbit  IPR_N00_NVIC_IPR19_bit at NVIC_IPR19.B0;
    sbit  IPR_N01_NVIC_IPR19_bit at NVIC_IPR19.B1;
    sbit  IPR_N02_NVIC_IPR19_bit at NVIC_IPR19.B2;
    sbit  IPR_N03_NVIC_IPR19_bit at NVIC_IPR19.B3;
    sbit  IPR_N04_NVIC_IPR19_bit at NVIC_IPR19.B4;
    sbit  IPR_N05_NVIC_IPR19_bit at NVIC_IPR19.B5;
    sbit  IPR_N06_NVIC_IPR19_bit at NVIC_IPR19.B6;
    sbit  IPR_N07_NVIC_IPR19_bit at NVIC_IPR19.B7;
    sbit  IPR_N10_NVIC_IPR19_bit at NVIC_IPR19.B8;
    sbit  IPR_N11_NVIC_IPR19_bit at NVIC_IPR19.B9;
    sbit  IPR_N12_NVIC_IPR19_bit at NVIC_IPR19.B10;
    sbit  IPR_N13_NVIC_IPR19_bit at NVIC_IPR19.B11;
    sbit  IPR_N14_NVIC_IPR19_bit at NVIC_IPR19.B12;
    sbit  IPR_N15_NVIC_IPR19_bit at NVIC_IPR19.B13;
    sbit  IPR_N16_NVIC_IPR19_bit at NVIC_IPR19.B14;
    sbit  IPR_N17_NVIC_IPR19_bit at NVIC_IPR19.B15;
    sbit  IPR_N20_NVIC_IPR19_bit at NVIC_IPR19.B16;
    sbit  IPR_N21_NVIC_IPR19_bit at NVIC_IPR19.B17;
    sbit  IPR_N22_NVIC_IPR19_bit at NVIC_IPR19.B18;
    sbit  IPR_N23_NVIC_IPR19_bit at NVIC_IPR19.B19;
    sbit  IPR_N24_NVIC_IPR19_bit at NVIC_IPR19.B20;
    sbit  IPR_N25_NVIC_IPR19_bit at NVIC_IPR19.B21;
    sbit  IPR_N26_NVIC_IPR19_bit at NVIC_IPR19.B22;
    sbit  IPR_N27_NVIC_IPR19_bit at NVIC_IPR19.B23;
    sbit  IPR_N30_NVIC_IPR19_bit at NVIC_IPR19.B24;
    sbit  IPR_N31_NVIC_IPR19_bit at NVIC_IPR19.B25;
    sbit  IPR_N32_NVIC_IPR19_bit at NVIC_IPR19.B26;
    sbit  IPR_N33_NVIC_IPR19_bit at NVIC_IPR19.B27;
    sbit  IPR_N34_NVIC_IPR19_bit at NVIC_IPR19.B28;
    sbit  IPR_N35_NVIC_IPR19_bit at NVIC_IPR19.B29;
    sbit  IPR_N36_NVIC_IPR19_bit at NVIC_IPR19.B30;
    sbit  IPR_N37_NVIC_IPR19_bit at NVIC_IPR19.B31;

sfr far unsigned long   volatile NVIC_IPR20           absolute 0xE000E450;
    sbit  IPR_N00_NVIC_IPR20_bit at NVIC_IPR20.B0;
    sbit  IPR_N01_NVIC_IPR20_bit at NVIC_IPR20.B1;
    sbit  IPR_N02_NVIC_IPR20_bit at NVIC_IPR20.B2;
    sbit  IPR_N03_NVIC_IPR20_bit at NVIC_IPR20.B3;
    sbit  IPR_N04_NVIC_IPR20_bit at NVIC_IPR20.B4;
    sbit  IPR_N05_NVIC_IPR20_bit at NVIC_IPR20.B5;
    sbit  IPR_N06_NVIC_IPR20_bit at NVIC_IPR20.B6;
    sbit  IPR_N07_NVIC_IPR20_bit at NVIC_IPR20.B7;
    sbit  IPR_N10_NVIC_IPR20_bit at NVIC_IPR20.B8;
    sbit  IPR_N11_NVIC_IPR20_bit at NVIC_IPR20.B9;
    sbit  IPR_N12_NVIC_IPR20_bit at NVIC_IPR20.B10;
    sbit  IPR_N13_NVIC_IPR20_bit at NVIC_IPR20.B11;
    sbit  IPR_N14_NVIC_IPR20_bit at NVIC_IPR20.B12;
    sbit  IPR_N15_NVIC_IPR20_bit at NVIC_IPR20.B13;
    sbit  IPR_N16_NVIC_IPR20_bit at NVIC_IPR20.B14;
    sbit  IPR_N17_NVIC_IPR20_bit at NVIC_IPR20.B15;
    sbit  IPR_N20_NVIC_IPR20_bit at NVIC_IPR20.B16;
    sbit  IPR_N21_NVIC_IPR20_bit at NVIC_IPR20.B17;
    sbit  IPR_N22_NVIC_IPR20_bit at NVIC_IPR20.B18;
    sbit  IPR_N23_NVIC_IPR20_bit at NVIC_IPR20.B19;
    sbit  IPR_N24_NVIC_IPR20_bit at NVIC_IPR20.B20;
    sbit  IPR_N25_NVIC_IPR20_bit at NVIC_IPR20.B21;
    sbit  IPR_N26_NVIC_IPR20_bit at NVIC_IPR20.B22;
    sbit  IPR_N27_NVIC_IPR20_bit at NVIC_IPR20.B23;
    sbit  IPR_N30_NVIC_IPR20_bit at NVIC_IPR20.B24;
    sbit  IPR_N31_NVIC_IPR20_bit at NVIC_IPR20.B25;
    sbit  IPR_N32_NVIC_IPR20_bit at NVIC_IPR20.B26;
    sbit  IPR_N33_NVIC_IPR20_bit at NVIC_IPR20.B27;
    sbit  IPR_N34_NVIC_IPR20_bit at NVIC_IPR20.B28;
    sbit  IPR_N35_NVIC_IPR20_bit at NVIC_IPR20.B29;
    sbit  IPR_N36_NVIC_IPR20_bit at NVIC_IPR20.B30;
    sbit  IPR_N37_NVIC_IPR20_bit at NVIC_IPR20.B31;

sfr far unsigned long   volatile STK_CTRL             absolute 0xE000E010;
    sbit  COUNTFLAG_STK_CTRL_bit at STK_CTRL.B16;
    sbit  CLKSOURCE_STK_CTRL_bit at STK_CTRL.B2;
    sbit  TICKINT_STK_CTRL_bit at STK_CTRL.B1;
    sbit  ENABLE_STK_CTRL_bit at STK_CTRL.B0;

sfr far unsigned long   volatile STK_LOAD             absolute 0xE000E014;
    sbit  RELOAD0_STK_LOAD_bit at STK_LOAD.B0;
    sbit  RELOAD1_STK_LOAD_bit at STK_LOAD.B1;
    sbit  RELOAD2_STK_LOAD_bit at STK_LOAD.B2;
    sbit  RELOAD3_STK_LOAD_bit at STK_LOAD.B3;
    sbit  RELOAD4_STK_LOAD_bit at STK_LOAD.B4;
    sbit  RELOAD5_STK_LOAD_bit at STK_LOAD.B5;
    sbit  RELOAD6_STK_LOAD_bit at STK_LOAD.B6;
    sbit  RELOAD7_STK_LOAD_bit at STK_LOAD.B7;
    sbit  RELOAD8_STK_LOAD_bit at STK_LOAD.B8;
    sbit  RELOAD9_STK_LOAD_bit at STK_LOAD.B9;
    sbit  RELOAD10_STK_LOAD_bit at STK_LOAD.B10;
    sbit  RELOAD11_STK_LOAD_bit at STK_LOAD.B11;
    sbit  RELOAD12_STK_LOAD_bit at STK_LOAD.B12;
    sbit  RELOAD13_STK_LOAD_bit at STK_LOAD.B13;
    sbit  RELOAD14_STK_LOAD_bit at STK_LOAD.B14;
    sbit  RELOAD15_STK_LOAD_bit at STK_LOAD.B15;
    sbit  RELOAD16_STK_LOAD_bit at STK_LOAD.B16;
    sbit  RELOAD17_STK_LOAD_bit at STK_LOAD.B17;
    sbit  RELOAD18_STK_LOAD_bit at STK_LOAD.B18;
    sbit  RELOAD19_STK_LOAD_bit at STK_LOAD.B19;
    sbit  RELOAD20_STK_LOAD_bit at STK_LOAD.B20;
    sbit  RELOAD21_STK_LOAD_bit at STK_LOAD.B21;
    sbit  RELOAD22_STK_LOAD_bit at STK_LOAD.B22;
    sbit  RELOAD23_STK_LOAD_bit at STK_LOAD.B23;

sfr far unsigned long   volatile STK_VAL              absolute 0xE000E018;
    sbit  CURRENT0_STK_VAL_bit at STK_VAL.B0;
    sbit  CURRENT1_STK_VAL_bit at STK_VAL.B1;
    sbit  CURRENT2_STK_VAL_bit at STK_VAL.B2;
    sbit  CURRENT3_STK_VAL_bit at STK_VAL.B3;
    sbit  CURRENT4_STK_VAL_bit at STK_VAL.B4;
    sbit  CURRENT5_STK_VAL_bit at STK_VAL.B5;
    sbit  CURRENT6_STK_VAL_bit at STK_VAL.B6;
    sbit  CURRENT7_STK_VAL_bit at STK_VAL.B7;
    sbit  CURRENT8_STK_VAL_bit at STK_VAL.B8;
    sbit  CURRENT9_STK_VAL_bit at STK_VAL.B9;
    sbit  CURRENT10_STK_VAL_bit at STK_VAL.B10;
    sbit  CURRENT11_STK_VAL_bit at STK_VAL.B11;
    sbit  CURRENT12_STK_VAL_bit at STK_VAL.B12;
    sbit  CURRENT13_STK_VAL_bit at STK_VAL.B13;
    sbit  CURRENT14_STK_VAL_bit at STK_VAL.B14;
    sbit  CURRENT15_STK_VAL_bit at STK_VAL.B15;
    sbit  CURRENT16_STK_VAL_bit at STK_VAL.B16;
    sbit  CURRENT17_STK_VAL_bit at STK_VAL.B17;
    sbit  CURRENT18_STK_VAL_bit at STK_VAL.B18;
    sbit  CURRENT19_STK_VAL_bit at STK_VAL.B19;
    sbit  CURRENT20_STK_VAL_bit at STK_VAL.B20;
    sbit  CURRENT21_STK_VAL_bit at STK_VAL.B21;
    sbit  CURRENT22_STK_VAL_bit at STK_VAL.B22;
    sbit  CURRENT23_STK_VAL_bit at STK_VAL.B23;

sfr far unsigned long   volatile STK_CALIB            absolute 0xE000E01C;
    sbit  NOREF_STK_CALIB_bit at STK_CALIB.B31;
    sbit  SKEW_STK_CALIB_bit at STK_CALIB.B30;
    sbit  TENMS0_STK_CALIB_bit at STK_CALIB.B0;
    sbit  TENMS1_STK_CALIB_bit at STK_CALIB.B1;
    sbit  TENMS2_STK_CALIB_bit at STK_CALIB.B2;
    sbit  TENMS3_STK_CALIB_bit at STK_CALIB.B3;
    sbit  TENMS4_STK_CALIB_bit at STK_CALIB.B4;
    sbit  TENMS5_STK_CALIB_bit at STK_CALIB.B5;
    sbit  TENMS6_STK_CALIB_bit at STK_CALIB.B6;
    sbit  TENMS7_STK_CALIB_bit at STK_CALIB.B7;
    sbit  TENMS8_STK_CALIB_bit at STK_CALIB.B8;
    sbit  TENMS9_STK_CALIB_bit at STK_CALIB.B9;
    sbit  TENMS10_STK_CALIB_bit at STK_CALIB.B10;
    sbit  TENMS11_STK_CALIB_bit at STK_CALIB.B11;
    sbit  TENMS12_STK_CALIB_bit at STK_CALIB.B12;
    sbit  TENMS13_STK_CALIB_bit at STK_CALIB.B13;
    sbit  TENMS14_STK_CALIB_bit at STK_CALIB.B14;
    sbit  TENMS15_STK_CALIB_bit at STK_CALIB.B15;
    sbit  TENMS16_STK_CALIB_bit at STK_CALIB.B16;
    sbit  TENMS17_STK_CALIB_bit at STK_CALIB.B17;
    sbit  TENMS18_STK_CALIB_bit at STK_CALIB.B18;
    sbit  TENMS19_STK_CALIB_bit at STK_CALIB.B19;
    sbit  TENMS20_STK_CALIB_bit at STK_CALIB.B20;
    sbit  TENMS21_STK_CALIB_bit at STK_CALIB.B21;
    sbit  TENMS22_STK_CALIB_bit at STK_CALIB.B22;
    sbit  TENMS23_STK_CALIB_bit at STK_CALIB.B23;

sfr far unsigned long   volatile SCB_CPUID            absolute 0xE000ED00;
    const register unsigned short int IMPLEMENTER0 = 24;
    sbit  IMPLEMENTER0_bit at SCB_CPUID.B24;
    const register unsigned short int IMPLEMENTER1 = 25;
    sbit  IMPLEMENTER1_bit at SCB_CPUID.B25;
    const register unsigned short int IMPLEMENTER2 = 26;
    sbit  IMPLEMENTER2_bit at SCB_CPUID.B26;
    const register unsigned short int IMPLEMENTER3 = 27;
    sbit  IMPLEMENTER3_bit at SCB_CPUID.B27;
    const register unsigned short int IMPLEMENTER4 = 28;
    sbit  IMPLEMENTER4_bit at SCB_CPUID.B28;
    const register unsigned short int IMPLEMENTER5 = 29;
    sbit  IMPLEMENTER5_bit at SCB_CPUID.B29;
    const register unsigned short int IMPLEMENTER6 = 30;
    sbit  IMPLEMENTER6_bit at SCB_CPUID.B30;
    const register unsigned short int IMPLEMENTER7 = 31;
    sbit  IMPLEMENTER7_bit at SCB_CPUID.B31;
    const register unsigned short int VARIANT0 = 20;
    sbit  VARIANT0_bit at SCB_CPUID.B20;
    const register unsigned short int VARIANT1 = 21;
    sbit  VARIANT1_bit at SCB_CPUID.B21;
    const register unsigned short int VARIANT2 = 22;
    sbit  VARIANT2_bit at SCB_CPUID.B22;
    const register unsigned short int VARIANT3 = 23;
    sbit  VARIANT3_bit at SCB_CPUID.B23;
    const register unsigned short int CONSTANT0 = 16;
    sbit  CONSTANT0_bit at SCB_CPUID.B16;
    const register unsigned short int CONSTANT1 = 17;
    sbit  CONSTANT1_bit at SCB_CPUID.B17;
    const register unsigned short int CONSTANT2 = 18;
    sbit  CONSTANT2_bit at SCB_CPUID.B18;
    const register unsigned short int CONSTANT3 = 19;
    sbit  CONSTANT3_bit at SCB_CPUID.B19;
    const register unsigned short int PARTNO0 = 4;
    sbit  PARTNO0_bit at SCB_CPUID.B4;
    const register unsigned short int PARTNO1 = 5;
    sbit  PARTNO1_bit at SCB_CPUID.B5;
    const register unsigned short int PARTNO2 = 6;
    sbit  PARTNO2_bit at SCB_CPUID.B6;
    const register unsigned short int PARTNO3 = 7;
    sbit  PARTNO3_bit at SCB_CPUID.B7;
    const register unsigned short int PARTNO4 = 8;
    sbit  PARTNO4_bit at SCB_CPUID.B8;
    const register unsigned short int PARTNO5 = 9;
    sbit  PARTNO5_bit at SCB_CPUID.B9;
    const register unsigned short int PARTNO6 = 10;
    sbit  PARTNO6_bit at SCB_CPUID.B10;
    const register unsigned short int PARTNO7 = 11;
    sbit  PARTNO7_bit at SCB_CPUID.B11;
    const register unsigned short int PARTNO8 = 12;
    sbit  PARTNO8_bit at SCB_CPUID.B12;
    const register unsigned short int PARTNO9 = 13;
    sbit  PARTNO9_bit at SCB_CPUID.B13;
    const register unsigned short int PARTNO10 = 14;
    sbit  PARTNO10_bit at SCB_CPUID.B14;
    const register unsigned short int PARTNO11 = 15;
    sbit  PARTNO11_bit at SCB_CPUID.B15;
    const register unsigned short int REVISION0 = 0;
    sbit  REVISION0_bit at SCB_CPUID.B0;
    const register unsigned short int REVISION1 = 1;
    sbit  REVISION1_bit at SCB_CPUID.B1;
    const register unsigned short int REVISION2 = 2;
    sbit  REVISION2_bit at SCB_CPUID.B2;
    const register unsigned short int REVISION3 = 3;
    sbit  REVISION3_bit at SCB_CPUID.B3;

sfr far unsigned long   volatile SCB_ICSR             absolute 0xE000ED04;
    const register unsigned short int NMIPENDSET = 31;
    sbit  NMIPENDSET_bit at SCB_ICSR.B31;
    const register unsigned short int PENDSVSET = 28;
    sbit  PENDSVSET_bit at SCB_ICSR.B28;
    const register unsigned short int PENDSVCLR = 27;
    sbit  PENDSVCLR_bit at SCB_ICSR.B27;
    const register unsigned short int PENDSTSET = 26;
    sbit  PENDSTSET_bit at SCB_ICSR.B26;
    const register unsigned short int PENDSTCLR = 25;
    sbit  PENDSTCLR_bit at SCB_ICSR.B25;
    const register unsigned short int ISRPENDING = 22;
    sbit  ISRPENDING_bit at SCB_ICSR.B22;
    const register unsigned short int VECTPENDING0 = 12;
    sbit  VECTPENDING0_bit at SCB_ICSR.B12;
    const register unsigned short int VECTPENDING1 = 13;
    sbit  VECTPENDING1_bit at SCB_ICSR.B13;
    const register unsigned short int VECTPENDING2 = 14;
    sbit  VECTPENDING2_bit at SCB_ICSR.B14;
    const register unsigned short int VECTPENDING3 = 15;
    sbit  VECTPENDING3_bit at SCB_ICSR.B15;
    const register unsigned short int VECTPENDING4 = 16;
    sbit  VECTPENDING4_bit at SCB_ICSR.B16;
    const register unsigned short int VECTPENDING5 = 17;
    sbit  VECTPENDING5_bit at SCB_ICSR.B17;
    const register unsigned short int RETOBASE = 11;
    sbit  RETOBASE_bit at SCB_ICSR.B11;
    const register unsigned short int VECTACTIVE0 = 0;
    sbit  VECTACTIVE0_bit at SCB_ICSR.B0;
    const register unsigned short int VECTACTIVE1 = 1;
    sbit  VECTACTIVE1_bit at SCB_ICSR.B1;
    const register unsigned short int VECTACTIVE2 = 2;
    sbit  VECTACTIVE2_bit at SCB_ICSR.B2;
    const register unsigned short int VECTACTIVE3 = 3;
    sbit  VECTACTIVE3_bit at SCB_ICSR.B3;
    const register unsigned short int VECTACTIVE4 = 4;
    sbit  VECTACTIVE4_bit at SCB_ICSR.B4;
    const register unsigned short int VECTACTIVE5 = 5;
    sbit  VECTACTIVE5_bit at SCB_ICSR.B5;

sfr far unsigned long   volatile SCB_VTOR             absolute 0xE000ED08;
    const register unsigned short int TBLOFF0 = 7;
    sbit  TBLOFF0_bit at SCB_VTOR.B7;
    const register unsigned short int TBLOFF1 = 8;
    sbit  TBLOFF1_bit at SCB_VTOR.B8;
    const register unsigned short int TBLOFF2 = 9;
    sbit  TBLOFF2_bit at SCB_VTOR.B9;
    const register unsigned short int TBLOFF3 = 10;
    sbit  TBLOFF3_bit at SCB_VTOR.B10;
    const register unsigned short int TBLOFF4 = 11;
    sbit  TBLOFF4_bit at SCB_VTOR.B11;
    const register unsigned short int TBLOFF5 = 12;
    sbit  TBLOFF5_bit at SCB_VTOR.B12;
    const register unsigned short int TBLOFF6 = 13;
    sbit  TBLOFF6_bit at SCB_VTOR.B13;
    const register unsigned short int TBLOFF7 = 14;
    sbit  TBLOFF7_bit at SCB_VTOR.B14;
    const register unsigned short int TBLOFF8 = 15;
    sbit  TBLOFF8_bit at SCB_VTOR.B15;
    const register unsigned short int TBLOFF9 = 16;
    sbit  TBLOFF9_bit at SCB_VTOR.B16;
    const register unsigned short int TBLOFF10 = 17;
    sbit  TBLOFF10_bit at SCB_VTOR.B17;
    const register unsigned short int TBLOFF11 = 18;
    sbit  TBLOFF11_bit at SCB_VTOR.B18;
    const register unsigned short int TBLOFF12 = 19;
    sbit  TBLOFF12_bit at SCB_VTOR.B19;
    const register unsigned short int TBLOFF13 = 20;
    sbit  TBLOFF13_bit at SCB_VTOR.B20;
    const register unsigned short int TBLOFF14 = 21;
    sbit  TBLOFF14_bit at SCB_VTOR.B21;
    const register unsigned short int TBLOFF15 = 22;
    sbit  TBLOFF15_bit at SCB_VTOR.B22;
    const register unsigned short int TBLOFF16 = 23;
    sbit  TBLOFF16_bit at SCB_VTOR.B23;
    const register unsigned short int TBLOFF17 = 24;
    sbit  TBLOFF17_bit at SCB_VTOR.B24;
    const register unsigned short int TBLOFF18 = 25;
    sbit  TBLOFF18_bit at SCB_VTOR.B25;
    const register unsigned short int TBLOFF19 = 26;
    sbit  TBLOFF19_bit at SCB_VTOR.B26;
    const register unsigned short int TBLOFF20 = 27;
    sbit  TBLOFF20_bit at SCB_VTOR.B27;
    const register unsigned short int TBLOFF21 = 28;
    sbit  TBLOFF21_bit at SCB_VTOR.B28;
    const register unsigned short int TBLOFF22 = 29;
    sbit  TBLOFF22_bit at SCB_VTOR.B29;
    const register unsigned short int TBLOFF23 = 30;
    sbit  TBLOFF23_bit at SCB_VTOR.B30;
    const register unsigned short int TBLOFF24 = 31;
    sbit  TBLOFF24_bit at SCB_VTOR.B31;

sfr far unsigned long   volatile SCB_AIRCR            absolute 0xE000ED0C;
    const register unsigned short int VECTKEY0 = 16;
    sbit  VECTKEY0_bit at SCB_AIRCR.B16;
    const register unsigned short int VECTKEY1 = 17;
    sbit  VECTKEY1_bit at SCB_AIRCR.B17;
    const register unsigned short int VECTKEY2 = 18;
    sbit  VECTKEY2_bit at SCB_AIRCR.B18;
    const register unsigned short int VECTKEY3 = 19;
    sbit  VECTKEY3_bit at SCB_AIRCR.B19;
    const register unsigned short int VECTKEY4 = 20;
    sbit  VECTKEY4_bit at SCB_AIRCR.B20;
    const register unsigned short int VECTKEY5 = 21;
    sbit  VECTKEY5_bit at SCB_AIRCR.B21;
    const register unsigned short int VECTKEY6 = 22;
    sbit  VECTKEY6_bit at SCB_AIRCR.B22;
    const register unsigned short int VECTKEY7 = 23;
    sbit  VECTKEY7_bit at SCB_AIRCR.B23;
    const register unsigned short int VECTKEY8 = 24;
    sbit  VECTKEY8_bit at SCB_AIRCR.B24;
    const register unsigned short int VECTKEY9 = 25;
    sbit  VECTKEY9_bit at SCB_AIRCR.B25;
    const register unsigned short int VECTKEY10 = 26;
    sbit  VECTKEY10_bit at SCB_AIRCR.B26;
    const register unsigned short int VECTKEY11 = 27;
    sbit  VECTKEY11_bit at SCB_AIRCR.B27;
    const register unsigned short int VECTKEY12 = 28;
    sbit  VECTKEY12_bit at SCB_AIRCR.B28;
    const register unsigned short int VECTKEY13 = 29;
    sbit  VECTKEY13_bit at SCB_AIRCR.B29;
    const register unsigned short int VECTKEY14 = 30;
    sbit  VECTKEY14_bit at SCB_AIRCR.B30;
    const register unsigned short int VECTKEY15 = 31;
    sbit  VECTKEY15_bit at SCB_AIRCR.B31;
    const register unsigned short int ENDIANESS = 15;
    sbit  ENDIANESS_bit at SCB_AIRCR.B15;
    const register unsigned short int PRIGROUP0 = 8;
    sbit  PRIGROUP0_bit at SCB_AIRCR.B8;
    const register unsigned short int PRIGROUP1 = 9;
    sbit  PRIGROUP1_bit at SCB_AIRCR.B9;
    const register unsigned short int PRIGROUP2 = 10;
    sbit  PRIGROUP2_bit at SCB_AIRCR.B10;
    const register unsigned short int SYSRESETREQ = 2;
    sbit  SYSRESETREQ_bit at SCB_AIRCR.B2;
    const register unsigned short int VECTCLRACTIVE = 1;
    sbit  VECTCLRACTIVE_bit at SCB_AIRCR.B1;
    const register unsigned short int VECTRESET = 0;
    sbit  VECTRESET_bit at SCB_AIRCR.B0;

sfr far unsigned long   volatile SCB_SCR              absolute 0xE000ED10;
    const register unsigned short int SEVONPEND = 4;
    sbit  SEVONPEND_bit at SCB_SCR.B4;
    const register unsigned short int SLEEPDEEP = 2;
    sbit  SLEEPDEEP_bit at SCB_SCR.B2;
    const register unsigned short int SLEEPONEXIT = 1;
    sbit  SLEEPONEXIT_bit at SCB_SCR.B1;

sfr far unsigned long   volatile SCB_CCR              absolute 0xE000ED14;
    const register unsigned short int STKALIGN = 9;
    sbit  STKALIGN_bit at SCB_CCR.B9;
    const register unsigned short int BFHFNMIGN = 8;
    sbit  BFHFNMIGN_bit at SCB_CCR.B8;
    const register unsigned short int DIV_0_TRP = 4;
    sbit  DIV_0_TRP_bit at SCB_CCR.B4;
    const register unsigned short int UNALIGN_TRP = 3;
    sbit  UNALIGN_TRP_bit at SCB_CCR.B3;
    const register unsigned short int USERSETMPEND = 1;
    sbit  USERSETMPEND_bit at SCB_CCR.B1;
    const register unsigned short int USENONBASETHRDENARSETMPEND = 0;
    sbit  USENONBASETHRDENARSETMPEND_bit at SCB_CCR.B0;

sfr far unsigned long   volatile SCB_SHPR1            absolute 0xE000ED18;
    const register unsigned short int PRI_60 = 16;
    sbit  PRI_60_bit at SCB_SHPR1.B16;
    const register unsigned short int PRI_61 = 17;
    sbit  PRI_61_bit at SCB_SHPR1.B17;
    const register unsigned short int PRI_62 = 18;
    sbit  PRI_62_bit at SCB_SHPR1.B18;
    const register unsigned short int PRI_63 = 19;
    sbit  PRI_63_bit at SCB_SHPR1.B19;
    const register unsigned short int PRI_64 = 20;
    sbit  PRI_64_bit at SCB_SHPR1.B20;
    const register unsigned short int PRI_65 = 21;
    sbit  PRI_65_bit at SCB_SHPR1.B21;
    const register unsigned short int PRI_66 = 22;
    sbit  PRI_66_bit at SCB_SHPR1.B22;
    const register unsigned short int PRI_67 = 23;
    sbit  PRI_67_bit at SCB_SHPR1.B23;
    const register unsigned short int PRI_50 = 8;
    sbit  PRI_50_bit at SCB_SHPR1.B8;
    const register unsigned short int PRI_51 = 9;
    sbit  PRI_51_bit at SCB_SHPR1.B9;
    const register unsigned short int PRI_52 = 10;
    sbit  PRI_52_bit at SCB_SHPR1.B10;
    const register unsigned short int PRI_53 = 11;
    sbit  PRI_53_bit at SCB_SHPR1.B11;
    const register unsigned short int PRI_54 = 12;
    sbit  PRI_54_bit at SCB_SHPR1.B12;
    const register unsigned short int PRI_55 = 13;
    sbit  PRI_55_bit at SCB_SHPR1.B13;
    const register unsigned short int PRI_56 = 14;
    sbit  PRI_56_bit at SCB_SHPR1.B14;
    const register unsigned short int PRI_57 = 15;
    sbit  PRI_57_bit at SCB_SHPR1.B15;
    const register unsigned short int PRI_40 = 0;
    sbit  PRI_40_bit at SCB_SHPR1.B0;
    const register unsigned short int PRI_41 = 1;
    sbit  PRI_41_bit at SCB_SHPR1.B1;
    const register unsigned short int PRI_42 = 2;
    sbit  PRI_42_bit at SCB_SHPR1.B2;
    const register unsigned short int PRI_43 = 3;
    sbit  PRI_43_bit at SCB_SHPR1.B3;
    const register unsigned short int PRI_44 = 4;
    sbit  PRI_44_bit at SCB_SHPR1.B4;
    const register unsigned short int PRI_45 = 5;
    sbit  PRI_45_bit at SCB_SHPR1.B5;
    const register unsigned short int PRI_46 = 6;
    sbit  PRI_46_bit at SCB_SHPR1.B6;
    const register unsigned short int PRI_47 = 7;
    sbit  PRI_47_bit at SCB_SHPR1.B7;

sfr far unsigned long   volatile SCB_SHPR2            absolute 0xE000ED1C;
    const register unsigned short int PRI_110 = 24;
    sbit  PRI_110_bit at SCB_SHPR2.B24;
    const register unsigned short int PRI_111 = 25;
    sbit  PRI_111_bit at SCB_SHPR2.B25;
    const register unsigned short int PRI_112 = 26;
    sbit  PRI_112_bit at SCB_SHPR2.B26;
    const register unsigned short int PRI_113 = 27;
    sbit  PRI_113_bit at SCB_SHPR2.B27;
    const register unsigned short int PRI_114 = 28;
    sbit  PRI_114_bit at SCB_SHPR2.B28;
    const register unsigned short int PRI_115 = 29;
    sbit  PRI_115_bit at SCB_SHPR2.B29;
    const register unsigned short int PRI_116 = 30;
    sbit  PRI_116_bit at SCB_SHPR2.B30;
    const register unsigned short int PRI_117 = 31;
    sbit  PRI_117_bit at SCB_SHPR2.B31;

sfr far unsigned long   volatile SCB_SHPR3            absolute 0xE000ED20;
    const register unsigned short int PRI_150 = 24;
    sbit  PRI_150_bit at SCB_SHPR3.B24;
    const register unsigned short int PRI_151 = 25;
    sbit  PRI_151_bit at SCB_SHPR3.B25;
    const register unsigned short int PRI_152 = 26;
    sbit  PRI_152_bit at SCB_SHPR3.B26;
    const register unsigned short int PRI_153 = 27;
    sbit  PRI_153_bit at SCB_SHPR3.B27;
    const register unsigned short int PRI_154 = 28;
    sbit  PRI_154_bit at SCB_SHPR3.B28;
    const register unsigned short int PRI_155 = 29;
    sbit  PRI_155_bit at SCB_SHPR3.B29;
    const register unsigned short int PRI_156 = 30;
    sbit  PRI_156_bit at SCB_SHPR3.B30;
    const register unsigned short int PRI_157 = 31;
    sbit  PRI_157_bit at SCB_SHPR3.B31;
    const register unsigned short int PRI_140 = 16;
    sbit  PRI_140_bit at SCB_SHPR3.B16;
    const register unsigned short int PRI_141 = 17;
    sbit  PRI_141_bit at SCB_SHPR3.B17;
    const register unsigned short int PRI_142 = 18;
    sbit  PRI_142_bit at SCB_SHPR3.B18;
    const register unsigned short int PRI_143 = 19;
    sbit  PRI_143_bit at SCB_SHPR3.B19;
    const register unsigned short int PRI_144 = 20;
    sbit  PRI_144_bit at SCB_SHPR3.B20;
    const register unsigned short int PRI_145 = 21;
    sbit  PRI_145_bit at SCB_SHPR3.B21;
    const register unsigned short int PRI_146 = 22;
    sbit  PRI_146_bit at SCB_SHPR3.B22;
    const register unsigned short int PRI_147 = 23;
    sbit  PRI_147_bit at SCB_SHPR3.B23;

sfr far unsigned long   volatile SCB_SHCRS            absolute 0xE000ED24;
    sbit  USGFAULTENA_SCB_SHCRS_bit at SCB_SHCRS.B18;
    sbit  BUSFAULTENA_SCB_SHCRS_bit at SCB_SHCRS.B17;
    sbit  MEMFAULTENA_SCB_SHCRS_bit at SCB_SHCRS.B16;
    sbit  SVCALLPENDED_SCB_SHCRS_bit at SCB_SHCRS.B15;
    sbit  BUSFAULTPENDED_SCB_SHCRS_bit at SCB_SHCRS.B14;
    sbit  MEMFAULTPENDED_SCB_SHCRS_bit at SCB_SHCRS.B13;
    sbit  USGFAULTPENDED_SCB_SHCRS_bit at SCB_SHCRS.B12;
    sbit  SYSTICKACT_SCB_SHCRS_bit at SCB_SHCRS.B11;
    sbit  PENDSVACT_SCB_SHCRS_bit at SCB_SHCRS.B10;
    sbit  MONITORACT_SCB_SHCRS_bit at SCB_SHCRS.B8;
    sbit  SVCALLACT_SCB_SHCRS_bit at SCB_SHCRS.B7;
    sbit  USGFAULTACT_SCB_SHCRS_bit at SCB_SHCRS.B3;
    sbit  BUSFAULTACT_SCB_SHCRS_bit at SCB_SHCRS.B1;
    sbit  MEMFAULTACT_SCB_SHCRS_bit at SCB_SHCRS.B0;


 typedef struct tagTLV_TLV_CHECKSUMBITS {
  union {
    struct {
      unsigned TLV_CHECKSUM : 32;
    };
  };
} typeTLV_TLV_CHECKSUMBITS;
sfr far volatile typeTLV_TLV_CHECKSUMBITS TLV_TLV_CHECKSUMbits absolute 0x00201000;

 typedef struct tagTLV_DEVICE_INFO_TAGBITS {
  union {
    struct {
      unsigned DEVICE_INFO_TAG : 32;
    };
  };
} typeTLV_DEVICE_INFO_TAGBITS;
sfr far volatile typeTLV_DEVICE_INFO_TAGBITS TLV_DEVICE_INFO_TAGbits absolute 0x00201004;

 typedef struct tagTLV_DEVICE_INFO_LENBITS {
  union {
    struct {
      unsigned DEVICE_INFO_LEN : 32;
    };
  };
} typeTLV_DEVICE_INFO_LENBITS;
sfr far volatile typeTLV_DEVICE_INFO_LENBITS TLV_DEVICE_INFO_LENbits absolute 0x00201008;

 typedef struct tagTLV_DEVICE_IDBITS {
  union {
    struct {
      unsigned DEVICE_ID : 32;
    };
  };
} typeTLV_DEVICE_IDBITS;
sfr far volatile typeTLV_DEVICE_IDBITS TLV_DEVICE_IDbits absolute 0x0020100C;

 typedef struct tagTLV_HWREVBITS {
  union {
    struct {
      unsigned HWREV : 32;
    };
  };
} typeTLV_HWREVBITS;
sfr far volatile typeTLV_HWREVBITS TLV_HWREVbits absolute 0x00201010;

 typedef struct tagTLV_BCREVBITS {
  union {
    struct {
      unsigned BCREV : 32;
    };
  };
} typeTLV_BCREVBITS;
sfr far volatile typeTLV_BCREVBITS TLV_BCREVbits absolute 0x00201014;

 typedef struct tagTLV_ROM_DRVLIB_REVBITS {
  union {
    struct {
      unsigned ROM_DRVLIB_REV : 32;
    };
  };
} typeTLV_ROM_DRVLIB_REVBITS;
sfr far volatile typeTLV_ROM_DRVLIB_REVBITS TLV_ROM_DRVLIB_REVbits absolute 0x00201018;

 typedef struct tagTLV_DIE_REC_TAGBITS {
  union {
    struct {
      unsigned DIE_REC_TAG : 32;
    };
  };
} typeTLV_DIE_REC_TAGBITS;
sfr far volatile typeTLV_DIE_REC_TAGBITS TLV_DIE_REC_TAGbits absolute 0x0020101C;

 typedef struct tagTLV_DIE_REC_LENBITS {
  union {
    struct {
      unsigned DIE_REC_LEN : 32;
    };
  };
} typeTLV_DIE_REC_LENBITS;
sfr far volatile typeTLV_DIE_REC_LENBITS TLV_DIE_REC_LENbits absolute 0x00201020;

 typedef struct tagTLV_DIE_XPOSBITS {
  union {
    struct {
      unsigned DIE_XPOS : 32;
    };
  };
} typeTLV_DIE_XPOSBITS;
sfr far volatile typeTLV_DIE_XPOSBITS TLV_DIE_XPOSbits absolute 0x00201024;

 typedef struct tagTLV_DIE_YPOSBITS {
  union {
    struct {
      unsigned DIE_YPOS : 32;
    };
  };
} typeTLV_DIE_YPOSBITS;
sfr far volatile typeTLV_DIE_YPOSBITS TLV_DIE_YPOSbits absolute 0x00201028;

 typedef struct tagTLV_WAFER_IDBITS {
  union {
    struct {
      unsigned WAFER_ID : 32;
    };
  };
} typeTLV_WAFER_IDBITS;
sfr far volatile typeTLV_WAFER_IDBITS TLV_WAFER_IDbits absolute 0x0020102C;

 typedef struct tagTLV_LOT_IDBITS {
  union {
    struct {
      unsigned LOT_ID : 32;
    };
  };
} typeTLV_LOT_IDBITS;
sfr far volatile typeTLV_LOT_IDBITS TLV_LOT_IDbits absolute 0x00201030;

 typedef struct tagTLV_TEST_RESULTSBITS {
  union {
    struct {
      unsigned TEST_RESULTS : 32;
    };
  };
} typeTLV_TEST_RESULTSBITS;
sfr far volatile typeTLV_TEST_RESULTSBITS TLV_TEST_RESULTSbits absolute 0x00201040;

 typedef struct tagTLV_CS_CAL_TAGBITS {
  union {
    struct {
      unsigned CS_CAL_TAG : 32;
    };
  };
} typeTLV_CS_CAL_TAGBITS;
sfr far volatile typeTLV_CS_CAL_TAGBITS TLV_CS_CAL_TAGbits absolute 0x00201044;

 typedef struct tagTLV_CS_CAL_LENBITS {
  union {
    struct {
      unsigned CS_CAL_LEN : 32;
    };
  };
} typeTLV_CS_CAL_LENBITS;
sfr far volatile typeTLV_CS_CAL_LENBITS TLV_CS_CAL_LENbits absolute 0x00201048;

 typedef struct tagTLV_DCOIR_FCAL_RSEL04BITS {
  union {
    struct {
      unsigned DCOIR_FCAL_RSEL04 : 32;
    };
  };
} typeTLV_DCOIR_FCAL_RSEL04BITS;
sfr far volatile typeTLV_DCOIR_FCAL_RSEL04BITS TLV_DCOIR_FCAL_RSEL04bits absolute 0x0020104C;

 typedef struct tagTLV_DCOIR_FCAL_RSEL5BITS {
  union {
    struct {
      unsigned DCOIR_FCAL_RSEL5 : 32;
    };
  };
} typeTLV_DCOIR_FCAL_RSEL5BITS;
sfr far volatile typeTLV_DCOIR_FCAL_RSEL5BITS TLV_DCOIR_FCAL_RSEL5bits absolute 0x00201050;

 typedef struct tagTLV_DCOIR_CONSTK_RSEL04BITS {
  union {
    struct {
      unsigned DCOIR_CONSTK_RSEL04 : 32;
    };
  };
} typeTLV_DCOIR_CONSTK_RSEL04BITS;
sfr far volatile typeTLV_DCOIR_CONSTK_RSEL04BITS TLV_DCOIR_CONSTK_RSEL04bits absolute 0x00201064;

 typedef struct tagTLV_DCOIR_CONSTK_RSEL5BITS {
  union {
    struct {
      unsigned DCOIR_CONSTK_RSEL5 : 32;
    };
  };
} typeTLV_DCOIR_CONSTK_RSEL5BITS;
sfr far volatile typeTLV_DCOIR_CONSTK_RSEL5BITS TLV_DCOIR_CONSTK_RSEL5bits absolute 0x00201068;

 typedef struct tagTLV_DCOER_FCAL_RSEL04BITS {
  union {
    struct {
      unsigned DCOER_FCAL_RSEL04 : 32;
    };
  };
} typeTLV_DCOER_FCAL_RSEL04BITS;
sfr far volatile typeTLV_DCOER_FCAL_RSEL04BITS TLV_DCOER_FCAL_RSEL04bits absolute 0x0020106C;

 typedef struct tagTLV_DCOER_FCAL_RSEL5BITS {
  union {
    struct {
      unsigned DCOER_FCAL_RSEL5 : 32;
    };
  };
} typeTLV_DCOER_FCAL_RSEL5BITS;
sfr far volatile typeTLV_DCOER_FCAL_RSEL5BITS TLV_DCOER_FCAL_RSEL5bits absolute 0x00201070;

 typedef struct tagTLV_DCOER_CONSTK_RSEL04BITS {
  union {
    struct {
      unsigned DCOER_CONSTK_RSEL04 : 32;
    };
  };
} typeTLV_DCOER_CONSTK_RSEL04BITS;
sfr far volatile typeTLV_DCOER_CONSTK_RSEL04BITS TLV_DCOER_CONSTK_RSEL04bits absolute 0x00201084;

 typedef struct tagTLV_DCOER_CONSTK_RSEL5BITS {
  union {
    struct {
      unsigned DCOER_CONSTK_RSEL5 : 32;
    };
  };
} typeTLV_DCOER_CONSTK_RSEL5BITS;
sfr far volatile typeTLV_DCOER_CONSTK_RSEL5BITS TLV_DCOER_CONSTK_RSEL5bits absolute 0x00201088;

 typedef struct tagTLV_ADC14_CAL_TAGBITS {
  union {
    struct {
      unsigned ADC14_CAL_TAG : 32;
    };
  };
} typeTLV_ADC14_CAL_TAGBITS;
sfr far volatile typeTLV_ADC14_CAL_TAGBITS TLV_ADC14_CAL_TAGbits absolute 0x0020108C;

 typedef struct tagTLV_ADC14_CAL_LENBITS {
  union {
    struct {
      unsigned ADC14_CAL_LEN : 32;
    };
  };
} typeTLV_ADC14_CAL_LENBITS;
sfr far volatile typeTLV_ADC14_CAL_LENBITS TLV_ADC14_CAL_LENbits absolute 0x00201090;

 typedef struct tagTLV_ADC_GAIN_FACTORBITS {
  union {
    struct {
      unsigned ADC_GAIN_FACTOR : 32;
    };
  };
} typeTLV_ADC_GAIN_FACTORBITS;
sfr far volatile typeTLV_ADC_GAIN_FACTORBITS TLV_ADC_GAIN_FACTORbits absolute 0x00201094;

 typedef struct tagTLV_ADC_OFFSETBITS {
  union {
    struct {
      unsigned ADC_OFFSET : 32;
    };
  };
} typeTLV_ADC_OFFSETBITS;
sfr far volatile typeTLV_ADC_OFFSETBITS TLV_ADC_OFFSETbits absolute 0x00201098;

 typedef struct tagTLV_ADC14_REF1P2V_TS30CBITS {
  union {
    struct {
      unsigned ADC14_REF1P2V_TS30C : 32;
    };
  };
} typeTLV_ADC14_REF1P2V_TS30CBITS;
sfr far volatile typeTLV_ADC14_REF1P2V_TS30CBITS TLV_ADC14_REF1P2V_TS30Cbits absolute 0x002010DC;

 typedef struct tagTLV_ADC14_REF1P2V_TS85CBITS {
  union {
    struct {
      unsigned ADC14_REF1P2V_TS85C : 32;
    };
  };
} typeTLV_ADC14_REF1P2V_TS85CBITS;
sfr far volatile typeTLV_ADC14_REF1P2V_TS85CBITS TLV_ADC14_REF1P2V_TS85Cbits absolute 0x002010E0;

 typedef struct tagTLV_ADC14_REF1P45V_TS30CBITS {
  union {
    struct {
      unsigned ADC14_REF1P45V_TS30C : 32;
    };
  };
} typeTLV_ADC14_REF1P45V_TS30CBITS;
sfr far volatile typeTLV_ADC14_REF1P45V_TS30CBITS TLV_ADC14_REF1P45V_TS30Cbits absolute 0x002010E4;

 typedef struct tagTLV_ADC14_REF1P45V_TS85CBITS {
  union {
    struct {
      unsigned ADC14_REF1P45V_TS85C : 32;
    };
  };
} typeTLV_ADC14_REF1P45V_TS85CBITS;
sfr far volatile typeTLV_ADC14_REF1P45V_TS85CBITS TLV_ADC14_REF1P45V_TS85Cbits absolute 0x002010E8;

 typedef struct tagTLV_ADC14_REF2P5V_TS30CBITS {
  union {
    struct {
      unsigned ADC14_REF2P5V_TS30C : 32;
    };
  };
} typeTLV_ADC14_REF2P5V_TS30CBITS;
sfr far volatile typeTLV_ADC14_REF2P5V_TS30CBITS TLV_ADC14_REF2P5V_TS30Cbits absolute 0x002010EC;

 typedef struct tagTLV_ADC14_REF2P5V_TS85CBITS {
  union {
    struct {
      unsigned ADC14_REF2P5V_TS85C : 32;
    };
  };
} typeTLV_ADC14_REF2P5V_TS85CBITS;
sfr far volatile typeTLV_ADC14_REF2P5V_TS85CBITS TLV_ADC14_REF2P5V_TS85Cbits absolute 0x002010F0;

 typedef struct tagTLV_REF_CAL_TAGBITS {
  union {
    struct {
      unsigned REF_CAL_TAG : 32;
    };
  };
} typeTLV_REF_CAL_TAGBITS;
sfr far volatile typeTLV_REF_CAL_TAGBITS TLV_REF_CAL_TAGbits absolute 0x002010F4;

 typedef struct tagTLV_REF_CAL_LENBITS {
  union {
    struct {
      unsigned REF_CAL_LEN : 32;
    };
  };
} typeTLV_REF_CAL_LENBITS;
sfr far volatile typeTLV_REF_CAL_LENBITS TLV_REF_CAL_LENbits absolute 0x002010F8;

 typedef struct tagTLV_REF_1P2VBITS {
  union {
    struct {
      unsigned REF_1P2V : 32;
    };
  };
} typeTLV_REF_1P2VBITS;
sfr far volatile typeTLV_REF_1P2VBITS TLV_REF_1P2Vbits absolute 0x002010FC;

 typedef struct tagTLV_REF_1P45VBITS {
  union {
    struct {
      unsigned REF_1P45V : 32;
    };
  };
} typeTLV_REF_1P45VBITS;
sfr far volatile typeTLV_REF_1P45VBITS TLV_REF_1P45Vbits absolute 0x00201100;

 typedef struct tagTLV_REF_2P5VBITS {
  union {
    struct {
      unsigned REF_2P5V : 32;
    };
  };
} typeTLV_REF_2P5VBITS;
sfr far volatile typeTLV_REF_2P5VBITS TLV_REF_2P5Vbits absolute 0x00201104;

 typedef struct tagTLV_FLASH_INFO_TAGBITS {
  union {
    struct {
      unsigned FLASH_INFO_TAG : 32;
    };
  };
} typeTLV_FLASH_INFO_TAGBITS;
sfr far volatile typeTLV_FLASH_INFO_TAGBITS TLV_FLASH_INFO_TAGbits absolute 0x00201108;

 typedef struct tagTLV_FLASH_INFO_LENBITS {
  union {
    struct {
      unsigned FLASH_INFO_LEN : 32;
    };
  };
} typeTLV_FLASH_INFO_LENBITS;
sfr far volatile typeTLV_FLASH_INFO_LENBITS TLV_FLASH_INFO_LENbits absolute 0x0020110C;

 typedef struct tagTLV_FLASH_MAX_PROG_PULSESBITS {
  union {
    struct {
      unsigned FLASH_MAX_PROG_PULSES : 32;
    };
  };
} typeTLV_FLASH_MAX_PROG_PULSESBITS;
sfr far volatile typeTLV_FLASH_MAX_PROG_PULSESBITS TLV_FLASH_MAX_PROG_PULSESbits absolute 0x00201110;

 typedef struct tagTLV_FLASH_MAX_ERASE_PULSESBITS {
  union {
    struct {
      unsigned FLASH_MAX_ERASE_PULSES : 32;
    };
  };
} typeTLV_FLASH_MAX_ERASE_PULSESBITS;
sfr far volatile typeTLV_FLASH_MAX_ERASE_PULSESBITS TLV_FLASH_MAX_ERASE_PULSESbits absolute 0x00201114;

 typedef struct tagTLV_RANDOM_NUM_TAGBITS {
  union {
    struct {
      unsigned RANDOM_NUM_TAG : 32;
    };
  };
} typeTLV_RANDOM_NUM_TAGBITS;
sfr far volatile typeTLV_RANDOM_NUM_TAGBITS TLV_RANDOM_NUM_TAGbits absolute 0x00201118;

 typedef struct tagTLV_RANDOM_NUM_LENBITS {
  union {
    struct {
      unsigned RANDOM_NUM_LEN : 32;
    };
  };
} typeTLV_RANDOM_NUM_LENBITS;
sfr far volatile typeTLV_RANDOM_NUM_LENBITS TLV_RANDOM_NUM_LENbits absolute 0x0020111C;

 typedef struct tagTLV_RANDOM_NUM_1BITS {
  union {
    struct {
      unsigned RANDOM_NUM_1 : 32;
    };
  };
} typeTLV_RANDOM_NUM_1BITS;
sfr far volatile typeTLV_RANDOM_NUM_1BITS TLV_RANDOM_NUM_1bits absolute 0x00201120;

 typedef struct tagTLV_RANDOM_NUM_2BITS {
  union {
    struct {
      unsigned RANDOM_NUM_2 : 32;
    };
  };
} typeTLV_RANDOM_NUM_2BITS;
sfr far volatile typeTLV_RANDOM_NUM_2BITS TLV_RANDOM_NUM_2bits absolute 0x00201124;

 typedef struct tagTLV_RANDOM_NUM_3BITS {
  union {
    struct {
      unsigned RANDOM_NUM_3 : 32;
    };
  };
} typeTLV_RANDOM_NUM_3BITS;
sfr far volatile typeTLV_RANDOM_NUM_3BITS TLV_RANDOM_NUM_3bits absolute 0x00201128;

 typedef struct tagTLV_RANDOM_NUM_4BITS {
  union {
    struct {
      unsigned RANDOM_NUM_4 : 32;
    };
  };
} typeTLV_RANDOM_NUM_4BITS;
sfr far volatile typeTLV_RANDOM_NUM_4BITS TLV_RANDOM_NUM_4bits absolute 0x0020112C;

 typedef struct tagTLV_BSL_CFG_TAGBITS {
  union {
    struct {
      unsigned BSL_CFG_TAG : 32;
    };
  };
} typeTLV_BSL_CFG_TAGBITS;
sfr far volatile typeTLV_BSL_CFG_TAGBITS TLV_BSL_CFG_TAGbits absolute 0x00201130;

 typedef struct tagTLV_BSL_CFG_LENBITS {
  union {
    struct {
      unsigned BSL_CFG_LEN : 32;
    };
  };
} typeTLV_BSL_CFG_LENBITS;
sfr far volatile typeTLV_BSL_CFG_LENBITS TLV_BSL_CFG_LENbits absolute 0x00201134;

 typedef struct tagTLV_BSL_PERIPHIF_SELBITS {
  union {
    struct {
      unsigned BSL_PERIPHIF_SEL : 32;
    };
  };
} typeTLV_BSL_PERIPHIF_SELBITS;
sfr far volatile typeTLV_BSL_PERIPHIF_SELBITS TLV_BSL_PERIPHIF_SELbits absolute 0x00201138;

 typedef struct tagTLV_BSL_PORTIF_CFG_UARTBITS {
  union {
    struct {
      unsigned BSL_PORTIF_CFG_UART : 32;
    };
  };
} typeTLV_BSL_PORTIF_CFG_UARTBITS;
sfr far volatile typeTLV_BSL_PORTIF_CFG_UARTBITS TLV_BSL_PORTIF_CFG_UARTbits absolute 0x0020113C;

 typedef struct tagTLV_BSL_PORTIF_CFG_SPIBITS {
  union {
    struct {
      unsigned BSL_PORTIF_CFG_SPI : 32;
    };
  };
} typeTLV_BSL_PORTIF_CFG_SPIBITS;
sfr far volatile typeTLV_BSL_PORTIF_CFG_SPIBITS TLV_BSL_PORTIF_CFG_SPIbits absolute 0x00201140;

 typedef struct tagTLV_BSL_PORTIF_CFG_I2CBITS {
  union {
    struct {
      unsigned BSL_PORTIF_CFG_I2C : 32;
    };
  };
} typeTLV_BSL_PORTIF_CFG_I2CBITS;
sfr far volatile typeTLV_BSL_PORTIF_CFG_I2CBITS TLV_BSL_PORTIF_CFG_I2Cbits absolute 0x00201144;

 typedef struct tagTLV_TLV_ENDBITS {
  union {
    struct {
      unsigned TLV_END : 32;
    };
  };
} typeTLV_TLV_ENDBITS;
sfr far volatile typeTLV_TLV_ENDBITS TLV_TLV_ENDbits absolute 0x00201148;

 typedef struct tagTIMER_A0_TA0CTLBITS {
  union {
    struct {
      unsigned TAIFG : 1;
      unsigned TAIE : 1;
      unsigned TACLR : 1;
      unsigned : 1;
      unsigned MC : 2;
      unsigned ID : 2;
      unsigned TASSEL : 2;
      unsigned : 6;
    };
  };
} typeTIMER_A0_TA0CTLBITS;
sfr volatile typeTIMER_A0_TA0CTLBITS TIMER_A0_TA0CTLbits absolute 0x40000000;

 typedef struct tagTIMER_A0_TA0CCTL0BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A0_TA0CCTL0BITS;
sfr volatile typeTIMER_A0_TA0CCTL0BITS TIMER_A0_TA0CCTL0bits absolute 0x40000002;

 typedef struct tagTIMER_A0_TA0CCTL1BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A0_TA0CCTL1BITS;
sfr volatile typeTIMER_A0_TA0CCTL1BITS TIMER_A0_TA0CCTL1bits absolute 0x40000004;

 typedef struct tagTIMER_A0_TA0CCTL2BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A0_TA0CCTL2BITS;
sfr volatile typeTIMER_A0_TA0CCTL2BITS TIMER_A0_TA0CCTL2bits absolute 0x40000006;

 typedef struct tagTIMER_A0_TA0CCTL3BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A0_TA0CCTL3BITS;
sfr volatile typeTIMER_A0_TA0CCTL3BITS TIMER_A0_TA0CCTL3bits absolute 0x40000008;

 typedef struct tagTIMER_A0_TA0CCTL4BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A0_TA0CCTL4BITS;
sfr volatile typeTIMER_A0_TA0CCTL4BITS TIMER_A0_TA0CCTL4bits absolute 0x4000000A;

 typedef struct tagTIMER_A0_TA0CCTL5BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A0_TA0CCTL5BITS;
sfr volatile typeTIMER_A0_TA0CCTL5BITS TIMER_A0_TA0CCTL5bits absolute 0x4000000C;

 typedef struct tagTIMER_A0_TA0CCTL6BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A0_TA0CCTL6BITS;
sfr volatile typeTIMER_A0_TA0CCTL6BITS TIMER_A0_TA0CCTL6bits absolute 0x4000000E;

 typedef struct tagTIMER_A0_TA0RBITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A0_TA0RBITS;
sfr volatile typeTIMER_A0_TA0RBITS TIMER_A0_TA0Rbits absolute 0x40000010;

 typedef struct tagTIMER_A0_TA0CCR0BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A0_TA0CCR0BITS;
sfr volatile typeTIMER_A0_TA0CCR0BITS TIMER_A0_TA0CCR0bits absolute 0x40000012;

 typedef struct tagTIMER_A0_TA0CCR1BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A0_TA0CCR1BITS;
sfr volatile typeTIMER_A0_TA0CCR1BITS TIMER_A0_TA0CCR1bits absolute 0x40000014;

 typedef struct tagTIMER_A0_TA0CCR2BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A0_TA0CCR2BITS;
sfr volatile typeTIMER_A0_TA0CCR2BITS TIMER_A0_TA0CCR2bits absolute 0x40000016;

 typedef struct tagTIMER_A0_TA0CCR3BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A0_TA0CCR3BITS;
sfr volatile typeTIMER_A0_TA0CCR3BITS TIMER_A0_TA0CCR3bits absolute 0x40000018;

 typedef struct tagTIMER_A0_TA0CCR4BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A0_TA0CCR4BITS;
sfr volatile typeTIMER_A0_TA0CCR4BITS TIMER_A0_TA0CCR4bits absolute 0x4000001A;

 typedef struct tagTIMER_A0_TA0CCR5BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A0_TA0CCR5BITS;
sfr volatile typeTIMER_A0_TA0CCR5BITS TIMER_A0_TA0CCR5bits absolute 0x4000001C;

 typedef struct tagTIMER_A0_TA0CCR6BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A0_TA0CCR6BITS;
sfr volatile typeTIMER_A0_TA0CCR6BITS TIMER_A0_TA0CCR6bits absolute 0x4000001E;

 typedef struct tagTIMER_A0_TA0EX0BITS {
  union {
    struct {
      unsigned TAIDEX : 3;
      unsigned : 13;
    };
  };
} typeTIMER_A0_TA0EX0BITS;
sfr volatile typeTIMER_A0_TA0EX0BITS TIMER_A0_TA0EX0bits absolute 0x40000020;

 typedef struct tagTIMER_A0_TA0IVBITS {
  union {
    struct {
      unsigned TAIV : 16;
    };
  };
} typeTIMER_A0_TA0IVBITS;
sfr volatile typeTIMER_A0_TA0IVBITS TIMER_A0_TA0IVbits absolute 0x4000002E;

 typedef struct tagTIMER_A1_TA1CTLBITS {
  union {
    struct {
      unsigned TAIFG : 1;
      unsigned TAIE : 1;
      unsigned TACLR : 1;
      unsigned : 1;
      unsigned MC : 2;
      unsigned ID : 2;
      unsigned TASSEL : 2;
      unsigned : 6;
    };
  };
} typeTIMER_A1_TA1CTLBITS;
sfr volatile typeTIMER_A1_TA1CTLBITS TIMER_A1_TA1CTLbits absolute 0x40000400;

 typedef struct tagTIMER_A1_TA1CCTL0BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A1_TA1CCTL0BITS;
sfr volatile typeTIMER_A1_TA1CCTL0BITS TIMER_A1_TA1CCTL0bits absolute 0x40000402;

 typedef struct tagTIMER_A1_TA1CCTL1BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A1_TA1CCTL1BITS;
sfr volatile typeTIMER_A1_TA1CCTL1BITS TIMER_A1_TA1CCTL1bits absolute 0x40000404;

 typedef struct tagTIMER_A1_TA1CCTL2BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A1_TA1CCTL2BITS;
sfr volatile typeTIMER_A1_TA1CCTL2BITS TIMER_A1_TA1CCTL2bits absolute 0x40000406;

 typedef struct tagTIMER_A1_TA1CCTL3BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A1_TA1CCTL3BITS;
sfr volatile typeTIMER_A1_TA1CCTL3BITS TIMER_A1_TA1CCTL3bits absolute 0x40000408;

 typedef struct tagTIMER_A1_TA1CCTL4BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A1_TA1CCTL4BITS;
sfr volatile typeTIMER_A1_TA1CCTL4BITS TIMER_A1_TA1CCTL4bits absolute 0x4000040A;

 typedef struct tagTIMER_A1_TA1CCTL5BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A1_TA1CCTL5BITS;
sfr volatile typeTIMER_A1_TA1CCTL5BITS TIMER_A1_TA1CCTL5bits absolute 0x4000040C;

 typedef struct tagTIMER_A1_TA1CCTL6BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A1_TA1CCTL6BITS;
sfr volatile typeTIMER_A1_TA1CCTL6BITS TIMER_A1_TA1CCTL6bits absolute 0x4000040E;

 typedef struct tagTIMER_A1_TA1RBITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A1_TA1RBITS;
sfr volatile typeTIMER_A1_TA1RBITS TIMER_A1_TA1Rbits absolute 0x40000410;

 typedef struct tagTIMER_A1_TA1CCR0BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A1_TA1CCR0BITS;
sfr volatile typeTIMER_A1_TA1CCR0BITS TIMER_A1_TA1CCR0bits absolute 0x40000412;

 typedef struct tagTIMER_A1_TA1CCR1BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A1_TA1CCR1BITS;
sfr volatile typeTIMER_A1_TA1CCR1BITS TIMER_A1_TA1CCR1bits absolute 0x40000414;

 typedef struct tagTIMER_A1_TA1CCR2BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A1_TA1CCR2BITS;
sfr volatile typeTIMER_A1_TA1CCR2BITS TIMER_A1_TA1CCR2bits absolute 0x40000416;

 typedef struct tagTIMER_A1_TA1CCR3BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A1_TA1CCR3BITS;
sfr volatile typeTIMER_A1_TA1CCR3BITS TIMER_A1_TA1CCR3bits absolute 0x40000418;

 typedef struct tagTIMER_A1_TA1CCR4BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A1_TA1CCR4BITS;
sfr volatile typeTIMER_A1_TA1CCR4BITS TIMER_A1_TA1CCR4bits absolute 0x4000041A;

 typedef struct tagTIMER_A1_TA1CCR5BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A1_TA1CCR5BITS;
sfr volatile typeTIMER_A1_TA1CCR5BITS TIMER_A1_TA1CCR5bits absolute 0x4000041C;

 typedef struct tagTIMER_A1_TA1CCR6BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A1_TA1CCR6BITS;
sfr volatile typeTIMER_A1_TA1CCR6BITS TIMER_A1_TA1CCR6bits absolute 0x4000041E;

 typedef struct tagTIMER_A1_TA1EX0BITS {
  union {
    struct {
      unsigned TAIDEX : 3;
      unsigned : 13;
    };
  };
} typeTIMER_A1_TA1EX0BITS;
sfr volatile typeTIMER_A1_TA1EX0BITS TIMER_A1_TA1EX0bits absolute 0x40000420;

 typedef struct tagTIMER_A1_TA1IVBITS {
  union {
    struct {
      unsigned TAIV : 16;
    };
  };
} typeTIMER_A1_TA1IVBITS;
sfr volatile typeTIMER_A1_TA1IVBITS TIMER_A1_TA1IVbits absolute 0x4000042E;

 typedef struct tagTIMER_A2_TA2CTLBITS {
  union {
    struct {
      unsigned TAIFG : 1;
      unsigned TAIE : 1;
      unsigned TACLR : 1;
      unsigned : 1;
      unsigned MC : 2;
      unsigned ID : 2;
      unsigned TASSEL : 2;
      unsigned : 6;
    };
  };
} typeTIMER_A2_TA2CTLBITS;
sfr volatile typeTIMER_A2_TA2CTLBITS TIMER_A2_TA2CTLbits absolute 0x40000800;

 typedef struct tagTIMER_A2_TA2CCTL0BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A2_TA2CCTL0BITS;
sfr volatile typeTIMER_A2_TA2CCTL0BITS TIMER_A2_TA2CCTL0bits absolute 0x40000802;

 typedef struct tagTIMER_A2_TA2CCTL1BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A2_TA2CCTL1BITS;
sfr volatile typeTIMER_A2_TA2CCTL1BITS TIMER_A2_TA2CCTL1bits absolute 0x40000804;

 typedef struct tagTIMER_A2_TA2CCTL2BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A2_TA2CCTL2BITS;
sfr volatile typeTIMER_A2_TA2CCTL2BITS TIMER_A2_TA2CCTL2bits absolute 0x40000806;

 typedef struct tagTIMER_A2_TA2CCTL3BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A2_TA2CCTL3BITS;
sfr volatile typeTIMER_A2_TA2CCTL3BITS TIMER_A2_TA2CCTL3bits absolute 0x40000808;

 typedef struct tagTIMER_A2_TA2CCTL4BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A2_TA2CCTL4BITS;
sfr volatile typeTIMER_A2_TA2CCTL4BITS TIMER_A2_TA2CCTL4bits absolute 0x4000080A;

 typedef struct tagTIMER_A2_TA2CCTL5BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A2_TA2CCTL5BITS;
sfr volatile typeTIMER_A2_TA2CCTL5BITS TIMER_A2_TA2CCTL5bits absolute 0x4000080C;

 typedef struct tagTIMER_A2_TA2CCTL6BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A2_TA2CCTL6BITS;
sfr volatile typeTIMER_A2_TA2CCTL6BITS TIMER_A2_TA2CCTL6bits absolute 0x4000080E;

 typedef struct tagTIMER_A2_TA2RBITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A2_TA2RBITS;
sfr volatile typeTIMER_A2_TA2RBITS TIMER_A2_TA2Rbits absolute 0x40000810;

 typedef struct tagTIMER_A2_TA2CCR0BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A2_TA2CCR0BITS;
sfr volatile typeTIMER_A2_TA2CCR0BITS TIMER_A2_TA2CCR0bits absolute 0x40000812;

 typedef struct tagTIMER_A2_TA2CCR1BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A2_TA2CCR1BITS;
sfr volatile typeTIMER_A2_TA2CCR1BITS TIMER_A2_TA2CCR1bits absolute 0x40000814;

 typedef struct tagTIMER_A2_TA2CCR2BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A2_TA2CCR2BITS;
sfr volatile typeTIMER_A2_TA2CCR2BITS TIMER_A2_TA2CCR2bits absolute 0x40000816;

 typedef struct tagTIMER_A2_TA2CCR3BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A2_TA2CCR3BITS;
sfr volatile typeTIMER_A2_TA2CCR3BITS TIMER_A2_TA2CCR3bits absolute 0x40000818;

 typedef struct tagTIMER_A2_TA2CCR4BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A2_TA2CCR4BITS;
sfr volatile typeTIMER_A2_TA2CCR4BITS TIMER_A2_TA2CCR4bits absolute 0x4000081A;

 typedef struct tagTIMER_A2_TA2CCR5BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A2_TA2CCR5BITS;
sfr volatile typeTIMER_A2_TA2CCR5BITS TIMER_A2_TA2CCR5bits absolute 0x4000081C;

 typedef struct tagTIMER_A2_TA2CCR6BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A2_TA2CCR6BITS;
sfr volatile typeTIMER_A2_TA2CCR6BITS TIMER_A2_TA2CCR6bits absolute 0x4000081E;

 typedef struct tagTIMER_A2_TA2EX0BITS {
  union {
    struct {
      unsigned TAIDEX : 3;
      unsigned : 13;
    };
  };
} typeTIMER_A2_TA2EX0BITS;
sfr volatile typeTIMER_A2_TA2EX0BITS TIMER_A2_TA2EX0bits absolute 0x40000820;

 typedef struct tagTIMER_A2_TA2IVBITS {
  union {
    struct {
      unsigned TAIV : 16;
    };
  };
} typeTIMER_A2_TA2IVBITS;
sfr volatile typeTIMER_A2_TA2IVBITS TIMER_A2_TA2IVbits absolute 0x4000082E;

 typedef struct tagTIMER_A3_TA3CTLBITS {
  union {
    struct {
      unsigned TAIFG : 1;
      unsigned TAIE : 1;
      unsigned TACLR : 1;
      unsigned : 1;
      unsigned MC : 2;
      unsigned ID : 2;
      unsigned TASSEL : 2;
      unsigned : 6;
    };
  };
} typeTIMER_A3_TA3CTLBITS;
sfr volatile typeTIMER_A3_TA3CTLBITS TIMER_A3_TA3CTLbits absolute 0x40000C00;

 typedef struct tagTIMER_A3_TA3CCTL0BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A3_TA3CCTL0BITS;
sfr volatile typeTIMER_A3_TA3CCTL0BITS TIMER_A3_TA3CCTL0bits absolute 0x40000C02;

 typedef struct tagTIMER_A3_TA3CCTL1BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A3_TA3CCTL1BITS;
sfr volatile typeTIMER_A3_TA3CCTL1BITS TIMER_A3_TA3CCTL1bits absolute 0x40000C04;

 typedef struct tagTIMER_A3_TA3CCTL2BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A3_TA3CCTL2BITS;
sfr volatile typeTIMER_A3_TA3CCTL2BITS TIMER_A3_TA3CCTL2bits absolute 0x40000C06;

 typedef struct tagTIMER_A3_TA3CCTL3BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A3_TA3CCTL3BITS;
sfr volatile typeTIMER_A3_TA3CCTL3BITS TIMER_A3_TA3CCTL3bits absolute 0x40000C08;

 typedef struct tagTIMER_A3_TA3CCTL4BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A3_TA3CCTL4BITS;
sfr volatile typeTIMER_A3_TA3CCTL4BITS TIMER_A3_TA3CCTL4bits absolute 0x40000C0A;

 typedef struct tagTIMER_A3_TA3CCTL5BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A3_TA3CCTL5BITS;
sfr volatile typeTIMER_A3_TA3CCTL5BITS TIMER_A3_TA3CCTL5bits absolute 0x40000C0C;

 typedef struct tagTIMER_A3_TA3CCTL6BITS {
  union {
    struct {
      unsigned CCIFG : 1;
      unsigned COV : 1;
      unsigned OUT_ : 1;
      unsigned CCI : 1;
      unsigned CCIE : 1;
      unsigned OUTMOD : 3;
      unsigned CAP : 1;
      unsigned : 1;
      unsigned SCCI : 1;
      unsigned SCS : 1;
      unsigned CCIS : 2;
      unsigned CM : 2;
    };
  };
} typeTIMER_A3_TA3CCTL6BITS;
sfr volatile typeTIMER_A3_TA3CCTL6BITS TIMER_A3_TA3CCTL6bits absolute 0x40000C0E;

 typedef struct tagTIMER_A3_TA3RBITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A3_TA3RBITS;
sfr volatile typeTIMER_A3_TA3RBITS TIMER_A3_TA3Rbits absolute 0x40000C10;

 typedef struct tagTIMER_A3_TA3CCR0BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A3_TA3CCR0BITS;
sfr volatile typeTIMER_A3_TA3CCR0BITS TIMER_A3_TA3CCR0bits absolute 0x40000C12;

 typedef struct tagTIMER_A3_TA3CCR1BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A3_TA3CCR1BITS;
sfr volatile typeTIMER_A3_TA3CCR1BITS TIMER_A3_TA3CCR1bits absolute 0x40000C14;

 typedef struct tagTIMER_A3_TA3CCR2BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A3_TA3CCR2BITS;
sfr volatile typeTIMER_A3_TA3CCR2BITS TIMER_A3_TA3CCR2bits absolute 0x40000C16;

 typedef struct tagTIMER_A3_TA3CCR3BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A3_TA3CCR3BITS;
sfr volatile typeTIMER_A3_TA3CCR3BITS TIMER_A3_TA3CCR3bits absolute 0x40000C18;

 typedef struct tagTIMER_A3_TA3CCR4BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A3_TA3CCR4BITS;
sfr volatile typeTIMER_A3_TA3CCR4BITS TIMER_A3_TA3CCR4bits absolute 0x40000C1A;

 typedef struct tagTIMER_A3_TA3CCR5BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A3_TA3CCR5BITS;
sfr volatile typeTIMER_A3_TA3CCR5BITS TIMER_A3_TA3CCR5bits absolute 0x40000C1C;

 typedef struct tagTIMER_A3_TA3CCR6BITS {
  union {
    struct {
      unsigned TAxR : 16;
    };
  };
} typeTIMER_A3_TA3CCR6BITS;
sfr volatile typeTIMER_A3_TA3CCR6BITS TIMER_A3_TA3CCR6bits absolute 0x40000C1E;

 typedef struct tagTIMER_A3_TA3EX0BITS {
  union {
    struct {
      unsigned TAIDEX : 3;
      unsigned : 13;
    };
  };
} typeTIMER_A3_TA3EX0BITS;
sfr volatile typeTIMER_A3_TA3EX0BITS TIMER_A3_TA3EX0bits absolute 0x40000C20;

 typedef struct tagTIMER_A3_TA3IVBITS {
  union {
    struct {
      unsigned TAIV : 16;
    };
  };
} typeTIMER_A3_TA3IVBITS;
sfr volatile typeTIMER_A3_TA3IVBITS TIMER_A3_TA3IVbits absolute 0x40000C2E;

 typedef struct tagEUSCI_A0_UCA0CTLW0BITS {
  union {
    struct {
      unsigned UCSWRST : 1;
      unsigned UCTXBRK : 1;
      unsigned UCTXADDR : 1;
      unsigned UCDORM : 1;
      unsigned UCBRKIE : 1;
      unsigned UCRXEIE : 1;
      unsigned UCSSEL : 2;
      unsigned UCSYNC : 1;
      unsigned UCMODE : 2;
      unsigned UCSPB : 1;
      unsigned UC7BIT : 1;
      unsigned UCMSB : 1;
      unsigned UCPAR : 1;
      unsigned UCPEN : 1;
    };
  };
} typeEUSCI_A0_UCA0CTLW0BITS;
sfr volatile typeEUSCI_A0_UCA0CTLW0BITS EUSCI_A0_UCA0CTLW0bits absolute 0x40001000;

 typedef struct tagEUSCI_A0_UCA0CTLW1BITS {
  union {
    struct {
      unsigned UCGLIT : 2;
      unsigned : 14;
    };
  };
} typeEUSCI_A0_UCA0CTLW1BITS;
sfr volatile typeEUSCI_A0_UCA0CTLW1BITS EUSCI_A0_UCA0CTLW1bits absolute 0x40001002;

 typedef struct tagEUSCI_A0_UCA0MCTLWBITS {
  union {
    struct {
      unsigned UCOS16 : 1;
      unsigned : 3;
      unsigned UCBRF : 4;
      unsigned UCBRS : 8;
    };
  };
} typeEUSCI_A0_UCA0MCTLWBITS;
sfr volatile typeEUSCI_A0_UCA0MCTLWBITS EUSCI_A0_UCA0MCTLWbits absolute 0x40001008;

 typedef struct tagEUSCI_A0_UCA0STATWBITS {
  union {
    struct {
      unsigned UCBUSY : 1;
      unsigned UCADDR_UCIDLE : 1;
      unsigned UCRXERR : 1;
      unsigned UCBRK : 1;
      unsigned UCPE : 1;
      unsigned UCOE : 1;
      unsigned UCFE : 1;
      unsigned UCLISTEN : 1;
      unsigned : 8;
    };
  };
} typeEUSCI_A0_UCA0STATWBITS;
sfr volatile typeEUSCI_A0_UCA0STATWBITS EUSCI_A0_UCA0STATWbits absolute 0x4000100A;

 typedef struct tagEUSCI_A0_UCA0RXBUFBITS {
  union {
    struct {
      unsigned UCRXBUF : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_A0_UCA0RXBUFBITS;
sfr volatile typeEUSCI_A0_UCA0RXBUFBITS EUSCI_A0_UCA0RXBUFbits absolute 0x4000100C;

 typedef struct tagEUSCI_A0_UCA0TXBUFBITS {
  union {
    struct {
      unsigned UCTXBUF : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_A0_UCA0TXBUFBITS;
sfr volatile typeEUSCI_A0_UCA0TXBUFBITS EUSCI_A0_UCA0TXBUFbits absolute 0x4000100E;

 typedef struct tagEUSCI_A0_UCA0ABCTLBITS {
  union {
    struct {
      unsigned UCABDEN : 1;
      unsigned : 1;
      unsigned UCBTOE : 1;
      unsigned UCSTOE : 1;
      unsigned UCDELIM : 2;
      unsigned : 10;
    };
  };
} typeEUSCI_A0_UCA0ABCTLBITS;
sfr volatile typeEUSCI_A0_UCA0ABCTLBITS EUSCI_A0_UCA0ABCTLbits absolute 0x40001010;

 typedef struct tagEUSCI_A0_UCA0IRCTLBITS {
  union {
    struct {
      unsigned UCIREN : 1;
      unsigned UCIRTXCLK : 1;
      unsigned UCIRTXPL : 6;
      unsigned UCIRRXFE : 1;
      unsigned UCIRRXPL : 1;
      unsigned UCIRRXFL : 4;
      unsigned : 2;
    };
  };
} typeEUSCI_A0_UCA0IRCTLBITS;
sfr volatile typeEUSCI_A0_UCA0IRCTLBITS EUSCI_A0_UCA0IRCTLbits absolute 0x40001012;

 typedef struct tagEUSCI_A0_UCA0IEBITS {
  union {
    struct {
      unsigned UCRXIE : 1;
      unsigned UCTXIE : 1;
      unsigned UCSTTIE : 1;
      unsigned UCTXCPTIE : 1;
      unsigned : 12;
    };
  };
} typeEUSCI_A0_UCA0IEBITS;
sfr volatile typeEUSCI_A0_UCA0IEBITS EUSCI_A0_UCA0IEbits absolute 0x4000101A;

 typedef struct tagEUSCI_A0_UCA0IFGBITS {
  union {
    struct {
      unsigned UCRXIFG : 1;
      unsigned UCTXIFG : 1;
      unsigned UCSTTIFG : 1;
      unsigned UCTXCPTIFG : 1;
      unsigned : 12;
    };
  };
} typeEUSCI_A0_UCA0IFGBITS;
sfr volatile typeEUSCI_A0_UCA0IFGBITS EUSCI_A0_UCA0IFGbits absolute 0x4000101C;

 typedef struct tagEUSCI_A1_UCA1CTLW0BITS {
  union {
    struct {
      unsigned UCSWRST : 1;
      unsigned UCTXBRK : 1;
      unsigned UCTXADDR : 1;
      unsigned UCDORM : 1;
      unsigned UCBRKIE : 1;
      unsigned UCRXEIE : 1;
      unsigned UCSSEL : 2;
      unsigned UCSYNC : 1;
      unsigned UCMODE : 2;
      unsigned UCSPB : 1;
      unsigned UC7BIT : 1;
      unsigned UCMSB : 1;
      unsigned UCPAR : 1;
      unsigned UCPEN : 1;
    };
  };
} typeEUSCI_A1_UCA1CTLW0BITS;
sfr volatile typeEUSCI_A1_UCA1CTLW0BITS EUSCI_A1_UCA1CTLW0bits absolute 0x40001400;

 typedef struct tagEUSCI_A1_UCA1CTLW1BITS {
  union {
    struct {
      unsigned UCGLIT : 2;
      unsigned : 14;
    };
  };
} typeEUSCI_A1_UCA1CTLW1BITS;
sfr volatile typeEUSCI_A1_UCA1CTLW1BITS EUSCI_A1_UCA1CTLW1bits absolute 0x40001402;

 typedef struct tagEUSCI_A1_UCA1MCTLWBITS {
  union {
    struct {
      unsigned UCOS16 : 1;
      unsigned : 3;
      unsigned UCBRF : 4;
      unsigned UCBRS : 8;
    };
  };
} typeEUSCI_A1_UCA1MCTLWBITS;
sfr volatile typeEUSCI_A1_UCA1MCTLWBITS EUSCI_A1_UCA1MCTLWbits absolute 0x40001408;

 typedef struct tagEUSCI_A1_UCA1STATWBITS {
  union {
    struct {
      unsigned UCBUSY : 1;
      unsigned UCADDR_UCIDLE : 1;
      unsigned UCRXERR : 1;
      unsigned UCBRK : 1;
      unsigned UCPE : 1;
      unsigned UCOE : 1;
      unsigned UCFE : 1;
      unsigned UCLISTEN : 1;
      unsigned : 8;
    };
  };
} typeEUSCI_A1_UCA1STATWBITS;
sfr volatile typeEUSCI_A1_UCA1STATWBITS EUSCI_A1_UCA1STATWbits absolute 0x4000140A;

 typedef struct tagEUSCI_A1_UCA1RXBUFBITS {
  union {
    struct {
      unsigned UCRXBUF : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_A1_UCA1RXBUFBITS;
sfr volatile typeEUSCI_A1_UCA1RXBUFBITS EUSCI_A1_UCA1RXBUFbits absolute 0x4000140C;

 typedef struct tagEUSCI_A1_UCA1TXBUFBITS {
  union {
    struct {
      unsigned UCTXBUF : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_A1_UCA1TXBUFBITS;
sfr volatile typeEUSCI_A1_UCA1TXBUFBITS EUSCI_A1_UCA1TXBUFbits absolute 0x4000140E;

 typedef struct tagEUSCI_A1_UCA1ABCTLBITS {
  union {
    struct {
      unsigned UCABDEN : 1;
      unsigned : 1;
      unsigned UCBTOE : 1;
      unsigned UCSTOE : 1;
      unsigned UCDELIM : 2;
      unsigned : 10;
    };
  };
} typeEUSCI_A1_UCA1ABCTLBITS;
sfr volatile typeEUSCI_A1_UCA1ABCTLBITS EUSCI_A1_UCA1ABCTLbits absolute 0x40001410;

 typedef struct tagEUSCI_A1_UCA1IRCTLBITS {
  union {
    struct {
      unsigned UCIREN : 1;
      unsigned UCIRTXCLK : 1;
      unsigned UCIRTXPL : 6;
      unsigned UCIRRXFE : 1;
      unsigned UCIRRXPL : 1;
      unsigned UCIRRXFL : 4;
      unsigned : 2;
    };
  };
} typeEUSCI_A1_UCA1IRCTLBITS;
sfr volatile typeEUSCI_A1_UCA1IRCTLBITS EUSCI_A1_UCA1IRCTLbits absolute 0x40001412;

 typedef struct tagEUSCI_A1_UCA1IEBITS {
  union {
    struct {
      unsigned UCRXIE : 1;
      unsigned UCTXIE : 1;
      unsigned UCSTTIE : 1;
      unsigned UCTXCPTIE : 1;
      unsigned : 12;
    };
  };
} typeEUSCI_A1_UCA1IEBITS;
sfr volatile typeEUSCI_A1_UCA1IEBITS EUSCI_A1_UCA1IEbits absolute 0x4000141A;

 typedef struct tagEUSCI_A1_UCA1IFGBITS {
  union {
    struct {
      unsigned UCRXIFG : 1;
      unsigned UCTXIFG : 1;
      unsigned UCSTTIFG : 1;
      unsigned UCTXCPTIFG : 1;
      unsigned : 12;
    };
  };
} typeEUSCI_A1_UCA1IFGBITS;
sfr volatile typeEUSCI_A1_UCA1IFGBITS EUSCI_A1_UCA1IFGbits absolute 0x4000141C;

 typedef struct tagEUSCI_A2_UCA2CTLW0BITS {
  union {
    struct {
      unsigned UCSWRST : 1;
      unsigned UCTXBRK : 1;
      unsigned UCTXADDR : 1;
      unsigned UCDORM : 1;
      unsigned UCBRKIE : 1;
      unsigned UCRXEIE : 1;
      unsigned UCSSEL : 2;
      unsigned UCSYNC : 1;
      unsigned UCMODE : 2;
      unsigned UCSPB : 1;
      unsigned UC7BIT : 1;
      unsigned UCMSB : 1;
      unsigned UCPAR : 1;
      unsigned UCPEN : 1;
    };
  };
} typeEUSCI_A2_UCA2CTLW0BITS;
sfr volatile typeEUSCI_A2_UCA2CTLW0BITS EUSCI_A2_UCA2CTLW0bits absolute 0x40001800;

 typedef struct tagEUSCI_A2_UCA2CTLW1BITS {
  union {
    struct {
      unsigned UCGLIT : 2;
      unsigned : 14;
    };
  };
} typeEUSCI_A2_UCA2CTLW1BITS;
sfr volatile typeEUSCI_A2_UCA2CTLW1BITS EUSCI_A2_UCA2CTLW1bits absolute 0x40001802;

 typedef struct tagEUSCI_A2_UCA2MCTLWBITS {
  union {
    struct {
      unsigned UCOS16 : 1;
      unsigned : 3;
      unsigned UCBRF : 4;
      unsigned UCBRS : 8;
    };
  };
} typeEUSCI_A2_UCA2MCTLWBITS;
sfr volatile typeEUSCI_A2_UCA2MCTLWBITS EUSCI_A2_UCA2MCTLWbits absolute 0x40001808;

 typedef struct tagEUSCI_A2_UCA2STATWBITS {
  union {
    struct {
      unsigned UCBUSY : 1;
      unsigned UCADDR_UCIDLE : 1;
      unsigned UCRXERR : 1;
      unsigned UCBRK : 1;
      unsigned UCPE : 1;
      unsigned UCOE : 1;
      unsigned UCFE : 1;
      unsigned UCLISTEN : 1;
      unsigned : 8;
    };
  };
} typeEUSCI_A2_UCA2STATWBITS;
sfr volatile typeEUSCI_A2_UCA2STATWBITS EUSCI_A2_UCA2STATWbits absolute 0x4000180A;

 typedef struct tagEUSCI_A2_UCA2RXBUFBITS {
  union {
    struct {
      unsigned UCRXBUF : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_A2_UCA2RXBUFBITS;
sfr volatile typeEUSCI_A2_UCA2RXBUFBITS EUSCI_A2_UCA2RXBUFbits absolute 0x4000180C;

 typedef struct tagEUSCI_A2_UCA2TXBUFBITS {
  union {
    struct {
      unsigned UCTXBUF : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_A2_UCA2TXBUFBITS;
sfr volatile typeEUSCI_A2_UCA2TXBUFBITS EUSCI_A2_UCA2TXBUFbits absolute 0x4000180E;

 typedef struct tagEUSCI_A2_UCA2ABCTLBITS {
  union {
    struct {
      unsigned UCABDEN : 1;
      unsigned : 1;
      unsigned UCBTOE : 1;
      unsigned UCSTOE : 1;
      unsigned UCDELIM : 2;
      unsigned : 10;
    };
  };
} typeEUSCI_A2_UCA2ABCTLBITS;
sfr volatile typeEUSCI_A2_UCA2ABCTLBITS EUSCI_A2_UCA2ABCTLbits absolute 0x40001810;

 typedef struct tagEUSCI_A2_UCA2IRCTLBITS {
  union {
    struct {
      unsigned UCIREN : 1;
      unsigned UCIRTXCLK : 1;
      unsigned UCIRTXPL : 6;
      unsigned UCIRRXFE : 1;
      unsigned UCIRRXPL : 1;
      unsigned UCIRRXFL : 4;
      unsigned : 2;
    };
  };
} typeEUSCI_A2_UCA2IRCTLBITS;
sfr volatile typeEUSCI_A2_UCA2IRCTLBITS EUSCI_A2_UCA2IRCTLbits absolute 0x40001812;

 typedef struct tagEUSCI_A2_UCA2IEBITS {
  union {
    struct {
      unsigned UCRXIE : 1;
      unsigned UCTXIE : 1;
      unsigned UCSTTIE : 1;
      unsigned UCTXCPTIE : 1;
      unsigned : 12;
    };
  };
} typeEUSCI_A2_UCA2IEBITS;
sfr volatile typeEUSCI_A2_UCA2IEBITS EUSCI_A2_UCA2IEbits absolute 0x4000181A;

 typedef struct tagEUSCI_A2_UCA2IFGBITS {
  union {
    struct {
      unsigned UCRXIFG : 1;
      unsigned UCTXIFG : 1;
      unsigned UCSTTIFG : 1;
      unsigned UCTXCPTIFG : 1;
      unsigned : 12;
    };
  };
} typeEUSCI_A2_UCA2IFGBITS;
sfr volatile typeEUSCI_A2_UCA2IFGBITS EUSCI_A2_UCA2IFGbits absolute 0x4000181C;

 typedef struct tagEUSCI_A3_UCA3CTLW0BITS {
  union {
    struct {
      unsigned UCSWRST : 1;
      unsigned UCTXBRK : 1;
      unsigned UCTXADDR : 1;
      unsigned UCDORM : 1;
      unsigned UCBRKIE : 1;
      unsigned UCRXEIE : 1;
      unsigned UCSSEL : 2;
      unsigned UCSYNC : 1;
      unsigned UCMODE : 2;
      unsigned UCSPB : 1;
      unsigned UC7BIT : 1;
      unsigned UCMSB : 1;
      unsigned UCPAR : 1;
      unsigned UCPEN : 1;
    };
  };
} typeEUSCI_A3_UCA3CTLW0BITS;
sfr volatile typeEUSCI_A3_UCA3CTLW0BITS EUSCI_A3_UCA3CTLW0bits absolute 0x40001C00;

 typedef struct tagEUSCI_A3_UCA3CTLW1BITS {
  union {
    struct {
      unsigned UCGLIT : 2;
      unsigned : 14;
    };
  };
} typeEUSCI_A3_UCA3CTLW1BITS;
sfr volatile typeEUSCI_A3_UCA3CTLW1BITS EUSCI_A3_UCA3CTLW1bits absolute 0x40001C02;

 typedef struct tagEUSCI_A3_UCA3MCTLWBITS {
  union {
    struct {
      unsigned UCOS16 : 1;
      unsigned : 3;
      unsigned UCBRF : 4;
      unsigned UCBRS : 8;
    };
  };
} typeEUSCI_A3_UCA3MCTLWBITS;
sfr volatile typeEUSCI_A3_UCA3MCTLWBITS EUSCI_A3_UCA3MCTLWbits absolute 0x40001C08;

 typedef struct tagEUSCI_A3_UCA3STATWBITS {
  union {
    struct {
      unsigned UCBUSY : 1;
      unsigned UCADDR_UCIDLE : 1;
      unsigned UCRXERR : 1;
      unsigned UCBRK : 1;
      unsigned UCPE : 1;
      unsigned UCOE : 1;
      unsigned UCFE : 1;
      unsigned UCLISTEN : 1;
      unsigned : 8;
    };
  };
} typeEUSCI_A3_UCA3STATWBITS;
sfr volatile typeEUSCI_A3_UCA3STATWBITS EUSCI_A3_UCA3STATWbits absolute 0x40001C0A;

 typedef struct tagEUSCI_A3_UCA3RXBUFBITS {
  union {
    struct {
      unsigned UCRXBUF : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_A3_UCA3RXBUFBITS;
sfr volatile typeEUSCI_A3_UCA3RXBUFBITS EUSCI_A3_UCA3RXBUFbits absolute 0x40001C0C;

 typedef struct tagEUSCI_A3_UCA3TXBUFBITS {
  union {
    struct {
      unsigned UCTXBUF : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_A3_UCA3TXBUFBITS;
sfr volatile typeEUSCI_A3_UCA3TXBUFBITS EUSCI_A3_UCA3TXBUFbits absolute 0x40001C0E;

 typedef struct tagEUSCI_A3_UCA3ABCTLBITS {
  union {
    struct {
      unsigned UCABDEN : 1;
      unsigned : 1;
      unsigned UCBTOE : 1;
      unsigned UCSTOE : 1;
      unsigned UCDELIM : 2;
      unsigned : 10;
    };
  };
} typeEUSCI_A3_UCA3ABCTLBITS;
sfr volatile typeEUSCI_A3_UCA3ABCTLBITS EUSCI_A3_UCA3ABCTLbits absolute 0x40001C10;

 typedef struct tagEUSCI_A3_UCA3IRCTLBITS {
  union {
    struct {
      unsigned UCIREN : 1;
      unsigned UCIRTXCLK : 1;
      unsigned UCIRTXPL : 6;
      unsigned UCIRRXFE : 1;
      unsigned UCIRRXPL : 1;
      unsigned UCIRRXFL : 4;
      unsigned : 2;
    };
  };
} typeEUSCI_A3_UCA3IRCTLBITS;
sfr volatile typeEUSCI_A3_UCA3IRCTLBITS EUSCI_A3_UCA3IRCTLbits absolute 0x40001C12;

 typedef struct tagEUSCI_A3_UCA3IEBITS {
  union {
    struct {
      unsigned UCRXIE : 1;
      unsigned UCTXIE : 1;
      unsigned UCSTTIE : 1;
      unsigned UCTXCPTIE : 1;
      unsigned : 12;
    };
  };
} typeEUSCI_A3_UCA3IEBITS;
sfr volatile typeEUSCI_A3_UCA3IEBITS EUSCI_A3_UCA3IEbits absolute 0x40001C1A;

 typedef struct tagEUSCI_A3_UCA3IFGBITS {
  union {
    struct {
      unsigned UCRXIFG : 1;
      unsigned UCTXIFG : 1;
      unsigned UCSTTIFG : 1;
      unsigned UCTXCPTIFG : 1;
      unsigned : 12;
    };
  };
} typeEUSCI_A3_UCA3IFGBITS;
sfr volatile typeEUSCI_A3_UCA3IFGBITS EUSCI_A3_UCA3IFGbits absolute 0x40001C1C;

 typedef struct tagEUSCI_B0_UCB0CTLW0BITS {
  union {
    struct {
      unsigned UCSWRST : 1;
      unsigned UCTXSTT : 1;
      unsigned UCTXSTP : 1;
      unsigned UCTXNACK : 1;
      unsigned UCTR : 1;
      unsigned UCTXACK : 1;
      unsigned UCSSEL : 2;
      unsigned UCSYNC : 1;
      unsigned UCMODE : 2;
      unsigned UCMST : 1;
      unsigned : 1;
      unsigned UCMM : 1;
      unsigned UCSLA10 : 1;
      unsigned UCA10 : 1;
    };
  };
} typeEUSCI_B0_UCB0CTLW0BITS;
sfr volatile typeEUSCI_B0_UCB0CTLW0BITS EUSCI_B0_UCB0CTLW0bits absolute 0x40002000;

 typedef struct tagEUSCI_B0_UCB0CTLW1BITS {
  union {
    struct {
      unsigned UCGLIT : 2;
      unsigned UCASTP : 2;
      unsigned UCSWACK : 1;
      unsigned UCSTPNACK : 1;
      unsigned UCCLTO : 2;
      unsigned UCETXINT : 1;
      unsigned : 7;
    };
  };
} typeEUSCI_B0_UCB0CTLW1BITS;
sfr volatile typeEUSCI_B0_UCB0CTLW1BITS EUSCI_B0_UCB0CTLW1bits absolute 0x40002002;

 typedef struct tagEUSCI_B0_UCB0STATWBITS {
  union {
    struct {
      unsigned : 4;
      unsigned UCBBUSY : 1;
      unsigned UCGC : 1;
      unsigned UCSCLLOW : 1;
      unsigned : 1;
      unsigned UCBCNT : 8;
    };
  };
} typeEUSCI_B0_UCB0STATWBITS;
sfr volatile typeEUSCI_B0_UCB0STATWBITS EUSCI_B0_UCB0STATWbits absolute 0x40002008;

 typedef struct tagEUSCI_B0_UCB0TBCNTBITS {
  union {
    struct {
      unsigned UCTBCNT : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_B0_UCB0TBCNTBITS;
sfr volatile typeEUSCI_B0_UCB0TBCNTBITS EUSCI_B0_UCB0TBCNTbits absolute 0x4000200A;

 typedef struct tagEUSCI_B0_UCB0RXBUFBITS {
  union {
    struct {
      unsigned UCRXBUF : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_B0_UCB0RXBUFBITS;
sfr volatile typeEUSCI_B0_UCB0RXBUFBITS EUSCI_B0_UCB0RXBUFbits absolute 0x4000200C;

 typedef struct tagEUSCI_B0_UCB0TXBUFBITS {
  union {
    struct {
      unsigned UCTXBUF : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_B0_UCB0TXBUFBITS;
sfr volatile typeEUSCI_B0_UCB0TXBUFBITS EUSCI_B0_UCB0TXBUFbits absolute 0x4000200E;

 typedef struct tagEUSCI_B0_UCB0I2COA0BITS {
  union {
    struct {
      unsigned I2COA0 : 10;
      unsigned UCOAEN : 1;
      unsigned : 4;
      unsigned UCGCEN : 1;
    };
  };
} typeEUSCI_B0_UCB0I2COA0BITS;
sfr volatile typeEUSCI_B0_UCB0I2COA0BITS EUSCI_B0_UCB0I2COA0bits absolute 0x40002014;

 typedef struct tagEUSCI_B0_UCB0I2COA1BITS {
  union {
    struct {
      unsigned I2COA1 : 10;
      unsigned UCOAEN : 1;
      unsigned : 5;
    };
  };
} typeEUSCI_B0_UCB0I2COA1BITS;
sfr volatile typeEUSCI_B0_UCB0I2COA1BITS EUSCI_B0_UCB0I2COA1bits absolute 0x40002016;

 typedef struct tagEUSCI_B0_UCB0I2COA2BITS {
  union {
    struct {
      unsigned I2COA2 : 10;
      unsigned UCOAEN : 1;
      unsigned : 5;
    };
  };
} typeEUSCI_B0_UCB0I2COA2BITS;
sfr volatile typeEUSCI_B0_UCB0I2COA2BITS EUSCI_B0_UCB0I2COA2bits absolute 0x40002018;

 typedef struct tagEUSCI_B0_UCB0I2COA3BITS {
  union {
    struct {
      unsigned I2COA3 : 10;
      unsigned UCOAEN : 1;
      unsigned : 5;
    };
  };
} typeEUSCI_B0_UCB0I2COA3BITS;
sfr volatile typeEUSCI_B0_UCB0I2COA3BITS EUSCI_B0_UCB0I2COA3bits absolute 0x4000201A;

 typedef struct tagEUSCI_B0_UCB0ADDRXBITS {
  union {
    struct {
      unsigned ADDRX : 10;
      unsigned : 6;
    };
  };
} typeEUSCI_B0_UCB0ADDRXBITS;
sfr volatile typeEUSCI_B0_UCB0ADDRXBITS EUSCI_B0_UCB0ADDRXbits absolute 0x4000201C;

 typedef struct tagEUSCI_B0_UCB0ADDMASKBITS {
  union {
    struct {
      unsigned ADDMASK : 10;
      unsigned : 6;
    };
  };
} typeEUSCI_B0_UCB0ADDMASKBITS;
sfr volatile typeEUSCI_B0_UCB0ADDMASKBITS EUSCI_B0_UCB0ADDMASKbits absolute 0x4000201E;

 typedef struct tagEUSCI_B0_UCB0I2CSABITS {
  union {
    struct {
      unsigned I2CSA : 10;
      unsigned : 6;
    };
  };
} typeEUSCI_B0_UCB0I2CSABITS;
sfr volatile typeEUSCI_B0_UCB0I2CSABITS EUSCI_B0_UCB0I2CSAbits absolute 0x40002020;

 typedef struct tagEUSCI_B0_UCB0IEBITS {
  union {
    struct {
      unsigned UCRXIE0 : 1;
      unsigned UCTXIE0 : 1;
      unsigned UCSTTIE : 1;
      unsigned UCSTPIE : 1;
      unsigned UCALIE : 1;
      unsigned UCNACKIE : 1;
      unsigned UCBCNTIE : 1;
      unsigned UCCLTOIE : 1;
      unsigned UCRXIE1 : 1;
      unsigned UCTXIE1 : 1;
      unsigned UCRXIE2 : 1;
      unsigned UCTXIE2 : 1;
      unsigned UCRXIE3 : 1;
      unsigned UCTXIE3 : 1;
      unsigned UCBIT9IE : 1;
      unsigned : 1;
    };
  };
} typeEUSCI_B0_UCB0IEBITS;
sfr volatile typeEUSCI_B0_UCB0IEBITS EUSCI_B0_UCB0IEbits absolute 0x4000202A;

 typedef struct tagEUSCI_B0_UCB0IFGBITS {
  union {
    struct {
      unsigned UCRXIFG0 : 1;
      unsigned UCTXIFG0 : 1;
      unsigned UCSTTIFG : 1;
      unsigned UCSTPIFG : 1;
      unsigned UCALIFG : 1;
      unsigned UCNACKIFG : 1;
      unsigned UCBCNTIFG : 1;
      unsigned UCCLTOIFG : 1;
      unsigned UCRXIFG1 : 1;
      unsigned UCTXIFG1 : 1;
      unsigned UCRXIFG2 : 1;
      unsigned UCTXIFG2 : 1;
      unsigned UCRXIFG3 : 1;
      unsigned UCTXIFG3 : 1;
      unsigned UCBIT9IFG : 1;
      unsigned : 1;
    };
  };
} typeEUSCI_B0_UCB0IFGBITS;
sfr volatile typeEUSCI_B0_UCB0IFGBITS EUSCI_B0_UCB0IFGbits absolute 0x4000202C;

 typedef struct tagEUSCI_B1_UCB1CTLW0BITS {
  union {
    struct {
      unsigned UCSWRST : 1;
      unsigned UCTXSTT : 1;
      unsigned UCTXSTP : 1;
      unsigned UCTXNACK : 1;
      unsigned UCTR : 1;
      unsigned UCTXACK : 1;
      unsigned UCSSEL : 2;
      unsigned UCSYNC : 1;
      unsigned UCMODE : 2;
      unsigned UCMST : 1;
      unsigned : 1;
      unsigned UCMM : 1;
      unsigned UCSLA10 : 1;
      unsigned UCA10 : 1;
    };
  };
} typeEUSCI_B1_UCB1CTLW0BITS;
sfr volatile typeEUSCI_B1_UCB1CTLW0BITS EUSCI_B1_UCB1CTLW0bits absolute 0x40002400;

 typedef struct tagEUSCI_B1_UCB1CTLW1BITS {
  union {
    struct {
      unsigned UCGLIT : 2;
      unsigned UCASTP : 2;
      unsigned UCSWACK : 1;
      unsigned UCSTPNACK : 1;
      unsigned UCCLTO : 2;
      unsigned UCETXINT : 1;
      unsigned : 7;
    };
  };
} typeEUSCI_B1_UCB1CTLW1BITS;
sfr volatile typeEUSCI_B1_UCB1CTLW1BITS EUSCI_B1_UCB1CTLW1bits absolute 0x40002402;

 typedef struct tagEUSCI_B1_UCB1STATWBITS {
  union {
    struct {
      unsigned : 4;
      unsigned UCBBUSY : 1;
      unsigned UCGC : 1;
      unsigned UCSCLLOW : 1;
      unsigned : 1;
      unsigned UCBCNT : 8;
    };
  };
} typeEUSCI_B1_UCB1STATWBITS;
sfr volatile typeEUSCI_B1_UCB1STATWBITS EUSCI_B1_UCB1STATWbits absolute 0x40002408;

 typedef struct tagEUSCI_B1_UCB1TBCNTBITS {
  union {
    struct {
      unsigned UCTBCNT : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_B1_UCB1TBCNTBITS;
sfr volatile typeEUSCI_B1_UCB1TBCNTBITS EUSCI_B1_UCB1TBCNTbits absolute 0x4000240A;

 typedef struct tagEUSCI_B1_UCB1RXBUFBITS {
  union {
    struct {
      unsigned UCRXBUF : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_B1_UCB1RXBUFBITS;
sfr volatile typeEUSCI_B1_UCB1RXBUFBITS EUSCI_B1_UCB1RXBUFbits absolute 0x4000240C;

 typedef struct tagEUSCI_B1_UCB1TXBUFBITS {
  union {
    struct {
      unsigned UCTXBUF : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_B1_UCB1TXBUFBITS;
sfr volatile typeEUSCI_B1_UCB1TXBUFBITS EUSCI_B1_UCB1TXBUFbits absolute 0x4000240E;

 typedef struct tagEUSCI_B1_UCB1I2COA0BITS {
  union {
    struct {
      unsigned I2COA0 : 10;
      unsigned UCOAEN : 1;
      unsigned : 4;
      unsigned UCGCEN : 1;
    };
  };
} typeEUSCI_B1_UCB1I2COA0BITS;
sfr volatile typeEUSCI_B1_UCB1I2COA0BITS EUSCI_B1_UCB1I2COA0bits absolute 0x40002414;

 typedef struct tagEUSCI_B1_UCB1I2COA1BITS {
  union {
    struct {
      unsigned I2COA1 : 10;
      unsigned UCOAEN : 1;
      unsigned : 5;
    };
  };
} typeEUSCI_B1_UCB1I2COA1BITS;
sfr volatile typeEUSCI_B1_UCB1I2COA1BITS EUSCI_B1_UCB1I2COA1bits absolute 0x40002416;

 typedef struct tagEUSCI_B1_UCB1I2COA2BITS {
  union {
    struct {
      unsigned I2COA2 : 10;
      unsigned UCOAEN : 1;
      unsigned : 5;
    };
  };
} typeEUSCI_B1_UCB1I2COA2BITS;
sfr volatile typeEUSCI_B1_UCB1I2COA2BITS EUSCI_B1_UCB1I2COA2bits absolute 0x40002418;

 typedef struct tagEUSCI_B1_UCB1I2COA3BITS {
  union {
    struct {
      unsigned I2COA3 : 10;
      unsigned UCOAEN : 1;
      unsigned : 5;
    };
  };
} typeEUSCI_B1_UCB1I2COA3BITS;
sfr volatile typeEUSCI_B1_UCB1I2COA3BITS EUSCI_B1_UCB1I2COA3bits absolute 0x4000241A;

 typedef struct tagEUSCI_B1_UCB1ADDRXBITS {
  union {
    struct {
      unsigned ADDRX : 10;
      unsigned : 6;
    };
  };
} typeEUSCI_B1_UCB1ADDRXBITS;
sfr volatile typeEUSCI_B1_UCB1ADDRXBITS EUSCI_B1_UCB1ADDRXbits absolute 0x4000241C;

 typedef struct tagEUSCI_B1_UCB1ADDMASKBITS {
  union {
    struct {
      unsigned ADDMASK : 10;
      unsigned : 6;
    };
  };
} typeEUSCI_B1_UCB1ADDMASKBITS;
sfr volatile typeEUSCI_B1_UCB1ADDMASKBITS EUSCI_B1_UCB1ADDMASKbits absolute 0x4000241E;

 typedef struct tagEUSCI_B1_UCB1I2CSABITS {
  union {
    struct {
      unsigned I2CSA : 10;
      unsigned : 6;
    };
  };
} typeEUSCI_B1_UCB1I2CSABITS;
sfr volatile typeEUSCI_B1_UCB1I2CSABITS EUSCI_B1_UCB1I2CSAbits absolute 0x40002420;

 typedef struct tagEUSCI_B1_UCB1IEBITS {
  union {
    struct {
      unsigned UCRXIE0 : 1;
      unsigned UCTXIE0 : 1;
      unsigned UCSTTIE : 1;
      unsigned UCSTPIE : 1;
      unsigned UCALIE : 1;
      unsigned UCNACKIE : 1;
      unsigned UCBCNTIE : 1;
      unsigned UCCLTOIE : 1;
      unsigned UCRXIE1 : 1;
      unsigned UCTXIE1 : 1;
      unsigned UCRXIE2 : 1;
      unsigned UCTXIE2 : 1;
      unsigned UCRXIE3 : 1;
      unsigned UCTXIE3 : 1;
      unsigned UCBIT9IE : 1;
      unsigned : 1;
    };
  };
} typeEUSCI_B1_UCB1IEBITS;
sfr volatile typeEUSCI_B1_UCB1IEBITS EUSCI_B1_UCB1IEbits absolute 0x4000242A;

 typedef struct tagEUSCI_B1_UCB1IFGBITS {
  union {
    struct {
      unsigned UCRXIFG0 : 1;
      unsigned UCTXIFG0 : 1;
      unsigned UCSTTIFG : 1;
      unsigned UCSTPIFG : 1;
      unsigned UCALIFG : 1;
      unsigned UCNACKIFG : 1;
      unsigned UCBCNTIFG : 1;
      unsigned UCCLTOIFG : 1;
      unsigned UCRXIFG1 : 1;
      unsigned UCTXIFG1 : 1;
      unsigned UCRXIFG2 : 1;
      unsigned UCTXIFG2 : 1;
      unsigned UCRXIFG3 : 1;
      unsigned UCTXIFG3 : 1;
      unsigned UCBIT9IFG : 1;
      unsigned : 1;
    };
  };
} typeEUSCI_B1_UCB1IFGBITS;
sfr volatile typeEUSCI_B1_UCB1IFGBITS EUSCI_B1_UCB1IFGbits absolute 0x4000242C;

 typedef struct tagEUSCI_B2_UCB2CTLW0BITS {
  union {
    struct {
      unsigned UCSWRST : 1;
      unsigned UCTXSTT : 1;
      unsigned UCTXSTP : 1;
      unsigned UCTXNACK : 1;
      unsigned UCTR : 1;
      unsigned UCTXACK : 1;
      unsigned UCSSEL : 2;
      unsigned UCSYNC : 1;
      unsigned UCMODE : 2;
      unsigned UCMST : 1;
      unsigned : 1;
      unsigned UCMM : 1;
      unsigned UCSLA10 : 1;
      unsigned UCA10 : 1;
    };
  };
} typeEUSCI_B2_UCB2CTLW0BITS;
sfr volatile typeEUSCI_B2_UCB2CTLW0BITS EUSCI_B2_UCB2CTLW0bits absolute 0x40002800;

 typedef struct tagEUSCI_B2_UCB2CTLW1BITS {
  union {
    struct {
      unsigned UCGLIT : 2;
      unsigned UCASTP : 2;
      unsigned UCSWACK : 1;
      unsigned UCSTPNACK : 1;
      unsigned UCCLTO : 2;
      unsigned UCETXINT : 1;
      unsigned : 7;
    };
  };
} typeEUSCI_B2_UCB2CTLW1BITS;
sfr volatile typeEUSCI_B2_UCB2CTLW1BITS EUSCI_B2_UCB2CTLW1bits absolute 0x40002802;

 typedef struct tagEUSCI_B2_UCB2STATWBITS {
  union {
    struct {
      unsigned : 4;
      unsigned UCBBUSY : 1;
      unsigned UCGC : 1;
      unsigned UCSCLLOW : 1;
      unsigned : 1;
      unsigned UCBCNT : 8;
    };
  };
} typeEUSCI_B2_UCB2STATWBITS;
sfr volatile typeEUSCI_B2_UCB2STATWBITS EUSCI_B2_UCB2STATWbits absolute 0x40002808;

 typedef struct tagEUSCI_B2_UCB2TBCNTBITS {
  union {
    struct {
      unsigned UCTBCNT : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_B2_UCB2TBCNTBITS;
sfr volatile typeEUSCI_B2_UCB2TBCNTBITS EUSCI_B2_UCB2TBCNTbits absolute 0x4000280A;

 typedef struct tagEUSCI_B2_UCB2RXBUFBITS {
  union {
    struct {
      unsigned UCRXBUF : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_B2_UCB2RXBUFBITS;
sfr volatile typeEUSCI_B2_UCB2RXBUFBITS EUSCI_B2_UCB2RXBUFbits absolute 0x4000280C;

 typedef struct tagEUSCI_B2_UCB2TXBUFBITS {
  union {
    struct {
      unsigned UCTXBUF : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_B2_UCB2TXBUFBITS;
sfr volatile typeEUSCI_B2_UCB2TXBUFBITS EUSCI_B2_UCB2TXBUFbits absolute 0x4000280E;

 typedef struct tagEUSCI_B2_UCB2I2COA0BITS {
  union {
    struct {
      unsigned I2COA0 : 10;
      unsigned UCOAEN : 1;
      unsigned : 4;
      unsigned UCGCEN : 1;
    };
  };
} typeEUSCI_B2_UCB2I2COA0BITS;
sfr volatile typeEUSCI_B2_UCB2I2COA0BITS EUSCI_B2_UCB2I2COA0bits absolute 0x40002814;

 typedef struct tagEUSCI_B2_UCB2I2COA1BITS {
  union {
    struct {
      unsigned I2COA1 : 10;
      unsigned UCOAEN : 1;
      unsigned : 5;
    };
  };
} typeEUSCI_B2_UCB2I2COA1BITS;
sfr volatile typeEUSCI_B2_UCB2I2COA1BITS EUSCI_B2_UCB2I2COA1bits absolute 0x40002816;

 typedef struct tagEUSCI_B2_UCB2I2COA2BITS {
  union {
    struct {
      unsigned I2COA2 : 10;
      unsigned UCOAEN : 1;
      unsigned : 5;
    };
  };
} typeEUSCI_B2_UCB2I2COA2BITS;
sfr volatile typeEUSCI_B2_UCB2I2COA2BITS EUSCI_B2_UCB2I2COA2bits absolute 0x40002818;

 typedef struct tagEUSCI_B2_UCB2I2COA3BITS {
  union {
    struct {
      unsigned I2COA3 : 10;
      unsigned UCOAEN : 1;
      unsigned : 5;
    };
  };
} typeEUSCI_B2_UCB2I2COA3BITS;
sfr volatile typeEUSCI_B2_UCB2I2COA3BITS EUSCI_B2_UCB2I2COA3bits absolute 0x4000281A;

 typedef struct tagEUSCI_B2_UCB2ADDRXBITS {
  union {
    struct {
      unsigned ADDRX : 10;
      unsigned : 6;
    };
  };
} typeEUSCI_B2_UCB2ADDRXBITS;
sfr volatile typeEUSCI_B2_UCB2ADDRXBITS EUSCI_B2_UCB2ADDRXbits absolute 0x4000281C;

 typedef struct tagEUSCI_B2_UCB2ADDMASKBITS {
  union {
    struct {
      unsigned ADDMASK : 10;
      unsigned : 6;
    };
  };
} typeEUSCI_B2_UCB2ADDMASKBITS;
sfr volatile typeEUSCI_B2_UCB2ADDMASKBITS EUSCI_B2_UCB2ADDMASKbits absolute 0x4000281E;

 typedef struct tagEUSCI_B2_UCB2I2CSABITS {
  union {
    struct {
      unsigned I2CSA : 10;
      unsigned : 6;
    };
  };
} typeEUSCI_B2_UCB2I2CSABITS;
sfr volatile typeEUSCI_B2_UCB2I2CSABITS EUSCI_B2_UCB2I2CSAbits absolute 0x40002820;

 typedef struct tagEUSCI_B2_UCB2IEBITS {
  union {
    struct {
      unsigned UCRXIE0 : 1;
      unsigned UCTXIE0 : 1;
      unsigned UCSTTIE : 1;
      unsigned UCSTPIE : 1;
      unsigned UCALIE : 1;
      unsigned UCNACKIE : 1;
      unsigned UCBCNTIE : 1;
      unsigned UCCLTOIE : 1;
      unsigned UCRXIE1 : 1;
      unsigned UCTXIE1 : 1;
      unsigned UCRXIE2 : 1;
      unsigned UCTXIE2 : 1;
      unsigned UCRXIE3 : 1;
      unsigned UCTXIE3 : 1;
      unsigned UCBIT9IE : 1;
      unsigned : 1;
    };
  };
} typeEUSCI_B2_UCB2IEBITS;
sfr volatile typeEUSCI_B2_UCB2IEBITS EUSCI_B2_UCB2IEbits absolute 0x4000282A;

 typedef struct tagEUSCI_B2_UCB2IFGBITS {
  union {
    struct {
      unsigned UCRXIFG0 : 1;
      unsigned UCTXIFG0 : 1;
      unsigned UCSTTIFG : 1;
      unsigned UCSTPIFG : 1;
      unsigned UCALIFG : 1;
      unsigned UCNACKIFG : 1;
      unsigned UCBCNTIFG : 1;
      unsigned UCCLTOIFG : 1;
      unsigned UCRXIFG1 : 1;
      unsigned UCTXIFG1 : 1;
      unsigned UCRXIFG2 : 1;
      unsigned UCTXIFG2 : 1;
      unsigned UCRXIFG3 : 1;
      unsigned UCTXIFG3 : 1;
      unsigned UCBIT9IFG : 1;
      unsigned : 1;
    };
  };
} typeEUSCI_B2_UCB2IFGBITS;
sfr volatile typeEUSCI_B2_UCB2IFGBITS EUSCI_B2_UCB2IFGbits absolute 0x4000282C;

 typedef struct tagEUSCI_B3_UCB3CTLW0BITS {
  union {
    struct {
      unsigned UCSWRST : 1;
      unsigned UCTXSTT : 1;
      unsigned UCTXSTP : 1;
      unsigned UCTXNACK : 1;
      unsigned UCTR : 1;
      unsigned UCTXACK : 1;
      unsigned UCSSEL : 2;
      unsigned UCSYNC : 1;
      unsigned UCMODE : 2;
      unsigned UCMST : 1;
      unsigned : 1;
      unsigned UCMM : 1;
      unsigned UCSLA10 : 1;
      unsigned UCA10 : 1;
    };
  };
} typeEUSCI_B3_UCB3CTLW0BITS;
sfr volatile typeEUSCI_B3_UCB3CTLW0BITS EUSCI_B3_UCB3CTLW0bits absolute 0x40002C00;

 typedef struct tagEUSCI_B3_UCB3CTLW1BITS {
  union {
    struct {
      unsigned UCGLIT : 2;
      unsigned UCASTP : 2;
      unsigned UCSWACK : 1;
      unsigned UCSTPNACK : 1;
      unsigned UCCLTO : 2;
      unsigned UCETXINT : 1;
      unsigned : 7;
    };
  };
} typeEUSCI_B3_UCB3CTLW1BITS;
sfr volatile typeEUSCI_B3_UCB3CTLW1BITS EUSCI_B3_UCB3CTLW1bits absolute 0x40002C02;

 typedef struct tagEUSCI_B3_UCB3STATWBITS {
  union {
    struct {
      unsigned : 4;
      unsigned UCBBUSY : 1;
      unsigned UCGC : 1;
      unsigned UCSCLLOW : 1;
      unsigned : 1;
      unsigned UCBCNT : 8;
    };
  };
} typeEUSCI_B3_UCB3STATWBITS;
sfr volatile typeEUSCI_B3_UCB3STATWBITS EUSCI_B3_UCB3STATWbits absolute 0x40002C08;

 typedef struct tagEUSCI_B3_UCB3TBCNTBITS {
  union {
    struct {
      unsigned UCTBCNT : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_B3_UCB3TBCNTBITS;
sfr volatile typeEUSCI_B3_UCB3TBCNTBITS EUSCI_B3_UCB3TBCNTbits absolute 0x40002C0A;

 typedef struct tagEUSCI_B3_UCB3RXBUFBITS {
  union {
    struct {
      unsigned UCRXBUF : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_B3_UCB3RXBUFBITS;
sfr volatile typeEUSCI_B3_UCB3RXBUFBITS EUSCI_B3_UCB3RXBUFbits absolute 0x40002C0C;

 typedef struct tagEUSCI_B3_UCB3TXBUFBITS {
  union {
    struct {
      unsigned UCTXBUF : 8;
      unsigned : 8;
    };
  };
} typeEUSCI_B3_UCB3TXBUFBITS;
sfr volatile typeEUSCI_B3_UCB3TXBUFBITS EUSCI_B3_UCB3TXBUFbits absolute 0x40002C0E;

 typedef struct tagEUSCI_B3_UCB3I2COA0BITS {
  union {
    struct {
      unsigned I2COA0 : 10;
      unsigned UCOAEN : 1;
      unsigned : 4;
      unsigned UCGCEN : 1;
    };
  };
} typeEUSCI_B3_UCB3I2COA0BITS;
sfr volatile typeEUSCI_B3_UCB3I2COA0BITS EUSCI_B3_UCB3I2COA0bits absolute 0x40002C14;

 typedef struct tagEUSCI_B3_UCB3I2COA1BITS {
  union {
    struct {
      unsigned I2COA1 : 10;
      unsigned UCOAEN : 1;
      unsigned : 5;
    };
  };
} typeEUSCI_B3_UCB3I2COA1BITS;
sfr volatile typeEUSCI_B3_UCB3I2COA1BITS EUSCI_B3_UCB3I2COA1bits absolute 0x40002C16;

 typedef struct tagEUSCI_B3_UCB3I2COA2BITS {
  union {
    struct {
      unsigned I2COA2 : 10;
      unsigned UCOAEN : 1;
      unsigned : 5;
    };
  };
} typeEUSCI_B3_UCB3I2COA2BITS;
sfr volatile typeEUSCI_B3_UCB3I2COA2BITS EUSCI_B3_UCB3I2COA2bits absolute 0x40002C18;

 typedef struct tagEUSCI_B3_UCB3I2COA3BITS {
  union {
    struct {
      unsigned I2COA3 : 10;
      unsigned UCOAEN : 1;
      unsigned : 5;
    };
  };
} typeEUSCI_B3_UCB3I2COA3BITS;
sfr volatile typeEUSCI_B3_UCB3I2COA3BITS EUSCI_B3_UCB3I2COA3bits absolute 0x40002C1A;

 typedef struct tagEUSCI_B3_UCB3ADDRXBITS {
  union {
    struct {
      unsigned ADDRX : 10;
      unsigned : 6;
    };
  };
} typeEUSCI_B3_UCB3ADDRXBITS;
sfr volatile typeEUSCI_B3_UCB3ADDRXBITS EUSCI_B3_UCB3ADDRXbits absolute 0x40002C1C;

 typedef struct tagEUSCI_B3_UCB3ADDMASKBITS {
  union {
    struct {
      unsigned ADDMASK : 10;
      unsigned : 6;
    };
  };
} typeEUSCI_B3_UCB3ADDMASKBITS;
sfr volatile typeEUSCI_B3_UCB3ADDMASKBITS EUSCI_B3_UCB3ADDMASKbits absolute 0x40002C1E;

 typedef struct tagEUSCI_B3_UCB3I2CSABITS {
  union {
    struct {
      unsigned I2CSA : 10;
      unsigned : 6;
    };
  };
} typeEUSCI_B3_UCB3I2CSABITS;
sfr volatile typeEUSCI_B3_UCB3I2CSABITS EUSCI_B3_UCB3I2CSAbits absolute 0x40002C20;

 typedef struct tagEUSCI_B3_UCB3IEBITS {
  union {
    struct {
      unsigned UCRXIE0 : 1;
      unsigned UCTXIE0 : 1;
      unsigned UCSTTIE : 1;
      unsigned UCSTPIE : 1;
      unsigned UCALIE : 1;
      unsigned UCNACKIE : 1;
      unsigned UCBCNTIE : 1;
      unsigned UCCLTOIE : 1;
      unsigned UCRXIE1 : 1;
      unsigned UCTXIE1 : 1;
      unsigned UCRXIE2 : 1;
      unsigned UCTXIE2 : 1;
      unsigned UCRXIE3 : 1;
      unsigned UCTXIE3 : 1;
      unsigned UCBIT9IE : 1;
      unsigned : 1;
    };
  };
} typeEUSCI_B3_UCB3IEBITS;
sfr volatile typeEUSCI_B3_UCB3IEBITS EUSCI_B3_UCB3IEbits absolute 0x40002C2A;

 typedef struct tagEUSCI_B3_UCB3IFGBITS {
  union {
    struct {
      unsigned UCRXIFG0 : 1;
      unsigned UCTXIFG0 : 1;
      unsigned UCSTTIFG : 1;
      unsigned UCSTPIFG : 1;
      unsigned UCALIFG : 1;
      unsigned UCNACKIFG : 1;
      unsigned UCBCNTIFG : 1;
      unsigned UCCLTOIFG : 1;
      unsigned UCRXIFG1 : 1;
      unsigned UCTXIFG1 : 1;
      unsigned UCRXIFG2 : 1;
      unsigned UCTXIFG2 : 1;
      unsigned UCRXIFG3 : 1;
      unsigned UCTXIFG3 : 1;
      unsigned UCBIT9IFG : 1;
      unsigned : 1;
    };
  };
} typeEUSCI_B3_UCB3IFGBITS;
sfr volatile typeEUSCI_B3_UCB3IFGBITS EUSCI_B3_UCB3IFGbits absolute 0x40002C2C;

 typedef struct tagREF_A_REFCTL0BITS {
  union {
    struct {
      unsigned REFON : 1;
      unsigned REFOUT : 1;
      unsigned : 1;
      unsigned REFTCOFF : 1;
      unsigned REFVSEL : 2;
      unsigned REFGENOT : 1;
      unsigned REFBGOT : 1;
      unsigned REFGENACT : 1;
      unsigned REFBGACT : 1;
      unsigned REFGENBUSY : 1;
      unsigned BGMODE : 1;
      unsigned REFGENRDY : 1;
      unsigned REFBGRDY : 1;
      unsigned : 2;
    };
  };
} typeREF_A_REFCTL0BITS;
sfr volatile typeREF_A_REFCTL0BITS REF_A_REFCTL0bits absolute 0x40003000;

 typedef struct tagCOMP_E0_CE0CTL0BITS {
  union {
    struct {
      unsigned CEIPSEL : 4;
      unsigned : 3;
      unsigned CEIPEN : 1;
      unsigned CEIMSEL : 4;
      unsigned : 3;
      unsigned CEIMEN : 1;
    };
  };
} typeCOMP_E0_CE0CTL0BITS;
sfr volatile typeCOMP_E0_CE0CTL0BITS COMP_E0_CE0CTL0bits absolute 0x40003400;

 typedef struct tagCOMP_E0_CE0CTL1BITS {
  union {
    struct {
      unsigned CEOUT : 1;
      unsigned CEOUTPOL : 1;
      unsigned CEF : 1;
      unsigned CEIES : 1;
      unsigned CESHORT : 1;
      unsigned CEEX : 1;
      unsigned CEFDLY : 2;
      unsigned CEPWRMD : 2;
      unsigned CEON : 1;
      unsigned CEMRVL : 1;
      unsigned CEMRVS : 1;
      unsigned : 3;
    };
  };
} typeCOMP_E0_CE0CTL1BITS;
sfr volatile typeCOMP_E0_CE0CTL1BITS COMP_E0_CE0CTL1bits absolute 0x40003402;

 typedef struct tagCOMP_E0_CE0CTL2BITS {
  union {
    struct {
      unsigned CEREF0 : 5;
      unsigned CERSEL : 1;
      unsigned CERS : 2;
      unsigned CEREF1 : 5;
      unsigned CEREFL : 2;
      unsigned CEREFACC : 1;
    };
  };
} typeCOMP_E0_CE0CTL2BITS;
sfr volatile typeCOMP_E0_CE0CTL2BITS COMP_E0_CE0CTL2bits absolute 0x40003404;

 typedef struct tagCOMP_E0_CE0CTL3BITS {
  union {
    struct {
      unsigned CEPD0 : 1;
      unsigned CEPD1 : 1;
      unsigned CEPD2 : 1;
      unsigned CEPD3 : 1;
      unsigned CEPD4 : 1;
      unsigned CEPD5 : 1;
      unsigned CEPD6 : 1;
      unsigned CEPD7 : 1;
      unsigned CEPD8 : 1;
      unsigned CEPD9 : 1;
      unsigned CEPD10 : 1;
      unsigned CEPD11 : 1;
      unsigned CEPD12 : 1;
      unsigned CEPD13 : 1;
      unsigned CEPD14 : 1;
      unsigned CEPD15 : 1;
    };
  };
} typeCOMP_E0_CE0CTL3BITS;
sfr volatile typeCOMP_E0_CE0CTL3BITS COMP_E0_CE0CTL3bits absolute 0x40003406;

 typedef struct tagCOMP_E0_CE0INTBITS {
  union {
    struct {
      unsigned CEIFG : 1;
      unsigned CEIIFG : 1;
      unsigned : 2;
      unsigned CERDYIFG : 1;
      unsigned : 3;
      unsigned CEIE : 1;
      unsigned CEIIE : 1;
      unsigned : 2;
      unsigned CERDYIE : 1;
      unsigned : 3;
    };
  };
} typeCOMP_E0_CE0INTBITS;
sfr volatile typeCOMP_E0_CE0INTBITS COMP_E0_CE0INTbits absolute 0x4000340C;

 typedef struct tagCOMP_E0_CE0IVBITS {
  union {
    struct {
      unsigned CEIV : 16;
    };
  };
} typeCOMP_E0_CE0IVBITS;
sfr volatile typeCOMP_E0_CE0IVBITS COMP_E0_CE0IVbits absolute 0x4000340E;

 typedef struct tagCOMP_E1_CE1CTL0BITS {
  union {
    struct {
      unsigned CEIPSEL : 4;
      unsigned : 3;
      unsigned CEIPEN : 1;
      unsigned CEIMSEL : 4;
      unsigned : 3;
      unsigned CEIMEN : 1;
    };
  };
} typeCOMP_E1_CE1CTL0BITS;
sfr volatile typeCOMP_E1_CE1CTL0BITS COMP_E1_CE1CTL0bits absolute 0x40003800;

 typedef struct tagCOMP_E1_CE1CTL1BITS {
  union {
    struct {
      unsigned CEOUT : 1;
      unsigned CEOUTPOL : 1;
      unsigned CEF : 1;
      unsigned CEIES : 1;
      unsigned CESHORT : 1;
      unsigned CEEX : 1;
      unsigned CEFDLY : 2;
      unsigned CEPWRMD : 2;
      unsigned CEON : 1;
      unsigned CEMRVL : 1;
      unsigned CEMRVS : 1;
      unsigned : 3;
    };
  };
} typeCOMP_E1_CE1CTL1BITS;
sfr volatile typeCOMP_E1_CE1CTL1BITS COMP_E1_CE1CTL1bits absolute 0x40003802;

 typedef struct tagCOMP_E1_CE1CTL2BITS {
  union {
    struct {
      unsigned CEREF0 : 5;
      unsigned CERSEL : 1;
      unsigned CERS : 2;
      unsigned CEREF1 : 5;
      unsigned CEREFL : 2;
      unsigned CEREFACC : 1;
    };
  };
} typeCOMP_E1_CE1CTL2BITS;
sfr volatile typeCOMP_E1_CE1CTL2BITS COMP_E1_CE1CTL2bits absolute 0x40003804;

 typedef struct tagCOMP_E1_CE1CTL3BITS {
  union {
    struct {
      unsigned CEPD0 : 1;
      unsigned CEPD1 : 1;
      unsigned CEPD2 : 1;
      unsigned CEPD3 : 1;
      unsigned CEPD4 : 1;
      unsigned CEPD5 : 1;
      unsigned CEPD6 : 1;
      unsigned CEPD7 : 1;
      unsigned CEPD8 : 1;
      unsigned CEPD9 : 1;
      unsigned CEPD10 : 1;
      unsigned CEPD11 : 1;
      unsigned CEPD12 : 1;
      unsigned CEPD13 : 1;
      unsigned CEPD14 : 1;
      unsigned CEPD15 : 1;
    };
  };
} typeCOMP_E1_CE1CTL3BITS;
sfr volatile typeCOMP_E1_CE1CTL3BITS COMP_E1_CE1CTL3bits absolute 0x40003806;

 typedef struct tagCOMP_E1_CE1INTBITS {
  union {
    struct {
      unsigned CEIFG : 1;
      unsigned CEIIFG : 1;
      unsigned : 2;
      unsigned CERDYIFG : 1;
      unsigned : 3;
      unsigned CEIE : 1;
      unsigned CEIIE : 1;
      unsigned : 2;
      unsigned CERDYIE : 1;
      unsigned : 3;
    };
  };
} typeCOMP_E1_CE1INTBITS;
sfr volatile typeCOMP_E1_CE1INTBITS COMP_E1_CE1INTbits absolute 0x4000380C;

 typedef struct tagCOMP_E1_CE1IVBITS {
  union {
    struct {
      unsigned CEIV : 16;
    };
  };
} typeCOMP_E1_CE1IVBITS;
sfr volatile typeCOMP_E1_CE1IVBITS COMP_E1_CE1IVbits absolute 0x4000380E;

 typedef struct tagAES256_AESACTL0BITS {
  union {
    struct {
      unsigned AESOPx : 2;
      unsigned AESKLx : 2;
      unsigned : 1;
      unsigned AESCMx : 2;
      unsigned AESSWRST : 1;
      unsigned AESRDYIFG : 1;
      unsigned : 2;
      unsigned AESERRFG : 1;
      unsigned AESRDYIE : 1;
      unsigned : 2;
      unsigned AESCMEN : 1;
    };
  };
} typeAES256_AESACTL0BITS;
sfr volatile typeAES256_AESACTL0BITS AES256_AESACTL0bits absolute 0x40003C00;

 typedef struct tagAES256_AESACTL1BITS {
  union {
    struct {
      unsigned AESBLKCNTx : 8;
      unsigned : 8;
    };
  };
} typeAES256_AESACTL1BITS;
sfr volatile typeAES256_AESACTL1BITS AES256_AESACTL1bits absolute 0x40003C02;

 typedef struct tagAES256_AESASTATBITS {
  union {
    struct {
      unsigned AESBUSY : 1;
      unsigned AESKEYWR : 1;
      unsigned AESDINWR : 1;
      unsigned AESDOUTRD : 1;
      unsigned AESKEYCNTx : 4;
      unsigned AESDINCNTx : 4;
      unsigned AESDOUTCNTx : 4;
    };
  };
} typeAES256_AESASTATBITS;
sfr volatile typeAES256_AESASTATBITS AES256_AESASTATbits absolute 0x40003C04;

 typedef struct tagAES256_AESAKEYBITS {
  union {
    struct {
      unsigned AESKEY0x : 8;
      unsigned AESKEY1x : 8;
    };
  };
} typeAES256_AESAKEYBITS;
sfr volatile typeAES256_AESAKEYBITS AES256_AESAKEYbits absolute 0x40003C06;

 typedef struct tagAES256_AESADINBITS {
  union {
    struct {
      unsigned AESDIN0x : 8;
      unsigned AESDIN1x : 8;
    };
  };
} typeAES256_AESADINBITS;
sfr volatile typeAES256_AESADINBITS AES256_AESADINbits absolute 0x40003C08;

 typedef struct tagAES256_AESADOUTBITS {
  union {
    struct {
      unsigned AESDOUT0x : 8;
      unsigned AESDOUT1x : 8;
    };
  };
} typeAES256_AESADOUTBITS;
sfr volatile typeAES256_AESADOUTBITS AES256_AESADOUTbits absolute 0x40003C0A;

 typedef struct tagAES256_AESAXDINBITS {
  union {
    struct {
      unsigned AESXDIN0x : 8;
      unsigned AESXDIN1x : 8;
    };
  };
} typeAES256_AESAXDINBITS;
sfr volatile typeAES256_AESAXDINBITS AES256_AESAXDINbits absolute 0x40003C0C;

 typedef struct tagAES256_AESAXINBITS {
  union {
    struct {
      unsigned AESXIN0x : 8;
      unsigned AESXIN1x : 8;
    };
  };
} typeAES256_AESAXINBITS;
sfr volatile typeAES256_AESAXINBITS AES256_AESAXINbits absolute 0x40003C0E;

 typedef struct tagCRC32_CRC32DIBITS {
  union {
    struct {
      unsigned CRC32DI : 16;
    };
  };
} typeCRC32_CRC32DIBITS;
sfr volatile typeCRC32_CRC32DIBITS CRC32_CRC32DIbits absolute 0x40004000;

 typedef struct tagCRC32_CRC32DIRBBITS {
  union {
    struct {
      unsigned CRC32DIRB : 16;
    };
  };
} typeCRC32_CRC32DIRBBITS;
sfr volatile typeCRC32_CRC32DIRBBITS CRC32_CRC32DIRBbits absolute 0x40004004;

 typedef struct tagCRC32_CRC32INIRES_LOBITS {
  union {
    struct {
      unsigned CRC32INIRES_LO : 16;
    };
  };
} typeCRC32_CRC32INIRES_LOBITS;
sfr volatile typeCRC32_CRC32INIRES_LOBITS CRC32_CRC32INIRES_LObits absolute 0x40004008;

 typedef struct tagCRC32_CRC32INIRES_HIBITS {
  union {
    struct {
      unsigned CRC32INIRES_HI : 16;
    };
  };
} typeCRC32_CRC32INIRES_HIBITS;
sfr volatile typeCRC32_CRC32INIRES_HIBITS CRC32_CRC32INIRES_HIbits absolute 0x4000400A;

 typedef struct tagCRC32_CRC32RESR_LOBITS {
  union {
    struct {
      unsigned CRC32RESR_LO : 16;
    };
  };
} typeCRC32_CRC32RESR_LOBITS;
sfr volatile typeCRC32_CRC32RESR_LOBITS CRC32_CRC32RESR_LObits absolute 0x4000400C;

 typedef struct tagCRC32_CRC32RESR_HIBITS {
  union {
    struct {
      unsigned CRC32RESR_HI : 16;
    };
  };
} typeCRC32_CRC32RESR_HIBITS;
sfr volatile typeCRC32_CRC32RESR_HIBITS CRC32_CRC32RESR_HIbits absolute 0x4000400E;

 typedef struct tagCRC32_CRC16DIBITS {
  union {
    struct {
      unsigned CRC16DI : 16;
    };
  };
} typeCRC32_CRC16DIBITS;
sfr volatile typeCRC32_CRC16DIBITS CRC32_CRC16DIbits absolute 0x40004010;

 typedef struct tagCRC32_CRC16DIRBBITS {
  union {
    struct {
      unsigned CRC16DIRB : 16;
    };
  };
} typeCRC32_CRC16DIRBBITS;
sfr volatile typeCRC32_CRC16DIRBBITS CRC32_CRC16DIRBbits absolute 0x40004014;

 typedef struct tagCRC32_CRC16INIRESBITS {
  union {
    struct {
      unsigned CRC16INIRES : 16;
    };
  };
} typeCRC32_CRC16INIRESBITS;
sfr volatile typeCRC32_CRC16INIRESBITS CRC32_CRC16INIRESbits absolute 0x40004018;

 typedef struct tagCRC32_CRC16RESRBITS {
  union {
    struct {
      unsigned CRC16RESR : 16;
    };
  };
} typeCRC32_CRC16RESRBITS;
sfr volatile typeCRC32_CRC16RESRBITS CRC32_CRC16RESRbits absolute 0x4000401E;

 typedef struct tagRTC_C_RTCCTL0BITS {
  union {
    struct {
      unsigned RTCRDYIFG : 1;
      unsigned RTCAIFG : 1;
      unsigned RTCTEVIFG : 1;
      unsigned RTCOFIFG : 1;
      unsigned RTCRDYIE : 1;
      unsigned RTCAIE : 1;
      unsigned RTCTEVIE : 1;
      unsigned RTCOFIE : 1;
      unsigned RTCKEY : 8;
    };
  };
} typeRTC_C_RTCCTL0BITS;
sfr volatile typeRTC_C_RTCCTL0BITS RTC_C_RTCCTL0bits absolute 0x40004400;

 typedef struct tagRTC_C_RTCCTL13BITS {
  union {
    struct {
      unsigned RTCTEV : 2;
      unsigned RTCSSEL : 2;
      unsigned RTCRDY : 1;
      unsigned RTCMODE : 1;
      unsigned RTCHOLD : 1;
      unsigned RTCBCD : 1;
      unsigned RTCCALF : 2;
      unsigned : 6;
    };
  };
} typeRTC_C_RTCCTL13BITS;
sfr volatile typeRTC_C_RTCCTL13BITS RTC_C_RTCCTL13bits absolute 0x40004402;

 typedef struct tagRTC_C_RTCOCALBITS {
  union {
    struct {
      unsigned RTCOCAL : 8;
      unsigned : 7;
      unsigned RTCOCALS : 1;
    };
  };
} typeRTC_C_RTCOCALBITS;
sfr volatile typeRTC_C_RTCOCALBITS RTC_C_RTCOCALbits absolute 0x40004404;

 typedef struct tagRTC_C_RTCTCMPBITS {
  union {
    struct {
      unsigned RTCTCMP : 8;
      unsigned : 5;
      unsigned RTCTCOK : 1;
      unsigned RTCTCRDY : 1;
      unsigned RTCTCMPS : 1;
    };
  };
} typeRTC_C_RTCTCMPBITS;
sfr volatile typeRTC_C_RTCTCMPBITS RTC_C_RTCTCMPbits absolute 0x40004406;

 typedef struct tagRTC_C_RTCPS0CTLBITS {
  union {
    struct {
      unsigned RT0PSIFG : 1;
      unsigned RT0PSIE : 1;
      unsigned RT0IP : 3;
      unsigned : 11;
    };
  };
} typeRTC_C_RTCPS0CTLBITS;
sfr volatile typeRTC_C_RTCPS0CTLBITS RTC_C_RTCPS0CTLbits absolute 0x40004408;

 typedef struct tagRTC_C_RTCPS1CTLBITS {
  union {
    struct {
      unsigned RT1PSIFG : 1;
      unsigned RT1PSIE : 1;
      unsigned RT1IP : 3;
      unsigned : 11;
    };
  };
} typeRTC_C_RTCPS1CTLBITS;
sfr volatile typeRTC_C_RTCPS1CTLBITS RTC_C_RTCPS1CTLbits absolute 0x4000440A;

 typedef struct tagRTC_C_RTCPSBITS {
  union {
    struct {
      unsigned RT0PS : 8;
      unsigned RT1PS : 8;
    };
  };
} typeRTC_C_RTCPSBITS;
sfr volatile typeRTC_C_RTCPSBITS RTC_C_RTCPSbits absolute 0x4000440C;

 typedef struct tagRTC_C_RTCIVBITS {
  union {
    struct {
      unsigned RTCIV : 16;
    };
  };
} typeRTC_C_RTCIVBITS;
sfr volatile typeRTC_C_RTCIVBITS RTC_C_RTCIVbits absolute 0x4000440E;

 typedef struct tagRTC_C_RTCTIM0BITS {
  union {
    struct {
      unsigned Seconds : 6;
      unsigned : 2;
      unsigned Minutes : 6;
      unsigned : 2;
    };
  };
} typeRTC_C_RTCTIM0BITS;
sfr volatile typeRTC_C_RTCTIM0BITS RTC_C_RTCTIM0bits absolute 0x40004410;

 typedef struct tagRTC_C_RTCTIM1BITS {
  union {
    struct {
      unsigned Hours : 5;
      unsigned : 3;
      unsigned DayofWeek : 3;
      unsigned : 5;
    };
  };
} typeRTC_C_RTCTIM1BITS;
sfr volatile typeRTC_C_RTCTIM1BITS RTC_C_RTCTIM1bits absolute 0x40004412;

 typedef struct tagRTC_C_RTCDATEBITS {
  union {
    struct {
      unsigned Day : 5;
      unsigned : 3;
      unsigned Month : 4;
      unsigned : 4;
    };
  };
} typeRTC_C_RTCDATEBITS;
sfr volatile typeRTC_C_RTCDATEBITS RTC_C_RTCDATEbits absolute 0x40004414;

 typedef struct tagRTC_C_RTCYEARBITS {
  union {
    struct {
      unsigned YearLowByte : 8;
      unsigned YearHighByte : 4;
      unsigned : 4;
    };
  };
} typeRTC_C_RTCYEARBITS;
sfr volatile typeRTC_C_RTCYEARBITS RTC_C_RTCYEARbits absolute 0x40004416;

 typedef struct tagRTC_C_RTCAMINHRBITS {
  union {
    struct {
      unsigned Minutes : 6;
      unsigned : 1;
      unsigned MINAE : 1;
      unsigned Hours : 5;
      unsigned : 2;
      unsigned HOURAE : 1;
    };
  };
} typeRTC_C_RTCAMINHRBITS;
sfr volatile typeRTC_C_RTCAMINHRBITS RTC_C_RTCAMINHRbits absolute 0x40004418;

 typedef struct tagRTC_C_RTCADOWDAYBITS {
  union {
    struct {
      unsigned DayofWeek : 3;
      unsigned : 4;
      unsigned DOWAE : 1;
      unsigned DayofMonth : 5;
      unsigned : 2;
      unsigned DAYAE : 1;
    };
  };
} typeRTC_C_RTCADOWDAYBITS;
sfr volatile typeRTC_C_RTCADOWDAYBITS RTC_C_RTCADOWDAYbits absolute 0x4000441A;

 typedef struct tagRTC_C_RTCBIN2BCDBITS {
  union {
    struct {
      unsigned BIN2BCD : 16;
    };
  };
} typeRTC_C_RTCBIN2BCDBITS;
sfr volatile typeRTC_C_RTCBIN2BCDBITS RTC_C_RTCBIN2BCDbits absolute 0x4000441C;

 typedef struct tagRTC_C_RTCBCD2BINBITS {
  union {
    struct {
      unsigned BCD2BIN : 16;
    };
  };
} typeRTC_C_RTCBCD2BINBITS;
sfr volatile typeRTC_C_RTCBCD2BINBITS RTC_C_RTCBCD2BINbits absolute 0x4000441E;

 typedef struct tagWDT_A_WDTCTLBITS {
  union {
    struct {
      unsigned WDTIS : 3;
      unsigned WDTCNTCL : 1;
      unsigned WDTTMSEL : 1;
      unsigned WDTSSEL : 2;
      unsigned WDTHOLD : 1;
      unsigned WDTPW : 8;
    };
  };
} typeWDT_A_WDTCTLBITS;
sfr volatile typeWDT_A_WDTCTLBITS WDT_A_WDTCTLbits absolute 0x4000480C;

 typedef struct tagDIO_PAINBITS {
  union {
    struct {
      unsigned P1IN : 8;
      unsigned P2IN : 8;
    };
  };
} typeDIO_PAINBITS;
sfr volatile typeDIO_PAINBITS DIO_PAINbits absolute 0x40004C00;

 typedef struct tagDIO_PAOUTBITS {
  union {
    struct {
      unsigned P1OUT : 8;
      unsigned P2OUT : 8;
    };
  };
} typeDIO_PAOUTBITS;
sfr volatile typeDIO_PAOUTBITS DIO_PAOUTbits absolute 0x40004C02;

 typedef struct tagDIO_PADIRBITS {
  union {
    struct {
      unsigned P1DIR : 8;
      unsigned P2DIR : 8;
    };
  };
} typeDIO_PADIRBITS;
sfr volatile typeDIO_PADIRBITS DIO_PADIRbits absolute 0x40004C04;

 typedef struct tagDIO_PARENBITS {
  union {
    struct {
      unsigned P1REN : 8;
      unsigned P2REN : 8;
    };
  };
} typeDIO_PARENBITS;
sfr volatile typeDIO_PARENBITS DIO_PARENbits absolute 0x40004C06;

 typedef struct tagDIO_PADSBITS {
  union {
    struct {
      unsigned P1DS : 8;
      unsigned P2DS : 8;
    };
  };
} typeDIO_PADSBITS;
sfr volatile typeDIO_PADSBITS DIO_PADSbits absolute 0x40004C08;

 typedef struct tagDIO_PASEL0BITS {
  union {
    struct {
      unsigned P1SEL0 : 8;
      unsigned P2SEL0 : 8;
    };
  };
} typeDIO_PASEL0BITS;
sfr volatile typeDIO_PASEL0BITS DIO_PASEL0bits absolute 0x40004C0A;

 typedef struct tagDIO_PASEL1BITS {
  union {
    struct {
      unsigned P1SEL1 : 8;
      unsigned P2SEL1 : 8;
    };
  };
} typeDIO_PASEL1BITS;
sfr volatile typeDIO_PASEL1BITS DIO_PASEL1bits absolute 0x40004C0C;

 typedef struct tagDIO_P1IVBITS {
  union {
    struct {
      unsigned P1IV : 5;
      unsigned : 11;
    };
  };
} typeDIO_P1IVBITS;
sfr volatile typeDIO_P1IVBITS DIO_P1IVbits absolute 0x40004C0E;

 typedef struct tagDIO_PASELCBITS {
  union {
    struct {
      unsigned P1SELC : 8;
      unsigned P2SELC : 8;
    };
  };
} typeDIO_PASELCBITS;
sfr volatile typeDIO_PASELCBITS DIO_PASELCbits absolute 0x40004C16;

 typedef struct tagDIO_PAIESBITS {
  union {
    struct {
      unsigned P1IES : 8;
      unsigned P2IES : 8;
    };
  };
} typeDIO_PAIESBITS;
sfr volatile typeDIO_PAIESBITS DIO_PAIESbits absolute 0x40004C18;

 typedef struct tagDIO_PAIEBITS {
  union {
    struct {
      unsigned P1IE : 8;
      unsigned P2IE : 8;
    };
  };
} typeDIO_PAIEBITS;
sfr volatile typeDIO_PAIEBITS DIO_PAIEbits absolute 0x40004C1A;

 typedef struct tagDIO_PAIFGBITS {
  union {
    struct {
      unsigned P1IFG : 8;
      unsigned P2IFG : 8;
    };
  };
} typeDIO_PAIFGBITS;
sfr volatile typeDIO_PAIFGBITS DIO_PAIFGbits absolute 0x40004C1C;

 typedef struct tagDIO_P2IVBITS {
  union {
    struct {
      unsigned P2IV : 5;
      unsigned : 11;
    };
  };
} typeDIO_P2IVBITS;
sfr volatile typeDIO_P2IVBITS DIO_P2IVbits absolute 0x40004C1E;

 typedef struct tagDIO_PBINBITS {
  union {
    struct {
      unsigned P3IN : 8;
      unsigned P4IN : 8;
    };
  };
} typeDIO_PBINBITS;
sfr volatile typeDIO_PBINBITS DIO_PBINbits absolute 0x40004C20;

 typedef struct tagDIO_PBOUTBITS {
  union {
    struct {
      unsigned P3OUT : 8;
      unsigned P4OUT : 8;
    };
  };
} typeDIO_PBOUTBITS;
sfr volatile typeDIO_PBOUTBITS DIO_PBOUTbits absolute 0x40004C22;

 typedef struct tagDIO_PBDIRBITS {
  union {
    struct {
      unsigned P3DIR : 8;
      unsigned P4DIR : 8;
    };
  };
} typeDIO_PBDIRBITS;
sfr volatile typeDIO_PBDIRBITS DIO_PBDIRbits absolute 0x40004C24;

 typedef struct tagDIO_PBRENBITS {
  union {
    struct {
      unsigned P3REN : 8;
      unsigned P4REN : 8;
    };
  };
} typeDIO_PBRENBITS;
sfr volatile typeDIO_PBRENBITS DIO_PBRENbits absolute 0x40004C26;

 typedef struct tagDIO_PBDSBITS {
  union {
    struct {
      unsigned P3DS : 8;
      unsigned P4DS : 8;
    };
  };
} typeDIO_PBDSBITS;
sfr volatile typeDIO_PBDSBITS DIO_PBDSbits absolute 0x40004C28;

 typedef struct tagDIO_PBSEL0BITS {
  union {
    struct {
      unsigned P3SEL0 : 8;
      unsigned P4SEL0 : 8;
    };
  };
} typeDIO_PBSEL0BITS;
sfr volatile typeDIO_PBSEL0BITS DIO_PBSEL0bits absolute 0x40004C2A;

 typedef struct tagDIO_PBSEL1BITS {
  union {
    struct {
      unsigned P3SEL1 : 8;
      unsigned P4SEL1 : 8;
    };
  };
} typeDIO_PBSEL1BITS;
sfr volatile typeDIO_PBSEL1BITS DIO_PBSEL1bits absolute 0x40004C2C;

 typedef struct tagDIO_P3IVBITS {
  union {
    struct {
      unsigned P3IV : 5;
      unsigned : 11;
    };
  };
} typeDIO_P3IVBITS;
sfr volatile typeDIO_P3IVBITS DIO_P3IVbits absolute 0x40004C2E;

 typedef struct tagDIO_PBSELCBITS {
  union {
    struct {
      unsigned P3SELC : 8;
      unsigned P4SELC : 8;
    };
  };
} typeDIO_PBSELCBITS;
sfr volatile typeDIO_PBSELCBITS DIO_PBSELCbits absolute 0x40004C36;

 typedef struct tagDIO_PBIESBITS {
  union {
    struct {
      unsigned P3IES : 8;
      unsigned P4IES : 8;
    };
  };
} typeDIO_PBIESBITS;
sfr volatile typeDIO_PBIESBITS DIO_PBIESbits absolute 0x40004C38;

 typedef struct tagDIO_PBIEBITS {
  union {
    struct {
      unsigned P3IE : 8;
      unsigned P4IE : 8;
    };
  };
} typeDIO_PBIEBITS;
sfr volatile typeDIO_PBIEBITS DIO_PBIEbits absolute 0x40004C3A;

 typedef struct tagDIO_PBIFGBITS {
  union {
    struct {
      unsigned P3IFG : 8;
      unsigned P4IFG : 8;
    };
  };
} typeDIO_PBIFGBITS;
sfr volatile typeDIO_PBIFGBITS DIO_PBIFGbits absolute 0x40004C3C;

 typedef struct tagDIO_P4IVBITS {
  union {
    struct {
      unsigned P4IV : 5;
      unsigned : 11;
    };
  };
} typeDIO_P4IVBITS;
sfr volatile typeDIO_P4IVBITS DIO_P4IVbits absolute 0x40004C3E;

 typedef struct tagDIO_PCINBITS {
  union {
    struct {
      unsigned P5IN : 8;
      unsigned P6IN : 8;
    };
  };
} typeDIO_PCINBITS;
sfr volatile typeDIO_PCINBITS DIO_PCINbits absolute 0x40004C40;

 typedef struct tagDIO_PCOUTBITS {
  union {
    struct {
      unsigned P5OUT : 8;
      unsigned P6OUT : 8;
    };
  };
} typeDIO_PCOUTBITS;
sfr volatile typeDIO_PCOUTBITS DIO_PCOUTbits absolute 0x40004C42;

 typedef struct tagDIO_PCDIRBITS {
  union {
    struct {
      unsigned P5DIR : 8;
      unsigned P6DIR : 8;
    };
  };
} typeDIO_PCDIRBITS;
sfr volatile typeDIO_PCDIRBITS DIO_PCDIRbits absolute 0x40004C44;

 typedef struct tagDIO_PCRENBITS {
  union {
    struct {
      unsigned P5REN : 8;
      unsigned P6REN : 8;
    };
  };
} typeDIO_PCRENBITS;
sfr volatile typeDIO_PCRENBITS DIO_PCRENbits absolute 0x40004C46;

 typedef struct tagDIO_PCDSBITS {
  union {
    struct {
      unsigned P5DS : 8;
      unsigned P6DS : 8;
    };
  };
} typeDIO_PCDSBITS;
sfr volatile typeDIO_PCDSBITS DIO_PCDSbits absolute 0x40004C48;

 typedef struct tagDIO_PCSEL0BITS {
  union {
    struct {
      unsigned P5SEL0 : 8;
      unsigned P6SEL0 : 8;
    };
  };
} typeDIO_PCSEL0BITS;
sfr volatile typeDIO_PCSEL0BITS DIO_PCSEL0bits absolute 0x40004C4A;

 typedef struct tagDIO_PCSEL1BITS {
  union {
    struct {
      unsigned P5SEL1 : 8;
      unsigned P6SEL1 : 8;
    };
  };
} typeDIO_PCSEL1BITS;
sfr volatile typeDIO_PCSEL1BITS DIO_PCSEL1bits absolute 0x40004C4C;

 typedef struct tagDIO_P5IVBITS {
  union {
    struct {
      unsigned P5IV : 5;
      unsigned : 11;
    };
  };
} typeDIO_P5IVBITS;
sfr volatile typeDIO_P5IVBITS DIO_P5IVbits absolute 0x40004C4E;

 typedef struct tagDIO_PCSELCBITS {
  union {
    struct {
      unsigned P5SELC : 8;
      unsigned P6SELC : 8;
    };
  };
} typeDIO_PCSELCBITS;
sfr volatile typeDIO_PCSELCBITS DIO_PCSELCbits absolute 0x40004C56;

 typedef struct tagDIO_PCIESBITS {
  union {
    struct {
      unsigned P5IES : 8;
      unsigned P6IES : 8;
    };
  };
} typeDIO_PCIESBITS;
sfr volatile typeDIO_PCIESBITS DIO_PCIESbits absolute 0x40004C58;

 typedef struct tagDIO_PCIEBITS {
  union {
    struct {
      unsigned P5IE : 8;
      unsigned P6IE : 8;
    };
  };
} typeDIO_PCIEBITS;
sfr volatile typeDIO_PCIEBITS DIO_PCIEbits absolute 0x40004C5A;

 typedef struct tagDIO_PCIFGBITS {
  union {
    struct {
      unsigned P5IFG : 8;
      unsigned P6IFG : 8;
    };
  };
} typeDIO_PCIFGBITS;
sfr volatile typeDIO_PCIFGBITS DIO_PCIFGbits absolute 0x40004C5C;

 typedef struct tagDIO_P6IVBITS {
  union {
    struct {
      unsigned P6IV : 5;
      unsigned : 11;
    };
  };
} typeDIO_P6IVBITS;
sfr volatile typeDIO_P6IVBITS DIO_P6IVbits absolute 0x40004C5E;

 typedef struct tagDIO_PDINBITS {
  union {
    struct {
      unsigned P7IN : 8;
      unsigned P8IN : 8;
    };
  };
} typeDIO_PDINBITS;
sfr volatile typeDIO_PDINBITS DIO_PDINbits absolute 0x40004C60;

 typedef struct tagDIO_PDOUTBITS {
  union {
    struct {
      unsigned P7OUT : 8;
      unsigned P8OUT : 8;
    };
  };
} typeDIO_PDOUTBITS;
sfr volatile typeDIO_PDOUTBITS DIO_PDOUTbits absolute 0x40004C62;

 typedef struct tagDIO_PDDIRBITS {
  union {
    struct {
      unsigned P7DIR : 8;
      unsigned P8DIR : 8;
    };
  };
} typeDIO_PDDIRBITS;
sfr volatile typeDIO_PDDIRBITS DIO_PDDIRbits absolute 0x40004C64;

 typedef struct tagDIO_PDRENBITS {
  union {
    struct {
      unsigned P7REN : 8;
      unsigned P8REN : 8;
    };
  };
} typeDIO_PDRENBITS;
sfr volatile typeDIO_PDRENBITS DIO_PDRENbits absolute 0x40004C66;

 typedef struct tagDIO_PDDSBITS {
  union {
    struct {
      unsigned P7DS : 8;
      unsigned P8DS : 8;
    };
  };
} typeDIO_PDDSBITS;
sfr volatile typeDIO_PDDSBITS DIO_PDDSbits absolute 0x40004C68;

 typedef struct tagDIO_PDSEL0BITS {
  union {
    struct {
      unsigned P7SEL0 : 8;
      unsigned P8SEL0 : 8;
    };
  };
} typeDIO_PDSEL0BITS;
sfr volatile typeDIO_PDSEL0BITS DIO_PDSEL0bits absolute 0x40004C6A;

 typedef struct tagDIO_PDSEL1BITS {
  union {
    struct {
      unsigned P7SEL1 : 8;
      unsigned P8SEL1 : 8;
    };
  };
} typeDIO_PDSEL1BITS;
sfr volatile typeDIO_PDSEL1BITS DIO_PDSEL1bits absolute 0x40004C6C;

 typedef struct tagDIO_P7IVBITS {
  union {
    struct {
      unsigned P7IV : 5;
      unsigned : 11;
    };
  };
} typeDIO_P7IVBITS;
sfr volatile typeDIO_P7IVBITS DIO_P7IVbits absolute 0x40004C6E;

 typedef struct tagDIO_PDSELCBITS {
  union {
    struct {
      unsigned P7SELC : 8;
      unsigned P8SELC : 8;
    };
  };
} typeDIO_PDSELCBITS;
sfr volatile typeDIO_PDSELCBITS DIO_PDSELCbits absolute 0x40004C76;

 typedef struct tagDIO_PDIESBITS {
  union {
    struct {
      unsigned P7IES : 8;
      unsigned P8IES : 8;
    };
  };
} typeDIO_PDIESBITS;
sfr volatile typeDIO_PDIESBITS DIO_PDIESbits absolute 0x40004C78;

 typedef struct tagDIO_PDIEBITS {
  union {
    struct {
      unsigned P7IE : 8;
      unsigned P8IE : 8;
    };
  };
} typeDIO_PDIEBITS;
sfr volatile typeDIO_PDIEBITS DIO_PDIEbits absolute 0x40004C7A;

 typedef struct tagDIO_PDIFGBITS {
  union {
    struct {
      unsigned P7IFG : 8;
      unsigned P8IFG : 8;
    };
  };
} typeDIO_PDIFGBITS;
sfr volatile typeDIO_PDIFGBITS DIO_PDIFGbits absolute 0x40004C7C;

 typedef struct tagDIO_P8IVBITS {
  union {
    struct {
      unsigned P8IV : 5;
      unsigned : 11;
    };
  };
} typeDIO_P8IVBITS;
sfr volatile typeDIO_P8IVBITS DIO_P8IVbits absolute 0x40004C7E;

 typedef struct tagDIO_PEINBITS {
  union {
    struct {
      unsigned P9IN : 8;
      unsigned P10IN : 8;
    };
  };
} typeDIO_PEINBITS;
sfr volatile typeDIO_PEINBITS DIO_PEINbits absolute 0x40004C80;

 typedef struct tagDIO_PEOUTBITS {
  union {
    struct {
      unsigned P9OUT : 8;
      unsigned P10OUT : 8;
    };
  };
} typeDIO_PEOUTBITS;
sfr volatile typeDIO_PEOUTBITS DIO_PEOUTbits absolute 0x40004C82;

 typedef struct tagDIO_PEDIRBITS {
  union {
    struct {
      unsigned P9DIR : 8;
      unsigned P10DIR : 8;
    };
  };
} typeDIO_PEDIRBITS;
sfr volatile typeDIO_PEDIRBITS DIO_PEDIRbits absolute 0x40004C84;

 typedef struct tagDIO_PERENBITS {
  union {
    struct {
      unsigned P9REN : 8;
      unsigned P10REN : 8;
    };
  };
} typeDIO_PERENBITS;
sfr volatile typeDIO_PERENBITS DIO_PERENbits absolute 0x40004C86;

 typedef struct tagDIO_PEDSBITS {
  union {
    struct {
      unsigned P9DS : 8;
      unsigned P10DS : 8;
    };
  };
} typeDIO_PEDSBITS;
sfr volatile typeDIO_PEDSBITS DIO_PEDSbits absolute 0x40004C88;

 typedef struct tagDIO_PESEL0BITS {
  union {
    struct {
      unsigned P9SEL0 : 8;
      unsigned P10SEL0 : 8;
    };
  };
} typeDIO_PESEL0BITS;
sfr volatile typeDIO_PESEL0BITS DIO_PESEL0bits absolute 0x40004C8A;

 typedef struct tagDIO_PESEL1BITS {
  union {
    struct {
      unsigned P9SEL1 : 8;
      unsigned P10SEL1 : 8;
    };
  };
} typeDIO_PESEL1BITS;
sfr volatile typeDIO_PESEL1BITS DIO_PESEL1bits absolute 0x40004C8C;

 typedef struct tagDIO_P9IVBITS {
  union {
    struct {
      unsigned P9IV : 5;
      unsigned : 11;
    };
  };
} typeDIO_P9IVBITS;
sfr volatile typeDIO_P9IVBITS DIO_P9IVbits absolute 0x40004C8E;

 typedef struct tagDIO_PESELCBITS {
  union {
    struct {
      unsigned P9SELC : 8;
      unsigned P10SELC : 8;
    };
  };
} typeDIO_PESELCBITS;
sfr volatile typeDIO_PESELCBITS DIO_PESELCbits absolute 0x40004C96;

 typedef struct tagDIO_PEIESBITS {
  union {
    struct {
      unsigned P9IES : 8;
      unsigned P10IES : 8;
    };
  };
} typeDIO_PEIESBITS;
sfr volatile typeDIO_PEIESBITS DIO_PEIESbits absolute 0x40004C98;

 typedef struct tagDIO_PEIEBITS {
  union {
    struct {
      unsigned P9IE : 8;
      unsigned P10IE : 8;
    };
  };
} typeDIO_PEIEBITS;
sfr volatile typeDIO_PEIEBITS DIO_PEIEbits absolute 0x40004C9A;

 typedef struct tagDIO_PEIFGBITS {
  union {
    struct {
      unsigned P9IFG : 8;
      unsigned P10IFG : 8;
    };
  };
} typeDIO_PEIFGBITS;
sfr volatile typeDIO_PEIFGBITS DIO_PEIFGbits absolute 0x40004C9C;

 typedef struct tagDIO_P10IVBITS {
  union {
    struct {
      unsigned P10IV : 5;
      unsigned : 11;
    };
  };
} typeDIO_P10IVBITS;
sfr volatile typeDIO_P10IVBITS DIO_P10IVbits absolute 0x40004C9E;

 typedef struct tagDIO_PJINBITS {
  union {
    struct {
      unsigned PJIN : 16;
    };
  };
} typeDIO_PJINBITS;
sfr volatile typeDIO_PJINBITS DIO_PJINbits absolute 0x40004D20;

 typedef struct tagDIO_PJOUTBITS {
  union {
    struct {
      unsigned PJOUT : 16;
    };
  };
} typeDIO_PJOUTBITS;
sfr volatile typeDIO_PJOUTBITS DIO_PJOUTbits absolute 0x40004D22;

 typedef struct tagDIO_PJDIRBITS {
  union {
    struct {
      unsigned PJDIR : 16;
    };
  };
} typeDIO_PJDIRBITS;
sfr volatile typeDIO_PJDIRBITS DIO_PJDIRbits absolute 0x40004D24;

 typedef struct tagDIO_PJRENBITS {
  union {
    struct {
      unsigned PJREN : 16;
    };
  };
} typeDIO_PJRENBITS;
sfr volatile typeDIO_PJRENBITS DIO_PJRENbits absolute 0x40004D26;

 typedef struct tagDIO_PJDSBITS {
  union {
    struct {
      unsigned PJDS : 16;
    };
  };
} typeDIO_PJDSBITS;
sfr volatile typeDIO_PJDSBITS DIO_PJDSbits absolute 0x40004D28;

 typedef struct tagDIO_PJSEL0BITS {
  union {
    struct {
      unsigned PJSEL0 : 16;
    };
  };
} typeDIO_PJSEL0BITS;
sfr volatile typeDIO_PJSEL0BITS DIO_PJSEL0bits absolute 0x40004D2A;

 typedef struct tagDIO_PJSEL1BITS {
  union {
    struct {
      unsigned PJSEL1 : 16;
    };
  };
} typeDIO_PJSEL1BITS;
sfr volatile typeDIO_PJSEL1BITS DIO_PJSEL1bits absolute 0x40004D2C;

 typedef struct tagDIO_PJSELCBITS {
  union {
    struct {
      unsigned PJSELC : 16;
    };
  };
} typeDIO_PJSELCBITS;
sfr volatile typeDIO_PJSELCBITS DIO_PJSELCbits absolute 0x40004D36;

 typedef struct tagPMAP_PMAPKEYIDBITS {
  union {
    struct {
      unsigned PMAPKEY : 16;
    };
  };
} typePMAP_PMAPKEYIDBITS;
sfr volatile typePMAP_PMAPKEYIDBITS PMAP_PMAPKEYIDbits absolute 0x40005000;

 typedef struct tagPMAP_PMAPCTLBITS {
  union {
    struct {
      unsigned PMAPLOCKED : 1;
      unsigned PMAPRECFG : 1;
      unsigned : 14;
    };
  };
} typePMAP_PMAPCTLBITS;
sfr volatile typePMAP_PMAPCTLBITS PMAP_PMAPCTLbits absolute 0x40005002;

 typedef struct tagPMAP_P1MAP01BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P1MAP01BITS;
sfr volatile typePMAP_P1MAP01BITS PMAP_P1MAP01bits absolute 0x40005008;

 typedef struct tagPMAP_P1MAP23BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P1MAP23BITS;
sfr volatile typePMAP_P1MAP23BITS PMAP_P1MAP23bits absolute 0x4000500A;

 typedef struct tagPMAP_P1MAP45BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P1MAP45BITS;
sfr volatile typePMAP_P1MAP45BITS PMAP_P1MAP45bits absolute 0x4000500C;

 typedef struct tagPMAP_P1MAP67BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P1MAP67BITS;
sfr volatile typePMAP_P1MAP67BITS PMAP_P1MAP67bits absolute 0x4000500E;

 typedef struct tagPMAP_P2MAP01BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P2MAP01BITS;
sfr volatile typePMAP_P2MAP01BITS PMAP_P2MAP01bits absolute 0x40005010;

 typedef struct tagPMAP_P2MAP23BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P2MAP23BITS;
sfr volatile typePMAP_P2MAP23BITS PMAP_P2MAP23bits absolute 0x40005012;

 typedef struct tagPMAP_P2MAP45BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P2MAP45BITS;
sfr volatile typePMAP_P2MAP45BITS PMAP_P2MAP45bits absolute 0x40005014;

 typedef struct tagPMAP_P2MAP67BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P2MAP67BITS;
sfr volatile typePMAP_P2MAP67BITS PMAP_P2MAP67bits absolute 0x40005016;

 typedef struct tagPMAP_P3MAP01BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P3MAP01BITS;
sfr volatile typePMAP_P3MAP01BITS PMAP_P3MAP01bits absolute 0x40005018;

 typedef struct tagPMAP_P3MAP23BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P3MAP23BITS;
sfr volatile typePMAP_P3MAP23BITS PMAP_P3MAP23bits absolute 0x4000501A;

 typedef struct tagPMAP_P3MAP45BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P3MAP45BITS;
sfr volatile typePMAP_P3MAP45BITS PMAP_P3MAP45bits absolute 0x4000501C;

 typedef struct tagPMAP_P3MAP67BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P3MAP67BITS;
sfr volatile typePMAP_P3MAP67BITS PMAP_P3MAP67bits absolute 0x4000501E;

 typedef struct tagPMAP_P4MAP01BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P4MAP01BITS;
sfr volatile typePMAP_P4MAP01BITS PMAP_P4MAP01bits absolute 0x40005020;

 typedef struct tagPMAP_P4MAP23BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P4MAP23BITS;
sfr volatile typePMAP_P4MAP23BITS PMAP_P4MAP23bits absolute 0x40005022;

 typedef struct tagPMAP_P4MAP45BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P4MAP45BITS;
sfr volatile typePMAP_P4MAP45BITS PMAP_P4MAP45bits absolute 0x40005024;

 typedef struct tagPMAP_P4MAP67BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P4MAP67BITS;
sfr volatile typePMAP_P4MAP67BITS PMAP_P4MAP67bits absolute 0x40005026;

 typedef struct tagPMAP_P5MAP01BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P5MAP01BITS;
sfr volatile typePMAP_P5MAP01BITS PMAP_P5MAP01bits absolute 0x40005028;

 typedef struct tagPMAP_P5MAP23BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P5MAP23BITS;
sfr volatile typePMAP_P5MAP23BITS PMAP_P5MAP23bits absolute 0x4000502A;

 typedef struct tagPMAP_P5MAP45BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P5MAP45BITS;
sfr volatile typePMAP_P5MAP45BITS PMAP_P5MAP45bits absolute 0x4000502C;

 typedef struct tagPMAP_P5MAP67BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P5MAP67BITS;
sfr volatile typePMAP_P5MAP67BITS PMAP_P5MAP67bits absolute 0x4000502E;

 typedef struct tagPMAP_P6MAP01BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P6MAP01BITS;
sfr volatile typePMAP_P6MAP01BITS PMAP_P6MAP01bits absolute 0x40005030;

 typedef struct tagPMAP_P6MAP23BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P6MAP23BITS;
sfr volatile typePMAP_P6MAP23BITS PMAP_P6MAP23bits absolute 0x40005032;

 typedef struct tagPMAP_P6MAP45BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P6MAP45BITS;
sfr volatile typePMAP_P6MAP45BITS PMAP_P6MAP45bits absolute 0x40005034;

 typedef struct tagPMAP_P6MAP67BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P6MAP67BITS;
sfr volatile typePMAP_P6MAP67BITS PMAP_P6MAP67bits absolute 0x40005036;

 typedef struct tagPMAP_P7MAP01BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P7MAP01BITS;
sfr volatile typePMAP_P7MAP01BITS PMAP_P7MAP01bits absolute 0x40005038;

 typedef struct tagPMAP_P7MAP23BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P7MAP23BITS;
sfr volatile typePMAP_P7MAP23BITS PMAP_P7MAP23bits absolute 0x4000503A;

 typedef struct tagPMAP_P7MAP45BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P7MAP45BITS;
sfr volatile typePMAP_P7MAP45BITS PMAP_P7MAP45bits absolute 0x4000503C;

 typedef struct tagPMAP_P7MAP67BITS {
  union {
    struct {
      unsigned PMAPx : 16;
    };
  };
} typePMAP_P7MAP67BITS;
sfr volatile typePMAP_P7MAP67BITS PMAP_P7MAP67bits absolute 0x4000503E;

 typedef struct tagCAPTIO0_CAPTIO0CTLBITS {
  union {
    struct {
      unsigned : 1;
      unsigned CAPTIOPISEL0 : 3;
      unsigned CAPTIOPOSEL0 : 4;
      unsigned CAPTIOEN : 1;
      unsigned CAPTIOSTATE : 1;
      unsigned : 6;
    };
  };
} typeCAPTIO0_CAPTIO0CTLBITS;
sfr volatile typeCAPTIO0_CAPTIO0CTLBITS CAPTIO0_CAPTIO0CTLbits absolute 0x4000540E;

 typedef struct tagCAPTIO1_CAPTIO1CTLBITS {
  union {
    struct {
      unsigned : 1;
      unsigned CAPTIOPISEL1 : 3;
      unsigned CAPTIOPOSEL1 : 4;
      unsigned CAPTIOEN : 1;
      unsigned CAPTIOSTATE : 1;
      unsigned : 6;
    };
  };
} typeCAPTIO1_CAPTIO1CTLBITS;
sfr volatile typeCAPTIO1_CAPTIO1CTLBITS CAPTIO1_CAPTIO1CTLbits absolute 0x4000580E;

 typedef struct tagTIMER32_T32LOAD1BITS {
  union {
    struct {
      unsigned LOAD : 32;
    };
  };
} typeTIMER32_T32LOAD1BITS;
sfr volatile typeTIMER32_T32LOAD1BITS TIMER32_T32LOAD1bits absolute 0x4000C000;

 typedef struct tagTIMER32_T32VALUE1BITS {
  union {
    struct {
      unsigned VALUE : 32;
    };
  };
} typeTIMER32_T32VALUE1BITS;
sfr volatile typeTIMER32_T32VALUE1BITS TIMER32_T32VALUE1bits absolute 0x4000C004;

 typedef struct tagTIMER32_T32CONTROL1BITS {
  union {
    struct {
      unsigned ONESHOT : 1;
      unsigned SIZE : 1;
      unsigned PRESCALE : 2;
      unsigned Reserved_2 : 1;
      unsigned IE : 1;
      unsigned MODE : 1;
      unsigned ENABLE_ : 1;
      unsigned Reserved_1 : 24;
    };
  };
} typeTIMER32_T32CONTROL1BITS;
sfr volatile typeTIMER32_T32CONTROL1BITS TIMER32_T32CONTROL1bits absolute 0x4000C008;

 typedef struct tagTIMER32_T32INTCLR1BITS {
  union {
    struct {
      unsigned INTCLR : 32;
    };
  };
} typeTIMER32_T32INTCLR1BITS;
sfr volatile typeTIMER32_T32INTCLR1BITS TIMER32_T32INTCLR1bits absolute 0x4000C00C;

 typedef struct tagTIMER32_T32RIS1BITS {
  union {
    struct {
      unsigned RAW_IFG : 1;
      unsigned Reserved_1 : 31;
    };
  };
} typeTIMER32_T32RIS1BITS;
sfr volatile typeTIMER32_T32RIS1BITS TIMER32_T32RIS1bits absolute 0x4000C010;

 typedef struct tagTIMER32_T32MIS1BITS {
  union {
    struct {
      unsigned IFG : 1;
      unsigned Reserved_1 : 31;
    };
  };
} typeTIMER32_T32MIS1BITS;
sfr volatile typeTIMER32_T32MIS1BITS TIMER32_T32MIS1bits absolute 0x4000C014;

 typedef struct tagTIMER32_T32BGLOAD1BITS {
  union {
    struct {
      unsigned BGLOAD : 32;
    };
  };
} typeTIMER32_T32BGLOAD1BITS;
sfr volatile typeTIMER32_T32BGLOAD1BITS TIMER32_T32BGLOAD1bits absolute 0x4000C018;

 typedef struct tagTIMER32_T32LOAD2BITS {
  union {
    struct {
      unsigned LOAD : 32;
    };
  };
} typeTIMER32_T32LOAD2BITS;
sfr volatile typeTIMER32_T32LOAD2BITS TIMER32_T32LOAD2bits absolute 0x4000C020;

 typedef struct tagTIMER32_T32VALUE2BITS {
  union {
    struct {
      unsigned VALUE : 32;
    };
  };
} typeTIMER32_T32VALUE2BITS;
sfr volatile typeTIMER32_T32VALUE2BITS TIMER32_T32VALUE2bits absolute 0x4000C024;

 typedef struct tagTIMER32_T32CONTROL2BITS {
  union {
    struct {
      unsigned ONESHOT : 1;
      unsigned SIZE : 1;
      unsigned PRESCALE : 2;
      unsigned Reserved_2 : 1;
      unsigned IE : 1;
      unsigned MODE : 1;
      unsigned ENABLE_ : 1;
      unsigned Reserved_1 : 24;
    };
  };
} typeTIMER32_T32CONTROL2BITS;
sfr volatile typeTIMER32_T32CONTROL2BITS TIMER32_T32CONTROL2bits absolute 0x4000C028;

 typedef struct tagTIMER32_T32INTCLR2BITS {
  union {
    struct {
      unsigned INTCLR : 32;
    };
  };
} typeTIMER32_T32INTCLR2BITS;
sfr volatile typeTIMER32_T32INTCLR2BITS TIMER32_T32INTCLR2bits absolute 0x4000C02C;

 typedef struct tagTIMER32_T32RIS2BITS {
  union {
    struct {
      unsigned RAW_IFG : 1;
      unsigned Reserved_1 : 31;
    };
  };
} typeTIMER32_T32RIS2BITS;
sfr volatile typeTIMER32_T32RIS2BITS TIMER32_T32RIS2bits absolute 0x4000C030;

 typedef struct tagTIMER32_T32MIS2BITS {
  union {
    struct {
      unsigned IFG : 1;
      unsigned Reserved_1 : 31;
    };
  };
} typeTIMER32_T32MIS2BITS;
sfr volatile typeTIMER32_T32MIS2BITS TIMER32_T32MIS2bits absolute 0x4000C034;

 typedef struct tagTIMER32_T32BGLOAD2BITS {
  union {
    struct {
      unsigned BGLOAD : 32;
    };
  };
} typeTIMER32_T32BGLOAD2BITS;
sfr volatile typeTIMER32_T32BGLOAD2BITS TIMER32_T32BGLOAD2bits absolute 0x4000C038;

 typedef struct tagDMA_DMA_DEVICE_CFGBITS {
  union {
    struct {
      unsigned NUM_DMA_CHANNELS : 8;
      unsigned NUM_SRC_PER_CHANNEL : 8;
      unsigned : 16;
    };
  };
} typeDMA_DMA_DEVICE_CFGBITS;
sfr volatile typeDMA_DMA_DEVICE_CFGBITS DMA_DMA_DEVICE_CFGbits absolute 0x4000E000;

 typedef struct tagDMA_DMA_SW_CHTRIGBITS {
  union {
    struct {
      unsigned CH0 : 1;
      unsigned CH1 : 1;
      unsigned CH2 : 1;
      unsigned CH3 : 1;
      unsigned CH4 : 1;
      unsigned CH5 : 1;
      unsigned CH6 : 1;
      unsigned CH7 : 1;
      unsigned CH8 : 1;
      unsigned CH9 : 1;
      unsigned CH10 : 1;
      unsigned CH11 : 1;
      unsigned CH12 : 1;
      unsigned CH13 : 1;
      unsigned CH14 : 1;
      unsigned CH15 : 1;
      unsigned CH16 : 1;
      unsigned CH17 : 1;
      unsigned CH18 : 1;
      unsigned CH19 : 1;
      unsigned CH20 : 1;
      unsigned CH21 : 1;
      unsigned CH22 : 1;
      unsigned CH23 : 1;
      unsigned CH24 : 1;
      unsigned CH25 : 1;
      unsigned CH26 : 1;
      unsigned CH27 : 1;
      unsigned CH28 : 1;
      unsigned CH29 : 1;
      unsigned CH30 : 1;
      unsigned CH31 : 1;
    };
  };
} typeDMA_DMA_SW_CHTRIGBITS;
sfr volatile typeDMA_DMA_SW_CHTRIGBITS DMA_DMA_SW_CHTRIGbits absolute 0x4000E004;

 typedef struct tagDMA_DMA_CH_SRCCFG0BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG0BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG0BITS DMA_DMA_CH_SRCCFG0bits absolute 0x4000E010;

 typedef struct tagDMA_DMA_CH_SRCCFG1BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG1BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG1BITS DMA_DMA_CH_SRCCFG1bits absolute 0x4000E014;

 typedef struct tagDMA_DMA_CH_SRCCFG2BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG2BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG2BITS DMA_DMA_CH_SRCCFG2bits absolute 0x4000E018;

 typedef struct tagDMA_DMA_CH_SRCCFG3BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG3BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG3BITS DMA_DMA_CH_SRCCFG3bits absolute 0x4000E01C;

 typedef struct tagDMA_DMA_CH_SRCCFG4BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG4BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG4BITS DMA_DMA_CH_SRCCFG4bits absolute 0x4000E020;

 typedef struct tagDMA_DMA_CH_SRCCFG5BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG5BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG5BITS DMA_DMA_CH_SRCCFG5bits absolute 0x4000E024;

 typedef struct tagDMA_DMA_CH_SRCCFG6BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG6BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG6BITS DMA_DMA_CH_SRCCFG6bits absolute 0x4000E028;

 typedef struct tagDMA_DMA_CH_SRCCFG7BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG7BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG7BITS DMA_DMA_CH_SRCCFG7bits absolute 0x4000E02C;

 typedef struct tagDMA_DMA_CH_SRCCFG8BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG8BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG8BITS DMA_DMA_CH_SRCCFG8bits absolute 0x4000E030;

 typedef struct tagDMA_DMA_CH_SRCCFG9BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG9BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG9BITS DMA_DMA_CH_SRCCFG9bits absolute 0x4000E034;

 typedef struct tagDMA_DMA_CH_SRCCFG10BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG10BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG10BITS DMA_DMA_CH_SRCCFG10bits absolute 0x4000E038;

 typedef struct tagDMA_DMA_CH_SRCCFG11BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG11BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG11BITS DMA_DMA_CH_SRCCFG11bits absolute 0x4000E03C;

 typedef struct tagDMA_DMA_CH_SRCCFG12BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG12BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG12BITS DMA_DMA_CH_SRCCFG12bits absolute 0x4000E040;

 typedef struct tagDMA_DMA_CH_SRCCFG13BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG13BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG13BITS DMA_DMA_CH_SRCCFG13bits absolute 0x4000E044;

 typedef struct tagDMA_DMA_CH_SRCCFG14BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG14BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG14BITS DMA_DMA_CH_SRCCFG14bits absolute 0x4000E048;

 typedef struct tagDMA_DMA_CH_SRCCFG15BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG15BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG15BITS DMA_DMA_CH_SRCCFG15bits absolute 0x4000E04C;

 typedef struct tagDMA_DMA_CH_SRCCFG16BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG16BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG16BITS DMA_DMA_CH_SRCCFG16bits absolute 0x4000E050;

 typedef struct tagDMA_DMA_CH_SRCCFG17BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG17BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG17BITS DMA_DMA_CH_SRCCFG17bits absolute 0x4000E054;

 typedef struct tagDMA_DMA_CH_SRCCFG18BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG18BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG18BITS DMA_DMA_CH_SRCCFG18bits absolute 0x4000E058;

 typedef struct tagDMA_DMA_CH_SRCCFG19BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG19BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG19BITS DMA_DMA_CH_SRCCFG19bits absolute 0x4000E05C;

 typedef struct tagDMA_DMA_CH_SRCCFG20BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG20BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG20BITS DMA_DMA_CH_SRCCFG20bits absolute 0x4000E060;

 typedef struct tagDMA_DMA_CH_SRCCFG21BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG21BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG21BITS DMA_DMA_CH_SRCCFG21bits absolute 0x4000E064;

 typedef struct tagDMA_DMA_CH_SRCCFG22BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG22BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG22BITS DMA_DMA_CH_SRCCFG22bits absolute 0x4000E068;

 typedef struct tagDMA_DMA_CH_SRCCFG23BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG23BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG23BITS DMA_DMA_CH_SRCCFG23bits absolute 0x4000E06C;

 typedef struct tagDMA_DMA_CH_SRCCFG24BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG24BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG24BITS DMA_DMA_CH_SRCCFG24bits absolute 0x4000E070;

 typedef struct tagDMA_DMA_CH_SRCCFG25BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG25BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG25BITS DMA_DMA_CH_SRCCFG25bits absolute 0x4000E074;

 typedef struct tagDMA_DMA_CH_SRCCFG26BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG26BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG26BITS DMA_DMA_CH_SRCCFG26bits absolute 0x4000E078;

 typedef struct tagDMA_DMA_CH_SRCCFG27BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG27BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG27BITS DMA_DMA_CH_SRCCFG27bits absolute 0x4000E07C;

 typedef struct tagDMA_DMA_CH_SRCCFG28BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG28BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG28BITS DMA_DMA_CH_SRCCFG28bits absolute 0x4000E080;

 typedef struct tagDMA_DMA_CH_SRCCFG29BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG29BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG29BITS DMA_DMA_CH_SRCCFG29bits absolute 0x4000E084;

 typedef struct tagDMA_DMA_CH_SRCCFG30BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG30BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG30BITS DMA_DMA_CH_SRCCFG30bits absolute 0x4000E088;

 typedef struct tagDMA_DMA_CH_SRCCFG31BITS {
  union {
    struct {
      unsigned DMA_SRC : 8;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CH_SRCCFG31BITS;
sfr volatile typeDMA_DMA_CH_SRCCFG31BITS DMA_DMA_CH_SRCCFG31bits absolute 0x4000E08C;

 typedef struct tagDMA_DMA_INT1_SRCCFGBITS {
  union {
    struct {
      unsigned INT_SRC : 5;
      unsigned EN : 1;
      unsigned : 26;
    };
  };
} typeDMA_DMA_INT1_SRCCFGBITS;
sfr volatile typeDMA_DMA_INT1_SRCCFGBITS DMA_DMA_INT1_SRCCFGbits absolute 0x4000E100;

 typedef struct tagDMA_DMA_INT2_SRCCFGBITS {
  union {
    struct {
      unsigned INT_SRC : 5;
      unsigned EN : 1;
      unsigned : 26;
    };
  };
} typeDMA_DMA_INT2_SRCCFGBITS;
sfr volatile typeDMA_DMA_INT2_SRCCFGBITS DMA_DMA_INT2_SRCCFGbits absolute 0x4000E104;

 typedef struct tagDMA_DMA_INT3_SRCCFGBITS {
  union {
    struct {
      unsigned INT_SRC : 5;
      unsigned EN : 1;
      unsigned : 26;
    };
  };
} typeDMA_DMA_INT3_SRCCFGBITS;
sfr volatile typeDMA_DMA_INT3_SRCCFGBITS DMA_DMA_INT3_SRCCFGbits absolute 0x4000E108;

 typedef struct tagDMA_DMA_INT0_SRCFLGBITS {
  union {
    struct {
      unsigned CH0 : 1;
      unsigned CH1 : 1;
      unsigned CH2 : 1;
      unsigned CH3 : 1;
      unsigned CH4 : 1;
      unsigned CH5 : 1;
      unsigned CH6 : 1;
      unsigned CH7 : 1;
      unsigned CH8 : 1;
      unsigned CH9 : 1;
      unsigned CH10 : 1;
      unsigned CH11 : 1;
      unsigned CH12 : 1;
      unsigned CH13 : 1;
      unsigned CH14 : 1;
      unsigned CH15 : 1;
      unsigned CH16 : 1;
      unsigned CH17 : 1;
      unsigned CH18 : 1;
      unsigned CH19 : 1;
      unsigned CH20 : 1;
      unsigned CH21 : 1;
      unsigned CH22 : 1;
      unsigned CH23 : 1;
      unsigned CH24 : 1;
      unsigned CH25 : 1;
      unsigned CH26 : 1;
      unsigned CH27 : 1;
      unsigned CH28 : 1;
      unsigned CH29 : 1;
      unsigned CH30 : 1;
      unsigned CH31 : 1;
    };
  };
} typeDMA_DMA_INT0_SRCFLGBITS;
sfr volatile typeDMA_DMA_INT0_SRCFLGBITS DMA_DMA_INT0_SRCFLGbits absolute 0x4000E110;

 typedef struct tagDMA_DMA_INT0_CLRFLGBITS {
  union {
    struct {
      unsigned CH0 : 1;
      unsigned CH1 : 1;
      unsigned CH2 : 1;
      unsigned CH3 : 1;
      unsigned CH4 : 1;
      unsigned CH5 : 1;
      unsigned CH6 : 1;
      unsigned CH7 : 1;
      unsigned CH8 : 1;
      unsigned CH9 : 1;
      unsigned CH10 : 1;
      unsigned CH11 : 1;
      unsigned CH12 : 1;
      unsigned CH13 : 1;
      unsigned CH14 : 1;
      unsigned CH15 : 1;
      unsigned CH16 : 1;
      unsigned CH17 : 1;
      unsigned CH18 : 1;
      unsigned CH19 : 1;
      unsigned CH20 : 1;
      unsigned CH21 : 1;
      unsigned CH22 : 1;
      unsigned CH23 : 1;
      unsigned CH24 : 1;
      unsigned CH25 : 1;
      unsigned CH26 : 1;
      unsigned CH27 : 1;
      unsigned CH28 : 1;
      unsigned CH29 : 1;
      unsigned CH30 : 1;
      unsigned CH31 : 1;
    };
  };
} typeDMA_DMA_INT0_CLRFLGBITS;
sfr volatile typeDMA_DMA_INT0_CLRFLGBITS DMA_DMA_INT0_CLRFLGbits absolute 0x4000E114;

 typedef struct tagDMA_DMA_STATBITS {
  union {
    struct {
      unsigned MASTEN : 1;
      unsigned : 3;
      unsigned STATE : 4;
      unsigned : 8;
      unsigned DMACHANS : 5;
      unsigned : 7;
      unsigned TESTSTAT : 4;
    };
  };
} typeDMA_DMA_STATBITS;
sfr volatile typeDMA_DMA_STATBITS DMA_DMA_STATbits absolute 0x4000F000;

 typedef struct tagDMA_DMA_CFGBITS {
  union {
    struct {
      unsigned MASTEN : 1;
      unsigned : 4;
      unsigned CHPROTCTRL : 3;
      unsigned : 24;
    };
  };
} typeDMA_DMA_CFGBITS;
sfr volatile typeDMA_DMA_CFGBITS DMA_DMA_CFGbits absolute 0x4000F004;

 typedef struct tagDMA_DMA_CTLBASEBITS {
  union {
    struct {
      unsigned : 5;
      unsigned ADDR : 27;
    };
  };
} typeDMA_DMA_CTLBASEBITS;
sfr volatile typeDMA_DMA_CTLBASEBITS DMA_DMA_CTLBASEbits absolute 0x4000F008;

 typedef struct tagDMA_DMA_ALTBASEBITS {
  union {
    struct {
      unsigned ADDR : 32;
    };
  };
} typeDMA_DMA_ALTBASEBITS;
sfr volatile typeDMA_DMA_ALTBASEBITS DMA_DMA_ALTBASEbits absolute 0x4000F00C;

 typedef struct tagDMA_DMA_WAITSTATBITS {
  union {
    struct {
      unsigned WAITREQ : 32;
    };
  };
} typeDMA_DMA_WAITSTATBITS;
sfr volatile typeDMA_DMA_WAITSTATBITS DMA_DMA_WAITSTATbits absolute 0x4000F010;

 typedef struct tagDMA_DMA_SWREQBITS {
  union {
    struct {
      unsigned CHNL_SW_REQ : 32;
    };
  };
} typeDMA_DMA_SWREQBITS;
sfr volatile typeDMA_DMA_SWREQBITS DMA_DMA_SWREQbits absolute 0x4000F014;

 typedef struct tagDMA_DMA_USEBURSTSETBITS {
  union {
    struct {
      unsigned SET : 32;
    };
  };
} typeDMA_DMA_USEBURSTSETBITS;
sfr volatile typeDMA_DMA_USEBURSTSETBITS DMA_DMA_USEBURSTSETbits absolute 0x4000F018;

 typedef struct tagDMA_DMA_USEBURSTCLRBITS {
  union {
    struct {
      unsigned CLR : 32;
    };
  };
} typeDMA_DMA_USEBURSTCLRBITS;
sfr volatile typeDMA_DMA_USEBURSTCLRBITS DMA_DMA_USEBURSTCLRbits absolute 0x4000F01C;

 typedef struct tagDMA_DMA_REQMASKSETBITS {
  union {
    struct {
      unsigned SET : 32;
    };
  };
} typeDMA_DMA_REQMASKSETBITS;
sfr volatile typeDMA_DMA_REQMASKSETBITS DMA_DMA_REQMASKSETbits absolute 0x4000F020;

 typedef struct tagDMA_DMA_REQMASKCLRBITS {
  union {
    struct {
      unsigned CLR : 32;
    };
  };
} typeDMA_DMA_REQMASKCLRBITS;
sfr volatile typeDMA_DMA_REQMASKCLRBITS DMA_DMA_REQMASKCLRbits absolute 0x4000F024;

 typedef struct tagDMA_DMA_ENASETBITS {
  union {
    struct {
      unsigned SET : 32;
    };
  };
} typeDMA_DMA_ENASETBITS;
sfr volatile typeDMA_DMA_ENASETBITS DMA_DMA_ENASETbits absolute 0x4000F028;

 typedef struct tagDMA_DMA_ENACLRBITS {
  union {
    struct {
      unsigned CLR : 32;
    };
  };
} typeDMA_DMA_ENACLRBITS;
sfr volatile typeDMA_DMA_ENACLRBITS DMA_DMA_ENACLRbits absolute 0x4000F02C;

 typedef struct tagDMA_DMA_ALTSETBITS {
  union {
    struct {
      unsigned SET : 32;
    };
  };
} typeDMA_DMA_ALTSETBITS;
sfr volatile typeDMA_DMA_ALTSETBITS DMA_DMA_ALTSETbits absolute 0x4000F030;

 typedef struct tagDMA_DMA_ALTCLRBITS {
  union {
    struct {
      unsigned CLR : 32;
    };
  };
} typeDMA_DMA_ALTCLRBITS;
sfr volatile typeDMA_DMA_ALTCLRBITS DMA_DMA_ALTCLRbits absolute 0x4000F034;

 typedef struct tagDMA_DMA_PRIOSETBITS {
  union {
    struct {
      unsigned SET : 32;
    };
  };
} typeDMA_DMA_PRIOSETBITS;
sfr volatile typeDMA_DMA_PRIOSETBITS DMA_DMA_PRIOSETbits absolute 0x4000F038;

 typedef struct tagDMA_DMA_PRIOCLRBITS {
  union {
    struct {
      unsigned CLR : 32;
    };
  };
} typeDMA_DMA_PRIOCLRBITS;
sfr volatile typeDMA_DMA_PRIOCLRBITS DMA_DMA_PRIOCLRbits absolute 0x4000F03C;

 typedef struct tagDMA_DMA_ERRCLRBITS {
  union {
    struct {
      unsigned ERRCLR : 1;
      unsigned Reserved0 : 31;
    };
  };
} typeDMA_DMA_ERRCLRBITS;
sfr volatile typeDMA_DMA_ERRCLRBITS DMA_DMA_ERRCLRbits absolute 0x4000F04C;

 typedef struct tagPCM_PCMCTL0BITS {
  union {
    struct {
      unsigned AMR : 4;
      unsigned LPMR : 4;
      unsigned CPM : 6;
      unsigned : 2;
      unsigned PCMKEY : 16;
    };
  };
} typePCM_PCMCTL0BITS;
sfr volatile typePCM_PCMCTL0BITS PCM_PCMCTL0bits absolute 0x40010000;

 typedef struct tagPCM_PCMCTL1BITS {
  union {
    struct {
      unsigned LOCKLPM5 : 1;
      unsigned LOCKBKUP : 1;
      unsigned FORCE_LPM_ENTRY : 1;
      unsigned : 5;
      unsigned PMR_BUSY : 1;
      unsigned : 7;
      unsigned PCMKEY : 16;
    };
  };
} typePCM_PCMCTL1BITS;
sfr volatile typePCM_PCMCTL1BITS PCM_PCMCTL1bits absolute 0x40010004;

 typedef struct tagPCM_PCMIEBITS {
  union {
    struct {
      unsigned LPM_INVALID_TR_IE : 1;
      unsigned LPM_INVALID_CLK_IE : 1;
      unsigned AM_INVALID_TR_IE : 1;
      unsigned : 3;
      unsigned DCDC_ERROR_IE : 1;
      unsigned : 25;
    };
  };
} typePCM_PCMIEBITS;
sfr volatile typePCM_PCMIEBITS PCM_PCMIEbits absolute 0x40010008;

 typedef struct tagPCM_PCMIFGBITS {
  union {
    struct {
      unsigned LPM_INVALID_TR_IFG : 1;
      unsigned LPM_INVALID_CLK_IFG : 1;
      unsigned AM_INVALID_TR_IFG : 1;
      unsigned : 3;
      unsigned DCDC_ERROR_IFG : 1;
      unsigned : 25;
    };
  };
} typePCM_PCMIFGBITS;
sfr volatile typePCM_PCMIFGBITS PCM_PCMIFGbits absolute 0x4001000C;

 typedef struct tagPCM_PCMCLRIFGBITS {
  union {
    struct {
      unsigned CLR_LPM_INVALID_TR_IFG : 1;
      unsigned CLR_LPM_INVALID_CLK_IFG : 1;
      unsigned CLR_AM_INVALID_TR_IFG : 1;
      unsigned : 3;
      unsigned CLR_DCDC_ERROR_IFG : 1;
      unsigned : 25;
    };
  };
} typePCM_PCMCLRIFGBITS;
sfr volatile typePCM_PCMCLRIFGBITS PCM_PCMCLRIFGbits absolute 0x40010010;

 typedef struct tagCS_CSKEYBITS {
  union {
    struct {
      unsigned CSKEY : 16;
      unsigned : 16;
    };
  };
} typeCS_CSKEYBITS;
sfr volatile typeCS_CSKEYBITS CS_CSKEYbits absolute 0x40010400;

 typedef struct tagCS_CSCTL0BITS {
  union {
    struct {
      unsigned DCOTUNE : 10;
      unsigned : 6;
      unsigned DCORSEL : 3;
      unsigned : 3;
      unsigned DCORES : 1;
      unsigned DCOEN : 1;
      unsigned : 8;
    };
  };
} typeCS_CSCTL0BITS;
sfr volatile typeCS_CSCTL0BITS CS_CSCTL0bits absolute 0x40010404;

 typedef struct tagCS_CSCTL1BITS {
  union {
    struct {
      unsigned SELM : 3;
      unsigned : 1;
      unsigned SELS : 3;
      unsigned : 1;
      unsigned SELA : 3;
      unsigned : 1;
      unsigned SELB : 1;
      unsigned : 3;
      unsigned DIVM : 3;
      unsigned : 1;
      unsigned DIVHS : 3;
      unsigned : 1;
      unsigned DIVA : 3;
      unsigned : 1;
      unsigned DIVS : 3;
      unsigned : 1;
    };
  };
} typeCS_CSCTL1BITS;
sfr volatile typeCS_CSCTL1BITS CS_CSCTL1bits absolute 0x40010408;

 typedef struct tagCS_CSCTL2BITS {
  union {
    struct {
      unsigned LFXTDRIVE : 2;
      unsigned : 6;
      unsigned LFXT_EN : 1;
      unsigned LFXTBYPASS : 1;
      unsigned : 6;
      unsigned HFXTDRIVE : 1;
      unsigned : 3;
      unsigned HFXTFREQ : 3;
      unsigned : 1;
      unsigned HFXT_EN : 1;
      unsigned HFXTBYPASS : 1;
      unsigned : 6;
    };
  };
} typeCS_CSCTL2BITS;
sfr volatile typeCS_CSCTL2BITS CS_CSCTL2bits absolute 0x4001040C;

 typedef struct tagCS_CSCTL3BITS {
  union {
    struct {
      unsigned FCNTLF : 2;
      unsigned RFCNTLF : 1;
      unsigned FCNTLF_EN : 1;
      unsigned FCNTHF : 2;
      unsigned RFCNTHF : 1;
      unsigned FCNTHF_EN : 1;
      unsigned : 24;
    };
  };
} typeCS_CSCTL3BITS;
sfr volatile typeCS_CSCTL3BITS CS_CSCTL3bits absolute 0x40010410;

 typedef struct tagCS_CSCLKENBITS {
  union {
    struct {
      unsigned ACLK_EN : 1;
      unsigned MCLK_EN : 1;
      unsigned HSMCLK_EN : 1;
      unsigned SMCLK_EN : 1;
      unsigned : 4;
      unsigned VLO_EN : 1;
      unsigned REFO_EN : 1;
      unsigned MODOSC_EN : 1;
      unsigned : 4;
      unsigned REFOFSEL : 1;
      unsigned : 16;
    };
  };
} typeCS_CSCLKENBITS;
sfr volatile typeCS_CSCLKENBITS CS_CSCLKENbits absolute 0x40010430;

 typedef struct tagCS_CSSTATBITS {
  union {
    struct {
      unsigned DCO_ON : 1;
      unsigned DCOBIAS_ON : 1;
      unsigned HFXT_ON : 1;
      unsigned : 1;
      unsigned MODOSC_ON : 1;
      unsigned VLO_ON : 1;
      unsigned LFXT_ON : 1;
      unsigned REFO_ON : 1;
      unsigned : 8;
      unsigned ACLK_ON : 1;
      unsigned MCLK_ON : 1;
      unsigned HSMCLK_ON : 1;
      unsigned SMCLK_ON : 1;
      unsigned MODCLK_ON : 1;
      unsigned VLOCLK_ON : 1;
      unsigned LFXTCLK_ON : 1;
      unsigned REFOCLK_ON : 1;
      unsigned ACLK_READY : 1;
      unsigned MCLK_READY : 1;
      unsigned HSMCLK_READY : 1;
      unsigned SMCLK_READY : 1;
      unsigned BCLK_READY : 1;
      unsigned : 3;
    };
  };
} typeCS_CSSTATBITS;
sfr volatile typeCS_CSSTATBITS CS_CSSTATbits absolute 0x40010434;

 typedef struct tagCS_CSIEBITS {
  union {
    struct {
      unsigned LFXTIE : 1;
      unsigned HFXTIE : 1;
      unsigned : 4;
      unsigned DCOR_OPNIE : 1;
      unsigned : 1;
      unsigned FCNTLFIE : 1;
      unsigned FCNTHFIE : 1;
      unsigned : 22;
    };
  };
} typeCS_CSIEBITS;
sfr volatile typeCS_CSIEBITS CS_CSIEbits absolute 0x40010440;

 typedef struct tagCS_CSIFGBITS {
  union {
    struct {
      unsigned LFXTIFG : 1;
      unsigned HFXTIFG : 1;
      unsigned : 3;
      unsigned DCOR_SHTIFG : 1;
      unsigned DCOR_OPNIFG : 1;
      unsigned : 1;
      unsigned FCNTLFIFG : 1;
      unsigned FCNTHFIFG : 1;
      unsigned : 22;
    };
  };
} typeCS_CSIFGBITS;
sfr volatile typeCS_CSIFGBITS CS_CSIFGbits absolute 0x40010448;

 typedef struct tagCS_CSCLRIFGBITS {
  union {
    struct {
      unsigned CLR_LFXTIFG : 1;
      unsigned CLR_HFXTIFG : 1;
      unsigned : 4;
      unsigned CLR_DCOR_OPNIFG : 1;
      unsigned : 1;
      unsigned CLR_FCNTLFIFG : 1;
      unsigned CLR_FCNTHFIFG : 1;
      unsigned : 22;
    };
  };
} typeCS_CSCLRIFGBITS;
sfr volatile typeCS_CSCLRIFGBITS CS_CSCLRIFGbits absolute 0x40010450;

 typedef struct tagCS_CSSETIFGBITS {
  union {
    struct {
      unsigned SET_LFXTIFG : 1;
      unsigned SET_HFXTIFG : 1;
      unsigned : 4;
      unsigned SET_DCOR_OPNIFG : 1;
      unsigned : 1;
      unsigned SET_FCNTLFIFG : 1;
      unsigned SET_FCNTHFIFG : 1;
      unsigned : 22;
    };
  };
} typeCS_CSSETIFGBITS;
sfr volatile typeCS_CSSETIFGBITS CS_CSSETIFGbits absolute 0x40010458;

 typedef struct tagCS_CSDCOERCAL0BITS {
  union {
    struct {
      unsigned DCO_TCCAL : 2;
      unsigned : 14;
      unsigned DCO_FCAL_RSEL04 : 10;
      unsigned : 6;
    };
  };
} typeCS_CSDCOERCAL0BITS;
sfr volatile typeCS_CSDCOERCAL0BITS CS_CSDCOERCAL0bits absolute 0x40010460;

 typedef struct tagCS_CSDCOERCAL1BITS {
  union {
    struct {
      unsigned DCO_FCAL_RSEL5 : 10;
      unsigned : 22;
    };
  };
} typeCS_CSDCOERCAL1BITS;
sfr volatile typeCS_CSDCOERCAL1BITS CS_CSDCOERCAL1bits absolute 0x40010464;

 typedef struct tagPSS_PSSKEYBITS {
  union {
    struct {
      unsigned PSSKEY : 16;
      unsigned : 16;
    };
  };
} typePSS_PSSKEYBITS;
sfr volatile typePSS_PSSKEYBITS PSS_PSSKEYbits absolute 0x40010800;

 typedef struct tagPSS_PSSCTL0BITS {
  union {
    struct {
      unsigned SVSMHOFF : 1;
      unsigned SVSMHLP : 1;
      unsigned SVSMHS : 1;
      unsigned SVSMHTH : 3;
      unsigned SVMHOE : 1;
      unsigned SVMHOUTPOLAL : 1;
      unsigned : 2;
      unsigned DCDC_FORCE : 1;
      unsigned : 1;
      unsigned VCORETRAN : 2;
      unsigned : 18;
    };
  };
} typePSS_PSSCTL0BITS;
sfr volatile typePSS_PSSCTL0BITS PSS_PSSCTL0bits absolute 0x40010804;

 typedef struct tagPSS_PSSIEBITS {
  union {
    struct {
      unsigned : 1;
      unsigned SVSMHIE : 1;
      unsigned : 30;
    };
  };
} typePSS_PSSIEBITS;
sfr volatile typePSS_PSSIEBITS PSS_PSSIEbits absolute 0x40010834;

 typedef struct tagPSS_PSSIFGBITS {
  union {
    struct {
      unsigned : 1;
      unsigned SVSMHIFG : 1;
      unsigned : 30;
    };
  };
} typePSS_PSSIFGBITS;
sfr volatile typePSS_PSSIFGBITS PSS_PSSIFGbits absolute 0x40010838;

 typedef struct tagPSS_PSSCLRIFGBITS {
  union {
    struct {
      unsigned : 1;
      unsigned CLRSVSMHIFG : 1;
      unsigned : 30;
    };
  };
} typePSS_PSSCLRIFGBITS;
sfr volatile typePSS_PSSCLRIFGBITS PSS_PSSCLRIFGbits absolute 0x4001083C;

 typedef struct tagFLCTL_FLCTL_POWER_STATBITS {
  union {
    struct {
      unsigned PSTAT : 3;
      unsigned LDOSTAT : 1;
      unsigned VREFSTAT : 1;
      unsigned IREFSTAT : 1;
      unsigned TRIMSTAT : 1;
      unsigned RD_2T : 1;
      unsigned : 24;
    };
  };
} typeFLCTL_FLCTL_POWER_STATBITS;
sfr volatile typeFLCTL_FLCTL_POWER_STATBITS FLCTL_FLCTL_POWER_STATbits absolute 0x40011000;

 typedef struct tagFLCTL_FLCTL_BANK0_RDCTLBITS {
  union {
    struct {
      unsigned RD_MODE : 4;
      unsigned BUFI : 1;
      unsigned BUFD : 1;
      unsigned : 6;
      unsigned WAIT : 4;
      unsigned RD_MODE_STATUS : 4;
      unsigned : 12;
    };
  };
} typeFLCTL_FLCTL_BANK0_RDCTLBITS;
sfr volatile typeFLCTL_FLCTL_BANK0_RDCTLBITS FLCTL_FLCTL_BANK0_RDCTLbits absolute 0x40011010;

 typedef struct tagFLCTL_FLCTL_BANK1_RDCTLBITS {
  union {
    struct {
      unsigned RD_MODE : 4;
      unsigned BUFI : 1;
      unsigned BUFD : 1;
      unsigned : 6;
      unsigned WAIT : 4;
      unsigned RD_MODE_STATUS : 4;
      unsigned : 12;
    };
  };
} typeFLCTL_FLCTL_BANK1_RDCTLBITS;
sfr volatile typeFLCTL_FLCTL_BANK1_RDCTLBITS FLCTL_FLCTL_BANK1_RDCTLbits absolute 0x40011014;

 typedef struct tagFLCTL_FLCTL_RDBRST_CTLSTATBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned MEM_TYPE : 2;
      unsigned STOP_FAIL : 1;
      unsigned DATA_CMP : 1;
      unsigned : 1;
      unsigned TEST_EN : 1;
      unsigned : 9;
      unsigned BRST_STAT : 2;
      unsigned CMP_ERR : 1;
      unsigned ADDR_ERR : 1;
      unsigned : 3;
      unsigned CLR_STAT : 1;
      unsigned : 8;
    };
  };
} typeFLCTL_FLCTL_RDBRST_CTLSTATBITS;
sfr volatile typeFLCTL_FLCTL_RDBRST_CTLSTATBITS FLCTL_FLCTL_RDBRST_CTLSTATbits absolute 0x40011020;

 typedef struct tagFLCTL_FLCTL_RDBRST_STARTADDRBITS {
  union {
    struct {
      unsigned START_ADDRESS : 21;
      unsigned : 11;
    };
  };
} typeFLCTL_FLCTL_RDBRST_STARTADDRBITS;
sfr volatile typeFLCTL_FLCTL_RDBRST_STARTADDRBITS FLCTL_FLCTL_RDBRST_STARTADDRbits absolute 0x40011024;

 typedef struct tagFLCTL_FLCTL_RDBRST_LENBITS {
  union {
    struct {
      unsigned BURST_LENGTH : 21;
      unsigned : 11;
    };
  };
} typeFLCTL_FLCTL_RDBRST_LENBITS;
sfr volatile typeFLCTL_FLCTL_RDBRST_LENBITS FLCTL_FLCTL_RDBRST_LENbits absolute 0x40011028;

 typedef struct tagFLCTL_FLCTL_RDBRST_FAILADDRBITS {
  union {
    struct {
      unsigned FAIL_ADDRESS : 21;
      unsigned : 11;
    };
  };
} typeFLCTL_FLCTL_RDBRST_FAILADDRBITS;
sfr volatile typeFLCTL_FLCTL_RDBRST_FAILADDRBITS FLCTL_FLCTL_RDBRST_FAILADDRbits absolute 0x4001103C;

 typedef struct tagFLCTL_FLCTL_RDBRST_FAILCNTBITS {
  union {
    struct {
      unsigned FAIL_COUNT : 17;
      unsigned : 15;
    };
  };
} typeFLCTL_FLCTL_RDBRST_FAILCNTBITS;
sfr volatile typeFLCTL_FLCTL_RDBRST_FAILCNTBITS FLCTL_FLCTL_RDBRST_FAILCNTbits absolute 0x40011040;

 typedef struct tagFLCTL_FLCTL_PRG_CTLSTATBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned MODE : 1;
      unsigned VER_PRE : 1;
      unsigned VER_PST : 1;
      unsigned : 12;
      unsigned STATUS : 2;
      unsigned BNK_ACT : 1;
      unsigned : 13;
    };
  };
} typeFLCTL_FLCTL_PRG_CTLSTATBITS;
sfr volatile typeFLCTL_FLCTL_PRG_CTLSTATBITS FLCTL_FLCTL_PRG_CTLSTATbits absolute 0x40011050;

 typedef struct tagFLCTL_FLCTL_PRGBRST_CTLSTATBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned TYPE : 2;
      unsigned LEN : 3;
      unsigned AUTO_PRE : 1;
      unsigned AUTO_PST : 1;
      unsigned : 8;
      unsigned BURST_STATUS : 3;
      unsigned PRE_ERR : 1;
      unsigned PST_ERR : 1;
      unsigned ADDR_ERR : 1;
      unsigned : 1;
      unsigned CLR_STAT : 1;
      unsigned : 8;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_CTLSTATBITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_CTLSTATBITS FLCTL_FLCTL_PRGBRST_CTLSTATbits absolute 0x40011054;

 typedef struct tagFLCTL_FLCTL_PRGBRST_STARTADDRBITS {
  union {
    struct {
      unsigned START_ADDRESS : 22;
      unsigned : 10;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_STARTADDRBITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_STARTADDRBITS FLCTL_FLCTL_PRGBRST_STARTADDRbits absolute 0x40011058;

 typedef struct tagFLCTL_FLCTL_PRGBRST_DATA0_0BITS {
  union {
    struct {
      unsigned DATAIN : 32;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_DATA0_0BITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_DATA0_0BITS FLCTL_FLCTL_PRGBRST_DATA0_0bits absolute 0x40011060;

 typedef struct tagFLCTL_FLCTL_PRGBRST_DATA0_1BITS {
  union {
    struct {
      unsigned DATAIN : 32;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_DATA0_1BITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_DATA0_1BITS FLCTL_FLCTL_PRGBRST_DATA0_1bits absolute 0x40011064;

 typedef struct tagFLCTL_FLCTL_PRGBRST_DATA0_2BITS {
  union {
    struct {
      unsigned DATAIN : 32;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_DATA0_2BITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_DATA0_2BITS FLCTL_FLCTL_PRGBRST_DATA0_2bits absolute 0x40011068;

 typedef struct tagFLCTL_FLCTL_PRGBRST_DATA0_3BITS {
  union {
    struct {
      unsigned DATAIN : 32;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_DATA0_3BITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_DATA0_3BITS FLCTL_FLCTL_PRGBRST_DATA0_3bits absolute 0x4001106C;

 typedef struct tagFLCTL_FLCTL_PRGBRST_DATA1_0BITS {
  union {
    struct {
      unsigned DATAIN : 32;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_DATA1_0BITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_DATA1_0BITS FLCTL_FLCTL_PRGBRST_DATA1_0bits absolute 0x40011070;

 typedef struct tagFLCTL_FLCTL_PRGBRST_DATA1_1BITS {
  union {
    struct {
      unsigned DATAIN : 32;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_DATA1_1BITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_DATA1_1BITS FLCTL_FLCTL_PRGBRST_DATA1_1bits absolute 0x40011074;

 typedef struct tagFLCTL_FLCTL_PRGBRST_DATA1_2BITS {
  union {
    struct {
      unsigned DATAIN : 32;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_DATA1_2BITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_DATA1_2BITS FLCTL_FLCTL_PRGBRST_DATA1_2bits absolute 0x40011078;

 typedef struct tagFLCTL_FLCTL_PRGBRST_DATA1_3BITS {
  union {
    struct {
      unsigned DATAIN : 32;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_DATA1_3BITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_DATA1_3BITS FLCTL_FLCTL_PRGBRST_DATA1_3bits absolute 0x4001107C;

 typedef struct tagFLCTL_FLCTL_PRGBRST_DATA2_0BITS {
  union {
    struct {
      unsigned DATAIN : 32;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_DATA2_0BITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_DATA2_0BITS FLCTL_FLCTL_PRGBRST_DATA2_0bits absolute 0x40011080;

 typedef struct tagFLCTL_FLCTL_PRGBRST_DATA2_1BITS {
  union {
    struct {
      unsigned DATAIN : 32;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_DATA2_1BITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_DATA2_1BITS FLCTL_FLCTL_PRGBRST_DATA2_1bits absolute 0x40011084;

 typedef struct tagFLCTL_FLCTL_PRGBRST_DATA2_2BITS {
  union {
    struct {
      unsigned DATAIN : 32;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_DATA2_2BITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_DATA2_2BITS FLCTL_FLCTL_PRGBRST_DATA2_2bits absolute 0x40011088;

 typedef struct tagFLCTL_FLCTL_PRGBRST_DATA2_3BITS {
  union {
    struct {
      unsigned DATAIN : 32;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_DATA2_3BITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_DATA2_3BITS FLCTL_FLCTL_PRGBRST_DATA2_3bits absolute 0x4001108C;

 typedef struct tagFLCTL_FLCTL_PRGBRST_DATA3_0BITS {
  union {
    struct {
      unsigned DATAIN : 32;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_DATA3_0BITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_DATA3_0BITS FLCTL_FLCTL_PRGBRST_DATA3_0bits absolute 0x40011090;

 typedef struct tagFLCTL_FLCTL_PRGBRST_DATA3_1BITS {
  union {
    struct {
      unsigned DATAIN : 32;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_DATA3_1BITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_DATA3_1BITS FLCTL_FLCTL_PRGBRST_DATA3_1bits absolute 0x40011094;

 typedef struct tagFLCTL_FLCTL_PRGBRST_DATA3_2BITS {
  union {
    struct {
      unsigned DATAIN : 32;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_DATA3_2BITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_DATA3_2BITS FLCTL_FLCTL_PRGBRST_DATA3_2bits absolute 0x40011098;

 typedef struct tagFLCTL_FLCTL_PRGBRST_DATA3_3BITS {
  union {
    struct {
      unsigned DATAIN : 32;
    };
  };
} typeFLCTL_FLCTL_PRGBRST_DATA3_3BITS;
sfr volatile typeFLCTL_FLCTL_PRGBRST_DATA3_3BITS FLCTL_FLCTL_PRGBRST_DATA3_3bits absolute 0x4001109C;

 typedef struct tagFLCTL_FLCTL_ERASE_CTLSTATBITS {
  union {
    struct {
      unsigned START : 1;
      unsigned MODE : 1;
      unsigned TYPE : 2;
      unsigned : 12;
      unsigned STATUS : 2;
      unsigned ADDR_ERR : 1;
      unsigned CLR_STAT : 1;
      unsigned : 12;
    };
  };
} typeFLCTL_FLCTL_ERASE_CTLSTATBITS;
sfr volatile typeFLCTL_FLCTL_ERASE_CTLSTATBITS FLCTL_FLCTL_ERASE_CTLSTATbits absolute 0x400110A0;

 typedef struct tagFLCTL_FLCTL_ERASE_SECTADDRBITS {
  union {
    struct {
      unsigned SECT_ADDRESS : 22;
      unsigned : 10;
    };
  };
} typeFLCTL_FLCTL_ERASE_SECTADDRBITS;
sfr volatile typeFLCTL_FLCTL_ERASE_SECTADDRBITS FLCTL_FLCTL_ERASE_SECTADDRbits absolute 0x400110A4;

 typedef struct tagFLCTL_FLCTL_BANK0_INFO_WEPROTBITS {
  union {
    struct {
      unsigned PROT0 : 1;
      unsigned PROT1 : 1;
      unsigned : 30;
    };
  };
} typeFLCTL_FLCTL_BANK0_INFO_WEPROTBITS;
sfr volatile typeFLCTL_FLCTL_BANK0_INFO_WEPROTBITS FLCTL_FLCTL_BANK0_INFO_WEPROTbits absolute 0x400110B0;

 typedef struct tagFLCTL_FLCTL_BANK0_MAIN_WEPROTBITS {
  union {
    struct {
      unsigned PROT0 : 1;
      unsigned PROT1 : 1;
      unsigned PROT2 : 1;
      unsigned PROT3 : 1;
      unsigned PROT4 : 1;
      unsigned PROT5 : 1;
      unsigned PROT6 : 1;
      unsigned PROT7 : 1;
      unsigned PROT8 : 1;
      unsigned PROT9 : 1;
      unsigned PROT10 : 1;
      unsigned PROT11 : 1;
      unsigned PROT12 : 1;
      unsigned PROT13 : 1;
      unsigned PROT14 : 1;
      unsigned PROT15 : 1;
      unsigned PROT16 : 1;
      unsigned PROT17 : 1;
      unsigned PROT18 : 1;
      unsigned PROT19 : 1;
      unsigned PROT20 : 1;
      unsigned PROT21 : 1;
      unsigned PROT22 : 1;
      unsigned PROT23 : 1;
      unsigned PROT24 : 1;
      unsigned PROT25 : 1;
      unsigned PROT26 : 1;
      unsigned PROT27 : 1;
      unsigned PROT28 : 1;
      unsigned PROT29 : 1;
      unsigned PROT30 : 1;
      unsigned PROT31 : 1;
    };
  };
} typeFLCTL_FLCTL_BANK0_MAIN_WEPROTBITS;
sfr volatile typeFLCTL_FLCTL_BANK0_MAIN_WEPROTBITS FLCTL_FLCTL_BANK0_MAIN_WEPROTbits absolute 0x400110B4;

 typedef struct tagFLCTL_FLCTL_BANK1_INFO_WEPROTBITS {
  union {
    struct {
      unsigned PROT0 : 1;
      unsigned PROT1 : 1;
      unsigned : 30;
    };
  };
} typeFLCTL_FLCTL_BANK1_INFO_WEPROTBITS;
sfr volatile typeFLCTL_FLCTL_BANK1_INFO_WEPROTBITS FLCTL_FLCTL_BANK1_INFO_WEPROTbits absolute 0x400110C0;

 typedef struct tagFLCTL_FLCTL_BANK1_MAIN_WEPROTBITS {
  union {
    struct {
      unsigned PROT0 : 1;
      unsigned PROT1 : 1;
      unsigned PROT2 : 1;
      unsigned PROT3 : 1;
      unsigned PROT4 : 1;
      unsigned PROT5 : 1;
      unsigned PROT6 : 1;
      unsigned PROT7 : 1;
      unsigned PROT8 : 1;
      unsigned PROT9 : 1;
      unsigned PROT10 : 1;
      unsigned PROT11 : 1;
      unsigned PROT12 : 1;
      unsigned PROT13 : 1;
      unsigned PROT14 : 1;
      unsigned PROT15 : 1;
      unsigned PROT16 : 1;
      unsigned PROT17 : 1;
      unsigned PROT18 : 1;
      unsigned PROT19 : 1;
      unsigned PROT20 : 1;
      unsigned PROT21 : 1;
      unsigned PROT22 : 1;
      unsigned PROT23 : 1;
      unsigned PROT24 : 1;
      unsigned PROT25 : 1;
      unsigned PROT26 : 1;
      unsigned PROT27 : 1;
      unsigned PROT28 : 1;
      unsigned PROT29 : 1;
      unsigned PROT30 : 1;
      unsigned PROT31 : 1;
    };
  };
} typeFLCTL_FLCTL_BANK1_MAIN_WEPROTBITS;
sfr volatile typeFLCTL_FLCTL_BANK1_MAIN_WEPROTBITS FLCTL_FLCTL_BANK1_MAIN_WEPROTbits absolute 0x400110C4;

 typedef struct tagFLCTL_FLCTL_BMRK_CTLSTATBITS {
  union {
    struct {
      unsigned I_BMRK : 1;
      unsigned D_BMRK : 1;
      unsigned CMP_EN : 1;
      unsigned CMP_SEL : 1;
      unsigned : 28;
    };
  };
} typeFLCTL_FLCTL_BMRK_CTLSTATBITS;
sfr volatile typeFLCTL_FLCTL_BMRK_CTLSTATBITS FLCTL_FLCTL_BMRK_CTLSTATbits absolute 0x400110D0;

 typedef struct tagFLCTL_FLCTL_BMRK_IFETCHBITS {
  union {
    struct {
      unsigned COUNT : 32;
    };
  };
} typeFLCTL_FLCTL_BMRK_IFETCHBITS;
sfr volatile typeFLCTL_FLCTL_BMRK_IFETCHBITS FLCTL_FLCTL_BMRK_IFETCHbits absolute 0x400110D4;

 typedef struct tagFLCTL_FLCTL_BMRK_DREADBITS {
  union {
    struct {
      unsigned COUNT : 32;
    };
  };
} typeFLCTL_FLCTL_BMRK_DREADBITS;
sfr volatile typeFLCTL_FLCTL_BMRK_DREADBITS FLCTL_FLCTL_BMRK_DREADbits absolute 0x400110D8;

 typedef struct tagFLCTL_FLCTL_BMRK_CMPBITS {
  union {
    struct {
      unsigned COUNT : 32;
    };
  };
} typeFLCTL_FLCTL_BMRK_CMPBITS;
sfr volatile typeFLCTL_FLCTL_BMRK_CMPBITS FLCTL_FLCTL_BMRK_CMPbits absolute 0x400110DC;

 typedef struct tagFLCTL_FLCTL_IFGBITS {
  union {
    struct {
      unsigned RDBRST : 1;
      unsigned AVPRE : 1;
      unsigned AVPST : 1;
      unsigned PRG : 1;
      unsigned PRGB : 1;
      unsigned ERASE_ : 1;
      unsigned : 2;
      unsigned BMRK : 1;
      unsigned PRG_ERR : 1;
      unsigned : 22;
    };
  };
} typeFLCTL_FLCTL_IFGBITS;
sfr volatile typeFLCTL_FLCTL_IFGBITS FLCTL_FLCTL_IFGbits absolute 0x400110F0;

 typedef struct tagFLCTL_FLCTL_IEBITS {
  union {
    struct {
      unsigned RDBRST : 1;
      unsigned AVPRE : 1;
      unsigned AVPST : 1;
      unsigned PRG : 1;
      unsigned PRGB : 1;
      unsigned ERASE_ : 1;
      unsigned : 2;
      unsigned BMRK : 1;
      unsigned PRG_ERR : 1;
      unsigned : 22;
    };
  };
} typeFLCTL_FLCTL_IEBITS;
sfr volatile typeFLCTL_FLCTL_IEBITS FLCTL_FLCTL_IEbits absolute 0x400110F4;

 typedef struct tagFLCTL_FLCTL_CLRIFGBITS {
  union {
    struct {
      unsigned RDBRST : 1;
      unsigned AVPRE : 1;
      unsigned AVPST : 1;
      unsigned PRG : 1;
      unsigned PRGB : 1;
      unsigned ERASE_ : 1;
      unsigned : 2;
      unsigned BMRK : 1;
      unsigned PRG_ERR : 1;
      unsigned : 22;
    };
  };
} typeFLCTL_FLCTL_CLRIFGBITS;
sfr volatile typeFLCTL_FLCTL_CLRIFGBITS FLCTL_FLCTL_CLRIFGbits absolute 0x400110F8;

 typedef struct tagFLCTL_FLCTL_SETIFGBITS {
  union {
    struct {
      unsigned RDBRST : 1;
      unsigned AVPRE : 1;
      unsigned AVPST : 1;
      unsigned PRG : 1;
      unsigned PRGB : 1;
      unsigned ERASE_ : 1;
      unsigned : 2;
      unsigned BMRK : 1;
      unsigned PRG_ERR : 1;
      unsigned : 22;
    };
  };
} typeFLCTL_FLCTL_SETIFGBITS;
sfr volatile typeFLCTL_FLCTL_SETIFGBITS FLCTL_FLCTL_SETIFGbits absolute 0x400110FC;

 typedef struct tagFLCTL_FLCTL_READ_TIMCTLBITS {
  union {
    struct {
      unsigned SETUP : 8;
      unsigned : 4;
      unsigned IREF_BOOST1 : 4;
      unsigned SETUP_LONG : 8;
      unsigned : 8;
    };
  };
} typeFLCTL_FLCTL_READ_TIMCTLBITS;
sfr volatile typeFLCTL_FLCTL_READ_TIMCTLBITS FLCTL_FLCTL_READ_TIMCTLbits absolute 0x40011100;

 typedef struct tagFLCTL_FLCTL_READMARGIN_TIMCTLBITS {
  union {
    struct {
      unsigned SETUP : 8;
      unsigned : 24;
    };
  };
} typeFLCTL_FLCTL_READMARGIN_TIMCTLBITS;
sfr volatile typeFLCTL_FLCTL_READMARGIN_TIMCTLBITS FLCTL_FLCTL_READMARGIN_TIMCTLbits absolute 0x40011104;

 typedef struct tagFLCTL_FLCTL_PRGVER_TIMCTLBITS {
  union {
    struct {
      unsigned SETUP : 8;
      unsigned ACTIVE : 4;
      unsigned HOLD : 4;
      unsigned : 16;
    };
  };
} typeFLCTL_FLCTL_PRGVER_TIMCTLBITS;
sfr volatile typeFLCTL_FLCTL_PRGVER_TIMCTLBITS FLCTL_FLCTL_PRGVER_TIMCTLbits absolute 0x40011108;

 typedef struct tagFLCTL_FLCTL_ERSVER_TIMCTLBITS {
  union {
    struct {
      unsigned SETUP : 8;
      unsigned : 24;
    };
  };
} typeFLCTL_FLCTL_ERSVER_TIMCTLBITS;
sfr volatile typeFLCTL_FLCTL_ERSVER_TIMCTLBITS FLCTL_FLCTL_ERSVER_TIMCTLbits absolute 0x4001110C;

 typedef struct tagFLCTL_FLCTL_LKGVER_TIMCTLBITS {
  union {
    struct {
      unsigned SETUP : 8;
      unsigned : 24;
    };
  };
} typeFLCTL_FLCTL_LKGVER_TIMCTLBITS;
sfr volatile typeFLCTL_FLCTL_LKGVER_TIMCTLBITS FLCTL_FLCTL_LKGVER_TIMCTLbits absolute 0x40011110;

 typedef struct tagFLCTL_FLCTL_PROGRAM_TIMCTLBITS {
  union {
    struct {
      unsigned SETUP : 8;
      unsigned ACTIVE : 20;
      unsigned HOLD : 4;
    };
  };
} typeFLCTL_FLCTL_PROGRAM_TIMCTLBITS;
sfr volatile typeFLCTL_FLCTL_PROGRAM_TIMCTLBITS FLCTL_FLCTL_PROGRAM_TIMCTLbits absolute 0x40011114;

 typedef struct tagFLCTL_FLCTL_ERASE_TIMCTLBITS {
  union {
    struct {
      unsigned SETUP : 8;
      unsigned ACTIVE : 20;
      unsigned HOLD : 4;
    };
  };
} typeFLCTL_FLCTL_ERASE_TIMCTLBITS;
sfr volatile typeFLCTL_FLCTL_ERASE_TIMCTLBITS FLCTL_FLCTL_ERASE_TIMCTLbits absolute 0x40011118;

 typedef struct tagFLCTL_FLCTL_MASSERASE_TIMCTLBITS {
  union {
    struct {
      unsigned BOOST_ACTIVE : 8;
      unsigned BOOST_HOLD : 8;
      unsigned : 16;
    };
  };
} typeFLCTL_FLCTL_MASSERASE_TIMCTLBITS;
sfr volatile typeFLCTL_FLCTL_MASSERASE_TIMCTLBITS FLCTL_FLCTL_MASSERASE_TIMCTLbits absolute 0x4001111C;

 typedef struct tagFLCTL_FLCTL_BURSTPRG_TIMCTLBITS {
  union {
    struct {
      unsigned : 8;
      unsigned ACTIVE : 20;
      unsigned : 4;
    };
  };
} typeFLCTL_FLCTL_BURSTPRG_TIMCTLBITS;
sfr volatile typeFLCTL_FLCTL_BURSTPRG_TIMCTLBITS FLCTL_FLCTL_BURSTPRG_TIMCTLbits absolute 0x40011120;

 typedef struct tagFLCTL_FLCTL_TRIMCFG_CTLBITS {
  union {
    struct {
      unsigned TRIM_EN_0 : 1;
      unsigned RED_EN_0 : 1;
      unsigned TRIM_EN_1 : 1;
      unsigned RED_EN_1 : 1;
      unsigned : 12;
      unsigned RED_COL_BNK0 : 8;
      unsigned RED_COL_BNK1 : 8;
    };
  };
} typeFLCTL_FLCTL_TRIMCFG_CTLBITS;
sfr volatile typeFLCTL_FLCTL_TRIMCFG_CTLBITS FLCTL_FLCTL_TRIMCFG_CTLbits absolute 0x40011300;

 typedef struct tagFLCTL_FLCTL_TRIMCFG0BITS {
  union {
    struct {
      unsigned PRGTRIM : 3;
      unsigned EVTRIM : 4;
      unsigned SALD_TRIM : 3;
      unsigned SAPR_DLY : 2;
      unsigned ENWRD_DLY : 2;
      unsigned SPARETRIM_RT : 2;
      unsigned PDIODE_TEST : 1;
      unsigned SPARETRIM_LT : 2;
      unsigned : 13;
    };
  };
} typeFLCTL_FLCTL_TRIMCFG0BITS;
sfr volatile typeFLCTL_FLCTL_TRIMCFG0BITS FLCTL_FLCTL_TRIMCFG0bits absolute 0x40011304;

 typedef struct tagFLCTL_FLCTL_TRIMCFG1BITS {
  union {
    struct {
      unsigned READ_CT : 8;
      unsigned PRGVER_CT : 8;
      unsigned ERSVER_CT : 8;
      unsigned LKGVER_CT : 8;
    };
  };
} typeFLCTL_FLCTL_TRIMCFG1BITS;
sfr volatile typeFLCTL_FLCTL_TRIMCFG1BITS FLCTL_FLCTL_TRIMCFG1bits absolute 0x40011308;

 typedef struct tagFLCTL_FLCTL_TRIMCFG2BITS {
  union {
    struct {
      unsigned RDMRG0_CT : 8;
      unsigned RDMRG1_CT : 8;
      unsigned RDMRG0B_CT : 8;
      unsigned RDMRG1B_CT : 8;
    };
  };
} typeFLCTL_FLCTL_TRIMCFG2BITS;
sfr volatile typeFLCTL_FLCTL_TRIMCFG2BITS FLCTL_FLCTL_TRIMCFG2bits absolute 0x4001130C;

 typedef struct tagFLCTL_FLCTL_PTRIMCFG0BITS {
  union {
    struct {
      unsigned PRG_VHVCT : 10;
      unsigned PRGVER_VHVCT : 10;
      unsigned ERS_VHVCT : 10;
      unsigned : 2;
    };
  };
} typeFLCTL_FLCTL_PTRIMCFG0BITS;
sfr volatile typeFLCTL_FLCTL_PTRIMCFG0BITS FLCTL_FLCTL_PTRIMCFG0bits absolute 0x40011310;

 typedef struct tagFLCTL_FLCTL_PTRIMCFG1BITS {
  union {
    struct {
      unsigned VWLCT : 6;
      unsigned : 2;
      unsigned VSLCT : 6;
      unsigned : 2;
      unsigned VINHCT : 6;
      unsigned FOSCCT : 6;
      unsigned IREFCT : 4;
    };
  };
} typeFLCTL_FLCTL_PTRIMCFG1BITS;
sfr volatile typeFLCTL_FLCTL_PTRIMCFG1BITS FLCTL_FLCTL_PTRIMCFG1bits absolute 0x40011314;

 typedef struct tagFLCTL_FLCTL_BANK0_MSTENGR_WEPROTBITS {
  union {
    struct {
      unsigned PROT0 : 1;
      unsigned PROT1 : 1;
      unsigned PROT2 : 1;
      unsigned PROT3 : 1;
      unsigned : 28;
    };
  };
} typeFLCTL_FLCTL_BANK0_MSTENGR_WEPROTBITS;
sfr volatile typeFLCTL_FLCTL_BANK0_MSTENGR_WEPROTBITS FLCTL_FLCTL_BANK0_MSTENGR_WEPROTbits absolute 0x40011320;

 typedef struct tagFLCTL_FLCTL_BANK0_MSTINFO_WEPROTBITS {
  union {
    struct {
      unsigned PROT0 : 1;
      unsigned PROT1 : 1;
      unsigned : 30;
    };
  };
} typeFLCTL_FLCTL_BANK0_MSTINFO_WEPROTBITS;
sfr volatile typeFLCTL_FLCTL_BANK0_MSTINFO_WEPROTBITS FLCTL_FLCTL_BANK0_MSTINFO_WEPROTbits absolute 0x40011324;

 typedef struct tagFLCTL_FLCTL_BANK0_MSTMAIN_WEPROTBITS {
  union {
    struct {
      unsigned PROT0 : 1;
      unsigned PROT1 : 1;
      unsigned PROT2 : 1;
      unsigned PROT3 : 1;
      unsigned PROT4 : 1;
      unsigned PROT5 : 1;
      unsigned PROT6 : 1;
      unsigned PROT7 : 1;
      unsigned PROT8 : 1;
      unsigned PROT9 : 1;
      unsigned PROT10 : 1;
      unsigned PROT11 : 1;
      unsigned PROT12 : 1;
      unsigned PROT13 : 1;
      unsigned PROT14 : 1;
      unsigned PROT15 : 1;
      unsigned PROT16 : 1;
      unsigned PROT17 : 1;
      unsigned PROT18 : 1;
      unsigned PROT19 : 1;
      unsigned PROT20 : 1;
      unsigned PROT21 : 1;
      unsigned PROT22 : 1;
      unsigned PROT23 : 1;
      unsigned PROT24 : 1;
      unsigned PROT25 : 1;
      unsigned PROT26 : 1;
      unsigned PROT27 : 1;
      unsigned PROT28 : 1;
      unsigned PROT29 : 1;
      unsigned PROT30 : 1;
      unsigned PROT31 : 1;
    };
  };
} typeFLCTL_FLCTL_BANK0_MSTMAIN_WEPROTBITS;
sfr volatile typeFLCTL_FLCTL_BANK0_MSTMAIN_WEPROTBITS FLCTL_FLCTL_BANK0_MSTMAIN_WEPROTbits absolute 0x40011328;

 typedef struct tagFLCTL_FLCTL_BANK1_MSTENGR_WEPROTBITS {
  union {
    struct {
      unsigned PROT0 : 1;
      unsigned PROT1 : 1;
      unsigned PROT2 : 1;
      unsigned PROT3 : 1;
      unsigned : 28;
    };
  };
} typeFLCTL_FLCTL_BANK1_MSTENGR_WEPROTBITS;
sfr volatile typeFLCTL_FLCTL_BANK1_MSTENGR_WEPROTBITS FLCTL_FLCTL_BANK1_MSTENGR_WEPROTbits absolute 0x40011330;

 typedef struct tagFLCTL_FLCTL_BANK1_MSTINFO_WEPROTBITS {
  union {
    struct {
      unsigned PROT0 : 1;
      unsigned PROT1 : 1;
      unsigned : 30;
    };
  };
} typeFLCTL_FLCTL_BANK1_MSTINFO_WEPROTBITS;
sfr volatile typeFLCTL_FLCTL_BANK1_MSTINFO_WEPROTBITS FLCTL_FLCTL_BANK1_MSTINFO_WEPROTbits absolute 0x40011334;

 typedef struct tagFLCTL_FLCTL_BANK1_MSTMAIN_WEPROTBITS {
  union {
    struct {
      unsigned PROT0 : 1;
      unsigned PROT1 : 1;
      unsigned PROT2 : 1;
      unsigned PROT3 : 1;
      unsigned PROT4 : 1;
      unsigned PROT5 : 1;
      unsigned PROT6 : 1;
      unsigned PROT7 : 1;
      unsigned PROT8 : 1;
      unsigned PROT9 : 1;
      unsigned PROT10 : 1;
      unsigned PROT11 : 1;
      unsigned PROT12 : 1;
      unsigned PROT13 : 1;
      unsigned PROT14 : 1;
      unsigned PROT15 : 1;
      unsigned PROT16 : 1;
      unsigned PROT17 : 1;
      unsigned PROT18 : 1;
      unsigned PROT19 : 1;
      unsigned PROT20 : 1;
      unsigned PROT21 : 1;
      unsigned PROT22 : 1;
      unsigned PROT23 : 1;
      unsigned PROT24 : 1;
      unsigned PROT25 : 1;
      unsigned PROT26 : 1;
      unsigned PROT27 : 1;
      unsigned PROT28 : 1;
      unsigned PROT29 : 1;
      unsigned PROT30 : 1;
      unsigned PROT31 : 1;
    };
  };
} typeFLCTL_FLCTL_BANK1_MSTMAIN_WEPROTBITS;
sfr volatile typeFLCTL_FLCTL_BANK1_MSTMAIN_WEPROTBITS FLCTL_FLCTL_BANK1_MSTMAIN_WEPROTbits absolute 0x40011338;

 typedef struct tagFLCTL_FLCTL_BANK0_TEST_CTLBITS {
  union {
    struct {
      unsigned RDCLK : 1;
      unsigned CTRLCLK : 1;
      unsigned ADDR_OV : 1;
      unsigned DATA_OV : 1;
      unsigned MODE_OV : 1;
      unsigned RDW_OV : 1;
      unsigned OTP_OV : 1;
      unsigned ENGR_OV : 1;
      unsigned RD2T0I_OV : 1;
      unsigned NOCOL_OV : 1;
      unsigned PRCOL_OV : 1;
      unsigned CE_OV : 1;
      unsigned BNK_SCANEN : 1;
      unsigned : 3;
      unsigned TEZ : 1;
      unsigned TCR : 7;
      unsigned : 8;
    };
  };
} typeFLCTL_FLCTL_BANK0_TEST_CTLBITS;
sfr volatile typeFLCTL_FLCTL_BANK0_TEST_CTLBITS FLCTL_FLCTL_BANK0_TEST_CTLbits absolute 0x40011700;

 typedef struct tagFLCTL_FLCTL_BANK0_TEST_CTLOVERBITS {
  union {
    struct {
      unsigned ADDR : 16;
      unsigned MODE : 4;
      unsigned RDWORD : 8;
      unsigned OTP : 1;
      unsigned ENGR : 1;
      unsigned RD2T0I : 1;
      unsigned CE : 1;
    };
  };
} typeFLCTL_FLCTL_BANK0_TEST_CTLOVERBITS;
sfr volatile typeFLCTL_FLCTL_BANK0_TEST_CTLOVERBITS FLCTL_FLCTL_BANK0_TEST_CTLOVERbits absolute 0x40011704;

 typedef struct tagFLCTL_FLCTL_BANK1_TEST_CTLBITS {
  union {
    struct {
      unsigned RDCLK : 1;
      unsigned CTRLCLK : 1;
      unsigned ADDR_OV : 1;
      unsigned DATA_OV : 1;
      unsigned MODE_OV : 1;
      unsigned RDW_OV : 1;
      unsigned OTP_OV : 1;
      unsigned ENGR_OV : 1;
      unsigned RD2T0I_OV : 1;
      unsigned NOCOL_OV : 1;
      unsigned PRCOL_OV : 1;
      unsigned CE_OV : 1;
      unsigned BNK_SCANEN : 1;
      unsigned : 3;
      unsigned TEZ : 1;
      unsigned TCR : 7;
      unsigned : 8;
    };
  };
} typeFLCTL_FLCTL_BANK1_TEST_CTLBITS;
sfr volatile typeFLCTL_FLCTL_BANK1_TEST_CTLBITS FLCTL_FLCTL_BANK1_TEST_CTLbits absolute 0x40011708;

 typedef struct tagFLCTL_FLCTL_BANK1_TEST_CTLOVERBITS {
  union {
    struct {
      unsigned ADDR : 16;
      unsigned MODE : 4;
      unsigned RDWORD : 8;
      unsigned OTP : 1;
      unsigned ENGR : 1;
      unsigned RD2T0I : 1;
      unsigned CE : 1;
    };
  };
} typeFLCTL_FLCTL_BANK1_TEST_CTLOVERBITS;
sfr volatile typeFLCTL_FLCTL_BANK1_TEST_CTLOVERBITS FLCTL_FLCTL_BANK1_TEST_CTLOVERbits absolute 0x4001170C;

 typedef struct tagFLCTL_FLCTL_TESTPMP_CTLOVERBITS {
  union {
    struct {
      unsigned MODE_OV : 1;
      unsigned EXE_OV : 1;
      unsigned PWRDN_OV : 1;
      unsigned VHVCT_OV : 1;
      unsigned VHVCT_VAL : 10;
      unsigned EXE_VAL : 1;
      unsigned PWRDN_VAL : 1;
      unsigned RESETz_OV : 1;
      unsigned TCR : 7;
      unsigned PMODE_VAL : 4;
      unsigned RESETz_VAL : 1;
      unsigned : 3;
    };
  };
} typeFLCTL_FLCTL_TESTPMP_CTLOVERBITS;
sfr volatile typeFLCTL_FLCTL_TESTPMP_CTLOVERBITS FLCTL_FLCTL_TESTPMP_CTLOVERbits absolute 0x40011710;

 typedef struct tagFLCTL_FLCTL_RDBRST_DATACMP0BITS {
  union {
    struct {
      unsigned DATACMP : 32;
    };
  };
} typeFLCTL_FLCTL_RDBRST_DATACMP0BITS;
sfr volatile typeFLCTL_FLCTL_RDBRST_DATACMP0BITS FLCTL_FLCTL_RDBRST_DATACMP0bits absolute 0x40011720;

 typedef struct tagFLCTL_FLCTL_RDBRST_DATACMP1BITS {
  union {
    struct {
      unsigned DATACMP : 32;
    };
  };
} typeFLCTL_FLCTL_RDBRST_DATACMP1BITS;
sfr volatile typeFLCTL_FLCTL_RDBRST_DATACMP1BITS FLCTL_FLCTL_RDBRST_DATACMP1bits absolute 0x40011724;

 typedef struct tagFLCTL_FLCTL_RDBRST_DATACMP2BITS {
  union {
    struct {
      unsigned DATACMP : 32;
    };
  };
} typeFLCTL_FLCTL_RDBRST_DATACMP2BITS;
sfr volatile typeFLCTL_FLCTL_RDBRST_DATACMP2BITS FLCTL_FLCTL_RDBRST_DATACMP2bits absolute 0x40011728;

 typedef struct tagFLCTL_FLCTL_RDBRST_DATACMP3BITS {
  union {
    struct {
      unsigned DATACMP : 32;
    };
  };
} typeFLCTL_FLCTL_RDBRST_DATACMP3BITS;
sfr volatile typeFLCTL_FLCTL_RDBRST_DATACMP3BITS FLCTL_FLCTL_RDBRST_DATACMP3bits absolute 0x4001172C;

 typedef struct tagFLCTL_FLCTL_RDBRST_EXTDATACMPBITS {
  union {
    struct {
      unsigned PAR_CMP : 1;
      unsigned REDQ_CMP : 1;
      unsigned : 10;
      unsigned PAR0_STAT : 1;
      unsigned PAR1_STAT : 1;
      unsigned PAR2_STAT : 1;
      unsigned PAR3_STAT : 1;
      unsigned PAR0 : 1;
      unsigned PAR1 : 1;
      unsigned PAR2 : 1;
      unsigned PAR3 : 1;
      unsigned REDQ : 1;
      unsigned : 11;
    };
  };
} typeFLCTL_FLCTL_RDBRST_EXTDATACMPBITS;
sfr volatile typeFLCTL_FLCTL_RDBRST_EXTDATACMPBITS FLCTL_FLCTL_RDBRST_EXTDATACMPbits absolute 0x40011730;

 typedef struct tagADC14_ADC14CTL0BITS {
  union {
    struct {
      unsigned ADC14SC : 1;
      unsigned ADC14ENC : 1;
      unsigned : 2;
      unsigned ADC14ON : 1;
      unsigned : 2;
      unsigned ADC14MSC : 1;
      unsigned ADC14SHT0 : 4;
      unsigned ADC14SHT1 : 4;
      unsigned ADC14BUSY : 1;
      unsigned ADC14CONSEQ : 2;
      unsigned ADC14SSEL : 3;
      unsigned ADC14DIV : 3;
      unsigned ADC14ISSH : 1;
      unsigned ADC14SHP : 1;
      unsigned ADC14SHS : 3;
      unsigned ADC14PDIV : 2;
    };
  };
} typeADC14_ADC14CTL0BITS;
sfr volatile typeADC14_ADC14CTL0BITS ADC14_ADC14CTL0bits absolute 0x40012000;

 typedef struct tagADC14_ADC14CTL1BITS {
  union {
    struct {
      unsigned ADC14PWRMD : 2;
      unsigned ADC14REFBURST : 1;
      unsigned ADC14DF : 1;
      unsigned ADC14RES : 2;
      unsigned : 10;
      unsigned ADC14CSTARTADD : 5;
      unsigned : 1;
      unsigned ADC14BATMAP : 1;
      unsigned ADC14TCMAP : 1;
      unsigned ADC14CH0MAP : 1;
      unsigned ADC14CH1MAP : 1;
      unsigned ADC14CH2MAP : 1;
      unsigned ADC14CH3MAP : 1;
      unsigned : 4;
    };
  };
} typeADC14_ADC14CTL1BITS;
sfr volatile typeADC14_ADC14CTL1BITS ADC14_ADC14CTL1bits absolute 0x40012004;

 typedef struct tagADC14_ADC14LO0BITS {
  union {
    struct {
      unsigned ADC14LO0 : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14LO0BITS;
sfr volatile typeADC14_ADC14LO0BITS ADC14_ADC14LO0bits absolute 0x40012008;

 typedef struct tagADC14_ADC14HI0BITS {
  union {
    struct {
      unsigned ADC14HI0 : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14HI0BITS;
sfr volatile typeADC14_ADC14HI0BITS ADC14_ADC14HI0bits absolute 0x4001200C;

 typedef struct tagADC14_ADC14LO1BITS {
  union {
    struct {
      unsigned ADC14LO1 : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14LO1BITS;
sfr volatile typeADC14_ADC14LO1BITS ADC14_ADC14LO1bits absolute 0x40012010;

 typedef struct tagADC14_ADC14HI1BITS {
  union {
    struct {
      unsigned ADC14HI1 : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14HI1BITS;
sfr volatile typeADC14_ADC14HI1BITS ADC14_ADC14HI1bits absolute 0x40012014;

 typedef struct tagADC14_ADC14MCTL0BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL0BITS;
sfr volatile typeADC14_ADC14MCTL0BITS ADC14_ADC14MCTL0bits absolute 0x40012018;

 typedef struct tagADC14_ADC14MCTL1BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL1BITS;
sfr volatile typeADC14_ADC14MCTL1BITS ADC14_ADC14MCTL1bits absolute 0x4001201C;

 typedef struct tagADC14_ADC14MCTL2BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL2BITS;
sfr volatile typeADC14_ADC14MCTL2BITS ADC14_ADC14MCTL2bits absolute 0x40012020;

 typedef struct tagADC14_ADC14MCTL3BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL3BITS;
sfr volatile typeADC14_ADC14MCTL3BITS ADC14_ADC14MCTL3bits absolute 0x40012024;

 typedef struct tagADC14_ADC14MCTL4BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL4BITS;
sfr volatile typeADC14_ADC14MCTL4BITS ADC14_ADC14MCTL4bits absolute 0x40012028;

 typedef struct tagADC14_ADC14MCTL5BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL5BITS;
sfr volatile typeADC14_ADC14MCTL5BITS ADC14_ADC14MCTL5bits absolute 0x4001202C;

 typedef struct tagADC14_ADC14MCTL6BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL6BITS;
sfr volatile typeADC14_ADC14MCTL6BITS ADC14_ADC14MCTL6bits absolute 0x40012030;

 typedef struct tagADC14_ADC14MCTL7BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL7BITS;
sfr volatile typeADC14_ADC14MCTL7BITS ADC14_ADC14MCTL7bits absolute 0x40012034;

 typedef struct tagADC14_ADC14MCTL8BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL8BITS;
sfr volatile typeADC14_ADC14MCTL8BITS ADC14_ADC14MCTL8bits absolute 0x40012038;

 typedef struct tagADC14_ADC14MCTL9BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL9BITS;
sfr volatile typeADC14_ADC14MCTL9BITS ADC14_ADC14MCTL9bits absolute 0x4001203C;

 typedef struct tagADC14_ADC14MCTL10BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL10BITS;
sfr volatile typeADC14_ADC14MCTL10BITS ADC14_ADC14MCTL10bits absolute 0x40012040;

 typedef struct tagADC14_ADC14MCTL11BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL11BITS;
sfr volatile typeADC14_ADC14MCTL11BITS ADC14_ADC14MCTL11bits absolute 0x40012044;

 typedef struct tagADC14_ADC14MCTL12BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL12BITS;
sfr volatile typeADC14_ADC14MCTL12BITS ADC14_ADC14MCTL12bits absolute 0x40012048;

 typedef struct tagADC14_ADC14MCTL13BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL13BITS;
sfr volatile typeADC14_ADC14MCTL13BITS ADC14_ADC14MCTL13bits absolute 0x4001204C;

 typedef struct tagADC14_ADC14MCTL14BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL14BITS;
sfr volatile typeADC14_ADC14MCTL14BITS ADC14_ADC14MCTL14bits absolute 0x40012050;

 typedef struct tagADC14_ADC14MCTL15BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL15BITS;
sfr volatile typeADC14_ADC14MCTL15BITS ADC14_ADC14MCTL15bits absolute 0x40012054;

 typedef struct tagADC14_ADC14MCTL16BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL16BITS;
sfr volatile typeADC14_ADC14MCTL16BITS ADC14_ADC14MCTL16bits absolute 0x40012058;

 typedef struct tagADC14_ADC14MCTL17BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL17BITS;
sfr volatile typeADC14_ADC14MCTL17BITS ADC14_ADC14MCTL17bits absolute 0x4001205C;

 typedef struct tagADC14_ADC14MCTL18BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL18BITS;
sfr volatile typeADC14_ADC14MCTL18BITS ADC14_ADC14MCTL18bits absolute 0x40012060;

 typedef struct tagADC14_ADC14MCTL19BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL19BITS;
sfr volatile typeADC14_ADC14MCTL19BITS ADC14_ADC14MCTL19bits absolute 0x40012064;

 typedef struct tagADC14_ADC14MCTL20BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL20BITS;
sfr volatile typeADC14_ADC14MCTL20BITS ADC14_ADC14MCTL20bits absolute 0x40012068;

 typedef struct tagADC14_ADC14MCTL21BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL21BITS;
sfr volatile typeADC14_ADC14MCTL21BITS ADC14_ADC14MCTL21bits absolute 0x4001206C;

 typedef struct tagADC14_ADC14MCTL22BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL22BITS;
sfr volatile typeADC14_ADC14MCTL22BITS ADC14_ADC14MCTL22bits absolute 0x40012070;

 typedef struct tagADC14_ADC14MCTL23BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL23BITS;
sfr volatile typeADC14_ADC14MCTL23BITS ADC14_ADC14MCTL23bits absolute 0x40012074;

 typedef struct tagADC14_ADC14MCTL24BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL24BITS;
sfr volatile typeADC14_ADC14MCTL24BITS ADC14_ADC14MCTL24bits absolute 0x40012078;

 typedef struct tagADC14_ADC14MCTL25BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL25BITS;
sfr volatile typeADC14_ADC14MCTL25BITS ADC14_ADC14MCTL25bits absolute 0x4001207C;

 typedef struct tagADC14_ADC14MCTL26BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL26BITS;
sfr volatile typeADC14_ADC14MCTL26BITS ADC14_ADC14MCTL26bits absolute 0x40012080;

 typedef struct tagADC14_ADC14MCTL27BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL27BITS;
sfr volatile typeADC14_ADC14MCTL27BITS ADC14_ADC14MCTL27bits absolute 0x40012084;

 typedef struct tagADC14_ADC14MCTL28BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL28BITS;
sfr volatile typeADC14_ADC14MCTL28BITS ADC14_ADC14MCTL28bits absolute 0x40012088;

 typedef struct tagADC14_ADC14MCTL29BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL29BITS;
sfr volatile typeADC14_ADC14MCTL29BITS ADC14_ADC14MCTL29bits absolute 0x4001208C;

 typedef struct tagADC14_ADC14MCTL30BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL30BITS;
sfr volatile typeADC14_ADC14MCTL30BITS ADC14_ADC14MCTL30bits absolute 0x40012090;

 typedef struct tagADC14_ADC14MCTL31BITS {
  union {
    struct {
      unsigned ADC14INCH : 5;
      unsigned : 2;
      unsigned ADC14EOS : 1;
      unsigned ADC14VRSEL : 4;
      unsigned : 1;
      unsigned ADC14DIF : 1;
      unsigned ADC14WINC : 1;
      unsigned ADC14WINCTH : 1;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MCTL31BITS;
sfr volatile typeADC14_ADC14MCTL31BITS ADC14_ADC14MCTL31bits absolute 0x40012094;

 typedef struct tagADC14_ADC14MEM0BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM0BITS;
sfr volatile typeADC14_ADC14MEM0BITS ADC14_ADC14MEM0bits absolute 0x40012098;

 typedef struct tagADC14_ADC14MEM1BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM1BITS;
sfr volatile typeADC14_ADC14MEM1BITS ADC14_ADC14MEM1bits absolute 0x4001209C;

 typedef struct tagADC14_ADC14MEM2BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM2BITS;
sfr volatile typeADC14_ADC14MEM2BITS ADC14_ADC14MEM2bits absolute 0x400120A0;

 typedef struct tagADC14_ADC14MEM3BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM3BITS;
sfr volatile typeADC14_ADC14MEM3BITS ADC14_ADC14MEM3bits absolute 0x400120A4;

 typedef struct tagADC14_ADC14MEM4BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM4BITS;
sfr volatile typeADC14_ADC14MEM4BITS ADC14_ADC14MEM4bits absolute 0x400120A8;

 typedef struct tagADC14_ADC14MEM5BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM5BITS;
sfr volatile typeADC14_ADC14MEM5BITS ADC14_ADC14MEM5bits absolute 0x400120AC;

 typedef struct tagADC14_ADC14MEM6BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM6BITS;
sfr volatile typeADC14_ADC14MEM6BITS ADC14_ADC14MEM6bits absolute 0x400120B0;

 typedef struct tagADC14_ADC14MEM7BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM7BITS;
sfr volatile typeADC14_ADC14MEM7BITS ADC14_ADC14MEM7bits absolute 0x400120B4;

 typedef struct tagADC14_ADC14MEM8BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM8BITS;
sfr volatile typeADC14_ADC14MEM8BITS ADC14_ADC14MEM8bits absolute 0x400120B8;

 typedef struct tagADC14_ADC14MEM9BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM9BITS;
sfr volatile typeADC14_ADC14MEM9BITS ADC14_ADC14MEM9bits absolute 0x400120BC;

 typedef struct tagADC14_ADC14MEM10BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM10BITS;
sfr volatile typeADC14_ADC14MEM10BITS ADC14_ADC14MEM10bits absolute 0x400120C0;

 typedef struct tagADC14_ADC14MEM11BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM11BITS;
sfr volatile typeADC14_ADC14MEM11BITS ADC14_ADC14MEM11bits absolute 0x400120C4;

 typedef struct tagADC14_ADC14MEM12BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM12BITS;
sfr volatile typeADC14_ADC14MEM12BITS ADC14_ADC14MEM12bits absolute 0x400120C8;

 typedef struct tagADC14_ADC14MEM13BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM13BITS;
sfr volatile typeADC14_ADC14MEM13BITS ADC14_ADC14MEM13bits absolute 0x400120CC;

 typedef struct tagADC14_ADC14MEM14BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM14BITS;
sfr volatile typeADC14_ADC14MEM14BITS ADC14_ADC14MEM14bits absolute 0x400120D0;

 typedef struct tagADC14_ADC14MEM15BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM15BITS;
sfr volatile typeADC14_ADC14MEM15BITS ADC14_ADC14MEM15bits absolute 0x400120D4;

 typedef struct tagADC14_ADC14MEM16BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM16BITS;
sfr volatile typeADC14_ADC14MEM16BITS ADC14_ADC14MEM16bits absolute 0x400120D8;

 typedef struct tagADC14_ADC14MEM17BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM17BITS;
sfr volatile typeADC14_ADC14MEM17BITS ADC14_ADC14MEM17bits absolute 0x400120DC;

 typedef struct tagADC14_ADC14MEM18BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM18BITS;
sfr volatile typeADC14_ADC14MEM18BITS ADC14_ADC14MEM18bits absolute 0x400120E0;

 typedef struct tagADC14_ADC14MEM19BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM19BITS;
sfr volatile typeADC14_ADC14MEM19BITS ADC14_ADC14MEM19bits absolute 0x400120E4;

 typedef struct tagADC14_ADC14MEM20BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM20BITS;
sfr volatile typeADC14_ADC14MEM20BITS ADC14_ADC14MEM20bits absolute 0x400120E8;

 typedef struct tagADC14_ADC14MEM21BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM21BITS;
sfr volatile typeADC14_ADC14MEM21BITS ADC14_ADC14MEM21bits absolute 0x400120EC;

 typedef struct tagADC14_ADC14MEM22BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM22BITS;
sfr volatile typeADC14_ADC14MEM22BITS ADC14_ADC14MEM22bits absolute 0x400120F0;

 typedef struct tagADC14_ADC14MEM23BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM23BITS;
sfr volatile typeADC14_ADC14MEM23BITS ADC14_ADC14MEM23bits absolute 0x400120F4;

 typedef struct tagADC14_ADC14MEM24BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM24BITS;
sfr volatile typeADC14_ADC14MEM24BITS ADC14_ADC14MEM24bits absolute 0x400120F8;

 typedef struct tagADC14_ADC14MEM25BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM25BITS;
sfr volatile typeADC14_ADC14MEM25BITS ADC14_ADC14MEM25bits absolute 0x400120FC;

 typedef struct tagADC14_ADC14MEM26BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM26BITS;
sfr volatile typeADC14_ADC14MEM26BITS ADC14_ADC14MEM26bits absolute 0x40012100;

 typedef struct tagADC14_ADC14MEM27BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM27BITS;
sfr volatile typeADC14_ADC14MEM27BITS ADC14_ADC14MEM27bits absolute 0x40012104;

 typedef struct tagADC14_ADC14MEM28BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM28BITS;
sfr volatile typeADC14_ADC14MEM28BITS ADC14_ADC14MEM28bits absolute 0x40012108;

 typedef struct tagADC14_ADC14MEM29BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM29BITS;
sfr volatile typeADC14_ADC14MEM29BITS ADC14_ADC14MEM29bits absolute 0x4001210C;

 typedef struct tagADC14_ADC14MEM30BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM30BITS;
sfr volatile typeADC14_ADC14MEM30BITS ADC14_ADC14MEM30bits absolute 0x40012110;

 typedef struct tagADC14_ADC14MEM31BITS {
  union {
    struct {
      unsigned Conversion_Results : 16;
      unsigned : 16;
    };
  };
} typeADC14_ADC14MEM31BITS;
sfr volatile typeADC14_ADC14MEM31BITS ADC14_ADC14MEM31bits absolute 0x40012114;

 typedef struct tagADC14_ADC14IER0BITS {
  union {
    struct {
      unsigned ADC14IE0 : 1;
      unsigned ADC14IE1 : 1;
      unsigned ADC14IE2 : 1;
      unsigned ADC14IE3 : 1;
      unsigned ADC14IE4 : 1;
      unsigned ADC14IE5 : 1;
      unsigned ADC14IE6 : 1;
      unsigned ADC14IE7 : 1;
      unsigned ADC14IE8 : 1;
      unsigned ADC14IE9 : 1;
      unsigned ADC14IE10 : 1;
      unsigned ADC14IE11 : 1;
      unsigned ADC14IE12 : 1;
      unsigned ADC14IE13 : 1;
      unsigned ADC14IE14 : 1;
      unsigned ADC14IE15 : 1;
      unsigned ADC14IE16 : 1;
      unsigned ADC14IE17 : 1;
      unsigned ADC14IE18 : 1;
      unsigned ADC14IE19 : 1;
      unsigned ADC14IE20 : 1;
      unsigned ADC14IE21 : 1;
      unsigned ADC14IE22 : 1;
      unsigned ADC14IE23 : 1;
      unsigned ADC14IE24 : 1;
      unsigned ADC14IE25 : 1;
      unsigned ADC14IE26 : 1;
      unsigned ADC14IE27 : 1;
      unsigned ADC14IE28 : 1;
      unsigned ADC14IE29 : 1;
      unsigned ADC14IE30 : 1;
      unsigned ADC14IE31 : 1;
    };
  };
} typeADC14_ADC14IER0BITS;
sfr volatile typeADC14_ADC14IER0BITS ADC14_ADC14IER0bits absolute 0x4001213C;

 typedef struct tagADC14_ADC14IER1BITS {
  union {
    struct {
      unsigned : 1;
      unsigned ADC14INIE : 1;
      unsigned ADC14LOIE : 1;
      unsigned ADC14HIIE : 1;
      unsigned ADC14OVIE : 1;
      unsigned ADC14TOVIE : 1;
      unsigned ADC14RDYIE : 1;
      unsigned : 25;
    };
  };
} typeADC14_ADC14IER1BITS;
sfr volatile typeADC14_ADC14IER1BITS ADC14_ADC14IER1bits absolute 0x40012140;

 typedef struct tagADC14_ADC14IFGR0BITS {
  union {
    struct {
      unsigned ADC14IFG0 : 1;
      unsigned ADC14IFG1 : 1;
      unsigned ADC14IFG2 : 1;
      unsigned ADC14IFG3 : 1;
      unsigned ADC14IFG4 : 1;
      unsigned ADC14IFG5 : 1;
      unsigned ADC14IFG6 : 1;
      unsigned ADC14IFG7 : 1;
      unsigned ADC14IFG8 : 1;
      unsigned ADC14IFG9 : 1;
      unsigned ADC14IFG10 : 1;
      unsigned ADC14IFG11 : 1;
      unsigned ADC14IFG12 : 1;
      unsigned ADC14IFG13 : 1;
      unsigned ADC14IFG14 : 1;
      unsigned ADC14IFG15 : 1;
      unsigned ADC14IFG16 : 1;
      unsigned ADC14IFG17 : 1;
      unsigned ADC14IFG18 : 1;
      unsigned ADC14IFG19 : 1;
      unsigned ADC14IFG20 : 1;
      unsigned ADC14IFG21 : 1;
      unsigned ADC14IFG22 : 1;
      unsigned ADC14IFG23 : 1;
      unsigned ADC14IFG24 : 1;
      unsigned ADC14IFG25 : 1;
      unsigned ADC14IFG26 : 1;
      unsigned ADC14IFG27 : 1;
      unsigned ADC14IFG28 : 1;
      unsigned ADC14IFG29 : 1;
      unsigned ADC14IFG30 : 1;
      unsigned ADC14IFG31 : 1;
    };
  };
} typeADC14_ADC14IFGR0BITS;
sfr volatile typeADC14_ADC14IFGR0BITS ADC14_ADC14IFGR0bits absolute 0x40012144;

 typedef struct tagADC14_ADC14IFGR1BITS {
  union {
    struct {
      unsigned : 1;
      unsigned ADC14INIFG : 1;
      unsigned ADC14LOIFG : 1;
      unsigned ADC14HIIFG : 1;
      unsigned ADC14OVIFG : 1;
      unsigned ADC14TOVIFG : 1;
      unsigned ADC14RDYIFG : 1;
      unsigned : 25;
    };
  };
} typeADC14_ADC14IFGR1BITS;
sfr volatile typeADC14_ADC14IFGR1BITS ADC14_ADC14IFGR1bits absolute 0x40012148;

 typedef struct tagADC14_ADC14CLRIFGR0BITS {
  union {
    struct {
      unsigned CLRADC14IFG0 : 1;
      unsigned CLRADC14IFG1 : 1;
      unsigned CLRADC14IFG2 : 1;
      unsigned CLRADC14IFG3 : 1;
      unsigned CLRADC14IFG4 : 1;
      unsigned CLRADC14IFG5 : 1;
      unsigned CLRADC14IFG6 : 1;
      unsigned CLRADC14IFG7 : 1;
      unsigned CLRADC14IFG8 : 1;
      unsigned CLRADC14IFG9 : 1;
      unsigned CLRADC14IFG10 : 1;
      unsigned CLRADC14IFG11 : 1;
      unsigned CLRADC14IFG12 : 1;
      unsigned CLRADC14IFG13 : 1;
      unsigned CLRADC14IFG14 : 1;
      unsigned CLRADC14IFG15 : 1;
      unsigned CLRADC14IFG16 : 1;
      unsigned CLRADC14IFG17 : 1;
      unsigned CLRADC14IFG18 : 1;
      unsigned CLRADC14IFG19 : 1;
      unsigned CLRADC14IFG20 : 1;
      unsigned CLRADC14IFG21 : 1;
      unsigned CLRADC14IFG22 : 1;
      unsigned CLRADC14IFG23 : 1;
      unsigned CLRADC14IFG24 : 1;
      unsigned CLRADC14IFG25 : 1;
      unsigned CLRADC14IFG26 : 1;
      unsigned CLRADC14IFG27 : 1;
      unsigned CLRADC14IFG28 : 1;
      unsigned CLRADC14IFG29 : 1;
      unsigned CLRADC14IFG30 : 1;
      unsigned CLRADC14IFG31 : 1;
    };
  };
} typeADC14_ADC14CLRIFGR0BITS;
sfr volatile typeADC14_ADC14CLRIFGR0BITS ADC14_ADC14CLRIFGR0bits absolute 0x4001214C;

 typedef struct tagADC14_ADC14CLRIFGR1BITS {
  union {
    struct {
      unsigned : 1;
      unsigned CLRADC14INIFG : 1;
      unsigned CLRADC14LOIFG : 1;
      unsigned CLRADC14HIIFG : 1;
      unsigned CLRADC14OVIFG : 1;
      unsigned CLRADC14TOVIFG : 1;
      unsigned CLRADC14RDYIFG : 1;
      unsigned : 25;
    };
  };
} typeADC14_ADC14CLRIFGR1BITS;
sfr volatile typeADC14_ADC14CLRIFGR1BITS ADC14_ADC14CLRIFGR1bits absolute 0x40012150;

 typedef struct tagADC14_ADC14IVBITS {
  union {
    struct {
      unsigned ADC14IV : 32;
    };
  };
} typeADC14_ADC14IVBITS;
sfr volatile typeADC14_ADC14IVBITS ADC14_ADC14IVbits absolute 0x40012154;

 typedef struct tagITM_ITM_STIM0BITS {
  union {
    struct {
      unsigned ITM_STIM0 : 32;
    };
  };
} typeITM_ITM_STIM0BITS;
sfr far volatile typeITM_ITM_STIM0BITS ITM_ITM_STIM0bits absolute 0xE0000000;

 typedef struct tagITM_ITM_STIM1BITS {
  union {
    struct {
      unsigned ITM_STIM1 : 32;
    };
  };
} typeITM_ITM_STIM1BITS;
sfr far volatile typeITM_ITM_STIM1BITS ITM_ITM_STIM1bits absolute 0xE0000004;

 typedef struct tagITM_ITM_STIM2BITS {
  union {
    struct {
      unsigned ITM_STIM2 : 32;
    };
  };
} typeITM_ITM_STIM2BITS;
sfr far volatile typeITM_ITM_STIM2BITS ITM_ITM_STIM2bits absolute 0xE0000008;

 typedef struct tagITM_ITM_STIM3BITS {
  union {
    struct {
      unsigned ITM_STIM3 : 32;
    };
  };
} typeITM_ITM_STIM3BITS;
sfr far volatile typeITM_ITM_STIM3BITS ITM_ITM_STIM3bits absolute 0xE000000C;

 typedef struct tagITM_ITM_STIM4BITS {
  union {
    struct {
      unsigned ITM_STIM4 : 32;
    };
  };
} typeITM_ITM_STIM4BITS;
sfr far volatile typeITM_ITM_STIM4BITS ITM_ITM_STIM4bits absolute 0xE0000010;

 typedef struct tagITM_ITM_STIM5BITS {
  union {
    struct {
      unsigned ITM_STIM5 : 32;
    };
  };
} typeITM_ITM_STIM5BITS;
sfr far volatile typeITM_ITM_STIM5BITS ITM_ITM_STIM5bits absolute 0xE0000014;

 typedef struct tagITM_ITM_STIM6BITS {
  union {
    struct {
      unsigned ITM_STIM6 : 32;
    };
  };
} typeITM_ITM_STIM6BITS;
sfr far volatile typeITM_ITM_STIM6BITS ITM_ITM_STIM6bits absolute 0xE0000018;

 typedef struct tagITM_ITM_STIM7BITS {
  union {
    struct {
      unsigned ITM_STIM7 : 32;
    };
  };
} typeITM_ITM_STIM7BITS;
sfr far volatile typeITM_ITM_STIM7BITS ITM_ITM_STIM7bits absolute 0xE000001C;

 typedef struct tagITM_ITM_STIM8BITS {
  union {
    struct {
      unsigned ITM_STIM8 : 32;
    };
  };
} typeITM_ITM_STIM8BITS;
sfr far volatile typeITM_ITM_STIM8BITS ITM_ITM_STIM8bits absolute 0xE0000020;

 typedef struct tagITM_ITM_STIM9BITS {
  union {
    struct {
      unsigned ITM_STIM9 : 32;
    };
  };
} typeITM_ITM_STIM9BITS;
sfr far volatile typeITM_ITM_STIM9BITS ITM_ITM_STIM9bits absolute 0xE0000024;

 typedef struct tagITM_ITM_STIM10BITS {
  union {
    struct {
      unsigned ITM_STIM10 : 32;
    };
  };
} typeITM_ITM_STIM10BITS;
sfr far volatile typeITM_ITM_STIM10BITS ITM_ITM_STIM10bits absolute 0xE0000028;

 typedef struct tagITM_ITM_STIM11BITS {
  union {
    struct {
      unsigned ITM_STIM11 : 32;
    };
  };
} typeITM_ITM_STIM11BITS;
sfr far volatile typeITM_ITM_STIM11BITS ITM_ITM_STIM11bits absolute 0xE000002C;

 typedef struct tagITM_ITM_STIM12BITS {
  union {
    struct {
      unsigned ITM_STIM12 : 32;
    };
  };
} typeITM_ITM_STIM12BITS;
sfr far volatile typeITM_ITM_STIM12BITS ITM_ITM_STIM12bits absolute 0xE0000030;

 typedef struct tagITM_ITM_STIM13BITS {
  union {
    struct {
      unsigned ITM_STIM13 : 32;
    };
  };
} typeITM_ITM_STIM13BITS;
sfr far volatile typeITM_ITM_STIM13BITS ITM_ITM_STIM13bits absolute 0xE0000034;

 typedef struct tagITM_ITM_STIM14BITS {
  union {
    struct {
      unsigned ITM_STIM14 : 32;
    };
  };
} typeITM_ITM_STIM14BITS;
sfr far volatile typeITM_ITM_STIM14BITS ITM_ITM_STIM14bits absolute 0xE0000038;

 typedef struct tagITM_ITM_STIM15BITS {
  union {
    struct {
      unsigned ITM_STIM15 : 32;
    };
  };
} typeITM_ITM_STIM15BITS;
sfr far volatile typeITM_ITM_STIM15BITS ITM_ITM_STIM15bits absolute 0xE000003C;

 typedef struct tagITM_ITM_STIM16BITS {
  union {
    struct {
      unsigned ITM_STIM16 : 32;
    };
  };
} typeITM_ITM_STIM16BITS;
sfr far volatile typeITM_ITM_STIM16BITS ITM_ITM_STIM16bits absolute 0xE0000040;

 typedef struct tagITM_ITM_STIM17BITS {
  union {
    struct {
      unsigned ITM_STIM17 : 32;
    };
  };
} typeITM_ITM_STIM17BITS;
sfr far volatile typeITM_ITM_STIM17BITS ITM_ITM_STIM17bits absolute 0xE0000044;

 typedef struct tagITM_ITM_STIM18BITS {
  union {
    struct {
      unsigned ITM_STIM18 : 32;
    };
  };
} typeITM_ITM_STIM18BITS;
sfr far volatile typeITM_ITM_STIM18BITS ITM_ITM_STIM18bits absolute 0xE0000048;

 typedef struct tagITM_ITM_STIM19BITS {
  union {
    struct {
      unsigned ITM_STIM19 : 32;
    };
  };
} typeITM_ITM_STIM19BITS;
sfr far volatile typeITM_ITM_STIM19BITS ITM_ITM_STIM19bits absolute 0xE000004C;

 typedef struct tagITM_ITM_STIM20BITS {
  union {
    struct {
      unsigned ITM_STIM20 : 32;
    };
  };
} typeITM_ITM_STIM20BITS;
sfr far volatile typeITM_ITM_STIM20BITS ITM_ITM_STIM20bits absolute 0xE0000050;

 typedef struct tagITM_ITM_STIM21BITS {
  union {
    struct {
      unsigned ITM_STIM21 : 32;
    };
  };
} typeITM_ITM_STIM21BITS;
sfr far volatile typeITM_ITM_STIM21BITS ITM_ITM_STIM21bits absolute 0xE0000054;

 typedef struct tagITM_ITM_STIM22BITS {
  union {
    struct {
      unsigned ITM_STIM22 : 32;
    };
  };
} typeITM_ITM_STIM22BITS;
sfr far volatile typeITM_ITM_STIM22BITS ITM_ITM_STIM22bits absolute 0xE0000058;

 typedef struct tagITM_ITM_STIM23BITS {
  union {
    struct {
      unsigned ITM_STIM23 : 32;
    };
  };
} typeITM_ITM_STIM23BITS;
sfr far volatile typeITM_ITM_STIM23BITS ITM_ITM_STIM23bits absolute 0xE000005C;

 typedef struct tagITM_ITM_STIM24BITS {
  union {
    struct {
      unsigned ITM_STIM24 : 32;
    };
  };
} typeITM_ITM_STIM24BITS;
sfr far volatile typeITM_ITM_STIM24BITS ITM_ITM_STIM24bits absolute 0xE0000060;

 typedef struct tagITM_ITM_STIM25BITS {
  union {
    struct {
      unsigned ITM_STIM25 : 32;
    };
  };
} typeITM_ITM_STIM25BITS;
sfr far volatile typeITM_ITM_STIM25BITS ITM_ITM_STIM25bits absolute 0xE0000064;

 typedef struct tagITM_ITM_STIM26BITS {
  union {
    struct {
      unsigned ITM_STIM26 : 32;
    };
  };
} typeITM_ITM_STIM26BITS;
sfr far volatile typeITM_ITM_STIM26BITS ITM_ITM_STIM26bits absolute 0xE0000068;

 typedef struct tagITM_ITM_STIM27BITS {
  union {
    struct {
      unsigned ITM_STIM27 : 32;
    };
  };
} typeITM_ITM_STIM27BITS;
sfr far volatile typeITM_ITM_STIM27BITS ITM_ITM_STIM27bits absolute 0xE000006C;

 typedef struct tagITM_ITM_STIM28BITS {
  union {
    struct {
      unsigned ITM_STIM28 : 32;
    };
  };
} typeITM_ITM_STIM28BITS;
sfr far volatile typeITM_ITM_STIM28BITS ITM_ITM_STIM28bits absolute 0xE0000070;

 typedef struct tagITM_ITM_STIM29BITS {
  union {
    struct {
      unsigned ITM_STIM29 : 32;
    };
  };
} typeITM_ITM_STIM29BITS;
sfr far volatile typeITM_ITM_STIM29BITS ITM_ITM_STIM29bits absolute 0xE0000074;

 typedef struct tagITM_ITM_STIM30BITS {
  union {
    struct {
      unsigned ITM_STIM30 : 32;
    };
  };
} typeITM_ITM_STIM30BITS;
sfr far volatile typeITM_ITM_STIM30BITS ITM_ITM_STIM30bits absolute 0xE0000078;

 typedef struct tagITM_ITM_STIM31BITS {
  union {
    struct {
      unsigned ITM_STIM31 : 32;
    };
  };
} typeITM_ITM_STIM31BITS;
sfr far volatile typeITM_ITM_STIM31BITS ITM_ITM_STIM31bits absolute 0xE000007C;

 typedef struct tagITM_ITM_TERBITS {
  union {
    struct {
      unsigned STIMENA : 32;
    };
  };
} typeITM_ITM_TERBITS;
sfr far volatile typeITM_ITM_TERBITS ITM_ITM_TERbits absolute 0xE0000E00;

 typedef struct tagITM_ITM_TPRBITS {
  union {
    struct {
      unsigned PRIVMASK : 4;
      unsigned : 28;
    };
  };
} typeITM_ITM_TPRBITS;
sfr far volatile typeITM_ITM_TPRBITS ITM_ITM_TPRbits absolute 0xE0000E40;

 typedef struct tagITM_ITM_TCRBITS {
  union {
    struct {
      unsigned ITMENA : 1;
      unsigned TSENA : 1;
      unsigned SYNCENA : 1;
      unsigned DWTENA : 1;
      unsigned SWOENA : 1;
      unsigned : 3;
      unsigned TSPRESCALE : 2;
      unsigned : 6;
      unsigned ATBID : 7;
      unsigned BUSY : 1;
      unsigned : 8;
    };
  };
} typeITM_ITM_TCRBITS;
sfr far volatile typeITM_ITM_TCRBITS ITM_ITM_TCRbits absolute 0xE0000E80;

 typedef struct tagITM_ITM_IWRBITS {
  union {
    struct {
      unsigned ATVALIDM : 1;
      unsigned : 31;
    };
  };
} typeITM_ITM_IWRBITS;
sfr far volatile typeITM_ITM_IWRBITS ITM_ITM_IWRbits absolute 0xE0000EF8;

 typedef struct tagITM_ITM_IMCRBITS {
  union {
    struct {
      unsigned INTEGRATION : 1;
      unsigned : 31;
    };
  };
} typeITM_ITM_IMCRBITS;
sfr far volatile typeITM_ITM_IMCRBITS ITM_ITM_IMCRbits absolute 0xE0000F00;

 typedef struct tagITM_ITM_LARBITS {
  union {
    struct {
      unsigned LOCK_ACCESS : 32;
    };
  };
} typeITM_ITM_LARBITS;
sfr far volatile typeITM_ITM_LARBITS ITM_ITM_LARbits absolute 0xE0000FB0;

 typedef struct tagITM_ITM_LSRBITS {
  union {
    struct {
      unsigned PRESENT : 1;
      unsigned ACCESS : 1;
      unsigned BYTEACC : 1;
      unsigned : 29;
    };
  };
} typeITM_ITM_LSRBITS;
sfr far volatile typeITM_ITM_LSRBITS ITM_ITM_LSRbits absolute 0xE0000FB4;

 typedef struct tagDWT_DWT_CTRLBITS {
  union {
    struct {
      unsigned CYCCNTENA : 1;
      unsigned POSTPRESET : 4;
      unsigned POSTCNT : 4;
      unsigned CYCTAP : 1;
      unsigned SYNCTAP : 2;
      unsigned PCSAMPLEENA : 1;
      unsigned : 3;
      unsigned EXCTRCENA : 1;
      unsigned CPIEVTENA : 1;
      unsigned EXCEVTENA : 1;
      unsigned SLEEPEVTENA : 1;
      unsigned LSUEVTENA : 1;
      unsigned FOLDEVTENA : 1;
      unsigned CYCEVTENA : 1;
      unsigned : 1;
      unsigned NOPRFCNT : 1;
      unsigned NOCYCCNT : 1;
      unsigned : 6;
    };
  };
} typeDWT_DWT_CTRLBITS;
sfr far volatile typeDWT_DWT_CTRLBITS DWT_DWT_CTRLbits absolute 0xE0001000;

 typedef struct tagDWT_DWT_CYCCNTBITS {
  union {
    struct {
      unsigned CYCCNT : 32;
    };
  };
} typeDWT_DWT_CYCCNTBITS;
sfr far volatile typeDWT_DWT_CYCCNTBITS DWT_DWT_CYCCNTbits absolute 0xE0001004;

 typedef struct tagDWT_DWT_CPICNTBITS {
  union {
    struct {
      unsigned CPICNT : 8;
      unsigned : 24;
    };
  };
} typeDWT_DWT_CPICNTBITS;
sfr far volatile typeDWT_DWT_CPICNTBITS DWT_DWT_CPICNTbits absolute 0xE0001008;

 typedef struct tagDWT_DWT_EXCCNTBITS {
  union {
    struct {
      unsigned EXCCNT : 8;
      unsigned : 24;
    };
  };
} typeDWT_DWT_EXCCNTBITS;
sfr far volatile typeDWT_DWT_EXCCNTBITS DWT_DWT_EXCCNTbits absolute 0xE000100C;

 typedef struct tagDWT_DWT_SLEEPCNTBITS {
  union {
    struct {
      unsigned SLEEPCNT : 8;
      unsigned : 24;
    };
  };
} typeDWT_DWT_SLEEPCNTBITS;
sfr far volatile typeDWT_DWT_SLEEPCNTBITS DWT_DWT_SLEEPCNTbits absolute 0xE0001010;

 typedef struct tagDWT_DWT_LSUCNTBITS {
  union {
    struct {
      unsigned LSUCNT : 8;
      unsigned : 24;
    };
  };
} typeDWT_DWT_LSUCNTBITS;
sfr far volatile typeDWT_DWT_LSUCNTBITS DWT_DWT_LSUCNTbits absolute 0xE0001014;

 typedef struct tagDWT_DWT_FOLDCNTBITS {
  union {
    struct {
      unsigned FOLDCNT : 8;
      unsigned : 24;
    };
  };
} typeDWT_DWT_FOLDCNTBITS;
sfr far volatile typeDWT_DWT_FOLDCNTBITS DWT_DWT_FOLDCNTbits absolute 0xE0001018;

 typedef struct tagDWT_DWT_PCSRBITS {
  union {
    struct {
      unsigned EIASAMPLE : 32;
    };
  };
} typeDWT_DWT_PCSRBITS;
sfr far volatile typeDWT_DWT_PCSRBITS DWT_DWT_PCSRbits absolute 0xE000101C;

 typedef struct tagDWT_DWT_COMP0BITS {
  union {
    struct {
      unsigned COMP : 32;
    };
  };
} typeDWT_DWT_COMP0BITS;
sfr far volatile typeDWT_DWT_COMP0BITS DWT_DWT_COMP0bits absolute 0xE0001020;

 typedef struct tagDWT_DWT_MASK0BITS {
  union {
    struct {
      unsigned MASK : 4;
      unsigned : 28;
    };
  };
} typeDWT_DWT_MASK0BITS;
sfr far volatile typeDWT_DWT_MASK0BITS DWT_DWT_MASK0bits absolute 0xE0001024;

 typedef struct tagDWT_DWT_FUNCTION0BITS {
  union {
    struct {
      unsigned FUNCTION : 4;
      unsigned : 1;
      unsigned EMITRANGE : 1;
      unsigned : 2;
      unsigned DATAVMATCH : 1;
      unsigned LNK1ENA : 1;
      unsigned DATAVSIZE : 2;
      unsigned DATAVADDR0 : 4;
      unsigned DATAVADDR1 : 4;
      unsigned : 4;
      unsigned MATCHED : 1;
      unsigned : 7;
    };
  };
} typeDWT_DWT_FUNCTION0BITS;
sfr far volatile typeDWT_DWT_FUNCTION0BITS DWT_DWT_FUNCTION0bits absolute 0xE0001028;

 typedef struct tagDWT_DWT_COMP1BITS {
  union {
    struct {
      unsigned COMP : 32;
    };
  };
} typeDWT_DWT_COMP1BITS;
sfr far volatile typeDWT_DWT_COMP1BITS DWT_DWT_COMP1bits absolute 0xE0001030;

 typedef struct tagDWT_DWT_MASK1BITS {
  union {
    struct {
      unsigned MASK : 4;
      unsigned : 28;
    };
  };
} typeDWT_DWT_MASK1BITS;
sfr far volatile typeDWT_DWT_MASK1BITS DWT_DWT_MASK1bits absolute 0xE0001034;

 typedef struct tagDWT_DWT_FUNCTION1BITS {
  union {
    struct {
      unsigned FUNCTION : 4;
      unsigned : 1;
      unsigned EMITRANGE : 1;
      unsigned : 1;
      unsigned CYCMATCH : 1;
      unsigned DATAVMATCH : 1;
      unsigned LNK1ENA : 1;
      unsigned DATAVSIZE : 2;
      unsigned DATAVADDR0 : 4;
      unsigned DATAVADDR1 : 4;
      unsigned : 4;
      unsigned MATCHED : 1;
      unsigned : 7;
    };
  };
} typeDWT_DWT_FUNCTION1BITS;
sfr far volatile typeDWT_DWT_FUNCTION1BITS DWT_DWT_FUNCTION1bits absolute 0xE0001038;

 typedef struct tagDWT_DWT_COMP2BITS {
  union {
    struct {
      unsigned COMP : 32;
    };
  };
} typeDWT_DWT_COMP2BITS;
sfr far volatile typeDWT_DWT_COMP2BITS DWT_DWT_COMP2bits absolute 0xE0001040;

 typedef struct tagDWT_DWT_MASK2BITS {
  union {
    struct {
      unsigned MASK : 4;
      unsigned : 28;
    };
  };
} typeDWT_DWT_MASK2BITS;
sfr far volatile typeDWT_DWT_MASK2BITS DWT_DWT_MASK2bits absolute 0xE0001044;

 typedef struct tagDWT_DWT_FUNCTION2BITS {
  union {
    struct {
      unsigned FUNCTION : 4;
      unsigned : 1;
      unsigned EMITRANGE : 1;
      unsigned : 2;
      unsigned DATAVMATCH : 1;
      unsigned LNK1ENA : 1;
      unsigned DATAVSIZE : 2;
      unsigned DATAVADDR0 : 4;
      unsigned DATAVADDR1 : 4;
      unsigned : 4;
      unsigned MATCHED : 1;
      unsigned : 7;
    };
  };
} typeDWT_DWT_FUNCTION2BITS;
sfr far volatile typeDWT_DWT_FUNCTION2BITS DWT_DWT_FUNCTION2bits absolute 0xE0001048;

 typedef struct tagDWT_DWT_COMP3BITS {
  union {
    struct {
      unsigned COMP : 32;
    };
  };
} typeDWT_DWT_COMP3BITS;
sfr far volatile typeDWT_DWT_COMP3BITS DWT_DWT_COMP3bits absolute 0xE0001050;

 typedef struct tagDWT_DWT_MASK3BITS {
  union {
    struct {
      unsigned MASK : 4;
      unsigned : 28;
    };
  };
} typeDWT_DWT_MASK3BITS;
sfr far volatile typeDWT_DWT_MASK3BITS DWT_DWT_MASK3bits absolute 0xE0001054;

 typedef struct tagDWT_DWT_FUNCTION3BITS {
  union {
    struct {
      unsigned FUNCTION : 4;
      unsigned : 1;
      unsigned EMITRANGE : 1;
      unsigned : 2;
      unsigned DATAVMATCH : 1;
      unsigned LNK1ENA : 1;
      unsigned DATAVSIZE : 2;
      unsigned DATAVADDR0 : 4;
      unsigned DATAVADDR1 : 4;
      unsigned : 4;
      unsigned MATCHED : 1;
      unsigned : 7;
    };
  };
} typeDWT_DWT_FUNCTION3BITS;
sfr far volatile typeDWT_DWT_FUNCTION3BITS DWT_DWT_FUNCTION3bits absolute 0xE0001058;

 typedef struct tagFPB_FP_CTRLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned KEY : 1;
      unsigned : 2;
      unsigned NUM_CODE1 : 4;
      unsigned NUM_LIT : 4;
      unsigned NUM_CODE2 : 2;
      unsigned : 18;
    };
  };
} typeFPB_FP_CTRLBITS;
sfr far volatile typeFPB_FP_CTRLBITS FPB_FP_CTRLbits absolute 0xE0002000;

 typedef struct tagFPB_FP_REMAPBITS {
  union {
    struct {
      unsigned : 5;
      unsigned REMAP : 24;
      unsigned : 3;
    };
  };
} typeFPB_FP_REMAPBITS;
sfr far volatile typeFPB_FP_REMAPBITS FPB_FP_REMAPbits absolute 0xE0002004;

 typedef struct tagFPB_FP_COMP0BITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 1;
      unsigned COMP : 27;
      unsigned : 1;
      unsigned REPLACE : 2;
    };
  };
} typeFPB_FP_COMP0BITS;
sfr far volatile typeFPB_FP_COMP0BITS FPB_FP_COMP0bits absolute 0xE0002008;

 typedef struct tagFPB_FP_COMP1BITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 1;
      unsigned COMP : 27;
      unsigned : 1;
      unsigned REPLACE : 2;
    };
  };
} typeFPB_FP_COMP1BITS;
sfr far volatile typeFPB_FP_COMP1BITS FPB_FP_COMP1bits absolute 0xE000200C;

 typedef struct tagFPB_FP_COMP2BITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 1;
      unsigned COMP : 27;
      unsigned : 1;
      unsigned REPLACE : 2;
    };
  };
} typeFPB_FP_COMP2BITS;
sfr far volatile typeFPB_FP_COMP2BITS FPB_FP_COMP2bits absolute 0xE0002010;

 typedef struct tagFPB_FP_COMP3BITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 1;
      unsigned COMP : 27;
      unsigned : 1;
      unsigned REPLACE : 2;
    };
  };
} typeFPB_FP_COMP3BITS;
sfr far volatile typeFPB_FP_COMP3BITS FPB_FP_COMP3bits absolute 0xE0002014;

 typedef struct tagFPB_FP_COMP4BITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 1;
      unsigned COMP : 27;
      unsigned : 1;
      unsigned REPLACE : 2;
    };
  };
} typeFPB_FP_COMP4BITS;
sfr far volatile typeFPB_FP_COMP4BITS FPB_FP_COMP4bits absolute 0xE0002018;

 typedef struct tagFPB_FP_COMP5BITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 1;
      unsigned COMP : 27;
      unsigned : 1;
      unsigned REPLACE : 2;
    };
  };
} typeFPB_FP_COMP5BITS;
sfr far volatile typeFPB_FP_COMP5BITS FPB_FP_COMP5bits absolute 0xE000201C;

 typedef struct tagFPB_FP_COMP6BITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 1;
      unsigned COMP : 27;
      unsigned : 1;
      unsigned REPLACE : 2;
    };
  };
} typeFPB_FP_COMP6BITS;
sfr far volatile typeFPB_FP_COMP6BITS FPB_FP_COMP6bits absolute 0xE0002020;

 typedef struct tagFPB_FP_COMP7BITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned : 1;
      unsigned COMP : 27;
      unsigned : 1;
      unsigned REPLACE : 2;
    };
  };
} typeFPB_FP_COMP7BITS;
sfr far volatile typeFPB_FP_COMP7BITS FPB_FP_COMP7bits absolute 0xE0002024;

 typedef struct tagNVIC_ACTLRBITS {
  union {
    struct {
      unsigned DISMCYCINT : 1;
      unsigned DISDEFWBUF : 1;
      unsigned DISFOLD : 1;
      unsigned : 29;
    };
  };
} typeNVIC_ACTLRBITS;
sfr far volatile typeNVIC_ACTLRBITS NVIC_ACTLRbits absolute 0xE000E008;

 typedef struct tagNVIC_SHCSRBITS {
  union {
    struct {
      unsigned MEMFAULTACT : 1;
      unsigned BUSFAULTACT : 1;
      unsigned : 1;
      unsigned USGFAULTACT : 1;
      unsigned : 3;
      unsigned SVCALLACT : 1;
      unsigned MONITORACT : 1;
      unsigned : 1;
      unsigned PENDSVACT : 1;
      unsigned SYSTICKACT : 1;
      unsigned USGFAULTPENDED : 1;
      unsigned MEMFAULTPENDED : 1;
      unsigned BUSFAULTPENDED : 1;
      unsigned SVCALLPENDED : 1;
      unsigned MEMFAULTENA : 1;
      unsigned BUSFAULTENA : 1;
      unsigned USGFAULTENA : 1;
      unsigned : 13;
    };
  };
} typeNVIC_SHCSRBITS;
sfr far volatile typeNVIC_SHCSRBITS NVIC_SHCSRbits absolute 0xE000ED24;

 typedef struct tagNVIC_CFSRBITS {
  union {
    struct {
      unsigned IACCVIOL : 1;
      unsigned DACCVIOL : 1;
      unsigned : 1;
      unsigned MUNSTKERR : 1;
      unsigned MSTKERR : 1;
      unsigned MLSPERR : 1;
      unsigned : 1;
      unsigned MMARVALID : 1;
      unsigned IBUSERR : 1;
      unsigned PRECISERR : 1;
      unsigned IMPRECISERR : 1;
      unsigned UNSTKERR : 1;
      unsigned STKERR : 1;
      unsigned LSPERR : 1;
      unsigned : 1;
      unsigned BFARVALID : 1;
      unsigned UNDEFINSTR : 1;
      unsigned INVSTATE : 1;
      unsigned INVPC : 1;
      unsigned NOCP : 1;
      unsigned : 4;
      unsigned UNALIGNED : 1;
      unsigned DIVBYZERO : 1;
      unsigned : 6;
    };
  };
} typeNVIC_CFSRBITS;
sfr far volatile typeNVIC_CFSRBITS NVIC_CFSRbits absolute 0xE000ED28;

 typedef struct tagNVIC_HFSRBITS {
  union {
    struct {
      unsigned : 1;
      unsigned VECTTBL : 1;
      unsigned : 28;
      unsigned FORCED : 1;
      unsigned DEBUGEVT : 1;
    };
  };
} typeNVIC_HFSRBITS;
sfr far volatile typeNVIC_HFSRBITS NVIC_HFSRbits absolute 0xE000ED2C;

 typedef struct tagNVIC_DFSRBITS {
  union {
    struct {
      unsigned HALTED : 1;
      unsigned BKPT : 1;
      unsigned DWTTRAP : 1;
      unsigned VCATCH : 1;
      unsigned EXTERNAL_ : 1;
      unsigned : 27;
    };
  };
} typeNVIC_DFSRBITS;
sfr far volatile typeNVIC_DFSRBITS NVIC_DFSRbits absolute 0xE000ED30;

 typedef struct tagNVIC_MMFARBITS {
  union {
    struct {
      unsigned ADDRESS : 32;
    };
  };
} typeNVIC_MMFARBITS;
sfr far volatile typeNVIC_MMFARBITS NVIC_MMFARbits absolute 0xE000ED34;

 typedef struct tagNVIC_BFARBITS {
  union {
    struct {
      unsigned ADDRESS : 32;
    };
  };
} typeNVIC_BFARBITS;
sfr far volatile typeNVIC_BFARBITS NVIC_BFARbits absolute 0xE000ED38;

 typedef struct tagNVIC_AFSRBITS {
  union {
    struct {
      unsigned IMPDEF : 32;
    };
  };
} typeNVIC_AFSRBITS;
sfr far volatile typeNVIC_AFSRBITS NVIC_AFSRbits absolute 0xE000ED3C;

 typedef struct tagNVIC_PFR0BITS {
  union {
    struct {
      unsigned STATE0 : 4;
      unsigned STATE1 : 4;
      unsigned : 24;
    };
  };
} typeNVIC_PFR0BITS;
sfr far volatile typeNVIC_PFR0BITS NVIC_PFR0bits absolute 0xE000ED40;

 typedef struct tagNVIC_PFR1BITS {
  union {
    struct {
      unsigned : 8;
      unsigned MICROCONTROLLER_PROGRAMMERS_MODEL : 4;
      unsigned : 20;
    };
  };
} typeNVIC_PFR1BITS;
sfr far volatile typeNVIC_PFR1BITS NVIC_PFR1bits absolute 0xE000ED44;

 typedef struct tagNVIC_DFR0BITS {
  union {
    struct {
      unsigned : 20;
      unsigned MICROCONTROLLER_DEBUG_MODEL : 4;
      unsigned : 8;
    };
  };
} typeNVIC_DFR0BITS;
sfr far volatile typeNVIC_DFR0BITS NVIC_DFR0bits absolute 0xE000ED48;

 typedef struct tagNVIC_AFR0BITS {
  union {
    struct {
      unsigned AFR0 : 32;
    };
  };
} typeNVIC_AFR0BITS;
sfr far volatile typeNVIC_AFR0BITS NVIC_AFR0bits absolute 0xE000ED4C;

 typedef struct tagNVIC_MMFR0BITS {
  union {
    struct {
      unsigned : 4;
      unsigned PMSA_SUPPORT : 4;
      unsigned CACHE_COHERENCE_SUPPORT : 4;
      unsigned OUTER_NON_SHARABLE_SUPPORT : 4;
      unsigned : 4;
      unsigned AUXILIARY_REGISTER_SUPPORT : 4;
      unsigned : 8;
    };
  };
} typeNVIC_MMFR0BITS;
sfr far volatile typeNVIC_MMFR0BITS NVIC_MMFR0bits absolute 0xE000ED50;

 typedef struct tagNVIC_MMFR1BITS {
  union {
    struct {
      unsigned MMFR1 : 32;
    };
  };
} typeNVIC_MMFR1BITS;
sfr far volatile typeNVIC_MMFR1BITS NVIC_MMFR1bits absolute 0xE000ED54;

 typedef struct tagNVIC_MMFR2BITS {
  union {
    struct {
      unsigned : 24;
      unsigned WAIT_FOR_INTERRUPT_STALLING : 4;
      unsigned : 4;
    };
  };
} typeNVIC_MMFR2BITS;
sfr far volatile typeNVIC_MMFR2BITS NVIC_MMFR2bits absolute 0xE000ED58;

 typedef struct tagNVIC_MMFR3BITS {
  union {
    struct {
      unsigned MMFR3 : 32;
    };
  };
} typeNVIC_MMFR3BITS;
sfr far volatile typeNVIC_MMFR3BITS NVIC_MMFR3bits absolute 0xE000ED5C;

 typedef struct tagNVIC_ISAR0BITS {
  union {
    struct {
      unsigned : 4;
      unsigned BITCOUNT_INSTRS : 4;
      unsigned BITFIELD_INSTRS : 4;
      unsigned CMPBRANCH_INSTRS : 4;
      unsigned COPROC_INSTRS : 4;
      unsigned DEBUG_INSTRS : 4;
      unsigned DIVIDE_INSTRS : 4;
      unsigned : 4;
    };
  };
} typeNVIC_ISAR0BITS;
sfr far volatile typeNVIC_ISAR0BITS NVIC_ISAR0bits absolute 0xE000ED60;

 typedef struct tagNVIC_ISAR1BITS {
  union {
    struct {
      unsigned : 12;
      unsigned EXTEND_INSRS : 4;
      unsigned IFTHEN_INSTRS : 4;
      unsigned IMMEDIATE_INSTRS : 4;
      unsigned INTERWORK_INSTRS : 4;
      unsigned : 4;
    };
  };
} typeNVIC_ISAR1BITS;
sfr far volatile typeNVIC_ISAR1BITS NVIC_ISAR1bits absolute 0xE000ED64;

 typedef struct tagNVIC_ISAR2BITS {
  union {
    struct {
      unsigned LOADSTORE_INSTRS : 4;
      unsigned MEMHINT_INSTRS : 4;
      unsigned MULTIACCESSINT_INSTRS : 4;
      unsigned MULT_INSTRS : 4;
      unsigned MULTS_INSTRS : 4;
      unsigned MULTU_INSTRS : 4;
      unsigned : 4;
      unsigned REVERSAL_INSTRS : 4;
    };
  };
} typeNVIC_ISAR2BITS;
sfr far volatile typeNVIC_ISAR2BITS NVIC_ISAR2bits absolute 0xE000ED68;

 typedef struct tagNVIC_ISAR3BITS {
  union {
    struct {
      unsigned SATRUATE_INSTRS : 4;
      unsigned SIMD_INSTRS : 4;
      unsigned SVC_INSTRS : 4;
      unsigned SYNCPRIM_INSTRS : 4;
      unsigned TABBRANCH_INSTRS : 4;
      unsigned THUMBCOPY_INSTRS : 4;
      unsigned TRUENOP_INSTRS : 4;
      unsigned : 4;
    };
  };
} typeNVIC_ISAR3BITS;
sfr far volatile typeNVIC_ISAR3BITS NVIC_ISAR3bits absolute 0xE000ED6C;

 typedef struct tagNVIC_ISAR4BITS {
  union {
    struct {
      unsigned UNPRIV_INSTRS : 4;
      unsigned WITHSHIFTS_INSTRS : 4;
      unsigned WRITEBACK_INSTRS : 4;
      unsigned : 4;
      unsigned BARRIER_INSTRS : 4;
      unsigned SYNCPRIM_INSTRS_FRAC : 4;
      unsigned PSR_M_INSTRS : 4;
      unsigned : 4;
    };
  };
} typeNVIC_ISAR4BITS;
sfr far volatile typeNVIC_ISAR4BITS NVIC_ISAR4bits absolute 0xE000ED70;

 typedef struct tagNVIC_CPACRBITS {
  union {
    struct {
      unsigned : 20;
      unsigned CP10 : 2;
      unsigned CP11 : 2;
      unsigned : 8;
    };
  };
} typeNVIC_CPACRBITS;
sfr far volatile typeNVIC_CPACRBITS NVIC_CPACRbits absolute 0xE000ED88;

 typedef struct tagNVIC_MPU_TYPEBITS {
  union {
    struct {
      unsigned SEPARATE : 1;
      unsigned : 7;
      unsigned DREGION : 8;
      unsigned IREGION : 8;
      unsigned : 8;
    };
  };
} typeNVIC_MPU_TYPEBITS;
sfr far volatile typeNVIC_MPU_TYPEBITS NVIC_MPU_TYPEbits absolute 0xE000ED90;

 typedef struct tagNVIC_MPU_CTRLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned HFNMIENA : 1;
      unsigned PRIVDEFENA : 1;
      unsigned : 29;
    };
  };
} typeNVIC_MPU_CTRLBITS;
sfr far volatile typeNVIC_MPU_CTRLBITS NVIC_MPU_CTRLbits absolute 0xE000ED94;

 typedef struct tagNVIC_MPU_RNRBITS {
  union {
    struct {
      unsigned REGION : 8;
      unsigned : 24;
    };
  };
} typeNVIC_MPU_RNRBITS;
sfr far volatile typeNVIC_MPU_RNRBITS NVIC_MPU_RNRbits absolute 0xE000ED98;

 typedef struct tagNVIC_MPU_RBARBITS {
  union {
    struct {
      unsigned REGION : 4;
      unsigned VALID : 1;
      unsigned ADDR : 27;
    };
  };
} typeNVIC_MPU_RBARBITS;
sfr far volatile typeNVIC_MPU_RBARBITS NVIC_MPU_RBARbits absolute 0xE000ED9C;

 typedef struct tagNVIC_MPU_RASRBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned SIZE : 5;
      unsigned : 2;
      unsigned SRD : 8;
      unsigned B : 1;
      unsigned C : 1;
      unsigned S : 1;
      unsigned TEX : 3;
      unsigned : 2;
      unsigned AP : 3;
      unsigned : 1;
      unsigned XN : 1;
      unsigned : 3;
    };
  };
} typeNVIC_MPU_RASRBITS;
sfr far volatile typeNVIC_MPU_RASRBITS NVIC_MPU_RASRbits absolute 0xE000EDA0;

 typedef struct tagNVIC_MPU_RBAR_A1BITS {
  union {
    struct {
      unsigned MPU_RBAR_A1 : 32;
    };
  };
} typeNVIC_MPU_RBAR_A1BITS;
sfr far volatile typeNVIC_MPU_RBAR_A1BITS NVIC_MPU_RBAR_A1bits absolute 0xE000EDA4;

 typedef struct tagNVIC_MPU_RASR_A1BITS {
  union {
    struct {
      unsigned MPU_RASR_A1 : 32;
    };
  };
} typeNVIC_MPU_RASR_A1BITS;
sfr far volatile typeNVIC_MPU_RASR_A1BITS NVIC_MPU_RASR_A1bits absolute 0xE000EDA8;

 typedef struct tagNVIC_MPU_RBAR_A2BITS {
  union {
    struct {
      unsigned MPU_RBAR_A2 : 32;
    };
  };
} typeNVIC_MPU_RBAR_A2BITS;
sfr far volatile typeNVIC_MPU_RBAR_A2BITS NVIC_MPU_RBAR_A2bits absolute 0xE000EDAC;

 typedef struct tagNVIC_MPU_RASR_A2BITS {
  union {
    struct {
      unsigned MPU_RASR_A2 : 32;
    };
  };
} typeNVIC_MPU_RASR_A2BITS;
sfr far volatile typeNVIC_MPU_RASR_A2BITS NVIC_MPU_RASR_A2bits absolute 0xE000EDB0;

 typedef struct tagNVIC_MPU_RBAR_A3BITS {
  union {
    struct {
      unsigned MPU_RBAR_A3 : 32;
    };
  };
} typeNVIC_MPU_RBAR_A3BITS;
sfr far volatile typeNVIC_MPU_RBAR_A3BITS NVIC_MPU_RBAR_A3bits absolute 0xE000EDB4;

 typedef struct tagNVIC_MPU_RASR_A3BITS {
  union {
    struct {
      unsigned MPU_RASR_A3 : 32;
    };
  };
} typeNVIC_MPU_RASR_A3BITS;
sfr far volatile typeNVIC_MPU_RASR_A3BITS NVIC_MPU_RASR_A3bits absolute 0xE000EDB8;

 typedef struct tagNVIC_DHCSRBITS {
  union {
    struct {
      unsigned C_DEBUGEN : 1;
      unsigned C_HALT : 1;
      unsigned C_STEP : 1;
      unsigned C_MASKINTS : 1;
      unsigned : 1;
      unsigned C_SNAPSTALL : 1;
      unsigned : 10;
      unsigned S_REGRDY : 1;
      unsigned S_HALT : 1;
      unsigned S_SLEEP : 1;
      unsigned S_LOCKUP : 1;
      unsigned : 4;
      unsigned S_RETIRE_ST : 1;
      unsigned S_RESET_ST : 1;
      unsigned : 6;
    };
  };
} typeNVIC_DHCSRBITS;
sfr far volatile typeNVIC_DHCSRBITS NVIC_DHCSRbits absolute 0xE000EDF0;

 typedef struct tagNVIC_DCRSRBITS {
  union {
    struct {
      unsigned REGSEL : 5;
      unsigned : 11;
      unsigned REGWNR : 1;
      unsigned : 15;
    };
  };
} typeNVIC_DCRSRBITS;
sfr far volatile typeNVIC_DCRSRBITS NVIC_DCRSRbits absolute 0xE000EDF4;

 typedef struct tagNVIC_DCRDRBITS {
  union {
    struct {
      unsigned DCRDR : 32;
    };
  };
} typeNVIC_DCRDRBITS;
sfr far volatile typeNVIC_DCRDRBITS NVIC_DCRDRbits absolute 0xE000EDF8;

 typedef struct tagNVIC_DEMCRBITS {
  union {
    struct {
      unsigned VC_CORERESET : 1;
      unsigned : 3;
      unsigned VC_MMERR : 1;
      unsigned VC_NOCPERR : 1;
      unsigned VC_CHKERR : 1;
      unsigned VC_STATERR : 1;
      unsigned VC_BUSERR : 1;
      unsigned VC_INTERR : 1;
      unsigned VC_HARDERR : 1;
      unsigned : 5;
      unsigned MON_EN : 1;
      unsigned MON_PEND : 1;
      unsigned MON_STEP : 1;
      unsigned MON_REQ : 1;
      unsigned : 4;
      unsigned TRCENA : 1;
      unsigned : 7;
    };
  };
} typeNVIC_DEMCRBITS;
sfr far volatile typeNVIC_DEMCRBITS NVIC_DEMCRbits absolute 0xE000EDFC;

 typedef struct tagNVIC_FPCCRBITS {
  union {
    struct {
      unsigned LSPACT : 1;
      unsigned USER : 1;
      unsigned : 1;
      unsigned THREAD : 1;
      unsigned HFRDY : 1;
      unsigned MMRDY : 1;
      unsigned BFRDY : 1;
      unsigned : 1;
      unsigned MONRDY : 1;
      unsigned : 21;
      unsigned LSPEN : 1;
      unsigned ASPEN : 1;
    };
  };
} typeNVIC_FPCCRBITS;
sfr far volatile typeNVIC_FPCCRBITS NVIC_FPCCRbits absolute 0xE000EF34;

 typedef struct tagNVIC_FPCARBITS {
  union {
    struct {
      unsigned : 2;
      unsigned ADDRESS : 29;
      unsigned : 1;
    };
  };
} typeNVIC_FPCARBITS;
sfr far volatile typeNVIC_FPCARBITS NVIC_FPCARbits absolute 0xE000EF38;

 typedef struct tagNVIC_FPDSCRBITS {
  union {
    struct {
      unsigned : 22;
      unsigned RMODE : 2;
      unsigned FZ : 1;
      unsigned DN : 1;
      unsigned AHP : 1;
      unsigned : 5;
    };
  };
} typeNVIC_FPDSCRBITS;
sfr far volatile typeNVIC_FPDSCRBITS NVIC_FPDSCRbits absolute 0xE000EF3C;

 typedef struct tagNVIC_MVFR0BITS {
  union {
    struct {
      unsigned A_SIMD_REGISTERS : 4;
      unsigned SINGLE_PRECISION : 4;
      unsigned DOUBLE_PRECISION : 4;
      unsigned FP_EXCEPTION_TRAPPING : 4;
      unsigned DIVIDE : 4;
      unsigned SQUARE_ROOT : 4;
      unsigned SHORT_VECTORS : 4;
      unsigned FP_ROUNDING_MODES : 4;
    };
  };
} typeNVIC_MVFR0BITS;
sfr far volatile typeNVIC_MVFR0BITS NVIC_MVFR0bits absolute 0xE000EF40;

 typedef struct tagNVIC_MVFR1BITS {
  union {
    struct {
      unsigned FTZ_MODE : 4;
      unsigned D_NAN_MODE : 4;
      unsigned : 16;
      unsigned FP_HPFP : 4;
      unsigned FP_FUSED_MAC : 4;
    };
  };
} typeNVIC_MVFR1BITS;
sfr far volatile typeNVIC_MVFR1BITS NVIC_MVFR1bits absolute 0xE000EF44;

 typedef struct tagNVIC_STCSRBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned TICKINT : 1;
      unsigned CLKSOURCE : 1;
      unsigned : 13;
      unsigned COUNTFLAG : 1;
      unsigned : 15;
    };
  };
} typeNVIC_STCSRBITS;
sfr far volatile typeNVIC_STCSRBITS NVIC_STCSRbits absolute 0xE000E010;

 typedef struct tagNVIC_STRVRBITS {
  union {
    struct {
      unsigned RELOAD : 24;
      unsigned : 8;
    };
  };
} typeNVIC_STRVRBITS;
sfr far volatile typeNVIC_STRVRBITS NVIC_STRVRbits absolute 0xE000E014;

 typedef struct tagNVIC_STCVRBITS {
  union {
    struct {
      unsigned CURRENT : 24;
      unsigned : 8;
    };
  };
} typeNVIC_STCVRBITS;
sfr far volatile typeNVIC_STCVRBITS NVIC_STCVRbits absolute 0xE000E018;

 typedef struct tagNVIC_STCRBITS {
  union {
    struct {
      unsigned TENMS : 24;
      unsigned : 6;
      unsigned SKEW : 1;
      unsigned NOREF : 1;
    };
  };
} typeNVIC_STCRBITS;
sfr far volatile typeNVIC_STCRBITS NVIC_STCRbits absolute 0xE000E01C;

 typedef struct tagRSTCTL_RSTCTL_RESET_REQBITS {
  union {
    struct {
      unsigned SOFT_REQ : 1;
      unsigned HARD_REQ : 1;
      unsigned : 6;
      unsigned RSTKEY : 8;
      unsigned : 16;
    };
  };
} typeRSTCTL_RSTCTL_RESET_REQBITS;
sfr far volatile typeRSTCTL_RSTCTL_RESET_REQBITS RSTCTL_RSTCTL_RESET_REQbits absolute 0xE0042000;

 typedef struct tagRSTCTL_RSTCTL_HARDRESET_STATBITS {
  union {
    struct {
      unsigned SRC0 : 1;
      unsigned SRC1 : 1;
      unsigned SRC2 : 1;
      unsigned SRC3 : 1;
      unsigned SRC4 : 1;
      unsigned SRC5 : 1;
      unsigned SRC6 : 1;
      unsigned SRC7 : 1;
      unsigned SRC8 : 1;
      unsigned SRC9 : 1;
      unsigned SRC10 : 1;
      unsigned SRC11 : 1;
      unsigned SRC12 : 1;
      unsigned SRC13 : 1;
      unsigned SRC14 : 1;
      unsigned SRC15 : 1;
      unsigned : 16;
    };
  };
} typeRSTCTL_RSTCTL_HARDRESET_STATBITS;
sfr far volatile typeRSTCTL_RSTCTL_HARDRESET_STATBITS RSTCTL_RSTCTL_HARDRESET_STATbits absolute 0xE0042004;

 typedef struct tagRSTCTL_RSTCTL_HARDRESET_CLRBITS {
  union {
    struct {
      unsigned SRC0 : 1;
      unsigned SRC1 : 1;
      unsigned SRC2 : 1;
      unsigned SRC3 : 1;
      unsigned SRC4 : 1;
      unsigned SRC5 : 1;
      unsigned SRC6 : 1;
      unsigned SRC7 : 1;
      unsigned SRC8 : 1;
      unsigned SRC9 : 1;
      unsigned SRC10 : 1;
      unsigned SRC11 : 1;
      unsigned SRC12 : 1;
      unsigned SRC13 : 1;
      unsigned SRC14 : 1;
      unsigned SRC15 : 1;
      unsigned : 16;
    };
  };
} typeRSTCTL_RSTCTL_HARDRESET_CLRBITS;
sfr far volatile typeRSTCTL_RSTCTL_HARDRESET_CLRBITS RSTCTL_RSTCTL_HARDRESET_CLRbits absolute 0xE0042008;

 typedef struct tagRSTCTL_RSTCTL_HARDRESET_SETBITS {
  union {
    struct {
      unsigned SRC0 : 1;
      unsigned SRC1 : 1;
      unsigned SRC2 : 1;
      unsigned SRC3 : 1;
      unsigned SRC4 : 1;
      unsigned SRC5 : 1;
      unsigned SRC6 : 1;
      unsigned SRC7 : 1;
      unsigned SRC8 : 1;
      unsigned SRC9 : 1;
      unsigned SRC10 : 1;
      unsigned SRC11 : 1;
      unsigned SRC12 : 1;
      unsigned SRC13 : 1;
      unsigned SRC14 : 1;
      unsigned SRC15 : 1;
      unsigned : 16;
    };
  };
} typeRSTCTL_RSTCTL_HARDRESET_SETBITS;
sfr far volatile typeRSTCTL_RSTCTL_HARDRESET_SETBITS RSTCTL_RSTCTL_HARDRESET_SETbits absolute 0xE004200C;

 typedef struct tagRSTCTL_RSTCTL_SOFTRESET_STATBITS {
  union {
    struct {
      unsigned SRC0 : 1;
      unsigned SRC1 : 1;
      unsigned SRC2 : 1;
      unsigned SRC3 : 1;
      unsigned SRC4 : 1;
      unsigned SRC5 : 1;
      unsigned SRC6 : 1;
      unsigned SRC7 : 1;
      unsigned SRC8 : 1;
      unsigned SRC9 : 1;
      unsigned SRC10 : 1;
      unsigned SRC11 : 1;
      unsigned SRC12 : 1;
      unsigned SRC13 : 1;
      unsigned SRC14 : 1;
      unsigned SRC15 : 1;
      unsigned : 16;
    };
  };
} typeRSTCTL_RSTCTL_SOFTRESET_STATBITS;
sfr far volatile typeRSTCTL_RSTCTL_SOFTRESET_STATBITS RSTCTL_RSTCTL_SOFTRESET_STATbits absolute 0xE0042010;

 typedef struct tagRSTCTL_RSTCTL_SOFTRESET_CLRBITS {
  union {
    struct {
      unsigned SRC0 : 1;
      unsigned SRC1 : 1;
      unsigned SRC2 : 1;
      unsigned SRC3 : 1;
      unsigned SRC4 : 1;
      unsigned SRC5 : 1;
      unsigned SRC6 : 1;
      unsigned SRC7 : 1;
      unsigned SRC8 : 1;
      unsigned SRC9 : 1;
      unsigned SRC10 : 1;
      unsigned SRC11 : 1;
      unsigned SRC12 : 1;
      unsigned SRC13 : 1;
      unsigned SRC14 : 1;
      unsigned SRC15 : 1;
      unsigned : 16;
    };
  };
} typeRSTCTL_RSTCTL_SOFTRESET_CLRBITS;
sfr far volatile typeRSTCTL_RSTCTL_SOFTRESET_CLRBITS RSTCTL_RSTCTL_SOFTRESET_CLRbits absolute 0xE0042014;

 typedef struct tagRSTCTL_RSTCTL_SOFTRESET_SETBITS {
  union {
    struct {
      unsigned SRC0 : 1;
      unsigned SRC1 : 1;
      unsigned SRC2 : 1;
      unsigned SRC3 : 1;
      unsigned SRC4 : 1;
      unsigned SRC5 : 1;
      unsigned SRC6 : 1;
      unsigned SRC7 : 1;
      unsigned SRC8 : 1;
      unsigned SRC9 : 1;
      unsigned SRC10 : 1;
      unsigned SRC11 : 1;
      unsigned SRC12 : 1;
      unsigned SRC13 : 1;
      unsigned SRC14 : 1;
      unsigned SRC15 : 1;
      unsigned : 16;
    };
  };
} typeRSTCTL_RSTCTL_SOFTRESET_SETBITS;
sfr far volatile typeRSTCTL_RSTCTL_SOFTRESET_SETBITS RSTCTL_RSTCTL_SOFTRESET_SETbits absolute 0xE0042018;

 typedef struct tagRSTCTL_RSTCTL_PSSRESET_STATBITS {
  union {
    struct {
      unsigned : 1;
      unsigned SVSMH : 1;
      unsigned BGREF : 1;
      unsigned VCCDET : 1;
      unsigned : 28;
    };
  };
} typeRSTCTL_RSTCTL_PSSRESET_STATBITS;
sfr far volatile typeRSTCTL_RSTCTL_PSSRESET_STATBITS RSTCTL_RSTCTL_PSSRESET_STATbits absolute 0xE0042100;

 typedef struct tagRSTCTL_RSTCTL_PSSRESET_CLRBITS {
  union {
    struct {
      unsigned CLR : 1;
      unsigned : 31;
    };
  };
} typeRSTCTL_RSTCTL_PSSRESET_CLRBITS;
sfr far volatile typeRSTCTL_RSTCTL_PSSRESET_CLRBITS RSTCTL_RSTCTL_PSSRESET_CLRbits absolute 0xE0042104;

 typedef struct tagRSTCTL_RSTCTL_PCMRESET_STATBITS {
  union {
    struct {
      unsigned LPM35 : 1;
      unsigned LPM45 : 1;
      unsigned : 30;
    };
  };
} typeRSTCTL_RSTCTL_PCMRESET_STATBITS;
sfr far volatile typeRSTCTL_RSTCTL_PCMRESET_STATBITS RSTCTL_RSTCTL_PCMRESET_STATbits absolute 0xE0042108;

 typedef struct tagRSTCTL_RSTCTL_PCMRESET_CLRBITS {
  union {
    struct {
      unsigned CLR : 1;
      unsigned : 31;
    };
  };
} typeRSTCTL_RSTCTL_PCMRESET_CLRBITS;
sfr far volatile typeRSTCTL_RSTCTL_PCMRESET_CLRBITS RSTCTL_RSTCTL_PCMRESET_CLRbits absolute 0xE004210C;

 typedef struct tagRSTCTL_RSTCTL_PINRESET_STATBITS {
  union {
    struct {
      unsigned RSTNMI : 1;
      unsigned : 31;
    };
  };
} typeRSTCTL_RSTCTL_PINRESET_STATBITS;
sfr far volatile typeRSTCTL_RSTCTL_PINRESET_STATBITS RSTCTL_RSTCTL_PINRESET_STATbits absolute 0xE0042110;

 typedef struct tagRSTCTL_RSTCTL_PINRESET_CLRBITS {
  union {
    struct {
      unsigned CLR : 1;
      unsigned : 31;
    };
  };
} typeRSTCTL_RSTCTL_PINRESET_CLRBITS;
sfr far volatile typeRSTCTL_RSTCTL_PINRESET_CLRBITS RSTCTL_RSTCTL_PINRESET_CLRbits absolute 0xE0042114;

 typedef struct tagRSTCTL_RSTCTL_REBOOTRESET_STATBITS {
  union {
    struct {
      unsigned REBOOT : 1;
      unsigned : 31;
    };
  };
} typeRSTCTL_RSTCTL_REBOOTRESET_STATBITS;
sfr far volatile typeRSTCTL_RSTCTL_REBOOTRESET_STATBITS RSTCTL_RSTCTL_REBOOTRESET_STATbits absolute 0xE0042118;

 typedef struct tagRSTCTL_RSTCTL_REBOOTRESET_CLRBITS {
  union {
    struct {
      unsigned CLR : 1;
      unsigned : 31;
    };
  };
} typeRSTCTL_RSTCTL_REBOOTRESET_CLRBITS;
sfr far volatile typeRSTCTL_RSTCTL_REBOOTRESET_CLRBITS RSTCTL_RSTCTL_REBOOTRESET_CLRbits absolute 0xE004211C;

 typedef struct tagRSTCTL_RSTCTL_CSRESET_STATBITS {
  union {
    struct {
      unsigned DCOR_SHT : 1;
      unsigned : 31;
    };
  };
} typeRSTCTL_RSTCTL_CSRESET_STATBITS;
sfr far volatile typeRSTCTL_RSTCTL_CSRESET_STATBITS RSTCTL_RSTCTL_CSRESET_STATbits absolute 0xE0042120;

 typedef struct tagRSTCTL_RSTCTL_CSRESET_CLRBITS {
  union {
    struct {
      unsigned CLR : 1;
      unsigned : 31;
    };
  };
} typeRSTCTL_RSTCTL_CSRESET_CLRBITS;
sfr far volatile typeRSTCTL_RSTCTL_CSRESET_CLRBITS RSTCTL_RSTCTL_CSRESET_CLRbits absolute 0xE0042124;

 typedef struct tagSYSCTL_SYS_REBOOT_CTLBITS {
  union {
    struct {
      unsigned REBOOT : 1;
      unsigned : 7;
      unsigned WKEY : 8;
      unsigned : 16;
    };
  };
} typeSYSCTL_SYS_REBOOT_CTLBITS;
sfr far volatile typeSYSCTL_SYS_REBOOT_CTLBITS SYSCTL_SYS_REBOOT_CTLbits absolute 0xE0043000;

 typedef struct tagSYSCTL_SYS_NMI_CTLSTATBITS {
  union {
    struct {
      unsigned CS_SRC : 1;
      unsigned PSS_SRC : 1;
      unsigned PCM_SRC : 1;
      unsigned PIN_SRC : 1;
      unsigned : 12;
      unsigned CS_FLG : 1;
      unsigned PSS_FLG : 1;
      unsigned PCM_FLG : 1;
      unsigned PIN_FLG : 1;
      unsigned : 12;
    };
  };
} typeSYSCTL_SYS_NMI_CTLSTATBITS;
sfr far volatile typeSYSCTL_SYS_NMI_CTLSTATBITS SYSCTL_SYS_NMI_CTLSTATbits absolute 0xE0043004;

 typedef struct tagSYSCTL_SYS_WDTRESET_CTLBITS {
  union {
    struct {
      unsigned TIMEOUT : 1;
      unsigned VIOLATION : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_SYS_WDTRESET_CTLBITS;
sfr far volatile typeSYSCTL_SYS_WDTRESET_CTLBITS SYSCTL_SYS_WDTRESET_CTLbits absolute 0xE0043008;

 typedef struct tagSYSCTL_SYS_PERIHALT_CTLBITS {
  union {
    struct {
      unsigned HALT_T16_0 : 1;
      unsigned HALT_T16_1 : 1;
      unsigned HALT_T16_2 : 1;
      unsigned HALT_T16_3 : 1;
      unsigned HALT_T32_0 : 1;
      unsigned HALT_eUA0 : 1;
      unsigned HALT_eUA1 : 1;
      unsigned HALT_eUA2 : 1;
      unsigned HALT_eUA3 : 1;
      unsigned HALT_eUB0 : 1;
      unsigned HALT_eUB1 : 1;
      unsigned HALT_eUB2 : 1;
      unsigned HALT_eUB3 : 1;
      unsigned HALT_ADC : 1;
      unsigned HALT_WDT : 1;
      unsigned HALT_DMA : 1;
      unsigned : 16;
    };
  };
} typeSYSCTL_SYS_PERIHALT_CTLBITS;
sfr far volatile typeSYSCTL_SYS_PERIHALT_CTLBITS SYSCTL_SYS_PERIHALT_CTLbits absolute 0xE004300C;

 typedef struct tagSYSCTL_SYS_SRAM_SIZEBITS {
  union {
    struct {
      unsigned SIZE : 32;
    };
  };
} typeSYSCTL_SYS_SRAM_SIZEBITS;
sfr far volatile typeSYSCTL_SYS_SRAM_SIZEBITS SYSCTL_SYS_SRAM_SIZEbits absolute 0xE0043010;

 typedef struct tagSYSCTL_SYS_SRAM_BANKENBITS {
  union {
    struct {
      unsigned BNK0_EN : 1;
      unsigned BNK1_EN : 1;
      unsigned BNK2_EN : 1;
      unsigned BNK3_EN : 1;
      unsigned BNK4_EN : 1;
      unsigned BNK5_EN : 1;
      unsigned BNK6_EN : 1;
      unsigned BNK7_EN : 1;
      unsigned : 8;
      unsigned SRAM_RDY : 1;
      unsigned : 15;
    };
  };
} typeSYSCTL_SYS_SRAM_BANKENBITS;
sfr far volatile typeSYSCTL_SYS_SRAM_BANKENBITS SYSCTL_SYS_SRAM_BANKENbits absolute 0xE0043014;

 typedef struct tagSYSCTL_SYS_SRAM_BANKRETBITS {
  union {
    struct {
      unsigned BNK0_RET : 1;
      unsigned BNK1_RET : 1;
      unsigned BNK2_RET : 1;
      unsigned BNK3_RET : 1;
      unsigned BNK4_RET : 1;
      unsigned BNK5_RET : 1;
      unsigned BNK6_RET : 1;
      unsigned BNK7_RET : 1;
      unsigned : 8;
      unsigned SRAM_RDY : 1;
      unsigned : 15;
    };
  };
} typeSYSCTL_SYS_SRAM_BANKRETBITS;
sfr far volatile typeSYSCTL_SYS_SRAM_BANKRETBITS SYSCTL_SYS_SRAM_BANKRETbits absolute 0xE0043018;

 typedef struct tagSYSCTL_SYS_FLASH_SIZEBITS {
  union {
    struct {
      unsigned SIZE : 32;
    };
  };
} typeSYSCTL_SYS_FLASH_SIZEBITS;
sfr far volatile typeSYSCTL_SYS_FLASH_SIZEBITS SYSCTL_SYS_FLASH_SIZEbits absolute 0xE0043020;

 typedef struct tagSYSCTL_SYS_DIO_GLTFLT_CTLBITS {
  union {
    struct {
      unsigned GLTCH_EN : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SYS_DIO_GLTFLT_CTLBITS;
sfr far volatile typeSYSCTL_SYS_DIO_GLTFLT_CTLBITS SYSCTL_SYS_DIO_GLTFLT_CTLbits absolute 0xE0043030;

 typedef struct tagSYSCTL_SYS_SECDATA_UNLOCKBITS {
  union {
    struct {
      unsigned UNLKEY : 16;
      unsigned : 16;
    };
  };
} typeSYSCTL_SYS_SECDATA_UNLOCKBITS;
sfr far volatile typeSYSCTL_SYS_SECDATA_UNLOCKBITS SYSCTL_SYS_SECDATA_UNLOCKbits absolute 0xE0043040;

 typedef struct tagSYSCTL_SYS_MASTER_UNLOCKBITS {
  union {
    struct {
      unsigned UNLKEY : 16;
      unsigned : 16;
    };
  };
} typeSYSCTL_SYS_MASTER_UNLOCKBITS;
sfr far volatile typeSYSCTL_SYS_MASTER_UNLOCKBITS SYSCTL_SYS_MASTER_UNLOCKbits absolute 0xE0044000;

 typedef struct tagSYSCTL_SYS_BOOTOVER_REQ0BITS {
  union {
    struct {
      unsigned REGVAL : 32;
    };
  };
} typeSYSCTL_SYS_BOOTOVER_REQ0BITS;
sfr far volatile typeSYSCTL_SYS_BOOTOVER_REQ0BITS SYSCTL_SYS_BOOTOVER_REQ0bits absolute 0xE0044004;

 typedef struct tagSYSCTL_SYS_BOOTOVER_REQ1BITS {
  union {
    struct {
      unsigned REGVAL : 32;
    };
  };
} typeSYSCTL_SYS_BOOTOVER_REQ1BITS;
sfr far volatile typeSYSCTL_SYS_BOOTOVER_REQ1BITS SYSCTL_SYS_BOOTOVER_REQ1bits absolute 0xE0044008;

 typedef struct tagSYSCTL_SYS_BOOTOVER_ACKBITS {
  union {
    struct {
      unsigned REGVAL : 32;
    };
  };
} typeSYSCTL_SYS_BOOTOVER_ACKBITS;
sfr far volatile typeSYSCTL_SYS_BOOTOVER_ACKBITS SYSCTL_SYS_BOOTOVER_ACKbits absolute 0xE004400C;

 typedef struct tagSYSCTL_SYS_RESET_REQBITS {
  union {
    struct {
      unsigned POR : 1;
      unsigned REBOOT : 1;
      unsigned : 6;
      unsigned WKEY : 8;
      unsigned : 16;
    };
  };
} typeSYSCTL_SYS_RESET_REQBITS;
sfr far volatile typeSYSCTL_SYS_RESET_REQBITS SYSCTL_SYS_RESET_REQbits absolute 0xE0044010;

 typedef struct tagSYSCTL_SYS_RESET_STATOVERBITS {
  union {
    struct {
      unsigned SOFT : 1;
      unsigned HARD : 1;
      unsigned REBOOT : 1;
      unsigned : 5;
      unsigned SOFT_OVER : 1;
      unsigned HARD_OVER : 1;
      unsigned RBT_OVER : 1;
      unsigned : 21;
    };
  };
} typeSYSCTL_SYS_RESET_STATOVERBITS;
sfr far volatile typeSYSCTL_SYS_RESET_STATOVERBITS SYSCTL_SYS_RESET_STATOVERbits absolute 0xE0044014;

 typedef struct tagSYSCTL_SYS_SYSTEM_STATBITS {
  union {
    struct {
      unsigned : 3;
      unsigned DBG_SEC_ACT : 1;
      unsigned JTAG_SWD_LOCK_ACT : 1;
      unsigned IP_PROT_ACT : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_SYS_SYSTEM_STATBITS;
sfr far volatile typeSYSCTL_SYS_SYSTEM_STATBITS SYSCTL_SYS_SYSTEM_STATbits absolute 0xE0044020;

 typedef struct tagNVIC_ICTRBITS {
  union {
    struct {
      unsigned INTLINESNUM : 4;
      unsigned : 28;
    };
  };
} typeNVIC_ICTRBITS;
sfr far volatile typeNVIC_ICTRBITS NVIC_ICTRbits absolute 0xE000E004;

 typedef struct tagNVIC_STIRBITS {
  union {
    struct {
      unsigned INTID : 9;
      unsigned : 23;
    };
  };
} typeNVIC_STIRBITS;
sfr far volatile typeNVIC_STIRBITS NVIC_STIRbits absolute 0xE000EF00;

 typedef struct tagNVIC_ISER0BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER0BITS;
sfr far volatile typeNVIC_ISER0BITS NVIC_ISER0bits absolute 0xE000E100;

 typedef struct tagNVIC_ISER1BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER1BITS;
sfr far volatile typeNVIC_ISER1BITS NVIC_ISER1bits absolute 0xE000E104;

 typedef struct tagNVIC_ISER2BITS {
  union {
    struct {
      unsigned SETENA : 32;
    };
  };
} typeNVIC_ISER2BITS;
sfr far volatile typeNVIC_ISER2BITS NVIC_ISER2bits absolute 0xE000E108;

 typedef struct tagNVIC_ICER0BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER0BITS;
sfr far volatile typeNVIC_ICER0BITS NVIC_ICER0bits absolute 0xE000E180;

 typedef struct tagNVIC_ICER1BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER1BITS;
sfr far volatile typeNVIC_ICER1BITS NVIC_ICER1bits absolute 0xE000E184;

 typedef struct tagNVIC_ICER2BITS {
  union {
    struct {
      unsigned CLRENA : 32;
    };
  };
} typeNVIC_ICER2BITS;
sfr far volatile typeNVIC_ICER2BITS NVIC_ICER2bits absolute 0xE000E188;

 typedef struct tagNVIC_ISPR0BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR0BITS;
sfr far volatile typeNVIC_ISPR0BITS NVIC_ISPR0bits absolute 0xE000E200;

 typedef struct tagNVIC_ISPR1BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR1BITS;
sfr far volatile typeNVIC_ISPR1BITS NVIC_ISPR1bits absolute 0xE000E204;

 typedef struct tagNVIC_ISPR2BITS {
  union {
    struct {
      unsigned SETPEND : 32;
    };
  };
} typeNVIC_ISPR2BITS;
sfr far volatile typeNVIC_ISPR2BITS NVIC_ISPR2bits absolute 0xE000E208;

 typedef struct tagNVIC_ICPR0BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR0BITS;
sfr far volatile typeNVIC_ICPR0BITS NVIC_ICPR0bits absolute 0xE000E280;

 typedef struct tagNVIC_ICPR1BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR1BITS;
sfr far volatile typeNVIC_ICPR1BITS NVIC_ICPR1bits absolute 0xE000E284;

 typedef struct tagNVIC_ICPR2BITS {
  union {
    struct {
      unsigned CLRPEND : 32;
    };
  };
} typeNVIC_ICPR2BITS;
sfr far volatile typeNVIC_ICPR2BITS NVIC_ICPR2bits absolute 0xE000E288;

 typedef struct tagNVIC_IABR0BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR0BITS;
sfr far volatile typeNVIC_IABR0BITS NVIC_IABR0bits absolute 0xE000E300;

 typedef struct tagNVIC_IABR1BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR1BITS;
sfr far volatile typeNVIC_IABR1BITS NVIC_IABR1bits absolute 0xE000E304;

 typedef struct tagNVIC_IABR2BITS {
  union {
    struct {
      unsigned ACTIVE : 32;
    };
  };
} typeNVIC_IABR2BITS;
sfr far volatile typeNVIC_IABR2BITS NVIC_IABR2bits absolute 0xE000E308;

 typedef struct tagNVIC_IPR0BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR0BITS;
sfr far volatile typeNVIC_IPR0BITS NVIC_IPR0bits absolute 0xE000E400;

 typedef struct tagNVIC_IPR1BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR1BITS;
sfr far volatile typeNVIC_IPR1BITS NVIC_IPR1bits absolute 0xE000E404;

 typedef struct tagNVIC_IPR2BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR2BITS;
sfr far volatile typeNVIC_IPR2BITS NVIC_IPR2bits absolute 0xE000E408;

 typedef struct tagNVIC_IPR3BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR3BITS;
sfr far volatile typeNVIC_IPR3BITS NVIC_IPR3bits absolute 0xE000E40C;

 typedef struct tagNVIC_IPR4BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR4BITS;
sfr far volatile typeNVIC_IPR4BITS NVIC_IPR4bits absolute 0xE000E410;

 typedef struct tagNVIC_IPR5BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR5BITS;
sfr far volatile typeNVIC_IPR5BITS NVIC_IPR5bits absolute 0xE000E414;

 typedef struct tagNVIC_IPR6BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR6BITS;
sfr far volatile typeNVIC_IPR6BITS NVIC_IPR6bits absolute 0xE000E418;

 typedef struct tagNVIC_IPR7BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR7BITS;
sfr far volatile typeNVIC_IPR7BITS NVIC_IPR7bits absolute 0xE000E41C;

 typedef struct tagNVIC_IPR8BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR8BITS;
sfr far volatile typeNVIC_IPR8BITS NVIC_IPR8bits absolute 0xE000E420;

 typedef struct tagNVIC_IPR9BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR9BITS;
sfr far volatile typeNVIC_IPR9BITS NVIC_IPR9bits absolute 0xE000E424;

 typedef struct tagNVIC_IPR10BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR10BITS;
sfr far volatile typeNVIC_IPR10BITS NVIC_IPR10bits absolute 0xE000E428;

 typedef struct tagNVIC_IPR11BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR11BITS;
sfr far volatile typeNVIC_IPR11BITS NVIC_IPR11bits absolute 0xE000E42C;

 typedef struct tagNVIC_IPR12BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR12BITS;
sfr far volatile typeNVIC_IPR12BITS NVIC_IPR12bits absolute 0xE000E430;

 typedef struct tagNVIC_IPR13BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR13BITS;
sfr far volatile typeNVIC_IPR13BITS NVIC_IPR13bits absolute 0xE000E434;

 typedef struct tagNVIC_IPR14BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR14BITS;
sfr far volatile typeNVIC_IPR14BITS NVIC_IPR14bits absolute 0xE000E438;

 typedef struct tagNVIC_IPR15BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR15BITS;
sfr far volatile typeNVIC_IPR15BITS NVIC_IPR15bits absolute 0xE000E43C;

 typedef struct tagNVIC_IPR16BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR16BITS;
sfr far volatile typeNVIC_IPR16BITS NVIC_IPR16bits absolute 0xE000E440;

 typedef struct tagNVIC_IPR17BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR17BITS;
sfr far volatile typeNVIC_IPR17BITS NVIC_IPR17bits absolute 0xE000E444;

 typedef struct tagNVIC_IPR18BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR18BITS;
sfr far volatile typeNVIC_IPR18BITS NVIC_IPR18bits absolute 0xE000E448;

 typedef struct tagNVIC_IPR19BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR19BITS;
sfr far volatile typeNVIC_IPR19BITS NVIC_IPR19bits absolute 0xE000E44C;

 typedef struct tagNVIC_IPR20BITS {
  union {
    struct {
      unsigned IPR_N0 : 8;
      unsigned IPR_N1 : 8;
      unsigned IPR_N2 : 8;
      unsigned IPR_N3 : 8;
    };
  };
} typeNVIC_IPR20BITS;
sfr far volatile typeNVIC_IPR20BITS NVIC_IPR20bits absolute 0xE000E450;

 typedef struct tagSTK_CTRLBITS {
  union {
    struct {
      unsigned ENABLE_ : 1;
      unsigned TICKINT : 1;
      unsigned CLKSOURCE : 1;
      unsigned : 13;
      unsigned COUNTFLAG : 1;
      unsigned : 15;
    };
  };
} typeSTK_CTRLBITS;
sfr far volatile typeSTK_CTRLBITS STK_CTRLbits absolute 0xE000E010;

 typedef struct tagSTK_LOADBITS {
  union {
    struct {
      unsigned RELOAD : 24;
      unsigned : 8;
    };
  };
} typeSTK_LOADBITS;
sfr far volatile typeSTK_LOADBITS STK_LOADbits absolute 0xE000E014;

 typedef struct tagSTK_VALBITS {
  union {
    struct {
      unsigned CURRENT : 24;
      unsigned : 8;
    };
  };
} typeSTK_VALBITS;
sfr far volatile typeSTK_VALBITS STK_VALbits absolute 0xE000E018;

 typedef struct tagSTK_CALIBBITS {
  union {
    struct {
      unsigned TENMS : 24;
      unsigned : 6;
      unsigned SKEW : 1;
      unsigned NOREF : 1;
    };
  };
} typeSTK_CALIBBITS;
sfr far volatile typeSTK_CALIBBITS STK_CALIBbits absolute 0xE000E01C;

 typedef struct tagSCB_CPUIDBITS {
  union {
    struct {
      unsigned REVISION : 4;
      unsigned PARTNO : 12;
      unsigned CONSTANT : 4;
      unsigned VARIANT : 4;
      unsigned IMPLEMENTER : 8;
    };
  };
} typeSCB_CPUIDBITS;
sfr far volatile typeSCB_CPUIDBITS SCB_CPUIDbits absolute 0xE000ED00;

 typedef struct tagSCB_ICSRBITS {
  union {
    struct {
      unsigned VECTACTIVE : 6;
      unsigned : 5;
      unsigned RETOBASE : 1;
      unsigned VECTPENDING : 6;
      unsigned : 4;
      unsigned ISRPENDING : 1;
      unsigned : 2;
      unsigned PENDSTCLR : 1;
      unsigned PENDSTSET : 1;
      unsigned PENDSVCLR : 1;
      unsigned PENDSVSET : 1;
      unsigned : 2;
      unsigned NMIPENDSET : 1;
    };
  };
} typeSCB_ICSRBITS;
sfr far volatile typeSCB_ICSRBITS SCB_ICSRbits absolute 0xE000ED04;

 typedef struct tagSCB_VTORBITS {
  union {
    struct {
      unsigned : 7;
      unsigned TBLOFF : 25;
    };
  };
} typeSCB_VTORBITS;
sfr far volatile typeSCB_VTORBITS SCB_VTORbits absolute 0xE000ED08;

 typedef struct tagSCB_AIRCRBITS {
  union {
    struct {
      unsigned VECTRESET : 1;
      unsigned VECTCLRACTIVE : 1;
      unsigned SYSRESETREQ : 1;
      unsigned : 5;
      unsigned PRIGROUP : 3;
      unsigned : 4;
      unsigned ENDIANESS : 1;
      unsigned VECTKEY : 16;
    };
  };
} typeSCB_AIRCRBITS;
sfr far volatile typeSCB_AIRCRBITS SCB_AIRCRbits absolute 0xE000ED0C;

 typedef struct tagSCB_SCRBITS {
  union {
    struct {
      unsigned : 1;
      unsigned SLEEPONEXIT : 1;
      unsigned SLEEPDEEP : 1;
      unsigned : 1;
      unsigned SEVONPEND : 1;
      unsigned : 27;
    };
  };
} typeSCB_SCRBITS;
sfr far volatile typeSCB_SCRBITS SCB_SCRbits absolute 0xE000ED10;

 typedef struct tagSCB_CCRBITS {
  union {
    struct {
      unsigned USENONBASETHRDENARSETMPEND : 1;
      unsigned USERSETMPEND : 1;
      unsigned : 1;
      unsigned UNALIGN_TRP : 1;
      unsigned DIV_0_TRP : 1;
      unsigned : 3;
      unsigned BFHFNMIGN : 1;
      unsigned STKALIGN : 1;
      unsigned : 22;
    };
  };
} typeSCB_CCRBITS;
sfr far volatile typeSCB_CCRBITS SCB_CCRbits absolute 0xE000ED14;

 typedef struct tagSCB_SHPR1BITS {
  union {
    struct {
      unsigned PRI_4 : 8;
      unsigned PRI_5 : 8;
      unsigned PRI_6 : 8;
      unsigned : 8;
    };
  };
} typeSCB_SHPR1BITS;
sfr far volatile typeSCB_SHPR1BITS SCB_SHPR1bits absolute 0xE000ED18;

 typedef struct tagSCB_SHPR2BITS {
  union {
    struct {
      unsigned : 24;
      unsigned PRI_11 : 8;
    };
  };
} typeSCB_SHPR2BITS;
sfr far volatile typeSCB_SHPR2BITS SCB_SHPR2bits absolute 0xE000ED1C;

 typedef struct tagSCB_SHPR3BITS {
  union {
    struct {
      unsigned : 16;
      unsigned PRI_14 : 8;
      unsigned PRI_15 : 8;
    };
  };
} typeSCB_SHPR3BITS;
sfr far volatile typeSCB_SHPR3BITS SCB_SHPR3bits absolute 0xE000ED20;

 typedef struct tagSCB_SHCRSBITS {
  union {
    struct {
      unsigned MEMFAULTACT : 1;
      unsigned BUSFAULTACT : 1;
      unsigned : 1;
      unsigned USGFAULTACT : 1;
      unsigned : 3;
      unsigned SVCALLACT : 1;
      unsigned MONITORACT : 1;
      unsigned : 1;
      unsigned PENDSVACT : 1;
      unsigned SYSTICKACT : 1;
      unsigned USGFAULTPENDED : 1;
      unsigned MEMFAULTPENDED : 1;
      unsigned BUSFAULTPENDED : 1;
      unsigned SVCALLPENDED : 1;
      unsigned MEMFAULTENA : 1;
      unsigned BUSFAULTENA : 1;
      unsigned USGFAULTENA : 1;
      unsigned : 13;
    };
  };
} typeSCB_SHCRSBITS;
sfr far volatile typeSCB_SHCRSBITS SCB_SHCRSbits absolute 0xE000ED24;
