#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue May 14 12:29:53 2024
# Process ID: 49721
# Current directory: /home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.runs/sub_spi_clock_div_0_0_synth_1
# Command line: vivado -log sub_spi_clock_div_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sub_spi_clock_div_0_0.tcl
# Log file: /home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.runs/sub_spi_clock_div_0_0_synth_1/sub_spi_clock_div_0_0.vds
# Journal file: /home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.runs/sub_spi_clock_div_0_0_synth_1/vivado.jou
# Running On: Laptop, OS: Linux, CPU Frequency: 1396.233 MHz, CPU Physical cores: 8, Host memory: 16109 MB
#-----------------------------------------------------------
source sub_spi_clock_div_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.367 ; gain = 0.023 ; free physical = 1471 ; free virtual = 8468
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jacob/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sub_spi_clock_div_0_0
Command: synth_design -top sub_spi_clock_div_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 49850
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1703.145 ; gain = 387.777 ; free physical = 279 ; free virtual = 5931
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sub_spi_clock_div_0_0' [/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.gen/sources_1/bd/sub_spi/ip/sub_spi_clock_div_0_0/synth/sub_spi_clock_div_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'clock_div' [/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.srcs/sources_1/new/clock_divider.vhd:42]
	Parameter n_bits bound to: 10 - type: integer 
	Parameter half_val bound to: 407 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_div' (0#1) [/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.srcs/sources_1/new/clock_divider.vhd:42]
INFO: [Synth 8-6155] done synthesizing module 'sub_spi_clock_div_0_0' (0#1) [/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.gen/sources_1/bd/sub_spi/ip/sub_spi_clock_div_0_0/synth/sub_spi_clock_div_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1778.113 ; gain = 462.746 ; free physical = 159 ; free virtual = 5626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1795.926 ; gain = 480.559 ; free physical = 165 ; free virtual = 5617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1803.930 ; gain = 488.562 ; free physical = 160 ; free virtual = 5612
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1812.836 ; gain = 497.469 ; free physical = 168 ; free virtual = 5594
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1959.062 ; gain = 643.695 ; free physical = 171 ; free virtual = 4978
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1959.062 ; gain = 643.695 ; free physical = 161 ; free virtual = 4968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1959.062 ; gain = 643.695 ; free physical = 160 ; free virtual = 4967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1959.062 ; gain = 643.695 ; free physical = 751 ; free virtual = 5486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1959.062 ; gain = 643.695 ; free physical = 758 ; free virtual = 5492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1959.062 ; gain = 643.695 ; free physical = 757 ; free virtual = 5492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1959.062 ; gain = 643.695 ; free physical = 756 ; free virtual = 5492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1959.062 ; gain = 643.695 ; free physical = 756 ; free virtual = 5492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1959.062 ; gain = 643.695 ; free physical = 756 ; free virtual = 5492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT3 |     1|
|3     |LUT4 |     2|
|4     |LUT5 |     7|
|5     |LUT6 |     7|
|6     |FDCE |    10|
|7     |FDRE |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    30|
|2     |  inst   |clock_div |    30|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1959.062 ; gain = 643.695 ; free physical = 756 ; free virtual = 5493
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1959.062 ; gain = 643.695 ; free physical = 805 ; free virtual = 5542
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1959.070 ; gain = 643.695 ; free physical = 828 ; free virtual = 5566
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1965.000 ; gain = 0.000 ; free physical = 1333 ; free virtual = 6071
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2109.652 ; gain = 0.000 ; free physical = 1037 ; free virtual = 5795
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: cee69293
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2109.688 ; gain = 794.320 ; free physical = 1036 ; free virtual = 5794
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1410.622; main = 1227.280; forked = 322.876
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2973.309; main = 2109.656; forked = 1022.250
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2451.625 ; gain = 0.000 ; free physical = 198 ; free virtual = 4995
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.runs/sub_spi_clock_div_0_0_synth_1/sub_spi_clock_div_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2452.625 ; gain = 342.938 ; free physical = 181 ; free virtual = 4978
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP sub_spi_clock_div_0_0, cache-ID = afa72591693430f8
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2452.625 ; gain = 0.000 ; free physical = 173 ; free virtual = 4970
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.runs/sub_spi_clock_div_0_0_synth_1/sub_spi_clock_div_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sub_spi_clock_div_0_0_utilization_synth.rpt -pb sub_spi_clock_div_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 14 12:30:25 2024...
