// Seed: 1892840287
module module_0 (
    input  tri0 id_0,
    output tri  id_1
);
  assign id_1 = id_0;
  assign id_1 = -1 == id_0;
  assign module_1.type_16 = 0;
  assign id_1 = id_0;
  timeunit 1ps; id_3(
      .id_0(id_0), .id_1(-1), .id_2((-1)), .id_3(1'h0 <-> id_0), .id_4(-1)
  );
endmodule
module module_1 (
    input tri1 id_0,
    inout supply1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri0 id_6,
    output supply0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    output supply0 id_10,
    input uwire id_11,
    input tri id_12,
    output wor id_13,
    input wand id_14,
    output supply0 id_15,
    output wor id_16,
    input wand id_17,
    input wire id_18,
    output tri1 id_19,
    input wand id_20,
    output uwire id_21,
    input wor id_22,
    output tri0 id_23,
    output tri1 id_24,
    output wand id_25,
    output tri0 id_26,
    input tri0 id_27,
    input tri0 id_28,
    input wor id_29
);
  wire id_31;
  module_0 modCall_1 (
      id_6,
      id_1
  );
  assign id_16 = -1;
endmodule
