// Seed: 3266743537
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_5;
  assign id_5 = 1;
  assign module_1.id_0 = 0;
  always @(posedge 1 or 1 == id_3) begin : LABEL_0
    wait (1);
  end
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output supply0 id_2,
    input wor id_3,
    output supply1 id_4
);
  assign id_1 = 1'b0;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire id_7;
endmodule
