Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Jul 15 20:28:05 2023
| Host         : lab running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      32          
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.199        0.000                      0                  371        0.185        0.000                      0                  371       39.500        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_gclk  {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gclk           32.199        0.000                      0                  371        0.185        0.000                      0                  371       39.500        0.000                       0                   189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_gclk                    
(none)                      clk_gclk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gclk
  To Clock:  clk_gclk

Setup :            0  Failing Endpoints,  Worst Slack       32.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.199ns  (required time - arrival time)
  Source:                 divisor_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            number_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_gclk rise@80.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        47.615ns  (logic 21.314ns (44.763%)  route 26.301ns (55.237%))
  Logic Levels:           80  (CARRY4=63 LUT1=1 LUT2=1 LUT3=10 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 84.808 - 80.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.170    gclk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  divisor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.589 f  divisor_reg[8]/Q
                         net (fo=84, routed)          3.637     9.226    divisor_reg_n_0_[8]
    SLICE_X50Y34         LUT1 (Prop_lut1_I0_O)        0.299     9.525 r  number[10]_i_212/O
                         net (fo=1, routed)           0.000     9.525    number[10]_i_212_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.058 r  number_reg[10]_i_194/CO[3]
                         net (fo=3, routed)           0.788    10.846    number_reg[10]_i_194_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    11.454 r  number_reg[15]_i_144/CO[2]
                         net (fo=20, routed)          0.848    12.302    number_reg[15]_i_144_n_1
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.612 r  number[10]_i_205/O
                         net (fo=1, routed)           0.000    12.612    number[10]_i_205_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.013 r  number_reg[10]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.013    number_reg[10]_i_186_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.127 r  number_reg[10]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.127    number_reg[10]_i_181_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.241 r  number_reg[10]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.241    number_reg[10]_i_180_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.355 r  number_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.355    number_reg[15]_i_139_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.626 r  number_reg[15]_i_137/CO[0]
                         net (fo=21, routed)          1.300    14.926    number_reg[15]_i_137_n_3
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.770 r  number_reg[10]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.770    number_reg[10]_i_172_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.887 r  number_reg[10]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.887    number_reg[10]_i_167_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.004 r  number_reg[10]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.004    number_reg[10]_i_166_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.121 r  number_reg[15]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.121    number_reg[15]_i_132_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.278 r  number_reg[15]_i_129/CO[1]
                         net (fo=23, routed)          1.125    17.403    number_reg[15]_i_129_n_2
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    17.735 r  number[10]_i_175/O
                         net (fo=1, routed)           0.000    17.735    number[10]_i_175_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.285 r  number_reg[10]_i_153/CO[3]
                         net (fo=1, routed)           0.000    18.285    number_reg[10]_i_153_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.399 r  number_reg[10]_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.399    number_reg[10]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.513 r  number_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.513    number_reg[15]_i_124_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.670 r  number_reg[15]_i_121/CO[1]
                         net (fo=23, routed)          1.201    19.871    number_reg[15]_i_121_n_2
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.656 r  number_reg[10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.656    number_reg[10]_i_144_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.770 r  number_reg[10]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.770    number_reg[10]_i_139_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.884 r  number_reg[10]_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.884    number_reg[10]_i_138_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.998 r  number_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.998    number_reg[15]_i_116_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.155 r  number_reg[15]_i_113/CO[1]
                         net (fo=23, routed)          1.018    22.173    number_reg[15]_i_113_n_2
    SLICE_X51Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.958 r  number_reg[10]_i_130/CO[3]
                         net (fo=1, routed)           0.009    22.967    number_reg[10]_i_130_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.081 r  number_reg[10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    23.081    number_reg[10]_i_125_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.195 r  number_reg[10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    23.195    number_reg[10]_i_124_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.309 r  number_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.309    number_reg[15]_i_108_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.466 r  number_reg[15]_i_105/CO[1]
                         net (fo=23, routed)          1.275    24.741    number_reg[15]_i_105_n_2
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    25.070 r  number[10]_i_136/O
                         net (fo=1, routed)           0.000    25.070    number[10]_i_136_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.450 r  number_reg[10]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.450    number_reg[10]_i_116_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.567 r  number_reg[10]_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.567    number_reg[10]_i_111_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.684 r  number_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.009    25.693    number_reg[10]_i_110_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  number_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.810    number_reg[15]_i_100_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.967 r  number_reg[15]_i_97/CO[1]
                         net (fo=23, routed)          1.029    26.996    number_reg[15]_i_97_n_2
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    27.328 r  number[10]_i_123/O
                         net (fo=1, routed)           0.000    27.328    number[10]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  number_reg[10]_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.878    number_reg[10]_i_102_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  number_reg[10]_i_97/CO[3]
                         net (fo=1, routed)           0.000    27.992    number_reg[10]_i_97_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  number_reg[10]_i_96/CO[3]
                         net (fo=1, routed)           0.009    28.115    number_reg[10]_i_96_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  number_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    28.229    number_reg[15]_i_92_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.386 r  number_reg[15]_i_89/CO[1]
                         net (fo=23, routed)          1.447    29.833    number_reg[15]_i_89_n_2
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.162 r  number[10]_i_109/O
                         net (fo=1, routed)           0.000    30.162    number[10]_i_109_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.712 r  number_reg[10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.712    number_reg[10]_i_88_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.826 r  number_reg[10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.826    number_reg[10]_i_83_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.940 r  number_reg[10]_i_82/CO[3]
                         net (fo=1, routed)           0.000    30.940    number_reg[10]_i_82_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.162 r  number_reg[15]_i_84/O[0]
                         net (fo=1, routed)           1.153    32.315    number_reg[15]_i_84_n_7
    SLICE_X49Y24         LUT2 (Prop_lut2_I1_O)        0.299    32.614 r  number[15]_i_87/O
                         net (fo=1, routed)           0.000    32.614    number[15]_i_87_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.164 r  number_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.009    33.173    number_reg[15]_i_76_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.330 r  number_reg[15]_i_73/CO[1]
                         net (fo=23, routed)          1.413    34.743    number_reg[15]_i_73_n_2
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    35.072 r  number[10]_i_81/O
                         net (fo=1, routed)           0.000    35.072    number[10]_i_81_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  number_reg[10]_i_60/CO[3]
                         net (fo=1, routed)           0.000    35.605    number_reg[10]_i_60_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  number_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    35.722    number_reg[10]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.839 r  number_reg[10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.839    number_reg[10]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.956 r  number_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    35.956    number_reg[15]_i_68_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.113 r  number_reg[15]_i_65/CO[1]
                         net (fo=23, routed)          1.545    37.659    number_reg[15]_i_65_n_2
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.332    37.991 r  number[10]_i_64/O
                         net (fo=1, routed)           0.000    37.991    number[10]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.504 r  number_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.504    number_reg[10]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.621 r  number_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.621    number_reg[10]_i_40_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.738 r  number_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    38.738    number_reg[15]_i_60_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.895 r  number_reg[15]_i_57/CO[1]
                         net (fo=23, routed)          1.112    40.007    number_reg[15]_i_57_n_2
    SLICE_X51Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.795 r  number_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.795    number_reg[10]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.017 r  number_reg[10]_i_27/O[0]
                         net (fo=2, routed)           1.150    42.166    number_reg[10]_i_27_n_7
    SLICE_X53Y23         LUT3 (Prop_lut3_I2_O)        0.299    42.465 r  number[10]_i_35/O
                         net (fo=1, routed)           0.000    42.465    number[10]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.015 r  number_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.015    number_reg[10]_i_16_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.129 r  number_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.138    number_reg[10]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.252 r  number_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.252    number_reg[15]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.409 r  number_reg[15]_i_38/CO[1]
                         net (fo=23, routed)          1.481    44.890    number_reg[15]_i_38_n_2
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.219 r  number[2]_i_8/O
                         net (fo=1, routed)           0.000    45.219    number[2]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.620 r  number_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.620    number_reg[2]_i_4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.734 r  number_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.734    number_reg[10]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.848 r  number_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.848    number_reg[10]_i_5_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.962 r  number_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.962    number_reg[15]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.119 r  number_reg[15]_i_17/CO[1]
                         net (fo=23, routed)          0.882    47.001    number_reg[15]_i_17_n_2
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    47.330 r  number[2]_i_7/O
                         net (fo=1, routed)           0.000    47.330    number[2]_i_7_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    47.908 r  number_reg[2]_i_3/O[2]
                         net (fo=3, routed)           1.001    48.909    number_reg[2]_i_3_n_5
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.301    49.210 f  number[4]_i_3/O
                         net (fo=4, routed)           0.840    50.050    number[4]_i_3_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I2_O)        0.124    50.174 f  number[6]_i_3/O
                         net (fo=3, routed)           0.659    50.833    number[6]_i_3_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I2_O)        0.150    50.983 r  number[12]_i_3/O
                         net (fo=4, routed)           0.567    51.549    number[12]_i_3_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I3_O)        0.326    51.875 r  number[8]_i_2/O
                         net (fo=1, routed)           0.407    52.282    number[8]_i_2_n_0
    SLICE_X57Y18         LUT5 (Prop_lut5_I2_O)        0.124    52.406 r  number[8]_i_1/O
                         net (fo=1, routed)           0.379    52.785    number[8]_i_1_n_0
    SLICE_X57Y18         FDCE                                         r  number_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  gclk (IN)
                         net (fo=0)                   0.000    80.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    81.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    83.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.443    84.808    gclk_IBUF_BUFG
    SLICE_X57Y18         FDCE                                         r  number_reg[8]/C
                         clock pessimism              0.259    85.067    
                         clock uncertainty           -0.035    85.032    
    SLICE_X57Y18         FDCE (Setup_fdce_C_D)       -0.047    84.985    number_reg[8]
  -------------------------------------------------------------------
                         required time                         84.985    
                         arrival time                         -52.785    
  -------------------------------------------------------------------
                         slack                                 32.199    

Slack (MET) :             32.248ns  (required time - arrival time)
  Source:                 divisor_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            number_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_gclk rise@80.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        47.641ns  (logic 21.314ns (44.739%)  route 26.327ns (55.261%))
  Logic Levels:           80  (CARRY4=63 LUT1=1 LUT2=1 LUT3=10 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 84.806 - 80.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.170    gclk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  divisor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.589 f  divisor_reg[8]/Q
                         net (fo=84, routed)          3.637     9.226    divisor_reg_n_0_[8]
    SLICE_X50Y34         LUT1 (Prop_lut1_I0_O)        0.299     9.525 r  number[10]_i_212/O
                         net (fo=1, routed)           0.000     9.525    number[10]_i_212_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.058 r  number_reg[10]_i_194/CO[3]
                         net (fo=3, routed)           0.788    10.846    number_reg[10]_i_194_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    11.454 r  number_reg[15]_i_144/CO[2]
                         net (fo=20, routed)          0.848    12.302    number_reg[15]_i_144_n_1
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.612 r  number[10]_i_205/O
                         net (fo=1, routed)           0.000    12.612    number[10]_i_205_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.013 r  number_reg[10]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.013    number_reg[10]_i_186_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.127 r  number_reg[10]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.127    number_reg[10]_i_181_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.241 r  number_reg[10]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.241    number_reg[10]_i_180_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.355 r  number_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.355    number_reg[15]_i_139_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.626 r  number_reg[15]_i_137/CO[0]
                         net (fo=21, routed)          1.300    14.926    number_reg[15]_i_137_n_3
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.770 r  number_reg[10]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.770    number_reg[10]_i_172_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.887 r  number_reg[10]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.887    number_reg[10]_i_167_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.004 r  number_reg[10]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.004    number_reg[10]_i_166_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.121 r  number_reg[15]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.121    number_reg[15]_i_132_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.278 r  number_reg[15]_i_129/CO[1]
                         net (fo=23, routed)          1.125    17.403    number_reg[15]_i_129_n_2
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    17.735 r  number[10]_i_175/O
                         net (fo=1, routed)           0.000    17.735    number[10]_i_175_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.285 r  number_reg[10]_i_153/CO[3]
                         net (fo=1, routed)           0.000    18.285    number_reg[10]_i_153_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.399 r  number_reg[10]_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.399    number_reg[10]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.513 r  number_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.513    number_reg[15]_i_124_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.670 r  number_reg[15]_i_121/CO[1]
                         net (fo=23, routed)          1.201    19.871    number_reg[15]_i_121_n_2
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.656 r  number_reg[10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.656    number_reg[10]_i_144_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.770 r  number_reg[10]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.770    number_reg[10]_i_139_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.884 r  number_reg[10]_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.884    number_reg[10]_i_138_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.998 r  number_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.998    number_reg[15]_i_116_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.155 r  number_reg[15]_i_113/CO[1]
                         net (fo=23, routed)          1.018    22.173    number_reg[15]_i_113_n_2
    SLICE_X51Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.958 r  number_reg[10]_i_130/CO[3]
                         net (fo=1, routed)           0.009    22.967    number_reg[10]_i_130_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.081 r  number_reg[10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    23.081    number_reg[10]_i_125_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.195 r  number_reg[10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    23.195    number_reg[10]_i_124_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.309 r  number_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.309    number_reg[15]_i_108_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.466 r  number_reg[15]_i_105/CO[1]
                         net (fo=23, routed)          1.275    24.741    number_reg[15]_i_105_n_2
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    25.070 r  number[10]_i_136/O
                         net (fo=1, routed)           0.000    25.070    number[10]_i_136_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.450 r  number_reg[10]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.450    number_reg[10]_i_116_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.567 r  number_reg[10]_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.567    number_reg[10]_i_111_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.684 r  number_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.009    25.693    number_reg[10]_i_110_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  number_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.810    number_reg[15]_i_100_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.967 r  number_reg[15]_i_97/CO[1]
                         net (fo=23, routed)          1.029    26.996    number_reg[15]_i_97_n_2
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    27.328 r  number[10]_i_123/O
                         net (fo=1, routed)           0.000    27.328    number[10]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  number_reg[10]_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.878    number_reg[10]_i_102_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  number_reg[10]_i_97/CO[3]
                         net (fo=1, routed)           0.000    27.992    number_reg[10]_i_97_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  number_reg[10]_i_96/CO[3]
                         net (fo=1, routed)           0.009    28.115    number_reg[10]_i_96_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  number_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    28.229    number_reg[15]_i_92_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.386 r  number_reg[15]_i_89/CO[1]
                         net (fo=23, routed)          1.447    29.833    number_reg[15]_i_89_n_2
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.162 r  number[10]_i_109/O
                         net (fo=1, routed)           0.000    30.162    number[10]_i_109_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.712 r  number_reg[10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.712    number_reg[10]_i_88_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.826 r  number_reg[10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.826    number_reg[10]_i_83_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.940 r  number_reg[10]_i_82/CO[3]
                         net (fo=1, routed)           0.000    30.940    number_reg[10]_i_82_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.162 r  number_reg[15]_i_84/O[0]
                         net (fo=1, routed)           1.153    32.315    number_reg[15]_i_84_n_7
    SLICE_X49Y24         LUT2 (Prop_lut2_I1_O)        0.299    32.614 r  number[15]_i_87/O
                         net (fo=1, routed)           0.000    32.614    number[15]_i_87_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.164 r  number_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.009    33.173    number_reg[15]_i_76_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.330 r  number_reg[15]_i_73/CO[1]
                         net (fo=23, routed)          1.413    34.743    number_reg[15]_i_73_n_2
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    35.072 r  number[10]_i_81/O
                         net (fo=1, routed)           0.000    35.072    number[10]_i_81_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  number_reg[10]_i_60/CO[3]
                         net (fo=1, routed)           0.000    35.605    number_reg[10]_i_60_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  number_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    35.722    number_reg[10]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.839 r  number_reg[10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.839    number_reg[10]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.956 r  number_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    35.956    number_reg[15]_i_68_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.113 r  number_reg[15]_i_65/CO[1]
                         net (fo=23, routed)          1.545    37.659    number_reg[15]_i_65_n_2
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.332    37.991 r  number[10]_i_64/O
                         net (fo=1, routed)           0.000    37.991    number[10]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.504 r  number_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.504    number_reg[10]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.621 r  number_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.621    number_reg[10]_i_40_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.738 r  number_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    38.738    number_reg[15]_i_60_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.895 r  number_reg[15]_i_57/CO[1]
                         net (fo=23, routed)          1.112    40.007    number_reg[15]_i_57_n_2
    SLICE_X51Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.795 r  number_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.795    number_reg[10]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.017 r  number_reg[10]_i_27/O[0]
                         net (fo=2, routed)           1.150    42.166    number_reg[10]_i_27_n_7
    SLICE_X53Y23         LUT3 (Prop_lut3_I2_O)        0.299    42.465 r  number[10]_i_35/O
                         net (fo=1, routed)           0.000    42.465    number[10]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.015 r  number_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.015    number_reg[10]_i_16_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.129 r  number_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.138    number_reg[10]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.252 r  number_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.252    number_reg[15]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.409 r  number_reg[15]_i_38/CO[1]
                         net (fo=23, routed)          1.481    44.890    number_reg[15]_i_38_n_2
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.219 r  number[2]_i_8/O
                         net (fo=1, routed)           0.000    45.219    number[2]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.620 r  number_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.620    number_reg[2]_i_4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.734 r  number_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.734    number_reg[10]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.848 r  number_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.848    number_reg[10]_i_5_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.962 r  number_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.962    number_reg[15]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.119 r  number_reg[15]_i_17/CO[1]
                         net (fo=23, routed)          0.882    47.001    number_reg[15]_i_17_n_2
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    47.330 r  number[2]_i_7/O
                         net (fo=1, routed)           0.000    47.330    number[2]_i_7_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    47.908 f  number_reg[2]_i_3/O[2]
                         net (fo=3, routed)           1.001    48.909    number_reg[2]_i_3_n_5
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.301    49.210 r  number[4]_i_3/O
                         net (fo=4, routed)           0.840    50.050    number[4]_i_3_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I2_O)        0.124    50.174 r  number[6]_i_3/O
                         net (fo=3, routed)           0.659    50.833    number[6]_i_3_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I2_O)        0.150    50.983 f  number[12]_i_3/O
                         net (fo=4, routed)           1.075    52.057    number[12]_i_3_n_0
    SLICE_X57Y19         LUT5 (Prop_lut5_I0_O)        0.326    52.383 r  number[12]_i_2/O
                         net (fo=1, routed)           0.304    52.687    number[12]_i_2_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124    52.811 r  number[12]_i_1/O
                         net (fo=1, routed)           0.000    52.811    number[12]_i_1_n_0
    SLICE_X55Y19         FDCE                                         r  number_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  gclk (IN)
                         net (fo=0)                   0.000    80.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    81.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    83.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.441    84.806    gclk_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  number_reg[12]/C
                         clock pessimism              0.259    85.065    
                         clock uncertainty           -0.035    85.030    
    SLICE_X55Y19         FDCE (Setup_fdce_C_D)        0.029    85.059    number_reg[12]
  -------------------------------------------------------------------
                         required time                         85.059    
                         arrival time                         -52.811    
  -------------------------------------------------------------------
                         slack                                 32.248    

Slack (MET) :             32.353ns  (required time - arrival time)
  Source:                 divisor_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            number_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_gclk rise@80.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        47.537ns  (logic 21.086ns (44.357%)  route 26.451ns (55.643%))
  Logic Levels:           80  (CARRY4=63 LUT1=1 LUT2=1 LUT3=10 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 84.806 - 80.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.170    gclk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  divisor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.589 f  divisor_reg[8]/Q
                         net (fo=84, routed)          3.637     9.226    divisor_reg_n_0_[8]
    SLICE_X50Y34         LUT1 (Prop_lut1_I0_O)        0.299     9.525 r  number[10]_i_212/O
                         net (fo=1, routed)           0.000     9.525    number[10]_i_212_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.058 r  number_reg[10]_i_194/CO[3]
                         net (fo=3, routed)           0.788    10.846    number_reg[10]_i_194_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    11.454 r  number_reg[15]_i_144/CO[2]
                         net (fo=20, routed)          0.848    12.302    number_reg[15]_i_144_n_1
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.612 r  number[10]_i_205/O
                         net (fo=1, routed)           0.000    12.612    number[10]_i_205_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.013 r  number_reg[10]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.013    number_reg[10]_i_186_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.127 r  number_reg[10]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.127    number_reg[10]_i_181_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.241 r  number_reg[10]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.241    number_reg[10]_i_180_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.355 r  number_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.355    number_reg[15]_i_139_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.626 r  number_reg[15]_i_137/CO[0]
                         net (fo=21, routed)          1.300    14.926    number_reg[15]_i_137_n_3
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.770 r  number_reg[10]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.770    number_reg[10]_i_172_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.887 r  number_reg[10]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.887    number_reg[10]_i_167_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.004 r  number_reg[10]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.004    number_reg[10]_i_166_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.121 r  number_reg[15]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.121    number_reg[15]_i_132_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.278 r  number_reg[15]_i_129/CO[1]
                         net (fo=23, routed)          1.125    17.403    number_reg[15]_i_129_n_2
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    17.735 r  number[10]_i_175/O
                         net (fo=1, routed)           0.000    17.735    number[10]_i_175_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.285 r  number_reg[10]_i_153/CO[3]
                         net (fo=1, routed)           0.000    18.285    number_reg[10]_i_153_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.399 r  number_reg[10]_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.399    number_reg[10]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.513 r  number_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.513    number_reg[15]_i_124_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.670 r  number_reg[15]_i_121/CO[1]
                         net (fo=23, routed)          1.201    19.871    number_reg[15]_i_121_n_2
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.656 r  number_reg[10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.656    number_reg[10]_i_144_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.770 r  number_reg[10]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.770    number_reg[10]_i_139_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.884 r  number_reg[10]_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.884    number_reg[10]_i_138_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.998 r  number_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.998    number_reg[15]_i_116_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.155 r  number_reg[15]_i_113/CO[1]
                         net (fo=23, routed)          1.018    22.173    number_reg[15]_i_113_n_2
    SLICE_X51Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.958 r  number_reg[10]_i_130/CO[3]
                         net (fo=1, routed)           0.009    22.967    number_reg[10]_i_130_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.081 r  number_reg[10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    23.081    number_reg[10]_i_125_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.195 r  number_reg[10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    23.195    number_reg[10]_i_124_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.309 r  number_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.309    number_reg[15]_i_108_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.466 r  number_reg[15]_i_105/CO[1]
                         net (fo=23, routed)          1.275    24.741    number_reg[15]_i_105_n_2
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    25.070 r  number[10]_i_136/O
                         net (fo=1, routed)           0.000    25.070    number[10]_i_136_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.450 r  number_reg[10]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.450    number_reg[10]_i_116_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.567 r  number_reg[10]_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.567    number_reg[10]_i_111_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.684 r  number_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.009    25.693    number_reg[10]_i_110_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  number_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.810    number_reg[15]_i_100_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.967 r  number_reg[15]_i_97/CO[1]
                         net (fo=23, routed)          1.029    26.996    number_reg[15]_i_97_n_2
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    27.328 r  number[10]_i_123/O
                         net (fo=1, routed)           0.000    27.328    number[10]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  number_reg[10]_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.878    number_reg[10]_i_102_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  number_reg[10]_i_97/CO[3]
                         net (fo=1, routed)           0.000    27.992    number_reg[10]_i_97_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  number_reg[10]_i_96/CO[3]
                         net (fo=1, routed)           0.009    28.115    number_reg[10]_i_96_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  number_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    28.229    number_reg[15]_i_92_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.386 r  number_reg[15]_i_89/CO[1]
                         net (fo=23, routed)          1.447    29.833    number_reg[15]_i_89_n_2
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.162 r  number[10]_i_109/O
                         net (fo=1, routed)           0.000    30.162    number[10]_i_109_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.712 r  number_reg[10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.712    number_reg[10]_i_88_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.826 r  number_reg[10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.826    number_reg[10]_i_83_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.940 r  number_reg[10]_i_82/CO[3]
                         net (fo=1, routed)           0.000    30.940    number_reg[10]_i_82_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.162 r  number_reg[15]_i_84/O[0]
                         net (fo=1, routed)           1.153    32.315    number_reg[15]_i_84_n_7
    SLICE_X49Y24         LUT2 (Prop_lut2_I1_O)        0.299    32.614 r  number[15]_i_87/O
                         net (fo=1, routed)           0.000    32.614    number[15]_i_87_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.164 r  number_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.009    33.173    number_reg[15]_i_76_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.330 r  number_reg[15]_i_73/CO[1]
                         net (fo=23, routed)          1.413    34.743    number_reg[15]_i_73_n_2
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    35.072 r  number[10]_i_81/O
                         net (fo=1, routed)           0.000    35.072    number[10]_i_81_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  number_reg[10]_i_60/CO[3]
                         net (fo=1, routed)           0.000    35.605    number_reg[10]_i_60_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  number_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    35.722    number_reg[10]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.839 r  number_reg[10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.839    number_reg[10]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.956 r  number_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    35.956    number_reg[15]_i_68_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.113 r  number_reg[15]_i_65/CO[1]
                         net (fo=23, routed)          1.545    37.659    number_reg[15]_i_65_n_2
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.332    37.991 r  number[10]_i_64/O
                         net (fo=1, routed)           0.000    37.991    number[10]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.504 r  number_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.504    number_reg[10]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.621 r  number_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.621    number_reg[10]_i_40_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.738 r  number_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    38.738    number_reg[15]_i_60_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.895 r  number_reg[15]_i_57/CO[1]
                         net (fo=23, routed)          1.112    40.007    number_reg[15]_i_57_n_2
    SLICE_X51Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.795 r  number_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.795    number_reg[10]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.017 r  number_reg[10]_i_27/O[0]
                         net (fo=2, routed)           1.150    42.166    number_reg[10]_i_27_n_7
    SLICE_X53Y23         LUT3 (Prop_lut3_I2_O)        0.299    42.465 r  number[10]_i_35/O
                         net (fo=1, routed)           0.000    42.465    number[10]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.015 r  number_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.015    number_reg[10]_i_16_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.129 r  number_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.138    number_reg[10]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.252 r  number_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.252    number_reg[15]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.409 r  number_reg[15]_i_38/CO[1]
                         net (fo=23, routed)          1.481    44.890    number_reg[15]_i_38_n_2
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.219 r  number[2]_i_8/O
                         net (fo=1, routed)           0.000    45.219    number[2]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.620 r  number_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.620    number_reg[2]_i_4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.734 r  number_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.734    number_reg[10]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.848 r  number_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.848    number_reg[10]_i_5_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.962 r  number_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.962    number_reg[15]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.119 r  number_reg[15]_i_17/CO[1]
                         net (fo=23, routed)          0.882    47.001    number_reg[15]_i_17_n_2
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    47.330 r  number[2]_i_7/O
                         net (fo=1, routed)           0.000    47.330    number[2]_i_7_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    47.908 r  number_reg[2]_i_3/O[2]
                         net (fo=3, routed)           1.001    48.909    number_reg[2]_i_3_n_5
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.301    49.210 f  number[4]_i_3/O
                         net (fo=4, routed)           1.201    50.411    number[4]_i_3_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I2_O)        0.124    50.535 f  number[15]_i_42/O
                         net (fo=1, routed)           0.280    50.814    number[15]_i_42_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    50.938 r  number[15]_i_23/O
                         net (fo=4, routed)           0.966    51.904    number[15]_i_23_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.124    52.028 r  number[15]_i_6/O
                         net (fo=2, routed)           0.555    52.583    number[15]_i_6_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I4_O)        0.124    52.707 r  number[15]_i_2/O
                         net (fo=1, routed)           0.000    52.707    number[15]_i_2_n_0
    SLICE_X55Y19         FDCE                                         r  number_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  gclk (IN)
                         net (fo=0)                   0.000    80.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    81.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    83.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.441    84.806    gclk_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  number_reg[15]/C
                         clock pessimism              0.259    85.065    
                         clock uncertainty           -0.035    85.030    
    SLICE_X55Y19         FDCE (Setup_fdce_C_D)        0.031    85.061    number_reg[15]
  -------------------------------------------------------------------
                         required time                         85.061    
                         arrival time                         -52.707    
  -------------------------------------------------------------------
                         slack                                 32.353    

Slack (MET) :             32.413ns  (required time - arrival time)
  Source:                 divisor_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            number_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_gclk rise@80.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        47.478ns  (logic 21.086ns (44.412%)  route 26.392ns (55.588%))
  Logic Levels:           80  (CARRY4=63 LUT1=1 LUT2=1 LUT3=10 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 84.806 - 80.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.170    gclk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  divisor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.589 f  divisor_reg[8]/Q
                         net (fo=84, routed)          3.637     9.226    divisor_reg_n_0_[8]
    SLICE_X50Y34         LUT1 (Prop_lut1_I0_O)        0.299     9.525 r  number[10]_i_212/O
                         net (fo=1, routed)           0.000     9.525    number[10]_i_212_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.058 r  number_reg[10]_i_194/CO[3]
                         net (fo=3, routed)           0.788    10.846    number_reg[10]_i_194_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    11.454 r  number_reg[15]_i_144/CO[2]
                         net (fo=20, routed)          0.848    12.302    number_reg[15]_i_144_n_1
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.612 r  number[10]_i_205/O
                         net (fo=1, routed)           0.000    12.612    number[10]_i_205_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.013 r  number_reg[10]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.013    number_reg[10]_i_186_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.127 r  number_reg[10]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.127    number_reg[10]_i_181_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.241 r  number_reg[10]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.241    number_reg[10]_i_180_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.355 r  number_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.355    number_reg[15]_i_139_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.626 r  number_reg[15]_i_137/CO[0]
                         net (fo=21, routed)          1.300    14.926    number_reg[15]_i_137_n_3
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.770 r  number_reg[10]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.770    number_reg[10]_i_172_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.887 r  number_reg[10]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.887    number_reg[10]_i_167_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.004 r  number_reg[10]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.004    number_reg[10]_i_166_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.121 r  number_reg[15]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.121    number_reg[15]_i_132_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.278 r  number_reg[15]_i_129/CO[1]
                         net (fo=23, routed)          1.125    17.403    number_reg[15]_i_129_n_2
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    17.735 r  number[10]_i_175/O
                         net (fo=1, routed)           0.000    17.735    number[10]_i_175_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.285 r  number_reg[10]_i_153/CO[3]
                         net (fo=1, routed)           0.000    18.285    number_reg[10]_i_153_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.399 r  number_reg[10]_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.399    number_reg[10]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.513 r  number_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.513    number_reg[15]_i_124_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.670 r  number_reg[15]_i_121/CO[1]
                         net (fo=23, routed)          1.201    19.871    number_reg[15]_i_121_n_2
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.656 r  number_reg[10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.656    number_reg[10]_i_144_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.770 r  number_reg[10]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.770    number_reg[10]_i_139_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.884 r  number_reg[10]_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.884    number_reg[10]_i_138_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.998 r  number_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.998    number_reg[15]_i_116_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.155 r  number_reg[15]_i_113/CO[1]
                         net (fo=23, routed)          1.018    22.173    number_reg[15]_i_113_n_2
    SLICE_X51Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.958 r  number_reg[10]_i_130/CO[3]
                         net (fo=1, routed)           0.009    22.967    number_reg[10]_i_130_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.081 r  number_reg[10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    23.081    number_reg[10]_i_125_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.195 r  number_reg[10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    23.195    number_reg[10]_i_124_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.309 r  number_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.309    number_reg[15]_i_108_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.466 r  number_reg[15]_i_105/CO[1]
                         net (fo=23, routed)          1.275    24.741    number_reg[15]_i_105_n_2
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    25.070 r  number[10]_i_136/O
                         net (fo=1, routed)           0.000    25.070    number[10]_i_136_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.450 r  number_reg[10]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.450    number_reg[10]_i_116_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.567 r  number_reg[10]_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.567    number_reg[10]_i_111_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.684 r  number_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.009    25.693    number_reg[10]_i_110_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  number_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.810    number_reg[15]_i_100_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.967 r  number_reg[15]_i_97/CO[1]
                         net (fo=23, routed)          1.029    26.996    number_reg[15]_i_97_n_2
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    27.328 r  number[10]_i_123/O
                         net (fo=1, routed)           0.000    27.328    number[10]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  number_reg[10]_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.878    number_reg[10]_i_102_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  number_reg[10]_i_97/CO[3]
                         net (fo=1, routed)           0.000    27.992    number_reg[10]_i_97_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  number_reg[10]_i_96/CO[3]
                         net (fo=1, routed)           0.009    28.115    number_reg[10]_i_96_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  number_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    28.229    number_reg[15]_i_92_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.386 r  number_reg[15]_i_89/CO[1]
                         net (fo=23, routed)          1.447    29.833    number_reg[15]_i_89_n_2
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.162 r  number[10]_i_109/O
                         net (fo=1, routed)           0.000    30.162    number[10]_i_109_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.712 r  number_reg[10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.712    number_reg[10]_i_88_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.826 r  number_reg[10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.826    number_reg[10]_i_83_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.940 r  number_reg[10]_i_82/CO[3]
                         net (fo=1, routed)           0.000    30.940    number_reg[10]_i_82_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.162 r  number_reg[15]_i_84/O[0]
                         net (fo=1, routed)           1.153    32.315    number_reg[15]_i_84_n_7
    SLICE_X49Y24         LUT2 (Prop_lut2_I1_O)        0.299    32.614 r  number[15]_i_87/O
                         net (fo=1, routed)           0.000    32.614    number[15]_i_87_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.164 r  number_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.009    33.173    number_reg[15]_i_76_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.330 r  number_reg[15]_i_73/CO[1]
                         net (fo=23, routed)          1.413    34.743    number_reg[15]_i_73_n_2
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    35.072 r  number[10]_i_81/O
                         net (fo=1, routed)           0.000    35.072    number[10]_i_81_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  number_reg[10]_i_60/CO[3]
                         net (fo=1, routed)           0.000    35.605    number_reg[10]_i_60_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  number_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    35.722    number_reg[10]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.839 r  number_reg[10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.839    number_reg[10]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.956 r  number_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    35.956    number_reg[15]_i_68_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.113 r  number_reg[15]_i_65/CO[1]
                         net (fo=23, routed)          1.545    37.659    number_reg[15]_i_65_n_2
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.332    37.991 r  number[10]_i_64/O
                         net (fo=1, routed)           0.000    37.991    number[10]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.504 r  number_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.504    number_reg[10]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.621 r  number_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.621    number_reg[10]_i_40_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.738 r  number_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    38.738    number_reg[15]_i_60_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.895 r  number_reg[15]_i_57/CO[1]
                         net (fo=23, routed)          1.112    40.007    number_reg[15]_i_57_n_2
    SLICE_X51Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.795 r  number_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.795    number_reg[10]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.017 r  number_reg[10]_i_27/O[0]
                         net (fo=2, routed)           1.150    42.166    number_reg[10]_i_27_n_7
    SLICE_X53Y23         LUT3 (Prop_lut3_I2_O)        0.299    42.465 r  number[10]_i_35/O
                         net (fo=1, routed)           0.000    42.465    number[10]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.015 r  number_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.015    number_reg[10]_i_16_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.129 r  number_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.138    number_reg[10]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.252 r  number_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.252    number_reg[15]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.409 r  number_reg[15]_i_38/CO[1]
                         net (fo=23, routed)          1.481    44.890    number_reg[15]_i_38_n_2
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.219 r  number[2]_i_8/O
                         net (fo=1, routed)           0.000    45.219    number[2]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.620 r  number_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.620    number_reg[2]_i_4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.734 r  number_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.734    number_reg[10]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.848 r  number_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.848    number_reg[10]_i_5_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.962 r  number_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.962    number_reg[15]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.119 r  number_reg[15]_i_17/CO[1]
                         net (fo=23, routed)          0.882    47.001    number_reg[15]_i_17_n_2
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    47.330 r  number[2]_i_7/O
                         net (fo=1, routed)           0.000    47.330    number[2]_i_7_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    47.908 r  number_reg[2]_i_3/O[2]
                         net (fo=3, routed)           1.001    48.909    number_reg[2]_i_3_n_5
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.301    49.210 f  number[4]_i_3/O
                         net (fo=4, routed)           1.201    50.411    number[4]_i_3_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I2_O)        0.124    50.535 f  number[15]_i_42/O
                         net (fo=1, routed)           0.280    50.814    number[15]_i_42_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    50.938 r  number[15]_i_23/O
                         net (fo=4, routed)           1.056    51.994    number[15]_i_23_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    52.118 r  number[13]_i_2/O
                         net (fo=1, routed)           0.405    52.524    number[13]_i_2_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I2_O)        0.124    52.648 r  number[13]_i_1/O
                         net (fo=1, routed)           0.000    52.648    number[13]_i_1_n_0
    SLICE_X55Y19         FDCE                                         r  number_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  gclk (IN)
                         net (fo=0)                   0.000    80.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    81.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    83.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.441    84.806    gclk_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  number_reg[13]/C
                         clock pessimism              0.259    85.065    
                         clock uncertainty           -0.035    85.030    
    SLICE_X55Y19         FDCE (Setup_fdce_C_D)        0.031    85.061    number_reg[13]
  -------------------------------------------------------------------
                         required time                         85.061    
                         arrival time                         -52.648    
  -------------------------------------------------------------------
                         slack                                 32.413    

Slack (MET) :             32.461ns  (required time - arrival time)
  Source:                 divisor_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            number_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_gclk rise@80.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        47.432ns  (logic 21.086ns (44.456%)  route 26.346ns (55.544%))
  Logic Levels:           80  (CARRY4=63 LUT1=1 LUT2=1 LUT3=10 LUT6=5)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 84.810 - 80.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.170    gclk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  divisor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.589 f  divisor_reg[8]/Q
                         net (fo=84, routed)          3.637     9.226    divisor_reg_n_0_[8]
    SLICE_X50Y34         LUT1 (Prop_lut1_I0_O)        0.299     9.525 r  number[10]_i_212/O
                         net (fo=1, routed)           0.000     9.525    number[10]_i_212_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.058 r  number_reg[10]_i_194/CO[3]
                         net (fo=3, routed)           0.788    10.846    number_reg[10]_i_194_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    11.454 r  number_reg[15]_i_144/CO[2]
                         net (fo=20, routed)          0.848    12.302    number_reg[15]_i_144_n_1
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.612 r  number[10]_i_205/O
                         net (fo=1, routed)           0.000    12.612    number[10]_i_205_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.013 r  number_reg[10]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.013    number_reg[10]_i_186_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.127 r  number_reg[10]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.127    number_reg[10]_i_181_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.241 r  number_reg[10]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.241    number_reg[10]_i_180_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.355 r  number_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.355    number_reg[15]_i_139_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.626 r  number_reg[15]_i_137/CO[0]
                         net (fo=21, routed)          1.300    14.926    number_reg[15]_i_137_n_3
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.770 r  number_reg[10]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.770    number_reg[10]_i_172_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.887 r  number_reg[10]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.887    number_reg[10]_i_167_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.004 r  number_reg[10]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.004    number_reg[10]_i_166_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.121 r  number_reg[15]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.121    number_reg[15]_i_132_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.278 r  number_reg[15]_i_129/CO[1]
                         net (fo=23, routed)          1.125    17.403    number_reg[15]_i_129_n_2
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    17.735 r  number[10]_i_175/O
                         net (fo=1, routed)           0.000    17.735    number[10]_i_175_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.285 r  number_reg[10]_i_153/CO[3]
                         net (fo=1, routed)           0.000    18.285    number_reg[10]_i_153_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.399 r  number_reg[10]_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.399    number_reg[10]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.513 r  number_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.513    number_reg[15]_i_124_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.670 r  number_reg[15]_i_121/CO[1]
                         net (fo=23, routed)          1.201    19.871    number_reg[15]_i_121_n_2
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.656 r  number_reg[10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.656    number_reg[10]_i_144_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.770 r  number_reg[10]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.770    number_reg[10]_i_139_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.884 r  number_reg[10]_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.884    number_reg[10]_i_138_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.998 r  number_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.998    number_reg[15]_i_116_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.155 r  number_reg[15]_i_113/CO[1]
                         net (fo=23, routed)          1.018    22.173    number_reg[15]_i_113_n_2
    SLICE_X51Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.958 r  number_reg[10]_i_130/CO[3]
                         net (fo=1, routed)           0.009    22.967    number_reg[10]_i_130_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.081 r  number_reg[10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    23.081    number_reg[10]_i_125_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.195 r  number_reg[10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    23.195    number_reg[10]_i_124_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.309 r  number_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.309    number_reg[15]_i_108_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.466 r  number_reg[15]_i_105/CO[1]
                         net (fo=23, routed)          1.275    24.741    number_reg[15]_i_105_n_2
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    25.070 r  number[10]_i_136/O
                         net (fo=1, routed)           0.000    25.070    number[10]_i_136_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.450 r  number_reg[10]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.450    number_reg[10]_i_116_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.567 r  number_reg[10]_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.567    number_reg[10]_i_111_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.684 r  number_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.009    25.693    number_reg[10]_i_110_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  number_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.810    number_reg[15]_i_100_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.967 r  number_reg[15]_i_97/CO[1]
                         net (fo=23, routed)          1.029    26.996    number_reg[15]_i_97_n_2
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    27.328 r  number[10]_i_123/O
                         net (fo=1, routed)           0.000    27.328    number[10]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  number_reg[10]_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.878    number_reg[10]_i_102_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  number_reg[10]_i_97/CO[3]
                         net (fo=1, routed)           0.000    27.992    number_reg[10]_i_97_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  number_reg[10]_i_96/CO[3]
                         net (fo=1, routed)           0.009    28.115    number_reg[10]_i_96_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  number_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    28.229    number_reg[15]_i_92_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.386 r  number_reg[15]_i_89/CO[1]
                         net (fo=23, routed)          1.447    29.833    number_reg[15]_i_89_n_2
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.162 r  number[10]_i_109/O
                         net (fo=1, routed)           0.000    30.162    number[10]_i_109_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.712 r  number_reg[10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.712    number_reg[10]_i_88_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.826 r  number_reg[10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.826    number_reg[10]_i_83_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.940 r  number_reg[10]_i_82/CO[3]
                         net (fo=1, routed)           0.000    30.940    number_reg[10]_i_82_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.162 r  number_reg[15]_i_84/O[0]
                         net (fo=1, routed)           1.153    32.315    number_reg[15]_i_84_n_7
    SLICE_X49Y24         LUT2 (Prop_lut2_I1_O)        0.299    32.614 r  number[15]_i_87/O
                         net (fo=1, routed)           0.000    32.614    number[15]_i_87_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.164 r  number_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.009    33.173    number_reg[15]_i_76_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.330 r  number_reg[15]_i_73/CO[1]
                         net (fo=23, routed)          1.413    34.743    number_reg[15]_i_73_n_2
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    35.072 r  number[10]_i_81/O
                         net (fo=1, routed)           0.000    35.072    number[10]_i_81_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  number_reg[10]_i_60/CO[3]
                         net (fo=1, routed)           0.000    35.605    number_reg[10]_i_60_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  number_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    35.722    number_reg[10]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.839 r  number_reg[10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.839    number_reg[10]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.956 r  number_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    35.956    number_reg[15]_i_68_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.113 r  number_reg[15]_i_65/CO[1]
                         net (fo=23, routed)          1.545    37.659    number_reg[15]_i_65_n_2
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.332    37.991 r  number[10]_i_64/O
                         net (fo=1, routed)           0.000    37.991    number[10]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.504 r  number_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.504    number_reg[10]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.621 r  number_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.621    number_reg[10]_i_40_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.738 r  number_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    38.738    number_reg[15]_i_60_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.895 r  number_reg[15]_i_57/CO[1]
                         net (fo=23, routed)          1.112    40.007    number_reg[15]_i_57_n_2
    SLICE_X51Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.795 r  number_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.795    number_reg[10]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.017 r  number_reg[10]_i_27/O[0]
                         net (fo=2, routed)           1.150    42.166    number_reg[10]_i_27_n_7
    SLICE_X53Y23         LUT3 (Prop_lut3_I2_O)        0.299    42.465 r  number[10]_i_35/O
                         net (fo=1, routed)           0.000    42.465    number[10]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.015 r  number_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.015    number_reg[10]_i_16_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.129 r  number_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.138    number_reg[10]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.252 r  number_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.252    number_reg[15]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.409 r  number_reg[15]_i_38/CO[1]
                         net (fo=23, routed)          1.481    44.890    number_reg[15]_i_38_n_2
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.219 r  number[2]_i_8/O
                         net (fo=1, routed)           0.000    45.219    number[2]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.620 r  number_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.620    number_reg[2]_i_4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.734 r  number_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.734    number_reg[10]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.848 r  number_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.848    number_reg[10]_i_5_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.962 r  number_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.962    number_reg[15]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.119 r  number_reg[15]_i_17/CO[1]
                         net (fo=23, routed)          0.882    47.001    number_reg[15]_i_17_n_2
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    47.330 r  number[2]_i_7/O
                         net (fo=1, routed)           0.000    47.330    number[2]_i_7_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    47.908 r  number_reg[2]_i_3/O[2]
                         net (fo=3, routed)           1.001    48.909    number_reg[2]_i_3_n_5
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.301    49.210 f  number[4]_i_3/O
                         net (fo=4, routed)           1.201    50.411    number[4]_i_3_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I2_O)        0.124    50.535 f  number[15]_i_42/O
                         net (fo=1, routed)           0.280    50.814    number[15]_i_42_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    50.938 r  number[15]_i_23/O
                         net (fo=4, routed)           0.966    51.904    number[15]_i_23_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I4_O)        0.124    52.028 r  number[15]_i_6/O
                         net (fo=2, routed)           0.449    52.478    number[15]_i_6_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124    52.602 r  number[14]_i_1/O
                         net (fo=1, routed)           0.000    52.602    number[14]_i_1_n_0
    SLICE_X55Y16         FDCE                                         r  number_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  gclk (IN)
                         net (fo=0)                   0.000    80.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    81.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    83.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.445    84.810    gclk_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  number_reg[14]/C
                         clock pessimism              0.259    85.069    
                         clock uncertainty           -0.035    85.034    
    SLICE_X55Y16         FDCE (Setup_fdce_C_D)        0.029    85.063    number_reg[14]
  -------------------------------------------------------------------
                         required time                         85.063    
                         arrival time                         -52.602    
  -------------------------------------------------------------------
                         slack                                 32.461    

Slack (MET) :             32.506ns  (required time - arrival time)
  Source:                 divisor_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            number_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_gclk rise@80.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        47.385ns  (logic 21.314ns (44.980%)  route 26.071ns (55.020%))
  Logic Levels:           80  (CARRY4=63 LUT1=1 LUT2=1 LUT3=10 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 84.806 - 80.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.170    gclk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  divisor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.589 f  divisor_reg[8]/Q
                         net (fo=84, routed)          3.637     9.226    divisor_reg_n_0_[8]
    SLICE_X50Y34         LUT1 (Prop_lut1_I0_O)        0.299     9.525 r  number[10]_i_212/O
                         net (fo=1, routed)           0.000     9.525    number[10]_i_212_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.058 r  number_reg[10]_i_194/CO[3]
                         net (fo=3, routed)           0.788    10.846    number_reg[10]_i_194_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    11.454 r  number_reg[15]_i_144/CO[2]
                         net (fo=20, routed)          0.848    12.302    number_reg[15]_i_144_n_1
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.612 r  number[10]_i_205/O
                         net (fo=1, routed)           0.000    12.612    number[10]_i_205_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.013 r  number_reg[10]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.013    number_reg[10]_i_186_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.127 r  number_reg[10]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.127    number_reg[10]_i_181_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.241 r  number_reg[10]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.241    number_reg[10]_i_180_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.355 r  number_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.355    number_reg[15]_i_139_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.626 r  number_reg[15]_i_137/CO[0]
                         net (fo=21, routed)          1.300    14.926    number_reg[15]_i_137_n_3
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.770 r  number_reg[10]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.770    number_reg[10]_i_172_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.887 r  number_reg[10]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.887    number_reg[10]_i_167_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.004 r  number_reg[10]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.004    number_reg[10]_i_166_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.121 r  number_reg[15]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.121    number_reg[15]_i_132_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.278 r  number_reg[15]_i_129/CO[1]
                         net (fo=23, routed)          1.125    17.403    number_reg[15]_i_129_n_2
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    17.735 r  number[10]_i_175/O
                         net (fo=1, routed)           0.000    17.735    number[10]_i_175_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.285 r  number_reg[10]_i_153/CO[3]
                         net (fo=1, routed)           0.000    18.285    number_reg[10]_i_153_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.399 r  number_reg[10]_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.399    number_reg[10]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.513 r  number_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.513    number_reg[15]_i_124_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.670 r  number_reg[15]_i_121/CO[1]
                         net (fo=23, routed)          1.201    19.871    number_reg[15]_i_121_n_2
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.656 r  number_reg[10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.656    number_reg[10]_i_144_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.770 r  number_reg[10]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.770    number_reg[10]_i_139_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.884 r  number_reg[10]_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.884    number_reg[10]_i_138_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.998 r  number_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.998    number_reg[15]_i_116_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.155 r  number_reg[15]_i_113/CO[1]
                         net (fo=23, routed)          1.018    22.173    number_reg[15]_i_113_n_2
    SLICE_X51Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.958 r  number_reg[10]_i_130/CO[3]
                         net (fo=1, routed)           0.009    22.967    number_reg[10]_i_130_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.081 r  number_reg[10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    23.081    number_reg[10]_i_125_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.195 r  number_reg[10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    23.195    number_reg[10]_i_124_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.309 r  number_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.309    number_reg[15]_i_108_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.466 r  number_reg[15]_i_105/CO[1]
                         net (fo=23, routed)          1.275    24.741    number_reg[15]_i_105_n_2
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    25.070 r  number[10]_i_136/O
                         net (fo=1, routed)           0.000    25.070    number[10]_i_136_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.450 r  number_reg[10]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.450    number_reg[10]_i_116_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.567 r  number_reg[10]_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.567    number_reg[10]_i_111_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.684 r  number_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.009    25.693    number_reg[10]_i_110_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  number_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.810    number_reg[15]_i_100_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.967 r  number_reg[15]_i_97/CO[1]
                         net (fo=23, routed)          1.029    26.996    number_reg[15]_i_97_n_2
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    27.328 r  number[10]_i_123/O
                         net (fo=1, routed)           0.000    27.328    number[10]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  number_reg[10]_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.878    number_reg[10]_i_102_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  number_reg[10]_i_97/CO[3]
                         net (fo=1, routed)           0.000    27.992    number_reg[10]_i_97_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  number_reg[10]_i_96/CO[3]
                         net (fo=1, routed)           0.009    28.115    number_reg[10]_i_96_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  number_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    28.229    number_reg[15]_i_92_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.386 r  number_reg[15]_i_89/CO[1]
                         net (fo=23, routed)          1.447    29.833    number_reg[15]_i_89_n_2
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.162 r  number[10]_i_109/O
                         net (fo=1, routed)           0.000    30.162    number[10]_i_109_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.712 r  number_reg[10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.712    number_reg[10]_i_88_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.826 r  number_reg[10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.826    number_reg[10]_i_83_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.940 r  number_reg[10]_i_82/CO[3]
                         net (fo=1, routed)           0.000    30.940    number_reg[10]_i_82_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.162 r  number_reg[15]_i_84/O[0]
                         net (fo=1, routed)           1.153    32.315    number_reg[15]_i_84_n_7
    SLICE_X49Y24         LUT2 (Prop_lut2_I1_O)        0.299    32.614 r  number[15]_i_87/O
                         net (fo=1, routed)           0.000    32.614    number[15]_i_87_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.164 r  number_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.009    33.173    number_reg[15]_i_76_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.330 r  number_reg[15]_i_73/CO[1]
                         net (fo=23, routed)          1.413    34.743    number_reg[15]_i_73_n_2
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    35.072 r  number[10]_i_81/O
                         net (fo=1, routed)           0.000    35.072    number[10]_i_81_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  number_reg[10]_i_60/CO[3]
                         net (fo=1, routed)           0.000    35.605    number_reg[10]_i_60_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  number_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    35.722    number_reg[10]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.839 r  number_reg[10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.839    number_reg[10]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.956 r  number_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    35.956    number_reg[15]_i_68_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.113 r  number_reg[15]_i_65/CO[1]
                         net (fo=23, routed)          1.545    37.659    number_reg[15]_i_65_n_2
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.332    37.991 r  number[10]_i_64/O
                         net (fo=1, routed)           0.000    37.991    number[10]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.504 r  number_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.504    number_reg[10]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.621 r  number_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.621    number_reg[10]_i_40_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.738 r  number_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    38.738    number_reg[15]_i_60_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.895 r  number_reg[15]_i_57/CO[1]
                         net (fo=23, routed)          1.112    40.007    number_reg[15]_i_57_n_2
    SLICE_X51Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.795 r  number_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.795    number_reg[10]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.017 r  number_reg[10]_i_27/O[0]
                         net (fo=2, routed)           1.150    42.166    number_reg[10]_i_27_n_7
    SLICE_X53Y23         LUT3 (Prop_lut3_I2_O)        0.299    42.465 r  number[10]_i_35/O
                         net (fo=1, routed)           0.000    42.465    number[10]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.015 r  number_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.015    number_reg[10]_i_16_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.129 r  number_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.138    number_reg[10]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.252 r  number_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.252    number_reg[15]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.409 r  number_reg[15]_i_38/CO[1]
                         net (fo=23, routed)          1.481    44.890    number_reg[15]_i_38_n_2
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.219 r  number[2]_i_8/O
                         net (fo=1, routed)           0.000    45.219    number[2]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.620 r  number_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.620    number_reg[2]_i_4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.734 r  number_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.734    number_reg[10]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.848 r  number_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.848    number_reg[10]_i_5_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.962 r  number_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.962    number_reg[15]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.119 r  number_reg[15]_i_17/CO[1]
                         net (fo=23, routed)          0.882    47.001    number_reg[15]_i_17_n_2
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    47.330 r  number[2]_i_7/O
                         net (fo=1, routed)           0.000    47.330    number[2]_i_7_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    47.908 r  number_reg[2]_i_3/O[2]
                         net (fo=3, routed)           1.001    48.909    number_reg[2]_i_3_n_5
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.301    49.210 f  number[4]_i_3/O
                         net (fo=4, routed)           0.840    50.050    number[4]_i_3_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I2_O)        0.124    50.174 f  number[6]_i_3/O
                         net (fo=3, routed)           0.659    50.833    number[6]_i_3_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I2_O)        0.150    50.983 r  number[12]_i_3/O
                         net (fo=4, routed)           0.720    51.702    number[12]_i_3_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I3_O)        0.326    52.028 r  number[9]_i_2/O
                         net (fo=1, routed)           0.403    52.431    number[9]_i_2_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I2_O)        0.124    52.555 r  number[9]_i_1/O
                         net (fo=1, routed)           0.000    52.555    number[9]_i_1_n_0
    SLICE_X55Y19         FDCE                                         r  number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  gclk (IN)
                         net (fo=0)                   0.000    80.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    81.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    83.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.441    84.806    gclk_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  number_reg[9]/C
                         clock pessimism              0.259    85.065    
                         clock uncertainty           -0.035    85.030    
    SLICE_X55Y19         FDCE (Setup_fdce_C_D)        0.032    85.062    number_reg[9]
  -------------------------------------------------------------------
                         required time                         85.062    
                         arrival time                         -52.555    
  -------------------------------------------------------------------
                         slack                                 32.506    

Slack (MET) :             32.520ns  (required time - arrival time)
  Source:                 divisor_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            number_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_gclk rise@80.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        47.373ns  (logic 21.314ns (44.992%)  route 26.059ns (55.008%))
  Logic Levels:           80  (CARRY4=63 LUT1=1 LUT2=1 LUT3=11 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 84.810 - 80.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.170    gclk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  divisor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.589 f  divisor_reg[8]/Q
                         net (fo=84, routed)          3.637     9.226    divisor_reg_n_0_[8]
    SLICE_X50Y34         LUT1 (Prop_lut1_I0_O)        0.299     9.525 r  number[10]_i_212/O
                         net (fo=1, routed)           0.000     9.525    number[10]_i_212_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.058 r  number_reg[10]_i_194/CO[3]
                         net (fo=3, routed)           0.788    10.846    number_reg[10]_i_194_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    11.454 r  number_reg[15]_i_144/CO[2]
                         net (fo=20, routed)          0.848    12.302    number_reg[15]_i_144_n_1
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.612 r  number[10]_i_205/O
                         net (fo=1, routed)           0.000    12.612    number[10]_i_205_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.013 r  number_reg[10]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.013    number_reg[10]_i_186_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.127 r  number_reg[10]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.127    number_reg[10]_i_181_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.241 r  number_reg[10]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.241    number_reg[10]_i_180_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.355 r  number_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.355    number_reg[15]_i_139_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.626 r  number_reg[15]_i_137/CO[0]
                         net (fo=21, routed)          1.300    14.926    number_reg[15]_i_137_n_3
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.770 r  number_reg[10]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.770    number_reg[10]_i_172_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.887 r  number_reg[10]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.887    number_reg[10]_i_167_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.004 r  number_reg[10]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.004    number_reg[10]_i_166_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.121 r  number_reg[15]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.121    number_reg[15]_i_132_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.278 r  number_reg[15]_i_129/CO[1]
                         net (fo=23, routed)          1.125    17.403    number_reg[15]_i_129_n_2
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    17.735 r  number[10]_i_175/O
                         net (fo=1, routed)           0.000    17.735    number[10]_i_175_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.285 r  number_reg[10]_i_153/CO[3]
                         net (fo=1, routed)           0.000    18.285    number_reg[10]_i_153_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.399 r  number_reg[10]_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.399    number_reg[10]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.513 r  number_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.513    number_reg[15]_i_124_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.670 r  number_reg[15]_i_121/CO[1]
                         net (fo=23, routed)          1.201    19.871    number_reg[15]_i_121_n_2
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.656 r  number_reg[10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.656    number_reg[10]_i_144_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.770 r  number_reg[10]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.770    number_reg[10]_i_139_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.884 r  number_reg[10]_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.884    number_reg[10]_i_138_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.998 r  number_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.998    number_reg[15]_i_116_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.155 r  number_reg[15]_i_113/CO[1]
                         net (fo=23, routed)          1.018    22.173    number_reg[15]_i_113_n_2
    SLICE_X51Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.958 r  number_reg[10]_i_130/CO[3]
                         net (fo=1, routed)           0.009    22.967    number_reg[10]_i_130_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.081 r  number_reg[10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    23.081    number_reg[10]_i_125_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.195 r  number_reg[10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    23.195    number_reg[10]_i_124_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.309 r  number_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.309    number_reg[15]_i_108_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.466 r  number_reg[15]_i_105/CO[1]
                         net (fo=23, routed)          1.275    24.741    number_reg[15]_i_105_n_2
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    25.070 r  number[10]_i_136/O
                         net (fo=1, routed)           0.000    25.070    number[10]_i_136_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.450 r  number_reg[10]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.450    number_reg[10]_i_116_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.567 r  number_reg[10]_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.567    number_reg[10]_i_111_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.684 r  number_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.009    25.693    number_reg[10]_i_110_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  number_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.810    number_reg[15]_i_100_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.967 r  number_reg[15]_i_97/CO[1]
                         net (fo=23, routed)          1.029    26.996    number_reg[15]_i_97_n_2
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    27.328 r  number[10]_i_123/O
                         net (fo=1, routed)           0.000    27.328    number[10]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  number_reg[10]_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.878    number_reg[10]_i_102_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  number_reg[10]_i_97/CO[3]
                         net (fo=1, routed)           0.000    27.992    number_reg[10]_i_97_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  number_reg[10]_i_96/CO[3]
                         net (fo=1, routed)           0.009    28.115    number_reg[10]_i_96_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  number_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    28.229    number_reg[15]_i_92_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.386 r  number_reg[15]_i_89/CO[1]
                         net (fo=23, routed)          1.447    29.833    number_reg[15]_i_89_n_2
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.162 r  number[10]_i_109/O
                         net (fo=1, routed)           0.000    30.162    number[10]_i_109_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.712 r  number_reg[10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.712    number_reg[10]_i_88_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.826 r  number_reg[10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.826    number_reg[10]_i_83_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.940 r  number_reg[10]_i_82/CO[3]
                         net (fo=1, routed)           0.000    30.940    number_reg[10]_i_82_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.162 r  number_reg[15]_i_84/O[0]
                         net (fo=1, routed)           1.153    32.315    number_reg[15]_i_84_n_7
    SLICE_X49Y24         LUT2 (Prop_lut2_I1_O)        0.299    32.614 r  number[15]_i_87/O
                         net (fo=1, routed)           0.000    32.614    number[15]_i_87_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.164 r  number_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.009    33.173    number_reg[15]_i_76_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.330 r  number_reg[15]_i_73/CO[1]
                         net (fo=23, routed)          1.413    34.743    number_reg[15]_i_73_n_2
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    35.072 r  number[10]_i_81/O
                         net (fo=1, routed)           0.000    35.072    number[10]_i_81_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  number_reg[10]_i_60/CO[3]
                         net (fo=1, routed)           0.000    35.605    number_reg[10]_i_60_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  number_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    35.722    number_reg[10]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.839 r  number_reg[10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.839    number_reg[10]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.956 r  number_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    35.956    number_reg[15]_i_68_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.113 r  number_reg[15]_i_65/CO[1]
                         net (fo=23, routed)          1.545    37.659    number_reg[15]_i_65_n_2
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.332    37.991 r  number[10]_i_64/O
                         net (fo=1, routed)           0.000    37.991    number[10]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.504 r  number_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.504    number_reg[10]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.621 r  number_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.621    number_reg[10]_i_40_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.738 r  number_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    38.738    number_reg[15]_i_60_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.895 r  number_reg[15]_i_57/CO[1]
                         net (fo=23, routed)          1.112    40.007    number_reg[15]_i_57_n_2
    SLICE_X51Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.795 r  number_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.795    number_reg[10]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.017 r  number_reg[10]_i_27/O[0]
                         net (fo=2, routed)           1.150    42.166    number_reg[10]_i_27_n_7
    SLICE_X53Y23         LUT3 (Prop_lut3_I2_O)        0.299    42.465 r  number[10]_i_35/O
                         net (fo=1, routed)           0.000    42.465    number[10]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.015 r  number_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.015    number_reg[10]_i_16_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.129 r  number_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.138    number_reg[10]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.252 r  number_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.252    number_reg[15]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.409 r  number_reg[15]_i_38/CO[1]
                         net (fo=23, routed)          1.481    44.890    number_reg[15]_i_38_n_2
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.219 r  number[2]_i_8/O
                         net (fo=1, routed)           0.000    45.219    number[2]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.620 r  number_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.620    number_reg[2]_i_4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.734 r  number_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.734    number_reg[10]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.848 r  number_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.848    number_reg[10]_i_5_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.962 r  number_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.962    number_reg[15]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.119 r  number_reg[15]_i_17/CO[1]
                         net (fo=23, routed)          0.882    47.001    number_reg[15]_i_17_n_2
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    47.330 r  number[2]_i_7/O
                         net (fo=1, routed)           0.000    47.330    number[2]_i_7_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    47.908 r  number_reg[2]_i_3/O[2]
                         net (fo=3, routed)           1.001    48.909    number_reg[2]_i_3_n_5
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.301    49.210 f  number[4]_i_3/O
                         net (fo=4, routed)           0.840    50.050    number[4]_i_3_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I2_O)        0.124    50.174 f  number[6]_i_3/O
                         net (fo=3, routed)           0.659    50.833    number[6]_i_3_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I2_O)        0.150    50.983 r  number[12]_i_3/O
                         net (fo=4, routed)           0.707    51.690    number[12]_i_3_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I1_O)        0.326    52.016 r  number[7]_i_2/O
                         net (fo=1, routed)           0.403    52.419    number[7]_i_2_n_0
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.124    52.543 r  number[7]_i_1/O
                         net (fo=1, routed)           0.000    52.543    number[7]_i_1_n_0
    SLICE_X57Y17         FDCE                                         r  number_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  gclk (IN)
                         net (fo=0)                   0.000    80.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    81.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    83.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.445    84.810    gclk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  number_reg[7]/C
                         clock pessimism              0.259    85.069    
                         clock uncertainty           -0.035    85.034    
    SLICE_X57Y17         FDCE (Setup_fdce_C_D)        0.029    85.063    number_reg[7]
  -------------------------------------------------------------------
                         required time                         85.063    
                         arrival time                         -52.542    
  -------------------------------------------------------------------
                         slack                                 32.520    

Slack (MET) :             32.886ns  (required time - arrival time)
  Source:                 divisor_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            number_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_gclk rise@80.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        47.004ns  (logic 21.086ns (44.860%)  route 25.918ns (55.140%))
  Logic Levels:           80  (CARRY4=63 LUT1=1 LUT2=1 LUT3=10 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 84.807 - 80.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.170    gclk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  divisor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.589 f  divisor_reg[8]/Q
                         net (fo=84, routed)          3.637     9.226    divisor_reg_n_0_[8]
    SLICE_X50Y34         LUT1 (Prop_lut1_I0_O)        0.299     9.525 r  number[10]_i_212/O
                         net (fo=1, routed)           0.000     9.525    number[10]_i_212_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.058 r  number_reg[10]_i_194/CO[3]
                         net (fo=3, routed)           0.788    10.846    number_reg[10]_i_194_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    11.454 r  number_reg[15]_i_144/CO[2]
                         net (fo=20, routed)          0.848    12.302    number_reg[15]_i_144_n_1
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.612 r  number[10]_i_205/O
                         net (fo=1, routed)           0.000    12.612    number[10]_i_205_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.013 r  number_reg[10]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.013    number_reg[10]_i_186_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.127 r  number_reg[10]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.127    number_reg[10]_i_181_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.241 r  number_reg[10]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.241    number_reg[10]_i_180_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.355 r  number_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.355    number_reg[15]_i_139_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.626 r  number_reg[15]_i_137/CO[0]
                         net (fo=21, routed)          1.300    14.926    number_reg[15]_i_137_n_3
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.770 r  number_reg[10]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.770    number_reg[10]_i_172_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.887 r  number_reg[10]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.887    number_reg[10]_i_167_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.004 r  number_reg[10]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.004    number_reg[10]_i_166_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.121 r  number_reg[15]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.121    number_reg[15]_i_132_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.278 r  number_reg[15]_i_129/CO[1]
                         net (fo=23, routed)          1.125    17.403    number_reg[15]_i_129_n_2
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    17.735 r  number[10]_i_175/O
                         net (fo=1, routed)           0.000    17.735    number[10]_i_175_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.285 r  number_reg[10]_i_153/CO[3]
                         net (fo=1, routed)           0.000    18.285    number_reg[10]_i_153_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.399 r  number_reg[10]_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.399    number_reg[10]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.513 r  number_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.513    number_reg[15]_i_124_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.670 r  number_reg[15]_i_121/CO[1]
                         net (fo=23, routed)          1.201    19.871    number_reg[15]_i_121_n_2
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.656 r  number_reg[10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.656    number_reg[10]_i_144_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.770 r  number_reg[10]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.770    number_reg[10]_i_139_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.884 r  number_reg[10]_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.884    number_reg[10]_i_138_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.998 r  number_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.998    number_reg[15]_i_116_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.155 r  number_reg[15]_i_113/CO[1]
                         net (fo=23, routed)          1.018    22.173    number_reg[15]_i_113_n_2
    SLICE_X51Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.958 r  number_reg[10]_i_130/CO[3]
                         net (fo=1, routed)           0.009    22.967    number_reg[10]_i_130_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.081 r  number_reg[10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    23.081    number_reg[10]_i_125_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.195 r  number_reg[10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    23.195    number_reg[10]_i_124_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.309 r  number_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.309    number_reg[15]_i_108_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.466 r  number_reg[15]_i_105/CO[1]
                         net (fo=23, routed)          1.275    24.741    number_reg[15]_i_105_n_2
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    25.070 r  number[10]_i_136/O
                         net (fo=1, routed)           0.000    25.070    number[10]_i_136_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.450 r  number_reg[10]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.450    number_reg[10]_i_116_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.567 r  number_reg[10]_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.567    number_reg[10]_i_111_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.684 r  number_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.009    25.693    number_reg[10]_i_110_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  number_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.810    number_reg[15]_i_100_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.967 r  number_reg[15]_i_97/CO[1]
                         net (fo=23, routed)          1.029    26.996    number_reg[15]_i_97_n_2
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    27.328 r  number[10]_i_123/O
                         net (fo=1, routed)           0.000    27.328    number[10]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  number_reg[10]_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.878    number_reg[10]_i_102_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  number_reg[10]_i_97/CO[3]
                         net (fo=1, routed)           0.000    27.992    number_reg[10]_i_97_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  number_reg[10]_i_96/CO[3]
                         net (fo=1, routed)           0.009    28.115    number_reg[10]_i_96_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  number_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    28.229    number_reg[15]_i_92_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.386 r  number_reg[15]_i_89/CO[1]
                         net (fo=23, routed)          1.447    29.833    number_reg[15]_i_89_n_2
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.162 r  number[10]_i_109/O
                         net (fo=1, routed)           0.000    30.162    number[10]_i_109_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.712 r  number_reg[10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.712    number_reg[10]_i_88_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.826 r  number_reg[10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.826    number_reg[10]_i_83_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.940 r  number_reg[10]_i_82/CO[3]
                         net (fo=1, routed)           0.000    30.940    number_reg[10]_i_82_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.162 r  number_reg[15]_i_84/O[0]
                         net (fo=1, routed)           1.153    32.315    number_reg[15]_i_84_n_7
    SLICE_X49Y24         LUT2 (Prop_lut2_I1_O)        0.299    32.614 r  number[15]_i_87/O
                         net (fo=1, routed)           0.000    32.614    number[15]_i_87_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.164 r  number_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.009    33.173    number_reg[15]_i_76_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.330 r  number_reg[15]_i_73/CO[1]
                         net (fo=23, routed)          1.413    34.743    number_reg[15]_i_73_n_2
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    35.072 r  number[10]_i_81/O
                         net (fo=1, routed)           0.000    35.072    number[10]_i_81_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  number_reg[10]_i_60/CO[3]
                         net (fo=1, routed)           0.000    35.605    number_reg[10]_i_60_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  number_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    35.722    number_reg[10]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.839 r  number_reg[10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.839    number_reg[10]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.956 r  number_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    35.956    number_reg[15]_i_68_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.113 r  number_reg[15]_i_65/CO[1]
                         net (fo=23, routed)          1.545    37.659    number_reg[15]_i_65_n_2
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.332    37.991 r  number[10]_i_64/O
                         net (fo=1, routed)           0.000    37.991    number[10]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.504 r  number_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.504    number_reg[10]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.621 r  number_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.621    number_reg[10]_i_40_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.738 r  number_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    38.738    number_reg[15]_i_60_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.895 r  number_reg[15]_i_57/CO[1]
                         net (fo=23, routed)          1.112    40.007    number_reg[15]_i_57_n_2
    SLICE_X51Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.795 r  number_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.795    number_reg[10]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.017 r  number_reg[10]_i_27/O[0]
                         net (fo=2, routed)           1.150    42.166    number_reg[10]_i_27_n_7
    SLICE_X53Y23         LUT3 (Prop_lut3_I2_O)        0.299    42.465 r  number[10]_i_35/O
                         net (fo=1, routed)           0.000    42.465    number[10]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.015 r  number_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.015    number_reg[10]_i_16_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.129 r  number_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.138    number_reg[10]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.252 r  number_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.252    number_reg[15]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.409 r  number_reg[15]_i_38/CO[1]
                         net (fo=23, routed)          1.481    44.890    number_reg[15]_i_38_n_2
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.219 r  number[2]_i_8/O
                         net (fo=1, routed)           0.000    45.219    number[2]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.620 r  number_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.620    number_reg[2]_i_4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.734 r  number_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.734    number_reg[10]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.848 r  number_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.848    number_reg[10]_i_5_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.962 r  number_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.962    number_reg[15]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.119 r  number_reg[15]_i_17/CO[1]
                         net (fo=23, routed)          0.882    47.001    number_reg[15]_i_17_n_2
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    47.330 r  number[2]_i_7/O
                         net (fo=1, routed)           0.000    47.330    number[2]_i_7_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    47.908 f  number_reg[2]_i_3/O[2]
                         net (fo=3, routed)           1.001    48.909    number_reg[2]_i_3_n_5
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.301    49.210 r  number[4]_i_3/O
                         net (fo=4, routed)           1.201    50.411    number[4]_i_3_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I2_O)        0.124    50.535 r  number[15]_i_42/O
                         net (fo=1, routed)           0.280    50.814    number[15]_i_42_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    50.938 f  number[15]_i_23/O
                         net (fo=4, routed)           0.555    51.493    number[15]_i_23_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.124    51.617 r  number[11]_i_2/O
                         net (fo=1, routed)           0.433    52.050    number[11]_i_2_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.124    52.174 r  number[11]_i_1/O
                         net (fo=1, routed)           0.000    52.174    number[11]_i_1_n_0
    SLICE_X57Y19         FDCE                                         r  number_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  gclk (IN)
                         net (fo=0)                   0.000    80.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    81.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    83.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.442    84.807    gclk_IBUF_BUFG
    SLICE_X57Y19         FDCE                                         r  number_reg[11]/C
                         clock pessimism              0.259    85.066    
                         clock uncertainty           -0.035    85.031    
    SLICE_X57Y19         FDCE (Setup_fdce_C_D)        0.029    85.060    number_reg[11]
  -------------------------------------------------------------------
                         required time                         85.060    
                         arrival time                         -52.174    
  -------------------------------------------------------------------
                         slack                                 32.886    

Slack (MET) :             33.195ns  (required time - arrival time)
  Source:                 divisor_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            number_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_gclk rise@80.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        46.696ns  (logic 21.086ns (45.156%)  route 25.610ns (54.844%))
  Logic Levels:           80  (CARRY4=63 LUT1=1 LUT2=1 LUT3=10 LUT6=5)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 84.808 - 80.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.170    gclk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  divisor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.589 f  divisor_reg[8]/Q
                         net (fo=84, routed)          3.637     9.226    divisor_reg_n_0_[8]
    SLICE_X50Y34         LUT1 (Prop_lut1_I0_O)        0.299     9.525 r  number[10]_i_212/O
                         net (fo=1, routed)           0.000     9.525    number[10]_i_212_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.058 r  number_reg[10]_i_194/CO[3]
                         net (fo=3, routed)           0.788    10.846    number_reg[10]_i_194_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    11.454 r  number_reg[15]_i_144/CO[2]
                         net (fo=20, routed)          0.848    12.302    number_reg[15]_i_144_n_1
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.612 r  number[10]_i_205/O
                         net (fo=1, routed)           0.000    12.612    number[10]_i_205_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.013 r  number_reg[10]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.013    number_reg[10]_i_186_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.127 r  number_reg[10]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.127    number_reg[10]_i_181_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.241 r  number_reg[10]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.241    number_reg[10]_i_180_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.355 r  number_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.355    number_reg[15]_i_139_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.626 r  number_reg[15]_i_137/CO[0]
                         net (fo=21, routed)          1.300    14.926    number_reg[15]_i_137_n_3
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.770 r  number_reg[10]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.770    number_reg[10]_i_172_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.887 r  number_reg[10]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.887    number_reg[10]_i_167_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.004 r  number_reg[10]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.004    number_reg[10]_i_166_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.121 r  number_reg[15]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.121    number_reg[15]_i_132_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.278 r  number_reg[15]_i_129/CO[1]
                         net (fo=23, routed)          1.125    17.403    number_reg[15]_i_129_n_2
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    17.735 r  number[10]_i_175/O
                         net (fo=1, routed)           0.000    17.735    number[10]_i_175_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.285 r  number_reg[10]_i_153/CO[3]
                         net (fo=1, routed)           0.000    18.285    number_reg[10]_i_153_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.399 r  number_reg[10]_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.399    number_reg[10]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.513 r  number_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.513    number_reg[15]_i_124_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.670 r  number_reg[15]_i_121/CO[1]
                         net (fo=23, routed)          1.201    19.871    number_reg[15]_i_121_n_2
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.656 r  number_reg[10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.656    number_reg[10]_i_144_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.770 r  number_reg[10]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.770    number_reg[10]_i_139_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.884 r  number_reg[10]_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.884    number_reg[10]_i_138_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.998 r  number_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.998    number_reg[15]_i_116_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.155 r  number_reg[15]_i_113/CO[1]
                         net (fo=23, routed)          1.018    22.173    number_reg[15]_i_113_n_2
    SLICE_X51Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.958 r  number_reg[10]_i_130/CO[3]
                         net (fo=1, routed)           0.009    22.967    number_reg[10]_i_130_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.081 r  number_reg[10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    23.081    number_reg[10]_i_125_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.195 r  number_reg[10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    23.195    number_reg[10]_i_124_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.309 r  number_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.309    number_reg[15]_i_108_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.466 r  number_reg[15]_i_105/CO[1]
                         net (fo=23, routed)          1.275    24.741    number_reg[15]_i_105_n_2
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    25.070 r  number[10]_i_136/O
                         net (fo=1, routed)           0.000    25.070    number[10]_i_136_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.450 r  number_reg[10]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.450    number_reg[10]_i_116_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.567 r  number_reg[10]_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.567    number_reg[10]_i_111_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.684 r  number_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.009    25.693    number_reg[10]_i_110_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  number_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.810    number_reg[15]_i_100_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.967 r  number_reg[15]_i_97/CO[1]
                         net (fo=23, routed)          1.029    26.996    number_reg[15]_i_97_n_2
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    27.328 r  number[10]_i_123/O
                         net (fo=1, routed)           0.000    27.328    number[10]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  number_reg[10]_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.878    number_reg[10]_i_102_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  number_reg[10]_i_97/CO[3]
                         net (fo=1, routed)           0.000    27.992    number_reg[10]_i_97_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  number_reg[10]_i_96/CO[3]
                         net (fo=1, routed)           0.009    28.115    number_reg[10]_i_96_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  number_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    28.229    number_reg[15]_i_92_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.386 r  number_reg[15]_i_89/CO[1]
                         net (fo=23, routed)          1.447    29.833    number_reg[15]_i_89_n_2
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.162 r  number[10]_i_109/O
                         net (fo=1, routed)           0.000    30.162    number[10]_i_109_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.712 r  number_reg[10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.712    number_reg[10]_i_88_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.826 r  number_reg[10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.826    number_reg[10]_i_83_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.940 r  number_reg[10]_i_82/CO[3]
                         net (fo=1, routed)           0.000    30.940    number_reg[10]_i_82_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.162 r  number_reg[15]_i_84/O[0]
                         net (fo=1, routed)           1.153    32.315    number_reg[15]_i_84_n_7
    SLICE_X49Y24         LUT2 (Prop_lut2_I1_O)        0.299    32.614 r  number[15]_i_87/O
                         net (fo=1, routed)           0.000    32.614    number[15]_i_87_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.164 r  number_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.009    33.173    number_reg[15]_i_76_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.330 r  number_reg[15]_i_73/CO[1]
                         net (fo=23, routed)          1.413    34.743    number_reg[15]_i_73_n_2
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    35.072 r  number[10]_i_81/O
                         net (fo=1, routed)           0.000    35.072    number[10]_i_81_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  number_reg[10]_i_60/CO[3]
                         net (fo=1, routed)           0.000    35.605    number_reg[10]_i_60_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  number_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    35.722    number_reg[10]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.839 r  number_reg[10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.839    number_reg[10]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.956 r  number_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    35.956    number_reg[15]_i_68_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.113 r  number_reg[15]_i_65/CO[1]
                         net (fo=23, routed)          1.545    37.659    number_reg[15]_i_65_n_2
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.332    37.991 r  number[10]_i_64/O
                         net (fo=1, routed)           0.000    37.991    number[10]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.504 r  number_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.504    number_reg[10]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.621 r  number_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.621    number_reg[10]_i_40_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.738 r  number_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    38.738    number_reg[15]_i_60_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.895 r  number_reg[15]_i_57/CO[1]
                         net (fo=23, routed)          1.112    40.007    number_reg[15]_i_57_n_2
    SLICE_X51Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.795 r  number_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.795    number_reg[10]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.017 r  number_reg[10]_i_27/O[0]
                         net (fo=2, routed)           1.150    42.166    number_reg[10]_i_27_n_7
    SLICE_X53Y23         LUT3 (Prop_lut3_I2_O)        0.299    42.465 r  number[10]_i_35/O
                         net (fo=1, routed)           0.000    42.465    number[10]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.015 r  number_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.015    number_reg[10]_i_16_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.129 r  number_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.138    number_reg[10]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.252 r  number_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.252    number_reg[15]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.409 r  number_reg[15]_i_38/CO[1]
                         net (fo=23, routed)          1.481    44.890    number_reg[15]_i_38_n_2
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.219 r  number[2]_i_8/O
                         net (fo=1, routed)           0.000    45.219    number[2]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.620 r  number_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.620    number_reg[2]_i_4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.734 r  number_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.734    number_reg[10]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.848 r  number_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.848    number_reg[10]_i_5_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.962 r  number_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.962    number_reg[15]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.119 r  number_reg[15]_i_17/CO[1]
                         net (fo=23, routed)          0.882    47.001    number_reg[15]_i_17_n_2
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    47.330 r  number[2]_i_7/O
                         net (fo=1, routed)           0.000    47.330    number[2]_i_7_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    47.908 r  number_reg[2]_i_3/O[2]
                         net (fo=3, routed)           1.001    48.909    number_reg[2]_i_3_n_5
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.301    49.210 f  number[4]_i_3/O
                         net (fo=4, routed)           1.201    50.411    number[4]_i_3_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I2_O)        0.124    50.535 f  number[15]_i_42/O
                         net (fo=1, routed)           0.280    50.814    number[15]_i_42_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    50.938 r  number[15]_i_23/O
                         net (fo=4, routed)           0.526    51.464    number[15]_i_23_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I3_O)        0.124    51.588 r  number[10]_i_2/O
                         net (fo=1, routed)           0.154    51.742    number[10]_i_2_n_0
    SLICE_X57Y18         LUT6 (Prop_lut6_I2_O)        0.124    51.866 r  number[10]_i_1/O
                         net (fo=1, routed)           0.000    51.866    number[10]_i_1_n_0
    SLICE_X57Y18         FDCE                                         r  number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  gclk (IN)
                         net (fo=0)                   0.000    80.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    81.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    83.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.443    84.808    gclk_IBUF_BUFG
    SLICE_X57Y18         FDCE                                         r  number_reg[10]/C
                         clock pessimism              0.259    85.067    
                         clock uncertainty           -0.035    85.032    
    SLICE_X57Y18         FDCE (Setup_fdce_C_D)        0.029    85.061    number_reg[10]
  -------------------------------------------------------------------
                         required time                         85.061    
                         arrival time                         -51.866    
  -------------------------------------------------------------------
                         slack                                 33.195    

Slack (MET) :             33.659ns  (required time - arrival time)
  Source:                 divisor_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            number_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_gclk rise@80.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        46.236ns  (logic 20.962ns (45.337%)  route 25.274ns (54.663%))
  Logic Levels:           79  (CARRY4=63 LUT1=1 LUT2=1 LUT3=10 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 84.812 - 80.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.170    gclk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  divisor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.589 f  divisor_reg[8]/Q
                         net (fo=84, routed)          3.637     9.226    divisor_reg_n_0_[8]
    SLICE_X50Y34         LUT1 (Prop_lut1_I0_O)        0.299     9.525 r  number[10]_i_212/O
                         net (fo=1, routed)           0.000     9.525    number[10]_i_212_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.058 r  number_reg[10]_i_194/CO[3]
                         net (fo=3, routed)           0.788    10.846    number_reg[10]_i_194_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    11.454 r  number_reg[15]_i_144/CO[2]
                         net (fo=20, routed)          0.848    12.302    number_reg[15]_i_144_n_1
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.612 r  number[10]_i_205/O
                         net (fo=1, routed)           0.000    12.612    number[10]_i_205_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.013 r  number_reg[10]_i_186/CO[3]
                         net (fo=1, routed)           0.000    13.013    number_reg[10]_i_186_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.127 r  number_reg[10]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.127    number_reg[10]_i_181_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.241 r  number_reg[10]_i_180/CO[3]
                         net (fo=1, routed)           0.000    13.241    number_reg[10]_i_180_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.355 r  number_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.355    number_reg[15]_i_139_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.626 r  number_reg[15]_i_137/CO[0]
                         net (fo=21, routed)          1.300    14.926    number_reg[15]_i_137_n_3
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    15.770 r  number_reg[10]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.770    number_reg[10]_i_172_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.887 r  number_reg[10]_i_167/CO[3]
                         net (fo=1, routed)           0.000    15.887    number_reg[10]_i_167_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.004 r  number_reg[10]_i_166/CO[3]
                         net (fo=1, routed)           0.000    16.004    number_reg[10]_i_166_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.121 r  number_reg[15]_i_132/CO[3]
                         net (fo=1, routed)           0.000    16.121    number_reg[15]_i_132_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.278 r  number_reg[15]_i_129/CO[1]
                         net (fo=23, routed)          1.125    17.403    number_reg[15]_i_129_n_2
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    17.735 r  number[10]_i_175/O
                         net (fo=1, routed)           0.000    17.735    number[10]_i_175_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.285 r  number_reg[10]_i_153/CO[3]
                         net (fo=1, routed)           0.000    18.285    number_reg[10]_i_153_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.399 r  number_reg[10]_i_152/CO[3]
                         net (fo=1, routed)           0.000    18.399    number_reg[10]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.513 r  number_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    18.513    number_reg[15]_i_124_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.670 r  number_reg[15]_i_121/CO[1]
                         net (fo=23, routed)          1.201    19.871    number_reg[15]_i_121_n_2
    SLICE_X53Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    20.656 r  number_reg[10]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.656    number_reg[10]_i_144_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.770 r  number_reg[10]_i_139/CO[3]
                         net (fo=1, routed)           0.000    20.770    number_reg[10]_i_139_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.884 r  number_reg[10]_i_138/CO[3]
                         net (fo=1, routed)           0.000    20.884    number_reg[10]_i_138_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.998 r  number_reg[15]_i_116/CO[3]
                         net (fo=1, routed)           0.000    20.998    number_reg[15]_i_116_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.155 r  number_reg[15]_i_113/CO[1]
                         net (fo=23, routed)          1.018    22.173    number_reg[15]_i_113_n_2
    SLICE_X51Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.958 r  number_reg[10]_i_130/CO[3]
                         net (fo=1, routed)           0.009    22.967    number_reg[10]_i_130_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.081 r  number_reg[10]_i_125/CO[3]
                         net (fo=1, routed)           0.000    23.081    number_reg[10]_i_125_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.195 r  number_reg[10]_i_124/CO[3]
                         net (fo=1, routed)           0.000    23.195    number_reg[10]_i_124_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.309 r  number_reg[15]_i_108/CO[3]
                         net (fo=1, routed)           0.000    23.309    number_reg[15]_i_108_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.466 r  number_reg[15]_i_105/CO[1]
                         net (fo=23, routed)          1.275    24.741    number_reg[15]_i_105_n_2
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.329    25.070 r  number[10]_i_136/O
                         net (fo=1, routed)           0.000    25.070    number[10]_i_136_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.450 r  number_reg[10]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.450    number_reg[10]_i_116_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.567 r  number_reg[10]_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.567    number_reg[10]_i_111_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.684 r  number_reg[10]_i_110/CO[3]
                         net (fo=1, routed)           0.009    25.693    number_reg[10]_i_110_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.810 r  number_reg[15]_i_100/CO[3]
                         net (fo=1, routed)           0.000    25.810    number_reg[15]_i_100_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.967 r  number_reg[15]_i_97/CO[1]
                         net (fo=23, routed)          1.029    26.996    number_reg[15]_i_97_n_2
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    27.328 r  number[10]_i_123/O
                         net (fo=1, routed)           0.000    27.328    number[10]_i_123_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.878 r  number_reg[10]_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.878    number_reg[10]_i_102_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.992 r  number_reg[10]_i_97/CO[3]
                         net (fo=1, routed)           0.000    27.992    number_reg[10]_i_97_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.106 r  number_reg[10]_i_96/CO[3]
                         net (fo=1, routed)           0.009    28.115    number_reg[10]_i_96_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.229 r  number_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    28.229    number_reg[15]_i_92_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.386 r  number_reg[15]_i_89/CO[1]
                         net (fo=23, routed)          1.447    29.833    number_reg[15]_i_89_n_2
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.329    30.162 r  number[10]_i_109/O
                         net (fo=1, routed)           0.000    30.162    number[10]_i_109_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.712 r  number_reg[10]_i_88/CO[3]
                         net (fo=1, routed)           0.000    30.712    number_reg[10]_i_88_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.826 r  number_reg[10]_i_83/CO[3]
                         net (fo=1, routed)           0.000    30.826    number_reg[10]_i_83_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.940 r  number_reg[10]_i_82/CO[3]
                         net (fo=1, routed)           0.000    30.940    number_reg[10]_i_82_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.162 r  number_reg[15]_i_84/O[0]
                         net (fo=1, routed)           1.153    32.315    number_reg[15]_i_84_n_7
    SLICE_X49Y24         LUT2 (Prop_lut2_I1_O)        0.299    32.614 r  number[15]_i_87/O
                         net (fo=1, routed)           0.000    32.614    number[15]_i_87_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.164 r  number_reg[15]_i_76/CO[3]
                         net (fo=1, routed)           0.009    33.173    number_reg[15]_i_76_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.330 r  number_reg[15]_i_73/CO[1]
                         net (fo=23, routed)          1.413    34.743    number_reg[15]_i_73_n_2
    SLICE_X54Y20         LUT3 (Prop_lut3_I0_O)        0.329    35.072 r  number[10]_i_81/O
                         net (fo=1, routed)           0.000    35.072    number[10]_i_81_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.605 r  number_reg[10]_i_60/CO[3]
                         net (fo=1, routed)           0.000    35.605    number_reg[10]_i_60_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.722 r  number_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    35.722    number_reg[10]_i_55_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.839 r  number_reg[10]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.839    number_reg[10]_i_54_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.956 r  number_reg[15]_i_68/CO[3]
                         net (fo=1, routed)           0.000    35.956    number_reg[15]_i_68_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.113 r  number_reg[15]_i_65/CO[1]
                         net (fo=23, routed)          1.545    37.659    number_reg[15]_i_65_n_2
    SLICE_X56Y20         LUT3 (Prop_lut3_I0_O)        0.332    37.991 r  number[10]_i_64/O
                         net (fo=1, routed)           0.000    37.991    number[10]_i_64_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    38.504 r  number_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    38.504    number_reg[10]_i_41_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.621 r  number_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    38.621    number_reg[10]_i_40_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.738 r  number_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    38.738    number_reg[15]_i_60_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.895 r  number_reg[15]_i_57/CO[1]
                         net (fo=23, routed)          1.112    40.007    number_reg[15]_i_57_n_2
    SLICE_X51Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    40.795 r  number_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.795    number_reg[10]_i_32_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    41.017 r  number_reg[10]_i_27/O[0]
                         net (fo=2, routed)           1.150    42.166    number_reg[10]_i_27_n_7
    SLICE_X53Y23         LUT3 (Prop_lut3_I2_O)        0.299    42.465 r  number[10]_i_35/O
                         net (fo=1, routed)           0.000    42.465    number[10]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.015 r  number_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.015    number_reg[10]_i_16_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.129 r  number_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.138    number_reg[10]_i_15_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.252 r  number_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.252    number_reg[15]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.409 r  number_reg[15]_i_38/CO[1]
                         net (fo=23, routed)          1.481    44.890    number_reg[15]_i_38_n_2
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.219 r  number[2]_i_8/O
                         net (fo=1, routed)           0.000    45.219    number[2]_i_8_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.620 r  number_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.620    number_reg[2]_i_4_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.734 r  number_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.734    number_reg[10]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.848 r  number_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.848    number_reg[10]_i_5_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.962 r  number_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    45.962    number_reg[15]_i_25_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.119 r  number_reg[15]_i_17/CO[1]
                         net (fo=23, routed)          0.882    47.001    number_reg[15]_i_17_n_2
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    47.330 r  number[2]_i_7/O
                         net (fo=1, routed)           0.000    47.330    number[2]_i_7_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    47.908 f  number_reg[2]_i_3/O[2]
                         net (fo=3, routed)           1.001    48.909    number_reg[2]_i_3_n_5
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.301    49.210 r  number[4]_i_3/O
                         net (fo=4, routed)           0.840    50.050    number[4]_i_3_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I2_O)        0.124    50.174 r  number[6]_i_3/O
                         net (fo=3, routed)           0.548    50.722    number[6]_i_3_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.124    50.846 r  number[6]_i_2/O
                         net (fo=1, routed)           0.436    51.282    number[6]_i_2_n_0
    SLICE_X57Y15         LUT5 (Prop_lut5_I2_O)        0.124    51.406 r  number[6]_i_1/O
                         net (fo=1, routed)           0.000    51.406    number[6]_i_1_n_0
    SLICE_X57Y15         FDCE                                         r  number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                     80.000    80.000 r  
    L17                                               0.000    80.000 r  gclk (IN)
                         net (fo=0)                   0.000    80.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    81.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    83.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.447    84.812    gclk_IBUF_BUFG
    SLICE_X57Y15         FDCE                                         r  number_reg[6]/C
                         clock pessimism              0.259    85.071    
                         clock uncertainty           -0.035    85.036    
    SLICE_X57Y15         FDCE (Setup_fdce_C_D)        0.029    85.065    number_reg[6]
  -------------------------------------------------------------------
                         required time                         85.065    
                         arrival time                         -51.406    
  -------------------------------------------------------------------
                         slack                                 33.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 lcdpluse/i2c_master/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            lcdpluse/i2c_master/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gclk rise@0.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.591     1.495    lcdpluse/i2c_master/CLK
    SLICE_X65Y14         FDCE                                         r  lcdpluse/i2c_master/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  lcdpluse/i2c_master/cnt_reg[0]/Q
                         net (fo=8, routed)           0.132     1.768    lcdpluse/i2c_master/cnt_reg_n_0_[0]
    SLICE_X64Y14         LUT3 (Prop_lut3_I1_O)        0.045     1.813 r  lcdpluse/i2c_master/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    lcdpluse/i2c_master/cnt[2]_i_1_n_0
    SLICE_X64Y14         FDCE                                         r  lcdpluse/i2c_master/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.861     2.010    lcdpluse/i2c_master/CLK
    SLICE_X64Y14         FDCE                                         r  lcdpluse/i2c_master/cnt_reg[2]/C
                         clock pessimism             -0.502     1.508    
    SLICE_X64Y14         FDCE (Hold_fdce_C_D)         0.120     1.628    lcdpluse/i2c_master/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            a_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gclk rise@0.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.562     1.466    gclk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  result_reg[0]/Q
                         net (fo=2, routed)           0.117     1.724    keyscan/a_reg[15][0]
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.045     1.769 r  keyscan/a[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    keyscan_n_33
    SLICE_X55Y14         FDCE                                         r  a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.832     1.981    gclk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  a_reg[0]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X55Y14         FDCE (Hold_fdce_C_D)         0.091     1.572    a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 result_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            number_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gclk rise@0.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.931%)  route 0.153ns (45.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.562     1.466    gclk_IBUF_BUFG
    SLICE_X55Y15         FDCE                                         r  result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  result_reg[4]/Q
                         net (fo=2, routed)           0.153     1.759    result_reg_n_0_[4]
    SLICE_X57Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.804 r  number[4]_i_1/O
                         net (fo=1, routed)           0.000     1.804    number[4]_i_1_n_0
    SLICE_X57Y16         FDCE                                         r  number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.830     1.979    gclk_IBUF_BUFG
    SLICE_X57Y16         FDCE                                         r  number_reg[4]/C
                         clock pessimism             -0.479     1.500    
    SLICE_X57Y16         FDCE (Hold_fdce_C_D)         0.091     1.591    number_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 FSM_onehot_equation_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            FSM_onehot_equation_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gclk rise@0.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.032%)  route 0.171ns (47.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.592     1.496    gclk_IBUF_BUFG
    SLICE_X58Y10         FDPE                                         r  FSM_onehot_equation_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.637 f  FSM_onehot_equation_state_reg[0]/Q
                         net (fo=8, routed)           0.171     1.808    FSM_onehot_equation_state_reg_n_0_[0]
    SLICE_X60Y11         LUT5 (Prop_lut5_I4_O)        0.045     1.853 r  FSM_onehot_equation_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.853    FSM_onehot_equation_state[3]_i_1_n_0
    SLICE_X60Y11         FDCE                                         r  FSM_onehot_equation_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.862     2.011    gclk_IBUF_BUFG
    SLICE_X60Y11         FDCE                                         r  FSM_onehot_equation_state_reg[3]/C
                         clock pessimism             -0.499     1.512    
    SLICE_X60Y11         FDCE (Hold_fdce_C_D)         0.121     1.633    FSM_onehot_equation_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 lcdpluse/i2c_master/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            lcdpluse/i2c_master/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gclk rise@0.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.188ns (50.324%)  route 0.186ns (49.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.591     1.495    lcdpluse/i2c_master/CLK
    SLICE_X65Y14         FDCE                                         r  lcdpluse/i2c_master/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  lcdpluse/i2c_master/cnt_reg[3]/Q
                         net (fo=11, routed)          0.186     1.821    lcdpluse/i2c_master/cnt_reg_n_0_[3]
    SLICE_X64Y14         LUT5 (Prop_lut5_I2_O)        0.047     1.868 r  lcdpluse/i2c_master/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.868    lcdpluse/i2c_master/cnt[5]_i_1_n_0
    SLICE_X64Y14         FDCE                                         r  lcdpluse/i2c_master/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.861     2.010    lcdpluse/i2c_master/CLK
    SLICE_X64Y14         FDCE                                         r  lcdpluse/i2c_master/cnt_reg[5]/C
                         clock pessimism             -0.502     1.508    
    SLICE_X64Y14         FDCE (Hold_fdce_C_D)         0.131     1.639    lcdpluse/i2c_master/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            number_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gclk rise@0.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.077%)  route 0.152ns (44.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.559     1.463    gclk_IBUF_BUFG
    SLICE_X55Y18         FDCE                                         r  result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  result_reg[12]/Q
                         net (fo=2, routed)           0.152     1.755    result_reg_n_0_[12]
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.800 r  number[12]_i_1/O
                         net (fo=1, routed)           0.000     1.800    number[12]_i_1_n_0
    SLICE_X55Y19         FDCE                                         r  number_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.827     1.976    gclk_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  number_reg[12]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X55Y19         FDCE (Hold_fdce_C_D)         0.091     1.567    number_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 divisor_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            divisor_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gclk rise@0.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.565%)  route 0.099ns (30.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.587     1.491    gclk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  divisor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.128     1.619 r  divisor_reg[8]/Q
                         net (fo=84, routed)          0.099     1.718    divisor_reg_n_0_[8]
    SLICE_X59Y18         LUT6 (Prop_lut6_I3_O)        0.099     1.817 r  divisor[5]_i_1/O
                         net (fo=1, routed)           0.000     1.817    divisor[5]
    SLICE_X59Y18         FDCE                                         r  divisor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.855     2.004    gclk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  divisor_reg[5]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.092     1.583    divisor_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gclk rise@0.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.075%)  route 0.185ns (49.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.591     1.495    gclk_IBUF_BUFG
    SLICE_X61Y12         FDCE                                         r  state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  state_reg[3]/Q
                         net (fo=63, routed)          0.185     1.821    state_reg_n_0_[3]
    SLICE_X60Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.866 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.866    state[2]_i_1_n_0
    SLICE_X60Y13         FDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.859     2.008    gclk_IBUF_BUFG
    SLICE_X60Y13         FDCE                                         r  state_reg[2]/C
                         clock pessimism             -0.499     1.509    
    SLICE_X60Y13         FDCE (Hold_fdce_C_D)         0.120     1.629    state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 lcdpluse/i2c_master/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            lcdpluse/i2c_master/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gclk rise@0.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.056%)  route 0.186ns (49.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.591     1.495    lcdpluse/i2c_master/CLK
    SLICE_X65Y14         FDCE                                         r  lcdpluse/i2c_master/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  lcdpluse/i2c_master/cnt_reg[3]/Q
                         net (fo=11, routed)          0.186     1.821    lcdpluse/i2c_master/cnt_reg_n_0_[3]
    SLICE_X64Y14         LUT5 (Prop_lut5_I1_O)        0.045     1.866 r  lcdpluse/i2c_master/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.866    lcdpluse/i2c_master/cnt[4]_i_1_n_0
    SLICE_X64Y14         FDCE                                         r  lcdpluse/i2c_master/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.861     2.010    lcdpluse/i2c_master/CLK
    SLICE_X64Y14         FDCE                                         r  lcdpluse/i2c_master/cnt_reg[4]/C
                         clock pessimism             -0.502     1.508    
    SLICE_X64Y14         FDCE (Hold_fdce_C_D)         0.121     1.629    lcdpluse/i2c_master/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 lcdpluse/i2c_master/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            lcdpluse/i2c_master/done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gclk rise@0.000ns - clk_gclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.591     1.495    lcdpluse/i2c_master/CLK
    SLICE_X65Y15         FDCE                                         r  lcdpluse/i2c_master/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  lcdpluse/i2c_master/done_reg/Q
                         net (fo=2, routed)           0.167     1.803    lcdpluse/i2c_master/i2c_done
    SLICE_X65Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.848 r  lcdpluse/i2c_master/done_i_1/O
                         net (fo=1, routed)           0.000     1.848    lcdpluse/i2c_master/done_i_1_n_0
    SLICE_X65Y15         FDCE                                         r  lcdpluse/i2c_master/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.860     2.009    lcdpluse/i2c_master/CLK
    SLICE_X65Y15         FDCE                                         r  lcdpluse/i2c_master/done_reg/C
                         clock pessimism             -0.514     1.495    
    SLICE_X65Y15         FDCE (Hold_fdce_C_D)         0.091     1.586    lcdpluse/i2c_master/done_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gclk
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { gclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         80.000      77.845     BUFGCTRL_X0Y0  gclk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         80.000      79.000     SLICE_X58Y10   FSM_onehot_equation_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X60Y11   FSM_onehot_equation_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X60Y11   FSM_onehot_equation_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X60Y11   FSM_onehot_equation_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X60Y11   FSM_onehot_equation_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X60Y11   FSM_onehot_equation_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X55Y14   a_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X54Y15   a_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X49Y16   a_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         40.000      39.500     SLICE_X58Y10   FSM_onehot_equation_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         40.000      39.500     SLICE_X58Y10   FSM_onehot_equation_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X60Y11   FSM_onehot_equation_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X60Y11   FSM_onehot_equation_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X60Y11   FSM_onehot_equation_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X60Y11   FSM_onehot_equation_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X60Y11   FSM_onehot_equation_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X60Y11   FSM_onehot_equation_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X60Y11   FSM_onehot_equation_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X60Y11   FSM_onehot_equation_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         40.000      39.500     SLICE_X58Y10   FSM_onehot_equation_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         40.000      39.500     SLICE_X58Y10   FSM_onehot_equation_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X60Y11   FSM_onehot_equation_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X60Y11   FSM_onehot_equation_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X60Y11   FSM_onehot_equation_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X60Y11   FSM_onehot_equation_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X60Y11   FSM_onehot_equation_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X60Y11   FSM_onehot_equation_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X60Y11   FSM_onehot_equation_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X60Y11   FSM_onehot_equation_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 4.948ns (69.405%)  route 2.181ns (30.595%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.181     3.638    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492     7.130 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.130    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.418ns (74.971%)  route 0.473ns (25.029%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.473     0.698    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.193     1.891 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.891    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_gclk
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcdpluse/i2c_master/sda_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            pio01
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.055ns  (logic 3.983ns (49.451%)  route 4.072ns (50.549%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.633     5.177    lcdpluse/i2c_master/CLK
    SLICE_X63Y14         FDCE                                         r  lcdpluse/i2c_master/sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     5.633 f  lcdpluse/i2c_master/sda_reg/Q
                         net (fo=2, routed)           4.072     9.705    pio01_TRI
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.527    13.232 r  pio01_OBUFT_inst/O
                         net (fo=0)                   0.000    13.232    pio01
    M3                                                                r  pio01 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyscan/R4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            pio44
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.746ns  (logic 3.960ns (58.696%)  route 2.786ns (41.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.570     5.114    keyscan/CLK
    SLICE_X53Y8          FDCE                                         r  keyscan/R4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDCE (Prop_fdce_C_Q)         0.456     5.570 r  keyscan/R4_reg/Q
                         net (fo=1, routed)           2.786     8.356    pio44_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.504    11.860 r  pio44_OBUF_inst/O
                         net (fo=0)                   0.000    11.860    pio44
    U3                                                                r  pio44 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyscan/R1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            pio47
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.556ns  (logic 3.991ns (60.874%)  route 2.565ns (39.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.568     5.112    keyscan/CLK
    SLICE_X49Y9          FDCE                                         r  keyscan/R1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDCE (Prop_fdce_C_Q)         0.456     5.568 r  keyscan/R1_reg/Q
                         net (fo=1, routed)           2.565     8.133    pio47_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.668 r  pio47_OBUF_inst/O
                         net (fo=0)                   0.000    11.668    pio47
    U8                                                                r  pio47 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyscan/R2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            pio46
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.490ns  (logic 3.967ns (61.117%)  route 2.524ns (38.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.569     5.113    keyscan/CLK
    SLICE_X53Y9          FDCE                                         r  keyscan/R2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDCE (Prop_fdce_C_Q)         0.456     5.569 r  keyscan/R2_reg/Q
                         net (fo=1, routed)           2.524     8.093    pio46_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.603 r  pio46_OBUF_inst/O
                         net (fo=0)                   0.000    11.603    pio46
    W7                                                                r  pio46 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyscan/R3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            pio45
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.218ns  (logic 4.049ns (65.129%)  route 2.168ns (34.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.570     5.114    keyscan/CLK
    SLICE_X52Y8          FDCE                                         r  keyscan/R3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDCE (Prop_fdce_C_Q)         0.518     5.632 r  keyscan/R3_reg/Q
                         net (fo=1, routed)           2.168     7.800    pio45_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.332 r  pio45_OBUF_inst/O
                         net (fo=0)                   0.000    11.332    pio45
    U7                                                                r  pio45 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcdpluse/i2c_master/scl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.038ns  (logic 4.069ns (67.392%)  route 1.969ns (32.608%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.633     5.177    lcdpluse/i2c_master/CLK
    SLICE_X64Y13         FDCE                                         r  lcdpluse/i2c_master/scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.518     5.695 f  lcdpluse/i2c_master/scl_reg/Q
                         net (fo=2, routed)           1.969     7.664    pio48_TRI
    V8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.551    11.215 r  pio48_OBUFT_inst/O
                         net (fo=0)                   0.000    11.215    pio48
    V8                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcdpluse/i2c_master/scl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 0.988ns (57.549%)  route 0.729ns (42.451%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.591     1.495    lcdpluse/i2c_master/CLK
    SLICE_X64Y13         FDCE                                         r  lcdpluse/i2c_master/scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  lcdpluse/i2c_master/scl_reg/Q
                         net (fo=2, routed)           0.729     2.387    pio48_TRI
    V8                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.211 r  pio48_OBUFT_inst/O
                         net (fo=0)                   0.000     3.211    pio48
    V8                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyscan/R3_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            pio45
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.396ns (70.150%)  route 0.594ns (29.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.565     1.469    keyscan/CLK
    SLICE_X52Y8          FDCE                                         r  keyscan/R3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  keyscan/R3_reg/Q
                         net (fo=1, routed)           0.594     2.227    pio45_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.459 r  pio45_OBUF_inst/O
                         net (fo=0)                   0.000     3.459    pio45
    U7                                                                r  pio45 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyscan/R2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            pio46
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.353ns (64.530%)  route 0.744ns (35.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.565     1.469    keyscan/CLK
    SLICE_X53Y9          FDCE                                         r  keyscan/R2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  keyscan/R2_reg/Q
                         net (fo=1, routed)           0.744     2.353    pio46_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.565 r  pio46_OBUF_inst/O
                         net (fo=0)                   0.000     3.565    pio46
    W7                                                                r  pio46 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyscan/R1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            pio47
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.377ns (64.159%)  route 0.769ns (35.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.565     1.469    keyscan/CLK
    SLICE_X49Y9          FDCE                                         r  keyscan/R1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y9          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  keyscan/R1_reg/Q
                         net (fo=1, routed)           0.769     2.379    pio47_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.615 r  pio47_OBUF_inst/O
                         net (fo=0)                   0.000     3.615    pio47
    U8                                                                r  pio47 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyscan/R4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            pio44
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.346ns (60.343%)  route 0.884ns (39.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.565     1.469    keyscan/CLK
    SLICE_X53Y8          FDCE                                         r  keyscan/R4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  keyscan/R4_reg/Q
                         net (fo=1, routed)           0.884     2.494    pio44_OBUF
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.699 r  pio44_OBUF_inst/O
                         net (fo=0)                   0.000     3.699    pio44
    U3                                                                r  pio44 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcdpluse/i2c_master/sda_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            pio01
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.630ns  (logic 0.965ns (36.693%)  route 1.665ns (63.307%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.591     1.495    lcdpluse/i2c_master/CLK
    SLICE_X63Y14         FDCE                                         r  lcdpluse/i2c_master/sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  lcdpluse/i2c_master/sda_reg/Q
                         net (fo=2, routed)           1.665     3.301    pio01_TRI
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.125 r  pio01_OBUFT_inst/O
                         net (fo=0)                   0.000     4.125    pio01
    M3                                                                r  pio01 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_gclk

Max Delay           198 Endpoints
Min Delay           198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.702ns  (logic 1.463ns (15.080%)  route 8.239ns (84.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=189, routed)         8.239     9.702    btn_IBUF[0]
    SLICE_X64Y7          FDCE                                         f  cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.518     4.883    gclk_IBUF_BUFG
    SLICE_X64Y7          FDCE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            lcdpluse/i2c_master/sda_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.669ns  (logic 1.711ns (17.695%)  route 7.958ns (82.305%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=189, routed)         7.313     8.776    lcdpluse/i2c_master/AR[0]
    SLICE_X63Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.900 r  lcdpluse/i2c_master/sda_i_6/O
                         net (fo=1, routed)           0.645     9.545    lcdpluse/i2c_master/sda_i_6_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I4_O)        0.124     9.669 r  lcdpluse/i2c_master/sda_i_1/O
                         net (fo=1, routed)           0.000     9.669    lcdpluse/i2c_master/sda_i_1_n_0
    SLICE_X63Y14         FDCE                                         r  lcdpluse/i2c_master/sda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.514     4.879    lcdpluse/i2c_master/CLK
    SLICE_X63Y14         FDCE                                         r  lcdpluse/i2c_master/sda_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            lcdpluse/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.634ns  (logic 1.463ns (15.186%)  route 8.171ns (84.814%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=189, routed)         8.171     9.634    lcdpluse/AR[0]
    SLICE_X64Y19         FDCE                                         f  lcdpluse/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.508     4.873    lcdpluse/CLK
    SLICE_X64Y19         FDCE                                         r  lcdpluse/cnt_reg[13]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            lcdpluse/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.634ns  (logic 1.463ns (15.186%)  route 8.171ns (84.814%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=189, routed)         8.171     9.634    lcdpluse/AR[0]
    SLICE_X64Y19         FDCE                                         f  lcdpluse/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.508     4.873    lcdpluse/CLK
    SLICE_X64Y19         FDCE                                         r  lcdpluse/cnt_reg[14]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            lcdpluse/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.634ns  (logic 1.463ns (15.186%)  route 8.171ns (84.814%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=189, routed)         8.171     9.634    lcdpluse/AR[0]
    SLICE_X64Y19         FDCE                                         f  lcdpluse/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.508     4.873    lcdpluse/CLK
    SLICE_X64Y19         FDCE                                         r  lcdpluse/cnt_reg[15]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            lcdpluse/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.634ns  (logic 1.463ns (15.186%)  route 8.171ns (84.814%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=189, routed)         8.171     9.634    lcdpluse/AR[0]
    SLICE_X64Y19         FDCE                                         f  lcdpluse/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.508     4.873    lcdpluse/CLK
    SLICE_X64Y19         FDCE                                         r  lcdpluse/cnt_reg[16]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.558ns  (logic 1.463ns (15.307%)  route 8.095ns (84.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=189, routed)         8.095     9.558    btn_IBUF[0]
    SLICE_X61Y7          FDCE                                         f  cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.517     4.882    gclk_IBUF_BUFG
    SLICE_X61Y7          FDCE                                         r  cnt_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.554ns  (logic 1.463ns (15.312%)  route 8.091ns (84.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=189, routed)         8.091     9.554    btn_IBUF[0]
    SLICE_X63Y8          FDCE                                         f  cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.518     4.883    gclk_IBUF_BUFG
    SLICE_X63Y8          FDCE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.554ns  (logic 1.463ns (15.312%)  route 8.091ns (84.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=189, routed)         8.091     9.554    btn_IBUF[0]
    SLICE_X63Y8          FDCE                                         f  cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.518     4.883    gclk_IBUF_BUFG
    SLICE_X63Y8          FDCE                                         r  cnt_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.554ns  (logic 1.463ns (15.312%)  route 8.091ns (84.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=189, routed)         8.091     9.554    btn_IBUF[0]
    SLICE_X63Y8          FDCE                                         f  cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.518     4.883    gclk_IBUF_BUFG
    SLICE_X63Y8          FDCE                                         r  cnt_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pio43
                            (input port)
  Destination:            keyscan/result_int_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.287ns (27.995%)  route 0.739ns (72.005%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  pio43 (IN)
                         net (fo=0)                   0.000     0.000    pio43
    W6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pio43_IBUF_inst/O
                         net (fo=5, routed)           0.739     0.981    keyscan/pio43_IBUF
    SLICE_X55Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.026 r  keyscan/result_int[3]_i_2/O
                         net (fo=1, routed)           0.000     1.026    keyscan/result_int[3]_i_2_n_0
    SLICE_X55Y11         FDCE                                         r  keyscan/result_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.835     1.984    keyscan/CLK
    SLICE_X55Y11         FDCE                                         r  keyscan/result_int_reg[3]/C

Slack:                    inf
  Source:                 pio41
                            (input port)
  Destination:            keyscan/result_int_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.277ns (26.262%)  route 0.778ns (73.738%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  pio41 (IN)
                         net (fo=0)                   0.000     0.000    pio41
    U5                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  pio41_IBUF_inst/O
                         net (fo=5, routed)           0.778     1.011    keyscan/pio41_IBUF
    SLICE_X55Y11         LUT5 (Prop_lut5_I3_O)        0.044     1.055 r  keyscan/result_int[1]_i_1/O
                         net (fo=1, routed)           0.000     1.055    keyscan/result_int[1]_i_1_n_0
    SLICE_X55Y11         FDCE                                         r  keyscan/result_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.835     1.984    keyscan/CLK
    SLICE_X55Y11         FDCE                                         r  keyscan/result_int_reg[1]/C

Slack:                    inf
  Source:                 pio41
                            (input port)
  Destination:            keyscan/result_int_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.278ns (26.332%)  route 0.778ns (73.668%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 f  pio41 (IN)
                         net (fo=0)                   0.000     0.000    pio41
    U5                   IBUF (Prop_ibuf_I_O)         0.233     0.233 f  pio41_IBUF_inst/O
                         net (fo=5, routed)           0.778     1.011    keyscan/pio41_IBUF
    SLICE_X55Y11         LUT5 (Prop_lut5_I0_O)        0.045     1.056 r  keyscan/result_int[0]_i_1/O
                         net (fo=1, routed)           0.000     1.056    keyscan/result_int[0]_i_1_n_0
    SLICE_X55Y11         FDCE                                         r  keyscan/result_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.835     1.984    keyscan/CLK
    SLICE_X55Y11         FDCE                                         r  keyscan/result_int_reg[0]/C

Slack:                    inf
  Source:                 pio43
                            (input port)
  Destination:            keyscan/result_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.287ns (25.915%)  route 0.821ns (74.085%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  pio43 (IN)
                         net (fo=0)                   0.000     0.000    pio43
    W6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pio43_IBUF_inst/O
                         net (fo=5, routed)           0.705     0.947    keyscan/pio43_IBUF
    SLICE_X55Y11         LUT6 (Prop_lut6_I1_O)        0.045     0.992 r  keyscan/result_int[3]_i_1/O
                         net (fo=4, routed)           0.116     1.108    keyscan/result_int[3]_i_1_n_0
    SLICE_X54Y11         FDCE                                         r  keyscan/result_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.835     1.984    keyscan/CLK
    SLICE_X54Y11         FDCE                                         r  keyscan/result_int_reg[2]/C

Slack:                    inf
  Source:                 pio43
                            (input port)
  Destination:            keyscan/result_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.287ns (24.578%)  route 0.881ns (75.422%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  pio43 (IN)
                         net (fo=0)                   0.000     0.000    pio43
    W6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pio43_IBUF_inst/O
                         net (fo=5, routed)           0.705     0.947    keyscan/pio43_IBUF
    SLICE_X55Y11         LUT6 (Prop_lut6_I1_O)        0.045     0.992 r  keyscan/result_int[3]_i_1/O
                         net (fo=4, routed)           0.177     1.169    keyscan/result_int[3]_i_1_n_0
    SLICE_X55Y11         FDCE                                         r  keyscan/result_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.835     1.984    keyscan/CLK
    SLICE_X55Y11         FDCE                                         r  keyscan/result_int_reg[0]/C

Slack:                    inf
  Source:                 pio43
                            (input port)
  Destination:            keyscan/result_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.287ns (24.578%)  route 0.881ns (75.422%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  pio43 (IN)
                         net (fo=0)                   0.000     0.000    pio43
    W6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pio43_IBUF_inst/O
                         net (fo=5, routed)           0.705     0.947    keyscan/pio43_IBUF
    SLICE_X55Y11         LUT6 (Prop_lut6_I1_O)        0.045     0.992 r  keyscan/result_int[3]_i_1/O
                         net (fo=4, routed)           0.177     1.169    keyscan/result_int[3]_i_1_n_0
    SLICE_X55Y11         FDCE                                         r  keyscan/result_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.835     1.984    keyscan/CLK
    SLICE_X55Y11         FDCE                                         r  keyscan/result_int_reg[1]/C

Slack:                    inf
  Source:                 pio43
                            (input port)
  Destination:            keyscan/result_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.287ns (24.578%)  route 0.881ns (75.422%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  pio43 (IN)
                         net (fo=0)                   0.000     0.000    pio43
    W6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pio43_IBUF_inst/O
                         net (fo=5, routed)           0.705     0.947    keyscan/pio43_IBUF
    SLICE_X55Y11         LUT6 (Prop_lut6_I1_O)        0.045     0.992 r  keyscan/result_int[3]_i_1/O
                         net (fo=4, routed)           0.177     1.169    keyscan/result_int[3]_i_1_n_0
    SLICE_X55Y11         FDCE                                         r  keyscan/result_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.835     1.984    keyscan/CLK
    SLICE_X55Y11         FDCE                                         r  keyscan/result_int_reg[3]/C

Slack:                    inf
  Source:                 pio43
                            (input port)
  Destination:            keyscan/pressed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.332ns (25.040%)  route 0.995ns (74.960%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  pio43 (IN)
                         net (fo=0)                   0.000     0.000    pio43
    W6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pio43_IBUF_inst/O
                         net (fo=5, routed)           0.708     0.950    keyscan/pio43_IBUF
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.045     0.995 f  keyscan/result_int[2]_i_4/O
                         net (fo=2, routed)           0.287     1.282    keyscan/result_int[2]_i_4_n_0
    SLICE_X54Y10         LUT5 (Prop_lut5_I3_O)        0.045     1.327 r  keyscan/pressed_i_1/O
                         net (fo=1, routed)           0.000     1.327    keyscan/pressed_i_1_n_0
    SLICE_X54Y10         FDCE                                         r  keyscan/pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.835     1.984    keyscan/CLK
    SLICE_X54Y10         FDCE                                         r  keyscan/pressed_reg/C

Slack:                    inf
  Source:                 pio43
                            (input port)
  Destination:            keyscan/result_int_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.332ns (24.487%)  route 1.025ns (75.513%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  pio43 (IN)
                         net (fo=0)                   0.000     0.000    pio43
    W6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pio43_IBUF_inst/O
                         net (fo=5, routed)           0.708     0.950    keyscan/pio43_IBUF
    SLICE_X55Y11         LUT4 (Prop_lut4_I2_O)        0.045     0.995 f  keyscan/result_int[2]_i_4/O
                         net (fo=2, routed)           0.317     1.312    keyscan/result_int[2]_i_4_n_0
    SLICE_X54Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.357 r  keyscan/result_int[2]_i_1/O
                         net (fo=1, routed)           0.000     1.357    keyscan/result_int[2]_i_1_n_0
    SLICE_X54Y11         FDCE                                         r  keyscan/result_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.835     1.984    keyscan/CLK
    SLICE_X54Y11         FDCE                                         r  keyscan/result_int_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            a_reg[11]/CLR
                            (removal check against rising-edge clock clk_gclk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.576ns  (logic 0.231ns (8.967%)  route 2.345ns (91.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn_IBUF[0]_inst/O
                         net (fo=189, routed)         2.345     2.576    btn_IBUF[0]
    SLICE_X49Y16         FDCE                                         f  a_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gclk rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  gclk (IN)
                         net (fo=0)                   0.000     0.000    gclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  gclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    gclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  gclk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.829     1.978    gclk_IBUF_BUFG
    SLICE_X49Y16         FDCE                                         r  a_reg[11]/C





