-- generated by newgenasym Wed Aug 20 18:00:32 2014

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity adl5350 is
    port (    
	\if\:      INOUT  STD_LOGIC;    
	LOIN:      INOUT  STD_LOGIC;    
	RF:        INOUT  STD_LOGIC;    
	VPOSE:     INOUT  STD_LOGIC);
end adl5350;
