xrun(64): 19.09-s010: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	19.09-s010: Started on Jun 25, 2021 at 16:41:17 KST
xrun
	-access +rwc
	-gui
	pattern.v
	pattern_tb.v
Recompiling... reason: file './pattern.v' is newer than expected.
	expected: Fri Jun 25 16:36:52 2021
	actual:   Fri Jun 25 16:41:08 2021
file: pattern.v
	module worklib.pattern:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		pattern_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.pattern:v <0x2fae0d67>
			streams:   6, words:  3858
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:               8       8
		Scalar wires:            3       -
		Vectored wires:          1       -
		Always blocks:           2       2
		Initial blocks:          4       4
		Pseudo assignments:      3       3
		Simulation timescale:  1ns
	Writing initial simulation snapshot: worklib.pattern_tb:v

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /edatools/Cadence/XCELIUM/XCELIUM19.09.010/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm pattern_tb.u1.clk pattern_tb.u1.cnt pattern_tb.u1.data pattern_tb.u1.data_read pattern_tb.u1.data_shifted pattern_tb.u1.flag pattern_tb.u1.next_cnt pattern_tb.u1.rst
Created probe 1
xcelium> run
Simulation complete via $finish(1) at time 100 NS + 0
./pattern_tb.v:27 initial #100 $finish;
xcelium> ^C
xcelium> exit
...Regained control from SimVision
-------------------------------------
TOOL:	xrun(64)	19.09-s010: Exiting on Jun 25, 2021 at 16:55:44 KST  (total: 00:14:27)
