{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583511558865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583511558865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  6 17:19:18 2020 " "Processing started: Fri Mar  6 17:19:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583511558865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583511558865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TB_TS4 -c TB_TS4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TB_TS4 -c TB_TS4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583511558865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583511558989 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "13 " "Parallel compilation is enabled and will use up to 13 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1583511558989 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "13 6 " "Parallel compilation is enabled for 13 processors, but there are only 6 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1583511558989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TB_TS4.v 2 2 " "Found 2 design units, including 2 entities, in source file TB_TS4.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB_TS4 " "Found entity 1: TB_TS4" {  } { { "TB_TS4.v" "" { Text "/home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583511565763 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_interface " "Found entity 2: tb_interface" {  } { { "TB_TS4.v" "" { Text "/home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TB_TS4.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583511565763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583511565763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/synthesis/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/synthesis/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb/synthesis/tb.v" "" { Text "/home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/tb/synthesis/tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583511565764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583511565764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "tb/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/tb/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583511565765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583511565765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "tb/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/tb/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583511565765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583511565765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "watch_state WATCH_STATE TS4231_interface.v(7) " "Verilog HDL Declaration information at TS4231_interface.v(7): object \"watch_state\" differs only in case from object \"WATCH_STATE\" in the same scope" {  } { { "tb/synthesis/submodules/TS4231_interface.v" "" { Text "/home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/tb/synthesis/submodules/TS4231_interface.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583511565766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sensor_STATE sensor_state TS4231_interface.v(9) " "Verilog HDL Declaration information at TS4231_interface.v(9): object \"sensor_STATE\" differs only in case from object \"sensor_state\" in the same scope" {  } { { "tb/synthesis/submodules/TS4231_interface.v" "" { Text "/home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/tb/synthesis/submodules/TS4231_interface.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583511565766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/synthesis/submodules/TS4231_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/synthesis/submodules/TS4231_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ts4231 " "Found entity 1: ts4231" {  } { { "tb/synthesis/submodules/TS4231_interface.v" "" { Text "/home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/tb/synthesis/submodules/TS4231_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583511565766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583511565766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TS43231_init.v 2 2 " "Found 2 design units, including 2 entities, in source file TS43231_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 TS43231_init " "Found entity 1: TS43231_init" {  } { { "TS43231_init.v" "" { Text "/home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583511565767 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "TS43231_init.v" "" { Text "/home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583511565767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583511565767 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cfg_done TS43231_init.v(135) " "Verilog HDL Procedural Assignment error at TS43231_init.v(135): object \"cfg_done\" on left-hand side of assignment must have a variable data type" {  } { { "TS43231_init.v" "" { Text "/home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v" 135 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1583511565768 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cfg_done TS43231_init.v(140) " "Verilog HDL Procedural Assignment error at TS43231_init.v(140): object \"cfg_done\" on left-hand side of assignment must have a variable data type" {  } { { "TS43231_init.v" "" { Text "/home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v" 140 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1583511565768 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "cfg_done TS43231_init.v(204) " "Verilog HDL Procedural Assignment error at TS43231_init.v(204): object \"cfg_done\" on left-hand side of assignment must have a variable data type" {  } { { "TS43231_init.v" "" { Text "/home/sausy/Projects/lighthouse/lighthouse2tracking/testbench/TS43231_init.v" 204 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1583511565768 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "888 " "Peak virtual memory: 888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583511565798 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar  6 17:19:25 2020 " "Processing ended: Fri Mar  6 17:19:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583511565798 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583511565798 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583511565798 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583511565798 ""}
