// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1 (
        ap_clk,
        ap_rst,
        data_16_val,
        data_17_val,
        data_18_val,
        data_19_val,
        data_20_val,
        data_21_val,
        data_22_val,
        data_23_val,
        data_24_val,
        data_25_val,
        data_26_val,
        data_27_val,
        data_28_val,
        data_29_val,
        data_30_val,
        data_31_val,
        weights_8_val,
        weights_9_val,
        weights_10_val,
        weights_11_val,
        weights_12_val,
        weights_13_val,
        weights_14_val,
        weights_15_val,
        idx,
        ap_return_0,
        ap_return_1,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [12:0] data_16_val;
input  [12:0] data_17_val;
input  [12:0] data_18_val;
input  [12:0] data_19_val;
input  [12:0] data_20_val;
input  [12:0] data_21_val;
input  [12:0] data_22_val;
input  [12:0] data_23_val;
input  [12:0] data_24_val;
input  [12:0] data_25_val;
input  [12:0] data_26_val;
input  [12:0] data_27_val;
input  [12:0] data_28_val;
input  [12:0] data_29_val;
input  [12:0] data_30_val;
input  [12:0] data_31_val;
input  [12:0] weights_8_val;
input  [12:0] weights_9_val;
input  [12:0] weights_10_val;
input  [12:0] weights_11_val;
input  [12:0] weights_12_val;
input  [12:0] weights_13_val;
input  [12:0] weights_14_val;
input  [12:0] weights_15_val;
input  [4:0] idx;
output  [12:0] ap_return_0;
output  [12:0] ap_return_1;
input   ap_ce;

reg[12:0] ap_return_0;
reg[12:0] ap_return_1;

wire   [0:0] tmp_fu_612_p3;
reg   [0:0] tmp_reg_3349;
wire    ap_block_pp0_stage0_11001;
wire   [12:0] add_ln42_fu_680_p2;
reg   [12:0] add_ln42_reg_3354;
wire   [0:0] and_ln42_1_fu_700_p2;
reg   [0:0] and_ln42_1_reg_3359;
wire   [0:0] icmp_ln42_2_fu_732_p2;
reg   [0:0] icmp_ln42_2_reg_3364;
wire   [0:0] and_ln42_4_fu_798_p2;
reg   [0:0] and_ln42_4_reg_3369;
wire   [0:0] and_ln42_5_fu_804_p2;
reg   [0:0] and_ln42_5_reg_3375;
wire   [0:0] tmp_2732_fu_815_p3;
reg   [0:0] tmp_2732_reg_3380;
wire   [12:0] add_ln42_1_fu_883_p2;
reg   [12:0] add_ln42_1_reg_3385;
wire   [0:0] and_ln42_8_fu_903_p2;
reg   [0:0] and_ln42_8_reg_3390;
wire   [0:0] icmp_ln42_6_fu_935_p2;
reg   [0:0] icmp_ln42_6_reg_3395;
wire   [0:0] and_ln42_11_fu_1001_p2;
reg   [0:0] and_ln42_11_reg_3400;
wire   [0:0] and_ln42_12_fu_1007_p2;
reg   [0:0] and_ln42_12_reg_3406;
wire   [0:0] tmp_2738_fu_1084_p3;
reg   [0:0] tmp_2738_reg_3411;
wire   [12:0] add_ln42_2_fu_1152_p2;
reg   [12:0] add_ln42_2_reg_3416;
wire   [0:0] and_ln42_15_fu_1172_p2;
reg   [0:0] and_ln42_15_reg_3421;
wire   [0:0] icmp_ln42_10_fu_1204_p2;
reg   [0:0] icmp_ln42_10_reg_3426;
wire   [0:0] and_ln42_18_fu_1270_p2;
reg   [0:0] and_ln42_18_reg_3431;
wire   [0:0] and_ln42_19_fu_1276_p2;
reg   [0:0] and_ln42_19_reg_3437;
wire   [0:0] tmp_2744_fu_1287_p3;
reg   [0:0] tmp_2744_reg_3442;
wire   [12:0] add_ln42_3_fu_1355_p2;
reg   [12:0] add_ln42_3_reg_3447;
wire   [0:0] and_ln42_22_fu_1375_p2;
reg   [0:0] and_ln42_22_reg_3452;
wire   [0:0] icmp_ln42_14_fu_1407_p2;
reg   [0:0] icmp_ln42_14_reg_3457;
wire   [0:0] and_ln42_25_fu_1473_p2;
reg   [0:0] and_ln42_25_reg_3462;
wire   [0:0] and_ln42_26_fu_1479_p2;
reg   [0:0] and_ln42_26_reg_3468;
wire   [0:0] tmp_2750_fu_1556_p3;
reg   [0:0] tmp_2750_reg_3473;
wire   [12:0] add_ln42_4_fu_1624_p2;
reg   [12:0] add_ln42_4_reg_3478;
wire   [0:0] and_ln42_29_fu_1644_p2;
reg   [0:0] and_ln42_29_reg_3483;
wire   [0:0] icmp_ln42_18_fu_1676_p2;
reg   [0:0] icmp_ln42_18_reg_3488;
wire   [0:0] and_ln42_32_fu_1742_p2;
reg   [0:0] and_ln42_32_reg_3493;
wire   [0:0] and_ln42_33_fu_1748_p2;
reg   [0:0] and_ln42_33_reg_3499;
wire   [0:0] tmp_2756_fu_1759_p3;
reg   [0:0] tmp_2756_reg_3504;
wire   [12:0] add_ln42_5_fu_1827_p2;
reg   [12:0] add_ln42_5_reg_3509;
wire   [0:0] and_ln42_36_fu_1847_p2;
reg   [0:0] and_ln42_36_reg_3514;
wire   [0:0] icmp_ln42_22_fu_1879_p2;
reg   [0:0] icmp_ln42_22_reg_3519;
wire   [0:0] and_ln42_39_fu_1945_p2;
reg   [0:0] and_ln42_39_reg_3524;
wire   [0:0] and_ln42_40_fu_1951_p2;
reg   [0:0] and_ln42_40_reg_3530;
wire   [0:0] tmp_2762_fu_2028_p3;
reg   [0:0] tmp_2762_reg_3535;
wire   [12:0] add_ln42_6_fu_2096_p2;
reg   [12:0] add_ln42_6_reg_3540;
wire   [0:0] and_ln42_43_fu_2116_p2;
reg   [0:0] and_ln42_43_reg_3545;
wire   [0:0] icmp_ln42_26_fu_2148_p2;
reg   [0:0] icmp_ln42_26_reg_3550;
wire   [0:0] and_ln42_46_fu_2214_p2;
reg   [0:0] and_ln42_46_reg_3555;
wire   [0:0] and_ln42_47_fu_2220_p2;
reg   [0:0] and_ln42_47_reg_3561;
wire   [0:0] tmp_2768_fu_2231_p3;
reg   [0:0] tmp_2768_reg_3566;
wire   [12:0] add_ln42_7_fu_2299_p2;
reg   [12:0] add_ln42_7_reg_3571;
wire   [0:0] and_ln42_50_fu_2319_p2;
reg   [0:0] and_ln42_50_reg_3576;
wire   [0:0] icmp_ln42_30_fu_2351_p2;
reg   [0:0] icmp_ln42_30_reg_3581;
wire   [0:0] and_ln42_53_fu_2417_p2;
reg   [0:0] and_ln42_53_reg_3586;
wire   [0:0] and_ln42_54_fu_2423_p2;
reg   [0:0] and_ln42_54_reg_3592;
wire   [12:0] add_ln58_10_fu_3157_p2;
reg   [12:0] add_ln58_10_reg_3597;
reg   [0:0] tmp_2782_reg_3603;
reg   [0:0] tmp_2783_reg_3610;
wire   [12:0] add_ln58_11_fu_3193_p2;
reg   [12:0] add_ln58_11_reg_3617;
reg   [0:0] tmp_2784_reg_3623;
reg   [0:0] tmp_2785_reg_3630;
wire  signed [12:0] mul_ln73_3_fu_292_p0;
wire  signed [25:0] sext_ln73_3_fu_1073_p1;
wire    ap_block_pp0_stage0;
wire  signed [12:0] mul_ln73_7_fu_293_p0;
wire  signed [25:0] sext_ln73_9_fu_2017_p1;
wire  signed [12:0] mul_ln73_5_fu_294_p0;
wire  signed [25:0] sext_ln73_6_fu_1545_p1;
wire  signed [12:0] mul_ln73_6_fu_295_p0;
wire  signed [12:0] mul_ln73_1_fu_296_p0;
wire  signed [25:0] sext_ln73_fu_601_p1;
wire  signed [12:0] mul_ln73_4_fu_297_p0;
wire  signed [12:0] mul_ln73_2_fu_298_p0;
wire  signed [12:0] mul_ln73_fu_299_p0;
wire   [12:0] a_fu_541_p27;
wire   [12:0] a_fu_541_p29;
wire   [25:0] mul_ln73_fu_299_p2;
wire   [7:0] trunc_ln42_fu_646_p1;
wire   [0:0] tmp_2727_fu_630_p3;
wire   [0:0] icmp_ln42_fu_650_p2;
wire   [0:0] or_ln42_fu_664_p2;
wire   [0:0] tmp_2728_fu_638_p3;
wire   [0:0] and_ln42_fu_670_p2;
wire   [12:0] trunc_ln_fu_620_p4;
wire   [12:0] zext_ln42_fu_676_p1;
wire   [0:0] tmp_2730_fu_686_p3;
wire   [0:0] tmp_2729_fu_656_p3;
wire   [0:0] xor_ln42_fu_694_p2;
wire   [2:0] tmp_8_fu_706_p4;
wire   [3:0] tmp_s_fu_722_p4;
wire   [0:0] icmp_ln42_3_fu_738_p2;
wire   [0:0] tmp_2731_fu_752_p3;
wire   [0:0] icmp_ln42_1_fu_716_p2;
wire   [0:0] xor_ln42_32_fu_760_p2;
wire   [0:0] and_ln42_2_fu_766_p2;
wire   [0:0] select_ln42_fu_744_p3;
wire   [0:0] xor_ln42_1_fu_780_p2;
wire   [0:0] or_ln42_1_fu_786_p2;
wire   [0:0] xor_ln42_2_fu_792_p2;
wire   [0:0] select_ln42_1_fu_772_p3;
wire   [25:0] mul_ln73_1_fu_296_p2;
wire   [7:0] trunc_ln42_8_fu_849_p1;
wire   [0:0] tmp_2733_fu_833_p3;
wire   [0:0] icmp_ln42_4_fu_853_p2;
wire   [0:0] or_ln42_3_fu_867_p2;
wire   [0:0] tmp_2734_fu_841_p3;
wire   [0:0] and_ln42_7_fu_873_p2;
wire   [12:0] trunc_ln42_1_fu_823_p4;
wire   [12:0] zext_ln42_1_fu_879_p1;
wire   [0:0] tmp_2736_fu_889_p3;
wire   [0:0] tmp_2735_fu_859_p3;
wire   [0:0] xor_ln42_4_fu_897_p2;
wire   [2:0] tmp_1025_fu_909_p4;
wire   [3:0] tmp_1026_fu_925_p4;
wire   [0:0] icmp_ln42_7_fu_941_p2;
wire   [0:0] tmp_2737_fu_955_p3;
wire   [0:0] icmp_ln42_5_fu_919_p2;
wire   [0:0] xor_ln42_33_fu_963_p2;
wire   [0:0] and_ln42_9_fu_969_p2;
wire   [0:0] select_ln42_4_fu_947_p3;
wire   [0:0] xor_ln42_5_fu_983_p2;
wire   [0:0] or_ln42_4_fu_989_p2;
wire   [0:0] xor_ln42_6_fu_995_p2;
wire   [0:0] select_ln42_5_fu_975_p3;
wire   [12:0] a_1_fu_1013_p27;
wire   [12:0] a_1_fu_1013_p29;
wire   [25:0] mul_ln73_2_fu_298_p2;
wire   [7:0] trunc_ln42_9_fu_1118_p1;
wire   [0:0] tmp_2739_fu_1102_p3;
wire   [0:0] icmp_ln42_8_fu_1122_p2;
wire   [0:0] or_ln42_6_fu_1136_p2;
wire   [0:0] tmp_2740_fu_1110_p3;
wire   [0:0] and_ln42_14_fu_1142_p2;
wire   [12:0] trunc_ln42_2_fu_1092_p4;
wire   [12:0] zext_ln42_2_fu_1148_p1;
wire   [0:0] tmp_2742_fu_1158_p3;
wire   [0:0] tmp_2741_fu_1128_p3;
wire   [0:0] xor_ln42_8_fu_1166_p2;
wire   [2:0] tmp_1027_fu_1178_p4;
wire   [3:0] tmp_1028_fu_1194_p4;
wire   [0:0] icmp_ln42_11_fu_1210_p2;
wire   [0:0] tmp_2743_fu_1224_p3;
wire   [0:0] icmp_ln42_9_fu_1188_p2;
wire   [0:0] xor_ln42_34_fu_1232_p2;
wire   [0:0] and_ln42_16_fu_1238_p2;
wire   [0:0] select_ln42_8_fu_1216_p3;
wire   [0:0] xor_ln42_9_fu_1252_p2;
wire   [0:0] or_ln42_7_fu_1258_p2;
wire   [0:0] xor_ln42_10_fu_1264_p2;
wire   [0:0] select_ln42_9_fu_1244_p3;
wire   [25:0] mul_ln73_3_fu_292_p2;
wire   [7:0] trunc_ln42_10_fu_1321_p1;
wire   [0:0] tmp_2745_fu_1305_p3;
wire   [0:0] icmp_ln42_12_fu_1325_p2;
wire   [0:0] or_ln42_9_fu_1339_p2;
wire   [0:0] tmp_2746_fu_1313_p3;
wire   [0:0] and_ln42_21_fu_1345_p2;
wire   [12:0] trunc_ln42_3_fu_1295_p4;
wire   [12:0] zext_ln42_3_fu_1351_p1;
wire   [0:0] tmp_2748_fu_1361_p3;
wire   [0:0] tmp_2747_fu_1331_p3;
wire   [0:0] xor_ln42_12_fu_1369_p2;
wire   [2:0] tmp_1029_fu_1381_p4;
wire   [3:0] tmp_1030_fu_1397_p4;
wire   [0:0] icmp_ln42_15_fu_1413_p2;
wire   [0:0] tmp_2749_fu_1427_p3;
wire   [0:0] icmp_ln42_13_fu_1391_p2;
wire   [0:0] xor_ln42_35_fu_1435_p2;
wire   [0:0] and_ln42_23_fu_1441_p2;
wire   [0:0] select_ln42_12_fu_1419_p3;
wire   [0:0] xor_ln42_13_fu_1455_p2;
wire   [0:0] or_ln42_10_fu_1461_p2;
wire   [0:0] xor_ln42_14_fu_1467_p2;
wire   [0:0] select_ln42_13_fu_1447_p3;
wire   [12:0] a_2_fu_1485_p27;
wire   [12:0] a_2_fu_1485_p29;
wire   [25:0] mul_ln73_4_fu_297_p2;
wire   [7:0] trunc_ln42_11_fu_1590_p1;
wire   [0:0] tmp_2751_fu_1574_p3;
wire   [0:0] icmp_ln42_16_fu_1594_p2;
wire   [0:0] or_ln42_12_fu_1608_p2;
wire   [0:0] tmp_2752_fu_1582_p3;
wire   [0:0] and_ln42_28_fu_1614_p2;
wire   [12:0] trunc_ln42_4_fu_1564_p4;
wire   [12:0] zext_ln42_4_fu_1620_p1;
wire   [0:0] tmp_2754_fu_1630_p3;
wire   [0:0] tmp_2753_fu_1600_p3;
wire   [0:0] xor_ln42_16_fu_1638_p2;
wire   [2:0] tmp_1031_fu_1650_p4;
wire   [3:0] tmp_1032_fu_1666_p4;
wire   [0:0] icmp_ln42_19_fu_1682_p2;
wire   [0:0] tmp_2755_fu_1696_p3;
wire   [0:0] icmp_ln42_17_fu_1660_p2;
wire   [0:0] xor_ln42_36_fu_1704_p2;
wire   [0:0] and_ln42_30_fu_1710_p2;
wire   [0:0] select_ln42_16_fu_1688_p3;
wire   [0:0] xor_ln42_17_fu_1724_p2;
wire   [0:0] or_ln42_13_fu_1730_p2;
wire   [0:0] xor_ln42_18_fu_1736_p2;
wire   [0:0] select_ln42_17_fu_1716_p3;
wire   [25:0] mul_ln73_5_fu_294_p2;
wire   [7:0] trunc_ln42_12_fu_1793_p1;
wire   [0:0] tmp_2757_fu_1777_p3;
wire   [0:0] icmp_ln42_20_fu_1797_p2;
wire   [0:0] or_ln42_15_fu_1811_p2;
wire   [0:0] tmp_2758_fu_1785_p3;
wire   [0:0] and_ln42_35_fu_1817_p2;
wire   [12:0] trunc_ln42_5_fu_1767_p4;
wire   [12:0] zext_ln42_5_fu_1823_p1;
wire   [0:0] tmp_2760_fu_1833_p3;
wire   [0:0] tmp_2759_fu_1803_p3;
wire   [0:0] xor_ln42_20_fu_1841_p2;
wire   [2:0] tmp_1033_fu_1853_p4;
wire   [3:0] tmp_1034_fu_1869_p4;
wire   [0:0] icmp_ln42_23_fu_1885_p2;
wire   [0:0] tmp_2761_fu_1899_p3;
wire   [0:0] icmp_ln42_21_fu_1863_p2;
wire   [0:0] xor_ln42_37_fu_1907_p2;
wire   [0:0] and_ln42_37_fu_1913_p2;
wire   [0:0] select_ln42_20_fu_1891_p3;
wire   [0:0] xor_ln42_21_fu_1927_p2;
wire   [0:0] or_ln42_16_fu_1933_p2;
wire   [0:0] xor_ln42_22_fu_1939_p2;
wire   [0:0] select_ln42_21_fu_1919_p3;
wire   [12:0] a_3_fu_1957_p27;
wire   [12:0] a_3_fu_1957_p29;
wire   [25:0] mul_ln73_6_fu_295_p2;
wire   [7:0] trunc_ln42_13_fu_2062_p1;
wire   [0:0] tmp_2763_fu_2046_p3;
wire   [0:0] icmp_ln42_24_fu_2066_p2;
wire   [0:0] or_ln42_18_fu_2080_p2;
wire   [0:0] tmp_2764_fu_2054_p3;
wire   [0:0] and_ln42_42_fu_2086_p2;
wire   [12:0] trunc_ln42_6_fu_2036_p4;
wire   [12:0] zext_ln42_6_fu_2092_p1;
wire   [0:0] tmp_2766_fu_2102_p3;
wire   [0:0] tmp_2765_fu_2072_p3;
wire   [0:0] xor_ln42_24_fu_2110_p2;
wire   [2:0] tmp_1035_fu_2122_p4;
wire   [3:0] tmp_1036_fu_2138_p4;
wire   [0:0] icmp_ln42_27_fu_2154_p2;
wire   [0:0] tmp_2767_fu_2168_p3;
wire   [0:0] icmp_ln42_25_fu_2132_p2;
wire   [0:0] xor_ln42_38_fu_2176_p2;
wire   [0:0] and_ln42_44_fu_2182_p2;
wire   [0:0] select_ln42_24_fu_2160_p3;
wire   [0:0] xor_ln42_25_fu_2196_p2;
wire   [0:0] or_ln42_19_fu_2202_p2;
wire   [0:0] xor_ln42_26_fu_2208_p2;
wire   [0:0] select_ln42_25_fu_2188_p3;
wire   [25:0] mul_ln73_7_fu_293_p2;
wire   [7:0] trunc_ln42_14_fu_2265_p1;
wire   [0:0] tmp_2769_fu_2249_p3;
wire   [0:0] icmp_ln42_28_fu_2269_p2;
wire   [0:0] or_ln42_21_fu_2283_p2;
wire   [0:0] tmp_2770_fu_2257_p3;
wire   [0:0] and_ln42_49_fu_2289_p2;
wire   [12:0] trunc_ln42_7_fu_2239_p4;
wire   [12:0] zext_ln42_7_fu_2295_p1;
wire   [0:0] tmp_2772_fu_2305_p3;
wire   [0:0] tmp_2771_fu_2275_p3;
wire   [0:0] xor_ln42_28_fu_2313_p2;
wire   [2:0] tmp_1037_fu_2325_p4;
wire   [3:0] tmp_1038_fu_2341_p4;
wire   [0:0] icmp_ln42_31_fu_2357_p2;
wire   [0:0] tmp_2773_fu_2371_p3;
wire   [0:0] icmp_ln42_29_fu_2335_p2;
wire   [0:0] xor_ln42_39_fu_2379_p2;
wire   [0:0] and_ln42_51_fu_2385_p2;
wire   [0:0] select_ln42_28_fu_2363_p3;
wire   [0:0] xor_ln42_29_fu_2399_p2;
wire   [0:0] or_ln42_22_fu_2405_p2;
wire   [0:0] xor_ln42_30_fu_2411_p2;
wire   [0:0] select_ln42_29_fu_2391_p3;
wire   [0:0] and_ln42_3_fu_2429_p2;
wire   [0:0] or_ln42_24_fu_2433_p2;
wire   [0:0] xor_ln42_3_fu_2438_p2;
wire   [0:0] and_ln42_6_fu_2444_p2;
wire   [0:0] or_ln42_2_fu_2456_p2;
wire   [12:0] select_ln42_2_fu_2449_p3;
wire   [0:0] and_ln42_10_fu_2468_p2;
wire   [0:0] or_ln42_25_fu_2472_p2;
wire   [0:0] xor_ln42_7_fu_2477_p2;
wire   [0:0] and_ln42_13_fu_2483_p2;
wire   [0:0] or_ln42_5_fu_2495_p2;
wire   [12:0] select_ln42_6_fu_2488_p3;
wire   [0:0] and_ln42_17_fu_2507_p2;
wire   [0:0] or_ln42_26_fu_2511_p2;
wire   [0:0] xor_ln42_11_fu_2516_p2;
wire   [0:0] and_ln42_20_fu_2522_p2;
wire   [0:0] or_ln42_8_fu_2534_p2;
wire   [12:0] select_ln42_10_fu_2527_p3;
wire   [0:0] and_ln42_24_fu_2546_p2;
wire   [0:0] or_ln42_27_fu_2550_p2;
wire   [0:0] xor_ln42_15_fu_2555_p2;
wire   [0:0] and_ln42_27_fu_2561_p2;
wire   [0:0] or_ln42_11_fu_2573_p2;
wire   [12:0] select_ln42_14_fu_2566_p3;
wire   [0:0] and_ln42_31_fu_2585_p2;
wire   [0:0] or_ln42_28_fu_2589_p2;
wire   [0:0] xor_ln42_19_fu_2594_p2;
wire   [0:0] and_ln42_34_fu_2600_p2;
wire   [0:0] or_ln42_14_fu_2612_p2;
wire   [12:0] select_ln42_18_fu_2605_p3;
wire   [0:0] and_ln42_38_fu_2624_p2;
wire   [0:0] or_ln42_29_fu_2628_p2;
wire   [0:0] xor_ln42_23_fu_2633_p2;
wire   [0:0] and_ln42_41_fu_2639_p2;
wire   [0:0] or_ln42_17_fu_2651_p2;
wire   [12:0] select_ln42_22_fu_2644_p3;
wire   [0:0] and_ln42_45_fu_2663_p2;
wire   [0:0] or_ln42_30_fu_2667_p2;
wire   [0:0] xor_ln42_27_fu_2672_p2;
wire   [0:0] and_ln42_48_fu_2678_p2;
wire   [0:0] or_ln42_20_fu_2690_p2;
wire   [12:0] select_ln42_26_fu_2683_p3;
wire   [0:0] and_ln42_52_fu_2702_p2;
wire   [0:0] or_ln42_31_fu_2706_p2;
wire   [0:0] xor_ln42_31_fu_2711_p2;
wire   [0:0] and_ln42_55_fu_2717_p2;
wire   [0:0] or_ln42_23_fu_2729_p2;
wire   [12:0] select_ln42_30_fu_2722_p3;
wire  signed [12:0] select_ln42_3_fu_2461_p3;
wire  signed [12:0] select_ln42_11_fu_2539_p3;
wire  signed [13:0] sext_ln58_1_fu_2745_p1;
wire  signed [13:0] sext_ln58_fu_2741_p1;
wire   [13:0] add_ln58_fu_2755_p2;
wire   [12:0] add_ln58_6_fu_2749_p2;
wire   [0:0] tmp_2774_fu_2761_p3;
wire   [0:0] tmp_2775_fu_2769_p3;
wire   [0:0] xor_ln58_fu_2777_p2;
wire   [0:0] xor_ln58_1_fu_2789_p2;
wire   [0:0] xor_ln58_2_fu_2801_p2;
wire   [0:0] and_ln58_fu_2783_p2;
wire   [0:0] xor_ln58_3_fu_2807_p2;
wire   [0:0] and_ln58_1_fu_2795_p2;
wire   [0:0] or_ln58_fu_2813_p2;
wire   [12:0] select_ln58_fu_2819_p3;
wire   [12:0] select_ln58_1_fu_2827_p3;
wire  signed [12:0] select_ln42_7_fu_2500_p3;
wire  signed [12:0] select_ln42_15_fu_2578_p3;
wire  signed [13:0] sext_ln58_3_fu_2847_p1;
wire  signed [13:0] sext_ln58_2_fu_2843_p1;
wire   [13:0] add_ln58_1_fu_2857_p2;
wire   [12:0] add_ln58_7_fu_2851_p2;
wire   [0:0] tmp_2776_fu_2863_p3;
wire   [0:0] tmp_2777_fu_2871_p3;
wire   [0:0] xor_ln58_4_fu_2879_p2;
wire   [0:0] xor_ln58_5_fu_2891_p2;
wire   [0:0] xor_ln58_6_fu_2903_p2;
wire   [0:0] and_ln58_2_fu_2885_p2;
wire   [0:0] xor_ln58_7_fu_2909_p2;
wire   [0:0] and_ln58_3_fu_2897_p2;
wire   [0:0] or_ln58_1_fu_2915_p2;
wire   [12:0] select_ln58_3_fu_2921_p3;
wire   [12:0] select_ln58_4_fu_2929_p3;
wire  signed [12:0] select_ln58_2_fu_2835_p3;
wire  signed [12:0] select_ln42_19_fu_2617_p3;
wire  signed [13:0] sext_ln58_5_fu_2949_p1;
wire  signed [13:0] sext_ln58_4_fu_2945_p1;
wire   [13:0] add_ln58_2_fu_2959_p2;
wire   [12:0] add_ln58_8_fu_2953_p2;
wire   [0:0] tmp_2778_fu_2965_p3;
wire   [0:0] tmp_2779_fu_2973_p3;
wire   [0:0] xor_ln58_8_fu_2981_p2;
wire   [0:0] xor_ln58_9_fu_2993_p2;
wire   [0:0] xor_ln58_10_fu_3005_p2;
wire   [0:0] and_ln58_4_fu_2987_p2;
wire   [0:0] xor_ln58_11_fu_3011_p2;
wire   [0:0] and_ln58_5_fu_2999_p2;
wire   [0:0] or_ln58_2_fu_3017_p2;
wire   [12:0] select_ln58_6_fu_3023_p3;
wire   [12:0] select_ln58_7_fu_3031_p3;
wire  signed [12:0] select_ln58_5_fu_2937_p3;
wire  signed [12:0] select_ln42_23_fu_2656_p3;
wire  signed [13:0] sext_ln58_7_fu_3051_p1;
wire  signed [13:0] sext_ln58_6_fu_3047_p1;
wire   [13:0] add_ln58_3_fu_3061_p2;
wire   [12:0] add_ln58_9_fu_3055_p2;
wire   [0:0] tmp_2780_fu_3067_p3;
wire   [0:0] tmp_2781_fu_3075_p3;
wire   [0:0] xor_ln58_12_fu_3083_p2;
wire   [0:0] xor_ln58_13_fu_3095_p2;
wire   [0:0] xor_ln58_14_fu_3107_p2;
wire   [0:0] and_ln58_6_fu_3089_p2;
wire   [0:0] xor_ln58_15_fu_3113_p2;
wire   [0:0] and_ln58_7_fu_3101_p2;
wire   [0:0] or_ln58_3_fu_3119_p2;
wire   [12:0] select_ln58_9_fu_3125_p3;
wire   [12:0] select_ln58_10_fu_3133_p3;
wire  signed [12:0] select_ln58_8_fu_3039_p3;
wire  signed [12:0] select_ln42_27_fu_2695_p3;
wire  signed [13:0] sext_ln58_9_fu_3153_p1;
wire  signed [13:0] sext_ln58_8_fu_3149_p1;
wire   [13:0] add_ln58_4_fu_3163_p2;
wire  signed [12:0] select_ln58_11_fu_3141_p3;
wire  signed [12:0] select_ln42_31_fu_2734_p3;
wire  signed [13:0] sext_ln58_11_fu_3189_p1;
wire  signed [13:0] sext_ln58_10_fu_3185_p1;
wire   [13:0] add_ln58_5_fu_3199_p2;
wire   [0:0] xor_ln58_16_fu_3221_p2;
wire   [0:0] xor_ln58_17_fu_3231_p2;
wire   [0:0] xor_ln58_18_fu_3241_p2;
wire   [0:0] and_ln58_8_fu_3226_p2;
wire   [0:0] xor_ln58_19_fu_3245_p2;
wire   [0:0] and_ln58_9_fu_3236_p2;
wire   [0:0] or_ln58_4_fu_3251_p2;
wire   [12:0] select_ln58_12_fu_3257_p3;
wire   [12:0] select_ln58_13_fu_3264_p3;
wire   [0:0] xor_ln58_20_fu_3279_p2;
wire   [0:0] xor_ln58_21_fu_3289_p2;
wire   [0:0] xor_ln58_22_fu_3299_p2;
wire   [0:0] and_ln58_10_fu_3284_p2;
wire   [0:0] xor_ln58_23_fu_3303_p2;
wire   [0:0] and_ln58_11_fu_3294_p2;
wire   [0:0] or_ln58_5_fu_3309_p2;
wire   [12:0] select_ln58_15_fu_3315_p3;
wire   [12:0] select_ln58_16_fu_3322_p3;
wire   [12:0] select_ln58_14_fu_3271_p3;
wire   [12:0] select_ln58_17_fu_3329_p3;
reg    ap_ce_reg;
reg   [12:0] data_16_val_int_reg;
reg   [12:0] data_17_val_int_reg;
reg   [12:0] data_18_val_int_reg;
reg   [12:0] data_19_val_int_reg;
reg   [12:0] data_20_val_int_reg;
reg   [12:0] data_21_val_int_reg;
reg   [12:0] data_22_val_int_reg;
reg   [12:0] data_23_val_int_reg;
reg   [12:0] data_24_val_int_reg;
reg   [12:0] data_25_val_int_reg;
reg   [12:0] data_26_val_int_reg;
reg   [12:0] data_27_val_int_reg;
reg   [12:0] data_28_val_int_reg;
reg   [12:0] data_29_val_int_reg;
reg   [12:0] data_30_val_int_reg;
reg   [12:0] data_31_val_int_reg;
reg  signed [12:0] weights_8_val_int_reg;
reg  signed [12:0] weights_9_val_int_reg;
reg  signed [12:0] weights_10_val_int_reg;
reg  signed [12:0] weights_11_val_int_reg;
reg  signed [12:0] weights_12_val_int_reg;
reg  signed [12:0] weights_13_val_int_reg;
reg  signed [12:0] weights_14_val_int_reg;
reg  signed [12:0] weights_15_val_int_reg;
reg   [4:0] idx_int_reg;
reg   [12:0] ap_return_0_int_reg;
reg   [12:0] ap_return_1_int_reg;
wire  signed [4:0] a_fu_541_p1;
wire  signed [4:0] a_fu_541_p3;
wire  signed [4:0] a_fu_541_p5;
wire  signed [4:0] a_fu_541_p7;
wire  signed [4:0] a_fu_541_p9;
wire  signed [4:0] a_fu_541_p11;
wire  signed [4:0] a_fu_541_p13;
wire  signed [4:0] a_fu_541_p15;
wire  signed [4:0] a_fu_541_p17;
wire  signed [4:0] a_fu_541_p19;
wire  signed [4:0] a_fu_541_p21;
wire  signed [4:0] a_fu_541_p23;
wire  signed [4:0] a_fu_541_p25;
wire  signed [4:0] a_1_fu_1013_p1;
wire  signed [4:0] a_1_fu_1013_p3;
wire  signed [4:0] a_1_fu_1013_p5;
wire  signed [4:0] a_1_fu_1013_p7;
wire  signed [4:0] a_1_fu_1013_p9;
wire  signed [4:0] a_1_fu_1013_p11;
wire  signed [4:0] a_1_fu_1013_p13;
wire  signed [4:0] a_1_fu_1013_p15;
wire  signed [4:0] a_1_fu_1013_p17;
wire  signed [4:0] a_1_fu_1013_p19;
wire  signed [4:0] a_1_fu_1013_p21;
wire  signed [4:0] a_1_fu_1013_p23;
wire  signed [4:0] a_1_fu_1013_p25;
wire  signed [4:0] a_2_fu_1485_p1;
wire  signed [4:0] a_2_fu_1485_p3;
wire  signed [4:0] a_2_fu_1485_p5;
wire  signed [4:0] a_2_fu_1485_p7;
wire  signed [4:0] a_2_fu_1485_p9;
wire  signed [4:0] a_2_fu_1485_p11;
wire  signed [4:0] a_2_fu_1485_p13;
wire  signed [4:0] a_2_fu_1485_p15;
wire  signed [4:0] a_2_fu_1485_p17;
wire  signed [4:0] a_2_fu_1485_p19;
wire  signed [4:0] a_2_fu_1485_p21;
wire  signed [4:0] a_2_fu_1485_p23;
wire  signed [4:0] a_2_fu_1485_p25;
wire  signed [4:0] a_3_fu_1957_p1;
wire  signed [4:0] a_3_fu_1957_p3;
wire  signed [4:0] a_3_fu_1957_p5;
wire  signed [4:0] a_3_fu_1957_p7;
wire  signed [4:0] a_3_fu_1957_p9;
wire  signed [4:0] a_3_fu_1957_p11;
wire  signed [4:0] a_3_fu_1957_p13;
wire  signed [4:0] a_3_fu_1957_p15;
wire  signed [4:0] a_3_fu_1957_p17;
wire  signed [4:0] a_3_fu_1957_p19;
wire  signed [4:0] a_3_fu_1957_p21;
wire  signed [4:0] a_3_fu_1957_p23;
wire  signed [4:0] a_3_fu_1957_p25;

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U629(
    .din0(mul_ln73_3_fu_292_p0),
    .din1(weights_11_val_int_reg),
    .dout(mul_ln73_3_fu_292_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U630(
    .din0(mul_ln73_7_fu_293_p0),
    .din1(weights_15_val_int_reg),
    .dout(mul_ln73_7_fu_293_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U631(
    .din0(mul_ln73_5_fu_294_p0),
    .din1(weights_13_val_int_reg),
    .dout(mul_ln73_5_fu_294_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U632(
    .din0(mul_ln73_6_fu_295_p0),
    .din1(weights_14_val_int_reg),
    .dout(mul_ln73_6_fu_295_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U633(
    .din0(mul_ln73_1_fu_296_p0),
    .din1(weights_9_val_int_reg),
    .dout(mul_ln73_1_fu_296_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U634(
    .din0(mul_ln73_4_fu_297_p0),
    .din1(weights_12_val_int_reg),
    .dout(mul_ln73_4_fu_297_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U635(
    .din0(mul_ln73_2_fu_298_p0),
    .din1(weights_10_val_int_reg),
    .dout(mul_ln73_2_fu_298_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U636(
    .din0(mul_ln73_fu_299_p0),
    .din1(weights_8_val_int_reg),
    .dout(mul_ln73_fu_299_p2)
);

myproject_sparsemux_27_5_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h10 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h11 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h12 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h13 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h14 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h15 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h16 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h17 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h18 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h19 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'h1A ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'h1B ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'h1C ),
    .din12_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_27_5_13_1_0_U637(
    .din0(data_16_val_int_reg),
    .din1(data_17_val_int_reg),
    .din2(data_18_val_int_reg),
    .din3(data_19_val_int_reg),
    .din4(data_20_val_int_reg),
    .din5(data_21_val_int_reg),
    .din6(data_22_val_int_reg),
    .din7(data_23_val_int_reg),
    .din8(data_24_val_int_reg),
    .din9(data_25_val_int_reg),
    .din10(data_26_val_int_reg),
    .din11(data_27_val_int_reg),
    .din12(data_28_val_int_reg),
    .def(a_fu_541_p27),
    .sel(idx_int_reg),
    .dout(a_fu_541_p29)
);

myproject_sparsemux_27_5_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h10 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h11 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h12 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h13 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h14 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h15 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h16 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h17 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h18 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h19 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'h1A ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'h1B ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'h1C ),
    .din12_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_27_5_13_1_0_U638(
    .din0(data_17_val_int_reg),
    .din1(data_18_val_int_reg),
    .din2(data_19_val_int_reg),
    .din3(data_20_val_int_reg),
    .din4(data_21_val_int_reg),
    .din5(data_22_val_int_reg),
    .din6(data_23_val_int_reg),
    .din7(data_24_val_int_reg),
    .din8(data_25_val_int_reg),
    .din9(data_26_val_int_reg),
    .din10(data_27_val_int_reg),
    .din11(data_28_val_int_reg),
    .din12(data_29_val_int_reg),
    .def(a_1_fu_1013_p27),
    .sel(idx_int_reg),
    .dout(a_1_fu_1013_p29)
);

myproject_sparsemux_27_5_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h10 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h11 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h12 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h13 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h14 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h15 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h16 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h17 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h18 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h19 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'h1A ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'h1B ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'h1C ),
    .din12_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_27_5_13_1_0_U639(
    .din0(data_18_val_int_reg),
    .din1(data_19_val_int_reg),
    .din2(data_20_val_int_reg),
    .din3(data_21_val_int_reg),
    .din4(data_22_val_int_reg),
    .din5(data_23_val_int_reg),
    .din6(data_24_val_int_reg),
    .din7(data_25_val_int_reg),
    .din8(data_26_val_int_reg),
    .din9(data_27_val_int_reg),
    .din10(data_28_val_int_reg),
    .din11(data_29_val_int_reg),
    .din12(data_30_val_int_reg),
    .def(a_2_fu_1485_p27),
    .sel(idx_int_reg),
    .dout(a_2_fu_1485_p29)
);

myproject_sparsemux_27_5_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h10 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h11 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h12 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h13 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h14 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h15 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h16 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h17 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h18 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h19 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'h1A ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'h1B ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'h1C ),
    .din12_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_27_5_13_1_0_U640(
    .din0(data_19_val_int_reg),
    .din1(data_20_val_int_reg),
    .din2(data_21_val_int_reg),
    .din3(data_22_val_int_reg),
    .din4(data_23_val_int_reg),
    .din5(data_24_val_int_reg),
    .din6(data_25_val_int_reg),
    .din7(data_26_val_int_reg),
    .din8(data_27_val_int_reg),
    .din9(data_28_val_int_reg),
    .din10(data_29_val_int_reg),
    .din11(data_30_val_int_reg),
    .din12(data_31_val_int_reg),
    .def(a_3_fu_1957_p27),
    .sel(idx_int_reg),
    .dout(a_3_fu_1957_p29)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln42_1_reg_3385 <= add_ln42_1_fu_883_p2;
        add_ln42_2_reg_3416 <= add_ln42_2_fu_1152_p2;
        add_ln42_3_reg_3447 <= add_ln42_3_fu_1355_p2;
        add_ln42_4_reg_3478 <= add_ln42_4_fu_1624_p2;
        add_ln42_5_reg_3509 <= add_ln42_5_fu_1827_p2;
        add_ln42_6_reg_3540 <= add_ln42_6_fu_2096_p2;
        add_ln42_7_reg_3571 <= add_ln42_7_fu_2299_p2;
        add_ln42_reg_3354 <= add_ln42_fu_680_p2;
        add_ln58_10_reg_3597 <= add_ln58_10_fu_3157_p2;
        add_ln58_11_reg_3617 <= add_ln58_11_fu_3193_p2;
        and_ln42_11_reg_3400 <= and_ln42_11_fu_1001_p2;
        and_ln42_12_reg_3406 <= and_ln42_12_fu_1007_p2;
        and_ln42_15_reg_3421 <= and_ln42_15_fu_1172_p2;
        and_ln42_18_reg_3431 <= and_ln42_18_fu_1270_p2;
        and_ln42_19_reg_3437 <= and_ln42_19_fu_1276_p2;
        and_ln42_1_reg_3359 <= and_ln42_1_fu_700_p2;
        and_ln42_22_reg_3452 <= and_ln42_22_fu_1375_p2;
        and_ln42_25_reg_3462 <= and_ln42_25_fu_1473_p2;
        and_ln42_26_reg_3468 <= and_ln42_26_fu_1479_p2;
        and_ln42_29_reg_3483 <= and_ln42_29_fu_1644_p2;
        and_ln42_32_reg_3493 <= and_ln42_32_fu_1742_p2;
        and_ln42_33_reg_3499 <= and_ln42_33_fu_1748_p2;
        and_ln42_36_reg_3514 <= and_ln42_36_fu_1847_p2;
        and_ln42_39_reg_3524 <= and_ln42_39_fu_1945_p2;
        and_ln42_40_reg_3530 <= and_ln42_40_fu_1951_p2;
        and_ln42_43_reg_3545 <= and_ln42_43_fu_2116_p2;
        and_ln42_46_reg_3555 <= and_ln42_46_fu_2214_p2;
        and_ln42_47_reg_3561 <= and_ln42_47_fu_2220_p2;
        and_ln42_4_reg_3369 <= and_ln42_4_fu_798_p2;
        and_ln42_50_reg_3576 <= and_ln42_50_fu_2319_p2;
        and_ln42_53_reg_3586 <= and_ln42_53_fu_2417_p2;
        and_ln42_54_reg_3592 <= and_ln42_54_fu_2423_p2;
        and_ln42_5_reg_3375 <= and_ln42_5_fu_804_p2;
        and_ln42_8_reg_3390 <= and_ln42_8_fu_903_p2;
        icmp_ln42_10_reg_3426 <= icmp_ln42_10_fu_1204_p2;
        icmp_ln42_14_reg_3457 <= icmp_ln42_14_fu_1407_p2;
        icmp_ln42_18_reg_3488 <= icmp_ln42_18_fu_1676_p2;
        icmp_ln42_22_reg_3519 <= icmp_ln42_22_fu_1879_p2;
        icmp_ln42_26_reg_3550 <= icmp_ln42_26_fu_2148_p2;
        icmp_ln42_2_reg_3364 <= icmp_ln42_2_fu_732_p2;
        icmp_ln42_30_reg_3581 <= icmp_ln42_30_fu_2351_p2;
        icmp_ln42_6_reg_3395 <= icmp_ln42_6_fu_935_p2;
        tmp_2732_reg_3380 <= mul_ln73_1_fu_296_p2[32'd25];
        tmp_2738_reg_3411 <= mul_ln73_2_fu_298_p2[32'd25];
        tmp_2744_reg_3442 <= mul_ln73_3_fu_292_p2[32'd25];
        tmp_2750_reg_3473 <= mul_ln73_4_fu_297_p2[32'd25];
        tmp_2756_reg_3504 <= mul_ln73_5_fu_294_p2[32'd25];
        tmp_2762_reg_3535 <= mul_ln73_6_fu_295_p2[32'd25];
        tmp_2768_reg_3566 <= mul_ln73_7_fu_293_p2[32'd25];
        tmp_2782_reg_3603 <= add_ln58_4_fu_3163_p2[32'd13];
        tmp_2783_reg_3610 <= add_ln58_10_fu_3157_p2[32'd12];
        tmp_2784_reg_3623 <= add_ln58_5_fu_3199_p2[32'd13];
        tmp_2785_reg_3630 <= add_ln58_11_fu_3193_p2[32'd12];
        tmp_reg_3349 <= mul_ln73_fu_299_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= select_ln58_14_fu_3271_p3;
        ap_return_1_int_reg <= select_ln58_17_fu_3329_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        data_16_val_int_reg <= data_16_val;
        data_17_val_int_reg <= data_17_val;
        data_18_val_int_reg <= data_18_val;
        data_19_val_int_reg <= data_19_val;
        data_20_val_int_reg <= data_20_val;
        data_21_val_int_reg <= data_21_val;
        data_22_val_int_reg <= data_22_val;
        data_23_val_int_reg <= data_23_val;
        data_24_val_int_reg <= data_24_val;
        data_25_val_int_reg <= data_25_val;
        data_26_val_int_reg <= data_26_val;
        data_27_val_int_reg <= data_27_val;
        data_28_val_int_reg <= data_28_val;
        data_29_val_int_reg <= data_29_val;
        data_30_val_int_reg <= data_30_val;
        data_31_val_int_reg <= data_31_val;
        idx_int_reg <= idx;
        weights_10_val_int_reg <= weights_10_val;
        weights_11_val_int_reg <= weights_11_val;
        weights_12_val_int_reg <= weights_12_val;
        weights_13_val_int_reg <= weights_13_val;
        weights_14_val_int_reg <= weights_14_val;
        weights_15_val_int_reg <= weights_15_val;
        weights_8_val_int_reg <= weights_8_val;
        weights_9_val_int_reg <= weights_9_val;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = select_ln58_14_fu_3271_p3;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = select_ln58_17_fu_3329_p3;
    end else begin
        ap_return_1 = 'bx;
    end
end

assign a_1_fu_1013_p27 = 'bx;

assign a_2_fu_1485_p27 = 'bx;

assign a_3_fu_1957_p27 = 'bx;

assign a_fu_541_p27 = 'bx;

assign add_ln42_1_fu_883_p2 = (trunc_ln42_1_fu_823_p4 + zext_ln42_1_fu_879_p1);

assign add_ln42_2_fu_1152_p2 = (trunc_ln42_2_fu_1092_p4 + zext_ln42_2_fu_1148_p1);

assign add_ln42_3_fu_1355_p2 = (trunc_ln42_3_fu_1295_p4 + zext_ln42_3_fu_1351_p1);

assign add_ln42_4_fu_1624_p2 = (trunc_ln42_4_fu_1564_p4 + zext_ln42_4_fu_1620_p1);

assign add_ln42_5_fu_1827_p2 = (trunc_ln42_5_fu_1767_p4 + zext_ln42_5_fu_1823_p1);

assign add_ln42_6_fu_2096_p2 = (trunc_ln42_6_fu_2036_p4 + zext_ln42_6_fu_2092_p1);

assign add_ln42_7_fu_2299_p2 = (trunc_ln42_7_fu_2239_p4 + zext_ln42_7_fu_2295_p1);

assign add_ln42_fu_680_p2 = (trunc_ln_fu_620_p4 + zext_ln42_fu_676_p1);

assign add_ln58_10_fu_3157_p2 = ($signed(select_ln42_27_fu_2695_p3) + $signed(select_ln58_8_fu_3039_p3));

assign add_ln58_11_fu_3193_p2 = ($signed(select_ln42_31_fu_2734_p3) + $signed(select_ln58_11_fu_3141_p3));

assign add_ln58_1_fu_2857_p2 = ($signed(sext_ln58_3_fu_2847_p1) + $signed(sext_ln58_2_fu_2843_p1));

assign add_ln58_2_fu_2959_p2 = ($signed(sext_ln58_5_fu_2949_p1) + $signed(sext_ln58_4_fu_2945_p1));

assign add_ln58_3_fu_3061_p2 = ($signed(sext_ln58_7_fu_3051_p1) + $signed(sext_ln58_6_fu_3047_p1));

assign add_ln58_4_fu_3163_p2 = ($signed(sext_ln58_9_fu_3153_p1) + $signed(sext_ln58_8_fu_3149_p1));

assign add_ln58_5_fu_3199_p2 = ($signed(sext_ln58_11_fu_3189_p1) + $signed(sext_ln58_10_fu_3185_p1));

assign add_ln58_6_fu_2749_p2 = ($signed(select_ln42_11_fu_2539_p3) + $signed(select_ln42_3_fu_2461_p3));

assign add_ln58_7_fu_2851_p2 = ($signed(select_ln42_15_fu_2578_p3) + $signed(select_ln42_7_fu_2500_p3));

assign add_ln58_8_fu_2953_p2 = ($signed(select_ln42_19_fu_2617_p3) + $signed(select_ln58_2_fu_2835_p3));

assign add_ln58_9_fu_3055_p2 = ($signed(select_ln42_23_fu_2656_p3) + $signed(select_ln58_5_fu_2937_p3));

assign add_ln58_fu_2755_p2 = ($signed(sext_ln58_1_fu_2745_p1) + $signed(sext_ln58_fu_2741_p1));

assign and_ln42_10_fu_2468_p2 = (icmp_ln42_6_reg_3395 & and_ln42_8_reg_3390);

assign and_ln42_11_fu_1001_p2 = (xor_ln42_6_fu_995_p2 & or_ln42_4_fu_989_p2);

assign and_ln42_12_fu_1007_p2 = (tmp_2736_fu_889_p3 & select_ln42_5_fu_975_p3);

assign and_ln42_13_fu_2483_p2 = (xor_ln42_7_fu_2477_p2 & tmp_2732_reg_3380);

assign and_ln42_14_fu_1142_p2 = (tmp_2740_fu_1110_p3 & or_ln42_6_fu_1136_p2);

assign and_ln42_15_fu_1172_p2 = (xor_ln42_8_fu_1166_p2 & tmp_2741_fu_1128_p3);

assign and_ln42_16_fu_1238_p2 = (xor_ln42_34_fu_1232_p2 & icmp_ln42_9_fu_1188_p2);

assign and_ln42_17_fu_2507_p2 = (icmp_ln42_10_reg_3426 & and_ln42_15_reg_3421);

assign and_ln42_18_fu_1270_p2 = (xor_ln42_10_fu_1264_p2 & or_ln42_7_fu_1258_p2);

assign and_ln42_19_fu_1276_p2 = (tmp_2742_fu_1158_p3 & select_ln42_9_fu_1244_p3);

assign and_ln42_1_fu_700_p2 = (xor_ln42_fu_694_p2 & tmp_2729_fu_656_p3);

assign and_ln42_20_fu_2522_p2 = (xor_ln42_11_fu_2516_p2 & tmp_2738_reg_3411);

assign and_ln42_21_fu_1345_p2 = (tmp_2746_fu_1313_p3 & or_ln42_9_fu_1339_p2);

assign and_ln42_22_fu_1375_p2 = (xor_ln42_12_fu_1369_p2 & tmp_2747_fu_1331_p3);

assign and_ln42_23_fu_1441_p2 = (xor_ln42_35_fu_1435_p2 & icmp_ln42_13_fu_1391_p2);

assign and_ln42_24_fu_2546_p2 = (icmp_ln42_14_reg_3457 & and_ln42_22_reg_3452);

assign and_ln42_25_fu_1473_p2 = (xor_ln42_14_fu_1467_p2 & or_ln42_10_fu_1461_p2);

assign and_ln42_26_fu_1479_p2 = (tmp_2748_fu_1361_p3 & select_ln42_13_fu_1447_p3);

assign and_ln42_27_fu_2561_p2 = (xor_ln42_15_fu_2555_p2 & tmp_2744_reg_3442);

assign and_ln42_28_fu_1614_p2 = (tmp_2752_fu_1582_p3 & or_ln42_12_fu_1608_p2);

assign and_ln42_29_fu_1644_p2 = (xor_ln42_16_fu_1638_p2 & tmp_2753_fu_1600_p3);

assign and_ln42_2_fu_766_p2 = (xor_ln42_32_fu_760_p2 & icmp_ln42_1_fu_716_p2);

assign and_ln42_30_fu_1710_p2 = (xor_ln42_36_fu_1704_p2 & icmp_ln42_17_fu_1660_p2);

assign and_ln42_31_fu_2585_p2 = (icmp_ln42_18_reg_3488 & and_ln42_29_reg_3483);

assign and_ln42_32_fu_1742_p2 = (xor_ln42_18_fu_1736_p2 & or_ln42_13_fu_1730_p2);

assign and_ln42_33_fu_1748_p2 = (tmp_2754_fu_1630_p3 & select_ln42_17_fu_1716_p3);

assign and_ln42_34_fu_2600_p2 = (xor_ln42_19_fu_2594_p2 & tmp_2750_reg_3473);

assign and_ln42_35_fu_1817_p2 = (tmp_2758_fu_1785_p3 & or_ln42_15_fu_1811_p2);

assign and_ln42_36_fu_1847_p2 = (xor_ln42_20_fu_1841_p2 & tmp_2759_fu_1803_p3);

assign and_ln42_37_fu_1913_p2 = (xor_ln42_37_fu_1907_p2 & icmp_ln42_21_fu_1863_p2);

assign and_ln42_38_fu_2624_p2 = (icmp_ln42_22_reg_3519 & and_ln42_36_reg_3514);

assign and_ln42_39_fu_1945_p2 = (xor_ln42_22_fu_1939_p2 & or_ln42_16_fu_1933_p2);

assign and_ln42_3_fu_2429_p2 = (icmp_ln42_2_reg_3364 & and_ln42_1_reg_3359);

assign and_ln42_40_fu_1951_p2 = (tmp_2760_fu_1833_p3 & select_ln42_21_fu_1919_p3);

assign and_ln42_41_fu_2639_p2 = (xor_ln42_23_fu_2633_p2 & tmp_2756_reg_3504);

assign and_ln42_42_fu_2086_p2 = (tmp_2764_fu_2054_p3 & or_ln42_18_fu_2080_p2);

assign and_ln42_43_fu_2116_p2 = (xor_ln42_24_fu_2110_p2 & tmp_2765_fu_2072_p3);

assign and_ln42_44_fu_2182_p2 = (xor_ln42_38_fu_2176_p2 & icmp_ln42_25_fu_2132_p2);

assign and_ln42_45_fu_2663_p2 = (icmp_ln42_26_reg_3550 & and_ln42_43_reg_3545);

assign and_ln42_46_fu_2214_p2 = (xor_ln42_26_fu_2208_p2 & or_ln42_19_fu_2202_p2);

assign and_ln42_47_fu_2220_p2 = (tmp_2766_fu_2102_p3 & select_ln42_25_fu_2188_p3);

assign and_ln42_48_fu_2678_p2 = (xor_ln42_27_fu_2672_p2 & tmp_2762_reg_3535);

assign and_ln42_49_fu_2289_p2 = (tmp_2770_fu_2257_p3 & or_ln42_21_fu_2283_p2);

assign and_ln42_4_fu_798_p2 = (xor_ln42_2_fu_792_p2 & or_ln42_1_fu_786_p2);

assign and_ln42_50_fu_2319_p2 = (xor_ln42_28_fu_2313_p2 & tmp_2771_fu_2275_p3);

assign and_ln42_51_fu_2385_p2 = (xor_ln42_39_fu_2379_p2 & icmp_ln42_29_fu_2335_p2);

assign and_ln42_52_fu_2702_p2 = (icmp_ln42_30_reg_3581 & and_ln42_50_reg_3576);

assign and_ln42_53_fu_2417_p2 = (xor_ln42_30_fu_2411_p2 & or_ln42_22_fu_2405_p2);

assign and_ln42_54_fu_2423_p2 = (tmp_2772_fu_2305_p3 & select_ln42_29_fu_2391_p3);

assign and_ln42_55_fu_2717_p2 = (xor_ln42_31_fu_2711_p2 & tmp_2768_reg_3566);

assign and_ln42_5_fu_804_p2 = (tmp_2730_fu_686_p3 & select_ln42_1_fu_772_p3);

assign and_ln42_6_fu_2444_p2 = (xor_ln42_3_fu_2438_p2 & tmp_reg_3349);

assign and_ln42_7_fu_873_p2 = (tmp_2734_fu_841_p3 & or_ln42_3_fu_867_p2);

assign and_ln42_8_fu_903_p2 = (xor_ln42_4_fu_897_p2 & tmp_2735_fu_859_p3);

assign and_ln42_9_fu_969_p2 = (xor_ln42_33_fu_963_p2 & icmp_ln42_5_fu_919_p2);

assign and_ln42_fu_670_p2 = (tmp_2728_fu_638_p3 & or_ln42_fu_664_p2);

assign and_ln58_10_fu_3284_p2 = (xor_ln58_20_fu_3279_p2 & tmp_2785_reg_3630);

assign and_ln58_11_fu_3294_p2 = (xor_ln58_21_fu_3289_p2 & tmp_2784_reg_3623);

assign and_ln58_1_fu_2795_p2 = (xor_ln58_1_fu_2789_p2 & tmp_2774_fu_2761_p3);

assign and_ln58_2_fu_2885_p2 = (xor_ln58_4_fu_2879_p2 & tmp_2777_fu_2871_p3);

assign and_ln58_3_fu_2897_p2 = (xor_ln58_5_fu_2891_p2 & tmp_2776_fu_2863_p3);

assign and_ln58_4_fu_2987_p2 = (xor_ln58_8_fu_2981_p2 & tmp_2779_fu_2973_p3);

assign and_ln58_5_fu_2999_p2 = (xor_ln58_9_fu_2993_p2 & tmp_2778_fu_2965_p3);

assign and_ln58_6_fu_3089_p2 = (xor_ln58_12_fu_3083_p2 & tmp_2781_fu_3075_p3);

assign and_ln58_7_fu_3101_p2 = (xor_ln58_13_fu_3095_p2 & tmp_2780_fu_3067_p3);

assign and_ln58_8_fu_3226_p2 = (xor_ln58_16_fu_3221_p2 & tmp_2783_reg_3610);

assign and_ln58_9_fu_3236_p2 = (xor_ln58_17_fu_3231_p2 & tmp_2782_reg_3603);

assign and_ln58_fu_2783_p2 = (xor_ln58_fu_2777_p2 & tmp_2775_fu_2769_p3);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign icmp_ln42_10_fu_1204_p2 = ((tmp_1028_fu_1194_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_11_fu_1210_p2 = ((tmp_1028_fu_1194_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_12_fu_1325_p2 = ((trunc_ln42_10_fu_1321_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_13_fu_1391_p2 = ((tmp_1029_fu_1381_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_14_fu_1407_p2 = ((tmp_1030_fu_1397_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_15_fu_1413_p2 = ((tmp_1030_fu_1397_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_16_fu_1594_p2 = ((trunc_ln42_11_fu_1590_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_17_fu_1660_p2 = ((tmp_1031_fu_1650_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_18_fu_1676_p2 = ((tmp_1032_fu_1666_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_19_fu_1682_p2 = ((tmp_1032_fu_1666_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_1_fu_716_p2 = ((tmp_8_fu_706_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_20_fu_1797_p2 = ((trunc_ln42_12_fu_1793_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_21_fu_1863_p2 = ((tmp_1033_fu_1853_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_22_fu_1879_p2 = ((tmp_1034_fu_1869_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_23_fu_1885_p2 = ((tmp_1034_fu_1869_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_24_fu_2066_p2 = ((trunc_ln42_13_fu_2062_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_25_fu_2132_p2 = ((tmp_1035_fu_2122_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_26_fu_2148_p2 = ((tmp_1036_fu_2138_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_27_fu_2154_p2 = ((tmp_1036_fu_2138_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_28_fu_2269_p2 = ((trunc_ln42_14_fu_2265_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_29_fu_2335_p2 = ((tmp_1037_fu_2325_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_2_fu_732_p2 = ((tmp_s_fu_722_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_30_fu_2351_p2 = ((tmp_1038_fu_2341_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_31_fu_2357_p2 = ((tmp_1038_fu_2341_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_3_fu_738_p2 = ((tmp_s_fu_722_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_4_fu_853_p2 = ((trunc_ln42_8_fu_849_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_5_fu_919_p2 = ((tmp_1025_fu_909_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_6_fu_935_p2 = ((tmp_1026_fu_925_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_7_fu_941_p2 = ((tmp_1026_fu_925_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_8_fu_1122_p2 = ((trunc_ln42_9_fu_1118_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_9_fu_1188_p2 = ((tmp_1027_fu_1178_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_650_p2 = ((trunc_ln42_fu_646_p1 != 8'd0) ? 1'b1 : 1'b0);

assign mul_ln73_1_fu_296_p0 = sext_ln73_fu_601_p1;

assign mul_ln73_2_fu_298_p0 = sext_ln73_3_fu_1073_p1;

assign mul_ln73_3_fu_292_p0 = sext_ln73_3_fu_1073_p1;

assign mul_ln73_4_fu_297_p0 = sext_ln73_6_fu_1545_p1;

assign mul_ln73_5_fu_294_p0 = sext_ln73_6_fu_1545_p1;

assign mul_ln73_6_fu_295_p0 = sext_ln73_9_fu_2017_p1;

assign mul_ln73_7_fu_293_p0 = sext_ln73_9_fu_2017_p1;

assign mul_ln73_fu_299_p0 = sext_ln73_fu_601_p1;

assign or_ln42_10_fu_1461_p2 = (xor_ln42_13_fu_1455_p2 | tmp_2748_fu_1361_p3);

assign or_ln42_11_fu_2573_p2 = (and_ln42_27_fu_2561_p2 | and_ln42_25_reg_3462);

assign or_ln42_12_fu_1608_p2 = (tmp_2751_fu_1574_p3 | icmp_ln42_16_fu_1594_p2);

assign or_ln42_13_fu_1730_p2 = (xor_ln42_17_fu_1724_p2 | tmp_2754_fu_1630_p3);

assign or_ln42_14_fu_2612_p2 = (and_ln42_34_fu_2600_p2 | and_ln42_32_reg_3493);

assign or_ln42_15_fu_1811_p2 = (tmp_2757_fu_1777_p3 | icmp_ln42_20_fu_1797_p2);

assign or_ln42_16_fu_1933_p2 = (xor_ln42_21_fu_1927_p2 | tmp_2760_fu_1833_p3);

assign or_ln42_17_fu_2651_p2 = (and_ln42_41_fu_2639_p2 | and_ln42_39_reg_3524);

assign or_ln42_18_fu_2080_p2 = (tmp_2763_fu_2046_p3 | icmp_ln42_24_fu_2066_p2);

assign or_ln42_19_fu_2202_p2 = (xor_ln42_25_fu_2196_p2 | tmp_2766_fu_2102_p3);

assign or_ln42_1_fu_786_p2 = (xor_ln42_1_fu_780_p2 | tmp_2730_fu_686_p3);

assign or_ln42_20_fu_2690_p2 = (and_ln42_48_fu_2678_p2 | and_ln42_46_reg_3555);

assign or_ln42_21_fu_2283_p2 = (tmp_2769_fu_2249_p3 | icmp_ln42_28_fu_2269_p2);

assign or_ln42_22_fu_2405_p2 = (xor_ln42_29_fu_2399_p2 | tmp_2772_fu_2305_p3);

assign or_ln42_23_fu_2729_p2 = (and_ln42_55_fu_2717_p2 | and_ln42_53_reg_3586);

assign or_ln42_24_fu_2433_p2 = (and_ln42_5_reg_3375 | and_ln42_3_fu_2429_p2);

assign or_ln42_25_fu_2472_p2 = (and_ln42_12_reg_3406 | and_ln42_10_fu_2468_p2);

assign or_ln42_26_fu_2511_p2 = (and_ln42_19_reg_3437 | and_ln42_17_fu_2507_p2);

assign or_ln42_27_fu_2550_p2 = (and_ln42_26_reg_3468 | and_ln42_24_fu_2546_p2);

assign or_ln42_28_fu_2589_p2 = (and_ln42_33_reg_3499 | and_ln42_31_fu_2585_p2);

assign or_ln42_29_fu_2628_p2 = (and_ln42_40_reg_3530 | and_ln42_38_fu_2624_p2);

assign or_ln42_2_fu_2456_p2 = (and_ln42_6_fu_2444_p2 | and_ln42_4_reg_3369);

assign or_ln42_30_fu_2667_p2 = (and_ln42_47_reg_3561 | and_ln42_45_fu_2663_p2);

assign or_ln42_31_fu_2706_p2 = (and_ln42_54_reg_3592 | and_ln42_52_fu_2702_p2);

assign or_ln42_3_fu_867_p2 = (tmp_2733_fu_833_p3 | icmp_ln42_4_fu_853_p2);

assign or_ln42_4_fu_989_p2 = (xor_ln42_5_fu_983_p2 | tmp_2736_fu_889_p3);

assign or_ln42_5_fu_2495_p2 = (and_ln42_13_fu_2483_p2 | and_ln42_11_reg_3400);

assign or_ln42_6_fu_1136_p2 = (tmp_2739_fu_1102_p3 | icmp_ln42_8_fu_1122_p2);

assign or_ln42_7_fu_1258_p2 = (xor_ln42_9_fu_1252_p2 | tmp_2742_fu_1158_p3);

assign or_ln42_8_fu_2534_p2 = (and_ln42_20_fu_2522_p2 | and_ln42_18_reg_3431);

assign or_ln42_9_fu_1339_p2 = (tmp_2745_fu_1305_p3 | icmp_ln42_12_fu_1325_p2);

assign or_ln42_fu_664_p2 = (tmp_2727_fu_630_p3 | icmp_ln42_fu_650_p2);

assign or_ln58_1_fu_2915_p2 = (xor_ln58_7_fu_2909_p2 | and_ln58_2_fu_2885_p2);

assign or_ln58_2_fu_3017_p2 = (xor_ln58_11_fu_3011_p2 | and_ln58_4_fu_2987_p2);

assign or_ln58_3_fu_3119_p2 = (xor_ln58_15_fu_3113_p2 | and_ln58_6_fu_3089_p2);

assign or_ln58_4_fu_3251_p2 = (xor_ln58_19_fu_3245_p2 | and_ln58_8_fu_3226_p2);

assign or_ln58_5_fu_3309_p2 = (xor_ln58_23_fu_3303_p2 | and_ln58_10_fu_3284_p2);

assign or_ln58_fu_2813_p2 = (xor_ln58_3_fu_2807_p2 | and_ln58_fu_2783_p2);

assign select_ln42_10_fu_2527_p3 = ((and_ln42_18_reg_3431[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_11_fu_2539_p3 = ((or_ln42_8_fu_2534_p2[0:0] == 1'b1) ? select_ln42_10_fu_2527_p3 : add_ln42_2_reg_3416);

assign select_ln42_12_fu_1419_p3 = ((and_ln42_22_fu_1375_p2[0:0] == 1'b1) ? icmp_ln42_14_fu_1407_p2 : icmp_ln42_15_fu_1413_p2);

assign select_ln42_13_fu_1447_p3 = ((and_ln42_22_fu_1375_p2[0:0] == 1'b1) ? and_ln42_23_fu_1441_p2 : icmp_ln42_14_fu_1407_p2);

assign select_ln42_14_fu_2566_p3 = ((and_ln42_25_reg_3462[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_15_fu_2578_p3 = ((or_ln42_11_fu_2573_p2[0:0] == 1'b1) ? select_ln42_14_fu_2566_p3 : add_ln42_3_reg_3447);

assign select_ln42_16_fu_1688_p3 = ((and_ln42_29_fu_1644_p2[0:0] == 1'b1) ? icmp_ln42_18_fu_1676_p2 : icmp_ln42_19_fu_1682_p2);

assign select_ln42_17_fu_1716_p3 = ((and_ln42_29_fu_1644_p2[0:0] == 1'b1) ? and_ln42_30_fu_1710_p2 : icmp_ln42_18_fu_1676_p2);

assign select_ln42_18_fu_2605_p3 = ((and_ln42_32_reg_3493[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_19_fu_2617_p3 = ((or_ln42_14_fu_2612_p2[0:0] == 1'b1) ? select_ln42_18_fu_2605_p3 : add_ln42_4_reg_3478);

assign select_ln42_1_fu_772_p3 = ((and_ln42_1_fu_700_p2[0:0] == 1'b1) ? and_ln42_2_fu_766_p2 : icmp_ln42_2_fu_732_p2);

assign select_ln42_20_fu_1891_p3 = ((and_ln42_36_fu_1847_p2[0:0] == 1'b1) ? icmp_ln42_22_fu_1879_p2 : icmp_ln42_23_fu_1885_p2);

assign select_ln42_21_fu_1919_p3 = ((and_ln42_36_fu_1847_p2[0:0] == 1'b1) ? and_ln42_37_fu_1913_p2 : icmp_ln42_22_fu_1879_p2);

assign select_ln42_22_fu_2644_p3 = ((and_ln42_39_reg_3524[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_23_fu_2656_p3 = ((or_ln42_17_fu_2651_p2[0:0] == 1'b1) ? select_ln42_22_fu_2644_p3 : add_ln42_5_reg_3509);

assign select_ln42_24_fu_2160_p3 = ((and_ln42_43_fu_2116_p2[0:0] == 1'b1) ? icmp_ln42_26_fu_2148_p2 : icmp_ln42_27_fu_2154_p2);

assign select_ln42_25_fu_2188_p3 = ((and_ln42_43_fu_2116_p2[0:0] == 1'b1) ? and_ln42_44_fu_2182_p2 : icmp_ln42_26_fu_2148_p2);

assign select_ln42_26_fu_2683_p3 = ((and_ln42_46_reg_3555[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_27_fu_2695_p3 = ((or_ln42_20_fu_2690_p2[0:0] == 1'b1) ? select_ln42_26_fu_2683_p3 : add_ln42_6_reg_3540);

assign select_ln42_28_fu_2363_p3 = ((and_ln42_50_fu_2319_p2[0:0] == 1'b1) ? icmp_ln42_30_fu_2351_p2 : icmp_ln42_31_fu_2357_p2);

assign select_ln42_29_fu_2391_p3 = ((and_ln42_50_fu_2319_p2[0:0] == 1'b1) ? and_ln42_51_fu_2385_p2 : icmp_ln42_30_fu_2351_p2);

assign select_ln42_2_fu_2449_p3 = ((and_ln42_4_reg_3369[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_30_fu_2722_p3 = ((and_ln42_53_reg_3586[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_31_fu_2734_p3 = ((or_ln42_23_fu_2729_p2[0:0] == 1'b1) ? select_ln42_30_fu_2722_p3 : add_ln42_7_reg_3571);

assign select_ln42_3_fu_2461_p3 = ((or_ln42_2_fu_2456_p2[0:0] == 1'b1) ? select_ln42_2_fu_2449_p3 : add_ln42_reg_3354);

assign select_ln42_4_fu_947_p3 = ((and_ln42_8_fu_903_p2[0:0] == 1'b1) ? icmp_ln42_6_fu_935_p2 : icmp_ln42_7_fu_941_p2);

assign select_ln42_5_fu_975_p3 = ((and_ln42_8_fu_903_p2[0:0] == 1'b1) ? and_ln42_9_fu_969_p2 : icmp_ln42_6_fu_935_p2);

assign select_ln42_6_fu_2488_p3 = ((and_ln42_11_reg_3400[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_7_fu_2500_p3 = ((or_ln42_5_fu_2495_p2[0:0] == 1'b1) ? select_ln42_6_fu_2488_p3 : add_ln42_1_reg_3385);

assign select_ln42_8_fu_1216_p3 = ((and_ln42_15_fu_1172_p2[0:0] == 1'b1) ? icmp_ln42_10_fu_1204_p2 : icmp_ln42_11_fu_1210_p2);

assign select_ln42_9_fu_1244_p3 = ((and_ln42_15_fu_1172_p2[0:0] == 1'b1) ? and_ln42_16_fu_1238_p2 : icmp_ln42_10_fu_1204_p2);

assign select_ln42_fu_744_p3 = ((and_ln42_1_fu_700_p2[0:0] == 1'b1) ? icmp_ln42_2_fu_732_p2 : icmp_ln42_3_fu_738_p2);

assign select_ln58_10_fu_3133_p3 = ((and_ln58_7_fu_3101_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_9_fu_3055_p2);

assign select_ln58_11_fu_3141_p3 = ((or_ln58_3_fu_3119_p2[0:0] == 1'b1) ? select_ln58_9_fu_3125_p3 : select_ln58_10_fu_3133_p3);

assign select_ln58_12_fu_3257_p3 = ((xor_ln58_18_fu_3241_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_10_reg_3597);

assign select_ln58_13_fu_3264_p3 = ((and_ln58_9_fu_3236_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_10_reg_3597);

assign select_ln58_14_fu_3271_p3 = ((or_ln58_4_fu_3251_p2[0:0] == 1'b1) ? select_ln58_12_fu_3257_p3 : select_ln58_13_fu_3264_p3);

assign select_ln58_15_fu_3315_p3 = ((xor_ln58_22_fu_3299_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_11_reg_3617);

assign select_ln58_16_fu_3322_p3 = ((and_ln58_11_fu_3294_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_11_reg_3617);

assign select_ln58_17_fu_3329_p3 = ((or_ln58_5_fu_3309_p2[0:0] == 1'b1) ? select_ln58_15_fu_3315_p3 : select_ln58_16_fu_3322_p3);

assign select_ln58_1_fu_2827_p3 = ((and_ln58_1_fu_2795_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_6_fu_2749_p2);

assign select_ln58_2_fu_2835_p3 = ((or_ln58_fu_2813_p2[0:0] == 1'b1) ? select_ln58_fu_2819_p3 : select_ln58_1_fu_2827_p3);

assign select_ln58_3_fu_2921_p3 = ((xor_ln58_6_fu_2903_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_7_fu_2851_p2);

assign select_ln58_4_fu_2929_p3 = ((and_ln58_3_fu_2897_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_7_fu_2851_p2);

assign select_ln58_5_fu_2937_p3 = ((or_ln58_1_fu_2915_p2[0:0] == 1'b1) ? select_ln58_3_fu_2921_p3 : select_ln58_4_fu_2929_p3);

assign select_ln58_6_fu_3023_p3 = ((xor_ln58_10_fu_3005_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_8_fu_2953_p2);

assign select_ln58_7_fu_3031_p3 = ((and_ln58_5_fu_2999_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_8_fu_2953_p2);

assign select_ln58_8_fu_3039_p3 = ((or_ln58_2_fu_3017_p2[0:0] == 1'b1) ? select_ln58_6_fu_3023_p3 : select_ln58_7_fu_3031_p3);

assign select_ln58_9_fu_3125_p3 = ((xor_ln58_14_fu_3107_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_9_fu_3055_p2);

assign select_ln58_fu_2819_p3 = ((xor_ln58_2_fu_2801_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_6_fu_2749_p2);

assign sext_ln58_10_fu_3185_p1 = select_ln58_11_fu_3141_p3;

assign sext_ln58_11_fu_3189_p1 = select_ln42_31_fu_2734_p3;

assign sext_ln58_1_fu_2745_p1 = select_ln42_11_fu_2539_p3;

assign sext_ln58_2_fu_2843_p1 = select_ln42_7_fu_2500_p3;

assign sext_ln58_3_fu_2847_p1 = select_ln42_15_fu_2578_p3;

assign sext_ln58_4_fu_2945_p1 = select_ln58_2_fu_2835_p3;

assign sext_ln58_5_fu_2949_p1 = select_ln42_19_fu_2617_p3;

assign sext_ln58_6_fu_3047_p1 = select_ln58_5_fu_2937_p3;

assign sext_ln58_7_fu_3051_p1 = select_ln42_23_fu_2656_p3;

assign sext_ln58_8_fu_3149_p1 = select_ln58_8_fu_3039_p3;

assign sext_ln58_9_fu_3153_p1 = select_ln42_27_fu_2695_p3;

assign sext_ln58_fu_2741_p1 = select_ln42_3_fu_2461_p3;

assign sext_ln73_3_fu_1073_p1 = $signed(a_1_fu_1013_p29);

assign sext_ln73_6_fu_1545_p1 = $signed(a_2_fu_1485_p29);

assign sext_ln73_9_fu_2017_p1 = $signed(a_3_fu_1957_p29);

assign sext_ln73_fu_601_p1 = $signed(a_fu_541_p29);

assign tmp_1025_fu_909_p4 = {{mul_ln73_1_fu_296_p2[25:23]}};

assign tmp_1026_fu_925_p4 = {{mul_ln73_1_fu_296_p2[25:22]}};

assign tmp_1027_fu_1178_p4 = {{mul_ln73_2_fu_298_p2[25:23]}};

assign tmp_1028_fu_1194_p4 = {{mul_ln73_2_fu_298_p2[25:22]}};

assign tmp_1029_fu_1381_p4 = {{mul_ln73_3_fu_292_p2[25:23]}};

assign tmp_1030_fu_1397_p4 = {{mul_ln73_3_fu_292_p2[25:22]}};

assign tmp_1031_fu_1650_p4 = {{mul_ln73_4_fu_297_p2[25:23]}};

assign tmp_1032_fu_1666_p4 = {{mul_ln73_4_fu_297_p2[25:22]}};

assign tmp_1033_fu_1853_p4 = {{mul_ln73_5_fu_294_p2[25:23]}};

assign tmp_1034_fu_1869_p4 = {{mul_ln73_5_fu_294_p2[25:22]}};

assign tmp_1035_fu_2122_p4 = {{mul_ln73_6_fu_295_p2[25:23]}};

assign tmp_1036_fu_2138_p4 = {{mul_ln73_6_fu_295_p2[25:22]}};

assign tmp_1037_fu_2325_p4 = {{mul_ln73_7_fu_293_p2[25:23]}};

assign tmp_1038_fu_2341_p4 = {{mul_ln73_7_fu_293_p2[25:22]}};

assign tmp_2727_fu_630_p3 = mul_ln73_fu_299_p2[32'd9];

assign tmp_2728_fu_638_p3 = mul_ln73_fu_299_p2[32'd8];

assign tmp_2729_fu_656_p3 = mul_ln73_fu_299_p2[32'd21];

assign tmp_2730_fu_686_p3 = add_ln42_fu_680_p2[32'd12];

assign tmp_2731_fu_752_p3 = mul_ln73_fu_299_p2[32'd22];

assign tmp_2732_fu_815_p3 = mul_ln73_1_fu_296_p2[32'd25];

assign tmp_2733_fu_833_p3 = mul_ln73_1_fu_296_p2[32'd9];

assign tmp_2734_fu_841_p3 = mul_ln73_1_fu_296_p2[32'd8];

assign tmp_2735_fu_859_p3 = mul_ln73_1_fu_296_p2[32'd21];

assign tmp_2736_fu_889_p3 = add_ln42_1_fu_883_p2[32'd12];

assign tmp_2737_fu_955_p3 = mul_ln73_1_fu_296_p2[32'd22];

assign tmp_2738_fu_1084_p3 = mul_ln73_2_fu_298_p2[32'd25];

assign tmp_2739_fu_1102_p3 = mul_ln73_2_fu_298_p2[32'd9];

assign tmp_2740_fu_1110_p3 = mul_ln73_2_fu_298_p2[32'd8];

assign tmp_2741_fu_1128_p3 = mul_ln73_2_fu_298_p2[32'd21];

assign tmp_2742_fu_1158_p3 = add_ln42_2_fu_1152_p2[32'd12];

assign tmp_2743_fu_1224_p3 = mul_ln73_2_fu_298_p2[32'd22];

assign tmp_2744_fu_1287_p3 = mul_ln73_3_fu_292_p2[32'd25];

assign tmp_2745_fu_1305_p3 = mul_ln73_3_fu_292_p2[32'd9];

assign tmp_2746_fu_1313_p3 = mul_ln73_3_fu_292_p2[32'd8];

assign tmp_2747_fu_1331_p3 = mul_ln73_3_fu_292_p2[32'd21];

assign tmp_2748_fu_1361_p3 = add_ln42_3_fu_1355_p2[32'd12];

assign tmp_2749_fu_1427_p3 = mul_ln73_3_fu_292_p2[32'd22];

assign tmp_2750_fu_1556_p3 = mul_ln73_4_fu_297_p2[32'd25];

assign tmp_2751_fu_1574_p3 = mul_ln73_4_fu_297_p2[32'd9];

assign tmp_2752_fu_1582_p3 = mul_ln73_4_fu_297_p2[32'd8];

assign tmp_2753_fu_1600_p3 = mul_ln73_4_fu_297_p2[32'd21];

assign tmp_2754_fu_1630_p3 = add_ln42_4_fu_1624_p2[32'd12];

assign tmp_2755_fu_1696_p3 = mul_ln73_4_fu_297_p2[32'd22];

assign tmp_2756_fu_1759_p3 = mul_ln73_5_fu_294_p2[32'd25];

assign tmp_2757_fu_1777_p3 = mul_ln73_5_fu_294_p2[32'd9];

assign tmp_2758_fu_1785_p3 = mul_ln73_5_fu_294_p2[32'd8];

assign tmp_2759_fu_1803_p3 = mul_ln73_5_fu_294_p2[32'd21];

assign tmp_2760_fu_1833_p3 = add_ln42_5_fu_1827_p2[32'd12];

assign tmp_2761_fu_1899_p3 = mul_ln73_5_fu_294_p2[32'd22];

assign tmp_2762_fu_2028_p3 = mul_ln73_6_fu_295_p2[32'd25];

assign tmp_2763_fu_2046_p3 = mul_ln73_6_fu_295_p2[32'd9];

assign tmp_2764_fu_2054_p3 = mul_ln73_6_fu_295_p2[32'd8];

assign tmp_2765_fu_2072_p3 = mul_ln73_6_fu_295_p2[32'd21];

assign tmp_2766_fu_2102_p3 = add_ln42_6_fu_2096_p2[32'd12];

assign tmp_2767_fu_2168_p3 = mul_ln73_6_fu_295_p2[32'd22];

assign tmp_2768_fu_2231_p3 = mul_ln73_7_fu_293_p2[32'd25];

assign tmp_2769_fu_2249_p3 = mul_ln73_7_fu_293_p2[32'd9];

assign tmp_2770_fu_2257_p3 = mul_ln73_7_fu_293_p2[32'd8];

assign tmp_2771_fu_2275_p3 = mul_ln73_7_fu_293_p2[32'd21];

assign tmp_2772_fu_2305_p3 = add_ln42_7_fu_2299_p2[32'd12];

assign tmp_2773_fu_2371_p3 = mul_ln73_7_fu_293_p2[32'd22];

assign tmp_2774_fu_2761_p3 = add_ln58_fu_2755_p2[32'd13];

assign tmp_2775_fu_2769_p3 = add_ln58_6_fu_2749_p2[32'd12];

assign tmp_2776_fu_2863_p3 = add_ln58_1_fu_2857_p2[32'd13];

assign tmp_2777_fu_2871_p3 = add_ln58_7_fu_2851_p2[32'd12];

assign tmp_2778_fu_2965_p3 = add_ln58_2_fu_2959_p2[32'd13];

assign tmp_2779_fu_2973_p3 = add_ln58_8_fu_2953_p2[32'd12];

assign tmp_2780_fu_3067_p3 = add_ln58_3_fu_3061_p2[32'd13];

assign tmp_2781_fu_3075_p3 = add_ln58_9_fu_3055_p2[32'd12];

assign tmp_8_fu_706_p4 = {{mul_ln73_fu_299_p2[25:23]}};

assign tmp_fu_612_p3 = mul_ln73_fu_299_p2[32'd25];

assign tmp_s_fu_722_p4 = {{mul_ln73_fu_299_p2[25:22]}};

assign trunc_ln42_10_fu_1321_p1 = mul_ln73_3_fu_292_p2[7:0];

assign trunc_ln42_11_fu_1590_p1 = mul_ln73_4_fu_297_p2[7:0];

assign trunc_ln42_12_fu_1793_p1 = mul_ln73_5_fu_294_p2[7:0];

assign trunc_ln42_13_fu_2062_p1 = mul_ln73_6_fu_295_p2[7:0];

assign trunc_ln42_14_fu_2265_p1 = mul_ln73_7_fu_293_p2[7:0];

assign trunc_ln42_1_fu_823_p4 = {{mul_ln73_1_fu_296_p2[21:9]}};

assign trunc_ln42_2_fu_1092_p4 = {{mul_ln73_2_fu_298_p2[21:9]}};

assign trunc_ln42_3_fu_1295_p4 = {{mul_ln73_3_fu_292_p2[21:9]}};

assign trunc_ln42_4_fu_1564_p4 = {{mul_ln73_4_fu_297_p2[21:9]}};

assign trunc_ln42_5_fu_1767_p4 = {{mul_ln73_5_fu_294_p2[21:9]}};

assign trunc_ln42_6_fu_2036_p4 = {{mul_ln73_6_fu_295_p2[21:9]}};

assign trunc_ln42_7_fu_2239_p4 = {{mul_ln73_7_fu_293_p2[21:9]}};

assign trunc_ln42_8_fu_849_p1 = mul_ln73_1_fu_296_p2[7:0];

assign trunc_ln42_9_fu_1118_p1 = mul_ln73_2_fu_298_p2[7:0];

assign trunc_ln42_fu_646_p1 = mul_ln73_fu_299_p2[7:0];

assign trunc_ln_fu_620_p4 = {{mul_ln73_fu_299_p2[21:9]}};

assign xor_ln42_10_fu_1264_p2 = (tmp_2738_fu_1084_p3 ^ 1'd1);

assign xor_ln42_11_fu_2516_p2 = (or_ln42_26_fu_2511_p2 ^ 1'd1);

assign xor_ln42_12_fu_1369_p2 = (tmp_2748_fu_1361_p3 ^ 1'd1);

assign xor_ln42_13_fu_1455_p2 = (select_ln42_12_fu_1419_p3 ^ 1'd1);

assign xor_ln42_14_fu_1467_p2 = (tmp_2744_fu_1287_p3 ^ 1'd1);

assign xor_ln42_15_fu_2555_p2 = (or_ln42_27_fu_2550_p2 ^ 1'd1);

assign xor_ln42_16_fu_1638_p2 = (tmp_2754_fu_1630_p3 ^ 1'd1);

assign xor_ln42_17_fu_1724_p2 = (select_ln42_16_fu_1688_p3 ^ 1'd1);

assign xor_ln42_18_fu_1736_p2 = (tmp_2750_fu_1556_p3 ^ 1'd1);

assign xor_ln42_19_fu_2594_p2 = (or_ln42_28_fu_2589_p2 ^ 1'd1);

assign xor_ln42_1_fu_780_p2 = (select_ln42_fu_744_p3 ^ 1'd1);

assign xor_ln42_20_fu_1841_p2 = (tmp_2760_fu_1833_p3 ^ 1'd1);

assign xor_ln42_21_fu_1927_p2 = (select_ln42_20_fu_1891_p3 ^ 1'd1);

assign xor_ln42_22_fu_1939_p2 = (tmp_2756_fu_1759_p3 ^ 1'd1);

assign xor_ln42_23_fu_2633_p2 = (or_ln42_29_fu_2628_p2 ^ 1'd1);

assign xor_ln42_24_fu_2110_p2 = (tmp_2766_fu_2102_p3 ^ 1'd1);

assign xor_ln42_25_fu_2196_p2 = (select_ln42_24_fu_2160_p3 ^ 1'd1);

assign xor_ln42_26_fu_2208_p2 = (tmp_2762_fu_2028_p3 ^ 1'd1);

assign xor_ln42_27_fu_2672_p2 = (or_ln42_30_fu_2667_p2 ^ 1'd1);

assign xor_ln42_28_fu_2313_p2 = (tmp_2772_fu_2305_p3 ^ 1'd1);

assign xor_ln42_29_fu_2399_p2 = (select_ln42_28_fu_2363_p3 ^ 1'd1);

assign xor_ln42_2_fu_792_p2 = (tmp_fu_612_p3 ^ 1'd1);

assign xor_ln42_30_fu_2411_p2 = (tmp_2768_fu_2231_p3 ^ 1'd1);

assign xor_ln42_31_fu_2711_p2 = (or_ln42_31_fu_2706_p2 ^ 1'd1);

assign xor_ln42_32_fu_760_p2 = (tmp_2731_fu_752_p3 ^ 1'd1);

assign xor_ln42_33_fu_963_p2 = (tmp_2737_fu_955_p3 ^ 1'd1);

assign xor_ln42_34_fu_1232_p2 = (tmp_2743_fu_1224_p3 ^ 1'd1);

assign xor_ln42_35_fu_1435_p2 = (tmp_2749_fu_1427_p3 ^ 1'd1);

assign xor_ln42_36_fu_1704_p2 = (tmp_2755_fu_1696_p3 ^ 1'd1);

assign xor_ln42_37_fu_1907_p2 = (tmp_2761_fu_1899_p3 ^ 1'd1);

assign xor_ln42_38_fu_2176_p2 = (tmp_2767_fu_2168_p3 ^ 1'd1);

assign xor_ln42_39_fu_2379_p2 = (tmp_2773_fu_2371_p3 ^ 1'd1);

assign xor_ln42_3_fu_2438_p2 = (or_ln42_24_fu_2433_p2 ^ 1'd1);

assign xor_ln42_4_fu_897_p2 = (tmp_2736_fu_889_p3 ^ 1'd1);

assign xor_ln42_5_fu_983_p2 = (select_ln42_4_fu_947_p3 ^ 1'd1);

assign xor_ln42_6_fu_995_p2 = (tmp_2732_fu_815_p3 ^ 1'd1);

assign xor_ln42_7_fu_2477_p2 = (or_ln42_25_fu_2472_p2 ^ 1'd1);

assign xor_ln42_8_fu_1166_p2 = (tmp_2742_fu_1158_p3 ^ 1'd1);

assign xor_ln42_9_fu_1252_p2 = (select_ln42_8_fu_1216_p3 ^ 1'd1);

assign xor_ln42_fu_694_p2 = (tmp_2730_fu_686_p3 ^ 1'd1);

assign xor_ln58_10_fu_3005_p2 = (tmp_2779_fu_2973_p3 ^ tmp_2778_fu_2965_p3);

assign xor_ln58_11_fu_3011_p2 = (xor_ln58_10_fu_3005_p2 ^ 1'd1);

assign xor_ln58_12_fu_3083_p2 = (tmp_2780_fu_3067_p3 ^ 1'd1);

assign xor_ln58_13_fu_3095_p2 = (tmp_2781_fu_3075_p3 ^ 1'd1);

assign xor_ln58_14_fu_3107_p2 = (tmp_2781_fu_3075_p3 ^ tmp_2780_fu_3067_p3);

assign xor_ln58_15_fu_3113_p2 = (xor_ln58_14_fu_3107_p2 ^ 1'd1);

assign xor_ln58_16_fu_3221_p2 = (tmp_2782_reg_3603 ^ 1'd1);

assign xor_ln58_17_fu_3231_p2 = (tmp_2783_reg_3610 ^ 1'd1);

assign xor_ln58_18_fu_3241_p2 = (tmp_2783_reg_3610 ^ tmp_2782_reg_3603);

assign xor_ln58_19_fu_3245_p2 = (xor_ln58_18_fu_3241_p2 ^ 1'd1);

assign xor_ln58_1_fu_2789_p2 = (tmp_2775_fu_2769_p3 ^ 1'd1);

assign xor_ln58_20_fu_3279_p2 = (tmp_2784_reg_3623 ^ 1'd1);

assign xor_ln58_21_fu_3289_p2 = (tmp_2785_reg_3630 ^ 1'd1);

assign xor_ln58_22_fu_3299_p2 = (tmp_2785_reg_3630 ^ tmp_2784_reg_3623);

assign xor_ln58_23_fu_3303_p2 = (xor_ln58_22_fu_3299_p2 ^ 1'd1);

assign xor_ln58_2_fu_2801_p2 = (tmp_2775_fu_2769_p3 ^ tmp_2774_fu_2761_p3);

assign xor_ln58_3_fu_2807_p2 = (xor_ln58_2_fu_2801_p2 ^ 1'd1);

assign xor_ln58_4_fu_2879_p2 = (tmp_2776_fu_2863_p3 ^ 1'd1);

assign xor_ln58_5_fu_2891_p2 = (tmp_2777_fu_2871_p3 ^ 1'd1);

assign xor_ln58_6_fu_2903_p2 = (tmp_2777_fu_2871_p3 ^ tmp_2776_fu_2863_p3);

assign xor_ln58_7_fu_2909_p2 = (xor_ln58_6_fu_2903_p2 ^ 1'd1);

assign xor_ln58_8_fu_2981_p2 = (tmp_2778_fu_2965_p3 ^ 1'd1);

assign xor_ln58_9_fu_2993_p2 = (tmp_2779_fu_2973_p3 ^ 1'd1);

assign xor_ln58_fu_2777_p2 = (tmp_2774_fu_2761_p3 ^ 1'd1);

assign zext_ln42_1_fu_879_p1 = and_ln42_7_fu_873_p2;

assign zext_ln42_2_fu_1148_p1 = and_ln42_14_fu_1142_p2;

assign zext_ln42_3_fu_1351_p1 = and_ln42_21_fu_1345_p2;

assign zext_ln42_4_fu_1620_p1 = and_ln42_28_fu_1614_p2;

assign zext_ln42_5_fu_1823_p1 = and_ln42_35_fu_1817_p2;

assign zext_ln42_6_fu_2092_p1 = and_ln42_42_fu_2086_p2;

assign zext_ln42_7_fu_2295_p1 = and_ln42_49_fu_2289_p2;

assign zext_ln42_fu_676_p1 = and_ln42_fu_670_p2;

endmodule //myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1
