#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014a5ef8d2f0 .scope module, "three_to_eight_decoder_tb" "three_to_eight_decoder_tb" 2 4;
 .timescale -9 -9;
v0000014a5f031b60_0 .var "A0", 0 0;
v0000014a5f033000_0 .var "A1", 0 0;
v0000014a5f0333c0_0 .var "A2", 0 0;
v0000014a5f033460_0 .net "Y0", 0 0, v0000014a5f0318e0_0;  1 drivers
v0000014a5f032420_0 .net "Y1", 0 0, v0000014a5f032240_0;  1 drivers
v0000014a5f032c40_0 .net "Y2", 0 0, v0000014a5f033280_0;  1 drivers
v0000014a5f032560_0 .net "Y3", 0 0, v0000014a5f0330a0_0;  1 drivers
v0000014a5f033640_0 .net "Y4", 0 0, v0000014a5f031f20_0;  1 drivers
v0000014a5f031de0_0 .net "Y5", 0 0, v0000014a5f0324c0_0;  1 drivers
v0000014a5f032600_0 .net "Y6", 0 0, v0000014a5f033780_0;  1 drivers
v0000014a5f032ce0_0 .net "Y7", 0 0, v0000014a5f031e80_0;  1 drivers
v0000014a5f032d80_0 .var "enable", 0 0;
v0000014a5f032ec0_0 .var/i "i", 31 0;
S_0000014a5ef8d480 .scope module, "uut" "three_to_eight_decoder" 2 8, 3 8 0, S_0000014a5ef8d2f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "B2";
    .port_info 1 /INPUT 1 "B1";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 1 "P7";
    .port_info 5 /OUTPUT 1 "P6";
    .port_info 6 /OUTPUT 1 "P5";
    .port_info 7 /OUTPUT 1 "P4";
    .port_info 8 /OUTPUT 1 "P3";
    .port_info 9 /OUTPUT 1 "P2";
    .port_info 10 /OUTPUT 1 "P1";
    .port_info 11 /OUTPUT 1 "P0";
v0000014a5f032a60_0 .net "B0", 0 0, v0000014a5f031b60_0;  1 drivers
v0000014a5f032e20_0 .net "B1", 0 0, v0000014a5f033000_0;  1 drivers
v0000014a5f0326a0_0 .net "B2", 0 0, v0000014a5f0333c0_0;  1 drivers
v0000014a5f031ac0_0 .net "D0", 0 0, v0000014a5efceab0_0;  1 drivers
v0000014a5f0321a0_0 .net "D1", 0 0, v0000014a5efce150_0;  1 drivers
v0000014a5f032b00_0 .net "D2", 0 0, v0000014a5efcdd90_0;  1 drivers
v0000014a5f032060_0 .net "D3", 0 0, v0000014a5efce5b0_0;  1 drivers
v0000014a5f032380_0 .net "P0", 0 0, v0000014a5f0318e0_0;  alias, 1 drivers
v0000014a5f032740_0 .net "P1", 0 0, v0000014a5f032240_0;  alias, 1 drivers
v0000014a5f0336e0_0 .net "P2", 0 0, v0000014a5f033280_0;  alias, 1 drivers
v0000014a5f0331e0_0 .net "P3", 0 0, v0000014a5f0330a0_0;  alias, 1 drivers
v0000014a5f032880_0 .net "P4", 0 0, v0000014a5f031f20_0;  alias, 1 drivers
v0000014a5f031980_0 .net "P5", 0 0, v0000014a5f0324c0_0;  alias, 1 drivers
v0000014a5f031ca0_0 .net "P6", 0 0, v0000014a5f033780_0;  alias, 1 drivers
v0000014a5f0329c0_0 .net "P7", 0 0, v0000014a5f031e80_0;  alias, 1 drivers
v0000014a5f032ba0_0 .net "enable", 0 0, v0000014a5f032d80_0;  1 drivers
L_0000014a5f0348b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014a5f031a20_0 .net "zer_net", 0 0, L_0000014a5f0348b8;  1 drivers
S_0000014a5efd9d40 .scope module, "decode1" "two_to_four_decoder" 3 13, 3 19 0, S_0000014a5ef8d480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "Y3";
    .port_info 4 /OUTPUT 1 "Y2";
    .port_info 5 /OUTPUT 1 "Y1";
    .port_info 6 /OUTPUT 1 "Y0";
L_0000014a5f0344c0 .functor NOT 1, L_0000014a5f0348b8, C4<0>, C4<0>, C4<0>;
L_0000014a5f033ab0 .functor NOT 1, v0000014a5f0333c0_0, C4<0>, C4<0>, C4<0>;
L_0000014a5f033a40 .functor AND 1, L_0000014a5f0348b8, v0000014a5f0333c0_0, C4<1>, C4<1>;
L_0000014a5f034530 .functor AND 1, L_0000014a5f0348b8, L_0000014a5f033ab0, C4<1>, C4<1>;
L_0000014a5f033b90 .functor AND 1, L_0000014a5f0344c0, v0000014a5f0333c0_0, C4<1>, C4<1>;
L_0000014a5f034220 .functor AND 1, L_0000014a5f0344c0, L_0000014a5f033ab0, C4<1>, C4<1>;
v0000014a5efceb50_0 .net "A0", 0 0, v0000014a5f0333c0_0;  alias, 1 drivers
v0000014a5efce790_0 .net "A1", 0 0, L_0000014a5f0348b8;  alias, 1 drivers
v0000014a5efcebf0_0 .net "C0", 0 0, L_0000014a5f034220;  1 drivers
v0000014a5efce830_0 .net "C1", 0 0, L_0000014a5f033b90;  1 drivers
v0000014a5efce970_0 .net "C2", 0 0, L_0000014a5f034530;  1 drivers
v0000014a5efcea10_0 .net "C3", 0 0, L_0000014a5f033a40;  1 drivers
v0000014a5efceab0_0 .var "Y0", 0 0;
v0000014a5efce150_0 .var "Y1", 0 0;
v0000014a5efcdd90_0 .var "Y2", 0 0;
v0000014a5efce5b0_0 .var "Y3", 0 0;
v0000014a5efcde30_0 .net "enable", 0 0, v0000014a5f032d80_0;  alias, 1 drivers
v0000014a5efcded0_0 .net "nA0", 0 0, L_0000014a5f033ab0;  1 drivers
v0000014a5efce1f0_0 .net "nA1", 0 0, L_0000014a5f0344c0;  1 drivers
E_0000014a5efc71b0/0 .event anyedge, v0000014a5efcde30_0, v0000014a5efcea10_0, v0000014a5efce970_0, v0000014a5efce830_0;
E_0000014a5efc71b0/1 .event anyedge, v0000014a5efcebf0_0;
E_0000014a5efc71b0 .event/or E_0000014a5efc71b0/0, E_0000014a5efc71b0/1;
S_0000014a5efd4710 .scope module, "decode2" "two_to_four_decoder" 3 14, 3 19 0, S_0000014a5ef8d480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "Y3";
    .port_info 4 /OUTPUT 1 "Y2";
    .port_info 5 /OUTPUT 1 "Y1";
    .port_info 6 /OUTPUT 1 "Y0";
L_0000014a5f034290 .functor NOT 1, v0000014a5f033000_0, C4<0>, C4<0>, C4<0>;
L_0000014a5f0338f0 .functor NOT 1, v0000014a5f031b60_0, C4<0>, C4<0>, C4<0>;
L_0000014a5f033ce0 .functor AND 1, v0000014a5f033000_0, v0000014a5f031b60_0, C4<1>, C4<1>;
L_0000014a5f034300 .functor AND 1, v0000014a5f033000_0, L_0000014a5f0338f0, C4<1>, C4<1>;
L_0000014a5f034370 .functor AND 1, L_0000014a5f034290, v0000014a5f031b60_0, C4<1>, C4<1>;
L_0000014a5f0343e0 .functor AND 1, L_0000014a5f034290, L_0000014a5f0338f0, C4<1>, C4<1>;
v0000014a5efce290_0 .net "A0", 0 0, v0000014a5f031b60_0;  alias, 1 drivers
v0000014a5efce3d0_0 .net "A1", 0 0, v0000014a5f033000_0;  alias, 1 drivers
v0000014a5efce650_0 .net "C0", 0 0, L_0000014a5f0343e0;  1 drivers
v0000014a5efcdf70_0 .net "C1", 0 0, L_0000014a5f034370;  1 drivers
v0000014a5efce470_0 .net "C2", 0 0, L_0000014a5f034300;  1 drivers
v0000014a5efce510_0 .net "C3", 0 0, L_0000014a5f033ce0;  1 drivers
v0000014a5f0318e0_0 .var "Y0", 0 0;
v0000014a5f032240_0 .var "Y1", 0 0;
v0000014a5f033280_0 .var "Y2", 0 0;
v0000014a5f0330a0_0 .var "Y3", 0 0;
v0000014a5f0335a0_0 .net "enable", 0 0, v0000014a5efceab0_0;  alias, 1 drivers
v0000014a5f032100_0 .net "nA0", 0 0, L_0000014a5f0338f0;  1 drivers
v0000014a5f033500_0 .net "nA1", 0 0, L_0000014a5f034290;  1 drivers
E_0000014a5efc7330/0 .event anyedge, v0000014a5efceab0_0, v0000014a5efce510_0, v0000014a5efce470_0, v0000014a5efcdf70_0;
E_0000014a5efc7330/1 .event anyedge, v0000014a5efce650_0;
E_0000014a5efc7330 .event/or E_0000014a5efc7330/0, E_0000014a5efc7330/1;
S_0000014a5efd9ed0 .scope module, "decode3" "two_to_four_decoder" 3 15, 3 19 0, S_0000014a5ef8d480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "Y3";
    .port_info 4 /OUTPUT 1 "Y2";
    .port_info 5 /OUTPUT 1 "Y1";
    .port_info 6 /OUTPUT 1 "Y0";
L_0000014a5f0340d0 .functor NOT 1, v0000014a5f033000_0, C4<0>, C4<0>, C4<0>;
L_0000014a5f034060 .functor NOT 1, v0000014a5f031b60_0, C4<0>, C4<0>, C4<0>;
L_0000014a5f033ff0 .functor AND 1, v0000014a5f033000_0, v0000014a5f031b60_0, C4<1>, C4<1>;
L_0000014a5f034450 .functor AND 1, v0000014a5f033000_0, L_0000014a5f034060, C4<1>, C4<1>;
L_0000014a5f033c00 .functor AND 1, L_0000014a5f0340d0, v0000014a5f031b60_0, C4<1>, C4<1>;
L_0000014a5f0347d0 .functor AND 1, L_0000014a5f0340d0, L_0000014a5f034060, C4<1>, C4<1>;
v0000014a5f032f60_0 .net "A0", 0 0, v0000014a5f031b60_0;  alias, 1 drivers
v0000014a5f033320_0 .net "A1", 0 0, v0000014a5f033000_0;  alias, 1 drivers
v0000014a5f0322e0_0 .net "C0", 0 0, L_0000014a5f0347d0;  1 drivers
v0000014a5f032920_0 .net "C1", 0 0, L_0000014a5f033c00;  1 drivers
v0000014a5f031d40_0 .net "C2", 0 0, L_0000014a5f034450;  1 drivers
v0000014a5f0327e0_0 .net "C3", 0 0, L_0000014a5f033ff0;  1 drivers
v0000014a5f031f20_0 .var "Y0", 0 0;
v0000014a5f0324c0_0 .var "Y1", 0 0;
v0000014a5f033780_0 .var "Y2", 0 0;
v0000014a5f031e80_0 .var "Y3", 0 0;
v0000014a5f031fc0_0 .net "enable", 0 0, v0000014a5efce150_0;  alias, 1 drivers
v0000014a5f031c00_0 .net "nA0", 0 0, L_0000014a5f034060;  1 drivers
v0000014a5f033140_0 .net "nA1", 0 0, L_0000014a5f0340d0;  1 drivers
E_0000014a5efc7870/0 .event anyedge, v0000014a5efce150_0, v0000014a5f0327e0_0, v0000014a5f031d40_0, v0000014a5f032920_0;
E_0000014a5efc7870/1 .event anyedge, v0000014a5f0322e0_0;
E_0000014a5efc7870 .event/or E_0000014a5efc7870/0, E_0000014a5efc7870/1;
    .scope S_0000014a5efd9d40;
T_0 ;
    %wait E_0000014a5efc71b0;
    %load/vec4 v0000014a5efcde30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a5efce5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a5efcdd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a5efce150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a5efceab0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000014a5efcea10_0;
    %assign/vec4 v0000014a5efce5b0_0, 0;
    %load/vec4 v0000014a5efce970_0;
    %assign/vec4 v0000014a5efcdd90_0, 0;
    %load/vec4 v0000014a5efce830_0;
    %assign/vec4 v0000014a5efce150_0, 0;
    %load/vec4 v0000014a5efcebf0_0;
    %assign/vec4 v0000014a5efceab0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014a5efd4710;
T_1 ;
    %wait E_0000014a5efc7330;
    %load/vec4 v0000014a5f0335a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a5f0330a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a5f033280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a5f032240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a5f0318e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014a5efce510_0;
    %assign/vec4 v0000014a5f0330a0_0, 0;
    %load/vec4 v0000014a5efce470_0;
    %assign/vec4 v0000014a5f033280_0, 0;
    %load/vec4 v0000014a5efcdf70_0;
    %assign/vec4 v0000014a5f032240_0, 0;
    %load/vec4 v0000014a5efce650_0;
    %assign/vec4 v0000014a5f0318e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000014a5efd9ed0;
T_2 ;
    %wait E_0000014a5efc7870;
    %load/vec4 v0000014a5f031fc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a5f031e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a5f033780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a5f0324c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a5f031f20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000014a5f0327e0_0;
    %assign/vec4 v0000014a5f031e80_0, 0;
    %load/vec4 v0000014a5f031d40_0;
    %assign/vec4 v0000014a5f033780_0, 0;
    %load/vec4 v0000014a5f032920_0;
    %assign/vec4 v0000014a5f0324c0_0, 0;
    %load/vec4 v0000014a5f0322e0_0;
    %assign/vec4 v0000014a5f031f20_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000014a5ef8d2f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a5f031b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a5f033000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a5f0333c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a5f032d80_0, 0;
    %delay 5, 0;
    %vpi_call 2 15 "$monitor", "%t Enable=%0b A2=%0b A1=%0b A0=%0b Y7=%0b Y6=%0b Y5=%0b Y4=%0b Y3=%0b Y2=%0b Y1=%0b Y0=%0b", $time, v0000014a5f032d80_0, v0000014a5f0333c0_0, v0000014a5f033000_0, v0000014a5f031b60_0, v0000014a5f032ce0_0, v0000014a5f032600_0, v0000014a5f031de0_0, v0000014a5f033640_0, v0000014a5f032560_0, v0000014a5f032c40_0, v0000014a5f032420_0, v0000014a5f033460_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a5f032ec0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000014a5f032ec0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.1, 5;
    %delay 5, 0;
    %load/vec4 v0000014a5f032ec0_0;
    %pad/s 4;
    %split/vec4 1;
    %store/vec4 v0000014a5f031b60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014a5f033000_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000014a5f0333c0_0, 0, 1;
    %store/vec4 v0000014a5f032d80_0, 0, 1;
    %load/vec4 v0000014a5f032ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014a5f032ec0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "A1Q3_three_to_eight_decoder_tb.v";
    "./A1Q3_three_to_eight_decoder.v";
