read_verilog ../top.v
prep
simplemap
synth

