{
    "DESIGN_NAME": "top",
    "VERILOG_FILES": "dir::*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 40.0,
    "PDK": "sky130A",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 3000 3000",
    "FP_CORE_UTIL": 30,
    "PL_TARGET_DENSITY": 0.35,
    "GRT_ADJUSTMENT": 0.3,
    "SYNTH_STRATEGY": "AREA 0",
    "meta": {
        "version": 2
    }
}
