MIG: 13:59:12 : xml_input_file: board.prj
MIG: 13:59:12 : Absolute path of xml_input_file: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:59:12 : xml_input_file: board.prj
MIG: 13:59:12 : Absolute path of xml_input_file: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:59:12 : In updateAllModelParams
MIG: 13:59:12 : ################# RUNNING MIG BATCH ###################
MIG: 13:59:12 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:59:12 : synp_flow:  -- synthesis_mode: Other
MIG: 13:59:12 : outputDirectory: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:59:12 : vivado_mode: xpg_bd
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 1
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 : isPortInterface: 0
MIG: 13:59:12 :  locked false  
MIG: 13:59:12 : HDL Language: Verilog
MIG: 13:59:12 : compInfo: true
MIG: 13:59:12 : Vivado Options xc7a100t csg324 -1
MIG: 13:59:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:59:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 13:59:12 : xilinx_path: /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 13:59:12 : I am in catch area
MIG: 13:59:12 : Running /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:59:24 : XML_INPUT_FILE: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:59:24 : Component_Name: design_1_mig_7series_0_0
MIG: 13:59:24 : Moving design_1_mig_7series_0_0 ...
MIG: 13:59:24 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:59:24 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:59:24 : XGUI hdlLanguage: Verilog
MIG: 13:59:24 : xgui vivado_mode: xpg_bd
MIG: 13:59:24 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:59:24 : Reading /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:59:25 : 1
MIG: 13:59:25 : Inside fn mem: DDR2
MIG: 13:59:25 : detect_uiclk: 81247969
MIG: 13:59:25 : cntrl:  memtype: DDR2
MIG: 13:59:25 : 1200
MIG: 13:59:25 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:59:25 : DDR2
MIG: 13:59:25 : 1
MIG: 13:59:25 : 81247969
MIG: 13:59:25 : 
MIG: 13:59:25 :  polarity_value: 1
MIG: 13:59:25 : 
MIG: 13:59:25 : 
MIG: 13:59:25 : cntrl:  memtype: DDR2
MIG: 13:59:25 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:59:25 : 
MIG: 13:59:25 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:59:25 : 
MIG: 13:59:25 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:59:25 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:59:25 : 
MIG: 13:59:25 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:59:25 : 
MIG: 13:59:25 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:59:25 : 
MIG: 13:59:25 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:59:25 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:59:25 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:59:25 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:59:25 : 2
MIG: 13:59:25 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:59:25 : 16
MIG: 13:59:25 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:59:25 : 2
MIG: 13:59:25 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:59:25 : 
MIG: 13:59:25 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:59:25 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:59:25 : 
MIG: 13:59:25 :  Valid Param: ECC ==> OFF
MIG: 13:59:25 : 16
MIG: 13:59:25 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:59:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:59:25 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:59:25 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:59:25 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:59:25 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:59:25 : 
MIG: 13:59:25 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:59:25 : 13
MIG: 13:59:25 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:59:25 : 27
MIG: 13:59:25 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:59:25 : 
MIG: 13:59:25 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:59:25 : 
MIG: 13:59:25 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:59:25 : 
MIG: 13:59:25 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:59:25 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:59:25 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:59:25 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:59:25 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:59:25 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:59:25 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:59:25 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:59:25 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:59:25 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:59:25 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:59:25 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:59:25 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:59:25 : 
MIG: 13:59:25 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:59:25 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:59:25 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:59:25 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:59:25 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:59:25 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:59:25 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:59:25 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:59:25 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:59:25 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:59:25 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:59:25 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:59:25 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:59:25 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:59:25 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:59:25 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:59:25 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:59:25 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:59:25 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:59:25 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:59:25 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:59:25 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:59:25 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:59:25 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:59:25 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:59:25 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:59:25 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:59:25 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:59:25 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:59:25 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:59:25 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:59:25 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:59:25 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:59:25 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:59:25 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:59:25 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:59:25 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:59:25 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:59:25 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:59:25 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:59:25 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:59:25 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:59:25 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:59:25 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:59:25 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:59:25 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:59:25 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:59:25 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:59:25 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:59:25 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:59:25 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:59:25 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:59:25 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:59:25 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:59:25 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:59:25 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:59:25 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:59:25 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:59:25 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:59:25 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:59:25 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:59:25 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:59:25 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:59:25 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:59:25 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:59:25 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:59:25 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:59:25 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:59:25 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:59:25 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:59:25 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:59:25 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:59:25 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:59:25 : 4
MIG: 13:59:25 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:59:25 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:59:25 : 
MIG: 13:59:25 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:59:25 : 1
MIG: 13:59:25 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 13:59:25 : 134217728
MIG: 13:59:25 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:59:25 : 
MIG: 13:59:25 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:59:25 : 64
MIG: 13:59:25 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:59:25 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:59:25 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:59:25 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:59:25 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:59:25 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:59:25 : 
MIG: 13:59:25 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:59:25 : 
MIG: 13:59:25 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:59:25 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:59:25 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:59:25 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:59:25 : 
MIG: 13:59:25 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:59:25 : 
MIG: 13:59:25 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:59:25 : NOBUF
MIG: 13:59:25 : NONE
MIG: 13:59:25 : 
MIG: 13:59:25 : Same Interface
MIG: 13:59:26 : xml_input_file: board.prj
MIG: 13:59:26 : Absolute path of xml_input_file: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:59:26 : In updateAllModelParams
MIG: 13:59:26 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:59:26 : ERR:     <Version>2.2</Version> <==>     <Version>4.1</Version> 
MIG: 13:59:26 : ################# RUNNING MIG BATCH ###################
MIG: 13:59:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:59:26 : synp_flow:  -- synthesis_mode: Other
MIG: 13:59:26 : outputDirectory: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:59:26 : vivado_mode: xpg_bd
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 1
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 : isPortInterface: 0
MIG: 13:59:26 :  locked false  
MIG: 13:59:26 : HDL Language: Verilog
MIG: 13:59:26 : compInfo: true
MIG: 13:59:26 : Vivado Options xc7a100t csg324 -1
MIG: 13:59:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:59:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 13:59:26 : xilinx_path: /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 13:59:26 : I am in catch area
MIG: 13:59:26 : Running /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:59:33 : XML_INPUT_FILE: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:59:33 : Component_Name: design_1_mig_7series_0_0
MIG: 13:59:33 : Moving design_1_mig_7series_0_0 ...
MIG: 13:59:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:59:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:59:33 : XGUI hdlLanguage: Verilog
MIG: 13:59:33 : xgui vivado_mode: xpg_bd
MIG: 13:59:33 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:59:33 : Reading /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:59:34 : 
MIG: 13:59:34 : Inside fn mem: DDR2
MIG: 13:59:34 : detect_uiclk: 81247969
MIG: 13:59:34 : cntrl:  memtype: DDR2
MIG: 13:59:34 : 
MIG: 13:59:34 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:59:34 : 
MIG: 13:59:34 : 
MIG: 13:59:34 : 
MIG: 13:59:34 : 
MIG: 13:59:34 :  polarity_value: 1
MIG: 13:59:34 : 
MIG: 13:59:34 : 
MIG: 13:59:34 : cntrl:  memtype: DDR2
MIG: 13:59:34 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:59:34 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:59:34 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:59:34 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:59:34 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:59:34 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: ECC ==> OFF
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:59:34 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:59:34 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:59:34 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:59:34 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:59:34 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:59:34 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:59:34 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:59:34 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:59:34 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:59:34 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:59:34 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:59:34 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:59:34 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:59:34 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:59:34 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:59:34 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:59:34 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:59:34 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:59:34 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:59:34 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:59:34 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:59:34 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:59:34 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:59:34 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:59:34 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:59:34 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:59:34 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:59:34 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:59:34 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:59:34 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:59:34 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:59:34 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:59:34 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:59:34 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:59:34 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:59:34 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:59:34 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:59:34 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:59:34 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:59:34 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:59:34 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:59:34 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:59:34 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:59:34 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:59:34 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:59:34 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:59:34 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:59:34 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:59:34 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:59:34 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:59:34 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:59:34 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:59:34 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:59:34 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:59:34 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:59:34 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:59:34 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:59:34 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:59:34 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:59:34 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:59:34 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:59:34 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:59:34 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:59:34 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:59:34 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:59:34 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:59:34 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:59:34 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:59:34 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:59:34 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:59:34 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:59:34 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:59:34 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:59:34 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:59:34 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:59:34 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:59:34 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:59:34 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:59:34 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:59:34 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:59:34 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:59:34 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:59:34 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:59:34 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:59:34 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:59:34 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:59:34 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:59:34 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:59:34 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:59:34 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:59:34 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:59:34 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 13:59:34 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:59:34 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:59:34 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:59:34 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:59:34 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:59:34 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:59:34 : 
MIG: 13:59:34 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:59:34 : 
MIG: 13:59:34 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:59:34 : 
MIG: 13:59:34 : 
MIG: 13:59:34 : 
MIG: 13:59:34 : Same Interface
MIG: 14:01:18 : xml_input_file: board.prj
MIG: 14:01:18 : Absolute path of xml_input_file: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:01:18 : In updateAllModelParams
MIG: 14:01:18 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:01:18 : ERR:     <Version>2.2</Version> <==>     <Version>4.1</Version> 
MIG: 14:01:18 : ################# RUNNING MIG BATCH ###################
MIG: 14:01:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:01:18 : synp_flow:  -- synthesis_mode: Other
MIG: 14:01:18 : outputDirectory: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:01:18 : vivado_mode: xpg_bd
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 1
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 : isPortInterface: 0
MIG: 14:01:18 :  locked false  
MIG: 14:01:18 : HDL Language: Verilog
MIG: 14:01:18 : compInfo: true
MIG: 14:01:18 : Vivado Options xc7a100t csg324 -1
MIG: 14:01:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:01:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 14:01:18 : xilinx_path: /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 14:01:18 : I am in catch area
MIG: 14:01:18 : Running /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:01:26 : XML_INPUT_FILE: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:01:26 : Component_Name: design_1_mig_7series_0_0
MIG: 14:01:26 : Moving design_1_mig_7series_0_0 ...
MIG: 14:01:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:01:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:01:26 : XGUI hdlLanguage: Verilog
MIG: 14:01:26 : xgui vivado_mode: xpg_bd
MIG: 14:01:26 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:01:26 : Reading /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 14:01:27 : 
MIG: 14:01:27 : Inside fn mem: DDR2
MIG: 14:01:27 : detect_uiclk: 81247969
MIG: 14:01:27 : cntrl:  memtype: DDR2
MIG: 14:01:27 : 
MIG: 14:01:27 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 14:01:27 : 
MIG: 14:01:27 : 
MIG: 14:01:27 : 
MIG: 14:01:27 : 
MIG: 14:01:27 :  polarity_value: 1
MIG: 14:01:27 : 
MIG: 14:01:27 : 
MIG: 14:01:27 : cntrl:  memtype: DDR2
MIG: 14:01:27 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 14:01:27 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 14:01:27 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:01:27 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 14:01:27 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 14:01:27 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: ECC ==> OFF
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 14:01:27 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:01:27 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:01:27 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:01:27 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 14:01:27 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 14:01:27 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:01:27 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 14:01:27 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 14:01:27 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 14:01:27 :  Invalid Param: DDR2_AL ==> "0"
MIG: 14:01:27 :  Invalid Param: DDR2_nAL ==> 0
MIG: 14:01:27 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 14:01:27 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 14:01:27 :  Invalid Param: DDR2_CL ==> 5
MIG: 14:01:27 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 14:01:27 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 14:01:27 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 14:01:27 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 14:01:27 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 14:01:27 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 14:01:27 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 14:01:27 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 14:01:27 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 14:01:27 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 14:01:27 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 14:01:27 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 14:01:27 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 14:01:27 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:01:27 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 14:01:27 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 14:01:27 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 14:01:27 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 14:01:27 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 14:01:27 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 14:01:27 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 14:01:27 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 14:01:27 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 14:01:27 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 14:01:27 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 14:01:27 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:01:27 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 14:01:27 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:01:27 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:01:27 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:01:27 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:01:27 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 14:01:27 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 14:01:27 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 14:01:27 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 14:01:27 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 14:01:27 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 14:01:27 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 14:01:27 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:01:27 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 14:01:27 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 14:01:27 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 14:01:27 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 14:01:27 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 14:01:27 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 14:01:27 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 14:01:27 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 14:01:27 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 14:01:27 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 14:01:27 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:01:27 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:01:27 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:01:27 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:01:27 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:01:27 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 14:01:27 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:01:27 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 14:01:27 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 14:01:27 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 14:01:27 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 14:01:27 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:01:27 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 14:01:27 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 14:01:27 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 14:01:27 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:01:27 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:01:27 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:01:27 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 14:01:27 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:01:27 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 14:01:27 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 14:01:27 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 14:01:27 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 14:01:27 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:01:27 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 14:01:27 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 14:01:27 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 14:01:27 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:01:27 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:01:27 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:01:27 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:01:27 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:01:27 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:01:27 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:01:27 : 
MIG: 14:01:27 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 14:01:27 : 
MIG: 14:01:27 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:01:27 : 
MIG: 14:01:27 : 
MIG: 14:01:27 : 
MIG: 14:01:27 : Same Interface
MIG: 14:01:44 : xml_input_file: board.prj
MIG: 14:01:44 : Absolute path of xml_input_file: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:01:44 : In updateAllModelParams
MIG: 14:01:44 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:01:44 : ERR:     <Version>2.2</Version> <==>     <Version>4.1</Version> 
MIG: 14:01:44 : ################# RUNNING MIG BATCH ###################
MIG: 14:01:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:01:44 : synp_flow:  -- synthesis_mode: Other
MIG: 14:01:44 : outputDirectory: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:01:44 : vivado_mode: xpg_bd
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 1
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 : isPortInterface: 0
MIG: 14:01:44 :  locked false  
MIG: 14:01:44 : HDL Language: Verilog
MIG: 14:01:44 : compInfo: true
MIG: 14:01:44 : Vivado Options xc7a100t csg324 -1
MIG: 14:01:44 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:01:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 14:01:44 : xilinx_path: /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 14:01:44 : I am in catch area
MIG: 14:01:44 : Running /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:01:51 : XML_INPUT_FILE: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:01:51 : Component_Name: design_1_mig_7series_0_0
MIG: 14:01:51 : Moving design_1_mig_7series_0_0 ...
MIG: 14:01:51 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:01:51 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:01:51 : XGUI hdlLanguage: Verilog
MIG: 14:01:51 : xgui vivado_mode: xpg_bd
MIG: 14:01:51 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:01:51 : Reading /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 14:01:52 : 
MIG: 14:01:52 : Inside fn mem: DDR2
MIG: 14:01:52 : detect_uiclk: 81247969
MIG: 14:01:52 : cntrl:  memtype: DDR2
MIG: 14:01:52 : 
MIG: 14:01:52 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 14:01:52 : 
MIG: 14:01:52 : 
MIG: 14:01:52 : 
MIG: 14:01:52 : 
MIG: 14:01:52 :  polarity_value: 1
MIG: 14:01:52 : 
MIG: 14:01:52 : 
MIG: 14:01:52 : cntrl:  memtype: DDR2
MIG: 14:01:52 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 14:01:52 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 14:01:52 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:01:52 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 14:01:52 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 14:01:52 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: ECC ==> OFF
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 14:01:52 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:01:52 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:01:52 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:01:52 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 14:01:52 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 14:01:52 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:01:52 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 14:01:52 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 14:01:52 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 14:01:52 :  Invalid Param: DDR2_AL ==> "0"
MIG: 14:01:52 :  Invalid Param: DDR2_nAL ==> 0
MIG: 14:01:52 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 14:01:52 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 14:01:52 :  Invalid Param: DDR2_CL ==> 5
MIG: 14:01:52 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 14:01:52 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 14:01:52 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 14:01:52 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 14:01:52 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 14:01:52 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 14:01:52 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 14:01:52 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 14:01:52 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 14:01:52 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 14:01:52 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 14:01:52 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 14:01:52 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 14:01:52 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:01:52 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 14:01:52 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 14:01:52 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 14:01:52 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 14:01:52 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 14:01:52 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 14:01:52 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 14:01:52 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 14:01:52 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 14:01:52 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 14:01:52 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 14:01:52 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:01:52 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 14:01:52 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:01:52 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:01:52 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:01:52 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:01:52 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 14:01:52 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 14:01:52 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 14:01:52 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 14:01:52 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 14:01:52 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 14:01:52 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 14:01:52 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:01:52 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 14:01:52 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 14:01:52 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 14:01:52 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 14:01:52 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 14:01:52 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 14:01:52 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 14:01:52 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 14:01:52 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 14:01:52 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 14:01:52 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:01:52 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:01:52 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:01:52 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:01:52 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:01:52 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 14:01:52 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:01:52 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 14:01:52 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 14:01:52 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 14:01:52 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 14:01:52 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:01:52 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 14:01:52 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 14:01:52 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 14:01:52 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:01:52 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:01:52 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:01:52 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 14:01:52 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:01:52 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 14:01:52 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 14:01:52 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 14:01:52 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 14:01:52 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:01:52 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 14:01:52 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 14:01:52 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 14:01:52 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:01:52 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:01:52 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:01:52 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:01:52 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:01:52 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:01:52 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:01:52 : 
MIG: 14:01:52 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 14:01:52 : 
MIG: 14:01:52 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:01:52 : 
MIG: 14:01:52 : 
MIG: 14:01:52 : 
MIG: 14:01:52 : Same Interface
MIG: 14:02:27 : xml_input_file: board.prj
MIG: 14:02:27 : Absolute path of xml_input_file: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:02:27 : In updateAllModelParams
MIG: 14:02:27 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:02:27 : ERR:     <Version>2.2</Version> <==>     <Version>4.1</Version> 
MIG: 14:02:27 : ################# RUNNING MIG BATCH ###################
MIG: 14:02:27 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:02:27 : synp_flow:  -- synthesis_mode: Other
MIG: 14:02:27 : outputDirectory: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:02:27 : vivado_mode: xpg_bd
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 1
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 : isPortInterface: 0
MIG: 14:02:27 :  locked false  
MIG: 14:02:27 : HDL Language: Verilog
MIG: 14:02:27 : compInfo: true
MIG: 14:02:27 : Vivado Options xc7a100t csg324 -1
MIG: 14:02:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:02:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 14:02:27 : xilinx_path: /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 14:02:27 : I am in catch area
MIG: 14:02:27 : Running /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:02:34 : XML_INPUT_FILE: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:02:34 : Component_Name: design_1_mig_7series_0_0
MIG: 14:02:34 : Moving design_1_mig_7series_0_0 ...
MIG: 14:02:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:02:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:02:34 : XGUI hdlLanguage: Verilog
MIG: 14:02:34 : xgui vivado_mode: xpg_bd
MIG: 14:02:34 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:02:34 : Reading /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 14:02:35 : 
MIG: 14:02:35 : Inside fn mem: DDR2
MIG: 14:02:35 : detect_uiclk: 81247969
MIG: 14:02:35 : cntrl:  memtype: DDR2
MIG: 14:02:35 : 
MIG: 14:02:35 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 14:02:35 : 
MIG: 14:02:35 : 
MIG: 14:02:35 : 
MIG: 14:02:35 : 
MIG: 14:02:35 :  polarity_value: 1
MIG: 14:02:35 : 
MIG: 14:02:35 : 
MIG: 14:02:35 : cntrl:  memtype: DDR2
MIG: 14:02:35 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 14:02:35 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 14:02:35 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:02:35 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 14:02:35 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 14:02:35 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: ECC ==> OFF
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 14:02:35 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:02:35 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:02:35 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:02:35 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 14:02:35 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 14:02:35 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:02:35 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 14:02:35 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 14:02:35 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 14:02:35 :  Invalid Param: DDR2_AL ==> "0"
MIG: 14:02:35 :  Invalid Param: DDR2_nAL ==> 0
MIG: 14:02:35 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 14:02:35 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 14:02:35 :  Invalid Param: DDR2_CL ==> 5
MIG: 14:02:35 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 14:02:35 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 14:02:35 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 14:02:35 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 14:02:35 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 14:02:35 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 14:02:35 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 14:02:35 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 14:02:35 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 14:02:35 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 14:02:35 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 14:02:35 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 14:02:35 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 14:02:35 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:02:35 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 14:02:35 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 14:02:35 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 14:02:35 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 14:02:35 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 14:02:35 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 14:02:35 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 14:02:35 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 14:02:35 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 14:02:35 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 14:02:35 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 14:02:35 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:02:35 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 14:02:35 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:02:35 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:02:35 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:02:35 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:02:35 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 14:02:35 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 14:02:35 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 14:02:35 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 14:02:35 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 14:02:35 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 14:02:35 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 14:02:35 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:02:35 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 14:02:35 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 14:02:35 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 14:02:35 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 14:02:35 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 14:02:35 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 14:02:35 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 14:02:35 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 14:02:35 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 14:02:35 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 14:02:35 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:02:35 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:02:35 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:02:35 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:02:35 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:02:35 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 14:02:35 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:02:35 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 14:02:35 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 14:02:35 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 14:02:35 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 14:02:35 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:02:35 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 14:02:35 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 14:02:35 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 14:02:35 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:02:35 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:02:35 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:02:35 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 14:02:35 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:02:35 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 14:02:35 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 14:02:35 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 14:02:35 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 14:02:35 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:02:35 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 14:02:35 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 14:02:35 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 14:02:35 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 14:02:35 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:02:35 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:02:35 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:02:35 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:02:35 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:02:35 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:02:35 : 
MIG: 14:02:35 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 14:02:35 : 
MIG: 14:02:35 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:02:35 : 
MIG: 14:02:35 : 
MIG: 14:02:35 : 
MIG: 14:02:35 : Same Interface
MIG: 14:05:01 : Running synthesis.xit
MIG: 14:05:01 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:05:01 : ERR:     <Version>2.2</Version> <==>     <Version>4.1</Version> 
MIG: 14:05:01 : ################# RUNNING MIG BATCH ###################
MIG: 14:05:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:05:01 : synp_flow:  -- synthesis_mode: Other
MIG: 14:05:01 : outputDirectory: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:05:01 : vivado_mode: xpg_bd
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 1
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 : isPortInterface: 0
MIG: 14:05:01 :  locked false  
MIG: 14:05:01 : HDL Language: Verilog
MIG: 14:05:01 : compInfo: false
MIG: 14:05:01 : Vivado Options xc7a100t csg324 -1
MIG: 14:05:01 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:05:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 14:05:01 : xilinx_path: /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 14:05:01 : I am in catch area
MIG: 14:05:01 : Running /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:05:08 : XML_INPUT_FILE: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:05:08 : Component_Name: design_1_mig_7series_0_0
MIG: 14:05:08 : Moving design_1_mig_7series_0_0 ...
MIG: 14:05:08 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:05:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:05:08 : Running vlog_synth_rpr.xit
MIG: 14:05:08 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:05:08 : ERR:     <Version>2.2</Version> <==>     <Version>4.1</Version> 
MIG: 14:05:08 : ################# RUNNING MIG BATCH ###################
MIG: 14:05:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:05:08 : synp_flow:  -- synthesis_mode: Other
MIG: 14:05:08 : outputDirectory: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:05:08 : vivado_mode: xpg_bd
MIG: 14:05:08 : isPortInterface: 0
MIG: 14:05:08 : isPortInterface: 0
MIG: 14:05:08 : isPortInterface: 0
MIG: 14:05:08 : isPortInterface: 0
MIG: 14:05:08 : isPortInterface: 0
MIG: 14:05:08 : isPortInterface: 0
MIG: 14:05:08 : isPortInterface: 0
MIG: 14:05:08 : isPortInterface: 0
MIG: 14:05:08 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 1
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 : isPortInterface: 0
MIG: 14:05:09 :  locked false  
MIG: 14:05:09 : HDL Language: Verilog
MIG: 14:05:09 : compInfo: false
MIG: 14:05:09 : Vivado Options xc7a100t csg324 -1
MIG: 14:05:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:05:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 14:05:09 : xilinx_path: /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 14:05:09 : I am in catch area
MIG: 14:05:09 : Running /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:05:15 : XML_INPUT_FILE: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:05:15 : Component_Name: design_1_mig_7series_0_0
MIG: 14:05:15 : Moving design_1_mig_7series_0_0 ...
MIG: 14:05:16 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:05:16 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:05:16 : Running simulation.xit
MIG: 14:05:16 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:05:16 : ERR:     <Version>2.2</Version> <==>     <Version>4.1</Version> 
MIG: 14:05:16 : ################# RUNNING MIG BATCH ###################
MIG: 14:05:16 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:05:16 : synp_flow:  -- synthesis_mode: Other
MIG: 14:05:16 : outputDirectory: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:05:16 : vivado_mode: xpg_bd
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 1
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 : isPortInterface: 0
MIG: 14:05:16 :  locked false  
MIG: 14:05:16 : HDL Language: Verilog
MIG: 14:05:16 : compInfo: false
MIG: 14:05:16 : Vivado Options xc7a100t csg324 -1
MIG: 14:05:16 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:05:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 14:05:16 : xilinx_path: /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 14:05:16 : I am in catch area
MIG: 14:05:16 : Running /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:05:23 : XML_INPUT_FILE: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:05:23 : Component_Name: design_1_mig_7series_0_0
MIG: 14:05:23 : Moving design_1_mig_7series_0_0 ...
MIG: 14:05:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:05:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:05:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:05:23 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:05:23 : ERR:     <Version>2.2</Version> <==>     <Version>4.1</Version> 
MIG: 14:05:23 : ################# RUNNING MIG BATCH ###################
MIG: 14:05:23 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:05:23 : synp_flow:  -- synthesis_mode: Other
MIG: 14:05:23 : outputDirectory: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:05:23 : vivado_mode: xpg_bd
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 1
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 : isPortInterface: 0
MIG: 14:05:23 :  locked false  
MIG: 14:05:23 : HDL Language: Verilog
MIG: 14:05:23 : compInfo: false
MIG: 14:05:23 : Vivado Options xc7a100t csg324 -1
MIG: 14:05:23 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:05:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 14:05:23 : xilinx_path: /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 14:05:23 : I am in catch area
MIG: 14:05:23 : Running /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:05:30 : XML_INPUT_FILE: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:05:30 : Component_Name: design_1_mig_7series_0_0
MIG: 14:05:30 : Moving design_1_mig_7series_0_0 ...
MIG: 14:05:30 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:05:30 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:05:30 : Running implementation.xit
MIG: 14:05:30 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:05:30 : ERR:     <Version>2.2</Version> <==>     <Version>4.1</Version> 
MIG: 14:05:30 : ################# RUNNING MIG BATCH ###################
MIG: 14:05:30 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: /cad1/Xilinx/Vivado/2018.1/data/ip/xilinx/mig_7series_v4_1... instDirPath: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:05:30 : synp_flow:  -- synthesis_mode: Other
MIG: 14:05:30 : outputDirectory: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:05:30 : vivado_mode: xpg_bd
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 1
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 : isPortInterface: 0
MIG: 14:05:30 :  locked false  
MIG: 14:05:30 : HDL Language: Verilog
MIG: 14:05:30 : compInfo: false
MIG: 14:05:30 : Vivado Options xc7a100t csg324 -1
MIG: 14:05:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:05:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 14:05:30 : xilinx_path: /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE
MIG: 14:05:30 : I am in catch area
MIG: 14:05:30 : Running /cad1/Xilinx/Vivado/2018.1/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:05:37 : XML_INPUT_FILE: /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab4/tutorial_4/tutorial_4.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:05:37 : Component_Name: design_1_mig_7series_0_0
MIG: 14:05:37 : Moving design_1_mig_7series_0_0 ...
MIG: 14:05:37 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:05:37 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
