{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464361212323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464361212323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 17:00:12 2016 " "Processing started: Fri May 27 17:00:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464361212323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464361212323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c Tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c Tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464361212323 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464361212763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_lock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Code_Lock-simple " "Found design unit 1: Code_Lock-simple" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361213273 ""} { "Info" "ISGN_ENTITY_NAME" "1 Code_Lock " "Found entity 1: Code_Lock" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361213273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464361213273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receiver-Rec " "Found design unit 1: Receiver-Rec" {  } { { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361213273 ""} { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361213273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464361213273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrategenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BaudRateGenerator-Gen57600 " "Found design unit 1: BaudRateGenerator-Gen57600" {  } { { "BaudRateGenerator.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/BaudRateGenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361213283 ""} { "Info" "ISGN_ENTITY_NAME" "1 BaudRateGenerator " "Found entity 1: BaudRateGenerator" {  } { { "BaudRateGenerator.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/BaudRateGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361213283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464361213283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudtester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudtester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BaudTester-test " "Found design unit 1: BaudTester-test" {  } { { "BaudTester.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/BaudTester.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361213283 ""} { "Info" "ISGN_ENTITY_NAME" "1 BaudTester " "Found entity 1: BaudTester" {  } { { "BaudTester.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/BaudTester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361213283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464361213283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rectest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RecTest-test " "Found design unit 1: RecTest-test" {  } { { "RecTest.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/RecTest.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361213283 ""} { "Info" "ISGN_ENTITY_NAME" "1 RecTest " "Found entity 1: RecTest" {  } { { "RecTest.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/RecTest.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464361213283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464361213283 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RecTest " "Elaborating entity \"RecTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464361213323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRateGenerator BaudRateGenerator:gen " "Elaborating entity \"BaudRateGenerator\" for hierarchy \"BaudRateGenerator:gen\"" {  } { { "RecTest.vhd" "gen" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/RecTest.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464361213363 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_baud BaudRateGenerator.vhd(15) " "VHDL Process Statement warning at BaudRateGenerator.vhd(15): inferring latch(es) for signal or variable \"clk_baud\", which holds its previous value in one or more paths through the process" {  } { { "BaudRateGenerator.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/BaudRateGenerator.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1464361213363 "|RecTest|BaudRateGenerator:gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_baud BaudRateGenerator.vhd(15) " "Inferred latch for \"clk_baud\" at BaudRateGenerator.vhd(15)" {  } { { "BaudRateGenerator.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/BaudRateGenerator.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464361213363 "|RecTest|BaudRateGenerator:gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver Receiver:rec " "Elaborating entity \"Receiver\" for hierarchy \"Receiver:rec\"" {  } { { "RecTest.vhd" "rec" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/RecTest.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464361213383 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rxd Receiver.vhd(43) " "VHDL Process Statement warning at Receiver.vhd(43): signal \"rxd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361213393 "|RecTest|Receiver:rec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_present_state Receiver.vhd(47) " "VHDL Process Statement warning at Receiver.vhd(47): signal \"cnt_present_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361213393 "|RecTest|Receiver:rec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rxd Receiver.vhd(53) " "VHDL Process Statement warning at Receiver.vhd(53): signal \"rxd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361213393 "|RecTest|Receiver:rec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_present_state Receiver.vhd(67) " "VHDL Process Statement warning at Receiver.vhd(67): signal \"cnt_present_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361213393 "|RecTest|Receiver:rec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_present_state Receiver.vhd(69) " "VHDL Process Statement warning at Receiver.vhd(69): signal \"cnt_present_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361213393 "|RecTest|Receiver:rec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_baud Receiver.vhd(108) " "VHDL Process Statement warning at Receiver.vhd(108): signal \"clk_baud\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Receiver.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Receiver.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361213393 "|RecTest|Receiver:rec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Code_Lock Code_Lock:codelock " "Elaborating entity \"Code_Lock\" for hierarchy \"Code_Lock:codelock\"" {  } { { "RecTest.vhd" "codelock" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/RecTest.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464361213403 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "codeString Code_Lock.vhd(21) " "VHDL Signal Declaration warning at Code_Lock.vhd(21): used explicit default value for signal \"codeString\" because signal was never assigned a value" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1464361213403 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adminCode Code_Lock.vhd(22) " "VHDL Signal Declaration warning at Code_Lock.vhd(22): used explicit default value for signal \"adminCode\" because signal was never assigned a value" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1464361213403 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adminUnlock Code_Lock.vhd(23) " "VHDL Signal Declaration warning at Code_Lock.vhd(23): used explicit default value for signal \"adminUnlock\" because signal was never assigned a value" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1464361213403 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code Code_Lock.vhd(53) " "VHDL Process Statement warning at Code_Lock.vhd(53): signal \"code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361213403 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "codeString Code_Lock.vhd(53) " "VHDL Process Statement warning at Code_Lock.vhd(53): signal \"codeString\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361213403 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code Code_Lock.vhd(55) " "VHDL Process Statement warning at Code_Lock.vhd(55): signal \"code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361213403 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "codeString Code_Lock.vhd(55) " "VHDL Process Statement warning at Code_Lock.vhd(55): signal \"codeString\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361213403 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code_lock_next_state Code_Lock.vhd(67) " "VHDL Process Statement warning at Code_Lock.vhd(67): signal \"code_lock_next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361213403 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code Code_Lock.vhd(73) " "VHDL Process Statement warning at Code_Lock.vhd(73): signal \"code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361213403 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adminUnlock Code_Lock.vhd(73) " "VHDL Process Statement warning at Code_Lock.vhd(73): signal \"adminUnlock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361213403 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code_lock_present_state Code_Lock.vhd(85) " "VHDL Process Statement warning at Code_Lock.vhd(85): signal \"code_lock_present_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361213403 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code_lock_present_state Code_Lock.vhd(87) " "VHDL Process Statement warning at Code_Lock.vhd(87): signal \"code_lock_present_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361213403 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adminCode Code_Lock.vhd(111) " "VHDL Process Statement warning at Code_Lock.vhd(111): signal \"adminCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Code_Lock.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/Code_Lock.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464361213403 "|RecTest|Code_Lock:codelock"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BaudRateGenerator:gen\|clk_baud " "Latch BaudRateGenerator:gen\|clk_baud has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BaudRateGenerator:gen\|clk_count\[10\] " "Ports D and ENA on the latch are fed by the same signal BaudRateGenerator:gen\|clk_count\[10\]" {  } { { "BaudRateGenerator.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/BaudRateGenerator.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1464361214013 ""}  } { { "BaudRateGenerator.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/BaudRateGenerator.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1464361214013 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "BaudRateGenerator:gen\|clk_count\[0\] Low " "Register BaudRateGenerator:gen\|clk_count\[0\] will power up to Low" {  } { { "BaudRateGenerator.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/BaudRateGenerator.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1464361214063 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "BaudRateGenerator:gen\|clk_count\[31\] Low " "Register BaudRateGenerator:gen\|clk_count\[31\] will power up to Low" {  } { { "BaudRateGenerator.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/BaudRateGenerator.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1464361214063 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1464361214063 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "exercise1 " "Ignored assignments for entity \"exercise1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity exercise1 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity exercise1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity exercise1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1464361214153 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1464361214153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1464361214743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464361214743 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "RecTest.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/RecTest.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464361214883 "|RecTest|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "RecTest.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/RecTest.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464361214883 "|RecTest|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "RecTest.vhd" "" { Text "C:/Users/Soren/Documents/GitHub/Semesterprojekt2/DE2/RecTest.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464361214883 "|RecTest|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1464361214883 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1464361214883 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1464361214883 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1464361214883 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1464361214883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464361214943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 17:00:14 2016 " "Processing ended: Fri May 27 17:00:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464361214943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464361214943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464361214943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464361214943 ""}
