<profile>

<section name = "Vivado HLS Report for 'pwm'" level="0">
<item name = "Date">Mon Jul 23 19:28:51 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">pwm</item>
<item name = "Solution">pwm</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.00</item>
<item name = "Clock uncertainty (ns)">0.50</item>
<item name = "Estimated clock period (ns)">2.43</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">8, 8, 8, 8, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 120</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 116, 110</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 85</column>
<column name="Register">-, -, 70, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="pwm_AXILiteS_s_axi_U">pwm_AXILiteS_s_axi, 2, 0, 116, 110</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_s_fu_147_p2">+, 0, 0, 23, 16, 1</column>
<column name="tmp_9_5_fu_200_p2">and, 0, 0, 13, 6, 6</column>
<column name="tmp_fu_178_p2">and, 0, 0, 13, 6, 6</column>
<column name="grp_fu_127_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_2_fu_142_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="tmp_4_1_fu_137_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="out_V">select, 0, 0, 6, 1, 2</column>
<column name="tmp1_fu_172_p2">xor, 0, 0, 13, 6, 2</column>
<column name="tmp2_fu_194_p2">xor, 0, 0, 13, 6, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">47, 10, 1, 10</column>
<column name="m_V_address0">38, 7, 3, 21</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="accumulator_V">16, 0, 16, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="m_V_load_1_reg_230">16, 0, 16, 0</column>
<column name="out_p_V">6, 0, 6, 0</column>
<column name="reg_123">16, 0, 16, 0</column>
<column name="tmp_2_reg_292">1, 0, 1, 0</column>
<column name="tmp_4_1_reg_257">1, 0, 1, 0</column>
<column name="tmp_4_2_reg_267">1, 0, 1, 0</column>
<column name="tmp_4_3_reg_277">1, 0, 1, 0</column>
<column name="tmp_4_4_reg_282">1, 0, 1, 0</column>
<column name="tmp_4_5_reg_287">1, 0, 1, 0</column>
<column name="tmp_4_reg_252">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, pwm, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, pwm, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, pwm, return value</column>
<column name="out_V">out, 6, ap_none, out_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">2.43</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'t.V', pwm.cpp:60">load, 0.00, 0.00, -, -, -, -, -, -, -, -, &apos;accumulator_V&apos;, -, -</column>
<column name="'tmp_4', pwm.cpp:60">icmp, 2.43, 2.43, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
