// Seed: 1013887077
module module_0;
  always force id_1 = id_1;
endmodule
module module_1;
  reg id_1;
  always @(1 or posedge ~({id_1, id_1, 1'd0} == id_1))
    if (id_1) begin
      id_1 <= 1;
    end
  module_0();
endmodule
module module_2 (
    input tri0 id_0,
    output tri0 id_1,
    inout tri0 id_2,
    input tri id_3,
    output supply0 id_4,
    output wor id_5,
    output wor id_6
);
  wire id_8;
  module_0();
  assign id_4 = id_0;
endmodule
