#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 11:23:54 2020
# Process ID: 14268
# Current directory: C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1
# Command line: vivado.exe -log Camera_Demo.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Camera_Demo.tcl -notrace
# Log file: C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1/Camera_Demo.vdi
# Journal file: C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Camera_Demo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/94305/Desktop/prototype1/IP_Core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/94305/Desktop/LED_Demo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 288.660 ; gain = 29.684
Command: link_design -top Camera_Demo -part xc7s15ftgb196-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'Mini_HDMI_Driver'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/LED_Demo_0/LED_Demo_0.dcp' for cell 'RGB_LED'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'scancolor1/clk_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.dcp' for cell 'scancolor1/MIPI_Trans_Driver/Data_Read'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.dcp' for cell 'scancolor1/MIPI_Trans_Driver/Data_To_Csi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'scancolor1/MIPI_Trans_Driver/camera_clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/RAM_Line/RAM_Line.dcp' for cell 'scancolor1/MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/AXIS_Data_RAM/AXIS_Data_RAM.dcp' for cell 'scancolor1/MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'vg/pic_1_ROM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'vg/pic_2_rom'
INFO: [Netlist 29-17] Analyzing 541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. scancolor1/MIPI_Trans_Driver/camera_clock/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, scancolor1/clk_10/inst/clkin1_ibufg, from the path connected to top-level port: i_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'scancolor1/MIPI_Trans_Driver/camera_clock/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'scancolor1/clk_10/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0'
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'scancolor1/MIPI_Trans_Driver/Data_To_Csi/U0'
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'scancolor1/MIPI_Trans_Driver/Data_Read/U0'
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'scancolor1/MIPI_Trans_Driver/Data_Read/U0'
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'Mini_HDMI_Driver/U0'
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'Mini_HDMI_Driver/U0'
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'RGB_LED/inst/clk_10/inst'
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'RGB_LED/inst/clk_10/inst'
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'scancolor1/clk_10/inst'
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'scancolor1/clk_10/inst'
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'RGB_LED/inst/clk_10/inst'
WARNING: [Vivado 12-584] No ports matched 'clk_in1'. [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_in1]'. [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_in1'. [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports clk_in1]'. [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1014.055 ; gain = 407.941
CRITICAL WARNING: [Vivado 12-4739] set_input_jitter:No valid object(s) found for '-clock [get_clocks -of_objects [get_ports clk_in1]]'. [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'RGB_LED/inst/clk_10/inst'
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'scancolor1/clk_10/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'scancolor1/clk_10/inst'
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'scancolor1/MIPI_Trans_Driver/camera_clock/inst'
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'scancolor1/MIPI_Trans_Driver/camera_clock/inst'
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'scancolor1/MIPI_Trans_Driver/camera_clock/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:57]
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'scancolor1/MIPI_Trans_Driver/camera_clock/inst'
Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc] for cell 'RGB_LED/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc:6]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc:8]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc:11]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc:12]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PULLDOWN', because the property does not exist for objects of type 'pin'. [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc:14]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PULLDOWN', because the property does not exist for objects of type 'pin'. [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc:15]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/constrs_1/new/system.xdc] for cell 'RGB_LED/inst'
Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'RGB_LED/inst/clk_10/inst'
Finished Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'RGB_LED/inst/clk_10/inst'
Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'scancolor1/clk_10/inst'
Finished Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'scancolor1/clk_10/inst'
Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'RGB_LED/inst/clk_10/inst'
Finished Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'RGB_LED/inst/clk_10/inst'
Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'scancolor1/clk_10/inst'
Finished Parsing XDC File [c:/Users/94305/Desktop/Users/94305/Desktop/LED_Demo/LED_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'scancolor1/clk_10/inst'
Parsing XDC File [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:50]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/D'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:50]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C]'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:50]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:51]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Data_Read/U0/clock_upd_req_reg/D'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:51]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/err_req_reg/C]'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:51]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_reg/C'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:53]
WARNING: [Vivado 12-508] No pins matched 'MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_buff_reg[0]/D'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:53]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_pins MIPI_Trans_Driver/Driver_Csi_To_Dvp0/frame_start_reg/C]'. [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc:53]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/94305/Desktop/project7_30/seaColorScan.srcs/constrs_1/new/system.xdc]
Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'Mini_HDMI_Driver/U0'
Finished Parsing XDC File [c:/Users/94305/Desktop/project7_30/seaColorScan.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'Mini_HDMI_Driver/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1028.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

25 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1028.215 ; gain = 734.859
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1028.215 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 16608bbe0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.776 . Memory (MB): peak = 1035.348 ; gain = 7.133

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cf76e603

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.859 . Memory (MB): peak = 1121.875 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15e78c340

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1121.875 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d2d282c2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1121.875 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 63 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net Mini_HDMI_Driver/U0/PixelClkIO
INFO: [Opt 31-194] Inserted BUFG Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net Mini_HDMI_Driver/U0/SerialClkIO
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 184fccc27

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1121.875 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2acbb4b29

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1121.875 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2acbb4b29

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1121.875 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              10  |                                              3  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |              63  |                                              1  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1121.875 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2acbb4b29

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1121.875 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.307 | TNS=-287.657 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 12 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 165471c81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1315.813 ; gain = 0.000
Ending Power Optimization Task | Checksum: 165471c81

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.813 ; gain = 193.938

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1bd10e771

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1315.813 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1bd10e771

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1315.813 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1315.813 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1bd10e771

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1315.813 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 13 Warnings, 13 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1315.813 ; gain = 287.598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1315.813 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1315.813 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1315.813 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1/Camera_Demo_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Camera_Demo_drc_opted.rpt -pb Camera_Demo_drc_opted.pb -rpx Camera_Demo_drc_opted.rpx
Command: report_drc -file Camera_Demo_drc_opted.rpt -pb Camera_Demo_drc_opted.pb -rpx Camera_Demo_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1/Camera_Demo_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1315.813 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1315.813 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17802ea1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1315.813 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'kj1/FSM_onehot_luminance[2]_i_2' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	FSM_onehot_luminance_reg[1] {FDRE}
	FSM_onehot_luminance_reg[2] {FDRE}
	FSM_onehot_luminance_reg[0] {FDRE}
	stateNext_reg[1] {FDRE}
	stateNext_reg[0] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 126cffef0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1556cd5e1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1556cd5e1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1315.813 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1556cd5e1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14d924be2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1315.813 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19f86b985

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1315.813 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d539969d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d539969d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f8a61ee3

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 190371eea

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cfe5b2db

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 173d32f4a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:37 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13f8fe7ee

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1731bf9ed

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1bf192f14

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1cd0dcd59

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 1315.813 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1cd0dcd59

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2750976f5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2750976f5

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 1315.813 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-14.799. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 126e671c8

Time (s): cpu = 00:01:42 ; elapsed = 00:01:29 . Memory (MB): peak = 1315.813 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 126e671c8

Time (s): cpu = 00:01:42 ; elapsed = 00:01:29 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 126e671c8

Time (s): cpu = 00:01:42 ; elapsed = 00:01:29 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 126e671c8

Time (s): cpu = 00:01:42 ; elapsed = 00:01:29 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1315.813 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: f8fcc589

Time (s): cpu = 00:01:42 ; elapsed = 00:01:29 . Memory (MB): peak = 1315.813 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f8fcc589

Time (s): cpu = 00:01:42 ; elapsed = 00:01:30 . Memory (MB): peak = 1315.813 ; gain = 0.000
Ending Placer Task | Checksum: cd471bb5

Time (s): cpu = 00:01:42 ; elapsed = 00:01:30 . Memory (MB): peak = 1315.813 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 14 Warnings, 13 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:34 . Memory (MB): peak = 1315.813 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1315.813 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1315.813 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1315.813 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1/Camera_Demo_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Camera_Demo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1315.813 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Camera_Demo_utilization_placed.rpt -pb Camera_Demo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Camera_Demo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1315.813 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3e259cc3 ConstDB: 0 ShapeSum: 8f217ef2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ed742b4c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1315.813 ; gain = 0.000
Post Restoration Checksum: NetGraph: 55e236f1 NumContArr: 9791f45b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ed742b4c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ed742b4c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ed742b4c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1315.813 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: faf9914f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1315.813 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.060| TNS=-443.234| WHS=-2.104 | THS=-103.227|

Phase 2 Router Initialization | Checksum: 12602fbd3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20efbc135

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1260
 Number of Nodes with overlaps = 306
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.060| TNS=-563.544| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 220a348ad

Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.060| TNS=-543.949| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1005e6d54

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1315.813 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1005e6d54

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: cb0657ef

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1315.813 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.060| TNS=-535.204| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f86eb862

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f86eb862

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1315.813 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: f86eb862

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e58fca57

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 1315.813 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.060| TNS=-515.514| WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: b94e98aa

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 1315.813 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: b94e98aa

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.99131 %
  Global Horizontal Routing Utilization  = 8.14076 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y42 -> INT_L_X18Y42

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: fd9632a4

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fd9632a4

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 151f6a9ae

Time (s): cpu = 00:01:10 ; elapsed = 00:00:52 . Memory (MB): peak = 1315.813 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-15.060| TNS=-515.514| WHS=0.011  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 151f6a9ae

Time (s): cpu = 00:01:10 ; elapsed = 00:00:52 . Memory (MB): peak = 1315.813 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:10 ; elapsed = 00:00:52 . Memory (MB): peak = 1315.813 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 15 Warnings, 13 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:57 . Memory (MB): peak = 1315.813 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1315.813 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1315.813 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1315.813 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1/Camera_Demo_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Camera_Demo_drc_routed.rpt -pb Camera_Demo_drc_routed.pb -rpx Camera_Demo_drc_routed.rpx
Command: report_drc -file Camera_Demo_drc_routed.rpt -pb Camera_Demo_drc_routed.pb -rpx Camera_Demo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1/Camera_Demo_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1315.813 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file Camera_Demo_methodology_drc_routed.rpt -pb Camera_Demo_methodology_drc_routed.pb -rpx Camera_Demo_methodology_drc_routed.rpx
Command: report_methodology -file Camera_Demo_methodology_drc_routed.rpt -pb Camera_Demo_methodology_drc_routed.pb -rpx Camera_Demo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1/Camera_Demo_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1315.813 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Camera_Demo_power_routed.rpt -pb Camera_Demo_power_summary_routed.pb -rpx Camera_Demo_power_routed.rpx
Command: report_power -file Camera_Demo_power_routed.rpt -pb Camera_Demo_power_summary_routed.pb -rpx Camera_Demo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 15 Warnings, 13 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1315.813 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Camera_Demo_route_status.rpt -pb Camera_Demo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Camera_Demo_timing_summary_routed.rpt -pb Camera_Demo_timing_summary_routed.pb -rpx Camera_Demo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Camera_Demo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Camera_Demo_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Camera_Demo_bus_skew_routed.rpt -pb Camera_Demo_bus_skew_routed.pb -rpx Camera_Demo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 11:28:16 2020...
#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 11:28:42 2020
# Process ID: 1184
# Current directory: C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1
# Command line: vivado.exe -log Camera_Demo.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Camera_Demo.tcl -notrace
# Log file: C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1/Camera_Demo.vdi
# Journal file: C:/Users/94305/Desktop/project7_30/seaColorScan.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Camera_Demo.tcl -notrace
Command: open_checkpoint Camera_Demo_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 247.188 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 530 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'scancolor1/MIPI_Trans_Driver/camera_clock/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'scancolor1/clk_10/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 982.609 ; gain = 1.535
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 982.609 ; gain = 1.535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 982.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 983.137 ; gain = 735.949
Command: write_bitstream -force Camera_Demo.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer scancolor1/Camera_IIC_SDA_IOBUF/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-1] Input pipelining: DSP vg/Address_reg input vg/Address_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vg/Address_reg input vg/Address_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC PDRC-153] Gated clock check: Net kj1/CLK is a gated clock net sourced by a combinational pin kj1/FSM_onehot_luminance[2]_i_2/O, cell kj1/FSM_onehot_luminance[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT kj1/FSM_onehot_luminance[2]_i_2 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
FSM_onehot_luminance_reg[0], FSM_onehot_luminance_reg[1], FSM_onehot_luminance_reg[2], stateNext_reg[0], stateNext_reg[1], stateNext_reg[2], stateNext_reg[3], stateNext_reg[4], and stateNext_reg[5]
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Camera_Demo.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1451.832 ; gain = 468.695
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 11:30:03 2020...
