Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr  9 20:34:25 2022
| Host         : Laptop-G5-5590 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SystemNEO430_wrapper_timing_summary_routed.rpt -pb SystemNEO430_wrapper_timing_summary_routed.pb -rpx SystemNEO430_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SystemNEO430_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.588        0.000                      0                  867        0.051        0.000                      0                  867        3.750        0.000                       0                   370  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.588        0.000                      0                  842        0.051        0.000                      0                  842        3.750        0.000                       0                   370  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.088        0.000                      0                   25        0.729        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.909ns  (logic 3.306ns (37.109%)  route 5.603ns (62.891%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.558     5.079    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X13Y50         FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=89, routed)          1.181     6.716    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[26]_0[9]
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.840 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10/O
                         net (fo=1, routed)           0.763     7.603    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.236 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.236    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.350 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.350    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.621 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_4/CO[0]
                         net (fo=3, routed)           0.326     8.947    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.373     9.320 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.566     9.886    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    10.554 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/O[2]
                         net (fo=2, routed)           0.329    10.883    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_2_0[2]
    SLICE_X10Y53         LUT6 (Prop_lut6_I3_O)        0.301    11.184 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_5/O
                         net (fo=1, routed)           0.432    11.616    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_5_n_0
    SLICE_X10Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.740 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_4/O
                         net (fo=1, routed)           0.466    12.206    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_4_n_0
    SLICE_X10Y52         LUT5 (Prop_lut5_I3_O)        0.124    12.330 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_2/O
                         net (fo=5, routed)           0.878    13.208    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_2_n_0
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.118    13.326 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_18/O
                         net (fo=7, routed)           0.662    13.988    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/cpu_bus[wdata][2]
    RAMB18_X0Y21         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.482    14.823    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/clk_i
    RAMB18_X0Y21         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/CLKARDCLK
                         clock pessimism              0.258    15.081    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.470    14.576    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -13.988    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 3.374ns (37.919%)  route 5.524ns (62.081%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.558     5.079    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X13Y50         FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=89, routed)          1.181     6.716    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[26]_0[9]
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.840 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10/O
                         net (fo=1, routed)           0.763     7.603    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.236 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.236    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.350 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.350    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.621 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_4/CO[0]
                         net (fo=3, routed)           0.326     8.947    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.373     9.320 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.566     9.886    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732    10.618 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/O[3]
                         net (fo=2, routed)           0.599    11.217    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_2_0[3]
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.307    11.524 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_5/O
                         net (fo=1, routed)           0.263    11.787    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_5_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I5_O)        0.124    11.911 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_4/O
                         net (fo=1, routed)           0.425    12.336    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_4_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I4_O)        0.124    12.460 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_2/O
                         net (fo=5, routed)           0.649    13.109    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_2_n_0
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.116    13.225 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_17/O
                         net (fo=7, routed)           0.752    13.977    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/cpu_bus[wdata][3]
    RAMB18_X0Y20         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.482    14.823    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/clk_i
    RAMB18_X0Y20         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg/CLKARDCLK
                         clock pessimism              0.258    15.081    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.445    14.601    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.868ns  (logic 3.306ns (37.278%)  route 5.562ns (62.722%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.558     5.079    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X13Y50         FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=89, routed)          1.181     6.716    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[26]_0[9]
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.840 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10/O
                         net (fo=1, routed)           0.763     7.603    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.236 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.236    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.350 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.350    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.621 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_4/CO[0]
                         net (fo=3, routed)           0.326     8.947    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.373     9.320 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.566     9.886    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    10.554 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/O[2]
                         net (fo=2, routed)           0.329    10.883    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_2_0[2]
    SLICE_X10Y53         LUT6 (Prop_lut6_I3_O)        0.301    11.184 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_5/O
                         net (fo=1, routed)           0.432    11.616    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_5_n_0
    SLICE_X10Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.740 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_4/O
                         net (fo=1, routed)           0.466    12.206    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_4_n_0
    SLICE_X10Y52         LUT5 (Prop_lut5_I3_O)        0.124    12.330 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_2/O
                         net (fo=5, routed)           0.878    13.208    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_2_n_0
    SLICE_X7Y47          LUT3 (Prop_lut3_I0_O)        0.118    13.326 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_18/O
                         net (fo=7, routed)           0.621    13.947    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/cpu_bus[wdata][2]
    RAMB18_X0Y20         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.482    14.823    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/clk_i
    RAMB18_X0Y20         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg/CLKARDCLK
                         clock pessimism              0.258    15.081    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.470    14.576    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -13.947    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 3.474ns (39.213%)  route 5.385ns (60.787%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.558     5.079    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X13Y50         FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=89, routed)          1.181     6.716    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[26]_0[9]
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.840 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10/O
                         net (fo=1, routed)           0.763     7.603    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.236 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.236    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.350 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.350    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.621 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_4/CO[0]
                         net (fo=3, routed)           0.326     8.947    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.373     9.320 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.566     9.886    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.523 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.523    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.838 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_12_12_i_6/O[3]
                         net (fo=3, routed)           0.517    11.354    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_1[3]
    SLICE_X9Y55          LUT6 (Prop_lut6_I4_O)        0.307    11.661 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_4/O
                         net (fo=1, routed)           0.403    12.065    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_4_n_0
    SLICE_X9Y55          LUT5 (Prop_lut5_I2_O)        0.124    12.189 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2/O
                         net (fo=5, routed)           0.850    13.039    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_n_0
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.120    13.159 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_13/O
                         net (fo=7, routed)           0.779    13.938    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/cpu_bus[wdata][7]
    RAMB18_X0Y21         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.482    14.823    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/clk_i
    RAMB18_X0Y21         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/CLKARDCLK
                         clock pessimism              0.258    15.081    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.444    14.602    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -13.938    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_h_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 3.312ns (36.874%)  route 5.670ns (63.126%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.558     5.079    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X13Y50         FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=89, routed)          1.181     6.716    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[26]_0[9]
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.840 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10/O
                         net (fo=1, routed)           0.763     7.603    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.236 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.236    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.350 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.350    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.621 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_4/CO[0]
                         net (fo=3, routed)           0.326     8.947    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.373     9.320 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.566     9.886    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    10.554 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/O[2]
                         net (fo=2, routed)           0.329    10.883    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_2_0[2]
    SLICE_X10Y53         LUT6 (Prop_lut6_I3_O)        0.301    11.184 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_5/O
                         net (fo=1, routed)           0.432    11.616    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_5_n_0
    SLICE_X10Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.740 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_4/O
                         net (fo=1, routed)           0.466    12.206    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_4_n_0
    SLICE_X10Y52         LUT5 (Prop_lut5_I3_O)        0.124    12.330 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_2/O
                         net (fo=5, routed)           0.878    13.208    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_10_10_i_2_n_0
    SLICE_X7Y47          LUT3 (Prop_lut3_I2_O)        0.124    13.332 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_h_reg_i_6/O
                         net (fo=6, routed)           0.729    14.061    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/cpu_bus[wdata][10]
    RAMB18_X0Y18         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_h_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.494    14.835    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/clk_i
    RAMB18_X0Y18         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_h_reg/CLKARDCLK
                         clock pessimism              0.180    15.015    
                         clock uncertainty           -0.035    14.979    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241    14.738    SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_h_reg
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -14.061    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.836ns  (logic 3.374ns (38.185%)  route 5.462ns (61.815%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.558     5.079    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X13Y50         FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=89, routed)          1.181     6.716    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[26]_0[9]
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.840 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10/O
                         net (fo=1, routed)           0.763     7.603    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.236 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.236    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.350 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.350    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.621 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_4/CO[0]
                         net (fo=3, routed)           0.326     8.947    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.373     9.320 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.566     9.886    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732    10.618 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/O[3]
                         net (fo=2, routed)           0.599    11.217    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_2_0[3]
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.307    11.524 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_5/O
                         net (fo=1, routed)           0.263    11.787    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_5_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I5_O)        0.124    11.911 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_4/O
                         net (fo=1, routed)           0.425    12.336    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_4_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I4_O)        0.124    12.460 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_2/O
                         net (fo=5, routed)           0.649    13.109    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_2_n_0
    SLICE_X6Y48          LUT3 (Prop_lut3_I0_O)        0.116    13.225 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_17/O
                         net (fo=7, routed)           0.690    13.915    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/cpu_bus[wdata][3]
    RAMB18_X0Y21         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.482    14.823    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/clk_i
    RAMB18_X0Y21         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/CLKARDCLK
                         clock pessimism              0.258    15.081    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.445    14.601    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -13.915    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 3.726ns (40.097%)  route 5.566ns (59.903%))
  Logic Levels:           12  (CARRY4=5 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.558     5.079    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X13Y50         FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=89, routed)          1.181     6.716    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[26]_0[9]
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.840 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10/O
                         net (fo=1, routed)           0.763     7.603    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.236 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.236    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.350 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.350    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.621 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_4/CO[0]
                         net (fo=3, routed)           0.326     8.947    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.373     9.320 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.566     9.886    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.523 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.523    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.838 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_12_12_i_6/O[3]
                         net (fo=3, routed)           0.517    11.354    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_1[3]
    SLICE_X9Y55          LUT6 (Prop_lut6_I4_O)        0.307    11.661 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_4/O
                         net (fo=1, routed)           0.403    12.065    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_4_n_0
    SLICE_X9Y55          LUT5 (Prop_lut5_I2_O)        0.124    12.189 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2/O
                         net (fo=5, routed)           0.679    12.868    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I1_O)        0.124    12.992 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg[1]_i_3/O
                         net (fo=1, routed)           0.666    13.658    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg[1]_i_3_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I3_O)        0.124    13.782 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg[1]_i_2/O
                         net (fo=2, routed)           0.465    14.247    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg[1]_i_2_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I1_O)        0.124    14.371 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.371    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/D[0]
    SLICE_X10Y50         FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.442    14.783    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X10Y50         FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y50         FDCE (Setup_fdce_C_D)        0.077    15.083    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -14.371    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_h_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 2.884ns (33.204%)  route 5.802ns (66.796%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.558     5.079    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X13Y50         FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=89, routed)          1.181     6.716    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[26]_0[9]
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.840 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10/O
                         net (fo=1, routed)           0.763     7.603    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.236 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.236    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.350 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.350    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.621 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_4/CO[0]
                         net (fo=3, routed)           0.326     8.947    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.373     9.320 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.566     9.886    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    10.262 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/O[0]
                         net (fo=2, routed)           0.484    10.746    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_11_11_i_2_0[0]
    SLICE_X10Y55         LUT6 (Prop_lut6_I4_O)        0.295    11.041 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_8_8_i_3/O
                         net (fo=1, routed)           0.613    11.654    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_8_8_i_3_n_0
    SLICE_X10Y55         LUT5 (Prop_lut5_I0_O)        0.124    11.778 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_8_8_i_2/O
                         net (fo=5, routed)           1.012    12.790    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_8_8_i_2_n_0
    SLICE_X7Y48          LUT3 (Prop_lut3_I2_O)        0.118    12.908 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_h_reg_i_8/O
                         net (fo=6, routed)           0.857    13.764    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/cpu_bus[wdata][8]
    RAMB18_X0Y19         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_h_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.494    14.835    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/clk_i
    RAMB18_X0Y19         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_h_reg/CLKARDCLK
                         clock pessimism              0.180    15.015    
                         clock uncertainty           -0.035    14.979    
    RAMB18_X0Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.443    14.536    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_h_reg
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                         -13.764    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 3.392ns (38.768%)  route 5.357ns (61.232%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.558     5.079    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X13Y50         FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=89, routed)          1.181     6.716    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[26]_0[9]
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.840 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10/O
                         net (fo=1, routed)           0.763     7.603    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.236 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.236    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.350 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.350    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.621 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_4/CO[0]
                         net (fo=3, routed)           0.326     8.947    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.373     9.320 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.566     9.886    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.523 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.523    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.762 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_12_12_i_6/O[2]
                         net (fo=2, routed)           0.308    11.070    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_1[2]
    SLICE_X9Y54          LUT6 (Prop_lut6_I4_O)        0.301    11.371 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_27/O
                         net (fo=1, routed)           0.541    11.912    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_27_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I0_O)        0.124    12.036 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_26/O
                         net (fo=5, routed)           0.872    12.908    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_26_n_0
    SLICE_X7Y49          LUT3 (Prop_lut3_I0_O)        0.120    13.028 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_14/O
                         net (fo=6, routed)           0.800    13.828    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/cpu_bus[wdata][6]
    RAMB18_X0Y21         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.482    14.823    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/clk_i
    RAMB18_X0Y21         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/CLKARDCLK
                         clock pessimism              0.258    15.081    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.444    14.602    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -13.828    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 3.364ns (38.451%)  route 5.385ns (61.549%))
  Logic Levels:           10  (CARRY4=5 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.558     5.079    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X13Y50         FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[16]/Q
                         net (fo=89, routed)          1.181     6.716    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[26]_0[9]
    SLICE_X11Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.840 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10/O
                         net (fo=1, routed)           0.763     7.603    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_10_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     8.236 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.236    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_0_0_i_6_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.350 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.350    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_7_7_i_5_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.621 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/sreg_reg[0]_i_4/CO[0]
                         net (fo=3, routed)           0.326     8.947    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/CO[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I5_O)        0.373     9.320 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11/O
                         net (fo=1, routed)           0.566     9.886    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_11_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    10.523 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.523    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_8_8_i_7_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.742 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/reg_file_reg_0_15_12_12_i_6/O[0]
                         net (fo=2, routed)           0.308    11.050    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_15_15_i_2_1[0]
    SLICE_X9Y52          LUT6 (Prop_lut6_I4_O)        0.295    11.345 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_12_12_i_3/O
                         net (fo=1, routed)           0.402    11.747    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_12_12_i_3_n_0
    SLICE_X9Y52          LUT5 (Prop_lut5_I0_O)        0.124    11.871 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_12_12_i_2/O
                         net (fo=5, routed)           0.958    12.829    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/reg_file_reg_0_15_12_12_i_2_n_0
    SLICE_X7Y49          LUT3 (Prop_lut3_I0_O)        0.118    12.947 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/imem_file_ram_l_reg_i_16/O
                         net (fo=7, routed)           0.880    13.828    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/cpu_bus[wdata][4]
    RAMB18_X0Y21         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.482    14.823    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/clk_i
    RAMB18_X0Y21         RAMB18E1                                     r  SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/CLKARDCLK
                         clock pessimism              0.258    15.081    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.443    14.603    SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -13.828    
  -------------------------------------------------------------------
                         slack                                  0.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/ctrl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.959%)  route 0.236ns (53.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.594     1.477    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X2Y50          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/ctrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/ctrl_reg[4]/Q
                         net (fo=4, routed)           0.236     1.877    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/ctrl_reg_n_0_[4]
    SLICE_X2Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.922 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o[4]_i_1/O
                         net (fo=1, routed)           0.000     1.922    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o[4]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.867     1.994    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X2Y49          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o_reg[4]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.121     1.871    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.210ns (45.112%)  route 0.256ns (54.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.594     1.477    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X2Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_reg_reg[1]/Q
                         net (fo=1, routed)           0.256     1.897    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_reg_reg_n_0_[1]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.046     1.943 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.943    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o[1]_i_1_n_0
    SLICE_X2Y49          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.867     1.994    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X2Y49          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o_reg[1]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.131     1.881    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.227%)  route 0.244ns (56.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.592     1.475    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X4Y51          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_buf_reg[1]/Q
                         net (fo=4, routed)           0.244     1.861    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_buf_reg[1]_0[0]
    SLICE_X4Y47          LUT6 (Prop_lut6_I1_O)        0.045     1.906 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_start_i_1/O
                         net (fo=1, routed)           0.000     1.906    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_start_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.865     1.992    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X4Y47          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_start_reg/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.092     1.840    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_start_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.198%)  route 0.277ns (59.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.592     1.475    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X4Y51          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_buf_reg[1]/Q
                         net (fo=4, routed)           0.277     1.893    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_buf_reg[1]_0[0]
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.045     1.938 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.938    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec[0]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.865     1.992    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X4Y47          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec_reg[0]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.092     1.840    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.098%)  route 0.278ns (59.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.592     1.475    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X4Y51          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_buf_reg[1]/Q
                         net (fo=4, routed)           0.278     1.894    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_buf_reg[1]_0[0]
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.045     1.939 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec[1]_i_1/O
                         net (fo=1, routed)           0.000     1.939    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec[1]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.865     1.992    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X4Y47          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec_reg[1]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.092     1.840    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/irq_vec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/ctrl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.209ns (41.476%)  route 0.295ns (58.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.594     1.477    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X2Y50          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/ctrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/ctrl_reg[2]/Q
                         net (fo=4, routed)           0.295     1.936    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/ctrl_reg_n_0_[2]
    SLICE_X2Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.981 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.981    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o[2]_i_1__0_n_0
    SLICE_X2Y49          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.867     1.994    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X2Y49          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o_reg[2]/C
                         clock pessimism             -0.244     1.750    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.121     1.871    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/op_b_ff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.625%)  route 0.198ns (58.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.567     1.450    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X13Y49         FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[14]/Q
                         net (fo=16, routed)          0.198     1.789    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/op_b_ff_reg[0]_0[1]
    SLICE_X13Y53         FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/op_b_ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.833     1.961    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/clk_i
    SLICE_X13Y53         FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/op_b_ff_reg[0]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X13Y53         FDRE (Hold_fdre_C_CE)       -0.039     1.678    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/op_b_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/op_a_ff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.483%)  route 0.235ns (62.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.567     1.450    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X13Y49         FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/ctrl_reg[13]/Q
                         net (fo=16, routed)          0.235     1.826    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/op_b_ff_reg[0]_0[0]
    SLICE_X12Y52         FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/op_a_ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.834     1.962    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/clk_i
    SLICE_X12Y52         FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/op_a_ff_reg[3]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X12Y52         FDRE (Hold_fdre_C_CE)       -0.016     1.702    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_alu_inst/op_a_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.593     1.476    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X3Y54          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[7]/Q
                         net (fo=6, routed)           0.101     1.719    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg_n_0_[7]
    SLICE_X2Y54          LUT6 (Prop_lut6_I1_O)        0.045     1.764 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.764    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt[5]_i_1_n_0
    SLICE_X2Y54          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.863     1.991    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X2Y54          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[5]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.120     1.609    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_baud_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_bitcnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.276%)  route 0.075ns (28.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.594     1.477    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X0Y51          FDSE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDSE (Prop_fdse_C_Q)         0.141     1.618 f  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_bitcnt_reg[1]/Q
                         net (fo=5, routed)           0.075     1.693    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_bitcnt_reg[1]
    SLICE_X1Y51          LUT6 (Prop_lut6_I3_O)        0.045     1.738 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_done_i_1/O
                         net (fo=1, routed)           0.000     1.738    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_done_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.864     1.992    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X1Y51          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_done_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.092     1.582    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_tx_done_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHz_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   SystemNEO430_i/neo430_top_0/U0/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18   SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_h_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y20   SystemNEO430_i/neo430_top_0/U0/neo430_dmem_inst/dmem_file_l_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y19   SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_h_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y21   SystemNEO430_i/neo430_top_0/U0/neo430_imem_inst/imem_file_ram_l_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_100MHz_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y51    SystemNEO430_i/neo430_top_0/U0/clk_div_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y51    SystemNEO430_i/neo430_top_0/U0/clk_div_ff_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y51    SystemNEO430_i/neo430_top_0/U0/clk_div_ff_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y51    SystemNEO430_i/neo430_top_0/U0/clk_div_ff_reg[1]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y45   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y45   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y46   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y45   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y45   SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_13_13/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.580ns (17.579%)  route 2.719ns (82.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.145    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.801     6.402    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.124     6.526 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.918     8.444    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[4]_2
    SLICE_X15Y48         FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.451    14.792    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X15Y48         FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X15Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.174ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.580ns (17.579%)  route 2.719ns (82.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.145    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.801     6.402    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.124     6.526 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.918     8.444    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[4]_2
    SLICE_X14Y48         FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.451    14.792    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X14Y48         FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X14Y48         FDCE (Recov_fdce_C_CLR)     -0.319    14.618    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  6.174    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.580ns (18.369%)  route 2.578ns (81.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.145    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.801     6.402    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.124     6.526 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.777     8.302    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[4]_2
    SLICE_X15Y47         FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.451    14.792    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X15Y47         FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X15Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.580ns (19.598%)  route 2.380ns (80.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.145    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.801     6.402    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.124     6.526 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.579     8.104    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[4]_2
    SLICE_X14Y46         FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.450    14.791    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X14Y46         FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X14Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.617    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.580ns (19.598%)  route 2.380ns (80.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.145    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.801     6.402    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.124     6.526 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.579     8.104    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[4]_2
    SLICE_X14Y46         FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.450    14.791    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/clk_i
    SLICE_X14Y46         FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X14Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.617    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.580ns (20.687%)  route 2.224ns (79.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.145    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.801     6.402    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.124     6.526 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.423     7.949    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]
    SLICE_X11Y45         FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.451    14.792    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X11Y45         FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                  6.583    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.580ns (20.687%)  route 2.224ns (79.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.145    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.801     6.402    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.124     6.526 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.423     7.949    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]
    SLICE_X11Y45         FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.451    14.792    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X11Y45         FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[15]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y45         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -7.949    
  -------------------------------------------------------------------
                         slack                                  6.583    

Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.580ns (20.296%)  route 2.278ns (79.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.145    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.801     6.402    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.124     6.526 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.477     8.003    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]
    SLICE_X10Y49         FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.452    14.793    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X10Y49         FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X10Y49         FDCE (Recov_fdce_C_CLR)     -0.319    14.619    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.580ns (21.703%)  route 2.092ns (78.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.145    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.801     6.402    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.124     6.526 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.291     7.817    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]
    SLICE_X11Y47         FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.452    14.793    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X11Y47         FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X11Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.533    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  6.716    

Slack (MET) :             6.774ns  (required time - arrival time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.580ns (21.633%)  route 2.101ns (78.367%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.624     5.145    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.801     6.402    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.124     6.526 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          1.300     7.826    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]
    SLICE_X9Y50          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.441    14.782    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X9Y50          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y50          FDCE (Recov_fdce_C_CLR)     -0.405    14.600    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  6.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.186ns (20.507%)  route 0.721ns (79.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.592     1.475    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.278     1.894    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.045     1.939 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.443     2.382    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]
    SLICE_X10Y48         FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.837     1.964    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X10Y48         FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X10Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.653    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.414%)  route 0.772ns (80.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.592     1.475    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.278     1.894    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.045     1.939 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.494     2.433    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/rst_gen_reg[3]
    SLICE_X12Y46         FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.836     1.963    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/clk_i
    SLICE_X12Y46         FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X12Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.170%)  route 0.553ns (74.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.592     1.475    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.278     1.894    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.045     1.939 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.275     2.214    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_112
    SLICE_X3Y53          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.863     1.991    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y53          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[10]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X3Y53          FDCE (Remov_fdce_C_CLR)     -0.092     1.421    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.170%)  route 0.553ns (74.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.592     1.475    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.278     1.894    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.045     1.939 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.275     2.214    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_112
    SLICE_X3Y53          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.863     1.991    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y53          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[11]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X3Y53          FDCE (Remov_fdce_C_CLR)     -0.092     1.421    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.170%)  route 0.553ns (74.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.592     1.475    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.278     1.894    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.045     1.939 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.275     2.214    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_112
    SLICE_X3Y53          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.863     1.991    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y53          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[8]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X3Y53          FDCE (Remov_fdce_C_CLR)     -0.092     1.421    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.170%)  route 0.553ns (74.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.592     1.475    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.278     1.894    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.045     1.939 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.275     2.214    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_112
    SLICE_X3Y53          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.863     1.991    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y53          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[9]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X3Y53          FDCE (Remov_fdce_C_CLR)     -0.092     1.421    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.154%)  route 0.617ns (76.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.592     1.475    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.278     1.894    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.045     1.939 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.339     2.279    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_112
    SLICE_X3Y52          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.864     1.992    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y52          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[4]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y52          FDCE (Remov_fdce_C_CLR)     -0.092     1.422    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.154%)  route 0.617ns (76.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.592     1.475    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.278     1.894    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.045     1.939 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.339     2.279    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_112
    SLICE_X3Y52          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.864     1.992    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y52          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[5]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y52          FDCE (Remov_fdce_C_CLR)     -0.092     1.422    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.154%)  route 0.617ns (76.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.592     1.475    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.278     1.894    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.045     1.939 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.339     2.279    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_112
    SLICE_X3Y52          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.864     1.992    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y52          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[6]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y52          FDCE (Remov_fdce_C_CLR)     -0.092     1.422    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SystemNEO430_i/neo430_top_0/U0/clk_div_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.154%)  route 0.617ns (76.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.592     1.475    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X4Y52          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  SystemNEO430_i/neo430_top_0/U0/rst_gen_reg[3]/Q
                         net (fo=1, routed)           0.278     1.894    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]_0[0]
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.045     1.939 f  SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst/neo430_reg_file_inst/FSM_sequential_state[4]_i_3/O
                         net (fo=25, routed)          0.339     2.279    SystemNEO430_i/neo430_top_0/U0/neo430_cpu_inst_n_112
    SLICE_X3Y52          FDCE                                         f  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.864     1.992    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X3Y52          FDCE                                         r  SystemNEO430_i/neo430_top_0/U0/clk_div_reg[7]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X3Y52          FDCE (Remov_fdce_C_CLR)     -0.092     1.422    SystemNEO430_i/neo430_top_0/U0/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.856    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.804ns  (logic 4.334ns (44.211%)  route 5.469ns (55.789%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.638     5.159    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X0Y44          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/Q
                         net (fo=16, routed)          0.862     6.477    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/p_0_in
    SLICE_X3Y45          LUT3 (Prop_lut3_I1_O)        0.149     6.626 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[15]_INST_0/O
                         net (fo=1, routed)           4.608    11.234    LED_o_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.729    14.963 r  LED_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.963    LED_o[15]
    L1                                                                r  LED_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.426ns  (logic 4.334ns (45.979%)  route 5.092ns (54.021%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.638     5.159    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X3Y46          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/Q
                         net (fo=16, routed)          1.002     6.617    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm
    SLICE_X5Y44          LUT3 (Prop_lut3_I2_O)        0.152     6.769 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[12]_INST_0/O
                         net (fo=1, routed)           4.090    10.859    LED_o_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.726    14.586 r  LED_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.586    LED_o[12]
    P3                                                                r  LED_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.297ns  (logic 4.087ns (43.966%)  route 5.209ns (56.034%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.638     5.159    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X0Y44          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/Q
                         net (fo=16, routed)          0.857     6.472    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/p_0_in
    SLICE_X3Y45          LUT3 (Prop_lut3_I1_O)        0.124     6.596 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[13]_INST_0/O
                         net (fo=1, routed)           4.352    10.949    LED_o_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    14.456 r  LED_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.456    LED_o[13]
    N3                                                                r  LED_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.065ns  (logic 4.328ns (47.746%)  route 4.737ns (52.254%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.638     5.159    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X0Y44          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/Q
                         net (fo=16, routed)          0.857     6.472    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/p_0_in
    SLICE_X3Y45          LUT3 (Prop_lut3_I1_O)        0.154     6.626 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[14]_INST_0/O
                         net (fo=1, routed)           3.880    10.506    LED_o_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.718    14.225 r  LED_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.225    LED_o[14]
    P1                                                                r  LED_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.022ns  (logic 4.318ns (47.861%)  route 4.704ns (52.139%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.638     5.159    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X3Y46          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/Q
                         net (fo=16, routed)          1.181     6.796    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm
    SLICE_X5Y44          LUT3 (Prop_lut3_I2_O)        0.152     6.948 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[9]_INST_0/O
                         net (fo=1, routed)           3.524    10.472    LED_o_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.710    14.182 r  LED_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.182    LED_o[9]
    V3                                                                r  LED_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.943ns  (logic 4.105ns (45.908%)  route 4.837ns (54.092%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.638     5.159    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X3Y46          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/Q
                         net (fo=16, routed)          1.181     6.796    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm
    SLICE_X5Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.920 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[10]_INST_0/O
                         net (fo=1, routed)           3.657    10.576    LED_o_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    14.102 r  LED_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.102    LED_o[10]
    W3                                                                r  LED_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.910ns  (logic 4.084ns (45.835%)  route 4.826ns (54.165%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.638     5.159    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X3Y46          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/Q
                         net (fo=16, routed)          1.002     6.617    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm
    SLICE_X5Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.741 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[11]_INST_0/O
                         net (fo=1, routed)           3.824    10.565    LED_o_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    14.069 r  LED_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.069    LED_o[11]
    U3                                                                r  LED_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.701ns  (logic 4.277ns (49.152%)  route 4.424ns (50.848%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.639     5.160    SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/clk_i
    SLICE_X2Y47          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.478     5.638 r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[7]/Q
                         net (fo=2, routed)           1.129     6.767    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[15][7]
    SLICE_X0Y44          LUT3 (Prop_lut3_I0_O)        0.298     7.065 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[7]_INST_0/O
                         net (fo=1, routed)           3.295    10.360    LED_o_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.861 r  LED_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.861    LED_o[7]
    V14                                                               r  LED_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.363ns  (logic 4.319ns (51.646%)  route 4.044ns (48.354%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.638     5.159    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X0Y44          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/Q
                         net (fo=16, routed)          0.865     6.481    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/p_0_in
    SLICE_X0Y45          LUT3 (Prop_lut3_I1_O)        0.154     6.635 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[6]_INST_0/O
                         net (fo=1, routed)           3.179     9.813    LED_o_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.709    13.522 r  LED_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.522    LED_o[6]
    U14                                                               r  LED_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.264ns  (logic 4.312ns (52.177%)  route 3.952ns (47.823%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.638     5.159    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X3Y46          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/Q
                         net (fo=16, routed)          0.818     6.433    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm
    SLICE_X0Y44          LUT3 (Prop_lut3_I2_O)        0.150     6.583 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[8]_INST_0/O
                         net (fo=1, routed)           3.135     9.718    LED_o_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.706    13.424 r  LED_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.424    LED_o[8]
    V13                                                               r  LED_o[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.417ns (72.102%)  route 0.548ns (27.898%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.595     1.478    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X0Y44          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/Q
                         net (fo=16, routed)          0.206     1.825    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/p_0_in
    SLICE_X0Y45          LUT3 (Prop_lut3_I1_O)        0.045     1.870 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[1]_INST_0/O
                         net (fo=1, routed)           0.342     2.212    LED_o_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.443 r  LED_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.443    LED_o[1]
    E19                                                               r  LED_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.400ns (60.886%)  route 0.899ns (39.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.593     1.476    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X0Y55          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_txd_o_reg/Q
                         net (fo=1, routed)           0.899     2.503    UART_TX_o_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.272     3.775 r  UART_TX_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.775    UART_TX_o
    A18                                                               r  UART_TX_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.396ns (60.139%)  route 0.925ns (39.861%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.595     1.478    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X0Y44          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/Q
                         net (fo=16, routed)          0.207     1.826    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/p_0_in
    SLICE_X0Y45          LUT3 (Prop_lut3_I1_O)        0.045     1.871 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[3]_INST_0/O
                         net (fo=1, routed)           0.718     2.589    LED_o_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.800 r  LED_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.800    LED_o[3]
    V19                                                               r  LED_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.453ns (61.625%)  route 0.905ns (38.375%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.595     1.478    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X0Y44          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/Q
                         net (fo=16, routed)          0.206     1.825    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/p_0_in
    SLICE_X0Y45          LUT3 (Prop_lut3_I1_O)        0.048     1.873 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[2]_INST_0/O
                         net (fo=1, routed)           0.699     2.572    LED_o_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.264     3.836 r  LED_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.836    LED_o[2]
    U19                                                               r  LED_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.467ns (59.295%)  route 1.007ns (40.705%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.595     1.478    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X0Y44          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/Q
                         net (fo=16, routed)          0.207     1.826    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/p_0_in
    SLICE_X0Y45          LUT3 (Prop_lut3_I1_O)        0.049     1.875 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[4]_INST_0/O
                         net (fo=1, routed)           0.800     2.675    LED_o_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.277     3.952 r  LED_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.952    LED_o[4]
    W18                                                               r  LED_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.392ns (52.872%)  route 1.241ns (47.128%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.595     1.478    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X3Y46          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     1.619 f  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/Q
                         net (fo=16, routed)          0.228     1.847    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm
    SLICE_X3Y45          LUT3 (Prop_lut3_I2_O)        0.045     1.892 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[0]_INST_0/O
                         net (fo=1, routed)           1.013     2.905    LED_o_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.111 r  LED_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.111    LED_o[0]
    U16                                                               r  LED_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.656ns  (logic 1.402ns (52.778%)  route 1.254ns (47.222%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.595     1.478    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X3Y46          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     1.619 f  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm_reg/Q
                         net (fo=16, routed)          0.286     1.905    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_pwm
    SLICE_X0Y45          LUT3 (Prop_lut3_I2_O)        0.045     1.950 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[5]_INST_0/O
                         net (fo=1, routed)           0.968     2.918    LED_o_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     4.134 r  LED_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.134    LED_o[5]
    U15                                                               r  LED_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.667ns  (logic 1.388ns (52.032%)  route 1.279ns (47.968%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.595     1.478    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X0Y44          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/Q
                         net (fo=16, routed)          0.257     1.877    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/p_0_in
    SLICE_X0Y44          LUT3 (Prop_lut3_I1_O)        0.045     1.922 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[7]_INST_0/O
                         net (fo=1, routed)           1.022     2.944    LED_o_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     4.145 r  LED_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.145    LED_o[7]
    V14                                                               r  LED_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.683ns  (logic 1.452ns (54.119%)  route 1.231ns (45.881%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.595     1.478    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/clk_i
    SLICE_X0Y44          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/pwm_out_reg[3]/Q
                         net (fo=16, routed)          0.257     1.877    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/p_0_in
    SLICE_X0Y44          LUT3 (Prop_lut3_I1_O)        0.044     1.921 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[8]_INST_0/O
                         net (fo=1, routed)           0.974     2.894    LED_o_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.267     4.161 r  LED_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.161    LED_o[8]
    V13                                                               r  LED_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.721ns  (logic 1.524ns (56.020%)  route 1.197ns (43.980%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.596     1.479    SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/clk_i
    SLICE_X2Y47          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.148     1.627 r  SystemNEO430_i/neo430_top_0/U0/neo430_gpio_inst_true.neo430_gpio_inst/dout_reg[6]/Q
                         net (fo=2, routed)           0.209     1.836    SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[15][6]
    SLICE_X0Y45          LUT3 (Prop_lut3_I0_O)        0.104     1.940 r  SystemNEO430_i/neo430_top_0/U0/neo430_pwm_inst_true.neo430_pwm_inst/gpio_o[6]_INST_0/O
                         net (fo=1, routed)           0.988     2.928    LED_o_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.272     4.200 r  LED_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.200    LED_o[6]
    U14                                                               r  LED_o[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX_i
                            (input port)
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.358ns  (logic 1.456ns (33.416%)  route 2.902ns (66.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  UART_RX_i (IN)
                         net (fo=0)                   0.000     0.000    UART_RX_i
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  UART_RX_i_IBUF_inst/O
                         net (fo=1, routed)           2.902     4.358    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rxd_i
    SLICE_X0Y55          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.509     4.850    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X0Y55          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_sync_reg[4]/C

Slack:                    inf
  Source:                 RST_i
                            (input port)
  Destination:            SystemNEO430_i/neo430_top_0/U0/rst_i_sync0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.312ns  (logic 1.441ns (43.523%)  route 1.870ns (56.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST_i (IN)
                         net (fo=0)                   0.000     0.000    RST_i
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_i_IBUF_inst/O
                         net (fo=1, routed)           1.870     3.312    SystemNEO430_i/neo430_top_0/U0/rst_i
    SLICE_X0Y50          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_i_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.510     4.851    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X0Y50          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_i_sync0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_i
                            (input port)
  Destination:            SystemNEO430_i/neo430_top_0/U0/rst_i_sync0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.210ns (22.013%)  route 0.742ns (77.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST_i (IN)
                         net (fo=0)                   0.000     0.000    RST_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  RST_i_IBUF_inst/O
                         net (fo=1, routed)           0.742     0.952    SystemNEO430_i/neo430_top_0/U0/rst_i
    SLICE_X0Y50          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_i_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.864     1.992    SystemNEO430_i/neo430_top_0/U0/clk_i
    SLICE_X0Y50          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/rst_i_sync0_reg/C

Slack:                    inf
  Source:                 UART_RX_i
                            (input port)
  Destination:            SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.224ns (15.630%)  route 1.211ns (84.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  UART_RX_i (IN)
                         net (fo=0)                   0.000     0.000    UART_RX_i
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  UART_RX_i_IBUF_inst/O
                         net (fo=1, routed)           1.211     1.435    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rxd_i
    SLICE_X0Y55          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_100MHz_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_100MHz_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_100MHz_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_100MHz_i_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.863     1.991    SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/clk_i
    SLICE_X0Y55          FDRE                                         r  SystemNEO430_i/neo430_top_0/U0/neo430_uart_inst_true.neo430_uart_inst/uart_rx_sync_reg[4]/C





