Warning (10268): Verilog HDL information at register_file.sv(17): always construct contains both blocking and non-blocking assignments File: C:/Users/mollyle/EE469/Lab1/register_file.sv Line: 17
