Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Dec 23 23:00:47 2018
| Host         : Aurora-St-Plus running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: CLOCK_GEN_Inst/Seg_Counter_reg[17]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: CLOCK_GEN_Inst/User_Counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEB_Array[0].DEBOUNCER_Inst/Q1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEB_Array[0].DEBOUNCER_Inst/Q2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEB_Array[0].DEBOUNCER_Inst/Q3_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DEB_Array[1].DEBOUNCER_Inst/Q1_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DEB_Array[1].DEBOUNCER_Inst/Q2_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DEB_Array[1].DEBOUNCER_Inst/Q3_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEB_Array[2].DEBOUNCER_Inst/Q1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEB_Array[2].DEBOUNCER_Inst/Q2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEB_Array[2].DEBOUNCER_Inst/Q3_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_DATA_reg[9]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_OPCODE_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_OPCODE_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_GFX_OPCODE_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_Secure_Mode_Enable_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_sequential_State_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_sequential_State_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_sequential_State_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: FSM_Inst/FSM_sequential_State_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 176 pins that are not constrained for maximum delay. (HIGH)

 There are 14 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.501        0.000                      0                   26        0.133        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.501        0.000                      0                   26        0.133        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 1.696ns (69.645%)  route 0.739ns (30.355%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/Q
                         net (fo=1, routed)           0.739     6.585    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.089 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.090    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.441    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.764 r  CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.764    CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1_n_6
    SLICE_X2Y103         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589    15.011    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y103         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[17]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y103         FDRE (Setup_fdre_C_D)        0.109    15.265    CLOCK_GEN_Inst/Seg_Counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.605ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 1.592ns (68.291%)  route 0.739ns (31.709%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/Q
                         net (fo=1, routed)           0.739     6.585    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.089 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.090    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.441 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.441    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.660 r  CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.660    CLOCK_GEN_Inst/Seg_Counter_reg[16]_i_1_n_7
    SLICE_X2Y103         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.589    15.011    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y103         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[16]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y103         FDRE (Setup_fdre_C_D)        0.109    15.265    CLOCK_GEN_Inst/Seg_Counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  7.605    

Slack (MET) :             7.619ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 1.579ns (68.113%)  route 0.739ns (31.887%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/Q
                         net (fo=1, routed)           0.739     6.585    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.089 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.090    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.647 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.647    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_6
    SLICE_X2Y102         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y102         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[13]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y102         FDRE (Setup_fdre_C_D)        0.109    15.266    CLOCK_GEN_Inst/Seg_Counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  7.619    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.571ns (68.003%)  route 0.739ns (31.997%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/Q
                         net (fo=1, routed)           0.739     6.585    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.089 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.090    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.639 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.639    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_4
    SLICE_X2Y102         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y102         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y102         FDRE (Setup_fdre_C_D)        0.109    15.266    CLOCK_GEN_Inst/Seg_Counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.703ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.495ns (66.914%)  route 0.739ns (33.086%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/Q
                         net (fo=1, routed)           0.739     6.585    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.089 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.090    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.563 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.563    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_5
    SLICE_X2Y102         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y102         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[14]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y102         FDRE (Setup_fdre_C_D)        0.109    15.266    CLOCK_GEN_Inst/Seg_Counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  7.703    

Slack (MET) :             7.723ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 1.475ns (66.616%)  route 0.739ns (33.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/Q
                         net (fo=1, routed)           0.739     6.585    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.089 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.090    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.324    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.543 r  CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.543    CLOCK_GEN_Inst/Seg_Counter_reg[12]_i_1_n_7
    SLICE_X2Y102         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y102         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[12]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y102         FDRE (Setup_fdre_C_D)        0.109    15.266    CLOCK_GEN_Inst/Seg_Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  7.723    

Slack (MET) :             7.736ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 1.462ns (66.418%)  route 0.739ns (33.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/Q
                         net (fo=1, routed)           0.739     6.585    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.089 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.090    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.530 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.530    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_6
    SLICE_X2Y101         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y101         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[9]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y101         FDRE (Setup_fdre_C_D)        0.109    15.266    CLOCK_GEN_Inst/Seg_Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  7.736    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 1.454ns (66.296%)  route 0.739ns (33.704%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/Q
                         net (fo=1, routed)           0.739     6.585    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.089 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.090    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.522 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.522    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_4
    SLICE_X2Y101         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y101         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[11]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y101         FDRE (Setup_fdre_C_D)        0.109    15.266    CLOCK_GEN_Inst/Seg_Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.378ns (65.086%)  route 0.739ns (34.914%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/Q
                         net (fo=1, routed)           0.739     6.585    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.089 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.090    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.446 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.446    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_5
    SLICE_X2Y101         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y101         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[10]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y101         FDRE (Setup_fdre_C_D)        0.109    15.266    CLOCK_GEN_Inst/Seg_Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             7.840ns  (required time - arrival time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 1.358ns (64.753%)  route 0.739ns (35.247%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.726     5.329    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  CLOCK_GEN_Inst/Seg_Counter_reg[2]/Q
                         net (fo=1, routed)           0.739     6.585    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.089 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.090    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.207 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.207    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.426 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.426    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_7
    SLICE_X2Y101         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y101         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[8]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y101         FDRE (Setup_fdre_C_D)        0.109    15.266    CLOCK_GEN_Inst/Seg_Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  7.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 RAND_GEN_Inst/LFSR_Reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_GEN_Inst/LFSR_Reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    RAND_GEN_Inst/CLK
    SLICE_X7Y99          FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RAND_GEN_Inst/LFSR_Reg_reg[0]/Q
                         net (fo=2, routed)           0.067     1.731    RAND_GEN_Inst/LFSR_Reg_reg_n_0_[0]
    SLICE_X7Y99          FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    RAND_GEN_Inst/CLK
    SLICE_X7Y99          FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[1]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.075     1.598    RAND_GEN_Inst/LFSR_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.407ns (71.304%)  route 0.164ns (28.696%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  CLOCK_GEN_Inst/Seg_Counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.851    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[0]
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.896 r  CLOCK_GEN_Inst/Seg_Counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.896    CLOCK_GEN_Inst/Seg_Counter[0]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.041 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.042    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.095 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.095    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y100         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    CLOCK_GEN_Inst/Seg_Counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.420ns (71.943%)  route 0.164ns (28.057%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  CLOCK_GEN_Inst/Seg_Counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.851    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[0]
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.896 r  CLOCK_GEN_Inst/Seg_Counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.896    CLOCK_GEN_Inst/Seg_Counter[0]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.041 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.042    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.108 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.108    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y100         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    CLOCK_GEN_Inst/Seg_Counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 RAND_GEN_Inst/LFSR_Reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_GEN_Inst/LFSR_Reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (64.896%)  route 0.069ns (35.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    RAND_GEN_Inst/CLK
    SLICE_X7Y99          FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  RAND_GEN_Inst/LFSR_Reg_reg[1]/Q
                         net (fo=2, routed)           0.069     1.721    RAND_GEN_Inst/LFSR_Reg_reg_n_0_[1]
    SLICE_X7Y99          FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    RAND_GEN_Inst/CLK
    SLICE_X7Y99          FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[2]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)        -0.007     1.516    RAND_GEN_Inst/LFSR_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.443ns (73.006%)  route 0.164ns (26.994%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  CLOCK_GEN_Inst/Seg_Counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.851    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[0]
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.896 r  CLOCK_GEN_Inst/Seg_Counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.896    CLOCK_GEN_Inst/Seg_Counter[0]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.041 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.042    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.131 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.131    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_6
    SLICE_X2Y100         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y100         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    CLOCK_GEN_Inst/Seg_Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.445ns (73.095%)  route 0.164ns (26.905%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  CLOCK_GEN_Inst/Seg_Counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.851    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[0]
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.896 r  CLOCK_GEN_Inst/Seg_Counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.896    CLOCK_GEN_Inst/Seg_Counter[0]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.041 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.042    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.133 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.133    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_4
    SLICE_X2Y100         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y100         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[7]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    CLOCK_GEN_Inst/Seg_Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 RAND_GEN_Inst/LFSR_Reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_GEN_Inst/LFSR_Reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.217%)  route 0.140ns (49.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    RAND_GEN_Inst/CLK
    SLICE_X7Y99          FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RAND_GEN_Inst/LFSR_Reg_reg[4]/Q
                         net (fo=3, routed)           0.140     1.804    RAND_GEN_Inst/LFSR_Reg_reg_n_0_[4]
    SLICE_X7Y99          FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    RAND_GEN_Inst/CLK
    SLICE_X7Y99          FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[5]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.071     1.594    RAND_GEN_Inst/LFSR_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.447ns (73.183%)  route 0.164ns (26.817%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  CLOCK_GEN_Inst/Seg_Counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.851    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[0]
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.896 r  CLOCK_GEN_Inst/Seg_Counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.896    CLOCK_GEN_Inst/Seg_Counter[0]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.041 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.042    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.082 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.082    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.135 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.135    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_7
    SLICE_X2Y101         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y101         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    CLOCK_GEN_Inst/Seg_Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 RAND_GEN_Inst/LFSR_Reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_GEN_Inst/LFSR_Reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.092%)  route 0.125ns (46.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.604     1.523    RAND_GEN_Inst/CLK
    SLICE_X7Y99          FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  RAND_GEN_Inst/LFSR_Reg_reg[3]/Q
                         net (fo=2, routed)           0.125     1.789    RAND_GEN_Inst/LFSR_Reg_reg_n_0_[3]
    SLICE_X7Y99          FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    RAND_GEN_Inst/CLK
    SLICE_X7Y99          FDRE                                         r  RAND_GEN_Inst/LFSR_Reg_reg[4]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.047     1.570    RAND_GEN_Inst/LFSR_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_GEN_Inst/Seg_Counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.460ns (73.742%)  route 0.164ns (26.258%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.605     1.524    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y99          FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 f  CLOCK_GEN_Inst/Seg_Counter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.851    CLOCK_GEN_Inst/Seg_Counter_reg_n_0_[0]
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.896 r  CLOCK_GEN_Inst/Seg_Counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.896    CLOCK_GEN_Inst/Seg_Counter[0]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.041 r  CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.042    CLOCK_GEN_Inst/Seg_Counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.082 r  CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.082    CLOCK_GEN_Inst/Seg_Counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.148 r  CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.148    CLOCK_GEN_Inst/Seg_Counter_reg[8]_i_1_n_5
    SLICE_X2Y101         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    CLOCK_GEN_Inst/CLK100MHZ
    SLICE_X2Y101         FDRE                                         r  CLOCK_GEN_Inst/Seg_Counter_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    CLOCK_GEN_Inst/Seg_Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    CLOCK_GEN_Inst/Seg_Counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    CLOCK_GEN_Inst/Seg_Counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    CLOCK_GEN_Inst/Seg_Counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    CLOCK_GEN_Inst/Seg_Counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    CLOCK_GEN_Inst/Seg_Counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y103    CLOCK_GEN_Inst/Seg_Counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y103    CLOCK_GEN_Inst/Seg_Counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    CLOCK_GEN_Inst/Seg_Counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    CLOCK_GEN_Inst/Seg_Counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    CLOCK_GEN_Inst/Seg_Counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    CLOCK_GEN_Inst/Seg_Counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    CLOCK_GEN_Inst/Seg_Counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    CLOCK_GEN_Inst/Seg_Counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    CLOCK_GEN_Inst/Seg_Counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    CLOCK_GEN_Inst/Seg_Counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    CLOCK_GEN_Inst/Seg_Counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     CLOCK_GEN_Inst/Seg_Counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    CLOCK_GEN_Inst/Seg_Counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    CLOCK_GEN_Inst/Seg_Counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    CLOCK_GEN_Inst/Seg_Counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    CLOCK_GEN_Inst/Seg_Counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    CLOCK_GEN_Inst/Seg_Counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102    CLOCK_GEN_Inst/Seg_Counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    CLOCK_GEN_Inst/Seg_Counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103    CLOCK_GEN_Inst/Seg_Counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     CLOCK_GEN_Inst/Seg_Counter_reg[1]/C



