
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">

<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="X-UA-Compatible" content="IE=Edge" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>Reference &#8212; MyHDL 0.10 documentation</title>
    <link rel="stylesheet" href="../_static/myhdl.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
    <script type="text/javascript" src="../_static/jquery.js"></script>
    <script type="text/javascript" src="../_static/underscore.js"></script>
    <script type="text/javascript" src="../_static/doctools.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="What’s new in MyHDL 0.10" href="../whatsnew/0.10.html" />
    <link rel="prev" title="Conversion examples" href="conversion_examples.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
<div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
<a href="http://www.myhdl.org">
    <img src="../_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
</a>
</div>



      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">MyHDL</a></h1>








<h3>Navigation</h3>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="index.html">The MyHDL manual</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="preface.html">Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="background.html">Background information</a></li>
<li class="toctree-l2"><a class="reference internal" href="intro.html">Introduction to MyHDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="hwtypes.html">Hardware-oriented types</a></li>
<li class="toctree-l2"><a class="reference internal" href="structure.html">Structural modeling</a></li>
<li class="toctree-l2"><a class="reference internal" href="rtl.html">RTL modeling</a></li>
<li class="toctree-l2"><a class="reference internal" href="highlevel.html">High level modeling</a></li>
<li class="toctree-l2"><a class="reference internal" href="unittest.html">Unit testing</a></li>
<li class="toctree-l2"><a class="reference internal" href="cosimulation.html">Co-simulation with Verilog</a></li>
<li class="toctree-l2"><a class="reference internal" href="conversion.html">Conversion to Verilog and VHDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="conversion_examples.html">Conversion examples</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Reference</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../whatsnew/0.10.html">What’s new in MyHDL 0.10</a></li>
<li class="toctree-l1"><a class="reference internal" href="../python3.html">Python 3 Support</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../whatsnew/0.9.html">What’s new in MyHDL 0.9</a></li>
<li class="toctree-l1"><a class="reference internal" href="../whatsnew/0.8.html">What’s new in MyHDL 0.8</a></li>
<li class="toctree-l1"><a class="reference internal" href="../whatsnew/0.7.html">What’s new in MyHDL 0.7</a></li>
<li class="toctree-l1"><a class="reference internal" href="../whatsnew/0.6.html">What’s new in MyHDL 0.6</a></li>
<li class="toctree-l1"><a class="reference internal" href="../whatsnew/0.5.html">What’s new in MyHDL 0.5</a></li>
<li class="toctree-l1"><a class="reference internal" href="../whatsnew/0.4.html">What’s new in MyHDL&nbsp;0.4: Conversion to Verilog</a></li>
<li class="toctree-l1"><a class="reference internal" href="../whatsnew/0.3.html">What’s New in MyHDL&nbsp;0.3</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../index.html">Documentation overview</a><ul>
  <li><a href="index.html">The MyHDL manual</a><ul>
      <li>Previous: <a href="conversion_examples.html" title="previous chapter">Conversion examples</a></li>
      <li>Next: <a href="../whatsnew/0.10.html" title="next chapter">What’s new in MyHDL 0.10</a></li>
  </ul></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="Go" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    </div>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <span class="target" id="module-myhdl"></span><div class="section" id="reference">
<span id="ref"></span><h1>Reference<a class="headerlink" href="#reference" title="Permalink to this headline">¶</a></h1>
<p>MyHDL is implemented as a Python package called <a class="reference internal" href="#module-myhdl" title="myhdl"><code class="xref py py-mod docutils literal notranslate"><span class="pre">myhdl</span></code></a>. This chapter
describes the objects that are exported by this package.</p>
<div class="section" id="simulation">
<span id="ref-sim"></span><h2>Simulation<a class="headerlink" href="#simulation" title="Permalink to this headline">¶</a></h2>
<div class="section" id="the-simulation-class">
<span id="ref-simclass"></span><h3>The <a class="reference internal" href="#myhdl.Simulation" title="myhdl.Simulation"><code class="xref py py-class docutils literal notranslate"><span class="pre">Simulation</span></code></a> class<a class="headerlink" href="#the-simulation-class" title="Permalink to this headline">¶</a></h3>
<dl class="class">
<dt id="myhdl.Simulation">
<em class="property">class </em><code class="descname">Simulation</code><span class="sig-paren">(</span><em>arg</em><span class="optional">[</span>, <em>arg ...</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.Simulation" title="Permalink to this definition">¶</a></dt>
<dd><p>Class to construct a new simulation. Each argument should be a MyHDL instance.
In MyHDL, an instance is recursively defined as being either a sequence of
instances, or a MyHDL generator, or a Cosimulation object. See section
<a class="reference internal" href="#ref-gen"><span class="std std-ref">MyHDL generators and trigger objects</span></a> for the definition of MyHDL generators and their interaction with
a <a class="reference internal" href="#myhdl.Simulation" title="myhdl.Simulation"><code class="xref py py-class docutils literal notranslate"><span class="pre">Simulation</span></code></a> object.  See Section <a class="reference internal" href="#ref-cosim"><span class="std std-ref">Co-simulation</span></a> for the
<a class="reference internal" href="#myhdl.Cosimulation" title="myhdl.Cosimulation"><code class="xref py py-class docutils literal notranslate"><span class="pre">Cosimulation</span></code></a> object.  At most one <a class="reference internal" href="#myhdl.Cosimulation" title="myhdl.Cosimulation"><code class="xref py py-class docutils literal notranslate"><span class="pre">Cosimulation</span></code></a> object can be
passed to a <a class="reference internal" href="#myhdl.Simulation" title="myhdl.Simulation"><code class="xref py py-class docutils literal notranslate"><span class="pre">Simulation</span></code></a> constructor.</p>
</dd></dl>

<p>A <a class="reference internal" href="#myhdl.Simulation" title="myhdl.Simulation"><code class="xref py py-class docutils literal notranslate"><span class="pre">Simulation</span></code></a> object has the following method:</p>
<dl class="method">
<dt id="myhdl.Simulation.run">
<code class="descclassname">Simulation.</code><code class="descname">run</code><span class="sig-paren">(</span><span class="optional">[</span><em>duration</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.Simulation.run" title="Permalink to this definition">¶</a></dt>
<dd><p>Run the simulation forever (by default) or for a specified duration.</p>
</dd></dl>

<dl class="method">
<dt id="myhdl.Simulation.quit">
<code class="descclassname">Simulation.</code><code class="descname">quit</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.Simulation.quit" title="Permalink to this definition">¶</a></dt>
<dd><p>Quit the simulation after it has run for a specified duration. The method should
be called (the simulation instance must be quit) before another simulation
instance is created. The method is called by default when the simulation is run
forever.</p>
</dd></dl>

</div>
<div class="section" id="simulation-support-functions">
<span id="ref-simsupport"></span><h3>Simulation support functions<a class="headerlink" href="#simulation-support-functions" title="Permalink to this headline">¶</a></h3>
<dl class="function">
<dt id="myhdl.now">
<code class="descname">now</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.now" title="Permalink to this definition">¶</a></dt>
<dd><p>Returns the current simulation time.</p>
</dd></dl>

<dl class="exception">
<dt id="myhdl.StopSimulation">
<em class="property">exception </em><code class="descname">StopSimulation</code><a class="headerlink" href="#myhdl.StopSimulation" title="Permalink to this definition">¶</a></dt>
<dd><p>Base exception that is caught by the <code class="docutils literal notranslate"><span class="pre">Simulation.run()</span></code> method to stop a
simulation.</p>
</dd></dl>

</div>
<div class="section" id="waveform-tracing">
<span id="ref-trace"></span><h3>Waveform tracing<a class="headerlink" href="#waveform-tracing" title="Permalink to this headline">¶</a></h3>
<dl class="function">
<dt id="myhdl.traceSignals">
<code class="descname">traceSignals</code><span class="sig-paren">(</span><em>func [, *args] [, **kwargs]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.traceSignals" title="Permalink to this definition">¶</a></dt>
<dd><p>Enables signal tracing to a VCD file for waveform viewing. <em>func</em> is a function
that returns an instance. <a class="reference internal" href="#myhdl.traceSignals" title="myhdl.traceSignals"><code class="xref py py-func docutils literal notranslate"><span class="pre">traceSignals</span></code></a> calls <em>func</em> under its control
and passes <em>*args</em> and <em>**kwargs</em> to the call. In this way, it finds the
hierarchy and the signals to be traced.</p>
<p>The return value is the same as would be returned by the call <code class="docutils literal notranslate"><span class="pre">func(*args,</span>
<span class="pre">**kwargs)</span></code>.  The top-level instance name and the basename of the VCD output
filename is <code class="docutils literal notranslate"><span class="pre">func.func_name</span></code> by default. If the VCD file exists already, it
will be moved to a backup file by attaching a timestamp to it, before creating
the new file.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">traceSignals</span></code> callable has the following attribute:</p>
<dl class="attribute">
<dt id="myhdl.name">
<code class="descname">name</code><a class="headerlink" href="#myhdl.name" title="Permalink to this definition">¶</a></dt>
<dd><p>This attribute is used to overwrite the default top-level instance name and the
basename of the VCD output filename.</p>
</dd></dl>

<dl class="attribute">
<dt id="myhdl.directory">
<code class="descname">directory</code><a class="headerlink" href="#myhdl.directory" title="Permalink to this definition">¶</a></dt>
<dd><p>This attribute is used to set the directory to which VCD files are written. By
default, the current working directory is used.</p>
</dd></dl>

<dl class="attribute">
<dt id="myhdl.filename">
<code class="descname">filename</code><a class="headerlink" href="#myhdl.filename" title="Permalink to this definition">¶</a></dt>
<dd><p>This attribute is used to set the filename to which VCD files are written. By
default, the name attribbute is used.</p>
</dd></dl>

<dl class="attribute">
<dt id="myhdl.timescale">
<code class="descname">timescale</code><a class="headerlink" href="#myhdl.timescale" title="Permalink to this definition">¶</a></dt>
<dd><p>This attribute is used to set the timescale corresponding to unit steps,
according to the VCD format. The assigned value should be a string.
The default timescale is “1ns”.</p>
</dd></dl>

</dd></dl>

</div>
</div>
<div class="section" id="modeling">
<span id="ref-model"></span><h2>Modeling<a class="headerlink" href="#modeling" title="Permalink to this headline">¶</a></h2>
<div class="section" id="the-block-decorator">
<span id="ref-block"></span><h3>The <cite>block</cite> decorator<a class="headerlink" href="#the-block-decorator" title="Permalink to this headline">¶</a></h3>
<dl class="function">
<dt id="myhdl.block">
<code class="descname">block</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.block" title="Permalink to this definition">¶</a></dt>
<dd><p>The <cite>block</cite> decorator enables a method-based API which is more consistent,
simplifies implementation, and reduces the size of the <cite>myhdl</cite> namespace.</p>
<p>The methods work on block instances, created by calling a function decorated
with the <cite>block</cite> decorator:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="nd">@block</span>
<span class="k">def</span> <span class="nf">myblock</span><span class="p">(</span><span class="o">&lt;</span><span class="n">ports</span><span class="o">&gt;</span><span class="p">):</span>
<span class="o">...</span>
<span class="k">return</span> <span class="o">&lt;</span><span class="n">instances</span><span class="o">&gt;</span>

<span class="n">inst</span> <span class="o">=</span> <span class="n">myblock</span><span class="p">(</span><span class="o">&lt;</span><span class="n">port</span><span class="o">-</span><span class="n">associations</span><span class="o">&gt;</span><span class="p">)</span>
<span class="c1"># inst supports the methods of the block instance API</span>
</pre></div>
</div>
</dd></dl>

<p>The API on a block instance looks as follows:</p>
<dl class="method">
<dt>
<code class="descname">&lt;block_instance&gt;.run_sim(duration=None)</code></dt>
<dd><p>Run a simulation “forever” (default) or for a specified duration.</p>
</dd></dl>

<dl class="method">
<dt>
<code class="descname">&lt;block_instance&gt;.config_sim(backend='myhdl', trace=False)</code></dt>
<dd><p>Optional simulation configuration:</p>
<p><em>backend</em>: Defaults to ‘myhdl</p>
<p><em>trace</em>: Enable waveform tracing, default False.</p>
</dd></dl>

<dl class="method">
<dt>
<code class="descname">&lt;block_instance&gt;.quit_sim()</code></dt>
<dd><p>Quit an active simulation. This is method is currently required because
only a single simulation can be active.</p>
</dd></dl>

<dl class="method">
<dt>
<code class="descname">&lt;block_instance&gt;.convert(hdl='Verilog', **kwargs)</code></dt>
<dd><p>Converts MyHDL code to a target HDL.</p>
<p><em>hdl</em>: ‘VHDL’ or ‘Verilog’. Defaults to Verilog.</p>
<p>Supported keyword arguments:</p>
<p><em>path</em>: Destination folder. Defaults to current working dir.</p>
<p><em>name</em>: Module and output file name. Defaults to <cite>self.mod.__name__</cite>.</p>
<p><em>trace</em>: Whether the testbench should dump all signal waveforms. Defaults to False.</p>
<p><em>testbench</em>: Verilog only. Specifies whether a testbench should be created.  Defaults to True.</p>
<p><em>timescale</em>: timescale parameter. Defaults to ‘1ns/10ps’. Verilog only.</p>
</dd></dl>

<dl class="method">
<dt>
<code class="descname">&lt;block_instance&gt;.verify_convert()</code></dt>
<dd><p>Verify conversion output, by comparing target HDL simulation log with MyHDL simulation log.</p>
</dd></dl>

<dl class="method">
<dt>
<code class="descname">&lt;block_instance&gt;.analyze_convert()</code></dt>
<dd><p>Analyze conversion output by compilation with target HDL compiler.</p>
</dd></dl>

</div>
<div class="section" id="signals">
<span id="ref-sig"></span><h3>Signals<a class="headerlink" href="#signals" title="Permalink to this headline">¶</a></h3>
<div class="section" id="the-signaltype-type">
<h4>The <a class="reference internal" href="#myhdl.SignalType" title="myhdl.SignalType"><code class="xref py py-class docutils literal notranslate"><span class="pre">SignalType</span></code></a> type<a class="headerlink" href="#the-signaltype-type" title="Permalink to this headline">¶</a></h4>
<dl class="class">
<dt id="myhdl.SignalType">
<em class="property">class </em><code class="descname">SignalType</code><a class="headerlink" href="#myhdl.SignalType" title="Permalink to this definition">¶</a></dt>
<dd><p>This type is the abstract base type of all signals. It is not used to construct
signals, but it can be used to check whether an object is a signal.</p>
</dd></dl>

</div>
<div class="section" id="regular-signals">
<h4>Regular signals<a class="headerlink" href="#regular-signals" title="Permalink to this headline">¶</a></h4>
<dl class="class">
<dt id="myhdl.Signal">
<em class="property">class </em><code class="descname">Signal</code><span class="sig-paren">(</span><em>[val=None] [, delay=0]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.Signal" title="Permalink to this definition">¶</a></dt>
<dd><p>This class is used to construct a new signal and to initialize its value to
<em>val</em>. Optionally, a delay can be specified.</p>
<p>A <a class="reference internal" href="#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a> object has the following attributes:</p>
<blockquote>
<div><dl class="attribute">
<dt id="myhdl.Signal.posedge">
<code class="descname">posedge</code><a class="headerlink" href="#myhdl.Signal.posedge" title="Permalink to this definition">¶</a></dt>
<dd><p>Attribute that represents the positive edge of a signal, to be used in
sensitivity lists.</p>
</dd></dl>

<dl class="attribute">
<dt id="myhdl.Signal.negedge">
<code class="descname">negedge</code><a class="headerlink" href="#myhdl.Signal.negedge" title="Permalink to this definition">¶</a></dt>
<dd><p>Attribute that represents the negative edge of a signal, to be used in
sensitivity lists.</p>
</dd></dl>

<dl class="attribute">
<dt id="myhdl.Signal.next">
<code class="descname">next</code><a class="headerlink" href="#myhdl.Signal.next" title="Permalink to this definition">¶</a></dt>
<dd><p>Read-write attribute that represents the next value of the signal.</p>
</dd></dl>

<dl class="attribute">
<dt id="myhdl.Signal.val">
<code class="descname">val</code><a class="headerlink" href="#myhdl.Signal.val" title="Permalink to this definition">¶</a></dt>
<dd><p>Read-only attribute that represents the current value of the signal.</p>
<p>This attribute is always available to access the current value; however in many
practical case it will not be needed. Whenever there is no ambiguity, the Signal
object’s current value is used implicitly. In particular, all Python’s standard
numeric, bit-wise, logical and comparison operators are implemented on a Signal
object by delegating to its current value. The exception is augmented
assignment. These operators are not implemented as they would break the rule
that the current value should be a read-only attribute. In addition, when a
Signal object is assigned to the <code class="docutils literal notranslate"><span class="pre">next</span></code> attribute of another Signal object,
its current value is assigned instead.</p>
</dd></dl>

<dl class="attribute">
<dt id="myhdl.Signal.min">
<code class="descname">min</code><a class="headerlink" href="#myhdl.Signal.min" title="Permalink to this definition">¶</a></dt>
<dd><p>Read-only attribute that is the minimum value (inclusive) of a numeric signal,
or <code class="docutils literal notranslate"><span class="pre">None</span></code> for no minimum.</p>
</dd></dl>

<dl class="attribute">
<dt id="myhdl.Signal.max">
<code class="descname">max</code><a class="headerlink" href="#myhdl.Signal.max" title="Permalink to this definition">¶</a></dt>
<dd><p>Read-only attribute that is the maximum value (exclusive) of a numeric signal,
or <code class="docutils literal notranslate"><span class="pre">None</span></code> for no  maximum.</p>
</dd></dl>

<dl class="attribute">
<dt id="myhdl.Signal.driven">
<code class="descname">driven</code><a class="headerlink" href="#myhdl.Signal.driven" title="Permalink to this definition">¶</a></dt>
<dd><p>Writable attribute that can be used to indicate that the signal is supposed to
be driven from the MyHDL code, and possibly how it should be declared in Verilog after
conversion. The allowed values are <code class="docutils literal notranslate"><span class="pre">'reg'</span></code>, <code class="docutils literal notranslate"><span class="pre">'wire'</span></code>, <code class="docutils literal notranslate"><span class="pre">True</span></code> and <code class="docutils literal notranslate"><span class="pre">False</span></code>.</p>
<p>This attribute is useful when the  converter cannot infer automatically
whether and how a signal is driven. This occurs when the signal is driven from
user-defined code. <code class="docutils literal notranslate"><span class="pre">'reg'</span></code> and <code class="docutils literal notranslate"><span class="pre">'wire'</span></code> are “true” values that
permit finer control for the Verilog case.</p>
</dd></dl>

<dl class="attribute">
<dt id="myhdl.Signal.read">
<code class="descname">read</code><a class="headerlink" href="#myhdl.Signal.read" title="Permalink to this definition">¶</a></dt>
<dd><p>Writable boolean attribute that can be used to indicate that the signal is read.</p>
<p>This attribute is useful when the converter cannot infer automatically
whether a signal is read. This occurs when the signal is read from
user-defined code.</p>
</dd></dl>

</div></blockquote>
<p>A <a class="reference internal" href="#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a> object also has a call interface:</p>
<blockquote>
<div><dl class="method">
<dt id="myhdl.Signal.__call__">
<code class="descname">__call__</code><span class="sig-paren">(</span><em>left</em><span class="optional">[</span>, <em>right=None</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.Signal.__call__" title="Permalink to this definition">¶</a></dt>
<dd><p>This method returns a <a class="reference internal" href="#myhdl._SliceSignal" title="myhdl._SliceSignal"><code class="xref py py-class docutils literal notranslate"><span class="pre">_SliceSignal</span></code></a> shadow signal.</p>
</dd></dl>

</div></blockquote>
</dd></dl>

<dl class="class">
<dt id="myhdl.ResetSignal">
<em class="property">class </em><code class="descname">ResetSignal</code><span class="sig-paren">(</span><em>val</em>, <em>active</em>, <em>isasync</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.ResetSignal" title="Permalink to this definition">¶</a></dt>
<dd><p>This Signal subclass defines reset signals. <em>val</em>, <em>active</em>, and <em>isasync</em>
are mandatory arguments.
<em>val</em> is a boolean value that specifies the initial value,
<em>active</em> is a boolean value that specifies the active level.
<em>isasync</em> is a boolean value that specifies the reset style:
asynchronous (<code class="docutils literal notranslate"><span class="pre">True</span></code>) or synchronous (<code class="docutils literal notranslate"><span class="pre">False</span></code>).</p>
<p>This class should be used in conjunction with the <a class="reference internal" href="#myhdl.always_seq" title="myhdl.always_seq"><code class="xref py py-func docutils literal notranslate"><span class="pre">always_seq</span></code></a>
decorator.</p>
</dd></dl>

</div>
<div class="section" id="shadow-signals">
<h4>Shadow signals<a class="headerlink" href="#shadow-signals" title="Permalink to this headline">¶</a></h4>
<dl class="class">
<dt id="myhdl._SliceSignal">
<em class="property">class </em><code class="descname">_SliceSignal</code><span class="sig-paren">(</span><em>sig</em>, <em>left</em><span class="optional">[</span>, <em>right=None</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl._SliceSignal" title="Permalink to this definition">¶</a></dt>
<dd><p>This class implements read-only structural slicing and indexing. It creates a new
shadow signal of the slice or index of the parent signal <em>sig</em>. If the
<em>right</em> parameter is omitted, you get indexing instead of slicing.
Parameters <em>left</em>  and <em>right</em> have the usual meaning for slice
indices: in particular, <em>left</em> is non-inclusive but <em>right</em>
is inclusive. <em>sig</em> should be appropriate for slicing and indexing, which
means it should be based on <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> in practice.</p>
<p>The class constructor is not intended to be used explicitly. Instead,
use the call interface of a regular signal.The following calls are equivalent:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">sl</span> <span class="o">=</span> <span class="n">_SliceSignal</span><span class="p">(</span><span class="n">sig</span><span class="p">,</span> <span class="n">left</span><span class="p">,</span> <span class="n">right</span><span class="p">)</span>

<span class="n">sl</span> <span class="o">=</span> <span class="n">sig</span><span class="p">(</span><span class="n">left</span><span class="p">,</span> <span class="n">right</span><span class="p">)</span>
</pre></div>
</div>
</dd></dl>

<dl class="class">
<dt id="myhdl.ConcatSignal">
<em class="property">class </em><code class="descname">ConcatSignal</code><span class="sig-paren">(</span><em>*args</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.ConcatSignal" title="Permalink to this definition">¶</a></dt>
<dd><p>This class creates a new shadow signal of the concatenation of its arguments.</p>
<p>You can pass an arbitrary number of arguments to the constructor.  The
arguments should be bit-oriented with a defined number of bits.  The following
argument types are supported: <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> objects with a defined bit width,
<a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.7)"><code class="xref py py-class docutils literal notranslate"><span class="pre">bool</span></code></a> objects, signals of the previous objects, and bit strings.</p>
<p>The new signal follows the value changes of the signal arguments. The non-signal
arguments are used to define constant values in the concatenation.</p>
</dd></dl>

<dl class="class">
<dt id="myhdl.TristateSignal">
<em class="property">class </em><code class="descname">TristateSignal</code><span class="sig-paren">(</span><em>val</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.TristateSignal" title="Permalink to this definition">¶</a></dt>
<dd><p>This class is used to construct a new tristate signal. The
underlying type is specified by the <em>val</em>
parameter.
It is a Signal subclass and has the usual attributes, with
one exception: it doesn’t support the <code class="docutils literal notranslate"><span class="pre">next</span></code>
attribute. Consequently, direct signal assignment to a tristate
signal is not supported.
The initial value is the tristate value <code class="docutils literal notranslate"><span class="pre">None</span></code>.
The current value of a tristate is determined by resolving the
values from its drivers. When exactly one driver value is
different from <code class="docutils literal notranslate"><span class="pre">None</span></code>, that is the resolved value; otherwise
it is <code class="docutils literal notranslate"><span class="pre">None</span></code>. When more than one driver value is different
from <code class="docutils literal notranslate"><span class="pre">None</span></code>, a contention warning is issued.</p>
<p>This class has the following method:</p>
<dl class="method">
<dt id="myhdl.TristateSignal.driver">
<code class="descname">driver</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.TristateSignal.driver" title="Permalink to this definition">¶</a></dt>
<dd><p>Returns a new driver to the tristate signal. It is initialized to
<code class="docutils literal notranslate"><span class="pre">None</span></code>.  A driver object is an instance of a special
<a class="reference internal" href="#myhdl.SignalType" title="myhdl.SignalType"><code class="xref py py-class docutils literal notranslate"><span class="pre">SignalType</span></code></a> subclass. In particular, its <code class="docutils literal notranslate"><span class="pre">next</span></code>
attribute can be used to assign a new value to it.</p>
</dd></dl>

</dd></dl>

</div>
</div>
<div class="section" id="myhdl-generators-and-trigger-objects">
<span id="ref-gen"></span><h3>MyHDL generators and trigger objects<a class="headerlink" href="#myhdl-generators-and-trigger-objects" title="Permalink to this headline">¶</a></h3>
<p id="index-0">MyHDL generators are standard Python generators with specialized
<a class="reference external" href="https://docs.python.org/3/reference/simple_stmts.html#yield" title="(in Python v3.7)"><code class="xref std std-keyword docutils literal notranslate"><span class="pre">yield</span></code></a> statements. In hardware description languages, the equivalent
statements are called  <em>sensitivity lists</em>. The general format of
<a class="reference external" href="https://docs.python.org/3/reference/simple_stmts.html#yield" title="(in Python v3.7)"><code class="xref std std-keyword docutils literal notranslate"><span class="pre">yield</span></code></a> statements in in MyHDL generators is:</p>
<p><a class="reference external" href="https://docs.python.org/3/reference/simple_stmts.html#yield" title="(in Python v3.7)"><code class="xref std std-keyword docutils literal notranslate"><span class="pre">yield</span></code></a> clause [, clause …]</p>
<p>When a generator executes a <a class="reference external" href="https://docs.python.org/3/reference/simple_stmts.html#yield" title="(in Python v3.7)"><code class="xref std std-keyword docutils literal notranslate"><span class="pre">yield</span></code></a> statement, its execution is
suspended at that point. At the same time, each <em>clause</em> is a <em>trigger object</em>
which defines the condition upon which the generator should be resumed. However,
per invocation of a <a class="reference external" href="https://docs.python.org/3/reference/simple_stmts.html#yield" title="(in Python v3.7)"><code class="xref std std-keyword docutils literal notranslate"><span class="pre">yield</span></code></a> statement, the generator resumes exactly
once, regardless of the number of clauses. This happens on the first trigger
that occurs.</p>
<p>In this section, the trigger objects and their functionality will be described.</p>
<p>Some MyHDL objects that are described elsewhere can directly be used as trigger
objects. In particular, a <a class="reference internal" href="#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a> can be used as a trigger object. Whenever a
signal changes value, the generator resumes. Likewise, the objects referred to
by the signal attributes <code class="docutils literal notranslate"><span class="pre">posedge</span></code> and <code class="docutils literal notranslate"><span class="pre">negedge</span></code> are trigger objects. The
generator resumes on the occurrence of a positive or a negative edge on the
signal, respectively. An edge occurs when there is a change from false to true
(positive) or vice versa (negative). For the full description of the
<a class="reference internal" href="#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a> class and its attributes, see section <a class="reference internal" href="#ref-sig"><span class="std std-ref">Signals</span></a>.</p>
<p>Furthermore, MyHDL generators can be used as clauses in <code class="docutils literal notranslate"><span class="pre">yield</span></code> statements.
Such a generator is forked, and starts operating immediately, while the original
generator waits for it to complete. The original generator resumes when the
forked generator returns.</p>
<p>In addition, the following functions return trigger objects:</p>
<dl class="function">
<dt id="myhdl.delay">
<code class="descname">delay</code><span class="sig-paren">(</span><em>t</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.delay" title="Permalink to this definition">¶</a></dt>
<dd><p>Return a trigger object that specifies that the generator should resume after a
delay <em>t</em>.</p>
</dd></dl>

<dl class="function">
<dt id="myhdl.join">
<code class="descname">join</code><span class="sig-paren">(</span><em>arg</em><span class="optional">[</span>, <em>arg ...</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.join" title="Permalink to this definition">¶</a></dt>
<dd><p>Join a number of trigger objects together and return a joined trigger object.
The effect is that the joined trigger object will trigger when <em>all</em> of its
arguments have triggered.</p>
</dd></dl>

<p>Finally, as a special case, the Python <code class="docutils literal notranslate"><span class="pre">None</span></code> object can be present in a
<code class="docutils literal notranslate"><span class="pre">yield</span></code> statement. It is the do-nothing trigger object. The generator
immediately resumes, as if no <code class="docutils literal notranslate"><span class="pre">yield</span></code> statement were present. This can be
useful if the <code class="docutils literal notranslate"><span class="pre">yield</span></code> statement also has generator clauses: those generators
are forked, while the original generator resumes immediately.</p>
</div>
<div class="section" id="decorator-functions-to-create-generators">
<span id="ref-deco"></span><h3>Decorator functions to create generators<a class="headerlink" href="#decorator-functions-to-create-generators" title="Permalink to this headline">¶</a></h3>
<p>MyHDL defines a number of decorator functions, that make it easier to create
generators from local generator functions.</p>
<dl class="function">
<dt id="myhdl.instance">
<code class="descname">instance</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.instance" title="Permalink to this definition">¶</a></dt>
<dd><p>The <a class="reference internal" href="#myhdl.instance" title="myhdl.instance"><code class="xref py py-func docutils literal notranslate"><span class="pre">instance</span></code></a> decorator is the most general decorator.  It automatically
creates a generator by calling the decorated generator function.</p>
<p>It is used as follows:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="k">def</span> <span class="nf">top</span><span class="p">(</span><span class="o">...</span><span class="p">):</span>
    <span class="o">...</span>
    <span class="nd">@instance</span>
    <span class="k">def</span> <span class="nf">inst</span><span class="p">():</span>
        <span class="o">&lt;</span><span class="n">generator</span> <span class="n">body</span><span class="o">&gt;</span>
    <span class="o">...</span>
    <span class="k">return</span> <span class="n">inst</span><span class="p">,</span> <span class="o">...</span>
</pre></div>
</div>
<p>This is equivalent to:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="k">def</span> <span class="nf">top</span><span class="p">(</span><span class="o">...</span><span class="p">):</span>
    <span class="o">...</span>
    <span class="k">def</span> <span class="nf">_gen_func</span><span class="p">():</span>
        <span class="o">&lt;</span><span class="n">generator</span> <span class="n">body</span><span class="o">&gt;</span>
    <span class="o">...</span>
    <span class="n">inst</span> <span class="o">=</span> <span class="n">_gen_func</span><span class="p">()</span>
    <span class="o">...</span>
    <span class="k">return</span> <span class="n">inst</span><span class="p">,</span> <span class="o">...</span>
</pre></div>
</div>
</dd></dl>

<dl class="function">
<dt id="myhdl.always">
<code class="descname">always</code><span class="sig-paren">(</span><em>arg</em><span class="optional">[</span>, <em>*args</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.always" title="Permalink to this definition">¶</a></dt>
<dd><p>The <a class="reference internal" href="#myhdl.always" title="myhdl.always"><code class="xref py py-func docutils literal notranslate"><span class="pre">always</span></code></a> decorator is a specialized decorator that targets a widely
used coding pattern. It is used as follows:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="k">def</span> <span class="nf">top</span><span class="p">(</span><span class="o">...</span><span class="p">):</span>
    <span class="o">...</span>
    <span class="nd">@always</span><span class="p">(</span><span class="n">event1</span><span class="p">,</span> <span class="n">event2</span><span class="p">,</span> <span class="o">...</span><span class="p">)</span>
    <span class="k">def</span> <span class="nf">inst</span><span class="p">()</span>
        <span class="o">&lt;</span><span class="n">body</span><span class="o">&gt;</span>
    <span class="o">...</span>
    <span class="k">return</span> <span class="n">inst</span><span class="p">,</span> <span class="o">...</span>
</pre></div>
</div>
<p>This is equivalent to the following:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="k">def</span> <span class="nf">top</span><span class="p">(</span><span class="o">...</span><span class="p">):</span>
    <span class="o">...</span>
    <span class="k">def</span> <span class="nf">_func</span><span class="p">():</span>
        <span class="o">&lt;</span><span class="n">body</span><span class="o">&gt;</span>

    <span class="k">def</span> <span class="nf">_gen_func</span><span class="p">()</span>
        <span class="k">while</span> <span class="kc">True</span><span class="p">:</span>
            <span class="k">yield</span> <span class="n">event1</span><span class="p">,</span> <span class="n">event2</span><span class="p">,</span> <span class="o">...</span>
            <span class="n">_func</span><span class="p">()</span>
    <span class="o">...</span>
    <span class="n">inst</span> <span class="o">=</span> <span class="n">_gen_func</span><span class="p">()</span>
    <span class="o">...</span>
    <span class="k">return</span> <span class="n">inst</span><span class="p">,</span> <span class="o">...</span>
</pre></div>
</div>
<p>The argument list of the decorator corresponds to the sensitivity list. Only
signals, edge specifiers, or delay objects are allowed. The decorated function
should be a classic function.</p>
</dd></dl>

<dl class="function">
<dt id="myhdl.always_comb">
<code class="descname">always_comb</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.always_comb" title="Permalink to this definition">¶</a></dt>
<dd><p>The <a class="reference internal" href="#myhdl.always_comb" title="myhdl.always_comb"><code class="xref py py-func docutils literal notranslate"><span class="pre">always_comb</span></code></a> decorator is used to describe combinatorial logic.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="k">def</span> <span class="nf">top</span><span class="p">(</span><span class="o">...</span><span class="p">):</span>
    <span class="o">...</span>
    <span class="nd">@always_comb</span>
    <span class="k">def</span> <span class="nf">comb_inst</span><span class="p">():</span>
        <span class="o">&lt;</span><span class="n">combinatorial</span> <span class="n">body</span><span class="o">&gt;</span>
    <span class="o">...</span>
    <span class="k">return</span> <span class="n">comb_inst</span><span class="p">,</span> <span class="o">...</span>
</pre></div>
</div>
<p>The <a class="reference internal" href="#myhdl.always_comb" title="myhdl.always_comb"><code class="xref py py-func docutils literal notranslate"><span class="pre">always_comb</span></code></a> decorator infers the inputs of the combinatorial logic
and the corresponding sensitivity list automatically. The decorated function
should be a classic function.</p>
</dd></dl>

<dl class="function">
<dt id="myhdl.always_seq">
<code class="descname">always_seq</code><span class="sig-paren">(</span><em>edge</em>, <em>reset</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.always_seq" title="Permalink to this definition">¶</a></dt>
<dd><p>The <a class="reference internal" href="#myhdl.always_seq" title="myhdl.always_seq"><code class="xref py py-func docutils literal notranslate"><span class="pre">always_seq</span></code></a> decorator is used to describe sequential (clocked) logic.</p>
<p>The <em>edge</em> parameter should be a clock edge (<code class="docutils literal notranslate"><span class="pre">clock.posedge</span></code> or <code class="docutils literal notranslate"><span class="pre">clock.negedge</span></code>).
The <em>reset</em> parameter should a <a class="reference internal" href="#myhdl.ResetSignal" title="myhdl.ResetSignal"><code class="xref py py-class docutils literal notranslate"><span class="pre">ResetSignal</span></code></a> object.</p>
</dd></dl>

</div>
<div class="section" id="myhdl-data-types">
<h3>MyHDL data types<a class="headerlink" href="#myhdl-data-types" title="Permalink to this headline">¶</a></h3>
<p>MyHDL defines a number of data types that are useful for hardware description.</p>
<div class="section" id="the-intbv-class">
<span id="ref-intbv"></span><h4>The <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> class<a class="headerlink" href="#the-intbv-class" title="Permalink to this headline">¶</a></h4>
<dl class="class">
<dt id="myhdl.intbv">
<em class="property">class </em><code class="descname">intbv</code><span class="sig-paren">(</span><em>[val=0] [, min=None]  [, max=None]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.intbv" title="Permalink to this definition">¶</a></dt>
<dd><p>This class represents <a class="reference external" href="https://docs.python.org/3/library/functions.html#int" title="(in Python v3.7)"><code class="xref py py-class docutils literal notranslate"><span class="pre">int</span></code></a>-like objects with some
additional features that make it suitable for hardware
design.</p>
<p>The <em>val</em> argument can be an <a class="reference external" href="https://docs.python.org/3/library/functions.html#int" title="(in Python v3.7)"><code class="xref py py-class docutils literal notranslate"><span class="pre">int</span></code></a>, a
<code class="xref py py-class docutils literal notranslate"><span class="pre">long</span></code>, an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> or a bit string (a string with
only ‘0’s or ‘1’s). For a bit string argument, the value is
calculated as in <code class="docutils literal notranslate"><span class="pre">int(bitstring,</span> <span class="pre">2)</span></code>.  The optional <em>min</em> and
<em>max</em> arguments can be used to specify the minimum and maximum
value of the <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> object. As in standard Python
practice for ranges, the minimum value is inclusive and the
maximum value is exclusive.</p>
<p>The minimum and maximum values of an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> object are
available as attributes:</p>
<dl class="attribute">
<dt id="myhdl.intbv.min">
<code class="descname">min</code><a class="headerlink" href="#myhdl.intbv.min" title="Permalink to this definition">¶</a></dt>
<dd><p>Read-only attribute that is the minimum value (inclusive) of an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a>,
or <em>None</em> for no minimum.</p>
</dd></dl>

<dl class="attribute">
<dt id="myhdl.intbv.max">
<code class="descname">max</code><a class="headerlink" href="#myhdl.intbv.max" title="Permalink to this definition">¶</a></dt>
<dd><p>Read-only attribute that is the maximum value (exclusive) of an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a>,
or <em>None</em> for no  maximum.</p>
</dd></dl>

<dl class="method">
<dt id="myhdl.intbv.signed">
<code class="descname">signed</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.intbv.signed" title="Permalink to this definition">¶</a></dt>
<dd><p>Interprets the msb bit as as sign bit and extends it into the higher-order
bits of the underlying object value. The msb bit is the highest-order bit
within the object’s bit width.</p>
</dd></dl>

<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Return type:</th><td class="field-body">integer</td>
</tr>
</tbody>
</table>
</dd></dl>

<p>Unlike <a class="reference external" href="https://docs.python.org/3/library/functions.html#int" title="(in Python v3.7)"><code class="xref py py-class docutils literal notranslate"><span class="pre">int</span></code></a> objects, <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> objects are mutable; this is also
the reason for their existence. Mutability is needed to support assignment to
indexes and slices, as is common in hardware design. For the same reason,
<a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> is not a subclass from <a class="reference external" href="https://docs.python.org/3/library/functions.html#int" title="(in Python v3.7)"><code class="xref py py-class docutils literal notranslate"><span class="pre">int</span></code></a>, even though <a class="reference external" href="https://docs.python.org/3/library/functions.html#int" title="(in Python v3.7)"><code class="xref py py-class docutils literal notranslate"><span class="pre">int</span></code></a>
provides most of the desired functionality. (It is not possible to derive a
mutable subtype from an immutable base type.)</p>
<p>An <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> object supports the same comparison, numeric, bitwise,
logical, and conversion operations as <a class="reference external" href="https://docs.python.org/3/library/functions.html#int" title="(in Python v3.7)"><code class="xref py py-class docutils literal notranslate"><span class="pre">int</span></code></a> objects. See
<a class="reference external" href="http://www.python.org/doc/current/lib/typesnumeric.html">http://www.python.org/doc/current/lib/typesnumeric.html</a> for more information on
such operations. In all binary operations, <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> objects can work
together with <a class="reference external" href="https://docs.python.org/3/library/functions.html#int" title="(in Python v3.7)"><code class="xref py py-class docutils literal notranslate"><span class="pre">int</span></code></a> objects. For mixed-type numeric operations, the
result type is an <a class="reference external" href="https://docs.python.org/3/library/functions.html#int" title="(in Python v3.7)"><code class="xref py py-class docutils literal notranslate"><span class="pre">int</span></code></a> or a <code class="xref py py-class docutils literal notranslate"><span class="pre">long</span></code>. For mixed-type bitwise
operations, the result type is an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a>.</p>
<p>In addition, <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> supports a number of sequence operators.
In particular, the <a class="reference external" href="https://docs.python.org/3/library/functions.html#len" title="(in Python v3.7)"><code class="xref py py-func docutils literal notranslate"><span class="pre">len</span></code></a> function returns the object’s bit width. Furthermore,
<a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> objects support indexing and slicing operations:</p>
<table border="1" class="docutils">
<colgroup>
<col width="29%" />
<col width="57%" />
<col width="14%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Operation</th>
<th class="head">Result</th>
<th class="head">Notes</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">bv[i]</span></code></td>
<td>item <em>i</em> of <em>bv</em></td>
<td>(1)</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">bv[i]</span> <span class="pre">=</span> <span class="pre">x</span></code></td>
<td>item <em>i</em> of <em>bv</em> is replaced by
<em>x</em></td>
<td>(1)</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">bv[i:j]</span></code></td>
<td>slice of <em>bv</em> from <em>i</em> downto
<em>j</em></td>
<td>(2)(3)</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">bv[i:j]</span> <span class="pre">=</span> <span class="pre">t</span></code></td>
<td>slice of <em>bv</em> from <em>i</em> downto
<em>j</em> is replaced by <em>t</em></td>
<td>(2)(4)</td>
</tr>
</tbody>
</table>
<ol class="arabic simple">
<li>Indexing follows the most common hardware design conventions: the lsb bit is the
rightmost bit, and it has index 0. This has the following desirable property: if
the <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> value is decomposed as a sum of powers of 2, the bit with
index <em>i</em> corresponds to the term <code class="docutils literal notranslate"><span class="pre">2**i</span></code>.</li>
<li>In contrast to standard Python sequencing conventions, slicing range are
downward. This is a consequence of the indexing convention, combined with the
common convention that the most significant digits of a number are the leftmost
ones. The Python convention of half-open ranges is followed: the bit with the
highest index is not included. However, it is the <em>leftmost</em> bit in this case.
As in standard Python, this takes care of one-off issues in many practical
cases: in particular, <code class="docutils literal notranslate"><span class="pre">bv[i:]</span></code> returns <em>i</em> bits; <code class="docutils literal notranslate"><span class="pre">bv[i:j]</span></code> has <code class="docutils literal notranslate"><span class="pre">i-j</span></code> bits.
When the low index <em>j</em> is omitted, it defaults to <code class="docutils literal notranslate"><span class="pre">0</span></code>. When the high index <em>i</em>
is omitted, it means “all” higher order bits.</li>
<li>The object returned from a slicing access operation is always a positive
<a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a>; higher order bits are implicitly assumed to be zero. The bit
width is implicitly stored in the return object, so that it can be used in
concatenations and as an iterator. In addition, for a bit width w, the <em>min</em> and
<em>max</em> attributes are implicitly set to <code class="docutils literal notranslate"><span class="pre">0</span></code> and <code class="docutils literal notranslate"><span class="pre">2**w</span></code>, respectively.</li>
<li>When setting a slice to a value, it is checked whether the slice is wide enough.</li>
</ol>
<p>In addition, an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> object supports the iterator protocol. This makes
it possible to iterate over all its bits, from the high index to index 0. This
is only possible for <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> objects with a defined bit width.</p>
</div>
<div class="section" id="the-modbv-class">
<span id="ref-modvb"></span><h4>The <a class="reference internal" href="#myhdl.modbv" title="myhdl.modbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">modbv</span></code></a> class<a class="headerlink" href="#the-modbv-class" title="Permalink to this headline">¶</a></h4>
<dl class="class">
<dt id="myhdl.modbv">
<em class="property">class </em><code class="descname">modbv</code><span class="sig-paren">(</span><em>[val=0] [, min=None]  [, max=None]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.modbv" title="Permalink to this definition">¶</a></dt>
<dd><p>The <a class="reference internal" href="#myhdl.modbv" title="myhdl.modbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">modbv</span></code></a> class implements modular bit vector types.</p>
<p>It is implemented as a subclass of <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a>
and supports the same parameters and operators.
The difference is in the handling of the <em>min</em> and <em>max</em> boundaries.
Instead of throwing an exception when those constraints are exceeded,
the value of <a class="reference internal" href="#myhdl.modbv" title="myhdl.modbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">modbv</span></code></a> objects wraps around according to the
following formula:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">-</span> <span class="nb">min</span><span class="p">)</span> <span class="o">%</span> <span class="p">(</span><span class="nb">max</span> <span class="o">-</span> <span class="nb">min</span><span class="p">)</span> <span class="o">+</span> <span class="nb">min</span>
</pre></div>
</div>
<p>This formula is a generalization of modulo wrap-around behavior that
is often useful when describing hardware system behavior.</p>
</dd></dl>

</div>
<div class="section" id="the-enum-factory-function">
<h4>The <a class="reference internal" href="#myhdl.enum" title="myhdl.enum"><code class="xref py py-func docutils literal notranslate"><span class="pre">enum</span></code></a> factory function<a class="headerlink" href="#the-enum-factory-function" title="Permalink to this headline">¶</a></h4>
<dl class="function">
<dt id="myhdl.enum">
<code class="descname">enum</code><span class="sig-paren">(</span><em>arg [, arg ...] [, encoding='binary']</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.enum" title="Permalink to this definition">¶</a></dt>
<dd><p>Returns an enumeration type.</p>
<p>The arguments should be string literals that represent the desired names of the
enumeration type attributes.  The returned type should be assigned to a type
name.  For example:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">t_EnumType</span> <span class="o">=</span> <span class="n">enum</span><span class="p">(</span><span class="s1">&#39;ATTR_NAME_1&#39;</span><span class="p">,</span> <span class="s1">&#39;ATTR_NAME_2&#39;</span><span class="p">,</span> <span class="o">...</span><span class="p">)</span>
</pre></div>
</div>
<p>The enumeration type identifiers are available as attributes of the type name,
for example: <code class="docutils literal notranslate"><span class="pre">t_EnumType.ATTR_NAME_1</span></code></p>
<p>The optional keyword argument <em>encoding</em> specifies the encoding scheme used in
Verilog output. The available encodings are <code class="docutils literal notranslate"><span class="pre">'binary'</span></code>, <code class="docutils literal notranslate"><span class="pre">'one_hot'</span></code>, and
<code class="docutils literal notranslate"><span class="pre">'one_cold'</span></code>.</p>
</dd></dl>

</div>
</div>
<div class="section" id="modeling-support-functions">
<span id="ref-model-misc"></span><h3>Modeling support functions<a class="headerlink" href="#modeling-support-functions" title="Permalink to this headline">¶</a></h3>
<p>MyHDL defines a number of additional support functions that are
useful for hardware description.</p>
<div class="section" id="bin">
<h4><a class="reference internal" href="#myhdl.bin" title="myhdl.bin"><code class="xref py py-func docutils literal notranslate"><span class="pre">bin</span></code></a><a class="headerlink" href="#bin" title="Permalink to this headline">¶</a></h4>
<dl class="function">
<dt id="myhdl.bin">
<code class="descname">bin</code><span class="sig-paren">(</span><em>num</em><span class="optional">[</span>, <em>width</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.bin" title="Permalink to this definition">¶</a></dt>
<dd><p>Returns a bit string representation. If the optional <em>width</em> is provided, and if
it is larger than the width of the default representation, the bit string is
padded with the sign bit.</p>
<p>This function complements the standard Python conversion functions <code class="docutils literal notranslate"><span class="pre">hex</span></code> and
<code class="docutils literal notranslate"><span class="pre">oct</span></code>. A binary string representation is often useful in hardware design.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Return type:</th><td class="field-body">string</td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
<div class="section" id="concat">
<h4><a class="reference internal" href="#myhdl.concat" title="myhdl.concat"><code class="xref py py-func docutils literal notranslate"><span class="pre">concat</span></code></a><a class="headerlink" href="#concat" title="Permalink to this headline">¶</a></h4>
<dl class="function">
<dt id="myhdl.concat">
<code class="descname">concat</code><span class="sig-paren">(</span><em>base</em><span class="optional">[</span>, <em>arg ...</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.concat" title="Permalink to this definition">¶</a></dt>
<dd><p>Returns an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> object formed by concatenating the arguments.</p>
<p>The following argument types are supported: <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> objects with a
defined bit width, <a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.7)"><code class="xref py py-class docutils literal notranslate"><span class="pre">bool</span></code></a> objects, signals of the previous objects, and
bit strings. All these objects have a defined bit width.</p>
<p>The first argument <em>base</em> is special as it does not need to have a
defined bit width. In addition to
the previously mentioned objects, unsized <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a>, <a class="reference external" href="https://docs.python.org/3/library/functions.html#int" title="(in Python v3.7)"><code class="xref py py-class docutils literal notranslate"><span class="pre">int</span></code></a> and
<code class="xref py py-class docutils literal notranslate"><span class="pre">long</span></code> objects are supported, as well as signals of such objects.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Return type:</th><td class="field-body"><a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a></td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
<div class="section" id="downrange">
<h4><a class="reference internal" href="#myhdl.downrange" title="myhdl.downrange"><code class="xref py py-func docutils literal notranslate"><span class="pre">downrange</span></code></a><a class="headerlink" href="#downrange" title="Permalink to this headline">¶</a></h4>
<dl class="function">
<dt id="myhdl.downrange">
<code class="descname">downrange</code><span class="sig-paren">(</span><em>high</em><span class="optional">[</span>, <em>low=0</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.downrange" title="Permalink to this definition">¶</a></dt>
<dd><p>Generates a downward range list of integers.</p>
<p>This function is modeled after the standard <code class="docutils literal notranslate"><span class="pre">range</span></code> function, but works in the
downward direction. The returned interval is half-open, with the <em>high</em> index
not included. <em>low</em> is optional and defaults to zero.  This function is
especially useful in conjunction with the <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal notranslate"><span class="pre">intbv</span></code></a> class, that also works
with downward indexing.</p>
</dd></dl>

</div>
<div class="section" id="instances">
<h4><a class="reference internal" href="#myhdl.instances" title="myhdl.instances"><code class="xref py py-func docutils literal notranslate"><span class="pre">instances</span></code></a><a class="headerlink" href="#instances" title="Permalink to this headline">¶</a></h4>
<dl class="function">
<dt id="myhdl.instances">
<code class="descname">instances</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.instances" title="Permalink to this definition">¶</a></dt>
<dd><p>Looks up all MyHDL instances in the local name space and returns them in a list.</p>
<table class="docutils field-list" frame="void" rules="none">
<col class="field-name" />
<col class="field-body" />
<tbody valign="top">
<tr class="field-odd field"><th class="field-name">Return type:</th><td class="field-body"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#list" title="(in Python v3.7)">list</a></td>
</tr>
</tbody>
</table>
</dd></dl>

</div>
</div>
</div>
<div class="section" id="co-simulation">
<span id="ref-cosim"></span><h2>Co-simulation<a class="headerlink" href="#co-simulation" title="Permalink to this headline">¶</a></h2>
<div class="section" id="myhdl">
<span id="ref-cosim-myhdl"></span><h3>MyHDL<a class="headerlink" href="#myhdl" title="Permalink to this headline">¶</a></h3>
<dl class="class">
<dt id="myhdl.Cosimulation">
<em class="property">class </em><code class="descname">Cosimulation</code><span class="sig-paren">(</span><em>exe</em>, <em>**kwargs</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.Cosimulation" title="Permalink to this definition">¶</a></dt>
<dd><p>Class to construct a new Cosimulation object.</p>
<p>The <em>exe</em> argument is the command to execute an HDL simulation, which can be
either a string of the entire command line or a list of strings.
In the latter case, the first element is the executable, and subsequent elements
are program arguments. Providing a list of arguments allows Python to correctly
handle spaces or other characters in program arguments.</p>
<p>The <em>kwargs</em> keyword arguments provide a named association between signals (regs &amp;
nets) in the HDL simulator and signals in the MyHDL simulator. Each keyword
should be a name listed in a <code class="docutils literal notranslate"><span class="pre">$to_myhdl</span></code> or <code class="docutils literal notranslate"><span class="pre">$from_myhdl</span></code> call in the HDL
code. Each argument should be a <a class="reference internal" href="#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal notranslate"><span class="pre">Signal</span></code></a> declared in the MyHDL code.</p>
</dd></dl>

</div>
<div class="section" id="verilog">
<span id="ref-cosim-verilog"></span><h3>Verilog<a class="headerlink" href="#verilog" title="Permalink to this headline">¶</a></h3>
<dl class="function">
<dt>
<code class="descname">$to_myhdl(arg, [, arg ...])</code></dt>
<dd><p>Task that defines which signals (regs &amp; nets) should be read by the MyHDL
simulator. This task should be called at the start of the simulation.</p>
</dd></dl>

<dl class="function">
<dt>
<code class="descname">$from_myhdl(arg, [, arg ...])</code></dt>
<dd><p>Task that defines which signals should be driven by the MyHDL simulator. In
Verilog, only regs can be specified. This task should be called at the start of
the simulation.</p>
</dd></dl>

</div>
</div>
<div class="section" id="conversion-to-verilog-and-vhdl">
<span id="ref-conv"></span><h2>Conversion to Verilog and VHDL<a class="headerlink" href="#conversion-to-verilog-and-vhdl" title="Permalink to this headline">¶</a></h2>
<div class="section" id="conversion">
<span id="ref-conv-conv"></span><h3>Conversion<a class="headerlink" href="#conversion" title="Permalink to this headline">¶</a></h3>
<dl class="function">
<dt id="myhdl.toVerilog">
<code class="descname">toVerilog</code><span class="sig-paren">(</span><em>func [, *args] [, **kwargs]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.toVerilog" title="Permalink to this definition">¶</a></dt>
<dd><blockquote>
<div><p>Converts a MyHDL design instance to equivalent Verilog code, and also generates
a test bench to verify it. <em>func</em> is a function that returns an instance.
<a class="reference internal" href="#myhdl.toVerilog" title="myhdl.toVerilog"><code class="xref py py-func docutils literal notranslate"><span class="pre">toVerilog</span></code></a> calls <em>func</em> under its control and passes <em>*args</em> and
<em>**kwargs</em> to the call.</p>
<p>The return value is the same as would be returned by the call <code class="docutils literal notranslate"><span class="pre">func(*args,</span>
<span class="pre">**kwargs)</span></code>. It should be assigned to an instance name.</p>
<p>The top-level instance name and the basename of the Verilog output filename is
<code class="docutils literal notranslate"><span class="pre">func.func_name</span></code> by default.</p>
<p>For more information about the restrictions on convertible MyHDL code, see
section <a class="reference internal" href="conversion.html#conv-subset"><span class="std std-ref">The convertible subset</span></a> in Chapter <a class="reference internal" href="conversion.html#conv"><span class="std std-ref">Conversion to Verilog and VHDL</span></a>.</p>
</div></blockquote>
<p><a class="reference internal" href="#myhdl.toVerilog" title="myhdl.toVerilog"><code class="xref py py-func docutils literal notranslate"><span class="pre">toVerilog</span></code></a> has the following attribute:</p>
<dl class="attribute">
<dt>
<code class="descname">name</code></dt>
<dd><p>This attribute is used to overwrite the default top-level instance name and the
basename of the Verilog output filename.</p>
</dd></dl>

<dl class="attribute">
<dt>
<code class="descname">directory</code></dt>
<dd><p>This attribute is used to set the directory to which converted verilog
files are written. By default, the current working directory is used.</p>
</dd></dl>

<dl class="attribute">
<dt>
<code class="descname">timescale</code></dt>
<dd><p>This attribute is used to set the timescale in Verilog format. The assigned value
should be a string. The default timescale is “1ns/10ps”.</p>
</dd></dl>

</dd></dl>

<dl class="function">
<dt id="myhdl.toVHDL">
<code class="descname">toVHDL</code><span class="sig-paren">(</span><em>func[, *args][, **kwargs]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.toVHDL" title="Permalink to this definition">¶</a></dt>
<dd><p>Converts a MyHDL design instance to equivalent VHDL
code. <em>func</em> is a function that returns an instance. <a class="reference internal" href="#myhdl.toVHDL" title="myhdl.toVHDL"><code class="xref py py-func docutils literal notranslate"><span class="pre">toVHDL</span></code></a>
calls <em>func</em> under its control and passes <em>*args</em> and
<em>**kwargs</em> to the call.</p>
<p>The return value is the same as would be returned by the call
<code class="docutils literal notranslate"><span class="pre">func(*args,</span> <span class="pre">**kwargs)</span></code>. It can be assigned to an instance name.
The top-level instance name and the basename of the Verilog
output filename is <code class="docutils literal notranslate"><span class="pre">func.func_name</span></code> by default.</p>
<p><a class="reference internal" href="#myhdl.toVHDL" title="myhdl.toVHDL"><code class="xref py py-func docutils literal notranslate"><span class="pre">toVHDL</span></code></a> has the following attributes:</p>
<dl class="attribute">
<dt>
<code class="descname">name</code></dt>
<dd><p>This attribute is used to overwrite the default top-level
instance name and the basename of the VHDL output.</p>
</dd></dl>

<dl class="attribute">
<dt>
<code class="descname">directory</code></dt>
<dd><p>This attribute is used to set the directory to which converted VHDL
files are written. By default, the current working directory is used.</p>
</dd></dl>

<dl class="attribute">
<dt id="myhdl.component_declarations">
<code class="descname">component_declarations</code><a class="headerlink" href="#myhdl.component_declarations" title="Permalink to this definition">¶</a></dt>
<dd><p>This attribute can be used to add component declarations to the
VHDL output. When a string is assigned to it, it will be copied
to the appropriate place in the output file.</p>
</dd></dl>

<dl class="attribute">
<dt id="myhdl.library">
<code class="descname">library</code><a class="headerlink" href="#myhdl.library" title="Permalink to this definition">¶</a></dt>
<dd><p>This attribute can be used to set the library in the VHDL output
file. The assigned value should be a string. The default
library is <code class="docutils literal notranslate"><span class="pre">work</span></code>.</p>
</dd></dl>

<dl class="attribute">
<dt id="myhdl.std_logic_ports">
<code class="descname">std_logic_ports</code><a class="headerlink" href="#myhdl.std_logic_ports" title="Permalink to this definition">¶</a></dt>
<dd><p>This boolean attribute can be used to have only <code class="docutils literal notranslate"><span class="pre">std_logic</span></code> type
ports on the top-level interface (when <code class="docutils literal notranslate"><span class="pre">True</span></code>) instead of the
default <code class="docutils literal notranslate"><span class="pre">signed/unsigned</span></code> types (when <code class="docutils literal notranslate"><span class="pre">False</span></code>, the default).</p>
</dd></dl>

</dd></dl>

</div>
<div class="section" id="user-defined-verilog-and-vhdl-code">
<span id="ref-conv-user"></span><h3>User-defined Verilog and VHDL code<a class="headerlink" href="#user-defined-verilog-and-vhdl-code" title="Permalink to this headline">¶</a></h3>
<p>User-defined code can be inserted in the Verilog or VHDL output through
the use of function attributes. Suppose a function <code class="xref py py-func docutils literal notranslate"><span class="pre">&lt;func&gt;</span></code> defines
a hardware module. User-defined code can be specified for the function
with the following function attributes:</p>
<dl class="attribute">
<dt>
<code class="descname">&lt;func&gt;.vhdl_code</code></dt>
<dd><p>A template string for user-defined code in the VHDL output.</p>
</dd></dl>

<dl class="attribute">
<dt>
<code class="descname">&lt;func&gt;.verilog_code</code></dt>
<dd><p>A template string for user-defined code in the Verilog output.</p>
</dd></dl>

<p>When such a function attribute is defined, the normal conversion
process is bypassed and the user-defined code is inserted instead.
The template strings should be suitable for the standard
<a class="reference external" href="https://docs.python.org/3/library/string.html#string.Template" title="(in Python v3.7)"><code class="xref py py-class docutils literal notranslate"><span class="pre">string.Template</span></code></a> constructor. They can contain interpolation
variables (indicated by a <code class="docutils literal notranslate"><span class="pre">$</span></code> prefix) for all signals in the
context. Note that the function attribute can be defined anywhere where
<code class="xref py py-func docutils literal notranslate"><span class="pre">&lt;func&gt;</span></code> is visible, either outside or inside the function
itself.</p>
<p>These function attributes cannot be used with generator functions or
decorated local functions, as these are not elaborated before
simulation or conversion.  In other words, they can only be used with
functions that define structure.</p>
</div>
</div>
<div class="section" id="module-myhdl.conversion">
<span id="conversion-output-verification"></span><h2>Conversion output verification<a class="headerlink" href="#module-myhdl.conversion" title="Permalink to this headline">¶</a></h2>
<p>MyHDL provides an interface to verify converted designs.
This is used extensively in the package itself to verify the conversion
functionality. This capability is exported by the package so that users
can use it also.</p>
<div class="section" id="verification-interface">
<h3>Verification interface<a class="headerlink" href="#verification-interface" title="Permalink to this headline">¶</a></h3>
<p>All functions related to conversion verification are implemented in
the <a class="reference internal" href="#module-myhdl.conversion" title="myhdl.conversion"><code class="xref py py-mod docutils literal notranslate"><span class="pre">myhdl.conversion</span></code></a> package.</p>
<dl class="function">
<dt id="myhdl.conversion.verify">
<code class="descname">verify</code><span class="sig-paren">(</span><em>func[, *args][, **kwargs]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.conversion.verify" title="Permalink to this definition">¶</a></dt>
<dd><p>Used like <code class="xref py py-func docutils literal notranslate"><span class="pre">toVHDL</span></code> and  <code class="xref py py-func docutils literal notranslate"><span class="pre">toVerilog</span></code>. It converts MyHDL code,
simulates both the MyHDL code and the HDL code and reports any
differences. The default HDL simulator is GHDL.</p>
<p>This function has the following attribute:</p>
<dl class="attribute">
<dt id="myhdl.conversion.simulator">
<code class="descname">simulator</code><a class="headerlink" href="#myhdl.conversion.simulator" title="Permalink to this definition">¶</a></dt>
<dd><p>Used to set the name of the HDL simulator. <code class="docutils literal notranslate"><span class="pre">&quot;GHDL&quot;</span></code>
is the default.</p>
</dd></dl>

</dd></dl>

<dl class="function">
<dt id="myhdl.conversion.analyze">
<code class="descname">analyze</code><span class="sig-paren">(</span><em>func[, *args][, **kwargs]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.conversion.analyze" title="Permalink to this definition">¶</a></dt>
<dd><p>Used like <code class="xref py py-func docutils literal notranslate"><span class="pre">toVHDL</span></code> and <code class="xref py py-func docutils literal notranslate"><span class="pre">toVerilog</span></code>. It converts MyHDL code, and analyzes the
resulting HDL.
Used to verify whether the HDL output is syntactically correct.</p>
<p>This function has the following attribute:</p>
<dl class="attribute">
<dt>
<code class="descname">simulator</code></dt>
<dd><p>Used to set the name of the HDL simulator used to analyze the code. <code class="docutils literal notranslate"><span class="pre">&quot;GHDL&quot;</span></code>
is the default.</p>
</dd></dl>

</dd></dl>

</div>
<div class="section" id="hdl-simulator-registration">
<h3>HDL simulator registration<a class="headerlink" href="#hdl-simulator-registration" title="Permalink to this headline">¶</a></h3>
<p>To use a HDL simulator to verify conversions, it needs to
be registered first. This is needed once per simulator.</p>
<p>A number of HDL simulators are preregistered in the
MyHDL distribution, as follows:</p>
<table border="1" class="docutils">
<colgroup>
<col width="34%" />
<col width="66%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Identifier</th>
<th class="head">Simulator</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">&quot;GHDL&quot;</span></code></td>
<td>The GHDL VHDL simulator</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">&quot;vsim&quot;</span></code></td>
<td>The ModelSim VHDL simulator</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">&quot;icarus&quot;</span></code></td>
<td>The Icarus Verilog simulator</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">&quot;cver&quot;</span></code></td>
<td>The cver Verilog simulator</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">&quot;vlog&quot;</span></code></td>
<td>The Modelsim VHDL simulator</td>
</tr>
</tbody>
</table>
<p>Of course, a simulator has to be installed before it can be used.</p>
<p>If another simulator is required, it has to be registered by the user.
This is done with the function <code class="xref py py-func docutils literal notranslate"><span class="pre">registerSimulation</span></code> that lives
in the module <code class="xref py py-mod docutils literal notranslate"><span class="pre">myhdl.conversion._verify</span></code>. The same module also has the
registrations for the predefined simulators.</p>
<p>The verification functions work by comparing the HDL simulator
output with the MyHDL simulator output. Therefore, they have
to deal with the specific details of each HDL simulator output,
which may be somewhat tricky. This is reflected in the interface
of the <code class="xref py py-func docutils literal notranslate"><span class="pre">registerSimulation</span></code> function. As registration
is rarely needed, this interface is not further described here.</p>
<p>Please refer to the source code in <code class="xref py py-mod docutils literal notranslate"><span class="pre">myhdl.conversion._verify</span></code>
to learn how registration works. If you need help, please
contact the MyHDL community.</p>
</div>
</div>
</div>


          </div>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2018, Jan Decaluwe.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.7.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.10</a>
      
      |
      <a href="../_sources/manual/reference.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>