$hdl_spec = {
    -vlog_incdirs => ["src/rtl/clk_rcb_lcb",
    "/p/com/eda/intel/ace/2.01.16/lib/Verilog",
    ],
    -vlog_lib_dirs => [ ],
    -vlog_files => [ "src/rtl/clk_rcb_lcb/hqm_rcfwl_gclk_rcb_lcb.sv",
                     "src/rtl/clk_rcb_lcb/hqm_rcfwl_gclk_make_clk_and_rcb_ph1.sv",
                     "src/rtl/clk_rcb_lcb/hqm_rcfwl_gclk_make_clk_and_rcb_nolat_ph1.sv",
		     "src/rtl/clk_rcb_lcb/hqm_rcfwl_gclk_make_clk_and_rcb_ph2_b.sv",
		     "src/rtl/clk_rcb_lcb/hqm_rcfwl_gclk_make_clk_buf_rcb_ph1.sv",
		     "src/rtl/clk_rcb_lcb/hqm_rcfwl_gclk_make_lcb_loc_and_ph2_b.sv",
		     "src/rtl/clk_rcb_lcb/hqm_rcfwl_gclk_make_lcb_lcp_loc_and.sv",
		     "src/rtl/clk_rcb_lcb/hqm_rcfwl_gclk_make_clk_rcb_lcb_ph1.sv",
		     "src/rtl/clk_rcb_lcb/hqm_rcfwl_gclk_make_clk_and_rcb_free_lcp4.sv",
		     "src/rtl/clk_rcb_lcb/hqm_rcfwl_gclk_make_clk_and_rcb_nolat_ph1_lcp4.sv",
		     "src/rtl/clk_rcb_lcb/hqm_rcfwl_gclk_make_clk_and_rcb_ph1_lcp4.sv",
		     "src/rtl/clk_rcb_lcb/hqm_rcfwl_gclk_make_clk_and_rcb_ph2_b_lcp4.sv",
		     "src/rtl/clk_rcb_lcb/hqm_rcfwl_gclk_make_clk_buf_rcb_ph1_lcp4.sv",
		     "src/rtl/clk_rcb_lcb/hqm_rcfwl_gclk_xyz_xover_clk.sv",
		     "src/rtl/clk_rcb_lcb/hqm_rcfwl_gclk_xyz_xover_rx.sv",
		     "src/rtl/clk_rcb_lcb/hqm_rcfwl_gclk_xyz_xover_tx.sv",
		     "src/rtl/clk_rcb_lcb/hqm_rcfwl_gclk_clk_buf.sv",
		     "src/rtl/common/hqm_rcfwl_gclk_map.sv",
		     ],
    -vlog_opts => ["-sverilog",
                   "+define+HIERREF",],    
};
