# VLSI_Learning
This is a Verilog learning project base on stanford course EE181

## compile
'''
$ make
'''

## test
'''
$ make
'''

## simulation
'''
make sim
'''

## Modelsim simulation settiing
'''
$ vsim> do setting.do
'''
