{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668179302628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668179302629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 15:08:22 2022 " "Processing started: Fri Nov 11 15:08:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668179302629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668179302629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decoder_Parallel -c Decoder_Parallel " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decoder_Parallel -c Decoder_Parallel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668179302629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668179303139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668179303139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_parallel.vhd 4 2 " "Found 4 design units, including 2 entities, in source file decoder_parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mC_decoder-structure " "Found design unit 1: mC_decoder-structure" {  } { { "Decoder_Parallel.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/Decoder_Parallel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311863 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Decoder_Parallel-structure " "Found design unit 2: Decoder_Parallel-structure" {  } { { "Decoder_Parallel.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/Decoder_Parallel.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311863 ""} { "Info" "ISGN_ENTITY_NAME" "1 mC_decoder " "Found entity 1: mC_decoder" {  } { { "Decoder_Parallel.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/Decoder_Parallel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311863 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder_Parallel " "Found entity 2: Decoder_Parallel" {  } { { "Decoder_Parallel.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/Decoder_Parallel.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668179311863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplelogic.vhd 14 7 " "Found 14 design units, including 7 entities, in source file simplelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311865 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateOr2-logicFunction " "Found design unit 2: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/simpleLogic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311865 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateXOr2-logicFunction " "Found design unit 3: gateXOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/simpleLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311865 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateNOr2-logicFunction " "Found design unit 4: gateNOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/simpleLogic.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311865 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateNAnd2-logicFunction " "Found design unit 5: gateNAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/simpleLogic.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311865 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 gateNOr3-logicFunction " "Found design unit 6: gateNOr3-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/simpleLogic.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311865 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 gateXOr4-logicFunction " "Found design unit 7: gateXOr4-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/simpleLogic.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311865 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311865 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateOr2 " "Found entity 2: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/simpleLogic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311865 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateXOr2 " "Found entity 3: gateXOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/simpleLogic.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311865 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateNOr2 " "Found entity 4: gateNOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/simpleLogic.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311865 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateNAnd2 " "Found entity 5: gateNAnd2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/simpleLogic.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311865 ""} { "Info" "ISGN_ENTITY_NAME" "6 gateNOr3 " "Found entity 6: gateNOr3" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/simpleLogic.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311865 ""} { "Info" "ISGN_ENTITY_NAME" "7 gateXOr4 " "Found entity 7: gateXOr4" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/simpleLogic.vhd" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668179311865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668179311865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Decoder_Parallel " "Elaborating entity \"Decoder_Parallel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668179311911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOr2 gateXOr2:xorc00 " "Elaborating entity \"gateXOr2\" for hierarchy \"gateXOr2:xorc00\"" {  } { { "Decoder_Parallel.vhd" "xorc00" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/Decoder_Parallel.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668179311947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mC_decoder mC_decoder:m0isOne " "Elaborating entity \"mC_decoder\" for hierarchy \"mC_decoder:m0isOne\"" {  } { { "Decoder_Parallel.vhd" "m0isOne" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/Decoder_Parallel.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668179311957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 mC_decoder:m0isOne\|gateAnd2:and_01 " "Elaborating entity \"gateAnd2\" for hierarchy \"mC_decoder:m0isOne\|gateAnd2:and_01\"" {  } { { "Decoder_Parallel.vhd" "and_01" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/Decoder_Parallel.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668179311965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateOr2 mC_decoder:m0isOne\|gateOr2:or_01 " "Elaborating entity \"gateOr2\" for hierarchy \"mC_decoder:m0isOne\|gateOr2:or_01\"" {  } { { "Decoder_Parallel.vhd" "or_01" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/Decoder_Parallel.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668179311974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNAnd2 mC_decoder:m0isOne\|gateNAnd2:nand_01 " "Elaborating entity \"gateNAnd2\" for hierarchy \"mC_decoder:m0isOne\|gateNAnd2:nand_01\"" {  } { { "Decoder_Parallel.vhd" "nand_01" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/Decoder_Parallel.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668179311982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNOr2 mC_decoder:m0isOne\|gateNOr2:nor_01 " "Elaborating entity \"gateNOr2\" for hierarchy \"mC_decoder:m0isOne\|gateNOr2:nor_01\"" {  } { { "Decoder_Parallel.vhd" "nor_01" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/Decoder_Parallel.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668179311991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNOr3 gateNOr3:Cvalid " "Elaborating entity \"gateNOr3\" for hierarchy \"gateNOr3:Cvalid\"" {  } { { "Decoder_Parallel.vhd" "Cvalid" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/Decoder_Parallel.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668179312004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOr4 gateXOr4:d_0 " "Elaborating entity \"gateXOr4\" for hierarchy \"gateXOr4:d_0\"" {  } { { "Decoder_Parallel.vhd" "d_0" { Text "C:/Users/Marta Oliveira/OneDrive - Universidade de Aveiro/Desktop/Universidade/4_ano_1_semestre/AAD/trabalho1/DEC/Decoder_Parallel.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668179312010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668179312670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668179313048 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668179313048 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668179313172 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668179313172 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668179313172 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668179313172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668179313188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 15:08:33 2022 " "Processing ended: Fri Nov 11 15:08:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668179313188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668179313188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668179313188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668179313188 ""}
