#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun 16 13:10:08 2020
# Process ID: 19180
# Current directory: D:/VivadoSdk2019/project/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31996 D:\VivadoSdk2019\project\project_2\project_1.xpr
# Log file: D:/VivadoSdk2019/project/project_2/vivado.log
# Journal file: D:/VivadoSdk2019/project/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoSdk2019/project/project_2/project_1.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
open_project D:/VivadoSdk2019/project/project_2/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VivadoSdk2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 770.609 ; gain = 59.531
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoSdk2019/project/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_MIps' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoSdk2019/project/project_2/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_MIps_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/If.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module If
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/forward_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/hazardDetect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardDetect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2458] undeclared symbol Extop, assumed default net type wire [D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/id.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/pc.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sim_1/new/sim_MIps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_MIps
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoSdk2019/project/project_2/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0f9f6848797d48919883233c7aeb662a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MIps_behav xil_defaultlib.sim_MIps xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VivadoSdk2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0f9f6848797d48919883233c7aeb662a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MIps_behav xil_defaultlib.sim_MIps xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.im_4k
Compiling module xil_defaultlib.If
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.forward_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.hazardDetect
Compiling module xil_defaultlib.id_exe
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exe
Compiling module xil_defaultlib.exe_mem
Compiling module xil_defaultlib.dm_4k
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.sim_MIps
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_MIps_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/VivadoSdk2019/project/project_2/project_1.sim/sim_1/behav/xsim/xsim.dir/sim_MIps_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 79.875 ; gain = 11.184
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 16 13:13:41 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 781.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoSdk2019/project/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_MIps_behav -key {Behavioral:sim_1:Functional:sim_MIps} -tclbatch {sim_MIps.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_MIps.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File D:\VsCode\Codes\firstPractice\code.txt referenced on D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/im.v at line 8 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File D:\VsCode\Codes\firstPractice\data.txt referenced on D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/dm.v at line 11 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_MIps_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 805.434 ; gain = 23.707
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: File D:\VsCode\Codes\firstPractice\code.txt referenced on D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/im.v at line 8 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File D:\VsCode\Codes\firstPractice\data.txt referenced on D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/dm.v at line 11 cannot be opened for reading. Please ensure that this file is available in the current working directory.
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 825.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 825.816 ; gain = 0.000
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/VivadoSdk2019/project/project_2/project_1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoSdk2019/project/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_MIps' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoSdk2019/project/project_2/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_MIps_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/If.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module If
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/exe_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/forward_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/hazardDetect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardDetect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2458] undeclared symbol Extop, assumed default net type wire [D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/id.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/id_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/pc.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_2/project_1.srcs/sim_1/new/sim_MIps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_MIps
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoSdk2019/project/project_2/project_1.sim/sim_1/behav/xsim'
"xelab -wto 0f9f6848797d48919883233c7aeb662a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MIps_behav xil_defaultlib.sim_MIps xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VivadoSdk2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0f9f6848797d48919883233c7aeb662a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_MIps_behav xil_defaultlib.sim_MIps xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.im_4k
Compiling module xil_defaultlib.If
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.forward_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.hazardDetect
Compiling module xil_defaultlib.id_exe
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exe
Compiling module xil_defaultlib.exe_mem
Compiling module xil_defaultlib.dm_4k
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.sim_MIps
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_MIps_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoSdk2019/project/project_2/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_MIps_behav -key {Behavioral:sim_1:Functional:sim_MIps} -tclbatch {sim_MIps.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_MIps.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File D:\VsCode\Codes\firstPractice\data.txt referenced on D:/VivadoSdk2019/project/project_2/project_1.srcs/sources_1/new/dm.v at line 11 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_MIps_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 825.816 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 825.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 16 13:16:57 2020...
