# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# File: D:\EigeneDateien\Seafile\Seafile\Elektronik\Projects\Signal-Generator\Mark II Version\FPGA-Controllers\FPGA_Pinout_Mk-III_Rev-A.csv
# Generated on: Tue Aug 11 20:37:22 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
AD5355_CS,Output,PIN_130,8,B8_N0,PIN_130,3.3-V LVTTL,,,,,
AD5355_LE,Output,PIN_131,8,B8_N0,PIN_131,3.3-V LVTTL,,,,,
AD5355_MOSI,Output,PIN_119,7,B7_N0,PIN_119,3.3-V LVTTL,,,,,
AD5355_MUX_CPU,Output,PIN_141,8,B8_N0,PIN_141,3.3-V LVTTL,,,,,
AD5355_SCK,Output,PIN_118,7,B7_N0,PIN_118,3.3-V LVTTL,,,,,
AD9957_CCI_OSK,Output,PIN_12,1A,B1_N0,PIN_12,3.3-V LVTTL,,,,,
AD9957_CCI_OVFL,Input,PIN_14,1A,B1_N0,PIN_14,3.3-V LVTTL,,,,,
AD9957_CCI_RT,Output,PIN_13,1A,B1_N0,PIN_13,3.3-V LVTTL,,,,,
AD9957_CS,Output,PIN_132,8,B8_N0,PIN_132,3.3-V LVTTL,,,,,
AD9957_CS_CPU,Input,PIN_24,1B,B1_N0,PIN_24,3.3-V LVTTL,,,,,
AD9957_DATA[17],Bidir,PIN_114,7,B7_N0,PIN_114,3.3-V LVTTL,,,,,
AD9957_DATA[16],Bidir,PIN_113,7,B7_N0,PIN_113,3.3-V LVTTL,,,,,
AD9957_DATA[15],Bidir,PIN_112,7,B7_N0,PIN_112,3.3-V LVTTL,,,,,
AD9957_DATA[14],Bidir,PIN_111,7,B7_N0,PIN_111,3.3-V LVTTL,,,,,
AD9957_DATA[13],Bidir,PIN_110,7,B7_N0,PIN_110,3.3-V LVTTL,,,,,
AD9957_DATA[12],Bidir,PIN_106,6,B6_N0,PIN_106,3.3-V LVTTL,,,,,
AD9957_DATA[11],Bidir,PIN_105,6,B6_N0,PIN_105,3.3-V LVTTL,,,,,
AD9957_DATA[10],Bidir,PIN_102,6,B6_N0,PIN_102,3.3-V LVTTL,,,,,
AD9957_DATA[9],Bidir,PIN_101,6,B6_N0,PIN_101,3.3-V LVTTL,,,,,
AD9957_DATA[8],Bidir,PIN_100,6,B6_N0,PIN_100,3.3-V LVTTL,,,,,
AD9957_DATA[7],Bidir,PIN_99,6,B6_N0,PIN_99,3.3-V LVTTL,,,,,
AD9957_DATA[6],Bidir,PIN_98,6,B6_N0,PIN_98,3.3-V LVTTL,,,,,
AD9957_DATA[5],Bidir,PIN_96,6,B6_N0,PIN_96,3.3-V LVTTL,,,,,
AD9957_DATA[4],Bidir,PIN_93,6,B6_N0,PIN_93,3.3-V LVTTL,,,,,
AD9957_DATA[3],Bidir,PIN_92,6,B6_N0,PIN_92,3.3-V LVTTL,,,,,
AD9957_DATA[2],Bidir,PIN_91,6,B6_N0,PIN_91,3.3-V LVTTL,,,,,
AD9957_DATA[1],Bidir,PIN_90,6,B6_N0,PIN_90,3.3-V LVTTL,,,,,
AD9957_DATA[0],Bidir,PIN_87,5,B5_N0,PIN_87,3.3-V LVTTL,,,,,
AD9957_IO-RST,Output,PIN_15,1B,B1_N0,PIN_15,3.3-V LVTTL,,,,,
AD9957_IO-RST_CPU,Input,PIN_21,1B,B1_N0,PIN_21,3.3-V LVTTL,,,,,
AD9957_IOUP,Output,PIN_85,5,B5_N0,PIN_85,3.3-V LVTTL,,,,,
AD9957_IOUP_CPU,Input,PIN_25,1B,B1_N0,PIN_25,3.3-V LVTTL,,,,,
AD9957_MISO,Input,PIN_81,5,B5_N0,PIN_81,3.3-V LVTTL,,,,,
AD9957_MOSI,Output,PIN_84,5,B5_N0,PIN_84,3.3-V LVTTL,,,,,
AD9957_P0,Output,PIN_10,1A,B1_N0,PIN_10,3.3-V LVTTL,,,,,
AD9957_P1,Output,PIN_8,1A,B1_N0,PIN_8,3.3-V LVTTL,,,,,
AD9957_P2,Output,PIN_7,1A,B1_N0,PIN_7,3.3-V LVTTL,,,,,
AD9957_PDCLK,Input,PIN_97,6,B6_N0,PIN_97,3.3-V LVTTL,,,,,
AD9957_RESET,Output,PIN_134,8,B8_N0,PIN_134,3.3-V LVTTL,,,,,
AD9957_RESET_CPU,Input,PIN_22,1B,B1_N0,PIN_22,3.3-V LVTTL,,,,,
AD9957_SCK,Output,PIN_80,5,B5_N0,PIN_80,3.3-V LVTTL,,,,,
AD9957_SYNC_CLK,Input,PIN_86,5,B5_N0,PIN_86,3.3-V LVTTL,,,,,
AD9957_TX-ENABLE/FS,Output,PIN_11,1A,B1_N0,PIN_11,3.3-V LVTTL,,,,,
ADF5355_CS_CPU,Input,PIN_135,8,B8_N0,PIN_135,3.3-V LVTTL,,,,,
ADF5355_LE_CPU,Input,PIN_140,8,B8_N0,PIN_140,3.3-V LVTTL,,,,,
ADF5355_MUX,Input,PIN_17,1B,B1_N0,PIN_17,3.3-V LVTTL,,,,,
FPGA_IRQ,Output,PIN_6,1A,B1_N0,PIN_6,3.3-V LVTTL,,,,,
FPGA_LED1,Output,PIN_124,8,B8_N0,PIN_124,3.3-V LVTTL,,,,,
inclk0,Input,PIN_88,6,B6_N0,PIN_88,3.3-V LVTTL,,,,,
MAX_CS,Input,PIN_123,8,B8_N0,PIN_123,3.3-V LVTTL,,,,,
MAX_MISO,Output,PIN_121,8,B8_N0,PIN_121,3.3-V LVTTL,,,,,
MAX_MOSI,Input,PIN_120,8,B8_N0,PIN_120,3.3-V LVTTL,,,,,
MAX_SCK,Input,PIN_122,8,B8_N0,PIN_122,3.3-V LVTTL,,,,,
sdram_a[12],Output,PIN_69,4,B4_N0,PIN_69,3.3-V LVTTL,,,,,
sdram_a[11],Output,PIN_70,4,B4_N0,PIN_70,3.3-V LVTTL,,,,,
sdram_a[10],Output,PIN_30,2,B2_N0,PIN_30,3.3-V LVTTL,,,,,
sdram_a[9],Output,PIN_74,5,B5_N0,PIN_74,3.3-V LVTTL,,,,,
sdram_a[8],Output,PIN_75,5,B5_N0,PIN_75,3.3-V LVTTL,,,,,
sdram_a[7],Output,PIN_76,5,B5_N0,PIN_76,3.3-V LVTTL,,,,,
sdram_a[6],Output,PIN_77,5,B5_N0,PIN_77,3.3-V LVTTL,,,,,
sdram_a[5],Output,PIN_78,5,B5_N0,PIN_78,3.3-V LVTTL,,,,,
sdram_a[4],Output,PIN_79,5,B5_N0,PIN_79,3.3-V LVTTL,,,,,
sdram_a[3],Output,PIN_26,2,B2_N0,PIN_26,3.3-V LVTTL,,,,,
sdram_a[2],Output,PIN_27,2,B2_N0,PIN_27,3.3-V LVTTL,,,,,
sdram_a[1],Output,PIN_28,2,B2_N0,PIN_28,3.3-V LVTTL,,,,,
sdram_a[0],Output,PIN_29,2,B2_N0,PIN_29,3.3-V LVTTL,,,,,
sdram_ba[1],Output,PIN_32,2,B2_N0,PIN_32,3.3-V LVTTL,,,,,
sdram_ba[0],Output,PIN_33,2,B2_N0,PIN_33,3.3-V LVTTL,,,,,
sdram_cas_n,Output,PIN_41,3,B3_N0,PIN_41,3.3-V LVTTL,,,,,
sdram_cke,Output,PIN_127,8,B8_N0,PIN_127,3.3-V LVTTL,,,,,
SDRAM_CLK,Output,PIN_56,3,B3_N0,PIN_56,3.3-V LVTTL,,,,,
sdram_cs_n,Output,PIN_38,3,B3_N0,PIN_38,3.3-V LVTTL,,,,,
sdram_dq[15],Bidir,PIN_57,3,B3_N0,PIN_57,3.3-V LVTTL,,,,,
sdram_dq[14],Bidir,PIN_58,3,B3_N0,PIN_58,3.3-V LVTTL,,,,,
sdram_dq[13],Bidir,PIN_59,3,B3_N0,PIN_59,3.3-V LVTTL,,,,,
sdram_dq[12],Bidir,PIN_60,3,B3_N0,PIN_60,3.3-V LVTTL,,,,,
sdram_dq[11],Bidir,PIN_61,4,B4_N0,PIN_61,3.3-V LVTTL,,,,,
sdram_dq[10],Bidir,PIN_62,4,B4_N0,PIN_62,3.3-V LVTTL,,,,,
sdram_dq[9],Bidir,PIN_64,4,B4_N0,PIN_64,3.3-V LVTTL,,,,,
sdram_dq[8],Bidir,PIN_65,4,B4_N0,PIN_65,3.3-V LVTTL,,,,,
sdram_dq[7],Bidir,PIN_45,3,B3_N0,PIN_45,3.3-V LVTTL,,,,,
sdram_dq[6],Bidir,PIN_46,3,B3_N0,PIN_46,3.3-V LVTTL,,,,,
sdram_dq[5],Bidir,PIN_47,3,B3_N0,PIN_47,3.3-V LVTTL,,,,,
sdram_dq[4],Bidir,PIN_48,3,B3_N0,PIN_48,3.3-V LVTTL,,,,,
sdram_dq[3],Bidir,PIN_50,3,B3_N0,PIN_50,3.3-V LVTTL,,,,,
sdram_dq[2],Bidir,PIN_52,3,B3_N0,PIN_52,3.3-V LVTTL,,,,,
sdram_dq[1],Bidir,PIN_54,3,B3_N0,PIN_54,3.3-V LVTTL,,,,,
sdram_dq[0],Bidir,PIN_55,3,B3_N0,PIN_55,3.3-V LVTTL,,,,,
sdram_dqmh,Output,PIN_66,4,B4_N0,PIN_66,3.3-V LVTTL,,,,,
sdram_dqml,Output,PIN_44,3,B3_N0,PIN_44,3.3-V LVTTL,,,,,
sdram_ras_n,Output,PIN_39,3,B3_N0,PIN_39,3.3-V LVTTL,,,,,
sdram_we_n,Output,PIN_43,3,B3_N0,PIN_43,3.3-V LVTTL,,,,,
inclk0(n),Unknown,PIN_89,6,B6_N0,,3.3-V LVTTL,,,,,
