# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2998 \
    name num_in_features \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_num_in_features \
    op interface \
    ports { num_in_features { I 7 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2999 \
    name out_nodes_features_skip_concat_bias_V_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_0_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_0_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3000 \
    name out_nodes_features_skip_concat_bias_V_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_1_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_1_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3001 \
    name out_nodes_features_skip_concat_bias_V_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_2_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_2_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3002 \
    name out_nodes_features_skip_concat_bias_V_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_3_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_3_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3003 \
    name out_nodes_features_skip_concat_bias_V_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_4_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_4_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3004 \
    name out_nodes_features_skip_concat_bias_V_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_5_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_5_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3005 \
    name out_nodes_features_skip_concat_bias_V_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_6_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_6_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3006 \
    name out_nodes_features_skip_concat_bias_V_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_7_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_7_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3007 \
    name out_nodes_features_skip_concat_bias_V_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_8_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_8_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3008 \
    name out_nodes_features_skip_concat_bias_V_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_9_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_9_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3009 \
    name out_nodes_features_skip_concat_bias_V_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_10_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_10_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3010 \
    name out_nodes_features_skip_concat_bias_V_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_11_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_11_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3011 \
    name out_nodes_features_skip_concat_bias_V_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_12_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_12_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3012 \
    name out_nodes_features_skip_concat_bias_V_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_13_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_13_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3013 \
    name out_nodes_features_skip_concat_bias_V_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_14_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_14_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3014 \
    name out_nodes_features_skip_concat_bias_V_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_15_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_15_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3015 \
    name out_nodes_features_skip_concat_bias_V_16_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_16_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_16_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3016 \
    name out_nodes_features_skip_concat_bias_V_17_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_17_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_17_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3017 \
    name out_nodes_features_skip_concat_bias_V_18_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_18_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_18_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3018 \
    name out_nodes_features_skip_concat_bias_V_19_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_19_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_19_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3019 \
    name out_nodes_features_skip_concat_bias_V_20_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_20_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_20_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3020 \
    name out_nodes_features_skip_concat_bias_V_21_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_21_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_21_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3021 \
    name out_nodes_features_skip_concat_bias_V_22_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_22_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_22_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3022 \
    name out_nodes_features_skip_concat_bias_V_23_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_23_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_23_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3023 \
    name out_nodes_features_skip_concat_bias_V_24_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_24_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_24_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3024 \
    name out_nodes_features_skip_concat_bias_V_25_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_25_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_25_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3025 \
    name out_nodes_features_skip_concat_bias_V_26_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_26_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_26_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3026 \
    name out_nodes_features_skip_concat_bias_V_27_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_27_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_27_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3027 \
    name out_nodes_features_skip_concat_bias_V_28_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_28_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_28_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3028 \
    name out_nodes_features_skip_concat_bias_V_29_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_29_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_29_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3029 \
    name out_nodes_features_skip_concat_bias_V_30_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_30_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_30_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3030 \
    name out_nodes_features_skip_concat_bias_V_31_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_31_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_31_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3031 \
    name out_nodes_features_skip_concat_bias_V_32_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_32_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_32_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3032 \
    name out_nodes_features_skip_concat_bias_V_33_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_33_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_33_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3033 \
    name out_nodes_features_skip_concat_bias_V_34_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_34_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_34_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3034 \
    name out_nodes_features_skip_concat_bias_V_35_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_35_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_35_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3035 \
    name out_nodes_features_skip_concat_bias_V_36_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_36_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_36_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3036 \
    name out_nodes_features_skip_concat_bias_V_37_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_37_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_37_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3037 \
    name out_nodes_features_skip_concat_bias_V_38_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_38_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_38_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3038 \
    name out_nodes_features_skip_concat_bias_V_39_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_39_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_39_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3039 \
    name out_nodes_features_skip_concat_bias_V_40_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_40_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_40_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3040 \
    name out_nodes_features_skip_concat_bias_V_41_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_41_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_41_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3041 \
    name out_nodes_features_skip_concat_bias_V_42_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_42_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_42_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3042 \
    name out_nodes_features_skip_concat_bias_V_43_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_43_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_43_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3043 \
    name out_nodes_features_skip_concat_bias_V_44_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_44_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_44_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3044 \
    name out_nodes_features_skip_concat_bias_V_45_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_45_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_45_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3045 \
    name out_nodes_features_skip_concat_bias_V_46_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_46_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_46_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3046 \
    name out_nodes_features_skip_concat_bias_V_47_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_47_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_47_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3047 \
    name out_nodes_features_skip_concat_bias_V_48_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_48_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_48_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3048 \
    name out_nodes_features_skip_concat_bias_V_49_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_49_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_49_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3049 \
    name out_nodes_features_skip_concat_bias_V_50_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_50_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_50_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3050 \
    name out_nodes_features_skip_concat_bias_V_51_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_51_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_51_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3051 \
    name out_nodes_features_skip_concat_bias_V_52_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_52_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_52_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3052 \
    name out_nodes_features_skip_concat_bias_V_53_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_53_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_53_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3053 \
    name out_nodes_features_skip_concat_bias_V_54_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_54_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_54_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3054 \
    name out_nodes_features_skip_concat_bias_V_55_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_55_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_55_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3055 \
    name out_nodes_features_skip_concat_bias_V_56_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_56_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_56_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3056 \
    name out_nodes_features_skip_concat_bias_V_57_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_57_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_57_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3057 \
    name out_nodes_features_skip_concat_bias_V_58_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_58_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_58_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3058 \
    name out_nodes_features_skip_concat_bias_V_59_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_59_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_59_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3059 \
    name out_nodes_features_skip_concat_bias_V_60_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_60_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_60_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3060 \
    name out_nodes_features_skip_concat_bias_V_61_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_61_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_61_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3061 \
    name out_nodes_features_skip_concat_bias_V_62_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_62_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_62_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3062 \
    name out_nodes_features_skip_concat_bias_V_63_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_out_nodes_features_skip_concat_bias_V_63_load \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_63_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3063 \
    name skip_proj_weight_V_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_0_load \
    op interface \
    ports { skip_proj_weight_V_0_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3064 \
    name skip_proj_weight_V_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_1_load \
    op interface \
    ports { skip_proj_weight_V_1_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3065 \
    name skip_proj_weight_V_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_2_load \
    op interface \
    ports { skip_proj_weight_V_2_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3066 \
    name skip_proj_weight_V_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_3_load \
    op interface \
    ports { skip_proj_weight_V_3_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3067 \
    name skip_proj_weight_V_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_4_load \
    op interface \
    ports { skip_proj_weight_V_4_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3068 \
    name skip_proj_weight_V_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_5_load \
    op interface \
    ports { skip_proj_weight_V_5_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3069 \
    name skip_proj_weight_V_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_6_load \
    op interface \
    ports { skip_proj_weight_V_6_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3070 \
    name skip_proj_weight_V_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_7_load \
    op interface \
    ports { skip_proj_weight_V_7_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3071 \
    name skip_proj_weight_V_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_8_load \
    op interface \
    ports { skip_proj_weight_V_8_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3072 \
    name skip_proj_weight_V_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_9_load \
    op interface \
    ports { skip_proj_weight_V_9_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3073 \
    name skip_proj_weight_V_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_10_load \
    op interface \
    ports { skip_proj_weight_V_10_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3074 \
    name skip_proj_weight_V_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_11_load \
    op interface \
    ports { skip_proj_weight_V_11_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3075 \
    name skip_proj_weight_V_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_12_load \
    op interface \
    ports { skip_proj_weight_V_12_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3076 \
    name skip_proj_weight_V_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_13_load \
    op interface \
    ports { skip_proj_weight_V_13_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3077 \
    name skip_proj_weight_V_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_14_load \
    op interface \
    ports { skip_proj_weight_V_14_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3078 \
    name skip_proj_weight_V_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_15_load \
    op interface \
    ports { skip_proj_weight_V_15_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3079 \
    name skip_proj_weight_V_16_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_16_load \
    op interface \
    ports { skip_proj_weight_V_16_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3080 \
    name skip_proj_weight_V_17_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_17_load \
    op interface \
    ports { skip_proj_weight_V_17_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3081 \
    name skip_proj_weight_V_18_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_18_load \
    op interface \
    ports { skip_proj_weight_V_18_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3082 \
    name skip_proj_weight_V_19_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_19_load \
    op interface \
    ports { skip_proj_weight_V_19_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3083 \
    name skip_proj_weight_V_20_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_20_load \
    op interface \
    ports { skip_proj_weight_V_20_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3084 \
    name skip_proj_weight_V_21_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_21_load \
    op interface \
    ports { skip_proj_weight_V_21_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3085 \
    name skip_proj_weight_V_22_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_22_load \
    op interface \
    ports { skip_proj_weight_V_22_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3086 \
    name skip_proj_weight_V_23_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_23_load \
    op interface \
    ports { skip_proj_weight_V_23_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3087 \
    name skip_proj_weight_V_24_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_24_load \
    op interface \
    ports { skip_proj_weight_V_24_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3088 \
    name skip_proj_weight_V_25_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_25_load \
    op interface \
    ports { skip_proj_weight_V_25_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3089 \
    name skip_proj_weight_V_26_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_26_load \
    op interface \
    ports { skip_proj_weight_V_26_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3090 \
    name skip_proj_weight_V_27_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_27_load \
    op interface \
    ports { skip_proj_weight_V_27_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3091 \
    name skip_proj_weight_V_28_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_28_load \
    op interface \
    ports { skip_proj_weight_V_28_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3092 \
    name skip_proj_weight_V_29_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_29_load \
    op interface \
    ports { skip_proj_weight_V_29_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3093 \
    name skip_proj_weight_V_30_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_30_load \
    op interface \
    ports { skip_proj_weight_V_30_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3094 \
    name skip_proj_weight_V_31_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_31_load \
    op interface \
    ports { skip_proj_weight_V_31_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3095 \
    name skip_proj_weight_V_32_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_32_load \
    op interface \
    ports { skip_proj_weight_V_32_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3096 \
    name skip_proj_weight_V_33_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_33_load \
    op interface \
    ports { skip_proj_weight_V_33_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3097 \
    name skip_proj_weight_V_34_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_34_load \
    op interface \
    ports { skip_proj_weight_V_34_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3098 \
    name skip_proj_weight_V_35_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_35_load \
    op interface \
    ports { skip_proj_weight_V_35_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3099 \
    name skip_proj_weight_V_36_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_36_load \
    op interface \
    ports { skip_proj_weight_V_36_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3100 \
    name skip_proj_weight_V_37_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_37_load \
    op interface \
    ports { skip_proj_weight_V_37_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3101 \
    name skip_proj_weight_V_38_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_38_load \
    op interface \
    ports { skip_proj_weight_V_38_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3102 \
    name skip_proj_weight_V_39_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_39_load \
    op interface \
    ports { skip_proj_weight_V_39_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3103 \
    name skip_proj_weight_V_40_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_40_load \
    op interface \
    ports { skip_proj_weight_V_40_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3104 \
    name skip_proj_weight_V_41_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_41_load \
    op interface \
    ports { skip_proj_weight_V_41_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3105 \
    name skip_proj_weight_V_42_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_42_load \
    op interface \
    ports { skip_proj_weight_V_42_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3106 \
    name skip_proj_weight_V_43_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_43_load \
    op interface \
    ports { skip_proj_weight_V_43_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3107 \
    name skip_proj_weight_V_44_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_44_load \
    op interface \
    ports { skip_proj_weight_V_44_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3108 \
    name skip_proj_weight_V_45_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_45_load \
    op interface \
    ports { skip_proj_weight_V_45_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3109 \
    name skip_proj_weight_V_46_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_46_load \
    op interface \
    ports { skip_proj_weight_V_46_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3110 \
    name skip_proj_weight_V_47_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_47_load \
    op interface \
    ports { skip_proj_weight_V_47_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3111 \
    name skip_proj_weight_V_48_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_48_load \
    op interface \
    ports { skip_proj_weight_V_48_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3112 \
    name skip_proj_weight_V_49_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_49_load \
    op interface \
    ports { skip_proj_weight_V_49_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3113 \
    name skip_proj_weight_V_50_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_50_load \
    op interface \
    ports { skip_proj_weight_V_50_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3114 \
    name skip_proj_weight_V_51_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_51_load \
    op interface \
    ports { skip_proj_weight_V_51_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3115 \
    name skip_proj_weight_V_52_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_52_load \
    op interface \
    ports { skip_proj_weight_V_52_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3116 \
    name skip_proj_weight_V_53_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_53_load \
    op interface \
    ports { skip_proj_weight_V_53_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3117 \
    name skip_proj_weight_V_54_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_54_load \
    op interface \
    ports { skip_proj_weight_V_54_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3118 \
    name skip_proj_weight_V_55_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_55_load \
    op interface \
    ports { skip_proj_weight_V_55_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3119 \
    name skip_proj_weight_V_56_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_56_load \
    op interface \
    ports { skip_proj_weight_V_56_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3120 \
    name skip_proj_weight_V_57_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_57_load \
    op interface \
    ports { skip_proj_weight_V_57_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3121 \
    name skip_proj_weight_V_58_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_58_load \
    op interface \
    ports { skip_proj_weight_V_58_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3122 \
    name skip_proj_weight_V_59_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_59_load \
    op interface \
    ports { skip_proj_weight_V_59_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3123 \
    name skip_proj_weight_V_60_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_60_load \
    op interface \
    ports { skip_proj_weight_V_60_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3124 \
    name skip_proj_weight_V_61_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_61_load \
    op interface \
    ports { skip_proj_weight_V_61_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3125 \
    name skip_proj_weight_V_62_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_62_load \
    op interface \
    ports { skip_proj_weight_V_62_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3126 \
    name skip_proj_weight_V_63_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_skip_proj_weight_V_63_load \
    op interface \
    ports { skip_proj_weight_V_63_load { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3127 \
    name sum_V_2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_sum_V_2_out \
    op interface \
    ports { sum_V_2_out { O 28 vector } sum_V_2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName GAT_compute_one_graph_flow_control_loop_pipe_sequential_init_U
set CompName GAT_compute_one_graph_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix GAT_compute_one_graph_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


