{
    "cadence.CDS_LIC_FILE": "5280@bwrcflex-1.eecs.berkeley.edu:5280@bwrcflex-2.eecs.berkeley.edu",
    "cadence.cadence_home": "/tools/cadence",
    "cadence.extra_env_vars": [],
    "drc.calibre.version": "2017.3_38.30",
    "drc.inputs.additional_drc_text": "",
    "drc.inputs.additional_drc_text_mode": "auto",
    "drc.inputs.drc_rules_to_run": [],
    "drc.inputs.layout_file": null,
    "drc.inputs.top_module": null,
    "drc.klayout.klayout_bin": "/tools/commercial/skywater/local/chipyard-tutorial/.conda-klayout/bin/klayout",
    "drc.magic.magic_bin": "/tools/commercial/skywater/local/chipyard-tutorial/.conda-signoff/bin/magic",
    "drc.submit.command": "local",
    "drc.submit.settings": [],
    "formal.inputs.check": "lec",
    "formal.inputs.input_files": [],
    "formal.inputs.reference_files": [],
    "formal.inputs.top_module": null,
    "formal.submit.command": "local",
    "formal.submit.settings": [],
    "lvs.calibre.version": "2017.3_38.30",
    "lvs.inputs.additional_lvs_text": "",
    "lvs.inputs.additional_lvs_text_mode": "auto",
    "lvs.inputs.hcells_list": [],
    "lvs.inputs.layout_file": null,
    "lvs.inputs.schematic_files": [],
    "lvs.inputs.top_module": null,
    "lvs.netgen.netgen_bin": "/tools/commercial/skywater/local/chipyard-tutorial/.conda-signoff/bin/netgen",
    "lvs.submit.command": "local",
    "lvs.submit.settings": [],
    "mentor.MGLS_LICENSE_FILE": "1717@bwrcflex-1.eecs.berkeley.edu:1717@bwrcflex-2.eecs.berkeley.edu",
    "mentor.extra_env_vars": [
        {
            "VAR_M4_YOFFSET": "0"
        },
        {
            "VAR_M5_XOFFSET": "0"
        },
        {
            "VAR_M6_YOFFSET": "0"
        },
        {
            "VAR_M7_XOFFSET": "0"
        }
    ],
    "mentor.layerprops": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/calibre.layerprops",
    "mentor.mentor_home": "/tools/mentor",
    "openroad.extra_env_vars": [],
    "par.blockage_spacing": 2.0,
    "par.blockage_spacing_top_layer": null,
    "par.generate_power_straps_method": "by_tracks",
    "par.generate_power_straps_options.by_tracks.blockage_spacing": 2.0,
    "par.generate_power_straps_options.by_tracks.pin_layers": [
        "M9"
    ],
    "par.generate_power_straps_options.by_tracks.power_utilization": 0.25,
    "par.generate_power_straps_options.by_tracks.power_utilization_M3": 0.6,
    "par.generate_power_straps_options.by_tracks.power_utilization_M8": 1.0,
    "par.generate_power_straps_options.by_tracks.power_utilization_M9": 1.0,
    "par.generate_power_straps_options.by_tracks.strap_layers": [
        "M3",
        "M4",
        "M5",
        "M6",
        "M7",
        "M8",
        "M9"
    ],
    "par.generate_power_straps_options.by_tracks.track_offset": 0.0,
    "par.generate_power_straps_options.by_tracks.track_spacing": 0,
    "par.generate_power_straps_options.by_tracks.track_spacing_M3": 1,
    "par.generate_power_straps_options.by_tracks.track_start": 10,
    "par.generate_power_straps_options.by_tracks.track_width": 7,
    "par.innovus.floorplan_mode": "auto",
    "par.innovus.innovus_bin": "/tools/cadence/DDI/DDI221/INNOVUS221/bin/innovus",
    "par.innovus.use_cco": true,
    "par.innovus.version": "221",
    "par.inputs.gds_map_file": null,
    "par.inputs.gds_map_mode": "auto",
    "par.inputs.gds_merge": true,
    "par.inputs.gds_precision": 1000,
    "par.inputs.gds_precision_mode": "auto",
    "par.inputs.input_files": [],
    "par.inputs.physical_only_cells_list": [],
    "par.inputs.physical_only_cells_mode": "auto",
    "par.inputs.post_synth_sdc": null,
    "par.inputs.top_module": null,
    "par.openroad.klayout_bin": "/tools/commercial/skywater/local/chipyard-tutorial/.conda-klayout/bin/klayout",
    "par.openroad.openroad_bin": "/tools/commercial/skywater/local/chipyard-tutorial/.conda-openroad/bin/openroad",
    "par.power_straps_abutment": false,
    "par.power_straps_abutment_macros": null,
    "par.power_straps_mode": "generate",
    "par.power_straps_script_contents": null,
    "par.submit.command": "local",
    "par.submit.settings": [],
    "pcb.inputs.top_module": null,
    "pcb.submit.command": "local",
    "pcb.submit.settings": [],
    "power.inputs.database": null,
    "power.inputs.end_times": [],
    "power.inputs.extra_corners_only": false,
    "power.inputs.input_files": [],
    "power.inputs.level": "rtl",
    "power.inputs.report_configs": [],
    "power.inputs.saifs": [],
    "power.inputs.sdc": "",
    "power.inputs.spefs": [],
    "power.inputs.start_times": [],
    "power.inputs.tb_dut": "CPU",
    "power.inputs.tb_name": "Riscv151_testbench",
    "power.inputs.top_module": "riscv_top",
    "power.inputs.waveforms": [],
    "power.joules.version": "221",
    "power.submit.command": "local",
    "power.submit.settings": [],
    "power.voltus.lef_layer_map": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/lefdefLayer.map",
    "sim.inputs.all_regs": "",
    "sim.inputs.benchmarks": [],
    "sim.inputs.compiler_cc_opts": [],
    "sim.inputs.compiler_ld_opts": [],
    "sim.inputs.defines": [
        "CLOCK_PERIOD=5",
        "CLOCK_PERIOD=5"
    ],
    "sim.inputs.execute_sim": true,
    "sim.inputs.execution_flags": [],
    "sim.inputs.execution_flags_append": [],
    "sim.inputs.execution_flags_prepend": [],
    "sim.inputs.gl_register_force_value": 0,
    "sim.inputs.input_files": [
        "src-asic-lab/ALU.v",
        "src-asic-lab/ALUdec.v",
        "src-asic-lab/Riscv151.v",
        "src-asic-lab/Memory151.v",
        "src-asic-lab/ExtMemModel.v",
        "src-asic-lab/no_cache_mem.v",
        "src-asic-lab/riscv_top.v",
        "src-asic-lab/riscv_arbiter.v",
        "src-asic-lab/ALUTestbench.v",
        "src-asic-lab/ALUTestVectorTestbench.v",
        "src-asic-lab/riscv_test_harness.v",
        "src-asic-lab/Riscv151_testbench.v",
        "src-asic-lab/EECS151.v",
        "src-asic-lab/SRAM.v",
        "src-asic-lab/BranchComp.v",
        "src-asic-lab/CSR.v",
        "src-asic-lab/ImmDec.v",
        "src-asic-lab/ImmGen.v",
        "src-asic-lab/mux_21.v",
        "src-asic-lab/mux_41.v",
        "src-asic-lab/Regfile.v",
        "src-asic-lab/RiscvControl.v",
        "src-asic-lab/BranchControl.v",
        "src-asic-lab/HazardDetect.v",
        "src-asic-lab/RiscvDataFetch.v",
        "src-asic-lab/RiscvDataDX.v",
        "src-asic-lab/RiscvDataMW.v",
        "src-asic-lab/Cache.v",
        "src-asic-lab/PCGen.v"
    ],
    "sim.inputs.level": "syn",
    "sim.inputs.options": [
        "-timescale=1ns/10ps",
        "-timescale=1ns/10ps"
    ],
    "sim.inputs.parallel_runs": 1,
    "sim.inputs.saif.end_time": "1ns",
    "sim.inputs.saif.end_trigger_raw": "",
    "sim.inputs.saif.mode": "none",
    "sim.inputs.saif.start_time": "0ns",
    "sim.inputs.saif.start_trigger_raw": "",
    "sim.inputs.sdf_file": null,
    "sim.inputs.seq_cells": "",
    "sim.inputs.tb_dut": "CPU",
    "sim.inputs.tb_name": "Riscv151_testbench",
    "sim.inputs.timescale": null,
    "sim.inputs.timing_annotated": true,
    "sim.inputs.top_module": "riscv_top",
    "sim.submit.command": "local",
    "sim.submit.settings": [],
    "sim.vcs.verdi_home": "/tools/synopsys/verdi/S-2021.09-SP1-1",
    "sim.vcs.version": "S-2021.09-SP1-1",
    "sram_generator.submit.command": "local",
    "sram_generator.submit.settings": [],
    "synopsys.MGLS_LICENSE_FILE": "1717@bwrcflex-1.eecs.berkeley.edu:1717@bwrcflex-2.eecs.berkeley.edu",
    "synopsys.SNPSLMD_LICENSE_FILE": "1701@bwrcflex-1.eecs.berkeley.edu:1701@bwrcflex-2.eecs.berkeley.edu",
    "synopsys.extra_env_vars": [],
    "synopsys.synopsys_home": "/tools/synopsys",
    "synthesis.clock_gating_mode": "auto",
    "synthesis.genus.def_file": "/tools/scratch/caderichard/hammer_work/configs-design/asic-lab/asic-lab.def",
    "synthesis.genus.generate_only": false,
    "synthesis.genus.genus_bin": "/tools/cadence/DDI/DDI221/GENUS221/bin/genus",
    "synthesis.genus.phys_flow_effort": "high",
    "synthesis.genus.version": "221",
    "synthesis.inputs.input_files": [
        "src-asic-lab/ALUdec.v",
        "src-asic-lab/ALU.v",
        "src-asic-lab/Memory151.v",
        "src-asic-lab/Riscv151.v",
        "src-asic-lab/riscv_arbiter.v",
        "src-asic-lab/riscv_top.v",
        "src-asic-lab/BranchComp.v",
        "src-asic-lab/BranchControl.v",
        "src-asic-lab/Cache.v",
        "src-asic-lab/CSR.v",
        "src-asic-lab/ImmDec.v",
        "src-asic-lab/ImmGen.v",
        "src-asic-lab/mux_21.v",
        "src-asic-lab/mux_41.v",
        "src-asic-lab/PCGen.v",
        "src-asic-lab/Regfile.v",
        "src-asic-lab/RiscvControl.v",
        "src-asic-lab/BranchControl.v",
        "src-asic-lab/HazardDetect.v",
        "src-asic-lab/RiscvDataFetch.v",
        "src-asic-lab/RiscvDataDX.v",
        "src-asic-lab/RiscvDataMW.v",
        "src-asic-lab/ALUop.vh",
        "src-asic-lab/ImmCode.vh",
        "src-asic-lab/const.vh",
        "src-asic-lab/LoadOp.vh",
        "src-asic-lab/Opcode.vh",
        "src-asic-lab/StoreOp.vh",
        "src-asic-lab/util.vh"
    ],
    "synthesis.inputs.retime_modules": [],
    "synthesis.inputs.top_module": "riscv_top",
    "synthesis.submit.command": "local",
    "synthesis.submit.settings": [],
    "synthesis.yosys.latch_map_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/latch_map.v",
    "synthesis.yosys.yosys_bin": "/tools/commercial/skywater/local/chipyard-tutorial/.conda-yosys/bin/yosys",
    "technology.asap7.pdk_install_dir": "/tools/B/asap7/asap7PDK_r1p7",
    "technology.asap7.stdcell_install_dir": "/tools/B/asap7/asap7sc7p5t_27",
    "technology.asap7.tarball_dir": "/tools/B/asap7/",
    "technology.core.special_cells": null,
    "technology.core.stackup": "asap7_3Ma_2Mb_2Mc_2Md",
    "technology.core.std_cell_rail_layer": "M1",
    "technology.core.std_cell_supplies.ground": [
        "VSS"
    ],
    "technology.core.std_cell_supplies.power": [
        "VDD"
    ],
    "technology.pcb.bump_pad_metal_diameter": null,
    "technology.pcb.bump_pad_opening_diameter": null,
    "technology.sky130.openram_lib": "/tools/commercial/skywater/local/sky130_sram_macros",
    "technology.sky130.sky130A": "/tools/scratch/nayiri/sky130/open_pdks/sky130/sky130A",
    "technology.sky130.sky130_cds": "/tools/commercial/skywater/sky130_cds/sky130_prelim_release_091123",
    "technology.sky130.sky130_nda": "/tools/commercial/skywater/swtech130/skywater-src-nda-20221031",
    "technology.sky130.sram22_sky130_macros": "/tools/commercial/skywater/local/chipyard-tutorial/sram22_sky130_macros",
    "timing.inputs.input_files": [],
    "timing.inputs.max_paths": 100,
    "timing.inputs.post_synth_sdc": null,
    "timing.inputs.sdf_file": null,
    "timing.inputs.spefs": null,
    "timing.inputs.top_module": null,
    "timing.submit.command": "local",
    "timing.submit.settings": [],
    "vlsi.builtins.is_complete": false,
    "vlsi.core.build_system": "make",
    "vlsi.core.drc_tool": "hammer.drc.calibre",
    "vlsi.core.formal_tool": "hammer.formal.conformal",
    "vlsi.core.lvs_tool": "hammer.lvs.calibre",
    "vlsi.core.max_threads": 1,
    "vlsi.core.node": 28,
    "vlsi.core.par_tool": "hammer.par.innovus",
    "vlsi.core.pcb_tool": "hammer.pcb.generic",
    "vlsi.core.power_tool": "hammer.power.voltus",
    "vlsi.core.sim_tool": "hammer.sim.vcs",
    "vlsi.core.sram_generator_tool": "hammer.technology.asap7.sram_compiler",
    "vlsi.core.sram_generator_tool_path": [
        "/tools/scratch/caderichard/hammer/hammer/technology/asap7",
        "/tools/scratch/caderichard/hammer/hammer/technology/asap7"
    ],
    "vlsi.core.synthesis_tool": "hammer.synthesis.genus",
    "vlsi.core.technology": "hammer.technology.asap7",
    "vlsi.core.timing_tool": "hammer.timing.tempus",
    "vlsi.inputs.bumps.assignments": [],
    "vlsi.inputs.bumps.cell": "",
    "vlsi.inputs.bumps.global_x_offset": 0.0,
    "vlsi.inputs.bumps.global_y_offset": 0.0,
    "vlsi.inputs.bumps.pitch": 0.0,
    "vlsi.inputs.bumps.x": 0,
    "vlsi.inputs.bumps.y": 0,
    "vlsi.inputs.bumps_mode": "empty",
    "vlsi.inputs.bumps_pin_naming_scheme": "A1",
    "vlsi.inputs.clocks": [
        {
            "name": "clk",
            "period": "5ns",
            "uncertainty": "0.1ns"
        }
    ],
    "vlsi.inputs.custom_sdc_constraints": [],
    "vlsi.inputs.decaps": [],
    "vlsi.inputs.default_output_load": "1 pF",
    "vlsi.inputs.delays": [
        {
            "clock": "clk",
            "delay": "1",
            "direction": "input",
            "name": "reset"
        },
        {
            "clock": "clk",
            "delay": "1",
            "direction": "input",
            "name": "operands_bits_A"
        },
        {
            "clock": "clk",
            "delay": "1",
            "direction": "input",
            "name": "operands_bits_B"
        },
        {
            "clock": "clk",
            "delay": "1",
            "direction": "input",
            "name": "operands_val"
        },
        {
            "clock": "clk",
            "delay": "1",
            "direction": "output",
            "name": "operands_rdy"
        },
        {
            "clock": "clk",
            "delay": "1",
            "direction": "output",
            "name": "result_bits_data"
        },
        {
            "clock": "clk",
            "delay": "1",
            "direction": "output",
            "name": "result_val"
        },
        {
            "clock": "clk",
            "delay": "1",
            "direction": "input",
            "name": "result_rdy"
        }
    ],
    "vlsi.inputs.dont_use_list": [],
    "vlsi.inputs.dont_use_mode": "auto",
    "vlsi.inputs.hierarchical.config_source": "none",
    "vlsi.inputs.hierarchical.constraints": [],
    "vlsi.inputs.hierarchical.manual_modules": [],
    "vlsi.inputs.hierarchical.manual_placement_constraints": [],
    "vlsi.inputs.hierarchical.mode": "flat",
    "vlsi.inputs.hierarchical.top_module": "null",
    "vlsi.inputs.ilms": [],
    "vlsi.inputs.mmmc_corners": [
        {
            "name": "PVT_0P63V_100C",
            "temp": "100 C",
            "type": "setup",
            "voltage": "0.63 V"
        },
        {
            "name": "PVT_0P77V_0C",
            "temp": "0 C",
            "type": "hold",
            "voltage": "0.77 V"
        }
    ],
    "vlsi.inputs.output_loads": [],
    "vlsi.inputs.pin.assignments": [
        {
            "layers": [
                "M5",
                "M7"
            ],
            "pins": "*",
            "side": "bottom"
        }
    ],
    "vlsi.inputs.pin.generate_mode": "semi_auto",
    "vlsi.inputs.pin_mode": "generated",
    "vlsi.inputs.placement_constraints": [
        {
            "height": 400,
            "margins": {
                "bottom": 0,
                "left": 0,
                "right": 0,
                "top": 0
            },
            "path": "riscv_top",
            "type": "toplevel",
            "width": 350,
            "x": 0,
            "y": 0
        },
        {
            "master": "SRAM2RW16x32M",
            "orientation": "my",
            "path": "riscv_top/mem/icache/CACHE_DATA_BANK_0_0",
            "type": "hardmacro",
            "x": 95,
            "y": 30
        },
        {
            "master": "SRAM2RW16x32M",
            "orientation": "my",
            "path": "riscv_top/mem/icache/CACHE_DATA_BANK_0_1",
            "type": "hardmacro",
            "x": 95,
            "y": 60
        },
        {
            "master": "SRAM2RW16x32M",
            "orientation": "my",
            "path": "riscv_top/mem/icache/CACHE_DATA_BANK_0_2",
            "type": "hardmacro",
            "x": 95,
            "y": 90
        },
        {
            "master": "SRAM2RW16x32M",
            "orientation": "my",
            "path": "riscv_top/mem/icache/CACHE_DATA_BANK_0_3",
            "type": "hardmacro",
            "x": 95,
            "y": 120
        },
        {
            "master": "SRAM2RW16x32M",
            "orientation": "r0",
            "path": "riscv_top/mem/dcache/CACHE_DATA_BANK_1_0",
            "type": "hardmacro",
            "x": 250,
            "y": 30
        },
        {
            "master": "SRAM2RW16x32M",
            "orientation": "r0",
            "path": "riscv_top/mem/dcache/CACHE_DATA_BANK_1_1",
            "type": "hardmacro",
            "x": 250,
            "y": 60
        },
        {
            "master": "SRAM2RW16x32M",
            "orientation": "r0",
            "path": "riscv_top/mem/dcache/CACHE_DATA_BANK_1_2",
            "type": "hardmacro",
            "x": 250,
            "y": 90
        },
        {
            "master": "SRAM2RW16x32M",
            "orientation": "r0",
            "path": "riscv_top/mem/dcache/CACHE_DATA_BANK_1_3",
            "type": "hardmacro",
            "x": 250,
            "y": 120
        },
        {
            "master": "SRAM1RW16x32",
            "orientation": "my",
            "path": "riscv_top/mem/icache/TAGS",
            "type": "hardmacro",
            "x": 50,
            "y": 140
        },
        {
            "height": 1.08,
            "obs_types": [
                "place"
            ],
            "path": "riscv_top/place_obs_bottom",
            "type": "obstruction",
            "width": 350,
            "x": 0,
            "y": 0
        }
    ],
    "vlsi.inputs.power_spec_contents": null,
    "vlsi.inputs.power_spec_mode": "auto",
    "vlsi.inputs.power_spec_type": "cpf",
    "vlsi.inputs.sram_parameters": [
        {
            "depth": "1024",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW1024x16",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 16
        },
        {
            "depth": "1024",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW1024x17",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 17
        },
        {
            "depth": "1024",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW1024x32",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 32
        },
        {
            "depth": "1024",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW1024x37",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 37
        },
        {
            "depth": "1024",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW1024x38",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 38
        },
        {
            "depth": "1024",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW1024x44",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 44
        },
        {
            "depth": "1024",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW1024x64",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 64
        },
        {
            "depth": "1024",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW1024x8",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 8
        },
        {
            "depth": "2048",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW2048x8",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 8
        },
        {
            "depth": "128",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW128x12",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 12
        },
        {
            "depth": "128",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW128x14",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 14
        },
        {
            "depth": "128",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW128x22",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 22
        },
        {
            "depth": "128",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW128x40",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 40
        },
        {
            "depth": "128",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW128x46",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 46
        },
        {
            "depth": "128",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW128x48",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 48
        },
        {
            "depth": "128",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW128x64",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 64
        },
        {
            "depth": "128",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW128x8",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 8
        },
        {
            "depth": "256",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW256x128",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 128
        },
        {
            "depth": "256",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW256x32",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 32
        },
        {
            "depth": "256",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW256x46",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 46
        },
        {
            "depth": "256",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW256x48",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 48
        },
        {
            "depth": "256",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW256x64",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 64
        },
        {
            "depth": "256",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW256x8",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 8
        },
        {
            "depth": "32",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW32x50",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 50
        },
        {
            "depth": "4096",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW4096x16",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 16
        },
        {
            "depth": "4096",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW4096x8",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 8
        },
        {
            "depth": "512",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW512x128",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 128
        },
        {
            "depth": "512",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW512x32",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 32
        },
        {
            "depth": "512",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW512x64",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 64
        },
        {
            "depth": "512",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW512x8",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 8
        },
        {
            "depth": "64",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW64x128",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 128
        },
        {
            "depth": "64",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW64x20",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 20
        },
        {
            "depth": "64",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW64x21",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 21
        },
        {
            "depth": "64",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW64x22",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 22
        },
        {
            "depth": "64",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW64x32",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 32
        },
        {
            "depth": "64",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW64x34",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 34
        },
        {
            "depth": "64",
            "extra ports": [],
            "family": "1RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM1RW64x8",
            "ports": [
                {
                    "address port name": "A",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE",
                    "clock port polarity": "positive edge",
                    "input port name": "I",
                    "input port polarity": "active high",
                    "output port name": "O",
                    "output port polarity": "active high",
                    "read enable port name": "OEB",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 8
        },
        {
            "depth": "128",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW128x16",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 16
        },
        {
            "depth": "128",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW128x32",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 32
        },
        {
            "depth": "128",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW128x4",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 4
        },
        {
            "depth": "128",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW128x8",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 8
        },
        {
            "depth": "16",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW16x16",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 16
        },
        {
            "depth": "16",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW16x32",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 32
        },
        {
            "depth": "16",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW16x4",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 4
        },
        {
            "depth": "16",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW16x8",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 8
        },
        {
            "depth": "32",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW32x16",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 16
        },
        {
            "depth": "32",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW32x22",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 22
        },
        {
            "depth": "32",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW32x32",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 32
        },
        {
            "depth": "32",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW32x33",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 33
        },
        {
            "depth": "32",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW32x39",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 39
        },
        {
            "depth": "32",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW32x4",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 4
        },
        {
            "depth": "32",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW32x8",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 8
        },
        {
            "depth": "64",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW64x16",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 16
        },
        {
            "depth": "64",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW64x24",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 24
        },
        {
            "depth": "64",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW64x32",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 32
        },
        {
            "depth": "64",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW64x4",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 4
        },
        {
            "depth": "64",
            "extra ports": [],
            "family": "2RW",
            "mask": "false",
            "mux": 1,
            "name": "SRAM2RW64x8",
            "ports": [
                {
                    "address port name": "A1",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB1",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE1",
                    "clock port polarity": "positive edge",
                    "input port name": "I1",
                    "input port polarity": "active high",
                    "output port name": "O1",
                    "output port polarity": "active high",
                    "read enable port name": "OEB1",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB1",
                    "write enable port polarity": "active low"
                },
                {
                    "address port name": "A2",
                    "address port polarity": "active high",
                    "chip enable port name": "CSB2",
                    "chip enable port polarity": "active low",
                    "clock port name": "CE2",
                    "clock port polarity": "positive edge",
                    "input port name": "I2",
                    "input port polarity": "active high",
                    "output port name": "O2",
                    "output port polarity": "active high",
                    "read enable port name": "OEB2",
                    "read enable port polarity": "active low",
                    "write enable port name": "WEB2",
                    "write enable port polarity": "active low"
                }
            ],
            "type": "sram",
            "vt": "SRAM",
            "width": 8
        }
    ],
    "vlsi.inputs.supplies.GND": "0 V",
    "vlsi.inputs.supplies.VDD": "0.70 V",
    "vlsi.inputs.supplies.ground": [
        {
            "name": "VSS",
            "pin": "VSS"
        }
    ],
    "vlsi.inputs.supplies.power": [
        {
            "name": "VDD",
            "pin": "VDD"
        }
    ],
    "vlsi.inputs.visualization.mode": "all",
    "vlsi.inputs.visualization.shorten_path_depth": 1,
    "vlsi.inputs.visualization.svg_file": "all.svg",
    "vlsi.submit.command": "local",
    "vlsi.submit.settings": [],
    "vlsi.technology.bump_block_cut_layer": "V9",
    "vlsi.technology.extra_libraries": [
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x17_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x17",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x17.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x37_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x37",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x37.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x38_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x38",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x38.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x44_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x44",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x44.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x64_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x64",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x64.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW2048x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW2048x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW2048x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x12_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x12",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x12.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x14_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x14",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x14.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x22_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x22",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x22.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x40_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x40",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x40.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x46",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x46.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x48",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x48.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x64_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x64",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x64.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x128",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x128.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x46",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x46.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x48",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x48.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x64_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x64",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x64.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW32x50",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW32x50.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW4096x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW4096x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW512x128",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x128.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW512x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x64_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW512x64",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x64.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW512x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x128",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x128.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x20_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x20",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x20.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x21_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x21",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x21.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x22_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x22",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x22.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x34",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x34.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW128x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW128x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW128x4",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x4.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW128x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW16x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW16x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW16x4",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x4.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW16x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x22",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x22.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x33_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x33",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x33.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x39",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x39.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x4",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x4.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x24_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x24",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x24.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x4",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x4.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x17_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x17",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x17.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x37_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x37",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x37.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x38_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x38",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x38.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x44_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x44",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x44.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x64_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x64",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x64.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW2048x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW2048x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW2048x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x12_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x12",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x12.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x14_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x14",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x14.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x22_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x22",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x22.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x40_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x40",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x40.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x46",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x46.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x48",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x48.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x64_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x64",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x64.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x128",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x128.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x46",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x46.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x48",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x48.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x64_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x64",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x64.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW32x50",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW32x50.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW4096x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW4096x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW512x128",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x128.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW512x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x64_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW512x64",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x64.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW512x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x128",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x128.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x20_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x20",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x20.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x21_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x21",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x21.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x22_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x22",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x22.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x34",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x34.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW128x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW128x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW128x4",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x4.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW128x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW16x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW16x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW16x4",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x4.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW16x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x22",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x22.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x33_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x33",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x33.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x39",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x39.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x4",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x4.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x24_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x24",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x24.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x4",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x4.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x17_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x17",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x17.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x37_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x37",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x37.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x38_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x38",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x38.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x44_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x44",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x44.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x64_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x64",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x64.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW2048x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW2048x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW2048x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x12_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x12",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x12.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x14_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x14",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x14.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x22_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x22",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x22.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x40_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x40",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x40.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x46",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x46.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x48",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x48.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x64_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x64",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x64.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x128",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x128.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x46",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x46.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x48",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x48.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x64_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x64",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x64.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW32x50",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW32x50.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW4096x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW4096x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW512x128",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x128.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW512x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x64_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW512x64",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x64.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW512x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x128",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x128.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x20_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x20",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x20.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x21_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x21",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x21.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x22_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x22",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x22.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x34",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x34.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW128x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW128x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW128x4",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x4.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW128x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW16x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW16x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW16x4",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x4.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW16x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x22",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x22.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x33_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x33",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x33.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x39",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x39.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x4",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x4.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x24_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x24",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x24.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x4",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x4.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "slow",
                    "pmos": "slow",
                    "temperature": "100.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P63V_100C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.63 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x17_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x17",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x17.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x37_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x37",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x37.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x38_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x38",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x38.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x44_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x44",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x44.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x64_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x64",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x64.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW1024x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW1024x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW1024x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW2048x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW2048x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW2048x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x12_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x12",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x12.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x14_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x14",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x14.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x22_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x22",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x22.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x40_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x40",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x40.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x46_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x46",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x46.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x48_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x48",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x48.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x64_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x64",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x64.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW128x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW128x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW128x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x128_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x128",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x128.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x46_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x46",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x46.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x48_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x48",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x48.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x64_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x64",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x64.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW256x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW256x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW256x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW32x50_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW32x50",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW32x50.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW4096x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW4096x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW4096x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW4096x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x128_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW512x128",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x128.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW512x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x64_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW512x64",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x64.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW512x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW512x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW512x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x128_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x128",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x128.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x20_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x20",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x20.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x21_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x21",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x21.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x22_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x22",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x22.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x34_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x34",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x34.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM1RW64x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM1RW64x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM1RW64x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW128x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW128x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x4_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW128x4",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x4.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW128x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW128x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW128x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW16x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW16x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x4_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW16x4",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x4.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW16x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW16x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW16x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x22_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x22",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x22.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x33_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x33",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x33.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x39_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x39",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x39.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x4_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x4",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x4.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW32x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW32x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW32x8.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x16_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x16",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x16.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x24_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x24",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x24.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x32_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x32",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x32.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x4_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x4",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x4.v",
                "verilog_synth": null
            }
        },
        {
            "library": {
                "ccs_liberty_file": null,
                "ccs_library_file": null,
                "corner": {
                    "nmos": "fast",
                    "pmos": "fast",
                    "temperature": "0.0 C"
                },
                "def_file": null,
                "ecsm_liberty_file": null,
                "ecsm_library_file": null,
                "extra_prefixes": null,
                "gds_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/gds/SRAM2RW64x8_x4.gds",
                "itf_files": null,
                "klayout_techfile": null,
                "lef_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef",
                "milkyway_lib_in_dir": null,
                "milkyway_techfile": null,
                "name": "SRAM2RW64x8",
                "nldm_liberty_file": "/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P77V_0C.lib",
                "nldm_library_file": null,
                "openaccess_techfile": null,
                "power_grid_library": null,
                "provides": [
                    {
                        "lib_type": "sram",
                        "vt": "SRAM"
                    }
                ],
                "qrc_techfile": null,
                "spice_file": null,
                "spice_model_file": null,
                "supplies": {
                    "GND": "0 V",
                    "VDD": "0.77 V"
                },
                "tluplus_files": null,
                "tluplus_map_file": null,
                "verilog_sim": "/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/SRAM2RW64x8.v",
                "verilog_synth": null
            }
        }
    ],
    "vlsi.technology.extra_macro_sizes": [],
    "vlsi.technology.extracted_tarballs_dir": null,
    "vlsi.technology.placement_site": "asap7sc7p5t",
    "vlsi.technology.routing_layers": [
        2,
        7
    ],
    "vlsi.technology.tap_cell_interval": 50.0,
    "vlsi.technology.tap_cell_offset": 10.564,
    "vlsi.technology.timing_lib_pref": "NLDM"
}