// Seed: 1504608665
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  tri0 id_3;
  assign id_3 = 1;
endmodule
module module_1 (
    input wor   id_0,
    input uwire id_1
);
  wire id_3;
  module_0(
      id_0, id_1
  );
  uwire id_5 = 1;
  wire  id_6;
  assign id_6 = id_3;
endmodule
module module_2 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    input wor id_3,
    output supply0 id_4
);
  string id_6;
  not (id_4, id_3);
  wire id_7;
  wire id_8;
  specify
    (id_9 => id_10) = 1;
  endspecify
  assign id_6 = "";
  module_0(
      id_1, id_0
  );
endmodule
