<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<script src="errors.js"></script><link rel="stylesheet" type="text/css" href="style.css">
</head>
<body class="pgBgnd" id="XC95108">
<span id="error" class="pgRef"><h3 align="center">Errors and Warnings</h3>
<b>There are 0 error(s), 45 warning(s), and 0 information.</b><br><br><table width="90%" border="1" cellpadding="0" cellspacing="0">
<tr><td>[Warning]:Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'top.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'SYSCLK_EXT' based upon the LOC   constraint 'P22'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'nAS_EXT' based upon the LOC   constraint 'P23'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;8&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;9&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;10&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;11&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;15&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;14&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;13&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;12&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;4&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;5&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;6&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;7&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;3&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;2&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;19&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;18&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;17&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:1007 - Removing unused input(s) 'A_EXT&lt;16&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</td></tr>
<tr><td>[Warning]:Cpld:829 - Signal 'XLXN_900$BUF2.TRST' has been minimized to 'GND'.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:40.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:RISING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:10.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:FALLING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:822 - Timespec OFFSET =   IN:10.000nS:VALID:10.000nS:BEFORE:SYSCLK_EXT:FALLING is invalid for CPLD   designs. This constraint will be ignored.</td></tr>
<tr><td>[Warning]:Cpld:310 - Cannot apply TIMESPEC AUTO_TS_2003 =   FROM:INT_CLK_SYSCLK_EXT:TO:INT_TNM_n68230CS:15.0 because of one of the   following: (a) a signal name was not found; (b) a signal was removed or   renamed due to optimization; (c) there is no path between the FROM node and   TO node in the TIMESPEC.INFO:Cpld:994 - Exhaustive fitting is trying pterm limit: 90 and input limit: 36</td></tr>
</table></span><form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body>
</html>
