#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Feb 11 18:18:20 2016
# Process ID: 1868
# Current directory: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10556 C:\Users\junhao.zhang.freddie\Vivado_Projects\lab3\project_1\project_1.xpr
# Log file: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/vivado.log
# Journal file: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1\vivado.jou
#-----------------------------------------------------------
start_guopen_project C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.xpr
ININFO: [Project 1-313] Project file moved from 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab2/project_1' since last saveScanning sources...
FiFinished scanning sourceININFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifieININFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 696.727 ; gain = 151.051
eefile mkdir C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sim_1/new/file majority_of_five_test_fixture.v} w ]
add_files -fileset sim_1 {{C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sim_1/new/file majority_of_five_test_fixture.v}}
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v:1]
[Thu Feb 11 18:28:18 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/synth_1/runme.log
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736731A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sim_1/new/file majority_of_five_test_fixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <top> not found while processing module instance <uut> [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sim_1/new/file majority_of_five_test_fixture.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v:1]
[Thu Feb 11 18:32:06 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Thu Feb 11 18:32:37 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/impl_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sim_1/new/file majority_of_five_test_fixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <top> not found while processing module instance <uut> [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sim_1/new/file majority_of_five_test_fixture.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: project0_demo
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:37 ; elapsed = 00:15:56 . Memory (MB): peak = 828.441 ; gain = 657.480
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project0_demo' [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v:23]
INFO: [Synth 8-256] done synthesizing module 'project0_demo' (1#1) [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:37 ; elapsed = 00:15:56 . Memory (MB): peak = 854.512 ; gain = 683.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:37 ; elapsed = 00:15:56 . Memory (MB): peak = 854.512 ; gain = 683.551
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:49 ; elapsed = 00:16:02 . Memory (MB): peak = 1204.223 ; gain = 1033.262
7 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1204.223 ; gain = 407.789
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 11 18:33:37 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/impl_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sim_1/new/file majority_of_five_test_fixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <top> not found while processing module instance <uut> [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sim_1/new/file majority_of_five_test_fixture.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
set_property top project0_demo [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'project0_demo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj project0_demo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project0_demo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project0_demo_behav xil_defaultlib.project0_demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.project0_demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot project0_demo_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xsim.dir/project0_demo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 18:35:25 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1224.480 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "project0_demo_behav -key {Behavioral:sim_1:Functional:project0_demo} -tclbatch {project0_demo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source project0_demo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project0_demo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1224.480 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v:1]
[Thu Feb 11 18:36:57 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Thu Feb 11 18:37:26 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 11 18:38:19 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/impl_1/runme.log
remove_files -fileset constrs_1 C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/imports/Basys3_p1/Project0_Basys3.xdc
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v:1]
[Thu Feb 11 18:39:19 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Thu Feb 11 18:39:35 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/project0_demo_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'project0_demo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj project0_demo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project0_demo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project0_demo_behav xil_defaultlib.project0_demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.project0_demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot project0_demo_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xsim.dir/project0_demo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 18:40:16 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1252.672 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "project0_demo_behav -key {Behavioral:sim_1:Functional:project0_demo} -tclbatch {project0_demo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source project0_demo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project0_demo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1252.672 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 11 18:40:27 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/impl_1/runme.log
file mkdir C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/new
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/new/cons.xdc
close [ open C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/new/cons.xdc w ]
add_files -fileset constrs_1 C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/constrs_1/new/cons.xdc
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v:1]
[Thu Feb 11 18:43:20 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Thu Feb 11 18:43:47 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 11 18:44:40 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v:1]
[Thu Feb 11 18:45:52 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v:1]
[Thu Feb 11 18:46:05 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Thu Feb 11 18:46:32 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Feb 11 18:47:24 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'project0_demo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj project0_demo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project0_demo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project0_demo_behav xil_defaultlib.project0_demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.project0_demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot project0_demo_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xsim.dir/project0_demo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 18:48:25 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1257.512 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "project0_demo_behav -key {Behavioral:sim_1:Functional:project0_demo} -tclbatch {project0_demo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source project0_demo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project0_demo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1257.512 ; gain = 0.000
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/impl_1/project0_demo.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'project0_demo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj project0_demo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project0_demo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project0_demo_behav xil_defaultlib.project0_demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.project0_demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot project0_demo_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xsim.dir/project0_demo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 18:50:05 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1264.863 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "project0_demo_behav -key {Behavioral:sim_1:Functional:project0_demo} -tclbatch {project0_demo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source project0_demo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project0_demo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1264.863 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v:1]
[Thu Feb 11 18:55:34 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Thu Feb 11 18:56:02 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/project0_demo_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'project0_demo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj project0_demo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project0_demo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project0_demo_behav xil_defaultlib.project0_demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.project0_demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot project0_demo_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xsim.dir/project0_demo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 18:56:24 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1267.816 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "project0_demo_behav -key {Behavioral:sim_1:Functional:project0_demo} -tclbatch {project0_demo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source project0_demo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project0_demo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1267.816 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v:1]
[Thu Feb 11 19:00:36 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/project0_demo_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'project0_demo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj project0_demo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project0_demo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project0_demo_behav xil_defaultlib.project0_demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.project0_demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot project0_demo_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xsim.dir/project0_demo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 19:00:53 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1271.371 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "project0_demo_behav -key {Behavioral:sim_1:Functional:project0_demo} -tclbatch {project0_demo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source project0_demo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project0_demo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1271.371 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'project0_demo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj project0_demo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project0_demo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project0_demo_behav xil_defaultlib.project0_demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.project0_demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot project0_demo_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xsim.dir/project0_demo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 19:01:19 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1271.371 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "project0_demo_behav -key {Behavioral:sim_1:Functional:project0_demo} -tclbatch {project0_demo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source project0_demo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project0_demo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1271.371 ; gain = 0.000
set_property top majority_of_five_text_fixture [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/project0_demo_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'majority_of_five_text_fixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj majority_of_five_text_fixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sim_1/new/file majority_of_five_test_fixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majority_of_five_text_fixture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot majority_of_five_text_fixture_behav xil_defaultlib.majority_of_five_text_fixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <top> not found while processing module instance <uut> [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sim_1/new/file majority_of_five_test_fixture.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
set_property top project0_demo [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'project0_demo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj project0_demo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project0_demo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project0_demo_behav xil_defaultlib.project0_demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.project0_demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot project0_demo_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xsim.dir/project0_demo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 19:04:08 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1271.371 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "project0_demo_behav -key {Behavioral:sim_1:Functional:project0_demo} -tclbatch {project0_demo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source project0_demo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project0_demo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1271.371 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'project0_demo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj project0_demo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project0_demo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project0_demo_behav xil_defaultlib.project0_demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.project0_demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot project0_demo_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xsim.dir/project0_demo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 19:08:16 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1273.215 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "project0_demo_behav -key {Behavioral:sim_1:Functional:project0_demo} -tclbatch {project0_demo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source project0_demo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project0_demo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1273.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'project0_demo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj project0_demo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project0_demo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project0_demo_behav xil_defaultlib.project0_demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.project0_demo
Compiling module xil_defaultlib.glbl
Built simulation snapshot project0_demo_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xsim.dir/project0_demo_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 19:09:53 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1273.215 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "project0_demo_behav -key {Behavioral:sim_1:Functional:project0_demo} -tclbatch {project0_demo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source project0_demo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project0_demo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1273.215 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v:1]
[Thu Feb 11 19:10:19 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Thu Feb 11 19:10:47 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.runs/impl_1/runme.log
set_property top majority_of_five_text_fixture [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/project0_demo_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'majority_of_five_text_fixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj majority_of_five_text_fixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project0_demo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sim_1/new/file majority_of_five_test_fixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majority_of_five_text_fixture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot majority_of_five_text_fixture_behav xil_defaultlib.majority_of_five_text_fixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.project0_demo
Compiling module xil_defaultlib.majority_of_five_text_fixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot majority_of_five_text_fixture_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xsim.dir/majority_of_five_text_fixture_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 19:12:04 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1276.152 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "majority_of_five_text_fixture_behav -key {Behavioral:sim_1:Functional:majority_of_five_text_fixture} -tclbatch {majority_of_five_text_fixture.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source majority_of_five_text_fixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 660 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sim_1/new/file majority_of_five_test_fixture.v" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'majority_of_five_text_fixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1276.605 ; gain = 0.453
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 11 19:13:43 2016...
