
New basic block in region: region0 {members=37 hlo=<no-hlo-instruction> parent=-1}
  Length to end: 7, %s196 = sld [smem:[#allocation14]]
  Length to end: 1, %s197 = sand.u32 134217727, %s196

New basic block in region: region0 {members=37 hlo=<no-hlo-instruction> parent=-1}
  Length to end: 14, %v177 = vlaneseq
  Length to end: 12, %v178 = vshrl.u32 %v177, 7
  Length to end: 10, %v180 = vand.u32 1, %v178
  Length to end: 8, %v181 = vshll.u32 %v180, 2
  Length to end: 6, %v182 = vadd.s32 %v181, %v179
  Length to end: 4, %v183 = vsub.s32 %v182, %v178
  Length to end: 2, %184 = vsetiar.raw.iar0 %v183 /* EvenOdd Store IAR initialization */
  Length to end: 1, %189 = vsetiar.raw.iar1 %v188 /* EvenOdd Load IAR initialization */

New basic block in region: region27 {members=102 hlo=<no-hlo-instruction> parent=0}
  Length to end: 101, %v66 = vand.u32 127, %v177
  Length to end: 99, %v70 = vxor.u32 1135663077, %v66
  Length to end: 97, %v71 = vmul.u32 2925155241, %v70
  Length to end: 95, %v72 = vshrl.u32 %v71, 16
  Length to end: 93, %v73 = vxor.u32 %v72, %v71
  Length to end: 91, %v78 = vxor.u32 2223506493, %v73
  Length to end: 89, %v79 = vmul.u32 1519409121, %v78
  Length to end: 87, %v80 = vshrl.u32 %v79, 16
  Length to end: 85, %v81 = vxor.u32 %v80, %v79
  Length to end: 83, %v83 = vmul.u32 1232336661, %v81
  Length to end: 81, %v85 = vsub.s32 %v84, %v83
  Length to end: 79, %v86 = vshrl.u32 %v85, 16
  Length to end: 77, %v87 = vxor.u32 %v86, %v85
  Length to end: 75, %v88 = vxor.u32 1519409121, %v87
  Length to end: 73, %v89 = vmul.u32 2449846741, %v88
  Length to end: 71, %v90 = vshrl.u32 %v89, 16
  Length to end: 69, %v91 = vxor.u32 %v90, %v89
  Length to end: 67, %v93 = vmul.u32 1232336661, %v91
  Length to end: 65, %v94 = vsub.s32 %v92, %v93
  Length to end: 63, %v95 = vshrl.u32 %v94, 16
  Length to end: 61, %v96 = vxor.u32 %v95, %v94
  Length to end: 59, %v97 = vxor.u32 1135663077, %v96
  Length to end: 57, %v98 = vmul.u32 2925155241, %v97
  Length to end: 55, %v99 = vshrl.u32 %v98, 16
  Length to end: 53, %v100 = vxor.u32 %v99, %v98
  Length to end: 51, %v105 = vxor.u32 2223506493, %v100
  Length to end: 49, %v106 = vmul.u32 1519409121, %v105
  Length to end: 47, %v107 = vshrl.u32 %v106, 16
  Length to end: 45, %v108 = vxor.u32 %v107, %v106
  Length to end: 43, %v110 = vmul.u32 1232336661, %v108
  Length to end: 41, %v111 = vsub.s32 %v109, %v110
  Length to end: 39, %v112 = vshrl.u32 %v111, 16
  Length to end: 37, %v113 = vxor.u32 %v112, %v111
  Length to end: 35, %v114 = vxor.u32 1519409121, %v113
  Length to end: 33, %v115 = vmul.u32 2449846741, %v114
  Length to end: 31, %v116 = vshrl.u32 %v115, 16
  Length to end: 29, %v117 = vxor.u32 %v116, %v115
  Length to end: 27, %v119 = vmul.u32 1232336661, %v117
  Length to end: 25, %v120 = vsub.s32 %v118, %v119
  Length to end: 23, %v121 = vshrl.u32 %v120, 16
  Length to end: 21, %v122 = vxor.u32 %v121, %v120
  Length to end: 19, %v123 = vxor.u32 2337405405, %v122
  Length to end: 17, %v124 = vmul.u32 1179257497, %v123
  Length to end: 15, %v125 = vshrl.u32 %v124, 16
  Length to end: 13, %v126 = vxor.u32 %v125, %v124
  Length to end: 11, %v155 = vor.u32 %v134, %v126
  Length to end: 9, %v156 = vor.u32 %v155, %v142
  Length to end: 7, %v157 = vor.u32 %v156, %v150
  Length to end: 5, %vm158 = vcmp.eq.s32.totalorder %v157, 0
  Length to end: 4, %v168 = vsel /*vm=*/%vm158, /*on_true_vy=*/%v130, /*on_false_vx=*/%v126
  Length to end: 3, %v170 = vsel /*vm=*/%vm201, /*on_true_vy=*/%v169, /*on_false_vx=*/%v168
  Length to end: 2, %v172 = vsel /*vm=*/%vm202, /*on_true_vy=*/%v171, /*on_false_vx=*/%v170
  Length to end: 1, %v174 = vsel /*vm=*/%vm203, /*on_true_vy=*/%v173, /*on_false_vx=*/%v172

New basic block in region: region3 {members=13 hlo=<no-hlo-instruction> parent=0}
  Length to end: 6, %s7 = sld [smem:[#allocation2]]

New basic block in region: region8 {members=4 hlo=<no-hlo-instruction> parent=7}
  Length to end: 1, %s206 = smov [#allocation3] /* materialized constant */

New basic block in region: region7 {members=9 hlo=<no-hlo-instruction> parent=3}
  Length to end: 6, %s13 = sld [smem:[#allocation3]]

New basic block in region: region0 {members=37 hlo=<no-hlo-instruction> parent=-1}
  Length to end: 1, %s208 = smov 0 /* materialized constant */
