vendor_name = ModelSim
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Mem_Access_2.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.qip
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.vwf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vwf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.qip
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.qip
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.qip
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vwf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control.bdf
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/Single_Cycle_CPU.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/add_sub_dph.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/altsyncram_c9o1.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_pmc.tdf
design_name = Single_Cycle_CPU
instance = comp, \Arena_clk~I , Arena_clk, Single_Cycle_CPU, 1
instance = comp, \Arena_clk~clkctrl , Arena_clk~clkctrl, Single_Cycle_CPU, 1
instance = comp, \INPUT_WE~I , INPUT_WE, Single_Cycle_CPU, 1
instance = comp, \PC[31] , PC[31], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~0 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~0, Single_Cycle_CPU, 1
instance = comp, \PC[2] , PC[2], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~2 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~2, Single_Cycle_CPU, 1
instance = comp, \PC[3] , PC[3], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~4 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~4, Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~6 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~6, Single_Cycle_CPU, 1
instance = comp, \PC[5] , PC[5], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~8 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~8, Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~10 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~10, Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~12 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~12, Single_Cycle_CPU, 1
instance = comp, \PC[8] , PC[8], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~14 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~14, Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~16 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~16, Single_Cycle_CPU, 1
instance = comp, \PC[10] , PC[10], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~18 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~18, Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~20 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~20, Single_Cycle_CPU, 1
instance = comp, \PC[12] , PC[12], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~22 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~22, Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~24 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~24, Single_Cycle_CPU, 1
instance = comp, \PC[14] , PC[14], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~26 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~26, Single_Cycle_CPU, 1
instance = comp, \PC[15] , PC[15], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~28 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~28, Single_Cycle_CPU, 1
instance = comp, \PC[16] , PC[16], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~30 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~30, Single_Cycle_CPU, 1
instance = comp, \PC[17] , PC[17], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~32 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~32, Single_Cycle_CPU, 1
instance = comp, \PC[18] , PC[18], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~34 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~34, Single_Cycle_CPU, 1
instance = comp, \PC[19] , PC[19], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~36 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~36, Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~38 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~38, Single_Cycle_CPU, 1
instance = comp, \PC[21] , PC[21], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~40 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~40, Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~42 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~42, Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~44 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~44, Single_Cycle_CPU, 1
instance = comp, \PC[24] , PC[24], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~46 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~46, Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~48 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~48, Single_Cycle_CPU, 1
instance = comp, \PC[26] , PC[26], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~50 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~50, Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~52 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~52, Single_Cycle_CPU, 1
instance = comp, \PC[28] , PC[28], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~54 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~54, Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~56 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~56, Single_Cycle_CPU, 1
instance = comp, \PC[30] , PC[30], Single_Cycle_CPU, 1
instance = comp, \PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~58 , PC_Incrementer|LPM_ADD_SUB_component|auto_generated|op_1~58, Single_Cycle_CPU, 1
instance = comp, \PC[29] , PC[29], Single_Cycle_CPU, 1
instance = comp, \PC[27] , PC[27], Single_Cycle_CPU, 1
instance = comp, \PC[25] , PC[25], Single_Cycle_CPU, 1
instance = comp, \PC[23] , PC[23], Single_Cycle_CPU, 1
instance = comp, \PC[22] , PC[22], Single_Cycle_CPU, 1
instance = comp, \PC[20] , PC[20], Single_Cycle_CPU, 1
instance = comp, \PC[13] , PC[13], Single_Cycle_CPU, 1
instance = comp, \PC[11] , PC[11], Single_Cycle_CPU, 1
instance = comp, \PC[9] , PC[9], Single_Cycle_CPU, 1
instance = comp, \PC[7] , PC[7], Single_Cycle_CPU, 1
instance = comp, \PC[6] , PC[6], Single_Cycle_CPU, 1
instance = comp, \PC[4] , PC[4], Single_Cycle_CPU, 1
instance = comp, \SRAM_CE_N~I , SRAM_CE_N, Single_Cycle_CPU, 1
instance = comp, \DRAM_CKE~I , DRAM_CKE, Single_Cycle_CPU, 1
instance = comp, \DRAM_CLK~I , DRAM_CLK, Single_Cycle_CPU, 1
instance = comp, \instr[31]~I , instr[31], Single_Cycle_CPU, 1
instance = comp, \instr[30]~I , instr[30], Single_Cycle_CPU, 1
instance = comp, \instr[29]~I , instr[29], Single_Cycle_CPU, 1
instance = comp, \instr[28]~I , instr[28], Single_Cycle_CPU, 1
instance = comp, \instr[27]~I , instr[27], Single_Cycle_CPU, 1
instance = comp, \instr[26]~I , instr[26], Single_Cycle_CPU, 1
instance = comp, \instr[25]~I , instr[25], Single_Cycle_CPU, 1
instance = comp, \instr[24]~I , instr[24], Single_Cycle_CPU, 1
instance = comp, \instr[23]~I , instr[23], Single_Cycle_CPU, 1
instance = comp, \instr[22]~I , instr[22], Single_Cycle_CPU, 1
instance = comp, \instr[21]~I , instr[21], Single_Cycle_CPU, 1
instance = comp, \instr[20]~I , instr[20], Single_Cycle_CPU, 1
instance = comp, \instr[19]~I , instr[19], Single_Cycle_CPU, 1
instance = comp, \instr[18]~I , instr[18], Single_Cycle_CPU, 1
instance = comp, \instr[17]~I , instr[17], Single_Cycle_CPU, 1
instance = comp, \instr[16]~I , instr[16], Single_Cycle_CPU, 1
instance = comp, \instr[15]~I , instr[15], Single_Cycle_CPU, 1
instance = comp, \instr[14]~I , instr[14], Single_Cycle_CPU, 1
instance = comp, \instr[13]~I , instr[13], Single_Cycle_CPU, 1
instance = comp, \instr[12]~I , instr[12], Single_Cycle_CPU, 1
instance = comp, \instr[11]~I , instr[11], Single_Cycle_CPU, 1
instance = comp, \instr[10]~I , instr[10], Single_Cycle_CPU, 1
instance = comp, \instr[9]~I , instr[9], Single_Cycle_CPU, 1
instance = comp, \instr[8]~I , instr[8], Single_Cycle_CPU, 1
instance = comp, \instr[7]~I , instr[7], Single_Cycle_CPU, 1
instance = comp, \instr[6]~I , instr[6], Single_Cycle_CPU, 1
instance = comp, \instr[5]~I , instr[5], Single_Cycle_CPU, 1
instance = comp, \instr[4]~I , instr[4], Single_Cycle_CPU, 1
instance = comp, \instr[3]~I , instr[3], Single_Cycle_CPU, 1
instance = comp, \instr[2]~I , instr[2], Single_Cycle_CPU, 1
instance = comp, \instr[1]~I , instr[1], Single_Cycle_CPU, 1
instance = comp, \instr[0]~I , instr[0], Single_Cycle_CPU, 1
instance = comp, \SRAM_OE_N~I , SRAM_OE_N, Single_Cycle_CPU, 1
instance = comp, \SRAM_WE_N~I , SRAM_WE_N, Single_Cycle_CPU, 1
instance = comp, \SRAM_UB_N~I , SRAM_UB_N, Single_Cycle_CPU, 1
instance = comp, \SRAM_LB_N~I , SRAM_LB_N, Single_Cycle_CPU, 1
instance = comp, \DRAM_CE_N~I , DRAM_CE_N, Single_Cycle_CPU, 1
instance = comp, \DRAM_OE_N~I , DRAM_OE_N, Single_Cycle_CPU, 1
instance = comp, \DRAM_WE_N~I , DRAM_WE_N, Single_Cycle_CPU, 1
instance = comp, \DRAM_LDQM~I , DRAM_LDQM, Single_Cycle_CPU, 1
instance = comp, \DRAM_UDQM~I , DRAM_UDQM, Single_Cycle_CPU, 1
instance = comp, \test[31]~I , test[31], Single_Cycle_CPU, 1
instance = comp, \test[30]~I , test[30], Single_Cycle_CPU, 1
instance = comp, \test[29]~I , test[29], Single_Cycle_CPU, 1
instance = comp, \test[28]~I , test[28], Single_Cycle_CPU, 1
instance = comp, \test[27]~I , test[27], Single_Cycle_CPU, 1
instance = comp, \test[26]~I , test[26], Single_Cycle_CPU, 1
instance = comp, \test[25]~I , test[25], Single_Cycle_CPU, 1
instance = comp, \test[24]~I , test[24], Single_Cycle_CPU, 1
instance = comp, \test[23]~I , test[23], Single_Cycle_CPU, 1
instance = comp, \test[22]~I , test[22], Single_Cycle_CPU, 1
instance = comp, \test[21]~I , test[21], Single_Cycle_CPU, 1
instance = comp, \test[20]~I , test[20], Single_Cycle_CPU, 1
instance = comp, \test[19]~I , test[19], Single_Cycle_CPU, 1
instance = comp, \test[18]~I , test[18], Single_Cycle_CPU, 1
instance = comp, \test[17]~I , test[17], Single_Cycle_CPU, 1
instance = comp, \test[16]~I , test[16], Single_Cycle_CPU, 1
instance = comp, \test[15]~I , test[15], Single_Cycle_CPU, 1
instance = comp, \test[14]~I , test[14], Single_Cycle_CPU, 1
instance = comp, \test[13]~I , test[13], Single_Cycle_CPU, 1
instance = comp, \test[12]~I , test[12], Single_Cycle_CPU, 1
instance = comp, \test[11]~I , test[11], Single_Cycle_CPU, 1
instance = comp, \test[10]~I , test[10], Single_Cycle_CPU, 1
instance = comp, \test[9]~I , test[9], Single_Cycle_CPU, 1
instance = comp, \test[8]~I , test[8], Single_Cycle_CPU, 1
instance = comp, \test[7]~I , test[7], Single_Cycle_CPU, 1
instance = comp, \test[6]~I , test[6], Single_Cycle_CPU, 1
instance = comp, \test[5]~I , test[5], Single_Cycle_CPU, 1
instance = comp, \test[4]~I , test[4], Single_Cycle_CPU, 1
instance = comp, \test[3]~I , test[3], Single_Cycle_CPU, 1
instance = comp, \test[2]~I , test[2], Single_Cycle_CPU, 1
instance = comp, \test[1]~I , test[1], Single_Cycle_CPU, 1
instance = comp, \test[0]~I , test[0], Single_Cycle_CPU, 1
instance = comp, \Arena_button~I , Arena_button, Single_Cycle_CPU, 1
instance = comp, \Arena_octalBits[7]~I , Arena_octalBits[7], Single_Cycle_CPU, 1
instance = comp, \Arena_octalBits[6]~I , Arena_octalBits[6], Single_Cycle_CPU, 1
instance = comp, \Arena_octalBits[5]~I , Arena_octalBits[5], Single_Cycle_CPU, 1
instance = comp, \Arena_octalBits[4]~I , Arena_octalBits[4], Single_Cycle_CPU, 1
instance = comp, \Arena_octalBits[3]~I , Arena_octalBits[3], Single_Cycle_CPU, 1
instance = comp, \Arena_octalBits[2]~I , Arena_octalBits[2], Single_Cycle_CPU, 1
instance = comp, \Arena_octalBits[1]~I , Arena_octalBits[1], Single_Cycle_CPU, 1
instance = comp, \Arena_octalBits[0]~I , Arena_octalBits[0], Single_Cycle_CPU, 1
instance = comp, \Arena_octalOpcode[1]~I , Arena_octalOpcode[1], Single_Cycle_CPU, 1
instance = comp, \Arena_octalOpcode[0]~I , Arena_octalOpcode[0], Single_Cycle_CPU, 1
