

================================================================
== Vivado HLS Report for 'Encrypt_SetKey'
================================================================
* Date:           Wed Nov 20 20:44:19 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Blowfish_Setkey_Opt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.005 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49| 0.490 us | 0.490 us |   49|   49|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |      Instance      |  Module |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_feistel_fu_233  |feistel  |        2|        2| 20.000 ns | 20.000 ns |    2|    2| function |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1088|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|      52|    179|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    431|    -|
|Register         |        -|      -|     659|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     711|   1698|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+----+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------+---------+---------+-------+----+-----+-----+
    |grp_feistel_fu_233  |feistel  |        0|      0|  52|  179|    0|
    +--------------------+---------+---------+-------+----+-----+-----+
    |Total               |         |        0|      0|  52|  179|    0|
    +--------------------+---------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |xor_ln57_10_fu_351_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_11_fu_362_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_12_fu_373_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_13_fu_384_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_14_fu_395_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_15_fu_246_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_16_fu_258_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_17_fu_269_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_18_fu_280_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_19_fu_291_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_1_fu_252_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_20_fu_302_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_21_fu_313_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_22_fu_324_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_23_fu_335_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_24_fu_346_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_25_fu_357_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_26_fu_368_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_27_fu_379_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_28_fu_390_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_29_fu_401_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_2_fu_263_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_30_fu_406_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_3_fu_274_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_4_fu_285_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_5_fu_296_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_6_fu_307_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_7_fu_318_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_8_fu_329_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_9_fu_340_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln57_fu_240_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln64_1_fu_412_p2   |    xor   |      0|  0|  32|          32|          32|
    |xor_ln64_fu_417_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln65_fu_423_p2     |    xor   |      0|  0|  32|          32|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|1088|        1088|        1088|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |P_address0            |   89|         18|    5|         90|
    |S_ce0                 |    9|          2|    1|          2|
    |S_ce1                 |    9|          2|    1|          2|
    |ap_NS_fsm             |  221|         51|    1|         51|
    |ap_return_0           |    9|          2|   32|         64|
    |ap_return_1           |    9|          2|   32|         64|
    |grp_feistel_fu_233_x  |   85|         17|   32|        544|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  431|         94|  104|        817|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |P_load_2_reg_445                 |  32|   0|   32|          0|
    |ap_CS_fsm                        |  50|   0|   50|          0|
    |ap_return_0_preg                 |  32|   0|   32|          0|
    |ap_return_1_preg                 |  32|   0|   32|          0|
    |grp_feistel_fu_233_ap_start_reg  |   1|   0|    1|          0|
    |xor_ln57_10_reg_560              |  32|   0|   32|          0|
    |xor_ln57_11_reg_571              |  32|   0|   32|          0|
    |xor_ln57_12_reg_582              |  32|   0|   32|          0|
    |xor_ln57_13_reg_593              |  32|   0|   32|          0|
    |xor_ln57_14_reg_604              |  32|   0|   32|          0|
    |xor_ln57_1_reg_461               |  32|   0|   32|          0|
    |xor_ln57_2_reg_472               |  32|   0|   32|          0|
    |xor_ln57_30_reg_615              |  32|   0|   32|          0|
    |xor_ln57_3_reg_483               |  32|   0|   32|          0|
    |xor_ln57_4_reg_494               |  32|   0|   32|          0|
    |xor_ln57_5_reg_505               |  32|   0|   32|          0|
    |xor_ln57_6_reg_516               |  32|   0|   32|          0|
    |xor_ln57_7_reg_527               |  32|   0|   32|          0|
    |xor_ln57_8_reg_538               |  32|   0|   32|          0|
    |xor_ln57_9_reg_549               |  32|   0|   32|          0|
    |xor_ln57_reg_450                 |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 659|   0|  659|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------+-----+-----+------------+----------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_done      | out |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_return_0  | out |   32| ap_ctrl_hs | Encrypt_SetKey | return value |
|ap_return_1  | out |   32| ap_ctrl_hs | Encrypt_SetKey | return value |
|left_read    |  in |   32|   ap_none  |    left_read   |    scalar    |
|right_read   |  in |   32|   ap_none  |   right_read   |    scalar    |
|P_address0   | out |    5|  ap_memory |        P       |     array    |
|P_ce0        | out |    1|  ap_memory |        P       |     array    |
|P_q0         |  in |   32|  ap_memory |        P       |     array    |
|P_address1   | out |    5|  ap_memory |        P       |     array    |
|P_ce1        | out |    1|  ap_memory |        P       |     array    |
|P_q1         |  in |   32|  ap_memory |        P       |     array    |
|S_address0   | out |   10|  ap_memory |        S       |     array    |
|S_ce0        | out |    1|  ap_memory |        S       |     array    |
|S_q0         |  in |   32|  ap_memory |        S       |     array    |
|S_address1   | out |   10|  ap_memory |        S       |     array    |
|S_ce1        | out |    1|  ap_memory |        S       |     array    |
|S_q1         |  in |   32|  ap_memory |        S       |     array    |
+-------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%P_addr = getelementptr [18 x i32]* %P, i64 0, i64 0" [blowfish.cpp:57]   --->   Operation 51 'getelementptr' 'P_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (2.32ns)   --->   "%P_load_2 = load i32* %P_addr, align 4" [blowfish.cpp:57]   --->   Operation 52 'load' 'P_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 53 [1/2] (2.32ns)   --->   "%P_load_2 = load i32* %P_addr, align 4" [blowfish.cpp:57]   --->   Operation 53 'load' 'P_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 7.50>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%left_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %left_read)" [blowfish.cpp:48]   --->   Operation 54 'read' 'left_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.99ns)   --->   "%xor_ln57 = xor i32 %P_load_2, %left_read_1" [blowfish.cpp:57]   --->   Operation 55 'xor' 'xor_ln57' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [3/3] (6.51ns)   --->   "%tmp = call fastcc i32 @feistel(i32 %xor_ln57, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 56 'call' 'tmp' <Predicate = true> <Delay = 6.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.00>
ST_4 : Operation 57 [2/3] (8.00ns)   --->   "%tmp = call fastcc i32 @feistel(i32 %xor_ln57, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 57 'call' 'tmp' <Predicate = true> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%P_addr_1 = getelementptr [18 x i32]* %P, i64 0, i64 1" [blowfish.cpp:57]   --->   Operation 58 'getelementptr' 'P_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (2.32ns)   --->   "%P_load_3 = load i32* %P_addr_1, align 4" [blowfish.cpp:57]   --->   Operation 59 'load' 'P_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 6.79>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%right_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %right_read)" [blowfish.cpp:48]   --->   Operation 60 'read' 'right_read_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/3] (5.80ns)   --->   "%tmp = call fastcc i32 @feistel(i32 %xor_ln57, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 61 'call' 'tmp' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 62 [1/2] (2.32ns)   --->   "%P_load_3 = load i32* %P_addr_1, align 4" [blowfish.cpp:57]   --->   Operation 62 'load' 'P_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_1)   --->   "%xor_ln57_15 = xor i32 %tmp, %right_read_1" [blowfish.cpp:57]   --->   Operation 63 'xor' 'xor_ln57_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_1 = xor i32 %xor_ln57_15, %P_load_3" [blowfish.cpp:57]   --->   Operation 64 'xor' 'xor_ln57_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.51>
ST_6 : Operation 65 [3/3] (6.51ns)   --->   "%tmp_s = call fastcc i32 @feistel(i32 %xor_ln57_1, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 65 'call' 'tmp_s' <Predicate = true> <Delay = 6.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 66 [2/3] (8.00ns)   --->   "%tmp_s = call fastcc i32 @feistel(i32 %xor_ln57_1, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 66 'call' 'tmp_s' <Predicate = true> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%P_addr_2 = getelementptr [18 x i32]* %P, i64 0, i64 2" [blowfish.cpp:57]   --->   Operation 67 'getelementptr' 'P_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [2/2] (2.32ns)   --->   "%P_load_4 = load i32* %P_addr_2, align 4" [blowfish.cpp:57]   --->   Operation 68 'load' 'P_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 6.79>
ST_8 : Operation 69 [1/3] (5.80ns)   --->   "%tmp_s = call fastcc i32 @feistel(i32 %xor_ln57_1, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 69 'call' 'tmp_s' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 70 [1/2] (2.32ns)   --->   "%P_load_4 = load i32* %P_addr_2, align 4" [blowfish.cpp:57]   --->   Operation 70 'load' 'P_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_2)   --->   "%xor_ln57_16 = xor i32 %xor_ln57, %tmp_s" [blowfish.cpp:57]   --->   Operation 71 'xor' 'xor_ln57_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_2 = xor i32 %xor_ln57_16, %P_load_4" [blowfish.cpp:57]   --->   Operation 72 'xor' 'xor_ln57_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.51>
ST_9 : Operation 73 [3/3] (6.51ns)   --->   "%tmp_1 = call fastcc i32 @feistel(i32 %xor_ln57_2, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 73 'call' 'tmp_1' <Predicate = true> <Delay = 6.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.00>
ST_10 : Operation 74 [2/3] (8.00ns)   --->   "%tmp_1 = call fastcc i32 @feistel(i32 %xor_ln57_2, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 74 'call' 'tmp_1' <Predicate = true> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%P_addr_3 = getelementptr [18 x i32]* %P, i64 0, i64 3" [blowfish.cpp:57]   --->   Operation 75 'getelementptr' 'P_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [2/2] (2.32ns)   --->   "%P_load_5 = load i32* %P_addr_3, align 4" [blowfish.cpp:57]   --->   Operation 76 'load' 'P_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 6.79>
ST_11 : Operation 77 [1/3] (5.80ns)   --->   "%tmp_1 = call fastcc i32 @feistel(i32 %xor_ln57_2, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 77 'call' 'tmp_1' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 78 [1/2] (2.32ns)   --->   "%P_load_5 = load i32* %P_addr_3, align 4" [blowfish.cpp:57]   --->   Operation 78 'load' 'P_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_3)   --->   "%xor_ln57_17 = xor i32 %xor_ln57_1, %tmp_1" [blowfish.cpp:57]   --->   Operation 79 'xor' 'xor_ln57_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_3 = xor i32 %xor_ln57_17, %P_load_5" [blowfish.cpp:57]   --->   Operation 80 'xor' 'xor_ln57_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.51>
ST_12 : Operation 81 [3/3] (6.51ns)   --->   "%tmp_2 = call fastcc i32 @feistel(i32 %xor_ln57_3, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 81 'call' 'tmp_2' <Predicate = true> <Delay = 6.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 8.00>
ST_13 : Operation 82 [2/3] (8.00ns)   --->   "%tmp_2 = call fastcc i32 @feistel(i32 %xor_ln57_3, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 82 'call' 'tmp_2' <Predicate = true> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%P_addr_4 = getelementptr [18 x i32]* %P, i64 0, i64 4" [blowfish.cpp:57]   --->   Operation 83 'getelementptr' 'P_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [2/2] (2.32ns)   --->   "%P_load_6 = load i32* %P_addr_4, align 4" [blowfish.cpp:57]   --->   Operation 84 'load' 'P_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 14 <SV = 13> <Delay = 6.79>
ST_14 : Operation 85 [1/3] (5.80ns)   --->   "%tmp_2 = call fastcc i32 @feistel(i32 %xor_ln57_3, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 85 'call' 'tmp_2' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 86 [1/2] (2.32ns)   --->   "%P_load_6 = load i32* %P_addr_4, align 4" [blowfish.cpp:57]   --->   Operation 86 'load' 'P_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_4)   --->   "%xor_ln57_18 = xor i32 %xor_ln57_2, %tmp_2" [blowfish.cpp:57]   --->   Operation 87 'xor' 'xor_ln57_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_4 = xor i32 %xor_ln57_18, %P_load_6" [blowfish.cpp:57]   --->   Operation 88 'xor' 'xor_ln57_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.51>
ST_15 : Operation 89 [3/3] (6.51ns)   --->   "%tmp_3 = call fastcc i32 @feistel(i32 %xor_ln57_4, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 89 'call' 'tmp_3' <Predicate = true> <Delay = 6.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 8.00>
ST_16 : Operation 90 [2/3] (8.00ns)   --->   "%tmp_3 = call fastcc i32 @feistel(i32 %xor_ln57_4, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 90 'call' 'tmp_3' <Predicate = true> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%P_addr_5 = getelementptr [18 x i32]* %P, i64 0, i64 5" [blowfish.cpp:57]   --->   Operation 91 'getelementptr' 'P_addr_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 92 [2/2] (2.32ns)   --->   "%P_load_7 = load i32* %P_addr_5, align 4" [blowfish.cpp:57]   --->   Operation 92 'load' 'P_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 6.79>
ST_17 : Operation 93 [1/3] (5.80ns)   --->   "%tmp_3 = call fastcc i32 @feistel(i32 %xor_ln57_4, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 93 'call' 'tmp_3' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 94 [1/2] (2.32ns)   --->   "%P_load_7 = load i32* %P_addr_5, align 4" [blowfish.cpp:57]   --->   Operation 94 'load' 'P_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_5)   --->   "%xor_ln57_19 = xor i32 %xor_ln57_3, %tmp_3" [blowfish.cpp:57]   --->   Operation 95 'xor' 'xor_ln57_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 96 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_5 = xor i32 %xor_ln57_19, %P_load_7" [blowfish.cpp:57]   --->   Operation 96 'xor' 'xor_ln57_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.51>
ST_18 : Operation 97 [3/3] (6.51ns)   --->   "%tmp_4 = call fastcc i32 @feistel(i32 %xor_ln57_5, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 97 'call' 'tmp_4' <Predicate = true> <Delay = 6.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 8.00>
ST_19 : Operation 98 [2/3] (8.00ns)   --->   "%tmp_4 = call fastcc i32 @feistel(i32 %xor_ln57_5, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 98 'call' 'tmp_4' <Predicate = true> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%P_addr_6 = getelementptr [18 x i32]* %P, i64 0, i64 6" [blowfish.cpp:57]   --->   Operation 99 'getelementptr' 'P_addr_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 100 [2/2] (2.32ns)   --->   "%P_load_8 = load i32* %P_addr_6, align 4" [blowfish.cpp:57]   --->   Operation 100 'load' 'P_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 20 <SV = 19> <Delay = 6.79>
ST_20 : Operation 101 [1/3] (5.80ns)   --->   "%tmp_4 = call fastcc i32 @feistel(i32 %xor_ln57_5, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 101 'call' 'tmp_4' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 102 [1/2] (2.32ns)   --->   "%P_load_8 = load i32* %P_addr_6, align 4" [blowfish.cpp:57]   --->   Operation 102 'load' 'P_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_6)   --->   "%xor_ln57_20 = xor i32 %xor_ln57_4, %tmp_4" [blowfish.cpp:57]   --->   Operation 103 'xor' 'xor_ln57_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 104 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_6 = xor i32 %xor_ln57_20, %P_load_8" [blowfish.cpp:57]   --->   Operation 104 'xor' 'xor_ln57_6' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.51>
ST_21 : Operation 105 [3/3] (6.51ns)   --->   "%tmp_5 = call fastcc i32 @feistel(i32 %xor_ln57_6, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 105 'call' 'tmp_5' <Predicate = true> <Delay = 6.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 8.00>
ST_22 : Operation 106 [2/3] (8.00ns)   --->   "%tmp_5 = call fastcc i32 @feistel(i32 %xor_ln57_6, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 106 'call' 'tmp_5' <Predicate = true> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%P_addr_7 = getelementptr [18 x i32]* %P, i64 0, i64 7" [blowfish.cpp:57]   --->   Operation 107 'getelementptr' 'P_addr_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [2/2] (2.32ns)   --->   "%P_load_9 = load i32* %P_addr_7, align 4" [blowfish.cpp:57]   --->   Operation 108 'load' 'P_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 23 <SV = 22> <Delay = 6.79>
ST_23 : Operation 109 [1/3] (5.80ns)   --->   "%tmp_5 = call fastcc i32 @feistel(i32 %xor_ln57_6, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 109 'call' 'tmp_5' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 110 [1/2] (2.32ns)   --->   "%P_load_9 = load i32* %P_addr_7, align 4" [blowfish.cpp:57]   --->   Operation 110 'load' 'P_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_7)   --->   "%xor_ln57_21 = xor i32 %xor_ln57_5, %tmp_5" [blowfish.cpp:57]   --->   Operation 111 'xor' 'xor_ln57_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 112 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_7 = xor i32 %xor_ln57_21, %P_load_9" [blowfish.cpp:57]   --->   Operation 112 'xor' 'xor_ln57_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.51>
ST_24 : Operation 113 [3/3] (6.51ns)   --->   "%tmp_6 = call fastcc i32 @feistel(i32 %xor_ln57_7, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 113 'call' 'tmp_6' <Predicate = true> <Delay = 6.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 8.00>
ST_25 : Operation 114 [2/3] (8.00ns)   --->   "%tmp_6 = call fastcc i32 @feistel(i32 %xor_ln57_7, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 114 'call' 'tmp_6' <Predicate = true> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 115 [1/1] (0.00ns)   --->   "%P_addr_8 = getelementptr [18 x i32]* %P, i64 0, i64 8" [blowfish.cpp:57]   --->   Operation 115 'getelementptr' 'P_addr_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 116 [2/2] (2.32ns)   --->   "%P_load_10 = load i32* %P_addr_8, align 4" [blowfish.cpp:57]   --->   Operation 116 'load' 'P_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 26 <SV = 25> <Delay = 6.79>
ST_26 : Operation 117 [1/3] (5.80ns)   --->   "%tmp_6 = call fastcc i32 @feistel(i32 %xor_ln57_7, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 117 'call' 'tmp_6' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 118 [1/2] (2.32ns)   --->   "%P_load_10 = load i32* %P_addr_8, align 4" [blowfish.cpp:57]   --->   Operation 118 'load' 'P_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_8)   --->   "%xor_ln57_22 = xor i32 %xor_ln57_6, %tmp_6" [blowfish.cpp:57]   --->   Operation 119 'xor' 'xor_ln57_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 120 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_8 = xor i32 %xor_ln57_22, %P_load_10" [blowfish.cpp:57]   --->   Operation 120 'xor' 'xor_ln57_8' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.51>
ST_27 : Operation 121 [3/3] (6.51ns)   --->   "%tmp_7 = call fastcc i32 @feistel(i32 %xor_ln57_8, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 121 'call' 'tmp_7' <Predicate = true> <Delay = 6.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 8.00>
ST_28 : Operation 122 [2/3] (8.00ns)   --->   "%tmp_7 = call fastcc i32 @feistel(i32 %xor_ln57_8, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 122 'call' 'tmp_7' <Predicate = true> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 123 [1/1] (0.00ns)   --->   "%P_addr_9 = getelementptr [18 x i32]* %P, i64 0, i64 9" [blowfish.cpp:57]   --->   Operation 123 'getelementptr' 'P_addr_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 124 [2/2] (2.32ns)   --->   "%P_load_11 = load i32* %P_addr_9, align 4" [blowfish.cpp:57]   --->   Operation 124 'load' 'P_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 28> <Delay = 6.79>
ST_29 : Operation 125 [1/3] (5.80ns)   --->   "%tmp_7 = call fastcc i32 @feistel(i32 %xor_ln57_8, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 125 'call' 'tmp_7' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 126 [1/2] (2.32ns)   --->   "%P_load_11 = load i32* %P_addr_9, align 4" [blowfish.cpp:57]   --->   Operation 126 'load' 'P_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_9)   --->   "%xor_ln57_23 = xor i32 %xor_ln57_7, %tmp_7" [blowfish.cpp:57]   --->   Operation 127 'xor' 'xor_ln57_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 128 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_9 = xor i32 %xor_ln57_23, %P_load_11" [blowfish.cpp:57]   --->   Operation 128 'xor' 'xor_ln57_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.51>
ST_30 : Operation 129 [3/3] (6.51ns)   --->   "%tmp_8 = call fastcc i32 @feistel(i32 %xor_ln57_9, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 129 'call' 'tmp_8' <Predicate = true> <Delay = 6.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 8.00>
ST_31 : Operation 130 [2/3] (8.00ns)   --->   "%tmp_8 = call fastcc i32 @feistel(i32 %xor_ln57_9, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 130 'call' 'tmp_8' <Predicate = true> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 131 [1/1] (0.00ns)   --->   "%P_addr_10 = getelementptr [18 x i32]* %P, i64 0, i64 10" [blowfish.cpp:57]   --->   Operation 131 'getelementptr' 'P_addr_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 132 [2/2] (2.32ns)   --->   "%P_load_12 = load i32* %P_addr_10, align 4" [blowfish.cpp:57]   --->   Operation 132 'load' 'P_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 31> <Delay = 6.79>
ST_32 : Operation 133 [1/3] (5.80ns)   --->   "%tmp_8 = call fastcc i32 @feistel(i32 %xor_ln57_9, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 133 'call' 'tmp_8' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 134 [1/2] (2.32ns)   --->   "%P_load_12 = load i32* %P_addr_10, align 4" [blowfish.cpp:57]   --->   Operation 134 'load' 'P_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_10)   --->   "%xor_ln57_24 = xor i32 %xor_ln57_8, %tmp_8" [blowfish.cpp:57]   --->   Operation 135 'xor' 'xor_ln57_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 136 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_10 = xor i32 %xor_ln57_24, %P_load_12" [blowfish.cpp:57]   --->   Operation 136 'xor' 'xor_ln57_10' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.51>
ST_33 : Operation 137 [3/3] (6.51ns)   --->   "%tmp_9 = call fastcc i32 @feistel(i32 %xor_ln57_10, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 137 'call' 'tmp_9' <Predicate = true> <Delay = 6.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 8.00>
ST_34 : Operation 138 [2/3] (8.00ns)   --->   "%tmp_9 = call fastcc i32 @feistel(i32 %xor_ln57_10, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 138 'call' 'tmp_9' <Predicate = true> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 139 [1/1] (0.00ns)   --->   "%P_addr_11 = getelementptr [18 x i32]* %P, i64 0, i64 11" [blowfish.cpp:57]   --->   Operation 139 'getelementptr' 'P_addr_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 140 [2/2] (2.32ns)   --->   "%P_load_13 = load i32* %P_addr_11, align 4" [blowfish.cpp:57]   --->   Operation 140 'load' 'P_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 35 <SV = 34> <Delay = 6.79>
ST_35 : Operation 141 [1/3] (5.80ns)   --->   "%tmp_9 = call fastcc i32 @feistel(i32 %xor_ln57_10, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 141 'call' 'tmp_9' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 142 [1/2] (2.32ns)   --->   "%P_load_13 = load i32* %P_addr_11, align 4" [blowfish.cpp:57]   --->   Operation 142 'load' 'P_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_35 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_11)   --->   "%xor_ln57_25 = xor i32 %xor_ln57_9, %tmp_9" [blowfish.cpp:57]   --->   Operation 143 'xor' 'xor_ln57_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 144 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_11 = xor i32 %xor_ln57_25, %P_load_13" [blowfish.cpp:57]   --->   Operation 144 'xor' 'xor_ln57_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.51>
ST_36 : Operation 145 [3/3] (6.51ns)   --->   "%tmp_10 = call fastcc i32 @feistel(i32 %xor_ln57_11, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 145 'call' 'tmp_10' <Predicate = true> <Delay = 6.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 8.00>
ST_37 : Operation 146 [2/3] (8.00ns)   --->   "%tmp_10 = call fastcc i32 @feistel(i32 %xor_ln57_11, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 146 'call' 'tmp_10' <Predicate = true> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 147 [1/1] (0.00ns)   --->   "%P_addr_12 = getelementptr [18 x i32]* %P, i64 0, i64 12" [blowfish.cpp:57]   --->   Operation 147 'getelementptr' 'P_addr_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 148 [2/2] (2.32ns)   --->   "%P_load_14 = load i32* %P_addr_12, align 4" [blowfish.cpp:57]   --->   Operation 148 'load' 'P_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 38 <SV = 37> <Delay = 6.79>
ST_38 : Operation 149 [1/3] (5.80ns)   --->   "%tmp_10 = call fastcc i32 @feistel(i32 %xor_ln57_11, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 149 'call' 'tmp_10' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 150 [1/2] (2.32ns)   --->   "%P_load_14 = load i32* %P_addr_12, align 4" [blowfish.cpp:57]   --->   Operation 150 'load' 'P_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_12)   --->   "%xor_ln57_26 = xor i32 %xor_ln57_10, %tmp_10" [blowfish.cpp:57]   --->   Operation 151 'xor' 'xor_ln57_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 152 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_12 = xor i32 %xor_ln57_26, %P_load_14" [blowfish.cpp:57]   --->   Operation 152 'xor' 'xor_ln57_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.51>
ST_39 : Operation 153 [3/3] (6.51ns)   --->   "%tmp_11 = call fastcc i32 @feistel(i32 %xor_ln57_12, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 153 'call' 'tmp_11' <Predicate = true> <Delay = 6.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 8.00>
ST_40 : Operation 154 [2/3] (8.00ns)   --->   "%tmp_11 = call fastcc i32 @feistel(i32 %xor_ln57_12, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 154 'call' 'tmp_11' <Predicate = true> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 155 [1/1] (0.00ns)   --->   "%P_addr_14 = getelementptr [18 x i32]* %P, i64 0, i64 13" [blowfish.cpp:57]   --->   Operation 155 'getelementptr' 'P_addr_14' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 156 [2/2] (2.32ns)   --->   "%P_load_15 = load i32* %P_addr_14, align 4" [blowfish.cpp:57]   --->   Operation 156 'load' 'P_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 41 <SV = 40> <Delay = 6.79>
ST_41 : Operation 157 [1/3] (5.80ns)   --->   "%tmp_11 = call fastcc i32 @feistel(i32 %xor_ln57_12, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 157 'call' 'tmp_11' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 158 [1/2] (2.32ns)   --->   "%P_load_15 = load i32* %P_addr_14, align 4" [blowfish.cpp:57]   --->   Operation 158 'load' 'P_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_41 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_13)   --->   "%xor_ln57_27 = xor i32 %xor_ln57_11, %tmp_11" [blowfish.cpp:57]   --->   Operation 159 'xor' 'xor_ln57_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 160 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_13 = xor i32 %xor_ln57_27, %P_load_15" [blowfish.cpp:57]   --->   Operation 160 'xor' 'xor_ln57_13' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.51>
ST_42 : Operation 161 [3/3] (6.51ns)   --->   "%tmp_12 = call fastcc i32 @feistel(i32 %xor_ln57_13, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 161 'call' 'tmp_12' <Predicate = true> <Delay = 6.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 8.00>
ST_43 : Operation 162 [2/3] (8.00ns)   --->   "%tmp_12 = call fastcc i32 @feistel(i32 %xor_ln57_13, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 162 'call' 'tmp_12' <Predicate = true> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 163 [1/1] (0.00ns)   --->   "%P_addr_15 = getelementptr [18 x i32]* %P, i64 0, i64 14" [blowfish.cpp:57]   --->   Operation 163 'getelementptr' 'P_addr_15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 164 [2/2] (2.32ns)   --->   "%P_load_16 = load i32* %P_addr_15, align 4" [blowfish.cpp:57]   --->   Operation 164 'load' 'P_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 44 <SV = 43> <Delay = 6.79>
ST_44 : Operation 165 [1/3] (5.80ns)   --->   "%tmp_12 = call fastcc i32 @feistel(i32 %xor_ln57_13, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 165 'call' 'tmp_12' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 166 [1/2] (2.32ns)   --->   "%P_load_16 = load i32* %P_addr_15, align 4" [blowfish.cpp:57]   --->   Operation 166 'load' 'P_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_14)   --->   "%xor_ln57_28 = xor i32 %xor_ln57_12, %tmp_12" [blowfish.cpp:57]   --->   Operation 167 'xor' 'xor_ln57_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 168 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_14 = xor i32 %xor_ln57_28, %P_load_16" [blowfish.cpp:57]   --->   Operation 168 'xor' 'xor_ln57_14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.51>
ST_45 : Operation 169 [3/3] (6.51ns)   --->   "%tmp_13 = call fastcc i32 @feistel(i32 %xor_ln57_14, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 169 'call' 'tmp_13' <Predicate = true> <Delay = 6.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 8.00>
ST_46 : Operation 170 [2/3] (8.00ns)   --->   "%tmp_13 = call fastcc i32 @feistel(i32 %xor_ln57_14, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 170 'call' 'tmp_13' <Predicate = true> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 171 [1/1] (0.00ns)   --->   "%P_addr_16 = getelementptr [18 x i32]* %P, i64 0, i64 15" [blowfish.cpp:57]   --->   Operation 171 'getelementptr' 'P_addr_16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 172 [2/2] (2.32ns)   --->   "%P_load_17 = load i32* %P_addr_16, align 4" [blowfish.cpp:57]   --->   Operation 172 'load' 'P_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 47 <SV = 46> <Delay = 6.79>
ST_47 : Operation 173 [1/3] (5.80ns)   --->   "%tmp_13 = call fastcc i32 @feistel(i32 %xor_ln57_14, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 173 'call' 'tmp_13' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 174 [1/2] (2.32ns)   --->   "%P_load_17 = load i32* %P_addr_16, align 4" [blowfish.cpp:57]   --->   Operation 174 'load' 'P_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57_30)   --->   "%xor_ln57_29 = xor i32 %xor_ln57_13, %tmp_13" [blowfish.cpp:57]   --->   Operation 175 'xor' 'xor_ln57_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 176 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln57_30 = xor i32 %xor_ln57_29, %P_load_17" [blowfish.cpp:57]   --->   Operation 176 'xor' 'xor_ln57_30' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.51>
ST_48 : Operation 177 [3/3] (6.51ns)   --->   "%tmp_14 = call fastcc i32 @feistel(i32 %xor_ln57_30, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 177 'call' 'tmp_14' <Predicate = true> <Delay = 6.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 8.00>
ST_49 : Operation 178 [2/3] (8.00ns)   --->   "%tmp_14 = call fastcc i32 @feistel(i32 %xor_ln57_30, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 178 'call' 'tmp_14' <Predicate = true> <Delay = 8.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 179 [1/1] (0.00ns)   --->   "%P_addr_17 = getelementptr [18 x i32]* %P, i64 0, i64 16" [blowfish.cpp:64]   --->   Operation 179 'getelementptr' 'P_addr_17' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 180 [2/2] (2.32ns)   --->   "%P_load = load i32* %P_addr_17, align 4" [blowfish.cpp:64]   --->   Operation 180 'load' 'P_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 181 [1/1] (0.00ns)   --->   "%P_addr_13 = getelementptr [18 x i32]* %P, i64 0, i64 17" [blowfish.cpp:65]   --->   Operation 181 'getelementptr' 'P_addr_13' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 182 [2/2] (2.32ns)   --->   "%P_load_1 = load i32* %P_addr_13, align 4" [blowfish.cpp:65]   --->   Operation 182 'load' 'P_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 50 <SV = 49> <Delay = 6.79>
ST_50 : Operation 183 [1/3] (5.80ns)   --->   "%tmp_14 = call fastcc i32 @feistel(i32 %xor_ln57_30, [1024 x i32]* %S)" [blowfish.cpp:58]   --->   Operation 183 'call' 'tmp_14' <Predicate = true> <Delay = 5.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 184 [1/2] (2.32ns)   --->   "%P_load = load i32* %P_addr_17, align 4" [blowfish.cpp:64]   --->   Operation 184 'load' 'P_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln64)   --->   "%xor_ln64_1 = xor i32 %xor_ln57_14, %tmp_14" [blowfish.cpp:64]   --->   Operation 185 'xor' 'xor_ln64_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 186 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln64 = xor i32 %xor_ln64_1, %P_load" [blowfish.cpp:64]   --->   Operation 186 'xor' 'xor_ln64' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 187 [1/2] (2.32ns)   --->   "%P_load_1 = load i32* %P_addr_13, align 4" [blowfish.cpp:65]   --->   Operation 187 'load' 'P_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 188 [1/1] (0.99ns)   --->   "%xor_ln65 = xor i32 %P_load_1, %xor_ln57_30" [blowfish.cpp:65]   --->   Operation 188 'xor' 'xor_ln65' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 189 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32 } undef, i32 %xor_ln65, 0" [blowfish.cpp:66]   --->   Operation 189 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 190 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32 } %mrv, i32 %xor_ln64, 1" [blowfish.cpp:66]   --->   Operation 190 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 191 [1/1] (0.00ns)   --->   "ret { i32, i32 } %mrv_1" [blowfish.cpp:66]   --->   Operation 191 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ left_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ right_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ S]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
P_addr       (getelementptr) [ 001000000000000000000000000000000000000000000000000]
P_load_2     (load         ) [ 000100000000000000000000000000000000000000000000000]
left_read_1  (read         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57     (xor          ) [ 000011111000000000000000000000000000000000000000000]
P_addr_1     (getelementptr) [ 000001000000000000000000000000000000000000000000000]
right_read_1 (read         ) [ 000000000000000000000000000000000000000000000000000]
tmp          (call         ) [ 000000000000000000000000000000000000000000000000000]
P_load_3     (load         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_15  (xor          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_1   (xor          ) [ 000000111111000000000000000000000000000000000000000]
P_addr_2     (getelementptr) [ 000000001000000000000000000000000000000000000000000]
tmp_s        (call         ) [ 000000000000000000000000000000000000000000000000000]
P_load_4     (load         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_16  (xor          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_2   (xor          ) [ 000000000111111000000000000000000000000000000000000]
P_addr_3     (getelementptr) [ 000000000001000000000000000000000000000000000000000]
tmp_1        (call         ) [ 000000000000000000000000000000000000000000000000000]
P_load_5     (load         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_17  (xor          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_3   (xor          ) [ 000000000000111111000000000000000000000000000000000]
P_addr_4     (getelementptr) [ 000000000000001000000000000000000000000000000000000]
tmp_2        (call         ) [ 000000000000000000000000000000000000000000000000000]
P_load_6     (load         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_18  (xor          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_4   (xor          ) [ 000000000000000111111000000000000000000000000000000]
P_addr_5     (getelementptr) [ 000000000000000001000000000000000000000000000000000]
tmp_3        (call         ) [ 000000000000000000000000000000000000000000000000000]
P_load_7     (load         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_19  (xor          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_5   (xor          ) [ 000000000000000000111111000000000000000000000000000]
P_addr_6     (getelementptr) [ 000000000000000000001000000000000000000000000000000]
tmp_4        (call         ) [ 000000000000000000000000000000000000000000000000000]
P_load_8     (load         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_20  (xor          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_6   (xor          ) [ 000000000000000000000111111000000000000000000000000]
P_addr_7     (getelementptr) [ 000000000000000000000001000000000000000000000000000]
tmp_5        (call         ) [ 000000000000000000000000000000000000000000000000000]
P_load_9     (load         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_21  (xor          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_7   (xor          ) [ 000000000000000000000000111111000000000000000000000]
P_addr_8     (getelementptr) [ 000000000000000000000000001000000000000000000000000]
tmp_6        (call         ) [ 000000000000000000000000000000000000000000000000000]
P_load_10    (load         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_22  (xor          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_8   (xor          ) [ 000000000000000000000000000111111000000000000000000]
P_addr_9     (getelementptr) [ 000000000000000000000000000001000000000000000000000]
tmp_7        (call         ) [ 000000000000000000000000000000000000000000000000000]
P_load_11    (load         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_23  (xor          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_9   (xor          ) [ 000000000000000000000000000000111111000000000000000]
P_addr_10    (getelementptr) [ 000000000000000000000000000000001000000000000000000]
tmp_8        (call         ) [ 000000000000000000000000000000000000000000000000000]
P_load_12    (load         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_24  (xor          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_10  (xor          ) [ 000000000000000000000000000000000111111000000000000]
P_addr_11    (getelementptr) [ 000000000000000000000000000000000001000000000000000]
tmp_9        (call         ) [ 000000000000000000000000000000000000000000000000000]
P_load_13    (load         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_25  (xor          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_11  (xor          ) [ 000000000000000000000000000000000000111111000000000]
P_addr_12    (getelementptr) [ 000000000000000000000000000000000000001000000000000]
tmp_10       (call         ) [ 000000000000000000000000000000000000000000000000000]
P_load_14    (load         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_26  (xor          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_12  (xor          ) [ 000000000000000000000000000000000000000111111000000]
P_addr_14    (getelementptr) [ 000000000000000000000000000000000000000001000000000]
tmp_11       (call         ) [ 000000000000000000000000000000000000000000000000000]
P_load_15    (load         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_27  (xor          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_13  (xor          ) [ 000000000000000000000000000000000000000000111111000]
P_addr_15    (getelementptr) [ 000000000000000000000000000000000000000000001000000]
tmp_12       (call         ) [ 000000000000000000000000000000000000000000000000000]
P_load_16    (load         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_28  (xor          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_14  (xor          ) [ 000000000000000000000000000000000000000000000111111]
P_addr_16    (getelementptr) [ 000000000000000000000000000000000000000000000001000]
tmp_13       (call         ) [ 000000000000000000000000000000000000000000000000000]
P_load_17    (load         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_29  (xor          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln57_30  (xor          ) [ 000000000000000000000000000000000000000000000000111]
P_addr_17    (getelementptr) [ 000000000000000000000000000000000000000000000000001]
P_addr_13    (getelementptr) [ 000000000000000000000000000000000000000000000000001]
tmp_14       (call         ) [ 000000000000000000000000000000000000000000000000000]
P_load       (load         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln64_1   (xor          ) [ 000000000000000000000000000000000000000000000000000]
xor_ln64     (xor          ) [ 000000000000000000000000000000000000000000000000000]
P_load_1     (load         ) [ 000000000000000000000000000000000000000000000000000]
xor_ln65     (xor          ) [ 000000000000000000000000000000000000000000000000000]
mrv          (insertvalue  ) [ 000000000000000000000000000000000000000000000000000]
mrv_1        (insertvalue  ) [ 000000000000000000000000000000000000000000000000000]
ret_ln66     (ret          ) [ 000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="left_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="right_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="P">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="S">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feistel"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="left_read_1_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="left_read_1/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="right_read_1_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="right_read_1/5 "/>
</bind>
</comp>

<comp id="62" class="1004" name="P_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="5" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="0"/>
<pin id="228" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="229" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="0"/>
<pin id="231" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="P_load_2/1 P_load_3/4 P_load_4/7 P_load_5/10 P_load_6/13 P_load_7/16 P_load_8/19 P_load_9/22 P_load_10/25 P_load_11/28 P_load_12/31 P_load_13/34 P_load_14/37 P_load_15/40 P_load_16/43 P_load_17/46 P_load/49 P_load_1/49 "/>
</bind>
</comp>

<comp id="76" class="1004" name="P_addr_1_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_1/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="P_addr_2_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="3" slack="0"/>
<pin id="89" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_2/7 "/>
</bind>
</comp>

<comp id="94" class="1004" name="P_addr_3_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_3/10 "/>
</bind>
</comp>

<comp id="103" class="1004" name="P_addr_4_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_4/13 "/>
</bind>
</comp>

<comp id="112" class="1004" name="P_addr_5_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_5/16 "/>
</bind>
</comp>

<comp id="121" class="1004" name="P_addr_6_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_6/19 "/>
</bind>
</comp>

<comp id="130" class="1004" name="P_addr_7_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_7/22 "/>
</bind>
</comp>

<comp id="139" class="1004" name="P_addr_8_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_8/25 "/>
</bind>
</comp>

<comp id="148" class="1004" name="P_addr_9_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_9/28 "/>
</bind>
</comp>

<comp id="157" class="1004" name="P_addr_10_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_10/31 "/>
</bind>
</comp>

<comp id="166" class="1004" name="P_addr_11_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_11/34 "/>
</bind>
</comp>

<comp id="175" class="1004" name="P_addr_12_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="5" slack="0"/>
<pin id="179" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_12/37 "/>
</bind>
</comp>

<comp id="184" class="1004" name="P_addr_14_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="5" slack="0"/>
<pin id="188" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_14/40 "/>
</bind>
</comp>

<comp id="193" class="1004" name="P_addr_15_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_15/43 "/>
</bind>
</comp>

<comp id="202" class="1004" name="P_addr_16_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_16/46 "/>
</bind>
</comp>

<comp id="211" class="1004" name="P_addr_17_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_17/49 "/>
</bind>
</comp>

<comp id="220" class="1004" name="P_addr_13_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P_addr_13/49 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_feistel_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/3 tmp_s/6 tmp_1/9 tmp_2/12 tmp_3/15 tmp_4/18 tmp_5/21 tmp_6/24 tmp_7/27 tmp_8/30 tmp_9/33 tmp_10/36 tmp_11/39 tmp_12/42 tmp_13/45 tmp_14/48 "/>
</bind>
</comp>

<comp id="240" class="1004" name="xor_ln57_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="xor_ln57_15_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_15/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln57_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_1/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xor_ln57_16_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="5"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_16/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="xor_ln57_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_2/8 "/>
</bind>
</comp>

<comp id="269" class="1004" name="xor_ln57_17_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="6"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_17/11 "/>
</bind>
</comp>

<comp id="274" class="1004" name="xor_ln57_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_3/11 "/>
</bind>
</comp>

<comp id="280" class="1004" name="xor_ln57_18_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="6"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_18/14 "/>
</bind>
</comp>

<comp id="285" class="1004" name="xor_ln57_4_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_4/14 "/>
</bind>
</comp>

<comp id="291" class="1004" name="xor_ln57_19_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="6"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_19/17 "/>
</bind>
</comp>

<comp id="296" class="1004" name="xor_ln57_5_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_5/17 "/>
</bind>
</comp>

<comp id="302" class="1004" name="xor_ln57_20_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="6"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_20/20 "/>
</bind>
</comp>

<comp id="307" class="1004" name="xor_ln57_6_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_6/20 "/>
</bind>
</comp>

<comp id="313" class="1004" name="xor_ln57_21_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="6"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_21/23 "/>
</bind>
</comp>

<comp id="318" class="1004" name="xor_ln57_7_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_7/23 "/>
</bind>
</comp>

<comp id="324" class="1004" name="xor_ln57_22_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="6"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_22/26 "/>
</bind>
</comp>

<comp id="329" class="1004" name="xor_ln57_8_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_8/26 "/>
</bind>
</comp>

<comp id="335" class="1004" name="xor_ln57_23_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="6"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_23/29 "/>
</bind>
</comp>

<comp id="340" class="1004" name="xor_ln57_9_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_9/29 "/>
</bind>
</comp>

<comp id="346" class="1004" name="xor_ln57_24_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="6"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_24/32 "/>
</bind>
</comp>

<comp id="351" class="1004" name="xor_ln57_10_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_10/32 "/>
</bind>
</comp>

<comp id="357" class="1004" name="xor_ln57_25_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="6"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_25/35 "/>
</bind>
</comp>

<comp id="362" class="1004" name="xor_ln57_11_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_11/35 "/>
</bind>
</comp>

<comp id="368" class="1004" name="xor_ln57_26_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="6"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_26/38 "/>
</bind>
</comp>

<comp id="373" class="1004" name="xor_ln57_12_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_12/38 "/>
</bind>
</comp>

<comp id="379" class="1004" name="xor_ln57_27_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="6"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_27/41 "/>
</bind>
</comp>

<comp id="384" class="1004" name="xor_ln57_13_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_13/41 "/>
</bind>
</comp>

<comp id="390" class="1004" name="xor_ln57_28_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="6"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_28/44 "/>
</bind>
</comp>

<comp id="395" class="1004" name="xor_ln57_14_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_14/44 "/>
</bind>
</comp>

<comp id="401" class="1004" name="xor_ln57_29_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="6"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_29/47 "/>
</bind>
</comp>

<comp id="406" class="1004" name="xor_ln57_30_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_30/47 "/>
</bind>
</comp>

<comp id="412" class="1004" name="xor_ln64_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="6"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln64_1/50 "/>
</bind>
</comp>

<comp id="417" class="1004" name="xor_ln64_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln64/50 "/>
</bind>
</comp>

<comp id="423" class="1004" name="xor_ln65_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="3"/>
<pin id="426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln65/50 "/>
</bind>
</comp>

<comp id="428" class="1004" name="mrv_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/50 "/>
</bind>
</comp>

<comp id="434" class="1004" name="mrv_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/50 "/>
</bind>
</comp>

<comp id="440" class="1005" name="P_addr_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="1"/>
<pin id="442" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr "/>
</bind>
</comp>

<comp id="445" class="1005" name="P_load_2_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_load_2 "/>
</bind>
</comp>

<comp id="450" class="1005" name="xor_ln57_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57 "/>
</bind>
</comp>

<comp id="456" class="1005" name="P_addr_1_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="1"/>
<pin id="458" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_1 "/>
</bind>
</comp>

<comp id="461" class="1005" name="xor_ln57_1_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57_1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="P_addr_2_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="1"/>
<pin id="469" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_2 "/>
</bind>
</comp>

<comp id="472" class="1005" name="xor_ln57_2_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57_2 "/>
</bind>
</comp>

<comp id="478" class="1005" name="P_addr_3_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="1"/>
<pin id="480" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_3 "/>
</bind>
</comp>

<comp id="483" class="1005" name="xor_ln57_3_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57_3 "/>
</bind>
</comp>

<comp id="489" class="1005" name="P_addr_4_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="1"/>
<pin id="491" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_4 "/>
</bind>
</comp>

<comp id="494" class="1005" name="xor_ln57_4_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57_4 "/>
</bind>
</comp>

<comp id="500" class="1005" name="P_addr_5_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="1"/>
<pin id="502" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_5 "/>
</bind>
</comp>

<comp id="505" class="1005" name="xor_ln57_5_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57_5 "/>
</bind>
</comp>

<comp id="511" class="1005" name="P_addr_6_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="1"/>
<pin id="513" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_6 "/>
</bind>
</comp>

<comp id="516" class="1005" name="xor_ln57_6_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57_6 "/>
</bind>
</comp>

<comp id="522" class="1005" name="P_addr_7_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="5" slack="1"/>
<pin id="524" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_7 "/>
</bind>
</comp>

<comp id="527" class="1005" name="xor_ln57_7_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57_7 "/>
</bind>
</comp>

<comp id="533" class="1005" name="P_addr_8_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="1"/>
<pin id="535" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_8 "/>
</bind>
</comp>

<comp id="538" class="1005" name="xor_ln57_8_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57_8 "/>
</bind>
</comp>

<comp id="544" class="1005" name="P_addr_9_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="1"/>
<pin id="546" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_9 "/>
</bind>
</comp>

<comp id="549" class="1005" name="xor_ln57_9_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57_9 "/>
</bind>
</comp>

<comp id="555" class="1005" name="P_addr_10_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="1"/>
<pin id="557" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_10 "/>
</bind>
</comp>

<comp id="560" class="1005" name="xor_ln57_10_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57_10 "/>
</bind>
</comp>

<comp id="566" class="1005" name="P_addr_11_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="1"/>
<pin id="568" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_11 "/>
</bind>
</comp>

<comp id="571" class="1005" name="xor_ln57_11_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57_11 "/>
</bind>
</comp>

<comp id="577" class="1005" name="P_addr_12_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="1"/>
<pin id="579" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_12 "/>
</bind>
</comp>

<comp id="582" class="1005" name="xor_ln57_12_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57_12 "/>
</bind>
</comp>

<comp id="588" class="1005" name="P_addr_14_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="1"/>
<pin id="590" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_14 "/>
</bind>
</comp>

<comp id="593" class="1005" name="xor_ln57_13_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57_13 "/>
</bind>
</comp>

<comp id="599" class="1005" name="P_addr_15_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="1"/>
<pin id="601" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_15 "/>
</bind>
</comp>

<comp id="604" class="1005" name="xor_ln57_14_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57_14 "/>
</bind>
</comp>

<comp id="610" class="1005" name="P_addr_16_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="1"/>
<pin id="612" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_16 "/>
</bind>
</comp>

<comp id="615" class="1005" name="xor_ln57_30_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57_30 "/>
</bind>
</comp>

<comp id="621" class="1005" name="P_addr_17_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="1"/>
<pin id="623" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_17 "/>
</bind>
</comp>

<comp id="626" class="1005" name="P_addr_13_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="1"/>
<pin id="628" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="P_addr_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="62" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="84"><net_src comp="76" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="93"><net_src comp="85" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="102"><net_src comp="94" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="111"><net_src comp="103" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="120"><net_src comp="112" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="129"><net_src comp="121" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="138"><net_src comp="130" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="156"><net_src comp="148" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="165"><net_src comp="157" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="174"><net_src comp="166" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="183"><net_src comp="175" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="192"><net_src comp="184" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="201"><net_src comp="193" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="8" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="210"><net_src comp="202" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="216"><net_src comp="4" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="219"><net_src comp="211" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="8" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="6" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="50" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="245"><net_src comp="240" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="250"><net_src comp="233" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="56" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="70" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="233" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="258" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="70" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="233" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="269" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="70" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="233" pin="3"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="70" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="233" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="70" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="233" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="70" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="233" pin="3"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="70" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="233" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="324" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="70" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="233" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="70" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="233" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="70" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="233" pin="3"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="357" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="70" pin="3"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="233" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="70" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="233" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="70" pin="3"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="233" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="70" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="233" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="70" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="233" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="412" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="70" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="70" pin="7"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="48" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="417" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="62" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="448"><net_src comp="70" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="453"><net_src comp="240" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="459"><net_src comp="76" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="464"><net_src comp="252" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="470"><net_src comp="85" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="475"><net_src comp="263" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="481"><net_src comp="94" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="486"><net_src comp="274" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="492"><net_src comp="103" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="497"><net_src comp="285" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="503"><net_src comp="112" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="508"><net_src comp="296" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="514"><net_src comp="121" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="519"><net_src comp="307" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="525"><net_src comp="130" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="530"><net_src comp="318" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="536"><net_src comp="139" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="541"><net_src comp="329" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="547"><net_src comp="148" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="552"><net_src comp="340" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="558"><net_src comp="157" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="563"><net_src comp="351" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="569"><net_src comp="166" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="574"><net_src comp="362" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="580"><net_src comp="175" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="585"><net_src comp="373" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="591"><net_src comp="184" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="596"><net_src comp="384" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="602"><net_src comp="193" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="607"><net_src comp="395" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="613"><net_src comp="202" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="618"><net_src comp="406" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="624"><net_src comp="211" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="629"><net_src comp="220" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="70" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: P | {}
	Port: S | {}
 - Input state : 
	Port: Encrypt_SetKey : left_read | {3 }
	Port: Encrypt_SetKey : right_read | {5 }
	Port: Encrypt_SetKey : P | {1 2 4 5 7 8 10 11 13 14 16 17 19 20 22 23 25 26 28 29 31 32 34 35 37 38 40 41 43 44 46 47 49 50 }
	Port: Encrypt_SetKey : S | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
  - Chain level:
	State 1
		P_load_2 : 1
	State 2
	State 3
	State 4
		P_load_3 : 1
	State 5
		xor_ln57_15 : 1
		xor_ln57_1 : 1
	State 6
	State 7
		P_load_4 : 1
	State 8
		xor_ln57_16 : 1
		xor_ln57_2 : 1
	State 9
	State 10
		P_load_5 : 1
	State 11
		xor_ln57_17 : 1
		xor_ln57_3 : 1
	State 12
	State 13
		P_load_6 : 1
	State 14
		xor_ln57_18 : 1
		xor_ln57_4 : 1
	State 15
	State 16
		P_load_7 : 1
	State 17
		xor_ln57_19 : 1
		xor_ln57_5 : 1
	State 18
	State 19
		P_load_8 : 1
	State 20
		xor_ln57_20 : 1
		xor_ln57_6 : 1
	State 21
	State 22
		P_load_9 : 1
	State 23
		xor_ln57_21 : 1
		xor_ln57_7 : 1
	State 24
	State 25
		P_load_10 : 1
	State 26
		xor_ln57_22 : 1
		xor_ln57_8 : 1
	State 27
	State 28
		P_load_11 : 1
	State 29
		xor_ln57_23 : 1
		xor_ln57_9 : 1
	State 30
	State 31
		P_load_12 : 1
	State 32
		xor_ln57_24 : 1
		xor_ln57_10 : 1
	State 33
	State 34
		P_load_13 : 1
	State 35
		xor_ln57_25 : 1
		xor_ln57_11 : 1
	State 36
	State 37
		P_load_14 : 1
	State 38
		xor_ln57_26 : 1
		xor_ln57_12 : 1
	State 39
	State 40
		P_load_15 : 1
	State 41
		xor_ln57_27 : 1
		xor_ln57_13 : 1
	State 42
	State 43
		P_load_16 : 1
	State 44
		xor_ln57_28 : 1
		xor_ln57_14 : 1
	State 45
	State 46
		P_load_17 : 1
	State 47
		xor_ln57_29 : 1
		xor_ln57_30 : 1
	State 48
	State 49
		P_load : 1
		P_load_1 : 1
	State 50
		xor_ln64_1 : 1
		xor_ln64 : 1
		xor_ln65 : 1
		mrv : 1
		mrv_1 : 2
		ret_ln66 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln57_fu_240     |    0    |    0    |    32   |
|          |    xor_ln57_15_fu_246   |    0    |    0    |    32   |
|          |    xor_ln57_1_fu_252    |    0    |    0    |    32   |
|          |    xor_ln57_16_fu_258   |    0    |    0    |    32   |
|          |    xor_ln57_2_fu_263    |    0    |    0    |    32   |
|          |    xor_ln57_17_fu_269   |    0    |    0    |    32   |
|          |    xor_ln57_3_fu_274    |    0    |    0    |    32   |
|          |    xor_ln57_18_fu_280   |    0    |    0    |    32   |
|          |    xor_ln57_4_fu_285    |    0    |    0    |    32   |
|          |    xor_ln57_19_fu_291   |    0    |    0    |    32   |
|          |    xor_ln57_5_fu_296    |    0    |    0    |    32   |
|          |    xor_ln57_20_fu_302   |    0    |    0    |    32   |
|          |    xor_ln57_6_fu_307    |    0    |    0    |    32   |
|          |    xor_ln57_21_fu_313   |    0    |    0    |    32   |
|          |    xor_ln57_7_fu_318    |    0    |    0    |    32   |
|          |    xor_ln57_22_fu_324   |    0    |    0    |    32   |
|    xor   |    xor_ln57_8_fu_329    |    0    |    0    |    32   |
|          |    xor_ln57_23_fu_335   |    0    |    0    |    32   |
|          |    xor_ln57_9_fu_340    |    0    |    0    |    32   |
|          |    xor_ln57_24_fu_346   |    0    |    0    |    32   |
|          |    xor_ln57_10_fu_351   |    0    |    0    |    32   |
|          |    xor_ln57_25_fu_357   |    0    |    0    |    32   |
|          |    xor_ln57_11_fu_362   |    0    |    0    |    32   |
|          |    xor_ln57_26_fu_368   |    0    |    0    |    32   |
|          |    xor_ln57_12_fu_373   |    0    |    0    |    32   |
|          |    xor_ln57_27_fu_379   |    0    |    0    |    32   |
|          |    xor_ln57_13_fu_384   |    0    |    0    |    32   |
|          |    xor_ln57_28_fu_390   |    0    |    0    |    32   |
|          |    xor_ln57_14_fu_395   |    0    |    0    |    32   |
|          |    xor_ln57_29_fu_401   |    0    |    0    |    32   |
|          |    xor_ln57_30_fu_406   |    0    |    0    |    32   |
|          |    xor_ln64_1_fu_412    |    0    |    0    |    32   |
|          |     xor_ln64_fu_417     |    0    |    0    |    32   |
|          |     xor_ln65_fu_423     |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|   call   |    grp_feistel_fu_233   |  3.721  |    88   |   152   |
|----------|-------------------------|---------|---------|---------|
|   read   |  left_read_1_read_fu_50 |    0    |    0    |    0    |
|          | right_read_1_read_fu_56 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|insertvalue|        mrv_fu_428       |    0    |    0    |    0    |
|          |       mrv_1_fu_434      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |  3.721  |    88   |   1240  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| P_addr_10_reg_555 |    5   |
| P_addr_11_reg_566 |    5   |
| P_addr_12_reg_577 |    5   |
| P_addr_13_reg_626 |    5   |
| P_addr_14_reg_588 |    5   |
| P_addr_15_reg_599 |    5   |
| P_addr_16_reg_610 |    5   |
| P_addr_17_reg_621 |    5   |
|  P_addr_1_reg_456 |    5   |
|  P_addr_2_reg_467 |    5   |
|  P_addr_3_reg_478 |    5   |
|  P_addr_4_reg_489 |    5   |
|  P_addr_5_reg_500 |    5   |
|  P_addr_6_reg_511 |    5   |
|  P_addr_7_reg_522 |    5   |
|  P_addr_8_reg_533 |    5   |
|  P_addr_9_reg_544 |    5   |
|   P_addr_reg_440  |    5   |
|  P_load_2_reg_445 |   32   |
|xor_ln57_10_reg_560|   32   |
|xor_ln57_11_reg_571|   32   |
|xor_ln57_12_reg_582|   32   |
|xor_ln57_13_reg_593|   32   |
|xor_ln57_14_reg_604|   32   |
| xor_ln57_1_reg_461|   32   |
| xor_ln57_2_reg_472|   32   |
|xor_ln57_30_reg_615|   32   |
| xor_ln57_3_reg_483|   32   |
| xor_ln57_4_reg_494|   32   |
| xor_ln57_5_reg_505|   32   |
| xor_ln57_6_reg_516|   32   |
| xor_ln57_7_reg_527|   32   |
| xor_ln57_8_reg_538|   32   |
| xor_ln57_9_reg_549|   32   |
|  xor_ln57_reg_450 |   32   |
+-------------------+--------+
|       Total       |   634  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_70  |  p0  |  34  |   5  |   170  ||   153   |
|  grp_access_fu_70  |  p2  |   2  |   0  |    0   ||    9    |
| grp_feistel_fu_233 |  p1  |  17  |  32  |   544  ||    85   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   714  ||  6.8035 ||   247   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   88   |  1240  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   247  |
|  Register |    -   |   634  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   722  |  1487  |
+-----------+--------+--------+--------+
