package com.cburch.logisim.verilog.std.adapters.gatelvl;

public class GateCell {
}
