;  Generated by PSoC Designer 5.4.2946
;
;
;  PSoCGPIOINT.inc
;
;  Data: 29 October, 2001
;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
;
;  This file is generated by the Device Editor on Application Generation.
;  It contains equates that are useful in writing code relating to GPIO
;  related interrupts.
;  
;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
;  Edits to this file will not be preserved.
;
; Port_0_3 address and mask equates
Port_0_3_Data_ADDR:	equ	0h
Port_0_3_DriveMode_0_ADDR:	equ	100h
Port_0_3_DriveMode_1_ADDR:	equ	101h
Port_0_3_DriveMode_2_ADDR:	equ	3h
Port_0_3_GlobalSelect_ADDR:	equ	2h
Port_0_3_IntCtrl_0_ADDR:	equ	102h
Port_0_3_IntCtrl_1_ADDR:	equ	103h
Port_0_3_IntEn_ADDR:	equ	1h
Port_0_3_MASK:	equ	8h
; UAEcho address and mask equates
UAEcho_Data_ADDR:	equ	4h
UAEcho_DriveMode_0_ADDR:	equ	104h
UAEcho_DriveMode_1_ADDR:	equ	105h
UAEcho_DriveMode_2_ADDR:	equ	7h
UAEcho_GlobalSelect_ADDR:	equ	6h
UAEcho_IntCtrl_0_ADDR:	equ	106h
UAEcho_IntCtrl_1_ADDR:	equ	107h
UAEcho_IntEn_ADDR:	equ	5h
UAEcho_MASK:	equ	20h
; UAEcho_Data access macros
;   GetUAEcho_Data macro, return in a
macro GetUAEcho_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 20h
endm
;   SetUAEcho_Data macro
macro SetUAEcho_Data
	or		[Port_1_Data_SHADE], 20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[UAEcho_Data_ADDR], a
endm
;   ClearUAEcho_Data macro
macro ClearUAEcho_Data
	and		[Port_1_Data_SHADE], ~20h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[UAEcho_Data_ADDR], a
endm

; AnalogColumn_InputMUX_0 address and mask equates
AnalogColumn_InputMUX_0_Data_ADDR:	equ	0h
AnalogColumn_InputMUX_0_DriveMode_0_ADDR:	equ	100h
AnalogColumn_InputMUX_0_DriveMode_1_ADDR:	equ	101h
AnalogColumn_InputMUX_0_DriveMode_2_ADDR:	equ	3h
AnalogColumn_InputMUX_0_GlobalSelect_ADDR:	equ	2h
AnalogColumn_InputMUX_0_IntCtrl_0_ADDR:	equ	102h
AnalogColumn_InputMUX_0_IntCtrl_1_ADDR:	equ	103h
AnalogColumn_InputMUX_0_IntEn_ADDR:	equ	1h
AnalogColumn_InputMUX_0_MASK:	equ	2h
; UATrig address and mask equates
UATrig_Data_ADDR:	equ	0h
UATrig_DriveMode_0_ADDR:	equ	100h
UATrig_DriveMode_1_ADDR:	equ	101h
UATrig_DriveMode_2_ADDR:	equ	3h
UATrig_GlobalSelect_ADDR:	equ	2h
UATrig_IntCtrl_0_ADDR:	equ	102h
UATrig_IntCtrl_1_ADDR:	equ	103h
UATrig_IntEn_ADDR:	equ	1h
UATrig_MASK:	equ	40h
; LEFTC address and mask equates
LEFTC_Data_ADDR:	equ	4h
LEFTC_DriveMode_0_ADDR:	equ	104h
LEFTC_DriveMode_1_ADDR:	equ	105h
LEFTC_DriveMode_2_ADDR:	equ	7h
LEFTC_GlobalSelect_ADDR:	equ	6h
LEFTC_IntCtrl_0_ADDR:	equ	106h
LEFTC_IntCtrl_1_ADDR:	equ	107h
LEFTC_IntEn_ADDR:	equ	5h
LEFTC_MASK:	equ	1h
; LEFTC_Data access macros
;   GetLEFTC_Data macro, return in a
macro GetLEFTC_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 1h
endm
;   SetLEFTC_Data macro
macro SetLEFTC_Data
	or		[Port_1_Data_SHADE], 1h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LEFTC_Data_ADDR], a
endm
;   ClearLEFTC_Data macro
macro ClearLEFTC_Data
	and		[Port_1_Data_SHADE], ~1h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LEFTC_Data_ADDR], a
endm

; LEFTD address and mask equates
LEFTD_Data_ADDR:	equ	4h
LEFTD_DriveMode_0_ADDR:	equ	104h
LEFTD_DriveMode_1_ADDR:	equ	105h
LEFTD_DriveMode_2_ADDR:	equ	7h
LEFTD_GlobalSelect_ADDR:	equ	6h
LEFTD_IntCtrl_0_ADDR:	equ	106h
LEFTD_IntCtrl_1_ADDR:	equ	107h
LEFTD_IntEn_ADDR:	equ	5h
LEFTD_MASK:	equ	2h
; LEFTD_Data access macros
;   GetLEFTD_Data macro, return in a
macro GetLEFTD_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 2h
endm
;   SetLEFTD_Data macro
macro SetLEFTD_Data
	or		[Port_1_Data_SHADE], 2h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LEFTD_Data_ADDR], a
endm
;   ClearLEFTD_Data macro
macro ClearLEFTD_Data
	and		[Port_1_Data_SHADE], ~2h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LEFTD_Data_ADDR], a
endm

; RIGHTC address and mask equates
RIGHTC_Data_ADDR:	equ	4h
RIGHTC_DriveMode_0_ADDR:	equ	104h
RIGHTC_DriveMode_1_ADDR:	equ	105h
RIGHTC_DriveMode_2_ADDR:	equ	7h
RIGHTC_GlobalSelect_ADDR:	equ	6h
RIGHTC_IntCtrl_0_ADDR:	equ	106h
RIGHTC_IntCtrl_1_ADDR:	equ	107h
RIGHTC_IntEn_ADDR:	equ	5h
RIGHTC_MASK:	equ	4h
; RIGHTC_Data access macros
;   GetRIGHTC_Data macro, return in a
macro GetRIGHTC_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 4h
endm
;   SetRIGHTC_Data macro
macro SetRIGHTC_Data
	or		[Port_1_Data_SHADE], 4h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[RIGHTC_Data_ADDR], a
endm
;   ClearRIGHTC_Data macro
macro ClearRIGHTC_Data
	and		[Port_1_Data_SHADE], ~4h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[RIGHTC_Data_ADDR], a
endm

; RIGHTD address and mask equates
RIGHTD_Data_ADDR:	equ	4h
RIGHTD_DriveMode_0_ADDR:	equ	104h
RIGHTD_DriveMode_1_ADDR:	equ	105h
RIGHTD_DriveMode_2_ADDR:	equ	7h
RIGHTD_GlobalSelect_ADDR:	equ	6h
RIGHTD_IntCtrl_0_ADDR:	equ	106h
RIGHTD_IntCtrl_1_ADDR:	equ	107h
RIGHTD_IntEn_ADDR:	equ	5h
RIGHTD_MASK:	equ	8h
; RIGHTD_Data access macros
;   GetRIGHTD_Data macro, return in a
macro GetRIGHTD_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 8h
endm
;   SetRIGHTD_Data macro
macro SetRIGHTD_Data
	or		[Port_1_Data_SHADE], 8h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[RIGHTD_Data_ADDR], a
endm
;   ClearRIGHTD_Data macro
macro ClearRIGHTD_Data
	and		[Port_1_Data_SHADE], ~8h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[RIGHTD_Data_ADDR], a
endm

; LEDPin address and mask equates
LEDPin_Data_ADDR:	equ	4h
LEDPin_DriveMode_0_ADDR:	equ	104h
LEDPin_DriveMode_1_ADDR:	equ	105h
LEDPin_DriveMode_2_ADDR:	equ	7h
LEDPin_GlobalSelect_ADDR:	equ	6h
LEDPin_IntCtrl_0_ADDR:	equ	106h
LEDPin_IntCtrl_1_ADDR:	equ	107h
LEDPin_IntEn_ADDR:	equ	5h
LEDPin_MASK:	equ	80h
; LEDPin_Data access macros
;   GetLEDPin_Data macro, return in a
macro GetLEDPin_Data
	mov		a,[Port_1_Data_SHADE]
	and		a, 80h
endm
;   SetLEDPin_Data macro
macro SetLEDPin_Data
	or		[Port_1_Data_SHADE], 80h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LEDPin_Data_ADDR], a
endm
;   ClearLEDPin_Data macro
macro ClearLEDPin_Data
	and		[Port_1_Data_SHADE], ~80h
	mov		a, [Port_1_Data_SHADE]
	mov		reg[LEDPin_Data_ADDR], a
endm

; LCDD4 address and mask equates
LCDD4_Data_ADDR:	equ	8h
LCDD4_DriveMode_0_ADDR:	equ	108h
LCDD4_DriveMode_1_ADDR:	equ	109h
LCDD4_DriveMode_2_ADDR:	equ	bh
LCDD4_GlobalSelect_ADDR:	equ	ah
LCDD4_IntCtrl_0_ADDR:	equ	10ah
LCDD4_IntCtrl_1_ADDR:	equ	10bh
LCDD4_IntEn_ADDR:	equ	9h
LCDD4_MASK:	equ	1h
; LCDD4_Data access macros
;   GetLCDD4_Data macro, return in a
macro GetLCDD4_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 1h
endm
;   SetLCDD4_Data macro
macro SetLCDD4_Data
	or		[Port_2_Data_SHADE], 1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm
;   ClearLCDD4_Data macro
macro ClearLCDD4_Data
	and		[Port_2_Data_SHADE], ~1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm

; LCDD4_DriveMode_0 access macros
;   GetLCDD4_DriveMode_0 macro, return in a
macro GetLCDD4_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 1h
endm
;   SetLCDD4_DriveMode_0 macro
macro SetLCDD4_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 1h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm
;   ClearLCDD4_DriveMode_0 macro
macro ClearLCDD4_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~1h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm

; LCDD4_DriveMode_1 access macros
;   GetLCDD4_DriveMode_1 macro, return in a
macro GetLCDD4_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 1h
endm
;   SetLCDD4_DriveMode_1 macro
macro SetLCDD4_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 1h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm
;   ClearLCDD4_DriveMode_1 macro
macro ClearLCDD4_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~1h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm

; LCDD5 address and mask equates
LCDD5_Data_ADDR:	equ	8h
LCDD5_DriveMode_0_ADDR:	equ	108h
LCDD5_DriveMode_1_ADDR:	equ	109h
LCDD5_DriveMode_2_ADDR:	equ	bh
LCDD5_GlobalSelect_ADDR:	equ	ah
LCDD5_IntCtrl_0_ADDR:	equ	10ah
LCDD5_IntCtrl_1_ADDR:	equ	10bh
LCDD5_IntEn_ADDR:	equ	9h
LCDD5_MASK:	equ	2h
; LCDD5_Data access macros
;   GetLCDD5_Data macro, return in a
macro GetLCDD5_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 2h
endm
;   SetLCDD5_Data macro
macro SetLCDD5_Data
	or		[Port_2_Data_SHADE], 2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm
;   ClearLCDD5_Data macro
macro ClearLCDD5_Data
	and		[Port_2_Data_SHADE], ~2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm

; LCDD5_DriveMode_0 access macros
;   GetLCDD5_DriveMode_0 macro, return in a
macro GetLCDD5_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 2h
endm
;   SetLCDD5_DriveMode_0 macro
macro SetLCDD5_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 2h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm
;   ClearLCDD5_DriveMode_0 macro
macro ClearLCDD5_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~2h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm

; LCDD5_DriveMode_1 access macros
;   GetLCDD5_DriveMode_1 macro, return in a
macro GetLCDD5_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 2h
endm
;   SetLCDD5_DriveMode_1 macro
macro SetLCDD5_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 2h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm
;   ClearLCDD5_DriveMode_1 macro
macro ClearLCDD5_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~2h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm

; LCDD6 address and mask equates
LCDD6_Data_ADDR:	equ	8h
LCDD6_DriveMode_0_ADDR:	equ	108h
LCDD6_DriveMode_1_ADDR:	equ	109h
LCDD6_DriveMode_2_ADDR:	equ	bh
LCDD6_GlobalSelect_ADDR:	equ	ah
LCDD6_IntCtrl_0_ADDR:	equ	10ah
LCDD6_IntCtrl_1_ADDR:	equ	10bh
LCDD6_IntEn_ADDR:	equ	9h
LCDD6_MASK:	equ	4h
; LCDD6_Data access macros
;   GetLCDD6_Data macro, return in a
macro GetLCDD6_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 4h
endm
;   SetLCDD6_Data macro
macro SetLCDD6_Data
	or		[Port_2_Data_SHADE], 4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm
;   ClearLCDD6_Data macro
macro ClearLCDD6_Data
	and		[Port_2_Data_SHADE], ~4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm

; LCDD6_DriveMode_0 access macros
;   GetLCDD6_DriveMode_0 macro, return in a
macro GetLCDD6_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 4h
endm
;   SetLCDD6_DriveMode_0 macro
macro SetLCDD6_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 4h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm
;   ClearLCDD6_DriveMode_0 macro
macro ClearLCDD6_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~4h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm

; LCDD6_DriveMode_1 access macros
;   GetLCDD6_DriveMode_1 macro, return in a
macro GetLCDD6_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 4h
endm
;   SetLCDD6_DriveMode_1 macro
macro SetLCDD6_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 4h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm
;   ClearLCDD6_DriveMode_1 macro
macro ClearLCDD6_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~4h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm

; LCDD7 address and mask equates
LCDD7_Data_ADDR:	equ	8h
LCDD7_DriveMode_0_ADDR:	equ	108h
LCDD7_DriveMode_1_ADDR:	equ	109h
LCDD7_DriveMode_2_ADDR:	equ	bh
LCDD7_GlobalSelect_ADDR:	equ	ah
LCDD7_IntCtrl_0_ADDR:	equ	10ah
LCDD7_IntCtrl_1_ADDR:	equ	10bh
LCDD7_IntEn_ADDR:	equ	9h
LCDD7_MASK:	equ	8h
; LCDD7_Data access macros
;   GetLCDD7_Data macro, return in a
macro GetLCDD7_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 8h
endm
;   SetLCDD7_Data macro
macro SetLCDD7_Data
	or		[Port_2_Data_SHADE], 8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm
;   ClearLCDD7_Data macro
macro ClearLCDD7_Data
	and		[Port_2_Data_SHADE], ~8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm

; LCDD7_DriveMode_0 access macros
;   GetLCDD7_DriveMode_0 macro, return in a
macro GetLCDD7_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 8h
endm
;   SetLCDD7_DriveMode_0 macro
macro SetLCDD7_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 8h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm
;   ClearLCDD7_DriveMode_0 macro
macro ClearLCDD7_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~8h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm

; LCDD7_DriveMode_1 access macros
;   GetLCDD7_DriveMode_1 macro, return in a
macro GetLCDD7_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 8h
endm
;   SetLCDD7_DriveMode_1 macro
macro SetLCDD7_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 8h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm
;   ClearLCDD7_DriveMode_1 macro
macro ClearLCDD7_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~8h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm

; LCDE address and mask equates
LCDE_Data_ADDR:	equ	8h
LCDE_DriveMode_0_ADDR:	equ	108h
LCDE_DriveMode_1_ADDR:	equ	109h
LCDE_DriveMode_2_ADDR:	equ	bh
LCDE_GlobalSelect_ADDR:	equ	ah
LCDE_IntCtrl_0_ADDR:	equ	10ah
LCDE_IntCtrl_1_ADDR:	equ	10bh
LCDE_IntEn_ADDR:	equ	9h
LCDE_MASK:	equ	10h
; LCDE_Data access macros
;   GetLCDE_Data macro, return in a
macro GetLCDE_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 10h
endm
;   SetLCDE_Data macro
macro SetLCDE_Data
	or		[Port_2_Data_SHADE], 10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm
;   ClearLCDE_Data macro
macro ClearLCDE_Data
	and		[Port_2_Data_SHADE], ~10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm

; LCDE_DriveMode_0 access macros
;   GetLCDE_DriveMode_0 macro, return in a
macro GetLCDE_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 10h
endm
;   SetLCDE_DriveMode_0 macro
macro SetLCDE_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 10h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm
;   ClearLCDE_DriveMode_0 macro
macro ClearLCDE_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~10h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm

; LCDE_DriveMode_1 access macros
;   GetLCDE_DriveMode_1 macro, return in a
macro GetLCDE_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 10h
endm
;   SetLCDE_DriveMode_1 macro
macro SetLCDE_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 10h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm
;   ClearLCDE_DriveMode_1 macro
macro ClearLCDE_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~10h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm

; LCDRS address and mask equates
LCDRS_Data_ADDR:	equ	8h
LCDRS_DriveMode_0_ADDR:	equ	108h
LCDRS_DriveMode_1_ADDR:	equ	109h
LCDRS_DriveMode_2_ADDR:	equ	bh
LCDRS_GlobalSelect_ADDR:	equ	ah
LCDRS_IntCtrl_0_ADDR:	equ	10ah
LCDRS_IntCtrl_1_ADDR:	equ	10bh
LCDRS_IntEn_ADDR:	equ	9h
LCDRS_MASK:	equ	20h
; LCDRS_Data access macros
;   GetLCDRS_Data macro, return in a
macro GetLCDRS_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 20h
endm
;   SetLCDRS_Data macro
macro SetLCDRS_Data
	or		[Port_2_Data_SHADE], 20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm
;   ClearLCDRS_Data macro
macro ClearLCDRS_Data
	and		[Port_2_Data_SHADE], ~20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm

; LCDRS_DriveMode_0 access macros
;   GetLCDRS_DriveMode_0 macro, return in a
macro GetLCDRS_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 20h
endm
;   SetLCDRS_DriveMode_0 macro
macro SetLCDRS_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 20h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm
;   ClearLCDRS_DriveMode_0 macro
macro ClearLCDRS_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~20h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm

; LCDRS_DriveMode_1 access macros
;   GetLCDRS_DriveMode_1 macro, return in a
macro GetLCDRS_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 20h
endm
;   SetLCDRS_DriveMode_1 macro
macro SetLCDRS_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 20h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm
;   ClearLCDRS_DriveMode_1 macro
macro ClearLCDRS_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~20h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm

; LCDRW address and mask equates
LCDRW_Data_ADDR:	equ	8h
LCDRW_DriveMode_0_ADDR:	equ	108h
LCDRW_DriveMode_1_ADDR:	equ	109h
LCDRW_DriveMode_2_ADDR:	equ	bh
LCDRW_GlobalSelect_ADDR:	equ	ah
LCDRW_IntCtrl_0_ADDR:	equ	10ah
LCDRW_IntCtrl_1_ADDR:	equ	10bh
LCDRW_IntEn_ADDR:	equ	9h
LCDRW_MASK:	equ	40h
; LCDRW_Data access macros
;   GetLCDRW_Data macro, return in a
macro GetLCDRW_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 40h
endm
;   SetLCDRW_Data macro
macro SetLCDRW_Data
	or		[Port_2_Data_SHADE], 40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm
;   ClearLCDRW_Data macro
macro ClearLCDRW_Data
	and		[Port_2_Data_SHADE], ~40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm

; LCDRW_DriveMode_0 access macros
;   GetLCDRW_DriveMode_0 macro, return in a
macro GetLCDRW_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 40h
endm
;   SetLCDRW_DriveMode_0 macro
macro SetLCDRW_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 40h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm
;   ClearLCDRW_DriveMode_0 macro
macro ClearLCDRW_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~40h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm

; LCDRW_DriveMode_1 access macros
;   GetLCDRW_DriveMode_1 macro, return in a
macro GetLCDRW_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 40h
endm
;   SetLCDRW_DriveMode_1 macro
macro SetLCDRW_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 40h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm
;   ClearLCDRW_DriveMode_1 macro
macro ClearLCDRW_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~40h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm

