[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  28747       tick       6011147       1936297       1898403       6011147 
      2  28747       tick       8730888       2868329       2844999       8730888 
      3  28747       tick       8725892       2865150       2848587       8725892 
      4  28747       tick       8713891       2861463       2838937       8713891 
      5  28747       tick       8718246       2861593       2841322       8718246 
      6  28747       tick       8722765       2864360       2845313       8722765 
      7  28747       tick       8695570       2856382       2833728       8695570 
      8  28747       tick       8713032       2859255       2836631       8713032 
      9  28747       tick       8723259       2862386       2844355       8723259 
     10  28747       tick       8699814       2856945       2834626       8699814 
     11  28747       tick       8727444       2864896       2846834       8727444 
     12  28747       tick       8699744       2856650       2831125       8699744 
     13  28747       tick       8713944       2860987       2838447       8713944 
     14  28747       tick       8724428       2863851       2847153       8724428 
     15  28747       tick       8696640       2857935       2835894       8696640 
     16  28747       tick       8724049       2863579       2846374       8724049 
     17  28747       tick       8731384       2864868       2848424       8731384 
     18  28747       tick       8687829       2853257       2826182       8687829 
     19  28747       tick       8733694       2865917       2848287       8733694 
     20  28747       tick       8693975       2856146       2833381       8693975 
     21  28747       exit       4391470       1441312       1430456       4391470 
