`timescale 1ns / 1ns
module counter(clk,clr,count);
input clk,clr;
output reg [0:7]count;
always@(negedge clk)
begin
if(clr)
 count=0;
else
 count=count+1;
 end
endmodule
