###############################################################
#  Generated by:      Cadence Encounter 10.13-s272_1
#  OS:                Linux x86_64(Host ID eda25)
#  Generated on:      Fri Jan  6 17:33:43 2017
#  Design:            CHIP
#  Command:           timeDesign -prePlace -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_prePlace -outDir timingReports
###############################################################
Path 1: MET Recovery Check with Pin LZSS/dict_reg_188__4_/CK 
Endpoint:   LZSS/dict_reg_188__4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.250
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.150
- Arrival Time                  7.522
= Slack Time                    2.628
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.880 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.060 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.159 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.473 | 
     | LZSS/U31118           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.539 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.650 | 
     | LZSS/U45242           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.774 | 
     | LZSS/U44485           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.271 |    9.899 | 
     | LZSS/U44160           | A ^ -> Y ^   | CLKBUFX3 | 0.251 |   7.522 |   10.150 | 
     | LZSS/dict_reg_188__4_ | RN ^         | DFFRX1   | 0.000 |   7.522 |   10.150 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.128 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.128 | 
     | LZSS/dict_reg_188__4_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.128 | 
     +----------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin LZSS/dict_reg_189__4_/CK 
Endpoint:   LZSS/dict_reg_189__4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.250
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.150
- Arrival Time                  7.522
= Slack Time                    2.628
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.880 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.060 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.159 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.473 | 
     | LZSS/U31118           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.539 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.650 | 
     | LZSS/U45242           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.774 | 
     | LZSS/U44485           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.271 |    9.899 | 
     | LZSS/U44160           | A ^ -> Y ^   | CLKBUFX3 | 0.251 |   7.522 |   10.150 | 
     | LZSS/dict_reg_189__4_ | RN ^         | DFFRX1   | 0.000 |   7.522 |   10.150 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.128 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.128 | 
     | LZSS/dict_reg_189__4_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.128 | 
     +----------------------------------------------------------------------------+ 
Path 3: MET Recovery Check with Pin LZSS/dict_reg_187__4_/CK 
Endpoint:   LZSS/dict_reg_187__4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.250
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.150
- Arrival Time                  7.522
= Slack Time                    2.628
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.880 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.060 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.159 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.473 | 
     | LZSS/U31118           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.539 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.650 | 
     | LZSS/U45242           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.774 | 
     | LZSS/U44485           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.271 |    9.899 | 
     | LZSS/U44160           | A ^ -> Y ^   | CLKBUFX3 | 0.251 |   7.522 |   10.150 | 
     | LZSS/dict_reg_187__4_ | RN ^         | DFFRX1   | 0.000 |   7.522 |   10.150 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.128 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.128 | 
     | LZSS/dict_reg_187__4_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.128 | 
     +----------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin LZSS/dict_reg_186__4_/CK 
Endpoint:   LZSS/dict_reg_186__4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.250
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.150
- Arrival Time                  7.522
= Slack Time                    2.628
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.880 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.060 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.159 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.473 | 
     | LZSS/U31118           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.539 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.650 | 
     | LZSS/U45242           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.774 | 
     | LZSS/U44485           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.271 |    9.899 | 
     | LZSS/U44160           | A ^ -> Y ^   | CLKBUFX3 | 0.251 |   7.522 |   10.150 | 
     | LZSS/dict_reg_186__4_ | RN ^         | DFFRX1   | 0.000 |   7.522 |   10.150 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.128 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.128 | 
     | LZSS/dict_reg_186__4_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.128 | 
     +----------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin LZSS/dict_reg_184__4_/CK 
Endpoint:   LZSS/dict_reg_184__4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.250
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.150
- Arrival Time                  7.522
= Slack Time                    2.628
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.880 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.060 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.159 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.473 | 
     | LZSS/U31118           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.539 | 
     | LZSS/U49786           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.650 | 
     | LZSS/U45242           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.774 | 
     | LZSS/U44485           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.271 |    9.899 | 
     | LZSS/U44160           | A ^ -> Y ^   | CLKBUFX3 | 0.251 |   7.522 |   10.150 | 
     | LZSS/dict_reg_184__4_ | RN ^         | DFFRX1   | 0.000 |   7.522 |   10.150 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.128 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.128 | 
     | LZSS/dict_reg_184__4_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.128 | 
     +----------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin LZSS/dict_reg_241__5_/CK 
Endpoint:   LZSS/dict_reg_241__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_241__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_241__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin LZSS/dict_reg_240__5_/CK 
Endpoint:   LZSS/dict_reg_240__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_240__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_240__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin LZSS/dict_reg_239__5_/CK 
Endpoint:   LZSS/dict_reg_239__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_239__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_239__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin LZSS/dict_reg_238__5_/CK 
Endpoint:   LZSS/dict_reg_238__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_238__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_238__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin LZSS/dict_reg_237__5_/CK 
Endpoint:   LZSS/dict_reg_237__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_237__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_237__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin LZSS/dict_reg_236__5_/CK 
Endpoint:   LZSS/dict_reg_236__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_236__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_236__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin LZSS/dict_reg_235__5_/CK 
Endpoint:   LZSS/dict_reg_235__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_235__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_235__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin LZSS/dict_reg_234__5_/CK 
Endpoint:   LZSS/dict_reg_234__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_234__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_234__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin LZSS/dict_reg_233__5_/CK 
Endpoint:   LZSS/dict_reg_233__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_233__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_233__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin LZSS/dict_reg_232__5_/CK 
Endpoint:   LZSS/dict_reg_232__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_232__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_232__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin LZSS/dict_reg_231__5_/CK 
Endpoint:   LZSS/dict_reg_231__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_231__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_231__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin LZSS/dict_reg_230__5_/CK 
Endpoint:   LZSS/dict_reg_230__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44234           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_230__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_230__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin LZSS/dict_reg_229__5_/CK 
Endpoint:   LZSS/dict_reg_229__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_229__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_229__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin LZSS/dict_reg_228__5_/CK 
Endpoint:   LZSS/dict_reg_228__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_228__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_228__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin LZSS/dict_reg_227__5_/CK 
Endpoint:   LZSS/dict_reg_227__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_227__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_227__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin LZSS/dict_reg_226__5_/CK 
Endpoint:   LZSS/dict_reg_226__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_226__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_226__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin LZSS/dict_reg_225__5_/CK 
Endpoint:   LZSS/dict_reg_225__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_225__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_225__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin LZSS/dict_reg_224__5_/CK 
Endpoint:   LZSS/dict_reg_224__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_224__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_224__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin LZSS/dict_reg_223__5_/CK 
Endpoint:   LZSS/dict_reg_223__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_223__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_223__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin LZSS/dict_reg_222__5_/CK 
Endpoint:   LZSS/dict_reg_222__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_222__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_222__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin LZSS/dict_reg_221__5_/CK 
Endpoint:   LZSS/dict_reg_221__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_221__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_221__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin LZSS/dict_reg_219__5_/CK 
Endpoint:   LZSS/dict_reg_219__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_219__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_219__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin LZSS/dict_reg_218__5_/CK 
Endpoint:   LZSS/dict_reg_218__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_218__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_218__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin LZSS/dict_reg_220__5_/CK 
Endpoint:   LZSS/dict_reg_220__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.511
= Slack Time                    2.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.894 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.074 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.173 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.487 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.553 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.664 | 
     | LZSS/U45253           | A ^ -> Y ^   | CLKBUFX3 | 0.124 |   7.146 |    9.788 | 
     | LZSS/U44504           | A ^ -> Y ^   | CLKBUFX3 | 0.130 |   7.277 |    9.919 | 
     | LZSS/U44235           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.511 |   10.153 | 
     | LZSS/dict_reg_220__5_ | RN ^         | DFFRX1   | 0.000 |   7.511 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.142 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.142 | 
     | LZSS/dict_reg_220__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.142 | 
     +----------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin LZSS/dict_reg_186__5_/CK 
Endpoint:   LZSS/dict_reg_186__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_186__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_186__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin LZSS/dict_reg_185__5_/CK 
Endpoint:   LZSS/dict_reg_185__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_185__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_185__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin LZSS/dict_reg_169__5_/CK 
Endpoint:   LZSS/dict_reg_169__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44240           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_169__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_169__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin LZSS/dict_reg_168__5_/CK 
Endpoint:   LZSS/dict_reg_168__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44240           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_168__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_168__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin LZSS/dict_reg_167__5_/CK 
Endpoint:   LZSS/dict_reg_167__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44240           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_167__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_167__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin LZSS/dict_reg_193__5_/CK 
Endpoint:   LZSS/dict_reg_193__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_193__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_193__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin LZSS/dict_reg_192__5_/CK 
Endpoint:   LZSS/dict_reg_192__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_192__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_192__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin LZSS/dict_reg_189__5_/CK 
Endpoint:   LZSS/dict_reg_189__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_189__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_189__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin LZSS/dict_reg_188__5_/CK 
Endpoint:   LZSS/dict_reg_188__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_188__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_188__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin LZSS/dict_reg_184__5_/CK 
Endpoint:   LZSS/dict_reg_184__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_184__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_184__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin LZSS/dict_reg_183__5_/CK 
Endpoint:   LZSS/dict_reg_183__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_183__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_183__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin LZSS/dict_reg_182__5_/CK 
Endpoint:   LZSS/dict_reg_182__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_182__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_182__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin LZSS/dict_reg_166__5_/CK 
Endpoint:   LZSS/dict_reg_166__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44240           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_166__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_166__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin LZSS/dict_reg_165__5_/CK 
Endpoint:   LZSS/dict_reg_165__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44240           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_165__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_165__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin LZSS/dict_reg_164__5_/CK 
Endpoint:   LZSS/dict_reg_164__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44240           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_164__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_164__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin LZSS/dict_reg_191__5_/CK 
Endpoint:   LZSS/dict_reg_191__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_191__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_191__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin LZSS/dict_reg_190__5_/CK 
Endpoint:   LZSS/dict_reg_190__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44238           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_190__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_190__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin LZSS/dict_reg_163__5_/CK 
Endpoint:   LZSS/dict_reg_163__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44240           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_163__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_163__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin LZSS/dict_reg_162__5_/CK 
Endpoint:   LZSS/dict_reg_162__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44240           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_162__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_162__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin LZSS/dict_reg_161__5_/CK 
Endpoint:   LZSS/dict_reg_161__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44240           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_161__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_161__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin LZSS/dict_reg_160__5_/CK 
Endpoint:   LZSS/dict_reg_160__5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Analysis View: av_func_mode_max
Other End Arrival Time          0.500
- Recovery                      0.247
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                10.153
- Arrival Time                  7.502
= Slack Time                    2.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   3.751
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            5.252
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | reset v      |          |       |   5.251 |    7.903 | 
     | ipad_rst              | PAD v -> C v | PDIDGZ   | 1.181 |   6.432 |    9.084 | 
     | LZSS/U43579           | A v -> Y ^   | CLKINVX1 | 0.099 |   6.531 |    9.182 | 
     | LZSS/U28837           | A ^ -> Y v   | INVX4    | 0.314 |   6.845 |    9.496 | 
     | LZSS/U31125           | A v -> Y ^   | INVX20   | 0.066 |   6.911 |    9.562 | 
     | LZSS/U49790           | A ^ -> Y ^   | CLKBUFX3 | 0.111 |   7.022 |    9.673 | 
     | LZSS/U45254           | A ^ -> Y ^   | CLKBUFX3 | 0.117 |   7.139 |    9.790 | 
     | LZSS/U44505           | A ^ -> Y ^   | CLKBUFX3 | 0.129 |   7.268 |    9.919 | 
     | LZSS/U44240           | A ^ -> Y ^   | CLKBUFX3 | 0.234 |   7.502 |   10.153 | 
     | LZSS/dict_reg_160__5_ | RN ^         | DFFRX1   | 0.000 |   7.502 |   10.153 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.500
     = Beginpoint Arrival Time            0.500
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                       |              |        |       |  Time   |   Time   | 
     |-----------------------+--------------+--------+-------+---------+----------| 
     |                       | clk ^        |        |       |   0.500 |   -2.151 | 
     | ipad_clk              | PAD ^ -> C ^ | PDIDGZ | 0.000 |   0.500 |   -2.151 | 
     | LZSS/dict_reg_160__5_ | CK ^         | DFFRX1 | 0.000 |   0.500 |   -2.151 | 
     +----------------------------------------------------------------------------+ 

