{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588388890192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588388890192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 01 23:08:10 2020 " "Processing started: Fri May 01 23:08:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588388890192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388890192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off c5gx_devkit_DUT -c c5gx_devkit_DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off c5gx_devkit_DUT -c c5gx_devkit_DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388890192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588388890952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588388890952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_v1/clock_divider_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_v1/clock_divider_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_v1 " "Found entity 1: clock_divider_v1" {  } { { "clock_divider_v1/clock_divider_v1.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/clock_divider_v1/clock_divider_v1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388902617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388902617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c5gx_devkit_dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c5gx_devkit_dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c5gx_devkit_DUT-rtl " "Found design unit 1: c5gx_devkit_DUT-rtl" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388903093 ""} { "Info" "ISGN_ENTITY_NAME" "1 c5gx_devkit_DUT " "Found entity 1: c5gx_devkit_DUT" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388903093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388903093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "c5gx_devkit_DUT " "Elaborating entity \"c5gx_devkit_DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588388903151 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledg1 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledg1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588388903153 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledg2 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledg2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588388903153 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledg3 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledg3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588388903153 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledr1 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledr1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588388903153 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledr2 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledr2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588388903153 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledr3 c5gx_devkit_DUT.vhd(18) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(18): used implicit default value for signal \"ledr3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588388903153 "|c5gx_devkit_DUT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "gpio_d c5gx_devkit_DUT.vhd(19) " "VHDL Signal Declaration warning at c5gx_devkit_DUT.vhd(19): used implicit default value for signal \"gpio_d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588388903153 "|c5gx_devkit_DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_v1 clock_divider_v1:inst0 " "Elaborating entity \"clock_divider_v1\" for hierarchy \"clock_divider_v1:inst0\"" {  } { { "c5gx_devkit_DUT.vhd" "inst0" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588388903182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k884 " "Found entity 1: altsyncram_k884" {  } { { "db/altsyncram_k884.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/altsyncram_k884.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388905662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388905662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_glc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_glc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_glc " "Found entity 1: mux_glc" {  } { { "db/mux_glc.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/mux_glc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388905922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388905922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388906137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388906137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c7i " "Found entity 1: cntr_c7i" {  } { { "db/cntr_c7i.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_c7i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388906382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388906382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7vi " "Found entity 1: cntr_7vi" {  } { { "db/cntr_7vi.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_7vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388906492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388906492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_39i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388906632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388906632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388906697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388906697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388906802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388906802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388906862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388906862 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588388907412 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1588388907522 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.05.01.23:08:31 Progress: Loading sld5e2d7827/alt_sld_fab_wrapper_hw.tcl " "2020.05.01.23:08:31 Progress: Loading sld5e2d7827/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388911817 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388915689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388915837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388920843 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388921042 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388921222 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388921452 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388921452 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388921452 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1588388922192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5e2d7827/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388922482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388922482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388922582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388922582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388922612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388922612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388922692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388922692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388922802 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388922802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388922802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/db/ip/sld5e2d7827/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588388922892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388922892 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledg1 GND " "Pin \"ledg1\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|ledg1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg2 GND " "Pin \"ledg2\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|ledg2"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg3 GND " "Pin \"ledg3\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|ledg3"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr1 GND " "Pin \"ledr1\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|ledr1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr2 GND " "Pin \"ledr2\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|ledr2"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr3 GND " "Pin \"ledr3\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|ledr3"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[0\] GND " "Pin \"gpio_d\[0\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[1\] GND " "Pin \"gpio_d\[1\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[2\] GND " "Pin \"gpio_d\[2\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[3\] GND " "Pin \"gpio_d\[3\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[4\] GND " "Pin \"gpio_d\[4\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[5\] GND " "Pin \"gpio_d\[5\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[6\] GND " "Pin \"gpio_d\[6\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[7\] GND " "Pin \"gpio_d\[7\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[8\] GND " "Pin \"gpio_d\[8\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[9\] GND " "Pin \"gpio_d\[9\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[10\] GND " "Pin \"gpio_d\[10\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[11\] GND " "Pin \"gpio_d\[11\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[12\] GND " "Pin \"gpio_d\[12\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[13\] GND " "Pin \"gpio_d\[13\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[14\] GND " "Pin \"gpio_d\[14\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[15\] GND " "Pin \"gpio_d\[15\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[16\] GND " "Pin \"gpio_d\[16\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[17\] GND " "Pin \"gpio_d\[17\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[18\] GND " "Pin \"gpio_d\[18\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[19\] GND " "Pin \"gpio_d\[19\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[20\] GND " "Pin \"gpio_d\[20\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[21\] GND " "Pin \"gpio_d\[21\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[22\] GND " "Pin \"gpio_d\[22\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[23\] GND " "Pin \"gpio_d\[23\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[24\] GND " "Pin \"gpio_d\[24\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[25\] GND " "Pin \"gpio_d\[25\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[26\] GND " "Pin \"gpio_d\[26\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[27\] GND " "Pin \"gpio_d\[27\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[28\] GND " "Pin \"gpio_d\[28\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[29\] GND " "Pin \"gpio_d\[29\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[30\] GND " "Pin \"gpio_d\[30\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[31\] GND " "Pin \"gpio_d\[31\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[32\] GND " "Pin \"gpio_d\[32\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[33\] GND " "Pin \"gpio_d\[33\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[34\] GND " "Pin \"gpio_d\[34\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_d\[35\] GND " "Pin \"gpio_d\[35\]\" is stuck at GND" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588388924494 "|c5gx_devkit_DUT|gpio_d[35]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588388924494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588388924572 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 41 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 41 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1588388926017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588388926034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588388926034 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588388926222 "|c5gx_devkit_DUT|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588388926222 "|c5gx_devkit_DUT|key2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key3 " "No output dependent on input pin \"key3\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588388926222 "|c5gx_devkit_DUT|key3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw1 " "No output dependent on input pin \"sw1\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588388926222 "|c5gx_devkit_DUT|sw1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2 " "No output dependent on input pin \"sw2\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588388926222 "|c5gx_devkit_DUT|sw2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw3 " "No output dependent on input pin \"sw3\"" {  } { { "c5gx_devkit_DUT.vhd" "" { Text "C:/intelFPGA_lite/17.1/quartus/MyDev/c5gx_devkit_DUT/c5gx_devkit_DUT.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588388926222 "|c5gx_devkit_DUT|sw3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588388926222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "669 " "Implemented 669 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588388926232 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588388926232 ""} { "Info" "ICUT_CUT_TM_LCELLS" "607 " "Implemented 607 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588388926232 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588388926232 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588388926232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588388926282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 01 23:08:46 2020 " "Processing ended: Fri May 01 23:08:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588388926282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588388926282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588388926282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588388926282 ""}
