// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1507\sampleModel1507_2_sub\Mysubsystem_24.v
// Created: 2024-08-12 13:05:02
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_24
// Source Path: sampleModel1507_2_sub/Subsystem/Mysubsystem_24
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_24
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [15:0] Out1;  // uint16


  wire [15:0] cfblk71_out1;  // uint16
  wire [15:0] cfblk78_const_val_1;  // uint16
  wire [15:0] cfblk78_out1;  // uint16


  DotProduct u_cfblk71_inst (.in1(In1),  // uint8
                             .in2(In2),  // uint8
                             .out1(cfblk71_out1)  // uint16
                             );

  assign cfblk78_const_val_1 = 16'b0000000000000000;



  assign cfblk78_out1 = cfblk71_out1 + cfblk78_const_val_1;



  assign Out1 = cfblk78_out1;

endmodule  // Mysubsystem_24

