Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Apr 13 16:03:30 2024
| Host         : localhost.localdomain running 64-bit openSUSE Leap 15.4
| Command      : report_timing_summary -max_paths 10 -file simple_arm_wrapper_timing_summary_routed.rpt -pb simple_arm_wrapper_timing_summary_routed.pb -rpx simple_arm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : simple_arm_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.754        0.000                      0                 2761        0.057        0.000                      0                 2761        4.020        0.000                       0                  1335  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.754        0.000                      0                 2678        0.057        0.000                      0                 2678        4.020        0.000                       0                  1335  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.996        0.000                      0                   83        1.090        0.000                      0                   83  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 3.781ns (41.717%)  route 5.283ns (58.283%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.640     2.934    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X41Y81         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/Q
                         net (fo=26, routed)          0.680     4.070    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/exp2[2]
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.194 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.194    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_i_4_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.726 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.726    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.948 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry__0/O[0]
                         net (fo=34, routed)          0.965     5.913    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg10_out[4]
    SLICE_X53Y79         LUT5 (Prop_lut5_I3_O)        0.299     6.212 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_23/O
                         net (fo=2, routed)           0.506     6.718    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_23_n_0
    SLICE_X52Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.842 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_19/O
                         net (fo=2, routed)           0.660     7.502    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_19_n_0
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.150     7.652 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_13/O
                         net (fo=2, routed)           0.593     8.245    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_13_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.326     8.571 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_3/O
                         net (fo=7, routed)           0.937     9.508    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_3_n_0
    SLICE_X46Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.632 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[3]_i_9/O
                         net (fo=1, routed)           0.000     9.632    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[3]_i_9_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.165 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.165    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[3]_i_2_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.282 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.282    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[7]_i_2_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.399 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.399    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[11]_i_2_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.516 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.516    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[15]_i_2_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.755 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.942    11.697    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage00_in[18]
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.301    11.998 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[18]_i_1/O
                         net (fo=1, routed)           0.000    11.998    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/mantissa_first_stage[18]
    SLICE_X44Y79         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.467    12.646    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/s00_axi_aclk
    SLICE_X44Y79         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[18]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X44Y79         FDCE (Setup_fdce_C_D)        0.031    12.752    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[18]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 3.101ns (34.247%)  route 5.954ns (65.753%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.640     2.934    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X41Y81         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/Q
                         net (fo=26, routed)          0.699     4.089    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/exp2[2]
    SLICE_X42Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.213 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.213    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_4__0_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.726 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa1_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.726    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa1_reg1_inferred__0/i__carry_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.945 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa1_reg1_inferred__0/i__carry__0/O[0]
                         net (fo=33, routed)          0.889     5.834    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa1_reg11_out[4]
    SLICE_X50Y84         LUT5 (Prop_lut5_I3_O)        0.295     6.129 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_31/O
                         net (fo=1, routed)           0.480     6.609    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_31_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I5_O)        0.124     6.733 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_21/O
                         net (fo=2, routed)           0.583     7.316    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_21_n_0
    SLICE_X51Y83         LUT3 (Prop_lut3_I2_O)        0.150     7.466 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_12/O
                         net (fo=2, routed)           0.587     8.053    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_12_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326     8.379 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_2/O
                         net (fo=8, routed)           1.124     9.504    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_2_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I2_O)        0.124     9.628 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     9.628    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_4__2_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.160 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.160    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__1/i__carry_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__1/i__carry__0/CO[3]
                         net (fo=26, routed)          1.591    11.865    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/p_2_in
    SLICE_X44Y77         LUT6 (Prop_lut6_I5_O)        0.124    11.989 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[9]_i_1/O
                         net (fo=1, routed)           0.000    11.989    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/mantissa_first_stage[9]
    SLICE_X44Y77         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.464    12.643    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/s00_axi_aclk
    SLICE_X44Y77         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[9]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X44Y77         FDCE (Setup_fdce_C_D)        0.031    12.749    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[9]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.009ns  (logic 3.872ns (42.981%)  route 5.137ns (57.019%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.640     2.934    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X41Y81         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/Q
                         net (fo=26, routed)          0.680     4.070    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/exp2[2]
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.194 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.194    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_i_4_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.726 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.726    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.948 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry__0/O[0]
                         net (fo=34, routed)          0.965     5.913    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg10_out[4]
    SLICE_X53Y79         LUT5 (Prop_lut5_I3_O)        0.299     6.212 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_23/O
                         net (fo=2, routed)           0.506     6.718    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_23_n_0
    SLICE_X52Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.842 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_19/O
                         net (fo=2, routed)           0.660     7.502    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_19_n_0
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.150     7.652 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_13/O
                         net (fo=2, routed)           0.593     8.245    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_13_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.326     8.571 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_3/O
                         net (fo=7, routed)           0.937     9.508    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_3_n_0
    SLICE_X46Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.632 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[3]_i_9/O
                         net (fo=1, routed)           0.000     9.632    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[3]_i_9_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.165 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.165    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[3]_i_2_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.282 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.282    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[7]_i_2_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.399 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.399    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[11]_i_2_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.516 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.516    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[15]_i_2_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.633 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.633    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[19]_i_2_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.852 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.796    11.648    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage00_in[20]
    SLICE_X49Y80         LUT6 (Prop_lut6_I0_O)        0.295    11.943 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[20]_i_1/O
                         net (fo=1, routed)           0.000    11.943    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/mantissa_first_stage[20]
    SLICE_X49Y80         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.466    12.645    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/s00_axi_aclk
    SLICE_X49Y80         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[20]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X49Y80         FDCE (Setup_fdce_C_D)        0.031    12.751    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[20]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -11.943    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 4.096ns (45.565%)  route 4.893ns (54.435%))
  Logic Levels:           16  (CARRY4=9 LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.640     2.934    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X41Y81         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/Q
                         net (fo=26, routed)          0.680     4.070    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/exp2[2]
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.194 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.194    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_i_4_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.726 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.726    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.948 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry__0/O[0]
                         net (fo=34, routed)          0.965     5.913    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg10_out[4]
    SLICE_X53Y79         LUT5 (Prop_lut5_I3_O)        0.299     6.212 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_23/O
                         net (fo=2, routed)           0.506     6.718    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_23_n_0
    SLICE_X52Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.842 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_19/O
                         net (fo=2, routed)           0.660     7.502    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_19_n_0
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.150     7.652 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_13/O
                         net (fo=2, routed)           0.593     8.245    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_13_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.326     8.571 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_3/O
                         net (fo=7, routed)           0.937     9.508    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_3_n_0
    SLICE_X46Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.632 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[3]_i_9/O
                         net (fo=1, routed)           0.000     9.632    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[3]_i_9_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.165 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.165    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[3]_i_2_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.282 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.282    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[7]_i_2_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.399 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.399    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[11]_i_2_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.516 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.516    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[15]_i_2_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.633 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.633    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[19]_i_2_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.750 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.750    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[23]_i_2_n_0
    SLICE_X46Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.004 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[24]_i_2/CO[0]
                         net (fo=1, routed)           0.553    11.556    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage00_in[24]
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.367    11.923 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[24]_i_1/O
                         net (fo=1, routed)           0.000    11.923    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/mantissa_first_stage[24]
    SLICE_X47Y82         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.470    12.649    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/s00_axi_aclk
    SLICE_X47Y82         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[24]/C
                         clock pessimism              0.229    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X47Y82         FDCE (Setup_fdce_C_D)        0.031    12.755    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[24]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                         -11.923    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 3.898ns (43.411%)  route 5.081ns (56.589%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.640     2.934    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X41Y81         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/Q
                         net (fo=26, routed)          0.680     4.070    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/exp2[2]
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.194 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.194    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_i_4_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.726 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.726    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.948 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry__0/O[0]
                         net (fo=34, routed)          0.965     5.913    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg10_out[4]
    SLICE_X53Y79         LUT5 (Prop_lut5_I3_O)        0.299     6.212 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_23/O
                         net (fo=2, routed)           0.506     6.718    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_23_n_0
    SLICE_X52Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.842 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_19/O
                         net (fo=2, routed)           0.660     7.502    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_19_n_0
    SLICE_X52Y79         LUT3 (Prop_lut3_I2_O)        0.150     7.652 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_13/O
                         net (fo=2, routed)           0.593     8.245    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_13_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.326     8.571 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_3/O
                         net (fo=7, routed)           0.937     9.508    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_3_n_0
    SLICE_X46Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.632 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[3]_i_9/O
                         net (fo=1, routed)           0.000     9.632    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[3]_i_9_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.165 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.165    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[3]_i_2_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.282 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.282    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[7]_i_2_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.399 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.399    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[11]_i_2_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.516 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.516    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[15]_i_2_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.633 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.633    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[19]_i_2_n_0
    SLICE_X46Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.872 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.741    11.612    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage00_in[22]
    SLICE_X48Y81         LUT6 (Prop_lut6_I0_O)        0.301    11.913 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[22]_i_1/O
                         net (fo=1, routed)           0.000    11.913    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/mantissa_first_stage[22]
    SLICE_X48Y81         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.467    12.646    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/s00_axi_aclk
    SLICE_X48Y81         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[22]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X48Y81         FDCE (Setup_fdce_C_D)        0.029    12.750    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[22]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.935ns  (logic 3.265ns (36.541%)  route 5.670ns (63.459%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.640     2.934    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X41Y81         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/Q
                         net (fo=26, routed)          0.680     4.070    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/exp2[2]
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.194 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.194    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_i_4_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.726 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.726    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.948 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry__0/O[0]
                         net (fo=34, routed)          0.965     5.913    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg10_out[4]
    SLICE_X53Y79         LUT5 (Prop_lut5_I3_O)        0.299     6.212 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_23/O
                         net (fo=2, routed)           0.513     6.725    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_23_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I5_O)        0.124     6.849 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_17/O
                         net (fo=2, routed)           0.785     7.634    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_17_n_0
    SLICE_X52Y79         LUT3 (Prop_lut3_I0_O)        0.150     7.784 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_12/O
                         net (fo=2, routed)           0.644     8.428    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_12_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.332     8.760 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_1__0/O
                         net (fo=7, routed)           0.719     9.479    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_1__0_n_0
    SLICE_X48Y78         LUT4 (Prop_lut4_I3_O)        0.124     9.603 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.603    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_7__0_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.153 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.153    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.267    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry__0_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.381 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry__1/CO[3]
                         net (fo=26, routed)          1.364    11.745    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry__1_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124    11.869 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[12]_i_1/O
                         net (fo=1, routed)           0.000    11.869    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/mantissa_first_stage[12]
    SLICE_X44Y78         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.466    12.645    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/s00_axi_aclk
    SLICE_X44Y78         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[12]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X44Y78         FDCE (Setup_fdce_C_D)        0.029    12.749    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[12]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -11.869    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.936ns  (logic 3.101ns (34.702%)  route 5.835ns (65.298%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.640     2.934    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X41Y81         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/Q
                         net (fo=26, routed)          0.699     4.089    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/exp2[2]
    SLICE_X42Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.213 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.213    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_4__0_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.726 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa1_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.726    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa1_reg1_inferred__0/i__carry_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.945 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa1_reg1_inferred__0/i__carry__0/O[0]
                         net (fo=33, routed)          0.889     5.834    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa1_reg11_out[4]
    SLICE_X50Y84         LUT5 (Prop_lut5_I3_O)        0.295     6.129 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_31/O
                         net (fo=1, routed)           0.480     6.609    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_31_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I5_O)        0.124     6.733 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_21/O
                         net (fo=2, routed)           0.583     7.316    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_21_n_0
    SLICE_X51Y83         LUT3 (Prop_lut3_I2_O)        0.150     7.466 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_12/O
                         net (fo=2, routed)           0.587     8.053    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_12_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326     8.379 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_2/O
                         net (fo=8, routed)           1.124     9.504    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_2_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I2_O)        0.124     9.628 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     9.628    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_4__2_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.160 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.160    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__1/i__carry_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__1/i__carry__0/CO[3]
                         net (fo=26, routed)          1.472    11.746    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/p_2_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.870 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[23]_i_1/O
                         net (fo=1, routed)           0.000    11.870    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/mantissa_first_stage[23]
    SLICE_X49Y80         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.466    12.645    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/s00_axi_aclk
    SLICE_X49Y80         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[23]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X49Y80         FDCE (Setup_fdce_C_D)        0.032    12.752    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[23]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 3.101ns (34.722%)  route 5.830ns (65.278%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.640     2.934    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X41Y81         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/Q
                         net (fo=26, routed)          0.699     4.089    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/exp2[2]
    SLICE_X42Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.213 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.213    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_4__0_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.726 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa1_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.726    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa1_reg1_inferred__0/i__carry_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.945 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa1_reg1_inferred__0/i__carry__0/O[0]
                         net (fo=33, routed)          0.889     5.834    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa1_reg11_out[4]
    SLICE_X50Y84         LUT5 (Prop_lut5_I3_O)        0.295     6.129 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_31/O
                         net (fo=1, routed)           0.480     6.609    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_31_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I5_O)        0.124     6.733 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_21/O
                         net (fo=2, routed)           0.583     7.316    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_21_n_0
    SLICE_X51Y83         LUT3 (Prop_lut3_I2_O)        0.150     7.466 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_12/O
                         net (fo=2, routed)           0.587     8.053    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_12_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.326     8.379 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_2/O
                         net (fo=8, routed)           1.124     9.504    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage0_carry_i_2_n_0
    SLICE_X49Y78         LUT6 (Prop_lut6_I2_O)        0.124     9.628 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     9.628    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_4__2_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.160 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.160    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__1/i__carry_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__1/i__carry__0/CO[3]
                         net (fo=26, routed)          1.467    11.741    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/p_2_in
    SLICE_X49Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.865 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[21]_i_1/O
                         net (fo=1, routed)           0.000    11.865    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/mantissa_first_stage[21]
    SLICE_X49Y80         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.466    12.645    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/s00_axi_aclk
    SLICE_X49Y80         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[21]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X49Y80         FDCE (Setup_fdce_C_D)        0.031    12.751    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[21]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -11.865    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 3.265ns (36.569%)  route 5.663ns (63.431%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.640     2.934    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X41Y81         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/Q
                         net (fo=26, routed)          0.680     4.070    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/exp2[2]
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.194 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.194    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_i_4_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.726 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.726    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.948 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry__0/O[0]
                         net (fo=34, routed)          0.965     5.913    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg10_out[4]
    SLICE_X53Y79         LUT5 (Prop_lut5_I3_O)        0.299     6.212 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_23/O
                         net (fo=2, routed)           0.513     6.725    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_23_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I5_O)        0.124     6.849 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_17/O
                         net (fo=2, routed)           0.785     7.634    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_17_n_0
    SLICE_X52Y79         LUT3 (Prop_lut3_I0_O)        0.150     7.784 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_12/O
                         net (fo=2, routed)           0.644     8.428    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_12_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.332     8.760 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_1__0/O
                         net (fo=7, routed)           0.719     9.479    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_1__0_n_0
    SLICE_X48Y78         LUT4 (Prop_lut4_I3_O)        0.124     9.603 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.603    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_7__0_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.153 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.153    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.267    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry__0_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.381 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry__1/CO[3]
                         net (fo=26, routed)          1.358    11.738    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry__1_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124    11.862 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[14]_i_1/O
                         net (fo=1, routed)           0.000    11.862    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/mantissa_first_stage[14]
    SLICE_X44Y78         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.466    12.645    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/s00_axi_aclk
    SLICE_X44Y78         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[14]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X44Y78         FDCE (Setup_fdce_C_D)        0.031    12.751    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[14]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 3.265ns (36.587%)  route 5.659ns (63.413%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.640     2.934    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X41Y81         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDCE (Prop_fdce_C_Q)         0.456     3.390 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[25]/Q
                         net (fo=26, routed)          0.680     4.070    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/exp2[2]
    SLICE_X43Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.194 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.194    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_i_4_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.726 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.726    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry_n_0
    SLICE_X43Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.948 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg1_carry__0/O[0]
                         net (fo=34, routed)          0.965     5.913    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa2_reg10_out[4]
    SLICE_X53Y79         LUT5 (Prop_lut5_I3_O)        0.299     6.212 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_23/O
                         net (fo=2, routed)           0.513     6.725    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_23_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I5_O)        0.124     6.849 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_17/O
                         net (fo=2, routed)           0.785     7.634    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_17_n_0
    SLICE_X52Y79         LUT3 (Prop_lut3_I0_O)        0.150     7.784 f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_12/O
                         net (fo=2, routed)           0.644     8.428    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_12_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.332     8.760 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_1__0/O
                         net (fo=7, routed)           0.719     9.479    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_1__0_n_0
    SLICE_X48Y78         LUT4 (Prop_lut4_I3_O)        0.124     9.603 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.603    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/i__carry_i_7__0_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.153 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.153    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.267 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.267    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry__0_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.381 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry__1/CO[3]
                         net (fo=26, routed)          1.353    11.734    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/mantissa_first_stage1_inferred__0/i__carry__1_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.124    11.858 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/pipeline_mantissa[13]_i_1/O
                         net (fo=1, routed)           0.000    11.858    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/mantissa_first_stage[13]
    SLICE_X44Y78         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.466    12.645    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/s00_axi_aclk
    SLICE_X44Y78         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[13]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X44Y78         FDCE (Setup_fdce_C_D)        0.031    12.751    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[13]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -11.858    
  -------------------------------------------------------------------
                         slack                                  0.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.576     0.912    simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y96         FDRE                                         r  simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.115     1.168    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X30Y94         SRLC32E                                      r  simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.844     1.210    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.048%)  route 0.128ns (37.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.639     0.975    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y100        FDRE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q
                         net (fo=1, routed)           0.128     1.267    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/slv_reg1[31]
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.312 r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000     1.312    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X37Y99         FDRE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.825     1.191    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y99         FDRE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.200%)  route 0.192ns (50.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.639     0.975    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/slv_reg2_reg[26]/Q
                         net (fo=1, routed)           0.192     1.308    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/slv_reg2[26]
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.353 r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.353    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X36Y98         FDRE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.825     1.191    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.120     1.276    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.226ns (59.566%)  route 0.153ns (40.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.639     0.975    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/slv_reg2_reg[29]/Q
                         net (fo=1, routed)           0.153     1.256    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/slv_reg2[29]
    SLICE_X36Y98         LUT6 (Prop_lut6_I5_O)        0.098     1.354 r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     1.354    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X36Y98         FDRE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.825     1.191    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.121     1.277    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.616%)  route 0.168ns (47.384%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.656     0.992    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.168     1.301    simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X27Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.346 r  simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_2/O
                         net (fo=1, routed)           0.000     1.346    simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X27Y98         FDRE                                         r  simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.844     1.210    simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y98         FDRE                                         r  simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.092     1.267    simple_arm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.213ns (58.057%)  route 0.154ns (41.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.639     0.975    simple_arm_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  simple_arm_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=3, routed)           0.154     1.293    simple_arm_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X43Y99         LUT2 (Prop_lut2_I0_O)        0.049     1.342 r  simple_arm_i/rst_ps7_0_100M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.342    simple_arm_i/rst_ps7_0_100M/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X43Y99         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.825     1.191    simple_arm_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X43Y99         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.107     1.263    simple_arm_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.265%)  route 0.144ns (40.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.641     0.977    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/slv_reg1_reg[20]/Q
                         net (fo=1, routed)           0.144     1.285    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/slv_reg1[20]
    SLICE_X33Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.330 r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     1.330    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X33Y99         FDRE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.826     1.192    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092     1.249    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.594%)  route 0.154ns (42.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.639     0.975    simple_arm_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X42Y101        FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  simple_arm_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=3, routed)           0.154     1.293    simple_arm_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X43Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.338 r  simple_arm_i/rst_ps7_0_100M/U0/SEQ/bsr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.338    simple_arm_i/rst_ps7_0_100M/U0/SEQ/p_5_out[2]
    SLICE_X43Y99         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.825     1.191    simple_arm_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X43Y99         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    simple_arm_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/nolabel_line27/outA_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.999%)  route 0.257ns (61.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.548     0.884    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/nolabel_line27/s00_axi_aclk
    SLICE_X50Y85         FDRE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/nolabel_line27/outA_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/nolabel_line27/outA_reg[25]/Q
                         net (fo=1, routed)           0.257     1.304    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/inA[18]
    SLICE_X44Y82         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.816     1.182    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X44Y82         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[25]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X44Y82         FDCE (Hold_fdce_C_D)         0.066     1.213    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 simple_arm_i/btns_5bit/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/btns_5bit/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.196%)  route 0.230ns (60.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.551     0.887    simple_arm_i/btns_5bit/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y90         FDRE                                         r  simple_arm_i/btns_5bit/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  simple_arm_i/btns_5bit/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=2, routed)           0.230     1.264    simple_arm_i/btns_5bit/U0/gpio_core_1/gpio_io_i_d2[0]
    SLICE_X47Y90         FDRE                                         r  simple_arm_i/btns_5bit/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.823     1.189    simple_arm_i/btns_5bit/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y90         FDRE                                         r  simple_arm_i/btns_5bit/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.016     1.170    simple_arm_i/btns_5bit/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X38Y91    simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y92    simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y91    simple_arm_i/btns_5bit/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y89    simple_arm_i/fpadd_ip_0/inst/count_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y89    simple_arm_i/fpadd_ip_0/inst/count_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y89    simple_arm_i/fpadd_ip_0/inst/count_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y89    simple_arm_i/fpadd_ip_0/inst/count_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y89    simple_arm_i/fpadd_ip_0/inst/count_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y89    simple_arm_i/fpadd_ip_0/inst/count_reg[18]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y97    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    simple_arm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 0.672ns (12.988%)  route 4.502ns (87.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.652     2.946    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.176     4.640    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.154     4.794 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         3.326     8.120    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/AR[0]
    SLICE_X47Y82         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.470    12.649    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/s00_axi_aclk
    SLICE_X47Y82         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[24]/C
                         clock pessimism              0.229    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X47Y82         FDCE (Recov_fdce_C_CLR)     -0.608    12.116    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/pipeline_mantissa_reg[24]
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 0.672ns (13.808%)  route 4.195ns (86.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.652     2.946    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.176     4.640    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.154     4.794 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         3.018     7.813    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X49Y84         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.471    12.650    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X49Y84         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[11]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X49Y84         FDCE (Recov_fdce_C_CLR)     -0.608    12.117    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[11]
  -------------------------------------------------------------------
                         required time                         12.117    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 0.672ns (13.808%)  route 4.195ns (86.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.652     2.946    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.176     4.640    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.154     4.794 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         3.018     7.813    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X49Y84         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.471    12.650    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X49Y84         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[15]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X49Y84         FDCE (Recov_fdce_C_CLR)     -0.608    12.117    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[15]
  -------------------------------------------------------------------
                         required time                         12.117    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.672ns (14.664%)  route 3.911ns (85.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.652     2.946    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.176     4.640    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.154     4.794 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         2.734     7.529    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X51Y83         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.459    12.638    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X51Y83         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[14]/C
                         clock pessimism              0.129    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X51Y83         FDCE (Recov_fdce_C_CLR)     -0.608    12.005    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[14]
  -------------------------------------------------------------------
                         required time                         12.005    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.672ns (14.664%)  route 3.911ns (85.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.652     2.946    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.176     4.640    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.154     4.794 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         2.734     7.529    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X51Y83         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.459    12.638    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X51Y83         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[17]/C
                         clock pessimism              0.129    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X51Y83         FDCE (Recov_fdce_C_CLR)     -0.608    12.005    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[17]
  -------------------------------------------------------------------
                         required time                         12.005    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.672ns (14.664%)  route 3.911ns (85.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.652     2.946    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.176     4.640    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.154     4.794 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         2.734     7.529    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X51Y83         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.459    12.638    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X51Y83         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[5]/C
                         clock pessimism              0.129    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X51Y83         FDCE (Recov_fdce_C_CLR)     -0.608    12.005    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[5]
  -------------------------------------------------------------------
                         required time                         12.005    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.672ns (14.664%)  route 3.911ns (85.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.652     2.946    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.176     4.640    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.154     4.794 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         2.734     7.529    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X51Y83         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.459    12.638    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X51Y83         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[22]/C
                         clock pessimism              0.129    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X51Y83         FDCE (Recov_fdce_C_CLR)     -0.608    12.005    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[22]
  -------------------------------------------------------------------
                         required time                         12.005    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 0.672ns (14.229%)  route 4.051ns (85.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.652     2.946    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.176     4.640    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.154     4.794 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         2.874     7.669    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X46Y84         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.472    12.651    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X46Y84         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[8]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X46Y84         FDCE (Recov_fdce_C_CLR)     -0.522    12.204    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[8]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.672ns (14.661%)  route 3.912ns (85.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.652     2.946    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.176     4.640    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.154     4.794 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         2.735     7.530    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X50Y84         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.460    12.639    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X50Y84         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[13]/C
                         clock pessimism              0.129    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X50Y84         FDCE (Recov_fdce_C_CLR)     -0.522    12.092    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[13]
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.672ns (14.664%)  route 3.911ns (85.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.652     2.946    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.176     4.640    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.154     4.794 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         2.734     7.529    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X50Y83         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        1.459    12.638    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X50Y83         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[12]/C
                         clock pessimism              0.129    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X50Y83         FDCE (Recov_fdce_C_CLR)     -0.522    12.091    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[12]
  -------------------------------------------------------------------
                         required time                         12.091    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  4.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.207ns (17.184%)  route 0.998ns (82.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.557     0.893    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.431     1.488    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.043     1.531 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         0.566     2.097    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X50Y78         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.808     1.174    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X50Y78         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[11]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X50Y78         FDCE (Remov_fdce_C_CLR)     -0.132     1.007    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.145ns  (arrival time - required time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.207ns (20.364%)  route 0.809ns (79.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.557     0.893    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.431     1.488    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.043     1.531 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         0.378     1.909    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X45Y86         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.819     1.185    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X45Y86         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[22]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X45Y86         FDCE (Remov_fdce_C_CLR)     -0.157     0.764    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.145ns  (arrival time - required time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.207ns (20.364%)  route 0.809ns (79.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.557     0.893    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.431     1.488    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.043     1.531 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         0.378     1.909    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X45Y86         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.819     1.185    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X45Y86         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[31]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X45Y86         FDCE (Remov_fdce_C_CLR)     -0.157     0.764    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.227ns  (arrival time - required time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.207ns (15.726%)  route 1.109ns (84.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.557     0.893    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.431     1.488    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.043     1.531 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         0.678     2.209    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X52Y78         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.808     1.174    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X52Y78         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[13]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X52Y78         FDCE (Remov_fdce_C_CLR)     -0.157     0.982    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.207ns (18.871%)  route 0.890ns (81.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.557     0.893    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.431     1.488    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.043     1.531 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         0.459     1.990    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X43Y83         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.817     1.183    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X43Y83         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[21]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X43Y83         FDCE (Remov_fdce_C_CLR)     -0.157     0.744    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.207ns (18.871%)  route 0.890ns (81.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.557     0.893    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.431     1.488    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.043     1.531 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         0.459     1.990    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X43Y83         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.817     1.183    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X43Y83         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[28]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X43Y83         FDCE (Remov_fdce_C_CLR)     -0.157     0.744    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.207ns (18.505%)  route 0.912ns (81.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.557     0.893    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.431     1.488    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.043     1.531 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         0.480     2.011    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X48Y82         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.816     1.182    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X48Y82         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[18]/C
                         clock pessimism             -0.264     0.918    
    SLICE_X48Y82         FDCE (Remov_fdce_C_CLR)     -0.157     0.761    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.207ns (17.996%)  route 0.943ns (82.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.557     0.893    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.431     1.488    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.043     1.531 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         0.512     2.043    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X46Y83         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.817     1.183    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X46Y83         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[16]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X46Y83         FDCE (Remov_fdce_C_CLR)     -0.132     0.787    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.207ns (17.996%)  route 0.943ns (82.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.557     0.893    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.431     1.488    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.043     1.531 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         0.512     2.043    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X46Y83         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.817     1.183    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X46Y83         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[19]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X46Y83         FDCE (Remov_fdce_C_CLR)     -0.132     0.787    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/A_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.281ns  (arrival time - required time)
  Source:                 simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.207ns (17.996%)  route 0.943ns (82.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.557     0.893    simple_arm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y98         FDRE                                         r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  simple_arm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.431     1.488    simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X40Y90         LUT1 (Prop_lut1_I0_O)        0.043     1.531 f  simple_arm_i/fpadd_ip_0/inst/fpadd_ip_v1_0_S00_AXI_inst/anode_i_2/O
                         net (fo=278, routed)         0.512     2.043    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/AR[0]
    SLICE_X47Y83         FDCE                                         f  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  simple_arm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    simple_arm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  simple_arm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1335, routed)        0.817     1.183    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/s00_axi_aclk
    SLICE_X47Y83         FDCE                                         r  simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[31]/C
                         clock pessimism             -0.264     0.919    
    SLICE_X47Y83         FDCE (Remov_fdce_C_CLR)     -0.157     0.762    simple_arm_i/fpadd_ip_0/inst/fpadd_system_inst/adder/stage1/B_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  1.281    





