\hypertarget{struct_a_i_p_s___type}{}\section{A\+I\+P\+S\+\_\+\+Type Struct Reference}
\label{struct_a_i_p_s___type}\index{A\+I\+P\+S\+\_\+\+Type@{A\+I\+P\+S\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga896a4a1f7862550beba46cd8e2e2317b}{M\+P\+RA}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabc36545658b11a98b00c51de3a3c5d42}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae1b74145d956e4f06a59881f23aaa7a3}{P\+A\+C\+RA}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2c740e89a51c22d18560a674a92e4f1e}{P\+A\+C\+RB}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf32727b5e3b99080e4b185bed4835743}{P\+A\+C\+RC}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga230a8f141b20cdb4e7f0f2ac13661be1}{P\+A\+C\+RD}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga751eb9bad252d2a0d98a9d0f0c8ae7d4}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga35e81b01702e22944b8e8f2258f2aacd}{P\+A\+C\+RE}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga38dc2ff796c83d514ae1391433b32588}{P\+A\+C\+RF}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9c85664a10990daaa8847dadc54328e1}{P\+A\+C\+RG}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad8bf363a362293354ef7a817bfe12c31}{P\+A\+C\+RH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga779efcab301c5794b68c0e944333aaa0}{P\+A\+C\+RI}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabf3acdc13e6a9a11571b02268fc654ce}{P\+A\+C\+RJ}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2bb3a7433a2660b6f14f8e71eadd5cce}{P\+A\+C\+RK}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadb41dc5d16380be9e11e3205bd7da1a7}{P\+A\+C\+RL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gadf5e18b2976aaa78636616eab3dec674}{P\+A\+C\+RM}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga161b9fba03bbe07ba7f7a8d50da97a51}{P\+A\+C\+RN}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabd939951c6073a0ecb5d56aed0b1f942}{P\+A\+C\+RO}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3b51b9ee44617dedea460d1a531db9fe}{P\+A\+C\+RP}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga290262cc4edb96ebeefaae3da3cda0d7}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8f7f8d13e89ff056716554def249398b}{P\+A\+C\+RU}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+I\+PS -\/ Register Layout Typedef 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
S\+D\+K/\+C\+M\+S\+I\+S/\mbox{\hyperlink{_m_k64_f12_8h}{M\+K64\+F12.\+h}}\end{DoxyCompactItemize}
