{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639075247425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639075247441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 12:40:47 2021 " "Processing started: Thu Dec 09 12:40:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639075247441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075247441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproj -c finalproj " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproj -c finalproj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075247441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639075252237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639075252237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/labfinal_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/labfinal_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc " "Found entity 1: labfinal_soc" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "labfinal_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "labfinal_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_irq_mapper " "Found entity 1: labfinal_soc_irq_mapper" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_irq_mapper.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0 " "Found entity 1: labfinal_soc_mm_interconnect_0" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: labfinal_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: labfinal_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: labfinal_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: labfinal_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "labfinal_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "labfinal_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "labfinal_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "labfinal_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: labfinal_soc_mm_interconnect_0_rsp_mux_001" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file labfinal_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271969 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0_rsp_mux " "Found entity 1: labfinal_soc_mm_interconnect_0_rsp_mux" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0_rsp_demux_002 " "Found entity 1: labfinal_soc_mm_interconnect_0_rsp_demux_002" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075271999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075271999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0_rsp_demux " "Found entity 1: labfinal_soc_mm_interconnect_0_rsp_demux" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: labfinal_soc_mm_interconnect_0_cmd_mux_002" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0_cmd_mux " "Found entity 1: labfinal_soc_mm_interconnect_0_cmd_mux" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: labfinal_soc_mm_interconnect_0_cmd_demux_001" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0_cmd_demux " "Found entity 1: labfinal_soc_mm_interconnect_0_cmd_demux" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272197 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272197 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272197 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272197 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639075272220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "labfinal_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "labfinal_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639075272266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "labfinal_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "labfinal_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "labfinal_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labfinal_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639075272349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labfinal_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639075272351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: labfinal_soc_mm_interconnect_0_router_007_default_decode" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272363 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinal_soc_mm_interconnect_0_router_007 " "Found entity 2: labfinal_soc_mm_interconnect_0_router_007" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labfinal_soc_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639075272373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labfinal_soc_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639075272374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0_router_004_default_decode " "Found entity 1: labfinal_soc_mm_interconnect_0_router_004_default_decode" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272381 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinal_soc_mm_interconnect_0_router_004 " "Found entity 2: labfinal_soc_mm_interconnect_0_router_004" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labfinal_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639075272388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labfinal_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639075272389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: labfinal_soc_mm_interconnect_0_router_002_default_decode" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272396 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinal_soc_mm_interconnect_0_router_002 " "Found entity 2: labfinal_soc_mm_interconnect_0_router_002" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labfinal_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639075272403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labfinal_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639075272404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: labfinal_soc_mm_interconnect_0_router_001_default_decode" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272411 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinal_soc_mm_interconnect_0_router_001 " "Found entity 2: labfinal_soc_mm_interconnect_0_router_001" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labfinal_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639075272418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labfinal_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at labfinal_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639075272419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_mm_interconnect_0_router_default_decode " "Found entity 1: labfinal_soc_mm_interconnect_0_router_default_decode" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272426 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinal_soc_mm_interconnect_0_router " "Found entity 2: labfinal_soc_mm_interconnect_0_router" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "labfinal_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_timer_0 " "Found entity 1: labfinal_soc_timer_0" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_timer_0.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_sysid_qsys_0 " "Found entity 1: labfinal_soc_sysid_qsys_0" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_sysid_qsys_0.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_spi_0 " "Found entity 1: labfinal_soc_spi_0" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_spi_0.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_sdram_pll_dffpipe_l2c " "Found entity 1: labfinal_soc_sdram_pll_dffpipe_l2c" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_sdram_pll.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272555 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinal_soc_sdram_pll_stdsync_sv6 " "Found entity 2: labfinal_soc_sdram_pll_stdsync_sv6" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_sdram_pll.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272555 ""} { "Info" "ISGN_ENTITY_NAME" "3 labfinal_soc_sdram_pll_altpll_vg92 " "Found entity 3: labfinal_soc_sdram_pll_altpll_vg92" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_sdram_pll.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272555 ""} { "Info" "ISGN_ENTITY_NAME" "4 labfinal_soc_sdram_pll " "Found entity 4: labfinal_soc_sdram_pll" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_sdram_pll.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_sdram_input_efifo_module " "Found entity 1: labfinal_soc_sdram_input_efifo_module" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_sdram.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272574 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinal_soc_sdram " "Found entity 2: labfinal_soc_sdram" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_sdram.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_score_val_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_score_val_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_score_val_pio " "Found entity 1: labfinal_soc_score_val_pio" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_score_val_pio.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_score_val_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_rand_side.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_rand_side.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_rand_side " "Found entity 1: labfinal_soc_rand_side" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_rand_side.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_rand_side.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_nios2_gen2_0 " "Found entity 1: labfinal_soc_nios2_gen2_0" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: labfinal_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinal_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: labfinal_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "3 labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "4 labfinal_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: labfinal_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "5 labfinal_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: labfinal_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "6 labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "7 labfinal_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: labfinal_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "8 labfinal_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: labfinal_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "9 labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "10 labfinal_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: labfinal_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "11 labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "12 labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "13 labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "14 labfinal_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: labfinal_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "15 labfinal_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: labfinal_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "16 labfinal_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: labfinal_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "17 labfinal_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: labfinal_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "18 labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "19 labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "20 labfinal_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: labfinal_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""} { "Info" "ISGN_ENTITY_NAME" "21 labfinal_soc_nios2_gen2_0_cpu " "Found entity 21: labfinal_soc_nios2_gen2_0_cpu" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: labfinal_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: labfinal_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: labfinal_soc_nios2_gen2_0_cpu_test_bench" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075272986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075272986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_leds_pio " "Found entity 1: labfinal_soc_leds_pio" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_leds_pio.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_keycode " "Found entity 1: labfinal_soc_keycode" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_keycode.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_key " "Found entity 1: labfinal_soc_key" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_key.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: labfinal_soc_jtag_uart_0_sim_scfifo_w" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273084 ""} { "Info" "ISGN_ENTITY_NAME" "2 labfinal_soc_jtag_uart_0_scfifo_w " "Found entity 2: labfinal_soc_jtag_uart_0_scfifo_w" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273084 ""} { "Info" "ISGN_ENTITY_NAME" "3 labfinal_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: labfinal_soc_jtag_uart_0_sim_scfifo_r" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273084 ""} { "Info" "ISGN_ENTITY_NAME" "4 labfinal_soc_jtag_uart_0_scfifo_r " "Found entity 4: labfinal_soc_jtag_uart_0_scfifo_r" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273084 ""} { "Info" "ISGN_ENTITY_NAME" "5 labfinal_soc_jtag_uart_0 " "Found entity 5: labfinal_soc_jtag_uart_0" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_hex_digits_pio " "Found entity 1: labfinal_soc_hex_digits_pio" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_hex_digits_pio.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/labfinal_soc_difficulty_selected.v 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/labfinal_soc_difficulty_selected.v" { { "Info" "ISGN_ENTITY_NAME" "1 labfinal_soc_difficulty_selected " "Found entity 1: labfinal_soc_difficulty_selected" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_difficulty_selected.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_difficulty_selected.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/vga_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start_game.sv 1 1 " "Found 1 design units, including 1 entities, in source file start_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_game " "Found entity 1: start_game" {  } { { "start_game.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/start_game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spaceship.sv 1 1 " "Found 1 design units, including 1 entities, in source file spaceship.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spaceship " "Found entity 1: spaceship" {  } { { "spaceship.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/spaceship.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "power_up_select.sv 1 1 " "Found 1 design units, including 1 entities, in source file power_up_select.sv" { { "Info" "ISGN_ENTITY_NAME" "1 power_up_select " "Found entity 1: power_up_select" {  } { { "power_up_select.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/power_up_select.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "power_up.sv 1 1 " "Found 1 design units, including 1 entities, in source file power_up.sv" { { "Info" "ISGN_ENTITY_NAME" "1 power_up " "Found entity 1: power_up" {  } { { "power_up.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/power_up.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LFSR_powerup_type LFSR_Powerup_type LFSR.sv(5) " "Verilog HDL Declaration information at LFSR.sv(5): object \"LFSR_powerup_type\" differs only in case from object \"LFSR_Powerup_type\" in the same scope" {  } { { "LFSR.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/LFSR.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639075273259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/LFSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273277 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1639075273289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e1x e1X finalproj.sv(190) " "Verilog HDL Declaration information at finalproj.sv(190): object \"e1x\" differs only in case from object \"e1X\" in the same scope" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 190 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639075273313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e1y e1Y finalproj.sv(190) " "Verilog HDL Declaration information at finalproj.sv(190): object \"e1y\" differs only in case from object \"e1Y\" in the same scope" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 190 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639075273314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproj.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproj.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj " "Found entity 1: finalproj" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_font_rom " "Found entity 1: final_font_rom" {  } { { "final_font_rom.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/final_font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273348 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "enemyflyer.sv(34) " "Verilog HDL information at enemyflyer.sv(34): always construct contains both blocking and non-blocking assignments" {  } { { "enemyflyer.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyflyer.sv" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639075273356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemyflyer.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemyflyer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemyflyer " "Found entity 1: enemyflyer" {  } { { "enemyflyer.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyflyer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemycontroller " "Found entity 1: enemycontroller" {  } { { "enemy_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_cannon.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_cannon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_cannon " "Found entity 1: enemy_cannon" {  } { { "enemy_cannon.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_cannon.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_beam.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_beam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_beam " "Found entity 1: enemy_beam" {  } { { "enemy_beam.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_beam.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy " "Found entity 1: enemy" {  } { { "enemy.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_score.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_score.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_score " "Found entity 1: draw_score" {  } { { "draw_score.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/draw_score.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_lives.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_lives.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_lives " "Found entity 1: draw_lives" {  } { { "draw_lives.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/draw_lives.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "difficulty_blocks.sv 1 1 " "Found 1 design units, including 1 entities, in source file difficulty_blocks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 difficulty_blocks " "Found entity 1: difficulty_blocks" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "color_mapper.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/color_mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273637 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cannon.sv(18) " "Verilog HDL information at cannon.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "cannon.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/cannon.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639075273647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cannon.sv 1 1 " "Found 1 design units, including 1 entities, in source file cannon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cannon " "Found entity 1: cannon" {  } { { "cannon.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/cannon.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boss_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file boss_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 boss_controller " "Found entity 1: boss_controller" {  } { { "boss_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/boss_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boss.sv 1 1 " "Found 1 design units, including 1 entities, in source file boss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 boss " "Found entity 1: boss" {  } { { "boss.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/boss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text_avl_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_text_avl_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text_avl_interface " "Found entity 1: vga_text_avl_interface" {  } { { "vga_text_avl_interface.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/vga_text_avl_interface.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spaceship_drawram.sv 1 1 " "Found 1 design units, including 1 entities, in source file spaceship_drawram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spaceship_drawRAM " "Found entity 1: spaceship_drawRAM" {  } { { "spaceship_drawRAM.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/spaceship_drawRAM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemyship_drawram.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemyship_drawram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemyship_drawRAM " "Found entity 1: enemyship_drawRAM" {  } { { "enemyship_drawRAM.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boss_drawram.sv 1 1 " "Found 1 design units, including 1 entities, in source file boss_drawram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 boss_drawRAM " "Found entity 1: boss_drawRAM" {  } { { "boss_drawRAM.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/boss_drawRAM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_pallete.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_pallete.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_pallete " "Found entity 1: color_pallete" {  } { { "color_pallete.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/color_pallete.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273938 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 enemy_color_pallete.sv(39) " "Verilog HDL Expression warning at enemy_color_pallete.sv(39): truncated literal to match 8 bits" {  } { { "enemy_color_pallete.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_color_pallete.sv" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639075273951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_color_pallete.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_color_pallete.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_color_pallete " "Found entity 1: enemy_color_pallete" {  } { { "enemy_color_pallete.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_color_pallete.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075273971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075273971 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 enemy_shooter_color_pallete.sv(39) " "Verilog HDL Expression warning at enemy_shooter_color_pallete.sv(39): truncated literal to match 8 bits" {  } { { "enemy_shooter_color_pallete.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_shooter_color_pallete.sv" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639075273986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_shooter_color_pallete.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_shooter_color_pallete.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_shooter_color_pallete " "Found entity 1: enemy_shooter_color_pallete" {  } { { "enemy_shooter_color_pallete.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_shooter_color_pallete.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075274013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075274013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boss_color_pallete.sv 1 1 " "Found 1 design units, including 1 entities, in source file boss_color_pallete.sv" { { "Info" "ISGN_ENTITY_NAME" "1 boss_color_pallete " "Found entity 1: boss_color_pallete" {  } { { "boss_color_pallete.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/boss_color_pallete.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075274055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075274055 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 enemy_flyer_color_pallete.sv(39) " "Verilog HDL Expression warning at enemy_flyer_color_pallete.sv(39): truncated literal to match 8 bits" {  } { { "enemy_flyer_color_pallete.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_flyer_color_pallete.sv" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639075274072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_flyer_color_pallete.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_flyer_color_pallete.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_flyer_color_pallete " "Found entity 1: enemy_flyer_color_pallete" {  } { { "enemy_flyer_color_pallete.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_flyer_color_pallete.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075274102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075274102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "explosion_color_pallete.sv 1 1 " "Found 1 design units, including 1 entities, in source file explosion_color_pallete.sv" { { "Info" "ISGN_ENTITY_NAME" "1 explosion_color_pallete " "Found entity 1: explosion_color_pallete" {  } { { "explosion_color_pallete.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_color_pallete.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075274144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075274144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "explosion_drawram.sv 1 1 " "Found 1 design units, including 1 entities, in source file explosion_drawram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 explosion_drawRAM " "Found entity 1: explosion_drawRAM" {  } { { "explosion_drawRAM.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075274187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075274187 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rand_side finalproj.sv(167) " "Verilog HDL Implicit Net warning at finalproj.sv(167): created implicit net for \"rand_side\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274190 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "side2 finalproj.sv(199) " "Verilog HDL Implicit Net warning at finalproj.sv(199): created implicit net for \"side2\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274190 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1sig finalproj.sv(721) " "Verilog HDL Implicit Net warning at finalproj.sv(721): created implicit net for \"e1sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 721 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274190 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flydown finalproj.sv(723) " "Verilog HDL Implicit Net warning at finalproj.sv(723): created implicit net for \"flydown\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 723 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e2sig finalproj.sv(740) " "Verilog HDL Implicit Net warning at finalproj.sv(740): created implicit net for \"e2sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 740 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e3sig finalproj.sv(759) " "Verilog HDL Implicit Net warning at finalproj.sv(759): created implicit net for \"e3sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 759 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e4sig finalproj.sv(778) " "Verilog HDL Implicit Net warning at finalproj.sv(778): created implicit net for \"e4sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 778 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e5sig finalproj.sv(797) " "Verilog HDL Implicit Net warning at finalproj.sv(797): created implicit net for \"e5sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 797 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e6sig finalproj.sv(816) " "Verilog HDL Implicit Net warning at finalproj.sv(816): created implicit net for \"e6sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 816 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e7sig finalproj.sv(835) " "Verilog HDL Implicit Net warning at finalproj.sv(835): created implicit net for \"e7sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 835 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e8sig finalproj.sv(854) " "Verilog HDL Implicit Net warning at finalproj.sv(854): created implicit net for \"e8sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 854 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e9sig finalproj.sv(873) " "Verilog HDL Implicit Net warning at finalproj.sv(873): created implicit net for \"e9sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 873 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e10sig finalproj.sv(892) " "Verilog HDL Implicit Net warning at finalproj.sv(892): created implicit net for \"e10sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 892 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e610S finalproj.sv(904) " "Verilog HDL Implicit Net warning at finalproj.sv(904): created implicit net for \"e610S\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 904 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e11sig finalproj.sv(911) " "Verilog HDL Implicit Net warning at finalproj.sv(911): created implicit net for \"e11sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 911 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e12sig finalproj.sv(930) " "Verilog HDL Implicit Net warning at finalproj.sv(930): created implicit net for \"e12sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 930 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wave1_1sig finalproj.sv(958) " "Verilog HDL Implicit Net warning at finalproj.sv(958): created implicit net for \"wave1_1sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 958 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wave1_2sig finalproj.sv(958) " "Verilog HDL Implicit Net warning at finalproj.sv(958): created implicit net for \"wave1_2sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 958 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wave1_3sig finalproj.sv(958) " "Verilog HDL Implicit Net warning at finalproj.sv(958): created implicit net for \"wave1_3sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 958 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wave1_4sig finalproj.sv(958) " "Verilog HDL Implicit Net warning at finalproj.sv(958): created implicit net for \"wave1_4sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 958 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wave2_1sig finalproj.sv(959) " "Verilog HDL Implicit Net warning at finalproj.sv(959): created implicit net for \"wave2_1sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 959 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wave2_2sig finalproj.sv(959) " "Verilog HDL Implicit Net warning at finalproj.sv(959): created implicit net for \"wave2_2sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 959 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wave2_3sig finalproj.sv(959) " "Verilog HDL Implicit Net warning at finalproj.sv(959): created implicit net for \"wave2_3sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 959 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wave2_4sig finalproj.sv(959) " "Verilog HDL Implicit Net warning at finalproj.sv(959): created implicit net for \"wave2_4sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 959 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wave3_1sig finalproj.sv(960) " "Verilog HDL Implicit Net warning at finalproj.sv(960): created implicit net for \"wave3_1sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 960 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wave3_2sig finalproj.sv(960) " "Verilog HDL Implicit Net warning at finalproj.sv(960): created implicit net for \"wave3_2sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 960 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wave3_3sig finalproj.sv(960) " "Verilog HDL Implicit Net warning at finalproj.sv(960): created implicit net for \"wave3_3sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 960 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wave3_4sig finalproj.sv(960) " "Verilog HDL Implicit Net warning at finalproj.sv(960): created implicit net for \"wave3_4sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 960 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wave4_1sig finalproj.sv(961) " "Verilog HDL Implicit Net warning at finalproj.sv(961): created implicit net for \"wave4_1sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 961 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wave4_2sig finalproj.sv(961) " "Verilog HDL Implicit Net warning at finalproj.sv(961): created implicit net for \"wave4_2sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 961 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wave4_3sig finalproj.sv(961) " "Verilog HDL Implicit Net warning at finalproj.sv(961): created implicit net for \"wave4_3sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 961 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wave4_4sig finalproj.sv(961) " "Verilog HDL Implicit Net warning at finalproj.sv(961): created implicit net for \"wave4_4sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 961 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "es1sig finalproj.sv(1014) " "Verilog HDL Implicit Net warning at finalproj.sv(1014): created implicit net for \"es1sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 1014 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "es2sig finalproj.sv(1048) " "Verilog HDL Implicit Net warning at finalproj.sv(1048): created implicit net for \"es2sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 1048 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "es3sig finalproj.sv(1082) " "Verilog HDL Implicit Net warning at finalproj.sv(1082): created implicit net for \"es3sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 1082 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "es4sig finalproj.sv(1116) " "Verilog HDL Implicit Net warning at finalproj.sv(1116): created implicit net for \"es4sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 1116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ef1sig finalproj.sv(1162) " "Verilog HDL Implicit Net warning at finalproj.sv(1162): created implicit net for \"ef1sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 1162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ef1S finalproj.sv(1173) " "Verilog HDL Implicit Net warning at finalproj.sv(1173): created implicit net for \"ef1S\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 1173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ef2sig finalproj.sv(1181) " "Verilog HDL Implicit Net warning at finalproj.sv(1181): created implicit net for \"ef2sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 1181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ef2S finalproj.sv(1192) " "Verilog HDL Implicit Net warning at finalproj.sv(1192): created implicit net for \"ef2S\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 1192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274194 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ef3sig finalproj.sv(1201) " "Verilog HDL Implicit Net warning at finalproj.sv(1201): created implicit net for \"ef3sig\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 1201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274194 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ef3S finalproj.sv(1212) " "Verilog HDL Implicit Net warning at finalproj.sv(1212): created implicit net for \"ef3S\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 1212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274194 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ship_hit finalproj.sv(1258) " "Verilog HDL Implicit Net warning at finalproj.sv(1258): created implicit net for \"ship_hit\"" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 1258 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075274194 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labfinal_soc_sdram.v(318) " "Verilog HDL or VHDL warning at labfinal_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_sdram.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639075274231 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labfinal_soc_sdram.v(328) " "Verilog HDL or VHDL warning at labfinal_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_sdram.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639075274231 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labfinal_soc_sdram.v(338) " "Verilog HDL or VHDL warning at labfinal_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_sdram.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639075274231 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labfinal_soc_sdram.v(682) " "Verilog HDL or VHDL warning at labfinal_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_sdram.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639075274234 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labfinal_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at labfinal_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_spi_0.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639075274236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproj " "Elaborating entity \"finalproj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639075276058 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "shoot_fast_timer1 finalproj.sv(224) " "Verilog HDL warning at finalproj.sv(224): object shoot_fast_timer1 used but never assigned" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1639075276072 "|finalproj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "shoot_fast_timer2 finalproj.sv(224) " "Verilog HDL warning at finalproj.sv(224): object shoot_fast_timer2 used but never assigned" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1639075276072 "|finalproj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "shoot_fast_timer3 finalproj.sv(224) " "Verilog HDL warning at finalproj.sv(224): object shoot_fast_timer3 used but never assigned" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1639075276072 "|finalproj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "shoot_fast_timer4 finalproj.sv(224) " "Verilog HDL warning at finalproj.sv(224): object shoot_fast_timer4 used but never assigned" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1639075276073 "|finalproj"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shoot_fast_timer finalproj.sv(225) " "Verilog HDL or VHDL warning at finalproj.sv(225): object \"shoot_fast_timer\" assigned a value but never read" {  } { { "finalproj.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639075276073 "|finalproj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "finalproj.sv" "hex_driver4" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075276498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc labfinal_soc:u0 " "Elaborating entity \"labfinal_soc\" for hierarchy \"labfinal_soc:u0\"" {  } { { "finalproj.sv" "u0" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075276695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text_avl_interface labfinal_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0 " "Elaborating entity \"vga_text_avl_interface\" for hierarchy \"labfinal_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "vga_text_mode_controller_0" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075276860 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xtend_lose_life vga_text_avl_interface.sv(33) " "Verilog HDL or VHDL warning at vga_text_avl_interface.sv(33): object \"xtend_lose_life\" assigned a value but never read" {  } { { "labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639075276862 "|finalproj|labfinal_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_text_avl_interface.sv(114) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(114): truncated value with size 32 to match size of target (12)" {  } { { "labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075276868 "|finalproj|labfinal_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_text_avl_interface.sv(119) " "Verilog HDL assignment warning at vga_text_avl_interface.sv(119): truncated value with size 32 to match size of target (11)" {  } { { "labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075276868 "|finalproj|labfinal_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "vga_text_avl_interface.sv(120) " "Verilog HDL or VHDL warning at the vga_text_avl_interface.sv(120): index expression is not wide enough to address all of the elements in the array" {  } { { "labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv" 120 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1639075276868 "|finalproj|labfinal_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_font_rom labfinal_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|final_font_rom:final_font_rom0 " "Elaborating entity \"final_font_rom\" for hierarchy \"labfinal_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|final_font_rom:final_font_rom0\"" {  } { { "labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv" "final_font_rom0" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075276965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller labfinal_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller0 " "Elaborating entity \"vga_controller\" for hierarchy \"labfinal_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|vga_controller:vga_controller0\"" {  } { { "labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv" "vga_controller0" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075277136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(76) " "Verilog HDL assignment warning at vga_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/vga_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075277138 "|finalproj|labfinal_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(79) " "Verilog HDL assignment warning at vga_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/vga_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075277139 "|finalproj|labfinal_soc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:vga_controller0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram labfinal_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:ram0 " "Elaborating entity \"ram\" for hierarchy \"labfinal_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:ram0\"" {  } { { "labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv" "ram0" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/vga_text_avl_interface.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075277217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram labfinal_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"labfinal_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/ram.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075277645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labfinal_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"labfinal_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/ram.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075277669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labfinal_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"labfinal_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1200 " "Parameter \"numwords_a\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1200 " "Parameter \"numwords_b\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075277670 ""}  } { { "ram.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/ram.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639075277670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_emr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_emr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_emr1 " "Found entity 1: altsyncram_emr1" {  } { { "db/altsyncram_emr1.tdf" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/altsyncram_emr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075277799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075277799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_emr1 labfinal_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_emr1:auto_generated " "Elaborating entity \"altsyncram_emr1\" for hierarchy \"labfinal_soc:u0\|vga_text_avl_interface:vga_text_mode_controller_0\|ram:ram0\|altsyncram:altsyncram_component\|altsyncram_emr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075277813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_difficulty_selected labfinal_soc:u0\|labfinal_soc_difficulty_selected:difficulty_selected " "Elaborating entity \"labfinal_soc_difficulty_selected\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_difficulty_selected:difficulty_selected\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "difficulty_selected" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075277984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_hex_digits_pio labfinal_soc:u0\|labfinal_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"labfinal_soc_hex_digits_pio\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "hex_digits_pio" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075278038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_jtag_uart_0 labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"labfinal_soc_jtag_uart_0\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "jtag_uart_0" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075278106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_jtag_uart_0_scfifo_w labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"labfinal_soc_jtag_uart_0_scfifo_w\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" "the_labfinal_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075278180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075278821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075278836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075278836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075278836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075278836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075278836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075278836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075278836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075278836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075278836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075278836 ""}  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639075278836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075279055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075279055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075279071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075279172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075279172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075279209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075279336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075279336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075279389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075279559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075279559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075279616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075279808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075279808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075279850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075279978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075279978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_w:the_labfinal_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075280012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_jtag_uart_0_scfifo_r labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_r:the_labfinal_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"labfinal_soc_jtag_uart_0_scfifo_r\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|labfinal_soc_jtag_uart_0_scfifo_r:the_labfinal_soc_jtag_uart_0_scfifo_r\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" "the_labfinal_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075280205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labfinal_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labfinal_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" "labfinal_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075281203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labfinal_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labfinal_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075281239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labfinal_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labfinal_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075281239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075281239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075281239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075281239 ""}  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639075281239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labfinal_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labfinal_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075282507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labfinal_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labfinal_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075282780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_key labfinal_soc:u0\|labfinal_soc_key:key " "Elaborating entity \"labfinal_soc_key\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_key:key\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "key" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075282881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_keycode labfinal_soc:u0\|labfinal_soc_keycode:keycode " "Elaborating entity \"labfinal_soc_keycode\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_keycode:keycode\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "keycode" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075282909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_leds_pio labfinal_soc:u0\|labfinal_soc_leds_pio:leds_pio " "Elaborating entity \"labfinal_soc_leds_pio\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_leds_pio:leds_pio\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "leds_pio" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075282979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0 labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"labfinal_soc_nios2_gen2_0\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "nios2_gen2_0" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075283023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075283054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_test_bench labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_test_bench:the_labfinal_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_test_bench:the_labfinal_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_labfinal_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075283196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_register_bank_a_module labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_register_bank_a_module:labfinal_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_register_bank_a_module:labfinal_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "labfinal_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075283231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_register_bank_a_module:labfinal_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_register_bank_a_module:labfinal_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075283294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_register_bank_a_module:labfinal_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_register_bank_a_module:labfinal_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075283313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_register_bank_a_module:labfinal_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_register_bank_a_module:labfinal_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075283314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075283314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075283314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075283314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075283314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075283314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075283314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075283314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075283314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075283314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075283314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075283314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075283314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075283314 ""}  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639075283314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075283447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075283447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_register_bank_a_module:labfinal_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_register_bank_a_module:labfinal_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075283471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_register_bank_b_module labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_register_bank_b_module:labfinal_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_register_bank_b_module:labfinal_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "labfinal_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075283601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_nios2_oci labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075283712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075283764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075283878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075283888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075283888 ""}  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639075283888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_nios2_oci_break labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_break:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_break:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075283923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_nios2_oci_xbrk labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075283987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dbrk labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075284012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_nios2_oci_itrace labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075284039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dtrace labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075284074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_nios2_oci_td_mode labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:labfinal_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:labfinal_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "labfinal_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075284173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075284205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075284285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075284331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075284381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_nios2_oci_pib labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075284433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_nios2_oci_im labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_im:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci_im:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075284481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_nios2_avalon_reg labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinal_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinal_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_labfinal_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075284541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075284597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram_module labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem\|labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem\|labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075284717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem\|labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem\|labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075284797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem\|labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem\|labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075284830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem\|labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem\|labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075284830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075284830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075284830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075284830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075284830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075284830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075284830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075284830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075284830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075284830 ""}  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639075284830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075285096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075285096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem\|labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinal_soc_nios2_gen2_0_cpu_nios2_ocimem\|labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinal_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075285126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" "the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075285313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_debug_slave_tck labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075285405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_nios2_gen2_0_cpu_debug_slave_sysclk labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"labfinal_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075285754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinal_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinal_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "labfinal_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075286155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinal_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinal_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075286178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinal_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinal_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075286179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075286179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075286179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075286179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075286179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075286179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075286179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075286179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639075286179 ""}  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639075286179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinal_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinal_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075286231 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinal_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinal_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinal_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinal_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075286260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinal_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinal_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075286293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinal_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_nios2_gen2_0:nios2_gen2_0\|labfinal_soc_nios2_gen2_0_cpu:cpu\|labfinal_soc_nios2_gen2_0_cpu_nios2_oci:the_labfinal_soc_nios2_gen2_0_cpu_nios2_oci\|labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinal_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labfinal_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075286338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_rand_side labfinal_soc:u0\|labfinal_soc_rand_side:rand_side " "Elaborating entity \"labfinal_soc_rand_side\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_rand_side:rand_side\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "rand_side" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075286421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_score_val_pio labfinal_soc:u0\|labfinal_soc_score_val_pio:score_val_pio " "Elaborating entity \"labfinal_soc_score_val_pio\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_score_val_pio:score_val_pio\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "score_val_pio" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075286474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_sdram labfinal_soc:u0\|labfinal_soc_sdram:sdram " "Elaborating entity \"labfinal_soc_sdram\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_sdram:sdram\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "sdram" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075286503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_sdram_input_efifo_module labfinal_soc:u0\|labfinal_soc_sdram:sdram\|labfinal_soc_sdram_input_efifo_module:the_labfinal_soc_sdram_input_efifo_module " "Elaborating entity \"labfinal_soc_sdram_input_efifo_module\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_sdram:sdram\|labfinal_soc_sdram_input_efifo_module:the_labfinal_soc_sdram_input_efifo_module\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_sdram.v" "the_labfinal_soc_sdram_input_efifo_module" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075286624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_sdram_pll labfinal_soc:u0\|labfinal_soc_sdram_pll:sdram_pll " "Elaborating entity \"labfinal_soc_sdram_pll\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_sdram_pll:sdram_pll\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "sdram_pll" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075286688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_sdram_pll_stdsync_sv6 labfinal_soc:u0\|labfinal_soc_sdram_pll:sdram_pll\|labfinal_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"labfinal_soc_sdram_pll_stdsync_sv6\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_sdram_pll:sdram_pll\|labfinal_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075286738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_sdram_pll_dffpipe_l2c labfinal_soc:u0\|labfinal_soc_sdram_pll:sdram_pll\|labfinal_soc_sdram_pll_stdsync_sv6:stdsync2\|labfinal_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"labfinal_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_sdram_pll:sdram_pll\|labfinal_soc_sdram_pll_stdsync_sv6:stdsync2\|labfinal_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075286781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_sdram_pll_altpll_vg92 labfinal_soc:u0\|labfinal_soc_sdram_pll:sdram_pll\|labfinal_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"labfinal_soc_sdram_pll_altpll_vg92\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_sdram_pll:sdram_pll\|labfinal_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_sdram_pll.v" "sd1" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075286828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_spi_0 labfinal_soc:u0\|labfinal_soc_spi_0:spi_0 " "Elaborating entity \"labfinal_soc_spi_0\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_spi_0:spi_0\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "spi_0" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075286877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_sysid_qsys_0 labfinal_soc:u0\|labfinal_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"labfinal_soc_sysid_qsys_0\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "sysid_qsys_0" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075286950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_timer_0 labfinal_soc:u0\|labfinal_soc_timer_0:timer_0 " "Elaborating entity \"labfinal_soc_timer_0\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_timer_0:timer_0\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "timer_0" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075286997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0 labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"labfinal_soc_mm_interconnect_0\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "mm_interconnect_0" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075287128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075288145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075288208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 1772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075288270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_text_mode_controller_0_avl_mm_slave_1_translator\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "vga_text_mode_controller_0_avl_mm_slave_1_translator" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075288317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075288354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075288393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 2028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075288430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075288492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075288553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 2604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075288728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 3180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075288987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 3261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075289049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 3342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075289114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 3426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075289174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075289242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 3467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075289309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 4051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075289666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075289716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 4092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075289776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 4133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075289936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_router labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router:router " "Elaborating entity \"labfinal_soc_mm_interconnect_0_router\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router:router\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "router" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 6274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075291153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_router_default_decode labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router:router\|labfinal_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"labfinal_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router:router\|labfinal_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075291229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_router_001 labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"labfinal_soc_mm_interconnect_0_router_001\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 6290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075291256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_router_001_default_decode labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router_001:router_001\|labfinal_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"labfinal_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router_001:router_001\|labfinal_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_001.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075291325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_router_002 labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"labfinal_soc_mm_interconnect_0_router_002\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 6306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075291366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_router_002_default_decode labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router_002:router_002\|labfinal_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"labfinal_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router_002:router_002\|labfinal_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075291418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_router_004 labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"labfinal_soc_mm_interconnect_0_router_004\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router_004:router_004\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "router_004" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 6338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075291511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_router_004_default_decode labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router_004:router_004\|labfinal_soc_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"labfinal_soc_mm_interconnect_0_router_004_default_decode\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router_004:router_004\|labfinal_soc_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075291564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_router_007 labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"labfinal_soc_mm_interconnect_0_router_007\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 6386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075291712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_router_007_default_decode labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router_007:router_007\|labfinal_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"labfinal_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_router_007:router_007\|labfinal_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075291743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 6708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075292432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075292460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_cmd_demux labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"labfinal_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 6857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075292494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_cmd_demux_001 labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"labfinal_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 6892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075292620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_cmd_mux labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"labfinal_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 6909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075292675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_cmd_mux_002 labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"labfinal_soc_mm_interconnect_0_cmd_mux_002\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 6949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075292740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075292802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075292842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_rsp_demux labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"labfinal_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 7324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075293229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_rsp_demux_002 labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"labfinal_soc_mm_interconnect_0_rsp_demux_002\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 7364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075293299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_rsp_mux labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"labfinal_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 7871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075293672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_mux.sv" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075293826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075293868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_rsp_mux_001 labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"labfinal_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 7906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075293909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075293974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075294013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 7972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075294058 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639075294079 "|finalproj|labfinal_soc:u0|labfinal_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639075294082 "|finalproj|labfinal_soc:u0|labfinal_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "labfinal_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639075294082 "|finalproj|labfinal_soc:u0|labfinal_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 8038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075294209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 8072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075294287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "labfinal_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075294333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "labfinal_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075294506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_avalon_st_adapter labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"labfinal_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 8203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075294825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|labfinal_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"labfinal_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|labfinal_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075294867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_avalon_st_adapter_005 labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"labfinal_soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0.v" 8348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075295069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|labfinal_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"labfinal_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|labfinal_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|labfinal_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/labfinal_soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075295111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labfinal_soc_irq_mapper labfinal_soc:u0\|labfinal_soc_irq_mapper:irq_mapper " "Elaborating entity \"labfinal_soc_irq_mapper\" for hierarchy \"labfinal_soc:u0\|labfinal_soc_irq_mapper:irq_mapper\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "irq_mapper" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075295766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller labfinal_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"labfinal_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "rst_controller" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075295792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer labfinal_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"labfinal_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "labfinal_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075295819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer labfinal_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"labfinal_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "labfinal_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075295851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller labfinal_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"labfinal_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "rst_controller_001" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075295879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller labfinal_soc:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"labfinal_soc:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "labfinal_soc/synthesis/labfinal_soc.v" "rst_controller_002" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/labfinal_soc.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075295925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spaceship spaceship:s0 " "Elaborating entity \"spaceship\" for hierarchy \"spaceship:s0\"" {  } { { "finalproj.sv" "s0" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075295963 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 spaceship.sv(75) " "Verilog HDL assignment warning at spaceship.sv(75): truncated value with size 32 to match size of target (9)" {  } { { "spaceship.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/spaceship.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075295965 "|finalproj|spaceship:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 spaceship.sv(83) " "Verilog HDL assignment warning at spaceship.sv(83): truncated value with size 32 to match size of target (9)" {  } { { "spaceship.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/spaceship.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075295965 "|finalproj|spaceship:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 spaceship.sv(91) " "Verilog HDL assignment warning at spaceship.sv(91): truncated value with size 32 to match size of target (9)" {  } { { "spaceship.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/spaceship.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075295965 "|finalproj|spaceship:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spaceship.sv(190) " "Verilog HDL assignment warning at spaceship.sv(190): truncated value with size 32 to match size of target (4)" {  } { { "spaceship.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/spaceship.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075295968 "|finalproj|spaceship:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spaceship.sv(203) " "Verilog HDL assignment warning at spaceship.sv(203): truncated value with size 32 to match size of target (8)" {  } { { "spaceship.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/spaceship.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075295968 "|finalproj|spaceship:s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_up power_up:power_up " "Elaborating entity \"power_up\" for hierarchy \"power_up:power_up\"" {  } { { "finalproj.sv" "power_up" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075296021 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Powerup_X_motion power_up.sv(11) " "Verilog HDL or VHDL warning at power_up.sv(11): object \"Powerup_X_motion\" assigned a value but never read" {  } { { "power_up.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/power_up.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639075296022 "|finalproj|power_up:power_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 power_up.sv(24) " "Verilog HDL assignment warning at power_up.sv(24): truncated value with size 32 to match size of target (10)" {  } { { "power_up.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/power_up.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296023 "|finalproj|power_up:power_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 power_up.sv(25) " "Verilog HDL assignment warning at power_up.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "power_up.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/power_up.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296023 "|finalproj|power_up:power_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 power_up.sv(40) " "Verilog HDL assignment warning at power_up.sv(40): truncated value with size 32 to match size of target (10)" {  } { { "power_up.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/power_up.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296023 "|finalproj|power_up:power_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 power_up.sv(41) " "Verilog HDL assignment warning at power_up.sv(41): truncated value with size 32 to match size of target (10)" {  } { { "power_up.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/power_up.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296023 "|finalproj|power_up:power_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 power_up.sv(48) " "Verilog HDL assignment warning at power_up.sv(48): truncated value with size 32 to match size of target (10)" {  } { { "power_up.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/power_up.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296023 "|finalproj|power_up:power_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 power_up.sv(49) " "Verilog HDL assignment warning at power_up.sv(49): truncated value with size 32 to match size of target (10)" {  } { { "power_up.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/power_up.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296023 "|finalproj|power_up:power_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 power_up.sv(71) " "Verilog HDL assignment warning at power_up.sv(71): truncated value with size 32 to match size of target (10)" {  } { { "power_up.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/power_up.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296023 "|finalproj|power_up:power_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 power_up.sv(72) " "Verilog HDL assignment warning at power_up.sv(72): truncated value with size 32 to match size of target (10)" {  } { { "power_up.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/power_up.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296023 "|finalproj|power_up:power_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_up_select power_up_select:ps " "Elaborating entity \"power_up_select\" for hierarchy \"power_up_select:ps\"" {  } { { "finalproj.sv" "ps" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075296064 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "powerup_counter power_up_select.sv(6) " "Verilog HDL or VHDL warning at power_up_select.sv(6): object \"powerup_counter\" assigned a value but never read" {  } { { "power_up_select.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/power_up_select.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639075296064 "|finalproj|power_up_select:ps"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:cm " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:cm\"" {  } { { "finalproj.sv" "cm" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075296102 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ewidth color_mapper.sv(267) " "Verilog HDL or VHDL warning at color_mapper.sv(267): object \"ewidth\" assigned a value but never read" {  } { { "color_mapper.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/color_mapper.sv" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639075296105 "|finalproj|color_mapper:cm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "elength color_mapper.sv(267) " "Verilog HDL or VHDL warning at color_mapper.sv(267): object \"elength\" assigned a value but never read" {  } { { "color_mapper.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/color_mapper.sv" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639075296105 "|finalproj|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 color_mapper.sv(116) " "Verilog HDL assignment warning at color_mapper.sv(116): truncated value with size 32 to match size of target (10)" {  } { { "color_mapper.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/color_mapper.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296128 "|finalproj|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 color_mapper.sv(149) " "Verilog HDL assignment warning at color_mapper.sv(149): truncated value with size 32 to match size of target (10)" {  } { { "color_mapper.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/color_mapper.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296128 "|finalproj|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 color_mapper.sv(677) " "Verilog HDL assignment warning at color_mapper.sv(677): truncated value with size 8 to match size of target (4)" {  } { { "color_mapper.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/color_mapper.sv" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296133 "|finalproj|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 color_mapper.sv(678) " "Verilog HDL assignment warning at color_mapper.sv(678): truncated value with size 8 to match size of target (4)" {  } { { "color_mapper.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/color_mapper.sv" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296133 "|finalproj|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 color_mapper.sv(679) " "Verilog HDL assignment warning at color_mapper.sv(679): truncated value with size 8 to match size of target (4)" {  } { { "color_mapper.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/color_mapper.sv" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296133 "|finalproj|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 color_mapper.sv(683) " "Verilog HDL assignment warning at color_mapper.sv(683): truncated value with size 8 to match size of target (4)" {  } { { "color_mapper.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/color_mapper.sv" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296134 "|finalproj|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 color_mapper.sv(684) " "Verilog HDL assignment warning at color_mapper.sv(684): truncated value with size 8 to match size of target (4)" {  } { { "color_mapper.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/color_mapper.sv" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296134 "|finalproj|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 color_mapper.sv(685) " "Verilog HDL assignment warning at color_mapper.sv(685): truncated value with size 8 to match size of target (4)" {  } { { "color_mapper.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/color_mapper.sv" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296134 "|finalproj|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 color_mapper.sv(710) " "Verilog HDL assignment warning at color_mapper.sv(710): truncated value with size 8 to match size of target (4)" {  } { { "color_mapper.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/color_mapper.sv" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296134 "|finalproj|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 color_mapper.sv(711) " "Verilog HDL assignment warning at color_mapper.sv(711): truncated value with size 8 to match size of target (4)" {  } { { "color_mapper.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/color_mapper.sv" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296134 "|finalproj|color_mapper:cm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 color_mapper.sv(712) " "Verilog HDL assignment warning at color_mapper.sv(712): truncated value with size 8 to match size of target (4)" {  } { { "color_mapper.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/color_mapper.sv" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075296134 "|finalproj|color_mapper:cm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_font_rom color_mapper:cm\|final_font_rom:ffr " "Elaborating entity \"final_font_rom\" for hierarchy \"color_mapper:cm\|final_font_rom:ffr\"" {  } { { "color_mapper.sv" "ffr" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/color_mapper.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075296223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_pallete color_pallete:cp_ship " "Elaborating entity \"color_pallete\" for hierarchy \"color_pallete:cp_ship\"" {  } { { "finalproj.sv" "cp_ship" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075296428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spaceship_drawRAM spaceship_drawRAM:spRAM " "Elaborating entity \"spaceship_drawRAM\" for hierarchy \"spaceship_drawRAM:spRAM\"" {  } { { "finalproj.sv" "spRAM" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075296502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boss_color_pallete boss_color_pallete:bosscp " "Elaborating entity \"boss_color_pallete\" for hierarchy \"boss_color_pallete:bosscp\"" {  } { { "finalproj.sv" "bosscp" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075296588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boss_drawRAM boss_drawRAM:bRAM " "Elaborating entity \"boss_drawRAM\" for hierarchy \"boss_drawRAM:bRAM\"" {  } { { "finalproj.sv" "bRAM" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075296652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_color_pallete enemy_color_pallete:cp_enemy " "Elaborating entity \"enemy_color_pallete\" for hierarchy \"enemy_color_pallete:cp_enemy\"" {  } { { "finalproj.sv" "cp_enemy" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075298494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_shooter_color_pallete enemy_shooter_color_pallete:cp_enemy_shooter " "Elaborating entity \"enemy_shooter_color_pallete\" for hierarchy \"enemy_shooter_color_pallete:cp_enemy_shooter\"" {  } { { "finalproj.sv" "cp_enemy_shooter" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075298556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_flyer_color_pallete enemy_flyer_color_pallete:cp_enemy_flyer " "Elaborating entity \"enemy_flyer_color_pallete\" for hierarchy \"enemy_flyer_color_pallete:cp_enemy_flyer\"" {  } { { "finalproj.sv" "cp_enemy_flyer" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075298623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemyship_drawRAM enemyship_drawRAM:eRAM1 " "Elaborating entity \"enemyship_drawRAM\" for hierarchy \"enemyship_drawRAM:eRAM1\"" {  } { { "finalproj.sv" "eRAM1" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075298688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "explosion_color_pallete explosion_color_pallete:exp_enemy " "Elaborating entity \"explosion_color_pallete\" for hierarchy \"explosion_color_pallete:exp_enemy\"" {  } { { "finalproj.sv" "exp_enemy" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075299106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "explosion_drawRAM explosion_drawRAM:exRAM1 " "Elaborating entity \"explosion_drawRAM\" for hierarchy \"explosion_drawRAM:exRAM1\"" {  } { { "finalproj.sv" "exRAM1" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075299170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cannon cannon:cannon1 " "Elaborating entity \"cannon\" for hierarchy \"cannon:cannon1\"" {  } { { "finalproj.sv" "cannon1" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075299778 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "laserS cannon.sv(9) " "Verilog HDL or VHDL warning at cannon.sv(9): object \"laserS\" assigned a value but never read" {  } { { "cannon.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/cannon.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639075299779 "|finalproj|cannon:cannon1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cannon.sv(41) " "Verilog HDL assignment warning at cannon.sv(41): truncated value with size 32 to match size of target (10)" {  } { { "cannon.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/cannon.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075299780 "|finalproj|cannon:cannon1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cannon.sv(53) " "Verilog HDL assignment warning at cannon.sv(53): truncated value with size 32 to match size of target (10)" {  } { { "cannon.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/cannon.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075299780 "|finalproj|cannon:cannon1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cannon.sv(64) " "Verilog HDL assignment warning at cannon.sv(64): truncated value with size 32 to match size of target (10)" {  } { { "cannon.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/cannon.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075299780 "|finalproj|cannon:cannon1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cannon.sv(73) " "Verilog HDL assignment warning at cannon.sv(73): truncated value with size 32 to match size of target (10)" {  } { { "cannon.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/cannon.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075299780 "|finalproj|cannon:cannon1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cannon.sv(74) " "Verilog HDL assignment warning at cannon.sv(74): truncated value with size 32 to match size of target (10)" {  } { { "cannon.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/cannon.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075299781 "|finalproj|cannon:cannon1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cannon.sv(80) " "Verilog HDL assignment warning at cannon.sv(80): truncated value with size 32 to match size of target (10)" {  } { { "cannon.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/cannon.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075299781 "|finalproj|cannon:cannon1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_lives draw_lives:draw_lives " "Elaborating entity \"draw_lives\" for hierarchy \"draw_lives:draw_lives\"" {  } { { "finalproj.sv" "draw_lives" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075299942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 draw_lives.sv(22) " "Verilog HDL assignment warning at draw_lives.sv(22): truncated value with size 32 to match size of target (2)" {  } { { "draw_lives.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/draw_lives.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075299943 "|finalproj|draw_lives:draw_lives"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 draw_lives.sv(27) " "Verilog HDL assignment warning at draw_lives.sv(27): truncated value with size 32 to match size of target (2)" {  } { { "draw_lives.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/draw_lives.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075299943 "|finalproj|draw_lives:draw_lives"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_game start_game:startgame " "Elaborating entity \"start_game\" for hierarchy \"start_game:startgame\"" {  } { { "finalproj.sv" "startgame" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075299998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 start_game.sv(32) " "Verilog HDL assignment warning at start_game.sv(32): truncated value with size 32 to match size of target (10)" {  } { { "start_game.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/start_game.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075299999 "|finalproj|start_game:startgame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 start_game.sv(37) " "Verilog HDL assignment warning at start_game.sv(37): truncated value with size 32 to match size of target (10)" {  } { { "start_game.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/start_game.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300000 "|finalproj|start_game:startgame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy enemy:e1 " "Elaborating entity \"enemy\" for hierarchy \"enemy:e1\"" {  } { { "finalproj.sv" "e1" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075300059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 enemy.sv(131) " "Verilog HDL assignment warning at enemy.sv(131): truncated value with size 32 to match size of target (4)" {  } { { "enemy.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300064 "|finalproj|enemy:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 enemy.sv(144) " "Verilog HDL assignment warning at enemy.sv(144): truncated value with size 32 to match size of target (3)" {  } { { "enemy.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300065 "|finalproj|enemy:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 enemy.sv(146) " "Verilog HDL assignment warning at enemy.sv(146): truncated value with size 32 to match size of target (3)" {  } { { "enemy.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300066 "|finalproj|enemy:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemy.sv(172) " "Verilog HDL assignment warning at enemy.sv(172): truncated value with size 32 to match size of target (10)" {  } { { "enemy.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300066 "|finalproj|enemy:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemy.sv(180) " "Verilog HDL assignment warning at enemy.sv(180): truncated value with size 32 to match size of target (10)" {  } { { "enemy.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300067 "|finalproj|enemy:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemy.sv(195) " "Verilog HDL assignment warning at enemy.sv(195): truncated value with size 32 to match size of target (10)" {  } { { "enemy.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300068 "|finalproj|enemy:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemy.sv(211) " "Verilog HDL assignment warning at enemy.sv(211): truncated value with size 32 to match size of target (10)" {  } { { "enemy.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300069 "|finalproj|enemy:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemycontroller enemycontroller:waves " "Elaborating entity \"enemycontroller\" for hierarchy \"enemycontroller:waves\"" {  } { { "finalproj.sv" "waves" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075300388 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "enemy_controller.sv(73) " "Verilog HDL Case Statement warning at enemy_controller.sv(73): incomplete case statement has no default case item" {  } { { "enemy_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_controller.sv" 73 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1639075300390 "|finalproj|enemycontroller:waves"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "enemy_controller.sv(73) " "Verilog HDL Case Statement information at enemy_controller.sv(73): all case item expressions in this case statement are onehot" {  } { { "enemy_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_controller.sv" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1639075300390 "|finalproj|enemycontroller:waves"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "enemy_controller.sv(88) " "Verilog HDL Case Statement information at enemy_controller.sv(88): all case item expressions in this case statement are onehot" {  } { { "enemy_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_controller.sv" 88 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1639075300391 "|finalproj|enemycontroller:waves"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "enemy_controller.sv(100) " "Verilog HDL Case Statement information at enemy_controller.sv(100): all case item expressions in this case statement are onehot" {  } { { "enemy_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_controller.sv" 100 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1639075300391 "|finalproj|enemycontroller:waves"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 enemy_controller.sv(171) " "Verilog HDL assignment warning at enemy_controller.sv(171): truncated value with size 32 to match size of target (8)" {  } { { "enemy_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_controller.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300392 "|finalproj|enemycontroller:waves"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 enemy_controller.sv(193) " "Verilog HDL assignment warning at enemy_controller.sv(193): truncated value with size 32 to match size of target (8)" {  } { { "enemy_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_controller.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300393 "|finalproj|enemycontroller:waves"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 enemy_controller.sv(214) " "Verilog HDL assignment warning at enemy_controller.sv(214): truncated value with size 32 to match size of target (8)" {  } { { "enemy_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_controller.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300393 "|finalproj|enemycontroller:waves"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 enemy_controller.sv(236) " "Verilog HDL assignment warning at enemy_controller.sv(236): truncated value with size 32 to match size of target (8)" {  } { { "enemy_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_controller.sv" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300394 "|finalproj|enemycontroller:waves"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 enemy_controller.sv(240) " "Verilog HDL assignment warning at enemy_controller.sv(240): truncated value with size 32 to match size of target (7)" {  } { { "enemy_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_controller.sv" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300395 "|finalproj|enemycontroller:waves"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 enemy_controller.sv(252) " "Verilog HDL assignment warning at enemy_controller.sv(252): truncated value with size 32 to match size of target (11)" {  } { { "enemy_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_controller.sv" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300395 "|finalproj|enemycontroller:waves"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 enemy_controller.sv(262) " "Verilog HDL assignment warning at enemy_controller.sv(262): truncated value with size 32 to match size of target (6)" {  } { { "enemy_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_controller.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300395 "|finalproj|enemycontroller:waves"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 enemy_controller.sv(273) " "Verilog HDL assignment warning at enemy_controller.sv(273): truncated value with size 32 to match size of target (5)" {  } { { "enemy_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_controller.sv" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300396 "|finalproj|enemycontroller:waves"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_beam enemy_beam:beam " "Elaborating entity \"enemy_beam\" for hierarchy \"enemy_beam:beam\"" {  } { { "finalproj.sv" "beam" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075300476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemy_beam.sv(33) " "Verilog HDL assignment warning at enemy_beam.sv(33): truncated value with size 32 to match size of target (10)" {  } { { "enemy_beam.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_beam.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300478 "|finalproj|enemy_beam:beam"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "enemy_beam.sv(38) " "Verilog HDL Case Statement information at enemy_beam.sv(38): all case item expressions in this case statement are onehot" {  } { { "enemy_beam.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_beam.sv" 38 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1639075300478 "|finalproj|enemy_beam:beam"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemy_beam.sv(48) " "Verilog HDL assignment warning at enemy_beam.sv(48): truncated value with size 32 to match size of target (10)" {  } { { "enemy_beam.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_beam.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300479 "|finalproj|enemy_beam:beam"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemy_beam.sv(59) " "Verilog HDL assignment warning at enemy_beam.sv(59): truncated value with size 32 to match size of target (10)" {  } { { "enemy_beam.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_beam.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300480 "|finalproj|enemy_beam:beam"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemy_beam.sv(64) " "Verilog HDL assignment warning at enemy_beam.sv(64): truncated value with size 32 to match size of target (10)" {  } { { "enemy_beam.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_beam.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300480 "|finalproj|enemy_beam:beam"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemy_beam.sv(69) " "Verilog HDL assignment warning at enemy_beam.sv(69): truncated value with size 32 to match size of target (10)" {  } { { "enemy_beam.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_beam.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300480 "|finalproj|enemy_beam:beam"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemy_beam.sv(74) " "Verilog HDL assignment warning at enemy_beam.sv(74): truncated value with size 32 to match size of target (10)" {  } { { "enemy_beam.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_beam.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300480 "|finalproj|enemy_beam:beam"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 enemy_beam.sv(97) " "Verilog HDL assignment warning at enemy_beam.sv(97): truncated value with size 32 to match size of target (5)" {  } { { "enemy_beam.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_beam.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300481 "|finalproj|enemy_beam:beam"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 enemy_beam.sv(109) " "Verilog HDL assignment warning at enemy_beam.sv(109): truncated value with size 32 to match size of target (7)" {  } { { "enemy_beam.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_beam.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300482 "|finalproj|enemy_beam:beam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boss boss:boss " "Elaborating entity \"boss\" for hierarchy \"boss:boss\"" {  } { { "finalproj.sv" "boss" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075300562 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Spaceship_Size boss.sv(27) " "Verilog HDL or VHDL warning at boss.sv(27): object \"Spaceship_Size\" assigned a value but never read" {  } { { "boss.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/boss.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639075300564 "|finalproj|boss:boss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 boss.sv(122) " "Verilog HDL assignment warning at boss.sv(122): truncated value with size 32 to match size of target (10)" {  } { { "boss.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/boss.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300568 "|finalproj|boss:boss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 boss.sv(124) " "Verilog HDL assignment warning at boss.sv(124): truncated value with size 32 to match size of target (10)" {  } { { "boss.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/boss.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300568 "|finalproj|boss:boss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 boss.sv(127) " "Verilog HDL assignment warning at boss.sv(127): truncated value with size 32 to match size of target (10)" {  } { { "boss.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/boss.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300569 "|finalproj|boss:boss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 boss.sv(151) " "Verilog HDL assignment warning at boss.sv(151): truncated value with size 32 to match size of target (10)" {  } { { "boss.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/boss.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300569 "|finalproj|boss:boss"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 boss.sv(176) " "Verilog HDL assignment warning at boss.sv(176): truncated value with size 32 to match size of target (10)" {  } { { "boss.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/boss.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300570 "|finalproj|boss:boss"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boss_controller boss_controller:boss_controller " "Elaborating entity \"boss_controller\" for hierarchy \"boss_controller:boss_controller\"" {  } { { "finalproj.sv" "boss_controller" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075300651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 boss_controller.sv(97) " "Verilog HDL assignment warning at boss_controller.sv(97): truncated value with size 32 to match size of target (8)" {  } { { "boss_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/boss_controller.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300654 "|finalproj|boss_controller:boss_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 boss_controller.sv(110) " "Verilog HDL assignment warning at boss_controller.sv(110): truncated value with size 32 to match size of target (11)" {  } { { "boss_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/boss_controller.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300655 "|finalproj|boss_controller:boss_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 boss_controller.sv(120) " "Verilog HDL assignment warning at boss_controller.sv(120): truncated value with size 32 to match size of target (8)" {  } { { "boss_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/boss_controller.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300655 "|finalproj|boss_controller:boss_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 boss_controller.sv(159) " "Verilog HDL assignment warning at boss_controller.sv(159): truncated value with size 32 to match size of target (5)" {  } { { "boss_controller.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/boss_controller.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300656 "|finalproj|boss_controller:boss_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:RNG " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:RNG\"" {  } { { "finalproj.sv" "RNG" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075300709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_cannon enemy_cannon:EL_1 " "Elaborating entity \"enemy_cannon\" for hierarchy \"enemy_cannon:EL_1\"" {  } { { "finalproj.sv" "EL_1" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075300800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemy_cannon.sv(38) " "Verilog HDL assignment warning at enemy_cannon.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "enemy_cannon.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_cannon.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300802 "|finalproj|enemy_cannon:EL_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 enemy_cannon.sv(53) " "Verilog HDL assignment warning at enemy_cannon.sv(53): truncated value with size 32 to match size of target (10)" {  } { { "enemy_cannon.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemy_cannon.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075300803 "|finalproj|enemy_cannon:EL_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemyflyer enemyflyer:ef1 " "Elaborating entity \"enemyflyer\" for hierarchy \"enemyflyer:ef1\"" {  } { { "finalproj.sv" "ef1" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 1177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075301071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 enemyflyer.sv(128) " "Verilog HDL assignment warning at enemyflyer.sv(128): truncated value with size 32 to match size of target (4)" {  } { { "enemyflyer.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyflyer.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075301078 "|finalproj|enemyflyer:ef1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 enemyflyer.sv(141) " "Verilog HDL assignment warning at enemyflyer.sv(141): truncated value with size 32 to match size of target (3)" {  } { { "enemyflyer.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyflyer.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075301078 "|finalproj|enemyflyer:ef1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 enemyflyer.sv(143) " "Verilog HDL assignment warning at enemyflyer.sv(143): truncated value with size 32 to match size of target (3)" {  } { { "enemyflyer.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyflyer.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075301078 "|finalproj|enemyflyer:ef1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "difficulty_blocks difficulty_blocks:easy " "Elaborating entity \"difficulty_blocks\" for hierarchy \"difficulty_blocks:easy\"" {  } { { "finalproj.sv" "easy" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075301260 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blockY difficulty_blocks.sv(15) " "Verilog HDL Always Construct warning at difficulty_blocks.sv(15): inferring latch(es) for variable \"blockY\", which holds its previous value in one or more paths through the always construct" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1639075301265 "|finalproj|difficulty_blocks:easy"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blockX difficulty_blocks.sv(15) " "Verilog HDL Always Construct warning at difficulty_blocks.sv(15): inferring latch(es) for variable \"blockX\", which holds its previous value in one or more paths through the always construct" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1639075301265 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockX\[0\] difficulty_blocks.sv(15) " "Inferred latch for \"blockX\[0\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301268 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockX\[1\] difficulty_blocks.sv(15) " "Inferred latch for \"blockX\[1\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301269 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockX\[2\] difficulty_blocks.sv(15) " "Inferred latch for \"blockX\[2\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301269 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockX\[3\] difficulty_blocks.sv(15) " "Inferred latch for \"blockX\[3\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301269 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockX\[4\] difficulty_blocks.sv(15) " "Inferred latch for \"blockX\[4\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301269 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockX\[5\] difficulty_blocks.sv(15) " "Inferred latch for \"blockX\[5\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301269 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockX\[6\] difficulty_blocks.sv(15) " "Inferred latch for \"blockX\[6\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301270 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockX\[7\] difficulty_blocks.sv(15) " "Inferred latch for \"blockX\[7\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301270 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockX\[8\] difficulty_blocks.sv(15) " "Inferred latch for \"blockX\[8\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301270 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockX\[9\] difficulty_blocks.sv(15) " "Inferred latch for \"blockX\[9\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301270 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockY\[0\] difficulty_blocks.sv(15) " "Inferred latch for \"blockY\[0\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301270 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockY\[1\] difficulty_blocks.sv(15) " "Inferred latch for \"blockY\[1\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301270 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockY\[2\] difficulty_blocks.sv(15) " "Inferred latch for \"blockY\[2\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301270 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockY\[3\] difficulty_blocks.sv(15) " "Inferred latch for \"blockY\[3\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301270 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockY\[4\] difficulty_blocks.sv(15) " "Inferred latch for \"blockY\[4\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301271 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockY\[5\] difficulty_blocks.sv(15) " "Inferred latch for \"blockY\[5\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301271 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockY\[6\] difficulty_blocks.sv(15) " "Inferred latch for \"blockY\[6\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301271 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockY\[7\] difficulty_blocks.sv(15) " "Inferred latch for \"blockY\[7\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301271 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockY\[8\] difficulty_blocks.sv(15) " "Inferred latch for \"blockY\[8\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301271 "|finalproj|difficulty_blocks:easy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockY\[9\] difficulty_blocks.sv(15) " "Inferred latch for \"blockY\[9\]\" at difficulty_blocks.sv(15)" {  } { { "difficulty_blocks.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/difficulty_blocks.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301271 "|finalproj|difficulty_blocks:easy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_score draw_score:ds " "Elaborating entity \"draw_score\" for hierarchy \"draw_score:ds\"" {  } { { "finalproj.sv" "ds" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639075301389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw_score.sv(34) " "Verilog HDL assignment warning at draw_score.sv(34): truncated value with size 32 to match size of target (10)" {  } { { "draw_score.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/draw_score.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075301391 "|finalproj|draw_score:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw_score.sv(35) " "Verilog HDL assignment warning at draw_score.sv(35): truncated value with size 32 to match size of target (9)" {  } { { "draw_score.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/draw_score.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075301391 "|finalproj|draw_score:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 draw_score.sv(40) " "Verilog HDL assignment warning at draw_score.sv(40): truncated value with size 32 to match size of target (10)" {  } { { "draw_score.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/draw_score.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075301391 "|finalproj|draw_score:ds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 draw_score.sv(50) " "Verilog HDL assignment warning at draw_score.sv(50): truncated value with size 32 to match size of target (9)" {  } { { "draw_score.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/draw_score.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639075301392 "|finalproj|draw_score:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "win_game draw_score.sv(14) " "Verilog HDL Always Construct warning at draw_score.sv(14): inferring latch(es) for variable \"win_game\", which holds its previous value in one or more paths through the always construct" {  } { { "draw_score.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/draw_score.sv" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1639075301392 "|finalproj|draw_score:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "win_game draw_score.sv(14) " "Inferred latch for \"win_game\" at draw_score.sv(14)" {  } { { "draw_score.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/draw_score.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075301393 "|finalproj|draw_score:ds"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[18\] " "Net \"write_address\[18\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[18\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[17\] " "Net \"write_address\[17\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[17\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[16\] " "Net \"write_address\[16\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[16\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[15\] " "Net \"write_address\[15\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[15\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[14\] " "Net \"write_address\[14\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[14\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[13\] " "Net \"write_address\[13\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[13\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[12\] " "Net \"write_address\[12\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[12\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[11\] " "Net \"write_address\[11\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[11\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[10\] " "Net \"write_address\[10\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[10\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[9\] " "Net \"write_address\[9\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[9\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[8\] " "Net \"write_address\[8\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[8\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[7\] " "Net \"write_address\[7\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[7\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[6\] " "Net \"write_address\[6\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[6\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[5\] " "Net \"write_address\[5\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[5\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[4\] " "Net \"write_address\[4\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[4\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[3\] " "Net \"write_address\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[2\] " "Net \"write_address\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[1\] " "Net \"write_address\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[0\] " "Net \"write_address\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "we " "Net \"we\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "we" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 307 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[3\] " "Net \"data_In\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[2\] " "Net \"data_In\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[1\] " "Net \"data_In\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[0\] " "Net \"data_In\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304635 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1639075304635 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[18\] " "Net \"write_address\[18\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[18\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[17\] " "Net \"write_address\[17\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[17\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[16\] " "Net \"write_address\[16\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[16\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[15\] " "Net \"write_address\[15\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[15\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[14\] " "Net \"write_address\[14\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[14\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[13\] " "Net \"write_address\[13\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[13\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[12\] " "Net \"write_address\[12\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[12\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[11\] " "Net \"write_address\[11\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[11\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[10\] " "Net \"write_address\[10\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[10\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[9\] " "Net \"write_address\[9\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[9\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[8\] " "Net \"write_address\[8\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[8\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[7\] " "Net \"write_address\[7\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[7\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[6\] " "Net \"write_address\[6\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[6\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[5\] " "Net \"write_address\[5\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[5\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[4\] " "Net \"write_address\[4\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[4\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[3\] " "Net \"write_address\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[2\] " "Net \"write_address\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[1\] " "Net \"write_address\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[0\] " "Net \"write_address\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "we " "Net \"we\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "we" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 307 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[3\] " "Net \"data_In\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[2\] " "Net \"data_In\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[1\] " "Net \"data_In\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[0\] " "Net \"data_In\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304639 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1639075304639 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[18\] " "Net \"write_address\[18\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[18\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[17\] " "Net \"write_address\[17\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[17\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[16\] " "Net \"write_address\[16\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[16\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[15\] " "Net \"write_address\[15\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[15\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[14\] " "Net \"write_address\[14\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[14\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[13\] " "Net \"write_address\[13\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[13\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[12\] " "Net \"write_address\[12\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[12\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[11\] " "Net \"write_address\[11\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[11\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[10\] " "Net \"write_address\[10\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[10\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[9\] " "Net \"write_address\[9\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[9\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[8\] " "Net \"write_address\[8\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[8\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[7\] " "Net \"write_address\[7\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[7\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[6\] " "Net \"write_address\[6\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[6\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[5\] " "Net \"write_address\[5\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[5\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[4\] " "Net \"write_address\[4\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[4\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[3\] " "Net \"write_address\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[2\] " "Net \"write_address\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[1\] " "Net \"write_address\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[0\] " "Net \"write_address\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "we " "Net \"we\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "we" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 307 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[3\] " "Net \"data_In\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[2\] " "Net \"data_In\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[1\] " "Net \"data_In\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[0\] " "Net \"data_In\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304658 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1639075304658 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[18\] " "Net \"write_address\[18\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[18\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[17\] " "Net \"write_address\[17\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[17\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[16\] " "Net \"write_address\[16\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[16\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[15\] " "Net \"write_address\[15\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[15\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[14\] " "Net \"write_address\[14\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[14\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[13\] " "Net \"write_address\[13\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[13\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[12\] " "Net \"write_address\[12\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[12\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[11\] " "Net \"write_address\[11\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[11\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[10\] " "Net \"write_address\[10\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[10\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[9\] " "Net \"write_address\[9\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[9\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[8\] " "Net \"write_address\[8\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[8\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[7\] " "Net \"write_address\[7\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[7\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[6\] " "Net \"write_address\[6\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[6\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[5\] " "Net \"write_address\[5\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[5\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[4\] " "Net \"write_address\[4\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[4\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[3\] " "Net \"write_address\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[2\] " "Net \"write_address\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[1\] " "Net \"write_address\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[0\] " "Net \"write_address\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "we " "Net \"we\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "we" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 307 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[3\] " "Net \"data_In\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[2\] " "Net \"data_In\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[1\] " "Net \"data_In\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[0\] " "Net \"data_In\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304663 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1639075304663 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[18\] " "Net \"write_address\[18\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[18\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[17\] " "Net \"write_address\[17\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[17\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[16\] " "Net \"write_address\[16\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[16\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[15\] " "Net \"write_address\[15\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[15\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[14\] " "Net \"write_address\[14\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[14\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[13\] " "Net \"write_address\[13\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[13\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[12\] " "Net \"write_address\[12\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[12\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[11\] " "Net \"write_address\[11\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[11\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[10\] " "Net \"write_address\[10\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[10\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[9\] " "Net \"write_address\[9\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[9\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[8\] " "Net \"write_address\[8\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[8\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[7\] " "Net \"write_address\[7\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[7\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[6\] " "Net \"write_address\[6\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[6\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[5\] " "Net \"write_address\[5\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[5\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[4\] " "Net \"write_address\[4\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[4\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[3\] " "Net \"write_address\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[2\] " "Net \"write_address\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[1\] " "Net \"write_address\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[0\] " "Net \"write_address\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "we " "Net \"we\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "we" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 307 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[3\] " "Net \"data_In\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[2\] " "Net \"data_In\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[1\] " "Net \"data_In\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[0\] " "Net \"data_In\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304667 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1639075304667 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[18\] " "Net \"write_address\[18\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[18\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[17\] " "Net \"write_address\[17\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[17\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[16\] " "Net \"write_address\[16\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[16\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[15\] " "Net \"write_address\[15\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[15\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[14\] " "Net \"write_address\[14\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[14\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[13\] " "Net \"write_address\[13\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[13\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[12\] " "Net \"write_address\[12\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[12\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[11\] " "Net \"write_address\[11\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[11\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[10\] " "Net \"write_address\[10\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[10\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[9\] " "Net \"write_address\[9\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[9\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[8\] " "Net \"write_address\[8\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[8\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[7\] " "Net \"write_address\[7\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[7\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[6\] " "Net \"write_address\[6\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[6\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[5\] " "Net \"write_address\[5\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[5\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[4\] " "Net \"write_address\[4\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[4\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[3\] " "Net \"write_address\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[2\] " "Net \"write_address\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[1\] " "Net \"write_address\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[0\] " "Net \"write_address\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "we " "Net \"we\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "we" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 307 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[3\] " "Net \"data_In\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[2\] " "Net \"data_In\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[1\] " "Net \"data_In\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[0\] " "Net \"data_In\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075304672 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1639075304672 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[18\] " "Net \"write_address\[18\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[18\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[17\] " "Net \"write_address\[17\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[17\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[16\] " "Net \"write_address\[16\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[16\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[15\] " "Net \"write_address\[15\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[15\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[14\] " "Net \"write_address\[14\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[14\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[13\] " "Net \"write_address\[13\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[13\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[12\] " "Net \"write_address\[12\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[12\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[11\] " "Net \"write_address\[11\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[11\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[10\] " "Net \"write_address\[10\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[10\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[9\] " "Net \"write_address\[9\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[9\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[8\] " "Net \"write_address\[8\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[8\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[7\] " "Net \"write_address\[7\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[7\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[6\] " "Net \"write_address\[6\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[6\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[5\] " "Net \"write_address\[5\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[5\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[4\] " "Net \"write_address\[4\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[4\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[3\] " "Net \"write_address\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[2\] " "Net \"write_address\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[1\] " "Net \"write_address\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[0\] " "Net \"write_address\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "we " "Net \"we\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "we" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 307 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[3\] " "Net \"data_In\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[2\] " "Net \"data_In\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[1\] " "Net \"data_In\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[0\] " "Net \"data_In\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306083 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1639075306083 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[18\] " "Net \"write_address\[18\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[18\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[17\] " "Net \"write_address\[17\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[17\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[16\] " "Net \"write_address\[16\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[16\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[15\] " "Net \"write_address\[15\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[15\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[14\] " "Net \"write_address\[14\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[14\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[13\] " "Net \"write_address\[13\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[13\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[12\] " "Net \"write_address\[12\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[12\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[11\] " "Net \"write_address\[11\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[11\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[10\] " "Net \"write_address\[10\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[10\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[9\] " "Net \"write_address\[9\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[9\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[8\] " "Net \"write_address\[8\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[8\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[7\] " "Net \"write_address\[7\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[7\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[6\] " "Net \"write_address\[6\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[6\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[5\] " "Net \"write_address\[5\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[5\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[4\] " "Net \"write_address\[4\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[4\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[3\] " "Net \"write_address\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[2\] " "Net \"write_address\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[1\] " "Net \"write_address\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[0\] " "Net \"write_address\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "we " "Net \"we\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "we" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 307 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[3\] " "Net \"data_In\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[2\] " "Net \"data_In\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[1\] " "Net \"data_In\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[0\] " "Net \"data_In\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306102 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1639075306102 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[18\] " "Net \"write_address\[18\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[18\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[17\] " "Net \"write_address\[17\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[17\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[16\] " "Net \"write_address\[16\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[16\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[15\] " "Net \"write_address\[15\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[15\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[14\] " "Net \"write_address\[14\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[14\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[13\] " "Net \"write_address\[13\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[13\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[12\] " "Net \"write_address\[12\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[12\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[11\] " "Net \"write_address\[11\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[11\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[10\] " "Net \"write_address\[10\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[10\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[9\] " "Net \"write_address\[9\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[9\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[8\] " "Net \"write_address\[8\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[8\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[7\] " "Net \"write_address\[7\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[7\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[6\] " "Net \"write_address\[6\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[6\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[5\] " "Net \"write_address\[5\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[5\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[4\] " "Net \"write_address\[4\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[4\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[3\] " "Net \"write_address\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[2\] " "Net \"write_address\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[1\] " "Net \"write_address\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[0\] " "Net \"write_address\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "we " "Net \"we\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "we" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 307 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[3\] " "Net \"data_In\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[2\] " "Net \"data_In\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[1\] " "Net \"data_In\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[0\] " "Net \"data_In\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306110 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1639075306110 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[18\] " "Net \"write_address\[18\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[18\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[17\] " "Net \"write_address\[17\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[17\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[16\] " "Net \"write_address\[16\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[16\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[15\] " "Net \"write_address\[15\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[15\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[14\] " "Net \"write_address\[14\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[14\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[13\] " "Net \"write_address\[13\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[13\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[12\] " "Net \"write_address\[12\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[12\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[11\] " "Net \"write_address\[11\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[11\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[10\] " "Net \"write_address\[10\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[10\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[9\] " "Net \"write_address\[9\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[9\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[8\] " "Net \"write_address\[8\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[8\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[7\] " "Net \"write_address\[7\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[7\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[6\] " "Net \"write_address\[6\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[6\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[5\] " "Net \"write_address\[5\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[5\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[4\] " "Net \"write_address\[4\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[4\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[3\] " "Net \"write_address\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[2\] " "Net \"write_address\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[1\] " "Net \"write_address\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[0\] " "Net \"write_address\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "we " "Net \"we\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "we" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 307 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[3\] " "Net \"data_In\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[2\] " "Net \"data_In\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[1\] " "Net \"data_In\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[0\] " "Net \"data_In\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306119 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1639075306119 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[18\] " "Net \"write_address\[18\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[18\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[17\] " "Net \"write_address\[17\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[17\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[16\] " "Net \"write_address\[16\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[16\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[15\] " "Net \"write_address\[15\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[15\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[14\] " "Net \"write_address\[14\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[14\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[13\] " "Net \"write_address\[13\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[13\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[12\] " "Net \"write_address\[12\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[12\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[11\] " "Net \"write_address\[11\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[11\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[10\] " "Net \"write_address\[10\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[10\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[9\] " "Net \"write_address\[9\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[9\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[8\] " "Net \"write_address\[8\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[8\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[7\] " "Net \"write_address\[7\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[7\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[6\] " "Net \"write_address\[6\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[6\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[5\] " "Net \"write_address\[5\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[5\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[4\] " "Net \"write_address\[4\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[4\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[3\] " "Net \"write_address\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[2\] " "Net \"write_address\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[1\] " "Net \"write_address\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "write_address\[0\] " "Net \"write_address\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "write_address\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 306 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "we " "Net \"we\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "we" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 307 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[3\] " "Net \"data_In\[3\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[3\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[2\] " "Net \"data_In\[2\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[2\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[1\] " "Net \"data_In\[1\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[1\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_In\[0\] " "Net \"data_In\[0\]\" is missing source, defaulting to GND" {  } { { "finalproj.sv" "data_In\[0\]" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/finalproj.sv" 308 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1639075306129 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1639075306129 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1639075307402 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.09.12:41:55 Progress: Loading sld6f471c2a/alt_sld_fab_wrapper_hw.tcl " "2021.12.09.12:41:55 Progress: Loading sld6f471c2a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075315089 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075319969 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075320311 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075325321 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075325463 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075325648 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075325873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075325879 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075325881 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1639075326663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f471c2a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6f471c2a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6f471c2a/alt_sld_fab.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/ip/sld6f471c2a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075327223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075327223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075327460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075327460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075327510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075327510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075327621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075327621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075327746 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075327746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075327746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/ip/sld6f471c2a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639075327850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639075327850 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/finalproj.ram0_enemyship_drawRAM_41d0574e.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/finalproj.ram0_enemyship_drawRAM_41d0574e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1639075344222 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/finalproj.ram0_explosion_drawRAM_c18ba043.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/finalproj.ram0_explosion_drawRAM_c18ba043.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1639075344231 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 900 C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/finalproj.ram0_spaceship_drawRAM_eaa83b0b.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (900) in the Memory Initialization File \"C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/finalproj.ram0_spaceship_drawRAM_eaa83b0b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1639075344277 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 27750 C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/finalproj.ram0_boss_drawRAM_6827ab4d.hdl.mif " "Memory depth (32768) in the design file differs from memory depth (27750) in the Memory Initialization File \"C:/Users/12248/OneDrive/Documents/ece385/finalproj/db/finalproj.ram0_boss_drawRAM_6827ab4d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1639075344397 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "41 " "Found 41 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM3F\|mem " "RAM logic \"enemyship_drawRAM:eRAM3F\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM2F\|mem " "RAM logic \"enemyship_drawRAM:eRAM2F\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM1F\|mem " "RAM logic \"enemyship_drawRAM:eRAM1F\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM3F\|mem " "RAM logic \"explosion_drawRAM:exRAM3F\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM2F\|mem " "RAM logic \"explosion_drawRAM:exRAM2F\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM1F\|mem " "RAM logic \"explosion_drawRAM:exRAM1F\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM4S\|mem " "RAM logic \"explosion_drawRAM:exRAM4S\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM3S\|mem " "RAM logic \"explosion_drawRAM:exRAM3S\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM2S\|mem " "RAM logic \"explosion_drawRAM:exRAM2S\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM1S\|mem " "RAM logic \"explosion_drawRAM:exRAM1S\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM12\|mem " "RAM logic \"explosion_drawRAM:exRAM12\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM11\|mem " "RAM logic \"explosion_drawRAM:exRAM11\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM10\|mem " "RAM logic \"explosion_drawRAM:exRAM10\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM9\|mem " "RAM logic \"explosion_drawRAM:exRAM9\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM8\|mem " "RAM logic \"explosion_drawRAM:exRAM8\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM7\|mem " "RAM logic \"explosion_drawRAM:exRAM7\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM6\|mem " "RAM logic \"explosion_drawRAM:exRAM6\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM5\|mem " "RAM logic \"explosion_drawRAM:exRAM5\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM4\|mem " "RAM logic \"explosion_drawRAM:exRAM4\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM3\|mem " "RAM logic \"explosion_drawRAM:exRAM3\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM2\|mem " "RAM logic \"explosion_drawRAM:exRAM2\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "explosion_drawRAM:exRAM1\|mem " "RAM logic \"explosion_drawRAM:exRAM1\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "explosion_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/explosion_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM4S\|mem " "RAM logic \"enemyship_drawRAM:eRAM4S\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM3S\|mem " "RAM logic \"enemyship_drawRAM:eRAM3S\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM2S\|mem " "RAM logic \"enemyship_drawRAM:eRAM2S\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM1S\|mem " "RAM logic \"enemyship_drawRAM:eRAM1S\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM12\|mem " "RAM logic \"enemyship_drawRAM:eRAM12\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM11\|mem " "RAM logic \"enemyship_drawRAM:eRAM11\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM10\|mem " "RAM logic \"enemyship_drawRAM:eRAM10\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM9\|mem " "RAM logic \"enemyship_drawRAM:eRAM9\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM8\|mem " "RAM logic \"enemyship_drawRAM:eRAM8\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM7\|mem " "RAM logic \"enemyship_drawRAM:eRAM7\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM6\|mem " "RAM logic \"enemyship_drawRAM:eRAM6\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM5\|mem " "RAM logic \"enemyship_drawRAM:eRAM5\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM4\|mem " "RAM logic \"enemyship_drawRAM:eRAM4\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM3\|mem " "RAM logic \"enemyship_drawRAM:eRAM3\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM2\|mem " "RAM logic \"enemyship_drawRAM:eRAM2\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "enemyship_drawRAM:eRAM1\|mem " "RAM logic \"enemyship_drawRAM:eRAM1\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "enemyship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/enemyship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "spaceship_drawRAM:spRAM\|mem " "RAM logic \"spaceship_drawRAM:spRAM\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "spaceship_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/spaceship_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "boss_drawRAM:bRAM\|mem " "RAM logic \"boss_drawRAM:bRAM\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "boss_drawRAM.sv" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/boss_drawRAM.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1639075344574 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"labfinal_soc:u0\|labfinal_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "labfinal_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/12248/OneDrive/Documents/ece385/finalproj/labfinal_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639075344574 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1639075344574 ""}
