m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Bryan/Documents/Projects/VHDL/maps/imp/quartus/simulation/modelsim
Ealtera_fifo
Z1 w1523887369
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/Bryan/Documents/Projects/VHDL/maps/imp/quartus/altera_fifo.vhd
Z5 FC:/Users/Bryan/Documents/Projects/VHDL/maps/imp/quartus/altera_fifo.vhd
l0
L43
VZAN^Xfk`b8W:cOj87V]lO1
!s100 8GYac_mGEbNQQ]0d>M4Dg2
Z6 OV;C;10.5b;63
31
Z7 !s110 1526601510
!i10b 1
Z8 !s108 1526601510.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Bryan/Documents/Projects/VHDL/maps/imp/quartus/altera_fifo.vhd|
Z10 !s107 C:/Users/Bryan/Documents/Projects/VHDL/maps/imp/quartus/altera_fifo.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Asyn
R2
R3
DEx4 work 11 altera_fifo 0 22 ZAN^Xfk`b8W:cOj87V]lO1
l95
L59
Vd4bVB=RAFTS8zW?YEULY`0
!s100 :NZ0V5=D_dWN?f2RF4H<j1
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Emaps_top
Z13 w1526600970
Z14 DPx4 work 11 reg_map_pkg 0 22 3kjc;[1FQ^SofE_6[zjOA2
Z15 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z16 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R3
R2
Z17 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R0
Z18 8C:/Users/Bryan/Documents/Projects/VHDL/maps/src/maps_top.vhd
Z19 FC:/Users/Bryan/Documents/Projects/VHDL/maps/src/maps_top.vhd
l0
L34
V<bLM2nTlH1lkB;oTMWe[O2
!s100 6=<RQaK]B]80X<XSG<Y<30
R6
31
R7
!i10b 1
R8
Z20 !s90 -reportprogress|300|-93|-work|work|C:/Users/Bryan/Documents/Projects/VHDL/maps/src/maps_top.vhd|
Z21 !s107 C:/Users/Bryan/Documents/Projects/VHDL/maps/src/maps_top.vhd|
!i113 1
R11
R12
Artl
R14
R15
R16
R3
R2
R17
DEx4 work 8 maps_top 0 22 <bLM2nTlH1lkB;oTMWe[O2
l191
L66
VJ1R>ci`Mizk6=5GCd73aO3
!s100 dR6MULoWQB0`8^Ji:B4PE1
R6
31
R7
!i10b 1
R8
R20
R21
!i113 1
R11
R12
Emaps_top_tb
Z22 w1526601375
R15
R16
R3
R2
R17
R0
Z23 8C:/Users/Bryan/Documents/Projects/VHDL/maps/imp/quartus/../../sim/tb_src/maps_top_tb.vhd
Z24 FC:/Users/Bryan/Documents/Projects/VHDL/maps/imp/quartus/../../sim/tb_src/maps_top_tb.vhd
l0
L11
VLDB4eX?Z:SBn]Zj2OzFVJ1
!s100 IG^oXjXcP=aB9=m;OFKPO3
R6
31
R7
!i10b 1
R8
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/Bryan/Documents/Projects/VHDL/maps/imp/quartus/../../sim/tb_src/maps_top_tb.vhd|
Z26 !s107 C:/Users/Bryan/Documents/Projects/VHDL/maps/imp/quartus/../../sim/tb_src/maps_top_tb.vhd|
!i113 1
R11
R12
Artl_tb
R15
R16
R3
R2
R17
DEx4 work 11 maps_top_tb 0 22 LDB4eX?Z:SBn]Zj2OzFVJ1
l81
L14
VGeE6R1?429A60HT^:f=7k1
!s100 `TiI[92fVYNB6<7WTkKCN2
R6
31
R7
!i10b 1
R8
R25
R26
!i113 1
R11
R12
Ereg_map
Z27 w1525617369
R14
R15
R16
R3
R2
R17
R0
Z28 8C:/Users/Bryan/Documents/Projects/VHDL/maps/src/reg_map.vhd
Z29 FC:/Users/Bryan/Documents/Projects/VHDL/maps/src/reg_map.vhd
l0
L34
Vi]8b_P9Wjk^jG^U8m[<SJ0
!s100 b1@>cd9XclCzRN`LQBTT@3
R6
31
R7
!i10b 1
R8
Z30 !s90 -reportprogress|300|-93|-work|work|C:/Users/Bryan/Documents/Projects/VHDL/maps/src/reg_map.vhd|
Z31 !s107 C:/Users/Bryan/Documents/Projects/VHDL/maps/src/reg_map.vhd|
!i113 1
R11
R12
Artl
R14
R15
R16
R3
R2
R17
DEx4 work 7 reg_map 0 22 i]8b_P9Wjk^jG^U8m[<SJ0
l59
L52
VP[2Ag_7VDza<:m8U0=gD^2
!s100 nkUO=nLgRCz^UKdza1H;c2
R6
31
R7
!i10b 1
R8
R30
R31
!i113 1
R11
R12
Preg_map_pkg
R15
R16
R3
R2
R17
Z32 w1526600762
R0
Z33 8C:/Users/Bryan/Documents/Projects/VHDL/maps/src/reg_map_pkg.vhd
Z34 FC:/Users/Bryan/Documents/Projects/VHDL/maps/src/reg_map_pkg.vhd
l0
L31
V3kjc;[1FQ^SofE_6[zjOA2
!s100 [mo_hbcng_dl]T8nSG`bc1
R6
31
R7
!i10b 1
R8
Z35 !s90 -reportprogress|300|-93|-work|work|C:/Users/Bryan/Documents/Projects/VHDL/maps/src/reg_map_pkg.vhd|
Z36 !s107 C:/Users/Bryan/Documents/Projects/VHDL/maps/src/reg_map_pkg.vhd|
!i113 1
R11
R12
Bbody
R14
R15
R16
R3
R2
R17
l0
L65
Vh_RZg6d0m4M1B;96@eO1P1
!s100 :Ol<Q5?<J<TM7d:XeN>0_2
R6
31
R7
!i10b 1
R8
R35
R36
!i113 1
R11
R12
Espi_if_blk
Z37 w1525401104
R14
R15
R16
R3
R2
R17
R0
Z38 8C:/Users/Bryan/Documents/Projects/VHDL/maps/src/spi_if_blk.vhd
Z39 FC:/Users/Bryan/Documents/Projects/VHDL/maps/src/spi_if_blk.vhd
l0
L37
VJ;WV7b0U:zS=3FgR9hT[31
!s100 ONfN0gVAhO7jNNRg^GQ;c1
R6
31
R7
!i10b 1
R8
Z40 !s90 -reportprogress|300|-93|-work|work|C:/Users/Bryan/Documents/Projects/VHDL/maps/src/spi_if_blk.vhd|
Z41 !s107 C:/Users/Bryan/Documents/Projects/VHDL/maps/src/spi_if_blk.vhd|
!i113 1
R11
R12
Artl
R14
R15
R16
R3
R2
R17
DEx4 work 10 spi_if_blk 0 22 J;WV7b0U:zS=3FgR9hT[31
l115
L61
V2QOaYlP<0ho`c2G;AVa5d0
!s100 7Yf7@75XAKJOC`Z2LkZQm3
R6
31
R7
!i10b 1
R8
R40
R41
!i113 1
R11
R12
Euart_ctrl
Z42 w1526566630
R14
R15
R16
R3
R2
R17
R0
Z43 8C:/Users/Bryan/Documents/Projects/VHDL/maps/src/uart_ctrl.vhd
Z44 FC:/Users/Bryan/Documents/Projects/VHDL/maps/src/uart_ctrl.vhd
l0
L37
VG0YM;_9KViZi]hH=mV^oo2
!s100 6YzOc0E6IPfd[^nL4X@U?1
R6
31
R7
!i10b 1
R8
Z45 !s90 -reportprogress|300|-93|-work|work|C:/Users/Bryan/Documents/Projects/VHDL/maps/src/uart_ctrl.vhd|
Z46 !s107 C:/Users/Bryan/Documents/Projects/VHDL/maps/src/uart_ctrl.vhd|
!i113 1
R11
R12
Artl
R14
R15
R16
R3
R2
R17
DEx4 work 9 uart_ctrl 0 22 G0YM;_9KViZi]hH=mV^oo2
l151
L60
VO@k2F5acKh:05GDYhz:g03
!s100 LVbf]X[nS7e[VoWc@OXkC0
R6
31
R7
!i10b 1
R8
R45
R46
!i113 1
R11
R12
Euart_fifo
Z47 w1525551552
R2
R3
R0
Z48 8C:/Users/Bryan/Documents/Projects/VHDL/maps/imp/quartus/uart_fifo.vhd
Z49 FC:/Users/Bryan/Documents/Projects/VHDL/maps/imp/quartus/uart_fifo.vhd
l0
L43
V;CjIEF^FGl7kagTo2[5b_0
!s100 jZLC>:J>VMe257ZQVXQ>O3
R6
31
R7
!i10b 1
R8
Z50 !s90 -reportprogress|300|-93|-work|work|C:/Users/Bryan/Documents/Projects/VHDL/maps/imp/quartus/uart_fifo.vhd|
Z51 !s107 C:/Users/Bryan/Documents/Projects/VHDL/maps/imp/quartus/uart_fifo.vhd|
!i113 1
R11
R12
Asyn
R2
R3
DEx4 work 9 uart_fifo 0 22 ;CjIEF^FGl7kagTo2[5b_0
l92
L58
V`z4^Q>;c1Q>>iL<``HzI73
!s100 UR;1M7HC;AV`n5YF>@`cn3
R6
31
R7
!i10b 1
R8
R50
R51
!i113 1
R11
R12
Euart_rx
Z52 w1525224590
R17
R2
R3
R0
Z53 8C:/Users/Bryan/Documents/Projects/VHDL/maps/src/uart_rx.vhd
Z54 FC:/Users/Bryan/Documents/Projects/VHDL/maps/src/uart_rx.vhd
l0
L18
VLcS8OlZ7;<d@0]kAGL<eP2
!s100 J9<HR3jg2MWmejEPlVRI60
R6
31
R7
!i10b 1
R8
Z55 !s90 -reportprogress|300|-93|-work|work|C:/Users/Bryan/Documents/Projects/VHDL/maps/src/uart_rx.vhd|
Z56 !s107 C:/Users/Bryan/Documents/Projects/VHDL/maps/src/uart_rx.vhd|
!i113 1
R11
R12
Artl
R17
R2
R3
DEx4 work 7 uart_rx 0 22 LcS8OlZ7;<d@0]kAGL<eP2
l45
L31
V2iP?M;FdYl1^c`>N;Qb3z3
!s100 E9I2F?kojcME;W@bzKb^c3
R6
31
R7
!i10b 1
R8
R55
R56
!i113 1
R11
R12
Euart_tx
Z57 w1525229208
R17
R2
R3
R0
Z58 8C:/Users/Bryan/Documents/Projects/VHDL/maps/src/uart_tx.vhd
Z59 FC:/Users/Bryan/Documents/Projects/VHDL/maps/src/uart_tx.vhd
l0
L18
V?S97VPFgcEUakXAW:mP^S3
!s100 D[D=?zKdFnSO^iGBK>i7K0
R6
31
R7
!i10b 1
R8
Z60 !s90 -reportprogress|300|-93|-work|work|C:/Users/Bryan/Documents/Projects/VHDL/maps/src/uart_tx.vhd|
Z61 !s107 C:/Users/Bryan/Documents/Projects/VHDL/maps/src/uart_tx.vhd|
!i113 1
R11
R12
Artl
R17
R2
R3
DEx4 work 7 uart_tx 0 22 ?S97VPFgcEUakXAW:mP^S3
l44
L33
Vj:eZVgBm@;OM]U5e:@j9i3
!s100 AONj6VLL>71a2O5`ZV:]g3
R6
31
R7
!i10b 1
R8
R60
R61
!i113 1
R11
R12
