(footprint "EIA3216" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (descr "Generic EIA 3216 (1206) polarized tantalum capacitor")
  (fp_text reference "REF**" (at 0 -1.143) (layer "F.SilkS")
    (effects (font (size 0.48768 0.48768) (thickness 0.12192)) (justify bottom))
    (tstamp 153169ce-9fac-4868-bc4e-e1381c5bb726)
  )
  (fp_text value ">VALUE" (at 0 1.143) (layer "F.Fab")
    (effects (font (size 0.48768 0.48768) (thickness 0.12192)) (justify top))
    (tstamp b121f1ff-8472-460b-ab2d-5110ddd1ca28)
  )
  (fp_line (start 2.413 -0.762) (end 2.413 0.762) (layer "F.SilkS") (width 0.2032) (tstamp 0d095387-710d-4633-a6c3-04eab60b585a))
  (fp_line (start -2.286 0.9906) (end -2.286 -0.9906) (layer "F.CrtYd") (width 0.0508) (tstamp 19515fa4-c166-4b6e-837d-c01a89e98000))
  (fp_line (start -2.286 -0.9906) (end 2.286 -0.9906) (layer "F.CrtYd") (width 0.0508) (tstamp 5099f397-6fe7-454f-899c-34e2b5f22ca7))
  (fp_line (start 2.286 -0.9906) (end 2.286 0.9906) (layer "F.CrtYd") (width 0.0508) (tstamp 6474aa6c-825c-4f0f-9938-759b68df02a5))
  (fp_line (start 2.286 0.9906) (end -2.286 0.9906) (layer "F.CrtYd") (width 0.0508) (tstamp f48f1d12-9008-4743-81e2-bdec45db64a1))
  (fp_line (start -1 1.2) (end -2.5 1.2) (layer "F.Fab") (width 0.2032) (tstamp 2276ec6c-cdcc-4369-86b4-8267d991001e))
  (fp_line (start 2.1 -1.2) (end 1 -1.2) (layer "F.Fab") (width 0.2032) (tstamp 23345f3e-d08d-4834-b1dc-64de02569916))
  (fp_line (start -2.5 1.2) (end -2.5 -1.2) (layer "F.Fab") (width 0.2032) (tstamp 29987966-1d19-4068-93f6-a61cdfb40ffa))
  (fp_line (start -2.5 -1.2) (end -1 -1.2) (layer "F.Fab") (width 0.2032) (tstamp 6ba19f6c-fa3a-4bf3-8c57-119de0f02b65))
  (fp_line (start 2.5 0.8) (end 2.5 -0.8) (layer "F.Fab") (width 0.2032) (tstamp 799d9f4a-bb6b-44d5-9f4c-3a30db59943d))
  (fp_line (start 1 1.2) (end 2.1 1.2) (layer "F.Fab") (width 0.2032) (tstamp 9f95f1fc-aa31-4ce6-996a-4b385731d8eb))
  (fp_line (start 2.1 1.2) (end 2.5 0.8) (layer "F.Fab") (width 0.2032) (tstamp ab0ea55a-63b3-4ece-836d-2844713a821f))
  (fp_line (start 2.5 -0.8) (end 2.1 -1.2) (layer "F.Fab") (width 0.2032) (tstamp c220da05-2a98-47be-9327-0c73c5263c41))
  (pad "+" smd rect (at 1.4 0 90) (size 1.6 1.4) (layers "F.Cu" "F.Paste" "F.Mask")
    (solder_mask_margin 0.1016) (tstamp a12b751e-ae7a-468c-af3d-31ed4d501b01))
  (pad "-" smd rect (at -1.4 0 90) (size 1.6 1.4) (layers "F.Cu" "F.Paste" "F.Mask")
    (solder_mask_margin 0.1016) (tstamp ea7c53f9-3aa8-4198-9879-de95a5257915))
)
