# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ControlUnit.srcs/sources_1/new/CU_RAMAddressController.vhd" \
"../../../../ControlUnit.srcs/sim_1/new/CU_RAMAddressController_SIM.vhd" \

# Do not sort compile order
nosort
