set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[30]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[26]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[16]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[22]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[18]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[0]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[2]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[4]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[6]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[8]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[9]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[12]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[14]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[20]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[24]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[28]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[31]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[27]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[23]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[7]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[29]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[10]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[11]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[1]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[3]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[5]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[13]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[15]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[17]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[19]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[21]}]
set_property MARK_DEBUG false [get_nets {BUFFER_INST/U13/cnt[25]}]
set_property MARK_DEBUG true [get_nets CORE_BD/core_wrapper_i/core_i/clk_wiz_1/locked]
set_property MARK_DEBUG true [get_nets CORE_BD/core_wrapper_i/core_i/clk_wiz_1/reset]
set_property MARK_DEBUG true [get_nets CORE_BD/core_wrapper_i/core_i/rst_clk_wiz_1_100M/mb_debug_sys_rst]
set_property MARK_DEBUG true [get_nets CORE_BD/core_wrapper_i/core_i/rst_clk_wiz_1_100M/mb_reset]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/rst_clk_wiz_1_100M/bus_struct_reset[0]}]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/rst_clk_wiz_1_100M/interconnect_aresetn[0]}]
set_property MARK_DEBUG false [get_nets CORE_BD/core_wrapper_i/core_i/rst_clk_wiz_1_100M/slowest_sync_clk]
set_property MARK_DEBUG false [get_nets {CORE_BD/core_wrapper_i/core_i/rst_clk_wiz_1_100M/peripheral_aresetn[0]}]
set_property MARK_DEBUG false [get_nets CORE_BD/core_wrapper_i/core_i/clk_wiz_1/clk_out3]
set_property MARK_DEBUG false [get_nets CORE_BD/core_wrapper_i/core_i/clk_wiz_1/clk_out2]
set_property MARK_DEBUG false [get_nets CORE_BD/core_wrapper_i/core_i/clk_wiz_1/clk_in1]
set_property MARK_DEBUG false [get_nets CORE_BD/core_wrapper_i/core_i/clk_wiz_1/clk_out1]
set_property MARK_DEBUG false [get_nets CORE_BD/core_wrapper_i/core_i/rst_clk_wiz_1_100M/dcm_locked]
set_property MARK_DEBUG true [get_nets {CORE_BD/core_wrapper_i/core_i/ARESETN[0]}]
set_property MARK_DEBUG true [get_nets CORE_BD/core_wrapper_i/core_i/rst_clk_wiz_1_100M_bus_struct_reset]
set_property MARK_DEBUG true [get_nets CORE_BD/core_wrapper_i/core_i/interconnect_aresetn]
set_property MARK_DEBUG false [get_nets CORE_BD/core_wrapper_i/core_i/MCU/microblaze_0/Reset]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list CORE_BD/core_wrapper_i/n_486_core_i]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {CORE_BD/core_wrapper_i/core_i/ARESETN[0]}]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list CORE_BD/core_wrapper_i/core_i/MCU/Dbg_Clk]]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list CORE_BD/core_wrapper_i/core_i/rst_clk_wiz_1_100M/mb_debug_sys_rst]]
create_debug_core u_ila_2 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list CORE_BD/core_wrapper_i/core_i/clk_wiz_1/U0/clkfbout_buf_core_clk_wiz_1_0]]
set_property port_width 1 [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list CORE_BD/core_wrapper_i/core_i/clk_wiz_1/locked]]
create_debug_core u_ila_3 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_3]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_3]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
set_property port_width 1 [get_debug_ports u_ila_3/clk]
connect_debug_port u_ila_3/clk [get_nets [list CORE_BD/core_wrapper_i/core_i/clk_in1]]
set_property port_width 1 [get_debug_ports u_ila_3/probe0]
connect_debug_port u_ila_3/probe0 [get_nets [list CORE_BD/core_wrapper_i/core_i/clk_wiz_1/reset]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list CORE_BD/core_wrapper_i/core_i/interconnect_aresetn]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list CORE_BD/core_wrapper_i/core_i/rst_clk_wiz_1_100M/mb_reset]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list CORE_BD/core_wrapper_i/core_i/rst_clk_wiz_1_100M_bus_struct_reset]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_n_486_core_i]
