

================================================================
== Vitis HLS Report for 'huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_657_5'
================================================================
* Date:           Tue Jun 18 12:24:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.284 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_657_5  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%size_1 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 4 'alloca' 'size_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%code_2_in = alloca i32 1"   --->   Operation 5 'alloca' 'code_2_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln652_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln652"   --->   Operation 6 'read' 'zext_ln652_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln649_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln649"   --->   Operation 7 'read' 'zext_ln649_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%code_4_reload_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %code_4_reload"   --->   Operation 8 'read' 'code_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln652_cast = zext i5 %zext_ln652_read"   --->   Operation 9 'zext' 'zext_ln652_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln649_cast = zext i5 %zext_ln649_read"   --->   Operation 10 'zext' 'zext_ln649_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i31 %code_4_reload_read, i31 %code_2_in"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 %zext_ln649_cast, i32 %size_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 12 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %do.cond25"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%size = load i32 %size_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:660]   --->   Operation 14 'load' 'size' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%code_2_in_load = load i31 %code_2_in" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 15 'load' 'code_2_in_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln628 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 16 'specpipeline' 'specpipeline_ln628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln657 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [benchmarks/chstone/jpeg/src/jpeg_decode.c:657]   --->   Operation 17 'specloopname' 'specloopname_ln657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%code = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %code_2_in_load, i1 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:659]   --->   Operation 18 'bitconcatenate' 'code' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln628 = shl i31 %code_2_in_load, i31 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 19 'shl' 'shl_ln628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.14ns)   --->   "%size_4 = add i32 %size, i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:660]   --->   Operation 20 'add' 'size_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.14ns)   --->   "%icmp_ln661 = icmp_eq  i32 %zext_ln652_cast, i32 %size_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:661]   --->   Operation 21 'icmp' 'icmp_ln661' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln628 = store i31 %shl_ln628, i31 %code_2_in" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 22 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 %size_4, i32 %size_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 23 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln661 = br i1 %icmp_ln661, void %do.cond25, void %do.end29.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:661]   --->   Operation 24 'br' 'br_ln661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln659 = store i32 %code, i32 %p_out" [benchmarks/chstone/jpeg/src/jpeg_decode.c:659]   --->   Operation 25 'store' 'store_ln659' <Predicate = (icmp_ln661)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln661)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 31 bit ('code_2_in') [6]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of variable 'code_4_reload_read' on local variable 'code_2_in' [12]  (0.460 ns)

 <State 2>: 2.284ns
The critical path consists of the following:
	'load' operation 32 bit ('size', benchmarks/chstone/jpeg/src/jpeg_decode.c:660) on local variable 'size', benchmarks/chstone/jpeg/src/jpeg_decode.c:628 [16]  (0.000 ns)
	'add' operation 32 bit ('size', benchmarks/chstone/jpeg/src/jpeg_decode.c:660) [22]  (1.142 ns)
	'icmp' operation 1 bit ('icmp_ln661', benchmarks/chstone/jpeg/src/jpeg_decode.c:661) [23]  (1.142 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
