{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540569142133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540569142137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 11:52:22 2018 " "Processing started: Fri Oct 26 11:52:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540569142137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540569142137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540569142137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540569142612 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540569142612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder16Bits-behavior " "Found design unit 1: Adder16Bits-behavior" {  } { { "Adder16Bits.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/Adder16Bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154727 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder16Bits " "Found entity 1: Adder16Bits" {  } { { "Adder16Bits.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/Adder16Bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540569154727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtractor-behavior " "Found design unit 1: Subtractor-behavior" {  } { { "Subtractor.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/Subtractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154731 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "Subtractor.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/Subtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540569154731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDPort-behavior " "Found design unit 1: ANDPort-behavior" {  } { { "ANDPort.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/ANDPort.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154734 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANDPort " "Found entity 1: ANDPort" {  } { { "ANDPort.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/ANDPort.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540569154734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOTPort-behavior " "Found design unit 1: NOTPort-behavior" {  } { { "NOTPort.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/NOTPort.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154737 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOTPort " "Found entity 1: NOTPort" {  } { { "NOTPort.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/NOTPort.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540569154737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORPort-behavior " "Found design unit 1: ORPort-behavior" {  } { { "ORPort.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/ORPort.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154740 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORPort " "Found entity 1: ORPort" {  } { { "ORPort.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/ORPort.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540569154740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xorport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XORPort-behavior " "Found design unit 1: XORPort-behavior" {  } { { "XORPort.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/XORPort.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154743 ""} { "Info" "ISGN_ENTITY_NAME" "1 XORPort " "Found entity 1: XORPort" {  } { { "XORPort.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/XORPort.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540569154743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154747 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540569154747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nandport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nandport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NANDPort-behavior " "Found design unit 1: NANDPort-behavior" {  } { { "NANDPort.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/NANDPort.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154750 ""} { "Info" "ISGN_ENTITY_NAME" "1 NANDPort " "Found entity 1: NANDPort" {  } { { "NANDPort.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/NANDPort.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540569154750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file norport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NORPort-behavior " "Found design unit 1: NORPort-behavior" {  } { { "NORPort.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/NORPort.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154753 ""} { "Info" "ISGN_ENTITY_NAME" "1 NORPort " "Found entity 1: NORPort" {  } { { "NORPort.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/NORPort.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540569154753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "themultiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file themultiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TheMultiplexador-behavior " "Found design unit 1: TheMultiplexador-behavior" {  } { { "TheMultiplexador.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/TheMultiplexador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154755 ""} { "Info" "ISGN_ENTITY_NAME" "1 TheMultiplexador " "Found entity 1: TheMultiplexador" {  } { { "TheMultiplexador.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/TheMultiplexador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540569154755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftdir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftdir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftDir-behavior " "Found design unit 1: ShiftDir-behavior" {  } { { "ShiftDir.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/ShiftDir.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154758 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftDir " "Found entity 1: ShiftDir" {  } { { "ShiftDir.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/ShiftDir.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540569154758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftesq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftesq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftEsq-behavior " "Found design unit 1: ShiftEsq-behavior" {  } { { "ShiftEsq.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/ShiftEsq.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154762 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftEsq " "Found entity 1: ShiftEsq" {  } { { "ShiftEsq.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/ShiftEsq.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540569154762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540569154762 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_RANGE_CONSTRAINT_IN_EXPRESSION" "ULA.vhd(111) " "VHDL error at ULA.vhd(111): illegal range constraint in expression" {  } { { "ULA.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/ULA.vhd" 111 0 0 } }  } 0 10368 "VHDL error at %1!s!: illegal range constraint in expression" 0 0 "Analysis & Synthesis" 0 -1 1540569154763 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_A_TYPE" "ULAOP ULA.vhd(111) " "VHDL error at ULA.vhd(111): ULAOP type is used but not declared" {  } { { "ULA.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/ULA.vhd" 111 0 0 } }  } 0 10479 "VHDL error at %2!s!: %1!s! type is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1540569154763 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "SaidaULA ULA.vhd(111) " "VHDL Interface Declaration error in ULA.vhd(111): interface object \"SaidaULA\" of mode out cannot be read. Change object mode to buffer." {  } { { "ULA.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/ULA.vhd" 111 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1540569154787 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "Choice in SaidaULA out ULA.vhd(111) " "VHDL error at ULA.vhd(111): actual port \"SaidaULA\" of mode \"out\" cannot be associated with formal port \"Choice\" of mode \"in\"" {  } { { "ULA.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/ULA.vhd" 111 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540569154788 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "SaidaULA ULA.vhd(111) " "VHDL error at ULA.vhd(111): can't read value of interface object \"SaidaULA\" of mode OUT" {  } { { "ULA.vhd" "" { Text "C:/Joshua/AOC/LAB/lab_vhdl_JoshuaKookHoPereira-LuisHenriqueMatosSales_aoc2018/Componentes/ULA/ULA.vhd" 111 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Analysis & Synthesis" 0 -1 1540569154788 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "763 " "Peak virtual memory: 763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540569154916 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 26 11:52:34 2018 " "Processing ended: Fri Oct 26 11:52:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540569154916 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540569154916 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540569154916 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540569154916 ""}
