PPA Report for pipelined_adder.v (Module: pipelined_adder)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 12
FF Count: 54
IO Count: 31
Cell Count: 147

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 670.69 MHz
Reg-to-Reg Critical Path Delay: 1.302 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
