Information: Updating design information... (UID-85)
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : IIR_filter_LA
Version: O-2018.06-SP4
Date   : Wed Nov 17 15:40:21 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: B0[11] (input port clocked by myCLOCK)
  Endpoint: ROUT/b_reg[13]
            (rising edge-triggered flip-flop clocked by myCLOCK)
  Path Group: myCLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  IIR_filter_LA      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock myCLOCK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.50       0.50 f
  B0[11] (in)                                             0.00       0.50 f
  M3/IN2[11] (multiplier_Nin115_Nin213_1)                 0.00       0.50 f
  M3/mult_20/b[11] (multiplier_Nin115_Nin213_1_DW_mult_tc_2)
                                                          0.00       0.50 f
  M3/mult_20/U892/ZN (XNOR2_X1)                           0.08       0.58 r
  M3/mult_20/U719/ZN (INV_X1)                             0.03       0.61 f
  M3/mult_20/U717/ZN (NAND2_X1)                           0.03       0.64 r
  M3/mult_20/U769/ZN (NAND2_X2)                           0.05       0.68 f
  M3/mult_20/U689/ZN (INV_X1)                             0.03       0.71 r
  M3/mult_20/U709/ZN (NAND2_X1)                           0.03       0.74 f
  M3/mult_20/U801/ZN (NAND2_X1)                           0.03       0.77 r
  M3/mult_20/U802/ZN (NAND2_X1)                           0.04       0.80 f
  M3/mult_20/U806/ZN (NAND2_X1)                           0.04       0.84 r
  M3/mult_20/U1048/ZN (NAND3_X1)                          0.05       0.89 f
  M3/mult_20/U832/ZN (XNOR2_X1)                           0.07       0.96 f
  M3/mult_20/U871/ZN (XNOR2_X1)                           0.06       1.02 f
  M3/mult_20/U865/ZN (XNOR2_X1)                           0.06       1.08 f
  M3/mult_20/U902/ZN (NOR2_X1)                            0.05       1.13 r
  M3/mult_20/U911/ZN (OAI21_X1)                           0.03       1.16 f
  M3/mult_20/U909/ZN (AOI21_X1)                           0.05       1.21 r
  M3/mult_20/U910/ZN (OAI21_X1)                           0.04       1.25 f
  M3/mult_20/U727/Z (BUF_X1)                              0.05       1.30 f
  M3/mult_20/U1413/ZN (AOI21_X1)                          0.05       1.35 r
  M3/mult_20/U1084/ZN (XNOR2_X1)                          0.06       1.41 r
  M3/mult_20/product[21] (multiplier_Nin115_Nin213_1_DW_mult_tc_2)
                                                          0.00       1.41 r
  M3/MULT[21] (multiplier_Nin115_Nin213_1)                0.00       1.41 r
  A4/IN1[8] (adder_0)                                     0.00       1.41 r
  A4/add_17/A[8] (adder_0_DW01_add_2)                     0.00       1.41 r
  A4/add_17/U154/ZN (NOR2_X1)                             0.03       1.44 f
  A4/add_17/U178/ZN (NOR2_X1)                             0.05       1.50 r
  A4/add_17/U179/ZN (NAND2_X1)                            0.04       1.53 f
  A4/add_17/U166/ZN (OAI21_X1)                            0.06       1.59 r
  A4/add_17/U168/ZN (AOI21_X1)                            0.04       1.63 f
  A4/add_17/U240/ZN (XNOR2_X1)                            0.06       1.68 f
  A4/add_17/SUM[14] (adder_0_DW01_add_2)                  0.00       1.68 f
  A4/SUM[14] (adder_0)                                    0.00       1.68 f
  ROUT/a[13] (reg_N14_0)                                  0.00       1.68 f
  ROUT/U36/ZN (NAND2_X1)                                  0.03       1.71 r
  ROUT/U11/ZN (NAND2_X1)                                  0.02       1.74 f
  ROUT/b_reg[13]/D (DFFR_X2)                              0.01       1.74 f
  data arrival time                                                  1.74

  clock myCLOCK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  ROUT/b_reg[13]/CK (DFFR_X2)                             0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.86


1
