----------------------------------------------------------------------------- 
-- Altera DSP Builder Advanced Flow Tools Release Version 13.1
-- Quartus II development tool and MATLAB/Simulink Interface
-- 
-- Legal Notice: Copyright 2013 Altera Corporation.  All rights reserved.    
-- Your use of  Altera  Corporation's design tools,  logic functions and other 
-- software and tools,  and its AMPP  partner logic functions, and  any output 
-- files  any of the  foregoing  device programming or simulation files),  and 
-- any associated  documentation or information are expressly subject  to  the 
-- terms and conditions  of the Altera Program License Subscription Agreement, 
-- Altera  MegaCore  Function  License  Agreement, or other applicable license 
-- agreement,  including,  without limitation,  that your use  is for the sole 
-- purpose of  programming  logic  devices  manufactured by Altera and sold by 
-- Altera or its authorized  distributors.  Please  refer  to  the  applicable 
-- agreement for further details.
----------------------------------------------------------------------------- 

-- VHDL created from fp_atan_double_s5
-- VHDL created on Thu Apr 18 10:19:34 2013


library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;
use IEEE.MATH_REAL.all;
use std.TextIO.all;
use work.dspba_library_package.all;

LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
LIBRARY lpm;
USE lpm.lpm_components.all;

entity fp_atan_double_s5 is
    port (
        a : in std_logic_vector(63 downto 0);
        en : in std_logic_vector(0 downto 0);
        q : out std_logic_vector(63 downto 0);
        clk : in std_logic;
        areset : in std_logic
        );
end;

architecture normal of fp_atan_double_s5 is

    attribute altera_attribute : string;
    attribute altera_attribute of normal : architecture is "-name NOT_GATE_PUSH_BACK OFF; -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ON; -name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410";

    signal GND_q : std_logic_vector (0 downto 0);
    signal VCC_q : std_logic_vector (0 downto 0);
    signal cstAllOWE_uid9_fpArctanXTest_q : std_logic_vector (10 downto 0);
    signal cstAllZWF_uid10_fpArctanXTest_q : std_logic_vector (51 downto 0);
    signal cstNaNWF_uid11_fpArctanXTest_q : std_logic_vector (51 downto 0);
    signal cstAllZWE_uid12_fpArctanXTest_q : std_logic_vector (10 downto 0);
    signal cstBias_uid13_fpArctanXTest_q : std_logic_vector (10 downto 0);
    signal cstBiasM1_uid14_fpArctanXTest_q : std_logic_vector (10 downto 0);
    signal cstBiasMWF_uid16_fpArctanXTest_q : std_logic_vector (10 downto 0);
    signal cstWFP2_uid17_fpArctanXTest_q : std_logic_vector (10 downto 0);
    signal piO2_uid38_fpArctanXTest_q : std_logic_vector (54 downto 0);
    signal piO4_uid39_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal sCst_uid58_fpArctanXTest_q : std_logic_vector (1 downto 0);
    signal squarer27_uid64_fpArctanXTest_a : std_logic_vector (26 downto 0);
    signal squarer27_uid64_fpArctanXTest_b : std_logic_vector (26 downto 0);
    signal squarer27_uid64_fpArctanXTest_s1 : std_logic_vector (53 downto 0);
    signal squarer27_uid64_fpArctanXTest_pr : UNSIGNED (53 downto 0);
    signal squarer27_uid64_fpArctanXTest_q : std_logic_vector (53 downto 0);
    signal zeroPaddingInAddition_uid73_fpArctanXTest_q : std_logic_vector (27 downto 0);
    signal cstTwoBiasM1_uid77_fpArctanXTest_q : std_logic_vector (11 downto 0);
    signal padConst_uid92_fpArctanXTest_q : std_logic_vector (8 downto 0);
    signal squarer27_uid115_fpArctanXTest_a : std_logic_vector (26 downto 0);
    signal squarer27_uid115_fpArctanXTest_b : std_logic_vector (26 downto 0);
    signal squarer27_uid115_fpArctanXTest_s1 : std_logic_vector (53 downto 0);
    signal squarer27_uid115_fpArctanXTest_pr : UNSIGNED (53 downto 0);
    signal squarer27_uid115_fpArctanXTest_q : std_logic_vector (53 downto 0);
    signal cstMNine_uid138_fpArctanXTest_q : std_logic_vector (10 downto 0);
    signal vSel_uid141_fpArctanXTest_a : std_logic_vector(0 downto 0);
    signal vSel_uid141_fpArctanXTest_b : std_logic_vector(0 downto 0);
    signal vSel_uid141_fpArctanXTest_q_i : std_logic_vector(0 downto 0);
    signal vSel_uid141_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal oFracVSqr_uid148_fpArctanXTest_a : std_logic_vector (35 downto 0);
    signal oFracVSqr_uid148_fpArctanXTest_b : std_logic_vector (35 downto 0);
    signal oFracVSqr_uid148_fpArctanXTest_s1 : std_logic_vector (71 downto 0);
    signal oFracVSqr_uid148_fpArctanXTest_pr : UNSIGNED (71 downto 0);
    signal oFracVSqr_uid148_fpArctanXTest_q : std_logic_vector (71 downto 0);
    signal unBiasExpV_uid149_fpArctanXTest_a : std_logic_vector(11 downto 0);
    signal unBiasExpV_uid149_fpArctanXTest_b : std_logic_vector(11 downto 0);
    signal unBiasExpV_uid149_fpArctanXTest_o : std_logic_vector (11 downto 0);
    signal unBiasExpV_uid149_fpArctanXTest_q : std_logic_vector (11 downto 0);
    signal IncValue_uid176_fpArctanXTest_a : std_logic_vector(0 downto 0);
    signal IncValue_uid176_fpArctanXTest_b : std_logic_vector(0 downto 0);
    signal IncValue_uid176_fpArctanXTest_q_i : std_logic_vector(0 downto 0);
    signal IncValue_uid176_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal expPath34Merged_uid196_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal expPath34Merged_uid196_fpArctanXTest_q : std_logic_vector (10 downto 0);
    signal fracRCalc_uid215_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal fracRCalc_uid215_fpArctanXTest_q : std_logic_vector (51 downto 0);
    signal expRCalc_uid218_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal expRCalc_uid218_fpArctanXTest_q : std_logic_vector (10 downto 0);
    signal outMuxSelEnc_uid220_fpArctanXTest_q : std_logic_vector(1 downto 0);
    signal signR_uid224_fpArctanXTest_a : std_logic_vector(0 downto 0);
    signal signR_uid224_fpArctanXTest_b : std_logic_vector(0 downto 0);
    signal signR_uid224_fpArctanXTest_q_i : std_logic_vector(0 downto 0);
    signal signR_uid224_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_a : std_logic_vector (26 downto 0);
    signal topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_b : std_logic_vector (26 downto 0);
    signal topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_pr : UNSIGNED (53 downto 0);
    signal topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_q : std_logic_vector (53 downto 0);
    signal sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_a : std_logic_vector (5 downto 0);
    signal sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_b : std_logic_vector (5 downto 0);
    signal sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_s1 : std_logic_vector (11 downto 0);
    signal sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_pr : UNSIGNED (11 downto 0);
    attribute multstyle : string;
    attribute multstyle of sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_pr: signal is "logic";
    signal sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_q : std_logic_vector (11 downto 0);
    signal sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_a : std_logic_vector (5 downto 0);
    signal sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_b : std_logic_vector (3 downto 0);
    signal sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_s1 : std_logic_vector (9 downto 0);
    signal sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_pr : UNSIGNED (9 downto 0);
    attribute multstyle of sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_pr: signal is "logic";
    signal sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_q : std_logic_vector (9 downto 0);
    signal rightShiftStage0Idx1Pad4_uid267_a_uid92_fpArctanXTest_q : std_logic_vector (3 downto 0);
    signal rightShiftStage0Idx2Pad8_uid270_a_uid92_fpArctanXTest_q : std_logic_vector (7 downto 0);
    signal rightShiftStage0Idx3Pad12_uid273_a_uid92_fpArctanXTest_q : std_logic_vector (11 downto 0);
    signal rightShiftStage1Idx2Pad2_uid281_a_uid92_fpArctanXTest_q : std_logic_vector (1 downto 0);
    signal rightShiftStage1Idx3Pad3_uid284_a_uid92_fpArctanXTest_q : std_logic_vector (2 downto 0);
    signal topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_a : std_logic_vector (26 downto 0);
    signal topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_b : std_logic_vector (26 downto 0);
    signal topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_pr : UNSIGNED (53 downto 0);
    signal topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_q : std_logic_vector (53 downto 0);
    signal sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_a : std_logic_vector (5 downto 0);
    signal sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_b : std_logic_vector (5 downto 0);
    signal sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_s1 : std_logic_vector (11 downto 0);
    signal sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_pr : UNSIGNED (11 downto 0);
    attribute multstyle of sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_pr: signal is "logic";
    signal sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_q : std_logic_vector (11 downto 0);
    signal sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_a : std_logic_vector (5 downto 0);
    signal sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_b : std_logic_vector (3 downto 0);
    signal sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_s1 : std_logic_vector (9 downto 0);
    signal sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_pr : UNSIGNED (9 downto 0);
    attribute multstyle of sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_pr: signal is "logic";
    signal sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_q : std_logic_vector (9 downto 0);
    signal zs_uid351_atanArg2_uid129_fpArctanXTest_q : std_logic_vector (63 downto 0);
    signal mO_uid354_atanArg2_uid129_fpArctanXTest_q : std_logic_vector (21 downto 0);
    signal zs_uid359_atanArg2_uid129_fpArctanXTest_q : std_logic_vector (31 downto 0);
    signal zs_uid365_atanArg2_uid129_fpArctanXTest_q : std_logic_vector (15 downto 0);
    signal vCount_uid373_atanArg2_uid129_fpArctanXTest_a : std_logic_vector(7 downto 0);
    signal vCount_uid373_atanArg2_uid129_fpArctanXTest_b : std_logic_vector(7 downto 0);
    signal vCount_uid373_atanArg2_uid129_fpArctanXTest_q_i : std_logic_vector(0 downto 0);
    signal vCount_uid373_atanArg2_uid129_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid385_atanArg2_uid129_fpArctanXTest_a : std_logic_vector(1 downto 0);
    signal vCount_uid385_atanArg2_uid129_fpArctanXTest_b : std_logic_vector(1 downto 0);
    signal vCount_uid385_atanArg2_uid129_fpArctanXTest_q_i : std_logic_vector(0 downto 0);
    signal vCount_uid385_atanArg2_uid129_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal leftShiftStage0Idx3Pad96_uid401_atanArg2Norm_uid130_fpArctanXTest_q : std_logic_vector (95 downto 0);
    signal leftShiftStage1Idx3Pad24_uid412_atanArg2Norm_uid130_fpArctanXTest_q : std_logic_vector (23 downto 0);
    signal leftShiftStage2Idx3Pad6_uid423_atanArg2Norm_uid130_fpArctanXTest_q : std_logic_vector (5 downto 0);
    signal biasingConstant_uid436_fpFusedHornerTest_q : std_logic_vector (9 downto 0);
    signal satHighVal_uid440_fpFusedHornerTest_q : std_logic_vector (11 downto 0);
    signal satExp_1_uid442_fpFusedHornerTest_q : std_logic_vector (5 downto 0);
    signal coefTableAddr1_uid444_fpFusedHornerTest_s : std_logic_vector (0 downto 0);
    signal coefTableAddr1_uid444_fpFusedHornerTest_q : std_logic_vector (5 downto 0);
    signal satHighVal_uid445_fpFusedHornerTest_q : std_logic_vector (11 downto 0);
    signal satExp_2_uid447_fpFusedHornerTest_q : std_logic_vector (3 downto 0);
    signal coefTableAddr2_uid449_fpFusedHornerTest_s : std_logic_vector (0 downto 0);
    signal coefTableAddr2_uid449_fpFusedHornerTest_q : std_logic_vector (3 downto 0);
    signal coefTable0_uid450_fpFusedHornerTest_q : std_logic_vector(53 downto 0);
    signal coefTable2_uid454_fpFusedHornerTest_q : std_logic_vector(22 downto 0);
    signal topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_a : std_logic_vector (26 downto 0);
    signal topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_b : std_logic_vector (26 downto 0);
    signal topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_pr : UNSIGNED (53 downto 0);
    signal topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_q : std_logic_vector (53 downto 0);
    signal sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_a : std_logic_vector (2 downto 0);
    signal sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_b : std_logic_vector (2 downto 0);
    signal sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_s1 : std_logic_vector (5 downto 0);
    signal sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_pr : UNSIGNED (5 downto 0);
    attribute multstyle of sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_pr: signal is "logic";
    signal sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_q : std_logic_vector (5 downto 0);
    signal rightShiftStage0Idx3Pad48_uid513_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q : std_logic_vector (47 downto 0);
    signal rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal mO_uid543_zeroCountFinalNorm_uid191_fpArctanXTest_q : std_logic_vector (6 downto 0);
    signal vCount_uid550_zeroCountFinalNorm_uid191_fpArctanXTest_a : std_logic_vector(3 downto 0);
    signal vCount_uid550_zeroCountFinalNorm_uid191_fpArctanXTest_b : std_logic_vector(3 downto 0);
    signal vCount_uid550_zeroCountFinalNorm_uid191_fpArctanXTest_q_i : std_logic_vector(0 downto 0);
    signal vCount_uid550_zeroCountFinalNorm_uid191_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal prodXY_uid624_pT1_uid234_invPE_a : std_logic_vector (13 downto 0);
    signal prodXY_uid624_pT1_uid234_invPE_b : std_logic_vector (13 downto 0);
    signal prodXY_uid624_pT1_uid234_invPE_s1 : std_logic_vector (27 downto 0);
    signal prodXY_uid624_pT1_uid234_invPE_pr : SIGNED (28 downto 0);
    signal prodXY_uid624_pT1_uid234_invPE_q : std_logic_vector (27 downto 0);
    signal prodXY_uid627_pT2_uid240_invPE_a : std_logic_vector (22 downto 0);
    signal prodXY_uid627_pT2_uid240_invPE_b : std_logic_vector (24 downto 0);
    signal prodXY_uid627_pT2_uid240_invPE_s1 : std_logic_vector (47 downto 0);
    signal prodXY_uid627_pT2_uid240_invPE_pr : SIGNED (48 downto 0);
    signal prodXY_uid627_pT2_uid240_invPE_q : std_logic_vector (47 downto 0);
    signal prodXY_uid630_pT1_uid320_invPE_a : std_logic_vector (13 downto 0);
    signal prodXY_uid630_pT1_uid320_invPE_b : std_logic_vector (13 downto 0);
    signal prodXY_uid630_pT1_uid320_invPE_s1 : std_logic_vector (27 downto 0);
    signal prodXY_uid630_pT1_uid320_invPE_pr : SIGNED (28 downto 0);
    signal prodXY_uid630_pT1_uid320_invPE_q : std_logic_vector (27 downto 0);
    signal prodXY_uid633_pT2_uid326_invPE_a : std_logic_vector (22 downto 0);
    signal prodXY_uid633_pT2_uid326_invPE_b : std_logic_vector (24 downto 0);
    signal prodXY_uid633_pT2_uid326_invPE_s1 : std_logic_vector (47 downto 0);
    signal prodXY_uid633_pT2_uid326_invPE_pr : SIGNED (48 downto 0);
    signal prodXY_uid633_pT2_uid326_invPE_q : std_logic_vector (47 downto 0);
    signal prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_a : std_logic_vector (22 downto 0);
    signal prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_b : std_logic_vector (22 downto 0);
    signal prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_s1 : std_logic_vector (45 downto 0);
    signal prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_pr : SIGNED (45 downto 0);
    signal prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_q : std_logic_vector (45 downto 0);
    signal topProd_uid641_piSig_1_uid464_fpFusedHornerTest_a : std_logic_vector (26 downto 0);
    signal topProd_uid641_piSig_1_uid464_fpFusedHornerTest_b : std_logic_vector (26 downto 0);
    signal topProd_uid641_piSig_1_uid464_fpFusedHornerTest_s1 : std_logic_vector (53 downto 0);
    signal topProd_uid641_piSig_1_uid464_fpFusedHornerTest_pr : SIGNED (53 downto 0);
    signal topProd_uid641_piSig_1_uid464_fpFusedHornerTest_q : std_logic_vector (53 downto 0);
    signal vCount_uid657_countValue_uid473_fpFusedHornerTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid657_countValue_uid473_fpFusedHornerTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid657_countValue_uid473_fpFusedHornerTest_q_i : std_logic_vector(0 downto 0);
    signal vCount_uid657_countValue_uid473_fpFusedHornerTest_q : std_logic_vector(0 downto 0);
    signal expReconstruct1_uid133_fpArctanXTest_q_const_q : std_logic_vector (10 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_multhi_a : std_logic_vector (26 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_multhi_b : std_logic_vector (8 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_multhi_s1 : std_logic_vector (35 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_multhi_pr : UNSIGNED (35 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_multhi_q : std_logic_vector (35 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_multlo_a : std_logic_vector (25 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_multlo_b : std_logic_vector (8 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_multlo_s1 : std_logic_vector (34 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_multlo_pr : UNSIGNED (34 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_multlo_q : std_logic_vector (34 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a0_b0_a : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a0_b0_b : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a0_b0_s1 : std_logic_vector (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a0_b0_pr : UNSIGNED (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a0_b0_q : std_logic_vector (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a1_b0_a : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a1_b0_b : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a1_b0_s1 : std_logic_vector (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a1_b0_pr : UNSIGNED (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a1_b0_q : std_logic_vector (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a0_b1_a : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a0_b1_b : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a0_b1_s1 : std_logic_vector (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a0_b1_pr : UNSIGNED (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a0_b1_q : std_logic_vector (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a1_b1_a : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a1_b1_b : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a1_b1_s1 : std_logic_vector (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a1_b1_pr : UNSIGNED (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a1_b1_q : std_logic_vector (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_zero_36_q : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_xorOne_a : std_logic_vector(107 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_xorOne_b : std_logic_vector(107 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_xorOne_c : std_logic_vector(107 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_xorOne_q_i : std_logic_vector(107 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_xorOne_q : std_logic_vector(107 downto 0);
    signal atanbFxp_uid180_fpArctanXTest_lutmem_reset0 : std_logic;
    signal atanbFxp_uid180_fpArctanXTest_lutmem_ia : std_logic_vector (39 downto 0);
    signal atanbFxp_uid180_fpArctanXTest_lutmem_aa : std_logic_vector (8 downto 0);
    signal atanbFxp_uid180_fpArctanXTest_lutmem_ab : std_logic_vector (8 downto 0);
    signal atanbFxp_uid180_fpArctanXTest_lutmem_iq : std_logic_vector (39 downto 0);
    signal atanbFxp_uid180_fpArctanXTest_lutmem_q : std_logic_vector (39 downto 0);
    signal atanbFxp_uid181_fpArctanXTest_lutmem_reset0 : std_logic;
    signal atanbFxp_uid181_fpArctanXTest_lutmem_ia : std_logic_vector (21 downto 0);
    signal atanbFxp_uid181_fpArctanXTest_lutmem_aa : std_logic_vector (8 downto 0);
    signal atanbFxp_uid181_fpArctanXTest_lutmem_ab : std_logic_vector (8 downto 0);
    signal atanbFxp_uid181_fpArctanXTest_lutmem_iq : std_logic_vector (21 downto 0);
    signal atanbFxp_uid181_fpArctanXTest_lutmem_q : std_logic_vector (21 downto 0);
    signal memoryC0_uid227_invTab_lutmem_reset0 : std_logic;
    signal memoryC0_uid227_invTab_lutmem_ia : std_logic_vector (32 downto 0);
    signal memoryC0_uid227_invTab_lutmem_aa : std_logic_vector (8 downto 0);
    signal memoryC0_uid227_invTab_lutmem_ab : std_logic_vector (8 downto 0);
    signal memoryC0_uid227_invTab_lutmem_iq : std_logic_vector (32 downto 0);
    signal memoryC0_uid227_invTab_lutmem_q : std_logic_vector (32 downto 0);
    signal memoryC1_uid229_invTab_lutmem_reset0 : std_logic;
    signal memoryC1_uid229_invTab_lutmem_ia : std_logic_vector (22 downto 0);
    signal memoryC1_uid229_invTab_lutmem_aa : std_logic_vector (8 downto 0);
    signal memoryC1_uid229_invTab_lutmem_ab : std_logic_vector (8 downto 0);
    signal memoryC1_uid229_invTab_lutmem_iq : std_logic_vector (22 downto 0);
    signal memoryC1_uid229_invTab_lutmem_q : std_logic_vector (22 downto 0);
    signal memoryC2_uid231_invTab_lutmem_reset0 : std_logic;
    signal memoryC2_uid231_invTab_lutmem_ia : std_logic_vector (13 downto 0);
    signal memoryC2_uid231_invTab_lutmem_aa : std_logic_vector (8 downto 0);
    signal memoryC2_uid231_invTab_lutmem_ab : std_logic_vector (8 downto 0);
    signal memoryC2_uid231_invTab_lutmem_iq : std_logic_vector (13 downto 0);
    signal memoryC2_uid231_invTab_lutmem_q : std_logic_vector (13 downto 0);
    type multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_a : multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_a_type;
    attribute preserve : boolean;
    attribute preserve of multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_a : signal is true;
    type multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_c_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_c : multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_c_type;
    attribute preserve of multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_c : signal is true;
    type multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_p_type is array(0 to 1) of UNSIGNED(53 downto 0);
    signal multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_p : multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_p_type;
    type multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_w_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_w : multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_w_type;
    type multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_x_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_x : multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_x_type;
    type multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_y_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_y : multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_y_type;
    type multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_s_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_s : multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_s_type;
    signal multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_q : std_logic_vector (54 downto 0);
    signal memoryC0_uid313_invTab_lutmem_reset0 : std_logic;
    signal memoryC0_uid313_invTab_lutmem_ia : std_logic_vector (32 downto 0);
    signal memoryC0_uid313_invTab_lutmem_aa : std_logic_vector (8 downto 0);
    signal memoryC0_uid313_invTab_lutmem_ab : std_logic_vector (8 downto 0);
    signal memoryC0_uid313_invTab_lutmem_iq : std_logic_vector (32 downto 0);
    signal memoryC0_uid313_invTab_lutmem_q : std_logic_vector (32 downto 0);
    signal memoryC1_uid315_invTab_lutmem_reset0 : std_logic;
    signal memoryC1_uid315_invTab_lutmem_ia : std_logic_vector (22 downto 0);
    signal memoryC1_uid315_invTab_lutmem_aa : std_logic_vector (8 downto 0);
    signal memoryC1_uid315_invTab_lutmem_ab : std_logic_vector (8 downto 0);
    signal memoryC1_uid315_invTab_lutmem_iq : std_logic_vector (22 downto 0);
    signal memoryC1_uid315_invTab_lutmem_q : std_logic_vector (22 downto 0);
    signal memoryC2_uid317_invTab_lutmem_reset0 : std_logic;
    signal memoryC2_uid317_invTab_lutmem_ia : std_logic_vector (13 downto 0);
    signal memoryC2_uid317_invTab_lutmem_aa : std_logic_vector (8 downto 0);
    signal memoryC2_uid317_invTab_lutmem_ab : std_logic_vector (8 downto 0);
    signal memoryC2_uid317_invTab_lutmem_iq : std_logic_vector (13 downto 0);
    signal memoryC2_uid317_invTab_lutmem_q : std_logic_vector (13 downto 0);
    type multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_a : multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_a_type;
    attribute preserve of multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_a : signal is true;
    type multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_c_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_c : multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_c_type;
    attribute preserve of multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_c : signal is true;
    type multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_p_type is array(0 to 1) of UNSIGNED(53 downto 0);
    signal multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_p : multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_p_type;
    type multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_w_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_w : multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_w_type;
    type multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_x_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_x : multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_x_type;
    type multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_y_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_y : multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_y_type;
    type multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_s_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_s : multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_s_type;
    signal multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_a_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_a : multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_a_type;
    attribute preserve of multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_a : signal is true;
    type multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_c_type is array(0 to 1) of UNSIGNED(26 downto 0);
    signal multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_c : multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_c_type;
    attribute preserve of multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_c : signal is true;
    type multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_p_type is array(0 to 1) of UNSIGNED(53 downto 0);
    signal multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_p : multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_p_type;
    type multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_w_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_w : multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_w_type;
    type multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_x_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_x : multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_x_type;
    type multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_y_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_y : multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_y_type;
    type multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_s_type is array(0 to 1) of UNSIGNED(54 downto 0);
    signal multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_s : multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_s_type;
    signal multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_s0 : std_logic_vector(54 downto 0);
    signal multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_q : std_logic_vector (54 downto 0);
    type multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_a_type is array(0 to 1) of UNSIGNED(17 downto 0);
    signal multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_a : multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_a_type;
    attribute preserve of multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_a : signal is true;
    type multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_c_type is array(0 to 1) of SIGNED(17 downto 0);
    signal multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_c : multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_c_type;
    attribute preserve of multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_c : signal is true;
    type multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_l_type is array(0 to 1) of SIGNED(18 downto 0);
    signal multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_l : multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_l_type;
    type multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_p_type is array(0 to 1) of SIGNED(36 downto 0);
    signal multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_p : multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_p_type;
    type multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_w_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_w : multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_w_type;
    type multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_x_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_x : multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_x_type;
    type multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_y_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_y : multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_y_type;
    type multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_s_type is array(0 to 0) of SIGNED(37 downto 0);
    signal multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_s : multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_s_type;
    signal multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_s0 : std_logic_vector(36 downto 0);
    signal multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_q : std_logic_vector (36 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_UpperBits_for_c_q : std_logic_vector (54 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_a : std_logic_vector (78 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_b : std_logic_vector (78 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_c : std_logic_vector (78 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_o : std_logic_vector (78 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_cout : std_logic_vector (1 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_q : std_logic_vector (76 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_a : std_logic_vector (8 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_b : std_logic_vector (8 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_c : std_logic_vector (8 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_o : std_logic_vector (8 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_cin : std_logic_vector (1 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_q : std_logic_vector (4 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_a : std_logic_vector (78 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_b : std_logic_vector (78 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_c : std_logic_vector (78 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_o : std_logic_vector (78 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_cout : std_logic_vector (1 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_q : std_logic_vector (76 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_a : std_logic_vector (8 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_b : std_logic_vector (8 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_c : std_logic_vector (8 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_o : std_logic_vector (8 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_cin : std_logic_vector (1 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_q : std_logic_vector (4 downto 0);
    signal reg_excSelBits_uid219_fpArctanXTest_0_to_outMuxSelEnc_uid220_fpArctanXTest_0_q : std_logic_vector (2 downto 0);
    signal reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC2_uid231_invTab_lutmem_0_q : std_logic_vector (8 downto 0);
    signal reg_yT1_uid233_invPE_0_to_prodXY_uid624_pT1_uid234_invPE_0_q : std_logic_vector (13 downto 0);
    signal reg_memoryC2_uid231_invTab_lutmem_0_to_prodXY_uid624_pT1_uid234_invPE_1_q : std_logic_vector (13 downto 0);
    signal reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC1_uid229_invTab_lutmem_0_q : std_logic_vector (8 downto 0);
    signal reg_memoryC1_uid229_invTab_lutmem_0_to_sumAHighB_uid237_invPE_0_q : std_logic_vector (22 downto 0);
    signal reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_q : std_logic_vector (22 downto 0);
    signal reg_s1_uid235_uid238_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_1_q : std_logic_vector (24 downto 0);
    signal reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_q : std_logic_vector (8 downto 0);
    signal reg_memoryC0_uid227_invTab_lutmem_0_to_sumAHighB_uid243_invPE_0_q : std_logic_vector (32 downto 0);
    signal reg_invY26to0_uid55_fpArctanXTest_0_to_squarer27_uid64_fpArctanXTest_0_q : std_logic_vector (26 downto 0);
    signal reg_invY27TinvY27_uid59_fpArctanXTest_0_to_tConc_uid65_fpArctanXTest_1_q : std_logic_vector (2 downto 0);
    signal reg_invY27to0T2_uid56_fpArctanXTest_0_to_sumAHighB_uid62_fpArctanXTest_0_q : std_logic_vector (27 downto 0);
    signal reg_highBBits_uid61_fpArctanXTest_0_to_sumAHighB_uid62_fpArctanXTest_1_q : std_logic_vector (25 downto 0);
    signal reg_lowRangeB_uid60_fpArctanXTest_0_to_sum1_uid60_uid63_fpArctanXTest_0_q : std_logic_vector (0 downto 0);
    signal reg_sSM0H_uid254_yTInvYSqr_uid72_fpArctanXTest_0_to_sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_0_q : std_logic_vector (5 downto 0);
    signal reg_sSM0W_uid255_yTInvYSqr_uid72_fpArctanXTest_0_to_sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_1_q : std_logic_vector (5 downto 0);
    signal reg_xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_1_q : std_logic_vector (26 downto 0);
    signal reg_xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_0_to_multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid250_uid251_yTInvYSqr_uid72_fpArctanXTest_0_to_multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_7_q : std_logic_vector (26 downto 0);
    signal reg_sSM1H_uid258_yTInvYSqr_uid72_fpArctanXTest_0_to_sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_0_q : std_logic_vector (5 downto 0);
    signal reg_sSM1W_uid259_yTInvYSqr_uid72_fpArctanXTest_0_to_sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_1_q : std_logic_vector (3 downto 0);
    signal reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_z_uid84_fpArctanXTest_0_to_u_uid86_fpArctanXTest_3_q : std_logic_vector (63 downto 0);
    signal reg_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_0_to_rightShiftStage0_uid276_a_uid92_fpArctanXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid287_a_uid92_fpArctanXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage0_uid276_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid287_a_uid92_fpArctanXTest_2_q : std_logic_vector (61 downto 0);
    signal reg_denArg22_uid97_fpArctanXTest_replace_split_high_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_0_q : std_logic_vector (26 downto 0);
    signal reg_b_uid95_fpArctanXTest_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_1_q : std_logic_vector (8 downto 0);
    signal reg_denArg22_uid97_fpArctanXTest_replace_split_low_0_to_denArg22_uid97_fpArctanXTest_replace_multlo_0_q : std_logic_vector (25 downto 0);
    signal reg_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_denArg22_uid97_fpArctanXTest_replace_add_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_2_q : std_logic_vector (61 downto 0);
    signal reg_rightShiftStage0Idx1_uid292_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_3_q : std_logic_vector (61 downto 0);
    signal reg_rightShiftStage0Idx2_uid295_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_4_q : std_logic_vector (61 downto 0);
    signal reg_rightShiftStage0Idx3_uid298_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_5_q : std_logic_vector (61 downto 0);
    signal reg_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_2_q : std_logic_vector (61 downto 0);
    signal reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC2_uid317_invTab_lutmem_0_q : std_logic_vector (8 downto 0);
    signal reg_yT1_uid319_invPE_0_to_prodXY_uid630_pT1_uid320_invPE_0_q : std_logic_vector (13 downto 0);
    signal reg_memoryC2_uid317_invTab_lutmem_0_to_prodXY_uid630_pT1_uid320_invPE_1_q : std_logic_vector (13 downto 0);
    signal reg_memoryC1_uid315_invTab_lutmem_0_to_sumAHighB_uid323_invPE_0_q : std_logic_vector (22 downto 0);
    signal reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_q : std_logic_vector (22 downto 0);
    signal reg_s1_uid321_uid324_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_1_q : std_logic_vector (24 downto 0);
    signal reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_q : std_logic_vector (8 downto 0);
    signal reg_memoryC0_uid313_invTab_lutmem_0_to_sumAHighB_uid329_invPE_0_q : std_logic_vector (32 downto 0);
    signal reg_invY26to0_uid106_fpArctanXTest_0_to_squarer27_uid115_fpArctanXTest_0_q : std_logic_vector (26 downto 0);
    signal reg_invY27TinvY27_uid110_fpArctanXTest_0_to_tConc_uid116_fpArctanXTest_1_q : std_logic_vector (2 downto 0);
    signal reg_invY27to0T2_uid107_fpArctanXTest_0_to_sumAHighB_uid113_fpArctanXTest_0_q : std_logic_vector (27 downto 0);
    signal reg_highBBits_uid112_fpArctanXTest_0_to_sumAHighB_uid113_fpArctanXTest_1_q : std_logic_vector (25 downto 0);
    signal reg_lowRangeB_uid111_fpArctanXTest_0_to_sum1_uid111_uid114_fpArctanXTest_0_q : std_logic_vector (0 downto 0);
    signal reg_sSM0H_uid340_yTInvYSqr_uid123_fpArctanXTest_0_to_sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_0_q : std_logic_vector (5 downto 0);
    signal reg_sSM0W_uid341_yTInvYSqr_uid123_fpArctanXTest_0_to_sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_1_q : std_logic_vector (5 downto 0);
    signal reg_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_1_q : std_logic_vector (26 downto 0);
    signal reg_xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid336_uid337_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_7_q : std_logic_vector (26 downto 0);
    signal reg_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_sSM1H_uid344_yTInvYSqr_uid123_fpArctanXTest_0_to_sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_0_q : std_logic_vector (5 downto 0);
    signal reg_sSM1W_uid345_yTInvYSqr_uid123_fpArctanXTest_0_to_sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_1_q : std_logic_vector (3 downto 0);
    signal reg_atanArg2_uid128_fpArctanXTest_a_0_0_to_atanArg2_uid128_fpArctanXTest_a0_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_atanArg2_uid128_fpArctanXTest_b_0_0_to_atanArg2_uid128_fpArctanXTest_a0_b0_1_q : std_logic_vector (26 downto 0);
    signal reg_atanArg2_uid128_fpArctanXTest_a_1_0_to_atanArg2_uid128_fpArctanXTest_a1_b0_0_q : std_logic_vector (26 downto 0);
    signal reg_atanArg2_uid128_fpArctanXTest_b_1_0_to_atanArg2_uid128_fpArctanXTest_a1_b1_1_q : std_logic_vector (26 downto 0);
    signal reg_rVStage_uid352_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid353_atanArg2_uid129_fpArctanXTest_1_q : std_logic_vector (63 downto 0);
    signal reg_rVStage_uid360_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid361_atanArg2_uid129_fpArctanXTest_1_q : std_logic_vector (31 downto 0);
    signal reg_vStage_uid362_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid364_atanArg2_uid129_fpArctanXTest_3_q : std_logic_vector (31 downto 0);
    signal reg_rVStage_uid366_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid367_atanArg2_uid129_fpArctanXTest_1_q : std_logic_vector (15 downto 0);
    signal reg_vStage_uid368_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid370_atanArg2_uid129_fpArctanXTest_3_q : std_logic_vector (15 downto 0);
    signal reg_rVStage_uid372_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid376_atanArg2_uid129_fpArctanXTest_2_q : std_logic_vector (7 downto 0);
    signal reg_vStage_uid374_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid376_atanArg2_uid129_fpArctanXTest_3_q : std_logic_vector (7 downto 0);
    signal reg_rVStage_uid384_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid388_atanArg2_uid129_fpArctanXTest_2_q : std_logic_vector (1 downto 0);
    signal reg_vStage_uid386_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid388_atanArg2_uid129_fpArctanXTest_3_q : std_logic_vector (1 downto 0);
    signal reg_vCount_uid379_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_2_q : std_logic_vector (0 downto 0);
    signal reg_vCount_uid367_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_4_q : std_logic_vector (0 downto 0);
    signal reg_vCount_uid361_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_5_q : std_logic_vector (0 downto 0);
    signal reg_vCount_uid353_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_6_q : std_logic_vector (0 downto 0);
    signal reg_leftShiftStageSel4Dto3_uid415_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_2_q : std_logic_vector (105 downto 0);
    signal reg_leftShiftStage1Idx1_uid408_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_3_q : std_logic_vector (105 downto 0);
    signal reg_leftShiftStage1Idx2_uid411_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_4_q : std_logic_vector (105 downto 0);
    signal reg_leftShiftStage1Idx3_uid414_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_5_q : std_logic_vector (105 downto 0);
    signal reg_leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_2_q : std_logic_vector (105 downto 0);
    signal reg_expReconstruct_uid135_fpArctanXTest_0_to_fpArg2Reconstruct_uid136_fpArctanXTest_1_q : std_logic_vector (10 downto 0);
    signal reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q : std_logic_vector (63 downto 0);
    signal reg_fpArg2Reconstruct_uid136_fpArctanXTest_0_to_v_uid142_fpArctanXTest_3_q : std_logic_vector (63 downto 0);
    signal reg_oFracVTrunc_uid146_fpArctanXTest_0_to_oFracVSqr_uid148_fpArctanXTest_0_q : std_logic_vector (35 downto 0);
    signal reg_expX_uid434_fpFusedHornerTest_0_to_addrValue_uid437_fpFusedHornerTest_1_q : std_logic_vector (10 downto 0);
    signal reg_addrValue_uid437_fpFusedHornerTest_0_to_satHigh1_uid441_fpFusedHornerTest_0_q : std_logic_vector (11 downto 0);
    signal reg_sfpXR2_uid459_fpFusedHornerTest_0_to_prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_0_q : std_logic_vector (22 downto 0);
    signal reg_pad_xBottomBits_uid644_uid647_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_4_q : std_logic_vector (17 downto 0);
    signal reg_yTop18Bits_uid645_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_6_q : std_logic_vector (17 downto 0);
    signal reg_pad_yBottomBits_uid643_uid646_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_7_q : std_logic_vector (17 downto 0);
    signal reg_xTop18Bits_uid642_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_9_q : std_logic_vector (17 downto 0);
    signal reg_xTop27Bits_uid639_piSig_1_uid464_fpFusedHornerTest_0_to_topProd_uid641_piSig_1_uid464_fpFusedHornerTest_0_q : std_logic_vector (26 downto 0);
    signal reg_yTop27Bits_uid640_piSig_1_uid464_fpFusedHornerTest_0_to_topProd_uid641_piSig_1_uid464_fpFusedHornerTest_1_q : std_logic_vector (26 downto 0);
    signal reg_highBBits_uid467_fpFusedHornerTest_0_to_sumAHighB_uid468_fpFusedHornerTest_1_q : std_logic_vector (36 downto 0);
    signal reg_sigmaSig0OCrr_uid477_fpFusedHornerTest_0_to_leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_2_q : std_logic_vector (56 downto 0);
    signal reg_leftShiftStage0Idx1_uid663_alignedRes_uid478_fpFusedHornerTest_0_to_leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_3_q : std_logic_vector (56 downto 0);
    signal reg_expFracRPreRnd_uid480_fpFusedHornerTest_0_to_expFracRPostRnd_uid481_fpFusedHornerTest_0_q : std_logic_vector (63 downto 0);
    signal reg_yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_4_q : std_logic_vector (26 downto 0);
    signal reg_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_6_q : std_logic_vector (26 downto 0);
    signal reg_pad_yBottomBits_uid490_uid492_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_7_q : std_logic_vector (26 downto 0);
    signal reg_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_9_q : std_logic_vector (26 downto 0);
    signal reg_sSM0H_uid496_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_0_q : std_logic_vector (2 downto 0);
    signal reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_q : std_logic_vector (2 downto 0);
    signal reg_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_0_to_topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_0_q : std_logic_vector (26 downto 0);
    signal reg_fxpHornerResMult_uid167_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_fxpHornerResMultNormLow_uid169_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_2_q : std_logic_vector (51 downto 0);
    signal reg_fxpHornerResMultNormHigh_uid168_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_3_q : std_logic_vector (51 downto 0);
    signal reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_q : std_logic_vector (8 downto 0);
    signal reg_atanbFxp_uid180_fpArctanXTest_lutmem_0_to_os_uid182_fpArctanXTest_0_q : std_logic_vector (39 downto 0);
    signal reg_atanbFxp_uid181_fpArctanXTest_lutmem_0_to_os_uid182_fpArctanXTest_1_q : std_logic_vector (21 downto 0);
    signal reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q : std_logic_vector (10 downto 0);
    signal reg_expRPath3Pre_uid179_fpArctanXTest_0_to_expRPath3ShiftVal_uid186_fpArctanXTest_1_q : std_logic_vector (10 downto 0);
    signal reg_rightShiftStageSel5Dto4_uid515_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_2_q : std_logic_vector (61 downto 0);
    signal reg_rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_2_q : std_logic_vector (61 downto 0);
    signal reg_os_uid182_fpArctanXTest_0_to_sumAtanBSecondTerm_uid189_fpArctanXTest_0_q : std_logic_vector (61 downto 0);
    signal reg_rVStage_uid541_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_1_q : std_logic_vector (7 downto 0);
    signal reg_cStage_uid545_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest_3_q : std_logic_vector (7 downto 0);
    signal reg_rVStage_uid549_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_2_q : std_logic_vector (3 downto 0);
    signal reg_vStage_uid551_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_3_q : std_logic_vector (3 downto 0);
    signal reg_leftShiftStageSel3Dto2_uid575_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_sumAtanBSecondTerm_uid189_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_2_q : std_logic_vector (62 downto 0);
    signal reg_leftShiftStage0Idx1_uid568_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_3_q : std_logic_vector (62 downto 0);
    signal reg_leftShiftStage0Idx2_uid571_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_4_q : std_logic_vector (62 downto 0);
    signal reg_leftShiftStage0Idx3_uid574_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_5_q : std_logic_vector (62 downto 0);
    signal reg_leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_2_q : std_logic_vector (62 downto 0);
    signal reg_r_uid563_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_expPath4Ext_uid194_fpArctanXTest_1_q : std_logic_vector (3 downto 0);
    signal reg_rightShiftStageSel5Dto4_uid599_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_oFracRPath2_uid202_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_2_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStage0Idx1_uid592_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_3_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStage0Idx2_uid595_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_4_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStage0Idx3_uid598_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_5_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_2_q : std_logic_vector (52 downto 0);
    signal reg_rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_1_q : std_logic_vector (1 downto 0);
    signal reg_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_2_q : std_logic_vector (52 downto 0);
    signal reg_pad_fxpOp2Path2_uid204_uid205_fpArctanXTest_0_to_path2Diff_uid205_fpArctanXTest_1_q : std_logic_vector (54 downto 0);
    signal reg_normBitPath2Diff_uid207_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_1_q : std_logic_vector (0 downto 0);
    signal reg_path2DiffLow_uid209_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_2_q : std_logic_vector (51 downto 0);
    signal reg_path2DiffHigh_uid208_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_3_q : std_logic_vector (51 downto 0);
    signal reg_fracOutCst_uid213_fpArctanXTest_0_to_fracRCalc_uid215_fpArctanXTest_4_q : std_logic_vector (51 downto 0);
    signal reg_expOutCst_uid216_fpArctanXTest_0_to_expRCalc_uid218_fpArctanXTest_4_q : std_logic_vector (10 downto 0);
    signal ld_invY27_uid54_fpArctanXTest_b_to_invY27TinvY27_uid59_fpArctanXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_sum1_uid60_uid63_fpArctanXTest_q_to_sumHighA_B_uid68_fpArctanXTest_b_q : std_logic_vector (29 downto 0);
    signal ld_fracU_uid88_fpArctanXTest_b_to_oFracU_uid89_uid89_fpArctanXTest_a_q : std_logic_vector (51 downto 0);
    signal ld_invY27_uid105_fpArctanXTest_b_to_invY27TinvY27_uid110_fpArctanXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_sum1_uid111_uid114_fpArctanXTest_q_to_sumHighA_B_uid119_fpArctanXTest_b_q : std_logic_vector (29 downto 0);
    signal ld_r_uid392_atanArg2_uid129_fpArctanXTest_q_to_expReconstructExt_uid134_fpArctanXTest_b_q : std_logic_vector (6 downto 0);
    signal ld_expV_uid145_fpArctanXTest_b_to_unBiasExpV_uid149_fpArctanXTest_a_q : std_logic_vector (10 downto 0);
    signal ld_InvLsbuExpFpHornerResMult_uid175_fpArctanXTest_q_to_IncValue_uid176_fpArctanXTest_a_q : std_logic_vector (0 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_ofracRPath3_uid183_uid183_fpArctanXTest_a_q : std_logic_vector (51 downto 0);
    signal ld_lOAdded_uid71_fpArctanXTest_q_to_yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_a_q : std_logic_vector (52 downto 0);
    signal ld_reg_xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_0_q_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_a_q : std_logic_vector (26 downto 0);
    signal ld_sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_q_to_TtopProdConcSoftProd_uid257_yTInvYSqr_uid72_fpArctanXTest_a_q : std_logic_vector (11 downto 0);
    signal ld_sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_q_to_pad_sm1_uid260_uid262_yTInvYSqr_uid72_fpArctanXTest_b_q : std_logic_vector (9 downto 0);
    signal ld_RightShiftStage061dto1_uid277_a_uid92_fpArctanXTest_b_to_rightShiftStage1Idx1_uid279_a_uid92_fpArctanXTest_a_q : std_logic_vector (60 downto 0);
    signal ld_RightShiftStage061dto2_uid280_a_uid92_fpArctanXTest_b_to_rightShiftStage1Idx2_uid282_a_uid92_fpArctanXTest_a_q : std_logic_vector (59 downto 0);
    signal ld_RightShiftStage061dto3_uid283_a_uid92_fpArctanXTest_b_to_rightShiftStage1Idx3_uid285_a_uid92_fpArctanXTest_a_q : std_logic_vector (58 downto 0);
    signal ld_aShiftVal_uid91_fpArctanXTest_b_to_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_a_q : std_logic_vector (3 downto 0);
    signal ld_RightShiftStage061dto1_uid301_denArg22FxpExt_uid98_fpArctanXTest_b_to_rightShiftStage1Idx1_uid303_denArg22FxpExt_uid98_fpArctanXTest_a_q : std_logic_vector (60 downto 0);
    signal ld_RightShiftStage061dto2_uid304_denArg22FxpExt_uid98_fpArctanXTest_b_to_rightShiftStage1Idx2_uid306_denArg22FxpExt_uid98_fpArctanXTest_a_q : std_logic_vector (59 downto 0);
    signal ld_RightShiftStage061dto3_uid307_denArg22FxpExt_uid98_fpArctanXTest_b_to_rightShiftStage1Idx3_uid309_denArg22FxpExt_uid98_fpArctanXTest_a_q : std_logic_vector (58 downto 0);
    signal ld_lOAdded_uid122_fpArctanXTest_q_to_yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_a_q : std_logic_vector (52 downto 0);
    signal ld_sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_q_to_TtopProdConcSoftProd_uid343_yTInvYSqr_uid123_fpArctanXTest_a_q : std_logic_vector (11 downto 0);
    signal ld_sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_q_to_pad_sm1_uid346_uid348_yTInvYSqr_uid123_fpArctanXTest_b_q : std_logic_vector (9 downto 0);
    signal ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_cStage_uid356_atanArg2_uid129_fpArctanXTest_b_q : std_logic_vector (41 downto 0);
    signal ld_rVStage_uid352_atanArg2_uid129_fpArctanXTest_b_to_vStagei_uid358_atanArg2_uid129_fpArctanXTest_c_q : std_logic_vector (63 downto 0);
    signal ld_vCount_uid373_atanArg2_uid129_fpArctanXTest_q_to_r_uid392_atanArg2_uid129_fpArctanXTest_d_q : std_logic_vector (0 downto 0);
    signal ld_reg_vCount_uid361_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_5_q_to_r_uid392_atanArg2_uid129_fpArctanXTest_f_q : std_logic_vector (0 downto 0);
    signal ld_LeftShiftStage1103dto0_uid418_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage2Idx1_uid419_atanArg2Norm_uid130_fpArctanXTest_b_q : std_logic_vector (103 downto 0);
    signal ld_LeftShiftStage1101dto0_uid421_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage2Idx2_uid422_atanArg2Norm_uid130_fpArctanXTest_b_q : std_logic_vector (101 downto 0);
    signal ld_LeftShiftStage199dto0_uid424_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage2Idx3_uid425_atanArg2Norm_uid130_fpArctanXTest_b_q : std_logic_vector (99 downto 0);
    signal ld_reg_leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_1_q_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_b_q : std_logic_vector (1 downto 0);
    signal ld_leftShiftStageSel0Dto0_uid431_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage3_uid432_atanArg2Norm_uid130_fpArctanXTest_b_q : std_logic_vector (0 downto 0);
    signal ld_coefTableAddrPreSat_1_uid443_fpFusedHornerTest_b_to_coefTableAddr1_uid444_fpFusedHornerTest_c_q : std_logic_vector (5 downto 0);
    signal ld_coefTableAddrPreSat_2_uid448_fpFusedHornerTest_b_to_coefTableAddr2_uid449_fpFusedHornerTest_c_q : std_logic_vector (3 downto 0);
    signal ld_coefTableAddr1_uid444_fpFusedHornerTest_q_to_coefTable1_uid452_fpFusedHornerTest_a_q : std_logic_vector (5 downto 0);
    signal ld_fracX_uid456_fpFusedHornerTest_b_to_fxpX_uid457_uid457_fpFusedHornerTest_a_q : std_logic_vector (51 downto 0);
    signal ld_lowRangeB_uid466_fpFusedHornerTest_b_to_sigmaSigExt0_uid466_uid469_fpFusedHornerTest_a_q : std_logic_vector (3 downto 0);
    signal ld_msbSS0_uid471_fpFusedHornerTest_b_to_finalRes_uid484_fpFusedHornerTest_c_q : std_logic_vector (0 downto 0);
    signal ld_oFpHornerRes_uid165_uid165_fpArctanXTest_q_to_yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_a_q : std_logic_vector (52 downto 0);
    signal ld_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_q_to_TtopProdConcSoftProd_uid499_fxpHornerResMult_uid166_fpArctanXTest_a_q : std_logic_vector (5 downto 0);
    signal ld_RightShiftStage061dto4_uid517_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage1Idx1_uid519_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q : std_logic_vector (57 downto 0);
    signal ld_RightShiftStage061dto8_uid520_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage1Idx2_uid522_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q : std_logic_vector (53 downto 0);
    signal ld_RightShiftStage061dto12_uid523_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage1Idx3_uid525_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q : std_logic_vector (49 downto 0);
    signal ld_RightShiftStage161dto1_uid528_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage2Idx1_uid530_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q : std_logic_vector (60 downto 0);
    signal ld_RightShiftStage161dto2_uid531_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage2Idx2_uid533_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q : std_logic_vector (59 downto 0);
    signal ld_RightShiftStage161dto3_uid534_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage2Idx3_uid536_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q : std_logic_vector (58 downto 0);
    signal ld_vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_q_to_r_uid563_zeroCountFinalNorm_uid191_fpArctanXTest_d_q : std_logic_vector (0 downto 0);
    signal ld_X58dto0_uid567_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage0Idx1_uid568_oFracPath4_uid192_fpArctanXTest_b_q : std_logic_vector (58 downto 0);
    signal ld_X54dto0_uid570_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage0Idx2_uid571_oFracPath4_uid192_fpArctanXTest_b_q : std_logic_vector (54 downto 0);
    signal ld_X50dto0_uid573_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage0Idx3_uid574_oFracPath4_uid192_fpArctanXTest_b_q : std_logic_vector (50 downto 0);
    signal ld_LeftShiftStage061dto0_uid578_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage1Idx1_uid579_oFracPath4_uid192_fpArctanXTest_b_q : std_logic_vector (61 downto 0);
    signal ld_LeftShiftStage060dto0_uid581_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage1Idx2_uid582_oFracPath4_uid192_fpArctanXTest_b_q : std_logic_vector (60 downto 0);
    signal ld_LeftShiftStage059dto0_uid584_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage1Idx3_uid585_oFracPath4_uid192_fpArctanXTest_b_q : std_logic_vector (59 downto 0);
    signal ld_RightShiftStage052dto4_uid601_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage1Idx1_uid603_fxpOp2Path2_uid204_fpArctanXTest_a_q : std_logic_vector (48 downto 0);
    signal ld_RightShiftStage052dto8_uid604_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage1Idx2_uid606_fxpOp2Path2_uid204_fpArctanXTest_a_q : std_logic_vector (44 downto 0);
    signal ld_RightShiftStage052dto12_uid607_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage1Idx3_uid609_fxpOp2Path2_uid204_fpArctanXTest_a_q : std_logic_vector (40 downto 0);
    signal ld_reg_rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_1_q_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_b_q : std_logic_vector (1 downto 0);
    signal ld_RightShiftStage152dto1_uid612_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage2Idx1_uid614_fxpOp2Path2_uid204_fpArctanXTest_a_q : std_logic_vector (51 downto 0);
    signal ld_RightShiftStage152dto2_uid615_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage2Idx2_uid617_fxpOp2Path2_uid204_fpArctanXTest_a_q : std_logic_vector (50 downto 0);
    signal ld_RightShiftStage152dto3_uid618_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage2Idx3_uid620_fxpOp2Path2_uid204_fpArctanXTest_a_q : std_logic_vector (49 downto 0);
    signal ld_reg_rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_1_q_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_b_q : std_logic_vector (1 downto 0);
    signal ld_reg_denArg22_uid97_fpArctanXTest_replace_split_high_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_0_q_to_denArg22_uid97_fpArctanXTest_replace_multhi_a_q : std_logic_vector (26 downto 0);
    signal ld_atanArg2_uid128_fpArctanXTest_comp_0_out1_lsb_BS_b_to_atanArg2_uid128_fpArctanXTest_comp_0_out1_BJ_b_q : std_logic_vector (106 downto 0);
    signal ld_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC1_uid315_invTab_lutmem_0_q_to_memoryC1_uid315_invTab_lutmem_a_q : std_logic_vector (8 downto 0);
    signal ld_reg_xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_6_q_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_g_q : std_logic_vector (26 downto 0);
    signal ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_a_c_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_a_q : std_logic_vector (4 downto 0);
    signal ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_b_c_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_b_q : std_logic_vector (4 downto 0);
    signal ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_c_c_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_c_q : std_logic_vector (4 downto 0);
    signal ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_q_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitJoin_for_q_a_q : std_logic_vector (76 downto 0);
    signal ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_a_c_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_a_q : std_logic_vector (4 downto 0);
    signal ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_b_c_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_b_q : std_logic_vector (4 downto 0);
    signal ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_c_c_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_c_q : std_logic_vector (4 downto 0);
    signal ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_q_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitJoin_for_q_a_q : std_logic_vector (76 downto 0);
    signal ld_yT1_uid233_invPE_b_to_reg_yT1_uid233_invPE_0_to_prodXY_uid624_pT1_uid234_invPE_0_a_q : std_logic_vector (13 downto 0);
    signal ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC1_uid229_invTab_lutmem_0_a_q : std_logic_vector (8 downto 0);
    signal ld_xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_b_to_reg_xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_0_to_multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_6_a_q : std_logic_vector (26 downto 0);
    signal ld_denArg22_uid97_fpArctanXTest_replace_split_low_b_to_reg_denArg22_uid97_fpArctanXTest_replace_split_low_0_to_denArg22_uid97_fpArctanXTest_replace_multlo_0_a_q : std_logic_vector (25 downto 0);
    signal ld_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_b_to_reg_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_1_a_q : std_logic_vector (1 downto 0);
    signal ld_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_b_to_reg_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_1_a_q : std_logic_vector (1 downto 0);
    signal ld_yT1_uid319_invPE_b_to_reg_yT1_uid319_invPE_0_to_prodXY_uid630_pT1_uid320_invPE_0_a_q : std_logic_vector (13 downto 0);
    signal ld_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_b_to_reg_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_0_a_q : std_logic_vector (26 downto 0);
    signal ld_vCount_uid367_atanArg2_uid129_fpArctanXTest_q_to_reg_vCount_uid367_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_4_a_q : std_logic_vector (0 downto 0);
    signal ld_vCount_uid353_atanArg2_uid129_fpArctanXTest_q_to_reg_vCount_uid353_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_6_a_q : std_logic_vector (0 downto 0);
    signal ld_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_0_to_topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_0_a_q : std_logic_vector (26 downto 0);
    signal ld_rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_reg_rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_a_q : std_logic_vector (1 downto 0);
    signal ld_rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_reg_rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_a_q : std_logic_vector (1 downto 0);
    signal ld_sumAtanBSecondTerm_uid189_fpArctanXTest_q_to_reg_sumAtanBSecondTerm_uid189_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_2_a_q : std_logic_vector (62 downto 0);
    signal ld_leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_b_to_reg_leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_1_a_q : std_logic_vector (1 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_reset0 : std_logic;
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_eq : std_logic;
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_sticky_ena_q : signal is true;
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_reset0 : std_logic;
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_sticky_ena_q : signal is true;
    signal ld_sum1_uid60_uid63_fpArctanXTest_q_to_sumHighA_B_uid68_fpArctanXTest_b_inputreg_q : std_logic_vector (29 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_reset0 : std_logic;
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_eq : std_logic;
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_sticky_ena_q : signal is true;
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_inputreg_q : std_logic_vector (28 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_reset0 : std_logic;
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_ia : std_logic_vector (28 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_iq : std_logic_vector (28 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_q : std_logic_vector (28 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_eq : std_logic;
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_sticky_ena_q : signal is true;
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_reset0 : std_logic;
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_eq : std_logic;
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_sticky_ena_q : signal is true;
    signal ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_reset0 : std_logic;
    signal ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_sticky_ena_q : signal is true;
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_inputreg_q : std_logic_vector (63 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_reset0 : std_logic;
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_ia : std_logic_vector (63 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_iq : std_logic_vector (63 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_q : std_logic_vector (63 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_eq : std_logic;
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_inputreg_q : std_logic_vector (61 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_reset0 : std_logic;
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_ia : std_logic_vector (61 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_iq : std_logic_vector (61 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_q : std_logic_vector (61 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_eq : std_logic;
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_wrreg_q : std_logic_vector (4 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_sum1_uid111_uid114_fpArctanXTest_q_to_sumHighA_B_uid119_fpArctanXTest_b_inputreg_q : std_logic_vector (29 downto 0);
    signal ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_reset0 : std_logic;
    signal ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_sticky_ena_q : signal is true;
    signal ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_inputreg_q : std_logic_vector (28 downto 0);
    signal ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_reset0 : std_logic;
    signal ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_ia : std_logic_vector (28 downto 0);
    signal ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_iq : std_logic_vector (28 downto 0);
    signal ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_q : std_logic_vector (28 downto 0);
    signal ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_sticky_ena_q : signal is true;
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_reset0 : std_logic;
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_eq : std_logic;
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_sticky_ena_q : signal is true;
    signal ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_reset0 : std_logic;
    signal ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_sticky_ena_q : signal is true;
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_inputreg_q : std_logic_vector (63 downto 0);
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_reset0 : std_logic;
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_ia : std_logic_vector (63 downto 0);
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_iq : std_logic_vector (63 downto 0);
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_q : std_logic_vector (63 downto 0);
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    signal ld_expV_uid145_fpArctanXTest_b_to_unBiasExpV_uid149_fpArctanXTest_a_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_reset0 : std_logic;
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_sticky_ena_q : signal is true;
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_reset0 : std_logic;
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_eq : std_logic;
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_sticky_ena_q : signal is true;
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_reset0 : std_logic;
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_eq : std_logic;
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_sticky_ena_q : signal is true;
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_reset0 : std_logic;
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_eq : std_logic;
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_sticky_ena_q : signal is true;
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_reset0 : std_logic;
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_eq : std_logic;
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_sticky_ena_q : signal is true;
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_reset0 : std_logic;
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_eq : std_logic;
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_sticky_ena_q : signal is true;
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_reset0 : std_logic;
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_sticky_ena_q : signal is true;
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_reset0 : std_logic;
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_ia : std_logic_vector (51 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_iq : std_logic_vector (51 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_q : std_logic_vector (51 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_q : std_logic_vector(1 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_i : unsigned(1 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_eq : std_logic;
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdreg_q : std_logic_vector (1 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_mem_top_q : std_logic_vector (2 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_sticky_ena_q : signal is true;
    signal ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_inputreg_q : std_logic_vector (10 downto 0);
    signal ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_reset0 : std_logic;
    signal ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_ia : std_logic_vector (10 downto 0);
    signal ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_iq : std_logic_vector (10 downto 0);
    signal ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_q : std_logic_vector (10 downto 0);
    signal ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_sticky_ena_q : signal is true;
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_reset0 : std_logic;
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_sticky_ena_q : signal is true;
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_reset0 : std_logic;
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_sticky_ena_q : signal is true;
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_inputreg_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_reset0 : std_logic;
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_sticky_ena_q : signal is true;
    signal ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_inputreg_q : std_logic_vector (73 downto 0);
    signal ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_reset0 : std_logic;
    signal ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ia : std_logic_vector (73 downto 0);
    signal ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_iq : std_logic_vector (73 downto 0);
    signal ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_q : std_logic_vector (73 downto 0);
    signal ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q : signal is true;
    signal ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_reset0 : std_logic;
    signal ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ia : std_logic_vector (41 downto 0);
    signal ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_iq : std_logic_vector (41 downto 0);
    signal ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_q : std_logic_vector (41 downto 0);
    signal ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q : signal is true;
    signal ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_inputreg_q : std_logic_vector (9 downto 0);
    signal ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_reset0 : std_logic;
    signal ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ia : std_logic_vector (9 downto 0);
    signal ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_iq : std_logic_vector (9 downto 0);
    signal ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_q : std_logic_vector (9 downto 0);
    signal ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q : signal is true;
    signal ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_inputreg_q : std_logic_vector (108 downto 0);
    signal ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_reset0 : std_logic;
    signal ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_ia : std_logic_vector (108 downto 0);
    signal ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_aa : std_logic_vector (1 downto 0);
    signal ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_ab : std_logic_vector (1 downto 0);
    signal ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_iq : std_logic_vector (108 downto 0);
    signal ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_q : std_logic_vector (108 downto 0);
    signal ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_sticky_ena_q : signal is true;
    signal ld_fracX_uid456_fpFusedHornerTest_b_to_fxpX_uid457_uid457_fpFusedHornerTest_a_inputreg_q : std_logic_vector (51 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_inputreg_q : std_logic_vector (53 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_reset0 : std_logic;
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_ia : std_logic_vector (53 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_aa : std_logic_vector (0 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_ab : std_logic_vector (0 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_iq : std_logic_vector (53 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_q : std_logic_vector (53 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdcnt_q : std_logic_vector(0 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdcnt_i : unsigned(0 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdreg_q : std_logic_vector (0 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_sticky_ena_q : signal is true;
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_inputreg_q : std_logic_vector (52 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_reset0 : std_logic;
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_ia : std_logic_vector (52 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_iq : std_logic_vector (52 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_q : std_logic_vector (52 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdcnt_q : std_logic_vector(3 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdcnt_i : unsigned(3 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdreg_q : std_logic_vector (3 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_mem_top_q : std_logic_vector (4 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_sticky_ena_q : signal is true;
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_inputreg_q : std_logic_vector (25 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_reset0 : std_logic;
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_ia : std_logic_vector (25 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_aa : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_ab : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_iq : std_logic_vector (25 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_q : std_logic_vector (25 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_q : std_logic_vector(4 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_i : unsigned(4 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_eq : std_logic;
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdreg_q : std_logic_vector (4 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_mem_top_q : std_logic_vector (5 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_sticky_ena_q : signal is true;
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_inputreg_q : std_logic_vector (8 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_reset0 : std_logic;
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_ia : std_logic_vector (8 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_iq : std_logic_vector (8 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_q : std_logic_vector (8 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_eq : std_logic;
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_sticky_ena_q : signal is true;
    signal ld_yT1_uid233_invPE_b_to_reg_yT1_uid233_invPE_0_to_prodXY_uid624_pT1_uid234_invPE_0_a_inputreg_q : std_logic_vector (13 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_inputreg_q : std_logic_vector (22 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_reset0 : std_logic;
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_ia : std_logic_vector (22 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_iq : std_logic_vector (22 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_q : std_logic_vector (22 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_q : std_logic_vector(2 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_i : unsigned(2 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_eq : std_logic;
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdreg_q : std_logic_vector (2 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_mem_top_q : std_logic_vector (3 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_sticky_ena_q : signal is true;
    signal ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_inputreg_q : std_logic_vector (8 downto 0);
    signal ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_ia : std_logic_vector (8 downto 0);
    signal ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_iq : std_logic_vector (8 downto 0);
    signal ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_q : std_logic_vector (8 downto 0);
    signal ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_yT1_uid319_invPE_b_to_reg_yT1_uid319_invPE_0_to_prodXY_uid630_pT1_uid320_invPE_0_a_inputreg_q : std_logic_vector (13 downto 0);
    signal ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_inputreg_q : std_logic_vector (22 downto 0);
    signal ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_reset0 : std_logic;
    signal ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_ia : std_logic_vector (22 downto 0);
    signal ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_iq : std_logic_vector (22 downto 0);
    signal ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_q : std_logic_vector (22 downto 0);
    signal ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_sticky_ena_q : signal is true;
    signal ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_inputreg_q : std_logic_vector (8 downto 0);
    signal ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_ia : std_logic_vector (8 downto 0);
    signal ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_aa : std_logic_vector (2 downto 0);
    signal ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_ab : std_logic_vector (2 downto 0);
    signal ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_iq : std_logic_vector (8 downto 0);
    signal ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_q : std_logic_vector (8 downto 0);
    signal ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_inputreg_q : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_reset0 : std_logic;
    signal ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_ia : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_aa : std_logic_vector (3 downto 0);
    signal ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_ab : std_logic_vector (3 downto 0);
    signal ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_iq : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_q : std_logic_vector (2 downto 0);
    signal ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_sticky_ena_q : signal is true;
    signal ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_inputreg_q : std_logic_vector (8 downto 0);
    signal ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_reset0 : std_logic;
    signal ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_ia : std_logic_vector (8 downto 0);
    signal ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_iq : std_logic_vector (8 downto 0);
    signal ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_q : std_logic_vector (8 downto 0);
    signal ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_sticky_ena_q : signal is true;
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_reset0 : std_logic;
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdcnt_q : std_logic_vector(5 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdcnt_i : unsigned(5 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdreg_q : std_logic_vector (5 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_mem_top_q : std_logic_vector (6 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmpReg_q : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_sticky_ena_q : signal is true;
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_reset0 : std_logic;
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_sticky_ena_q : signal is true;
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_reset0 : std_logic;
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_sticky_ena_q : signal is true;
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_reset0 : std_logic;
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_sticky_ena_q : signal is true;
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_reset0 : std_logic;
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_sticky_ena_q : signal is true;
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_reset0 : std_logic;
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_sticky_ena_q : signal is true;
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_reset0 : std_logic;
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_ia : std_logic_vector (0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_aa : std_logic_vector (5 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_ab : std_logic_vector (5 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_iq : std_logic_vector (0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_q : std_logic_vector (0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_sticky_ena_q : std_logic_vector (0 downto 0);
    attribute preserve of ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_sticky_ena_q : signal is true;
    signal shiftOut_uid199_fpArctanXTest_a : std_logic_vector(13 downto 0);
    signal shiftOut_uid199_fpArctanXTest_b : std_logic_vector(13 downto 0);
    signal shiftOut_uid199_fpArctanXTest_o : std_logic_vector (13 downto 0);
    signal shiftOut_uid199_fpArctanXTest_cin : std_logic_vector (0 downto 0);
    signal shiftOut_uid199_fpArctanXTest_c : std_logic_vector (0 downto 0);
    signal excSelBits_uid219_fpArctanXTest_q : std_logic_vector (2 downto 0);
    signal pad_sm1_uid260_uid262_yTInvYSqr_uid72_fpArctanXTest_q : std_logic_vector (26 downto 0);
    signal pad_sm1_uid346_uid348_yTInvYSqr_uid123_fpArctanXTest_q : std_logic_vector (26 downto 0);
    signal satHigh1_uid441_fpFusedHornerTest_a : std_logic_vector(14 downto 0);
    signal satHigh1_uid441_fpFusedHornerTest_b : std_logic_vector(14 downto 0);
    signal satHigh1_uid441_fpFusedHornerTest_o : std_logic_vector (14 downto 0);
    signal satHigh1_uid441_fpFusedHornerTest_cin : std_logic_vector (0 downto 0);
    signal satHigh1_uid441_fpFusedHornerTest_n : std_logic_vector (0 downto 0);
    signal satHigh2_uid446_fpFusedHornerTest_a : std_logic_vector(14 downto 0);
    signal satHigh2_uid446_fpFusedHornerTest_b : std_logic_vector(14 downto 0);
    signal satHigh2_uid446_fpFusedHornerTest_o : std_logic_vector (14 downto 0);
    signal satHigh2_uid446_fpFusedHornerTest_cin : std_logic_vector (0 downto 0);
    signal satHigh2_uid446_fpFusedHornerTest_n : std_logic_vector (0 downto 0);
    signal pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_q : std_logic_vector (26 downto 0);
    signal rightShiftStage1Idx1_uid279_a_uid92_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal rightShiftStage1Idx1_uid303_denArg22FxpExt_uid98_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal rightShiftStage2Idx1_uid530_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal leftShiftStage1Idx1_uid579_oFracPath4_uid192_fpArctanXTest_q : std_logic_vector (62 downto 0);
    signal rightShiftStage2Idx1_uid614_fxpOp2Path2_uid204_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal atanArg2_uid128_fpArctanXTest_comp_0_out1_BJ_q : std_logic_vector (107 downto 0);
    signal lOAdded_uid71_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal invYT2RndBit_uid73_uid74_fpArctanXTest_q : std_logic_vector (57 downto 0);
    signal lOAdded_uid122_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal invYT2RndBit_uid124_uid125_fpArctanXTest_q : std_logic_vector (57 downto 0);
    signal ofracRPath3_uid183_uid183_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal fxpX_uid457_uid457_fpFusedHornerTest_q : std_logic_vector (52 downto 0);
    signal expFracRPostRnd_uid481_fpFusedHornerTest_a : std_logic_vector(64 downto 0);
    signal expFracRPostRnd_uid481_fpFusedHornerTest_b : std_logic_vector(64 downto 0);
    signal expFracRPostRnd_uid481_fpFusedHornerTest_o : std_logic_vector (64 downto 0);
    signal expFracRPostRnd_uid481_fpFusedHornerTest_q : std_logic_vector (64 downto 0);
    signal oFracU_uid89_uid89_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_a : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q : std_logic_vector(0 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdmux_q : std_logic_vector (1 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdmux_q : std_logic_vector (0 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdmux_q : std_logic_vector (3 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdmux_q : std_logic_vector (4 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdmux_q : std_logic_vector (2 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux_s : std_logic_vector (0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux_q : std_logic_vector (5 downto 0);
    signal expX_uid6_fpArctanXTest_in : std_logic_vector (62 downto 0);
    signal expX_uid6_fpArctanXTest_b : std_logic_vector (10 downto 0);
    signal fracX_uid7_fpArctanXTest_in : std_logic_vector (51 downto 0);
    signal fracX_uid7_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal singX_uid8_fpArctanXTest_in : std_logic_vector (63 downto 0);
    signal singX_uid8_fpArctanXTest_b : std_logic_vector (0 downto 0);
    signal expXIsZero_uid23_fpArctanXTest_a : std_logic_vector(10 downto 0);
    signal expXIsZero_uid23_fpArctanXTest_b : std_logic_vector(10 downto 0);
    signal expXIsZero_uid23_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal expXIsMax_uid25_fpArctanXTest_a : std_logic_vector(10 downto 0);
    signal expXIsMax_uid25_fpArctanXTest_b : std_logic_vector(10 downto 0);
    signal expXIsMax_uid25_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal fracXIsZero_uid27_fpArctanXTest_a : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid27_fpArctanXTest_b : std_logic_vector(51 downto 0);
    signal fracXIsZero_uid27_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal exc_I_uid28_fpArctanXTest_a : std_logic_vector(0 downto 0);
    signal exc_I_uid28_fpArctanXTest_b : std_logic_vector(0 downto 0);
    signal exc_I_uid28_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal expXIsBias_uid36_fpArctanXTest_a : std_logic_vector(10 downto 0);
    signal expXIsBias_uid36_fpArctanXTest_b : std_logic_vector(10 downto 0);
    signal expXIsBias_uid36_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal inIsOne_uid37_fpArctanXTest_a : std_logic_vector(0 downto 0);
    signal inIsOne_uid37_fpArctanXTest_b : std_logic_vector(0 downto 0);
    signal inIsOne_uid37_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal arctanIsConst_uid47_fpArctanXTest_a : std_logic_vector(0 downto 0);
    signal arctanIsConst_uid47_fpArctanXTest_b : std_logic_vector(0 downto 0);
    signal arctanIsConst_uid47_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal path2_uid48_fpArctanXTest_a : std_logic_vector(13 downto 0);
    signal path2_uid48_fpArctanXTest_b : std_logic_vector(13 downto 0);
    signal path2_uid48_fpArctanXTest_o : std_logic_vector (13 downto 0);
    signal path2_uid48_fpArctanXTest_cin : std_logic_vector (0 downto 0);
    signal path2_uid48_fpArctanXTest_n : std_logic_vector (0 downto 0);
    signal sumAHighB_uid62_fpArctanXTest_a : std_logic_vector(28 downto 0);
    signal sumAHighB_uid62_fpArctanXTest_b : std_logic_vector(28 downto 0);
    signal sumAHighB_uid62_fpArctanXTest_o : std_logic_vector (28 downto 0);
    signal sumAHighB_uid62_fpArctanXTest_q : std_logic_vector (28 downto 0);
    signal expZExt_uid78_fpArctanXTest_a : std_logic_vector(12 downto 0);
    signal expZExt_uid78_fpArctanXTest_b : std_logic_vector(12 downto 0);
    signal expZExt_uid78_fpArctanXTest_o : std_logic_vector (12 downto 0);
    signal expZExt_uid78_fpArctanXTest_q : std_logic_vector (12 downto 0);
    signal u_uid86_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal u_uid86_fpArctanXTest_q : std_logic_vector (63 downto 0);
    signal sumAHighB_uid113_fpArctanXTest_a : std_logic_vector(28 downto 0);
    signal sumAHighB_uid113_fpArctanXTest_b : std_logic_vector(28 downto 0);
    signal sumAHighB_uid113_fpArctanXTest_o : std_logic_vector (28 downto 0);
    signal sumAHighB_uid113_fpArctanXTest_q : std_logic_vector (28 downto 0);
    signal expReconstructExt_uid134_fpArctanXTest_a : std_logic_vector(13 downto 0);
    signal expReconstructExt_uid134_fpArctanXTest_b : std_logic_vector(13 downto 0);
    signal expReconstructExt_uid134_fpArctanXTest_o : std_logic_vector (13 downto 0);
    signal expReconstructExt_uid134_fpArctanXTest_q : std_logic_vector (12 downto 0);
    signal v_uid142_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal v_uid142_fpArctanXTest_q : std_logic_vector (63 downto 0);
    signal fxpHornerResMultNorm_uid170_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal fxpHornerResMultNorm_uid170_fpArctanXTest_q : std_logic_vector (51 downto 0);
    signal expPath3PreNorm_uid178_fpArctanXTest_a : std_logic_vector(11 downto 0);
    signal expPath3PreNorm_uid178_fpArctanXTest_b : std_logic_vector(11 downto 0);
    signal expPath3PreNorm_uid178_fpArctanXTest_o : std_logic_vector (11 downto 0);
    signal expPath3PreNorm_uid178_fpArctanXTest_q : std_logic_vector (11 downto 0);
    signal expRPath3ShiftVal_uid186_fpArctanXTest_a : std_logic_vector(11 downto 0);
    signal expRPath3ShiftVal_uid186_fpArctanXTest_b : std_logic_vector(11 downto 0);
    signal expRPath3ShiftVal_uid186_fpArctanXTest_o : std_logic_vector (11 downto 0);
    signal expRPath3ShiftVal_uid186_fpArctanXTest_q : std_logic_vector (11 downto 0);
    signal sumAtanBSecondTerm_uid189_fpArctanXTest_a : std_logic_vector(62 downto 0);
    signal sumAtanBSecondTerm_uid189_fpArctanXTest_b : std_logic_vector(62 downto 0);
    signal sumAtanBSecondTerm_uid189_fpArctanXTest_o : std_logic_vector (62 downto 0);
    signal sumAtanBSecondTerm_uid189_fpArctanXTest_q : std_logic_vector (62 downto 0);
    signal expPath4Ext_uid194_fpArctanXTest_a : std_logic_vector(11 downto 0);
    signal expPath4Ext_uid194_fpArctanXTest_b : std_logic_vector(11 downto 0);
    signal expPath4Ext_uid194_fpArctanXTest_o : std_logic_vector (11 downto 0);
    signal expPath4Ext_uid194_fpArctanXTest_q : std_logic_vector (11 downto 0);
    signal shiftValPath2PreSub_uid198_fpArctanXTest_a : std_logic_vector(11 downto 0);
    signal shiftValPath2PreSub_uid198_fpArctanXTest_b : std_logic_vector(11 downto 0);
    signal shiftValPath2PreSub_uid198_fpArctanXTest_o : std_logic_vector (11 downto 0);
    signal shiftValPath2PreSub_uid198_fpArctanXTest_q : std_logic_vector (11 downto 0);
    signal path2Diff_uid205_fpArctanXTest_a : std_logic_vector(55 downto 0);
    signal path2Diff_uid205_fpArctanXTest_b : std_logic_vector(55 downto 0);
    signal path2Diff_uid205_fpArctanXTest_o : std_logic_vector (55 downto 0);
    signal path2Diff_uid205_fpArctanXTest_q : std_logic_vector (55 downto 0);
    signal fracRPath2_uid210_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal fracRPath2_uid210_fpArctanXTest_q : std_logic_vector (51 downto 0);
    signal expRPath2_uid211_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal expRPath2_uid211_fpArctanXTest_q : std_logic_vector (10 downto 0);
    signal fracRPostExc_uid221_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal fracRPostExc_uid221_fpArctanXTest_q : std_logic_vector (51 downto 0);
    signal expRPostExc_uid222_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal expRPostExc_uid222_fpArctanXTest_q : std_logic_vector (10 downto 0);
    signal rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal vCount_uid353_atanArg2_uid129_fpArctanXTest_a : std_logic_vector(63 downto 0);
    signal vCount_uid353_atanArg2_uid129_fpArctanXTest_b : std_logic_vector(63 downto 0);
    signal vCount_uid353_atanArg2_uid129_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal vCount_uid361_atanArg2_uid129_fpArctanXTest_a : std_logic_vector(31 downto 0);
    signal vCount_uid361_atanArg2_uid129_fpArctanXTest_b : std_logic_vector(31 downto 0);
    signal vCount_uid361_atanArg2_uid129_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid364_atanArg2_uid129_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid364_atanArg2_uid129_fpArctanXTest_q : std_logic_vector (31 downto 0);
    signal vCount_uid367_atanArg2_uid129_fpArctanXTest_a : std_logic_vector(15 downto 0);
    signal vCount_uid367_atanArg2_uid129_fpArctanXTest_b : std_logic_vector(15 downto 0);
    signal vCount_uid367_atanArg2_uid129_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid370_atanArg2_uid129_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid370_atanArg2_uid129_fpArctanXTest_q : std_logic_vector (15 downto 0);
    signal vStagei_uid376_atanArg2_uid129_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid376_atanArg2_uid129_fpArctanXTest_q : std_logic_vector (7 downto 0);
    signal vStagei_uid388_atanArg2_uid129_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid388_atanArg2_uid129_fpArctanXTest_q : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_q : std_logic_vector (105 downto 0);
    signal addrValue_uid437_fpFusedHornerTest_a : std_logic_vector(11 downto 0);
    signal addrValue_uid437_fpFusedHornerTest_b : std_logic_vector(11 downto 0);
    signal addrValue_uid437_fpFusedHornerTest_o : std_logic_vector (11 downto 0);
    signal addrValue_uid437_fpFusedHornerTest_q : std_logic_vector (11 downto 0);
    signal coefTable1_uid452_fpFusedHornerTest_q : std_logic_vector(38 downto 0);
    signal sumAHighB_uid468_fpFusedHornerTest_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid468_fpFusedHornerTest_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid468_fpFusedHornerTest_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid468_fpFusedHornerTest_q : std_logic_vector (54 downto 0);
    signal expLT_uid475_fpFusedHornerTest_a : std_logic_vector(12 downto 0);
    signal expLT_uid475_fpFusedHornerTest_b : std_logic_vector(12 downto 0);
    signal expLT_uid475_fpFusedHornerTest_o : std_logic_vector (12 downto 0);
    signal expLT_uid475_fpFusedHornerTest_q : std_logic_vector (11 downto 0);
    signal vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_a : std_logic_vector(7 downto 0);
    signal vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_b : std_logic_vector(7 downto 0);
    signal vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest_q : std_logic_vector (7 downto 0);
    signal vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_q : std_logic_vector (3 downto 0);
    signal leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_q : std_logic_vector (62 downto 0);
    signal rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_s : std_logic_vector (0 downto 0);
    signal leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_q : std_logic_vector (56 downto 0);
    signal atanArg2_uid128_fpArctanXTest_ADD_a : std_logic_vector(108 downto 0);
    signal atanArg2_uid128_fpArctanXTest_ADD_b : std_logic_vector(108 downto 0);
    signal atanArg2_uid128_fpArctanXTest_ADD_o : std_logic_vector (108 downto 0);
    signal atanArg2_uid128_fpArctanXTest_ADD_q : std_logic_vector (108 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_enaAnd_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_enaAnd_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_enaAnd_q : std_logic_vector(0 downto 0);
    signal cstPiO2_uid40_fpArctanXTest_in : std_logic_vector (53 downto 0);
    signal cstPiO2_uid40_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal cstPiO4_uid43_fpArctanXTest_in : std_logic_vector (51 downto 0);
    signal cstPiO4_uid43_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal invY27TinvY27_uid59_fpArctanXTest_q : std_logic_vector (2 downto 0);
    signal invY27TinvY27_uid110_fpArctanXTest_q : std_logic_vector (2 downto 0);
    signal tConc_uid65_fpArctanXTest_q : std_logic_vector (56 downto 0);
    signal rightPaddedIn_uid93_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal ofracRPath3ZZ_uid185_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal tConc_uid116_fpArctanXTest_q : std_logic_vector (56 downto 0);
    signal oFracVSqrMSB_uid150_fpArctanXTest_in : std_logic_vector (71 downto 0);
    signal oFracVSqrMSB_uid150_fpArctanXTest_b : std_logic_vector (0 downto 0);
    signal oFracVSqrtNormHigh_uid157_fpArctanXTest_in : std_logic_vector (70 downto 0);
    signal oFracVSqrtNormHigh_uid157_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal oFracVSqrtNormLow_uid158_fpArctanXTest_in : std_logic_vector (69 downto 0);
    signal oFracVSqrtNormLow_uid158_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal expOFracVSqr_uid151_fpArctanXTest_q : std_logic_vector (12 downto 0);
    signal TtopProdConcSoftProd_uid257_yTInvYSqr_uid72_fpArctanXTest_q : std_logic_vector (65 downto 0);
    signal leftShiftStage2Idx2_uid422_atanArg2Norm_uid130_fpArctanXTest_q : std_logic_vector (105 downto 0);
    signal rightShiftStage1Idx1_uid519_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal leftShiftStage0Idx1_uid568_oFracPath4_uid192_fpArctanXTest_q : std_logic_vector (62 downto 0);
    signal rightShiftStage1Idx1_uid603_fxpOp2Path2_uid204_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage1Idx2_uid522_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal leftShiftStage0Idx2_uid571_oFracPath4_uid192_fpArctanXTest_q : std_logic_vector (62 downto 0);
    signal rightShiftStage1Idx2_uid606_fxpOp2Path2_uid204_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage1Idx3_uid525_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal leftShiftStage0Idx3_uid574_oFracPath4_uid192_fpArctanXTest_q : std_logic_vector (62 downto 0);
    signal rightShiftStage1Idx3_uid609_fxpOp2Path2_uid204_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage1Idx2_uid282_a_uid92_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal rightShiftStage1Idx2_uid306_denArg22FxpExt_uid98_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal leftShiftStage2Idx1_uid419_atanArg2Norm_uid130_fpArctanXTest_q : std_logic_vector (105 downto 0);
    signal rightShiftStage2Idx2_uid533_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal leftShiftStage1Idx2_uid582_oFracPath4_uid192_fpArctanXTest_q : std_logic_vector (62 downto 0);
    signal rightShiftStage2Idx2_uid617_fxpOp2Path2_uid204_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage1Idx3_uid285_a_uid92_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal rightShiftStage1Idx3_uid309_denArg22FxpExt_uid98_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal rightShiftStage2Idx3_uid536_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal leftShiftStage1Idx3_uid585_oFracPath4_uid192_fpArctanXTest_q : std_logic_vector (62 downto 0);
    signal rightShiftStage2Idx3_uid620_fxpOp2Path2_uid204_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal TtopProdConcSoftProd_uid343_yTInvYSqr_uid123_fpArctanXTest_q : std_logic_vector (65 downto 0);
    signal leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_q : std_logic_vector (105 downto 0);
    signal cStage_uid356_atanArg2_uid129_fpArctanXTest_q : std_logic_vector (63 downto 0);
    signal leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_q : std_logic_vector (105 downto 0);
    signal leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_q : std_logic_vector (105 downto 0);
    signal leftShiftStage2Idx3_uid425_atanArg2Norm_uid130_fpArctanXTest_q : std_logic_vector (105 downto 0);
    signal TtopProdConcSoftProd_uid499_fxpHornerResMult_uid166_fpArctanXTest_q : std_logic_vector (59 downto 0);
    signal prodXYTruncFR_uid625_pT1_uid234_invPE_in : std_logic_vector (27 downto 0);
    signal prodXYTruncFR_uid625_pT1_uid234_invPE_b : std_logic_vector (14 downto 0);
    signal prodXYTruncFR_uid628_pT2_uid240_invPE_in : std_logic_vector (47 downto 0);
    signal prodXYTruncFR_uid628_pT2_uid240_invPE_b : std_logic_vector (25 downto 0);
    signal prodXYTruncFR_uid631_pT1_uid320_invPE_in : std_logic_vector (27 downto 0);
    signal prodXYTruncFR_uid631_pT1_uid320_invPE_b : std_logic_vector (14 downto 0);
    signal prodXYTruncFR_uid634_pT2_uid326_invPE_in : std_logic_vector (47 downto 0);
    signal prodXYTruncFR_uid634_pT2_uid326_invPE_b : std_logic_vector (25 downto 0);
    signal prodXYTruncFR_uid637_piSig_2_uid460_fpFusedHornerTest_in : std_logic_vector (45 downto 0);
    signal prodXYTruncFR_uid637_piSig_2_uid460_fpFusedHornerTest_b : std_logic_vector (22 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_shiftup_q_int : std_logic_vector (61 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_shiftup_q : std_logic_vector (61 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_add_a : std_logic_vector(61 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_add_b : std_logic_vector(61 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_add_o : std_logic_vector (61 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_add_q : std_logic_vector (61 downto 0);
    signal atanArg2_uid128_fpArctanXTest_LSB_a0_b0_in : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_LSB_a0_b0_b : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_MSB_a0_b0_in : std_logic_vector (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_MSB_a0_b0_b : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_LSB_a1_b0_in : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_LSB_a1_b0_b : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_MSB_a1_b0_in : std_logic_vector (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_MSB_a1_b0_b : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_LSB_a0_b1_in : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_LSB_a0_b1_b : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_MSB_a0_b1_in : std_logic_vector (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_MSB_a0_b1_b : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_LSB_a1_b1_in : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_LSB_a1_b1_b : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_MSB_a1_b1_in : std_logic_vector (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_MSB_a1_b1_b : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_joined_BJ_1_q : std_logic_vector (107 downto 0);
    signal atanArg2_uid128_fpArctanXTest_joined_BJ_2_q : std_logic_vector (107 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitExpansion_for_b_q : std_logic_vector (81 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitExpansion_for_b_q : std_logic_vector (81 downto 0);
    signal multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_in : std_logic_vector (54 downto 0);
    signal multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_b : std_logic_vector (53 downto 0);
    signal multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_in : std_logic_vector (36 downto 0);
    signal multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_b : std_logic_vector (32 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitExpansion_for_c_q : std_logic_vector (81 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitExpansion_for_c_q : std_logic_vector (81 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitJoin_for_q_q : std_logic_vector (81 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitJoin_for_q_q : std_logic_vector (81 downto 0);
    signal sum1_uid60_uid63_fpArctanXTest_q : std_logic_vector (29 downto 0);
    signal rightShiftStage1_uid287_a_uid92_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage1_uid287_a_uid92_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal sum1_uid111_uid114_fpArctanXTest_q : std_logic_vector (29 downto 0);
    signal leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_q : std_logic_vector (105 downto 0);
    signal os_uid182_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_q : std_logic_vector (62 downto 0);
    signal rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_b : std_logic_vector (26 downto 0);
    signal rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_in : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_b : std_logic_vector (1 downto 0);
    signal yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_b : std_logic_vector (26 downto 0);
    signal vStagei_uid358_atanArg2_uid129_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid358_atanArg2_uid129_fpArctanXTest_q : std_logic_vector (63 downto 0);
    signal sigmaSigExt0_uid466_uid469_fpFusedHornerTest_q : std_logic_vector (58 downto 0);
    signal yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_b : std_logic_vector (26 downto 0);
    signal fpPiO2C_uid41_fpArctanXTest_q : std_logic_vector (63 downto 0);
    signal fpPiO4C_uid44_fpArctanXTest_q : std_logic_vector (63 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmp_a : std_logic_vector(6 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmp_b : std_logic_vector(6 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal constOut_uid46_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal constOut_uid46_fpArctanXTest_q : std_logic_vector (63 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_cmp_a : std_logic_vector(4 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_cmp_b : std_logic_vector(4 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_cmp_a : std_logic_vector(5 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_cmp_b : std_logic_vector(5 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_xIn_a_to_u_uid86_fpArctanXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal c_uid96_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal c_uid96_fpArctanXTest_b : std_logic_vector (52 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_cmp_a : std_logic_vector(5 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_cmp_b : std_logic_vector(5 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_cmp_a : std_logic_vector(6 downto 0);
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_cmp_b : std_logic_vector(6 downto 0);
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_cmp_a : std_logic_vector(6 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_cmp_b : std_logic_vector(6 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_cmp_a : std_logic_vector(3 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_cmp_b : std_logic_vector(3 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_cmp_a : std_logic_vector(3 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_cmp_b : std_logic_vector(3 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal pathSelBits_uid212_fpArctanXTest_q : std_logic_vector (1 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmp_a : std_logic_vector(6 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmp_b : std_logic_vector(6 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmp_a : std_logic_vector(2 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmp_b : std_logic_vector(2 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmp_q : std_logic_vector(0 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal R_uid225_fpArctanXTest_q : std_logic_vector (63 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_nor_a : std_logic_vector(0 downto 0);
    signal ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_nor_b : std_logic_vector(0 downto 0);
    signal ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_nor_q : std_logic_vector(0 downto 0);
    signal sfpXR1_uid463_fpFusedHornerTest_in : std_logic_vector (53 downto 0);
    signal sfpXR1_uid463_fpFusedHornerTest_b : std_logic_vector (40 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_nor_q : std_logic_vector(0 downto 0);
    signal xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_b : std_logic_vector (26 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_cmp_a : std_logic_vector(4 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_cmp_b : std_logic_vector(4 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_cmp_a : std_logic_vector(5 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_cmp_b : std_logic_vector(5 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_cmp_q : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_nor_a : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_nor_b : std_logic_vector(0 downto 0);
    signal ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_nor_q : std_logic_vector(0 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_cmp_a : std_logic_vector(6 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_cmp_b : std_logic_vector(6 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmp_a : std_logic_vector(3 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmp_b : std_logic_vector(3 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmp_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_nor_a : std_logic_vector(0 downto 0);
    signal ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_nor_b : std_logic_vector(0 downto 0);
    signal ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_nor_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmp_a : std_logic_vector(6 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmp_b : std_logic_vector(6 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmp_q : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_nor_q : std_logic_vector(0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_nor_a : std_logic_vector(0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_nor_b : std_logic_vector(0 downto 0);
    signal ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_nor_q : std_logic_vector(0 downto 0);
    signal yBottomBits_uid250_yTInvYSqr_uid72_fpArctanXTest_in : std_logic_vector (25 downto 0);
    signal yBottomBits_uid250_yTInvYSqr_uid72_fpArctanXTest_b : std_logic_vector (25 downto 0);
    signal sSM0H_uid254_yTInvYSqr_uid72_fpArctanXTest_in : std_logic_vector (25 downto 0);
    signal sSM0H_uid254_yTInvYSqr_uid72_fpArctanXTest_b : std_logic_vector (5 downto 0);
    signal sSM1H_uid258_yTInvYSqr_uid72_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal sSM1H_uid258_yTInvYSqr_uid72_fpArctanXTest_b : std_logic_vector (5 downto 0);
    signal yBottomBits_uid336_yTInvYSqr_uid123_fpArctanXTest_in : std_logic_vector (25 downto 0);
    signal yBottomBits_uid336_yTInvYSqr_uid123_fpArctanXTest_b : std_logic_vector (25 downto 0);
    signal sSM0H_uid340_yTInvYSqr_uid123_fpArctanXTest_in : std_logic_vector (25 downto 0);
    signal sSM0H_uid340_yTInvYSqr_uid123_fpArctanXTest_b : std_logic_vector (5 downto 0);
    signal sSM1H_uid344_yTInvYSqr_uid123_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal sSM1H_uid344_yTInvYSqr_uid123_fpArctanXTest_b : std_logic_vector (5 downto 0);
    signal ufxpX_uid458_fpFusedHornerTest_q : std_logic_vector (53 downto 0);
    signal fracRPostRnd_uid482_fpFusedHornerTest_in : std_logic_vector (52 downto 0);
    signal fracRPostRnd_uid482_fpFusedHornerTest_b : std_logic_vector (51 downto 0);
    signal expRPostRnd_uid483_fpFusedHornerTest_in : std_logic_vector (63 downto 0);
    signal expRPostRnd_uid483_fpFusedHornerTest_b : std_logic_vector (10 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_split_high_in : std_logic_vector (52 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_split_high_b : std_logic_vector (26 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_split_low_in : std_logic_vector (25 downto 0);
    signal denArg22_uid97_fpArctanXTest_replace_split_low_b : std_logic_vector (25 downto 0);
    signal fracYAddr_uid50_fpArctanXTest_in : std_logic_vector (51 downto 0);
    signal fracYAddr_uid50_fpArctanXTest_b : std_logic_vector (8 downto 0);
    signal yPE_uid51_fpArctanXTest_in : std_logic_vector (42 downto 0);
    signal yPE_uid51_fpArctanXTest_b : std_logic_vector (42 downto 0);
    signal InvFracXIsZero_uid29_fpArctanXTest_a : std_logic_vector(0 downto 0);
    signal InvFracXIsZero_uid29_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal expZRange_uid79_fpArctanXTest_in : std_logic_vector (10 downto 0);
    signal expZRange_uid79_fpArctanXTest_b : std_logic_vector (10 downto 0);
    signal signeExpZ_uid80_fpArctanXTest_in : std_logic_vector (11 downto 0);
    signal signeExpZ_uid80_fpArctanXTest_b : std_logic_vector (0 downto 0);
    signal expU_uid87_fpArctanXTest_in : std_logic_vector (62 downto 0);
    signal expU_uid87_fpArctanXTest_b : std_logic_vector (10 downto 0);
    signal fracU_uid88_fpArctanXTest_in : std_logic_vector (51 downto 0);
    signal fracU_uid88_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal expReconstruct_uid135_fpArctanXTest_in : std_logic_vector (10 downto 0);
    signal expReconstruct_uid135_fpArctanXTest_b : std_logic_vector (10 downto 0);
    signal fracV_uid143_fpArctanXTest_in : std_logic_vector (51 downto 0);
    signal fracV_uid143_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal expV_uid145_fpArctanXTest_in : std_logic_vector (62 downto 0);
    signal expV_uid145_fpArctanXTest_b : std_logic_vector (10 downto 0);
    signal expRPath3Pre_uid179_fpArctanXTest_in : std_logic_vector (10 downto 0);
    signal expRPath3Pre_uid179_fpArctanXTest_b : std_logic_vector (10 downto 0);
    signal expRPath3ShiftValSel_uid187_fpArctanXTest_in : std_logic_vector (5 downto 0);
    signal expRPath3ShiftValSel_uid187_fpArctanXTest_b : std_logic_vector (5 downto 0);
    signal sumAtanBSecondTermTop9_uid190_fpArctanXTest_in : std_logic_vector (62 downto 0);
    signal sumAtanBSecondTermTop9_uid190_fpArctanXTest_b : std_logic_vector (8 downto 0);
    signal X58dto0_uid567_oFracPath4_uid192_fpArctanXTest_in : std_logic_vector (58 downto 0);
    signal X58dto0_uid567_oFracPath4_uid192_fpArctanXTest_b : std_logic_vector (58 downto 0);
    signal X54dto0_uid570_oFracPath4_uid192_fpArctanXTest_in : std_logic_vector (54 downto 0);
    signal X54dto0_uid570_oFracPath4_uid192_fpArctanXTest_b : std_logic_vector (54 downto 0);
    signal X50dto0_uid573_oFracPath4_uid192_fpArctanXTest_in : std_logic_vector (50 downto 0);
    signal X50dto0_uid573_oFracPath4_uid192_fpArctanXTest_b : std_logic_vector (50 downto 0);
    signal expPath4_uid195_fpArctanXTest_in : std_logic_vector (10 downto 0);
    signal expPath4_uid195_fpArctanXTest_b : std_logic_vector (10 downto 0);
    signal shiftValPath2PreSubR_uid200_fpArctanXTest_in : std_logic_vector (10 downto 0);
    signal shiftValPath2PreSubR_uid200_fpArctanXTest_b : std_logic_vector (10 downto 0);
    signal normBitPath2Diff_uid207_fpArctanXTest_in : std_logic_vector (54 downto 0);
    signal normBitPath2Diff_uid207_fpArctanXTest_b : std_logic_vector (0 downto 0);
    signal path2DiffHigh_uid208_fpArctanXTest_in : std_logic_vector (53 downto 0);
    signal path2DiffHigh_uid208_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal path2DiffLow_uid209_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal path2DiffLow_uid209_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal RightShiftStage061dto1_uid301_denArg22FxpExt_uid98_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal RightShiftStage061dto1_uid301_denArg22FxpExt_uid98_fpArctanXTest_b : std_logic_vector (60 downto 0);
    signal RightShiftStage061dto2_uid304_denArg22FxpExt_uid98_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal RightShiftStage061dto2_uid304_denArg22FxpExt_uid98_fpArctanXTest_b : std_logic_vector (59 downto 0);
    signal RightShiftStage061dto3_uid307_denArg22FxpExt_uid98_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal RightShiftStage061dto3_uid307_denArg22FxpExt_uid98_fpArctanXTest_b : std_logic_vector (58 downto 0);
    signal rVStage_uid366_atanArg2_uid129_fpArctanXTest_in : std_logic_vector (31 downto 0);
    signal rVStage_uid366_atanArg2_uid129_fpArctanXTest_b : std_logic_vector (15 downto 0);
    signal vStage_uid368_atanArg2_uid129_fpArctanXTest_in : std_logic_vector (15 downto 0);
    signal vStage_uid368_atanArg2_uid129_fpArctanXTest_b : std_logic_vector (15 downto 0);
    signal rVStage_uid372_atanArg2_uid129_fpArctanXTest_in : std_logic_vector (15 downto 0);
    signal rVStage_uid372_atanArg2_uid129_fpArctanXTest_b : std_logic_vector (7 downto 0);
    signal vStage_uid374_atanArg2_uid129_fpArctanXTest_in : std_logic_vector (7 downto 0);
    signal vStage_uid374_atanArg2_uid129_fpArctanXTest_b : std_logic_vector (7 downto 0);
    signal rVStage_uid378_atanArg2_uid129_fpArctanXTest_in : std_logic_vector (7 downto 0);
    signal rVStage_uid378_atanArg2_uid129_fpArctanXTest_b : std_logic_vector (3 downto 0);
    signal vStage_uid380_atanArg2_uid129_fpArctanXTest_in : std_logic_vector (3 downto 0);
    signal vStage_uid380_atanArg2_uid129_fpArctanXTest_b : std_logic_vector (3 downto 0);
    signal rVStage_uid390_atanArg2_uid129_fpArctanXTest_in : std_logic_vector (1 downto 0);
    signal rVStage_uid390_atanArg2_uid129_fpArctanXTest_b : std_logic_vector (0 downto 0);
    signal LeftShiftStage1103dto0_uid418_atanArg2Norm_uid130_fpArctanXTest_in : std_logic_vector (103 downto 0);
    signal LeftShiftStage1103dto0_uid418_atanArg2Norm_uid130_fpArctanXTest_b : std_logic_vector (103 downto 0);
    signal LeftShiftStage1101dto0_uid421_atanArg2Norm_uid130_fpArctanXTest_in : std_logic_vector (101 downto 0);
    signal LeftShiftStage1101dto0_uid421_atanArg2Norm_uid130_fpArctanXTest_b : std_logic_vector (101 downto 0);
    signal LeftShiftStage199dto0_uid424_atanArg2Norm_uid130_fpArctanXTest_in : std_logic_vector (99 downto 0);
    signal LeftShiftStage199dto0_uid424_atanArg2Norm_uid130_fpArctanXTest_b : std_logic_vector (99 downto 0);
    signal coefTableAddrPreSat_1_uid443_fpFusedHornerTest_in : std_logic_vector (5 downto 0);
    signal coefTableAddrPreSat_1_uid443_fpFusedHornerTest_b : std_logic_vector (5 downto 0);
    signal coefTableAddrPreSat_2_uid448_fpFusedHornerTest_in : std_logic_vector (3 downto 0);
    signal coefTableAddrPreSat_2_uid448_fpFusedHornerTest_b : std_logic_vector (3 downto 0);
    signal expLTFinal_uid476_fpFusedHornerTest_in : std_logic_vector (10 downto 0);
    signal expLTFinal_uid476_fpFusedHornerTest_b : std_logic_vector (10 downto 0);
    signal rVStage_uid549_zeroCountFinalNorm_uid191_fpArctanXTest_in : std_logic_vector (7 downto 0);
    signal rVStage_uid549_zeroCountFinalNorm_uid191_fpArctanXTest_b : std_logic_vector (3 downto 0);
    signal vStage_uid551_zeroCountFinalNorm_uid191_fpArctanXTest_in : std_logic_vector (3 downto 0);
    signal vStage_uid551_zeroCountFinalNorm_uid191_fpArctanXTest_b : std_logic_vector (3 downto 0);
    signal rVStage_uid555_zeroCountFinalNorm_uid191_fpArctanXTest_in : std_logic_vector (3 downto 0);
    signal rVStage_uid555_zeroCountFinalNorm_uid191_fpArctanXTest_b : std_logic_vector (1 downto 0);
    signal vStage_uid557_zeroCountFinalNorm_uid191_fpArctanXTest_in : std_logic_vector (1 downto 0);
    signal vStage_uid557_zeroCountFinalNorm_uid191_fpArctanXTest_b : std_logic_vector (1 downto 0);
    signal LeftShiftStage061dto0_uid578_oFracPath4_uid192_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal LeftShiftStage061dto0_uid578_oFracPath4_uid192_fpArctanXTest_b : std_logic_vector (61 downto 0);
    signal LeftShiftStage060dto0_uid581_oFracPath4_uid192_fpArctanXTest_in : std_logic_vector (60 downto 0);
    signal LeftShiftStage060dto0_uid581_oFracPath4_uid192_fpArctanXTest_b : std_logic_vector (60 downto 0);
    signal LeftShiftStage059dto0_uid584_oFracPath4_uid192_fpArctanXTest_in : std_logic_vector (59 downto 0);
    signal LeftShiftStage059dto0_uid584_oFracPath4_uid192_fpArctanXTest_b : std_logic_vector (59 downto 0);
    signal RightShiftStage052dto4_uid601_fxpOp2Path2_uid204_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage052dto4_uid601_fxpOp2Path2_uid204_fpArctanXTest_b : std_logic_vector (48 downto 0);
    signal RightShiftStage052dto8_uid604_fxpOp2Path2_uid204_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage052dto8_uid604_fxpOp2Path2_uid204_fpArctanXTest_b : std_logic_vector (44 downto 0);
    signal RightShiftStage052dto12_uid607_fxpOp2Path2_uid204_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage052dto12_uid607_fxpOp2Path2_uid204_fpArctanXTest_b : std_logic_vector (40 downto 0);
    signal fracR_uid479_fpFusedHornerTest_in : std_logic_vector (55 downto 0);
    signal fracR_uid479_fpFusedHornerTest_b : std_logic_vector (52 downto 0);
    signal rVStage_uid352_atanArg2_uid129_fpArctanXTest_in : std_logic_vector (105 downto 0);
    signal rVStage_uid352_atanArg2_uid129_fpArctanXTest_b : std_logic_vector (63 downto 0);
    signal vStage_uid355_atanArg2_uid129_fpArctanXTest_in : std_logic_vector (41 downto 0);
    signal vStage_uid355_atanArg2_uid129_fpArctanXTest_b : std_logic_vector (41 downto 0);
    signal X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_in : std_logic_vector (73 downto 0);
    signal X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b : std_logic_vector (73 downto 0);
    signal X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_in : std_logic_vector (9 downto 0);
    signal X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b : std_logic_vector (9 downto 0);
    signal lowRangeA_uid66_fpArctanXTest_in : std_logic_vector (27 downto 0);
    signal lowRangeA_uid66_fpArctanXTest_b : std_logic_vector (27 downto 0);
    signal highABits_uid67_fpArctanXTest_in : std_logic_vector (56 downto 0);
    signal highABits_uid67_fpArctanXTest_b : std_logic_vector (28 downto 0);
    signal X61dto4_uid266_a_uid92_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal X61dto4_uid266_a_uid92_fpArctanXTest_b : std_logic_vector (57 downto 0);
    signal X61dto8_uid269_a_uid92_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal X61dto8_uid269_a_uid92_fpArctanXTest_b : std_logic_vector (53 downto 0);
    signal X61dto12_uid272_a_uid92_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal X61dto12_uid272_a_uid92_fpArctanXTest_b : std_logic_vector (49 downto 0);
    signal X61dto16_uid506_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal X61dto16_uid506_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b : std_logic_vector (45 downto 0);
    signal X61dto32_uid509_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal X61dto32_uid509_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b : std_logic_vector (29 downto 0);
    signal X61dto48_uid512_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal X61dto48_uid512_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b : std_logic_vector (13 downto 0);
    signal lowRangeA_uid117_fpArctanXTest_in : std_logic_vector (27 downto 0);
    signal lowRangeA_uid117_fpArctanXTest_b : std_logic_vector (27 downto 0);
    signal highABits_uid118_fpArctanXTest_in : std_logic_vector (56 downto 0);
    signal highABits_uid118_fpArctanXTest_b : std_logic_vector (28 downto 0);
    signal oFracVSqrtNorm_uid159_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal oFracVSqrtNorm_uid159_fpArctanXTest_q : std_logic_vector (51 downto 0);
    signal expOFracVSqrBiased_uid152_fpArctanXTest_a : std_logic_vector(14 downto 0);
    signal expOFracVSqrBiased_uid152_fpArctanXTest_b : std_logic_vector(14 downto 0);
    signal expOFracVSqrBiased_uid152_fpArctanXTest_o : std_logic_vector (14 downto 0);
    signal expOFracVSqrBiased_uid152_fpArctanXTest_q : std_logic_vector (13 downto 0);
    signal pad_topProdConcSoftProd_uid258_uid261_yTInvYSqr_uid72_fpArctanXTest_q : std_logic_vector (80 downto 0);
    signal pad_topProdConcSoftProd_uid344_uid347_yTInvYSqr_uid123_fpArctanXTest_q : std_logic_vector (80 downto 0);
    signal lowRangeB_uid235_invPE_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid235_invPE_b : std_logic_vector (0 downto 0);
    signal highBBits_uid236_invPE_in : std_logic_vector (14 downto 0);
    signal highBBits_uid236_invPE_b : std_logic_vector (13 downto 0);
    signal lowRangeB_uid241_invPE_in : std_logic_vector (1 downto 0);
    signal lowRangeB_uid241_invPE_b : std_logic_vector (1 downto 0);
    signal highBBits_uid242_invPE_in : std_logic_vector (25 downto 0);
    signal highBBits_uid242_invPE_b : std_logic_vector (23 downto 0);
    signal lowRangeB_uid321_invPE_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid321_invPE_b : std_logic_vector (0 downto 0);
    signal highBBits_uid322_invPE_in : std_logic_vector (14 downto 0);
    signal highBBits_uid322_invPE_b : std_logic_vector (13 downto 0);
    signal lowRangeB_uid327_invPE_in : std_logic_vector (1 downto 0);
    signal lowRangeB_uid327_invPE_b : std_logic_vector (1 downto 0);
    signal highBBits_uid328_invPE_in : std_logic_vector (25 downto 0);
    signal highBBits_uid328_invPE_b : std_logic_vector (23 downto 0);
    signal piSigSignRed_2_uid461_fpFusedHornerTest_in : std_logic_vector (21 downto 0);
    signal piSigSignRed_2_uid461_fpFusedHornerTest_b : std_logic_vector (21 downto 0);
    signal X61dto4_uid290_denArg22FxpExt_uid98_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal X61dto4_uid290_denArg22FxpExt_uid98_fpArctanXTest_b : std_logic_vector (57 downto 0);
    signal X61dto8_uid293_denArg22FxpExt_uid98_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal X61dto8_uid293_denArg22FxpExt_uid98_fpArctanXTest_b : std_logic_vector (53 downto 0);
    signal X61dto12_uid296_denArg22FxpExt_uid98_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal X61dto12_uid296_denArg22FxpExt_uid98_fpArctanXTest_b : std_logic_vector (49 downto 0);
    signal atanArg2_uid128_fpArctanXTest_joined_BJ_0_q : std_logic_vector (107 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_andAB_a : std_logic_vector(107 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_andAB_b : std_logic_vector(107 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_andAB_q : std_logic_vector(107 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_andBC_a : std_logic_vector(107 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_andBC_b : std_logic_vector(107 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_andBC_q : std_logic_vector(107 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_andAC_a : std_logic_vector(107 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_andAC_b : std_logic_vector(107 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_andAC_q : std_logic_vector(107 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_b_in : std_logic_vector (81 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_b_b : std_logic_vector (76 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_b_c : std_logic_vector (4 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_b_in : std_logic_vector (81 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_b_b : std_logic_vector (76 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_b_c : std_logic_vector (4 downto 0);
    signal lowRangeB_uid500_fxpHornerResMult_uid166_fpArctanXTest_in : std_logic_vector (19 downto 0);
    signal lowRangeB_uid500_fxpHornerResMult_uid166_fpArctanXTest_b : std_logic_vector (19 downto 0);
    signal highBBits_uid501_fxpHornerResMult_uid166_fpArctanXTest_in : std_logic_vector (53 downto 0);
    signal highBBits_uid501_fxpHornerResMult_uid166_fpArctanXTest_b : std_logic_vector (33 downto 0);
    signal lowRangeB_uid650_piSig_1_uid464_fpFusedHornerTest_in : std_logic_vector (4 downto 0);
    signal lowRangeB_uid650_piSig_1_uid464_fpFusedHornerTest_b : std_logic_vector (4 downto 0);
    signal highBBits_uid651_piSig_1_uid464_fpFusedHornerTest_in : std_logic_vector (32 downto 0);
    signal highBBits_uid651_piSig_1_uid464_fpFusedHornerTest_b : std_logic_vector (27 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_c_in : std_logic_vector (81 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_c_b : std_logic_vector (76 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_c_c : std_logic_vector (4 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_c_in : std_logic_vector (81 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_c_b : std_logic_vector (76 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_c_c : std_logic_vector (4 downto 0);
    signal R_uid264_yTInvYSqr_uid72_fpArctanXTest_in : std_logic_vector (80 downto 0);
    signal R_uid264_yTInvYSqr_uid72_fpArctanXTest_b : std_logic_vector (57 downto 0);
    signal R_uid350_yTInvYSqr_uid123_fpArctanXTest_in : std_logic_vector (80 downto 0);
    signal R_uid350_yTInvYSqr_uid123_fpArctanXTest_b : std_logic_vector (57 downto 0);
    signal b_uid95_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal b_uid95_fpArctanXTest_b : std_logic_vector (8 downto 0);
    signal denArg22Fxp_uid99_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal denArg22Fxp_uid99_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal LeftShiftStage2104dto0_uid429_atanArg2Norm_uid130_fpArctanXTest_in : std_logic_vector (104 downto 0);
    signal LeftShiftStage2104dto0_uid429_atanArg2Norm_uid130_fpArctanXTest_b : std_logic_vector (104 downto 0);
    signal RightShiftStage161dto1_uid528_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal RightShiftStage161dto1_uid528_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b : std_logic_vector (60 downto 0);
    signal RightShiftStage161dto2_uid531_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal RightShiftStage161dto2_uid531_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b : std_logic_vector (59 downto 0);
    signal RightShiftStage161dto3_uid534_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal RightShiftStage161dto3_uid534_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b : std_logic_vector (58 downto 0);
    signal OFracPath461dto10_uid193_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal OFracPath461dto10_uid193_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal RightShiftStage152dto1_uid612_fxpOp2Path2_uid204_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage152dto1_uid612_fxpOp2Path2_uid204_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal RightShiftStage152dto2_uid615_fxpOp2Path2_uid204_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage152dto2_uid615_fxpOp2Path2_uid204_fpArctanXTest_b : std_logic_vector (50 downto 0);
    signal RightShiftStage152dto3_uid618_fxpOp2Path2_uid204_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal RightShiftStage152dto3_uid618_fxpOp2Path2_uid204_fpArctanXTest_b : std_logic_vector (49 downto 0);
    signal pad_fxpOp2Path2_uid204_uid205_fpArctanXTest_q : std_logic_vector (54 downto 0);
    signal rVStage_uid360_atanArg2_uid129_fpArctanXTest_in : std_logic_vector (63 downto 0);
    signal rVStage_uid360_atanArg2_uid129_fpArctanXTest_b : std_logic_vector (31 downto 0);
    signal vStage_uid362_atanArg2_uid129_fpArctanXTest_in : std_logic_vector (31 downto 0);
    signal vStage_uid362_atanArg2_uid129_fpArctanXTest_b : std_logic_vector (31 downto 0);
    signal msbSS0_uid471_fpFusedHornerTest_in : std_logic_vector (58 downto 0);
    signal msbSS0_uid471_fpFusedHornerTest_b : std_logic_vector (0 downto 0);
    signal topResBits_uid472_fpFusedHornerTest_in : std_logic_vector (56 downto 0);
    signal topResBits_uid472_fpFusedHornerTest_b : std_logic_vector (0 downto 0);
    signal sigmaSig0OCrr_uid477_fpFusedHornerTest_in : std_logic_vector (56 downto 0);
    signal sigmaSig0OCrr_uid477_fpFusedHornerTest_b : std_logic_vector (56 downto 0);
    signal fracOutCst_uid213_fpArctanXTest_in : std_logic_vector (51 downto 0);
    signal fracOutCst_uid213_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal expOutCst_uid216_fpArctanXTest_in : std_logic_vector (62 downto 0);
    signal expOutCst_uid216_fpArctanXTest_b : std_logic_vector (10 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a_0_in : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a_0_b : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a_1_in : std_logic_vector (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_a_1_b : std_logic_vector (26 downto 0);
    signal xTop27Bits_uid639_piSig_1_uid464_fpFusedHornerTest_in : std_logic_vector (40 downto 0);
    signal xTop27Bits_uid639_piSig_1_uid464_fpFusedHornerTest_b : std_logic_vector (26 downto 0);
    signal xTop18Bits_uid642_piSig_1_uid464_fpFusedHornerTest_in : std_logic_vector (40 downto 0);
    signal xTop18Bits_uid642_piSig_1_uid464_fpFusedHornerTest_b : std_logic_vector (17 downto 0);
    signal xBottomBits_uid644_piSig_1_uid464_fpFusedHornerTest_in : std_logic_vector (13 downto 0);
    signal xBottomBits_uid644_piSig_1_uid464_fpFusedHornerTest_b : std_logic_vector (13 downto 0);
    signal pad_yBottomBits_uid250_uid251_yTInvYSqr_uid72_fpArctanXTest_q : std_logic_vector (26 downto 0);
    signal pad_yBottomBits_uid336_uid337_yTInvYSqr_uid123_fpArctanXTest_q : std_logic_vector (26 downto 0);
    signal sfpXR2_uid459_fpFusedHornerTest_in : std_logic_vector (53 downto 0);
    signal sfpXR2_uid459_fpFusedHornerTest_b : std_logic_vector (22 downto 0);
    signal finalRes_uid484_fpFusedHornerTest_q : std_logic_vector (63 downto 0);
    signal yT1_uid233_invPE_in : std_logic_vector (42 downto 0);
    signal yT1_uid233_invPE_b : std_logic_vector (13 downto 0);
    signal yT2_uid239_invPE_in : std_logic_vector (42 downto 0);
    signal yT2_uid239_invPE_b : std_logic_vector (22 downto 0);
    signal exc_N_uid30_fpArctanXTest_a : std_logic_vector(0 downto 0);
    signal exc_N_uid30_fpArctanXTest_b : std_logic_vector(0 downto 0);
    signal exc_N_uid30_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal InvSigneExpZ_uid81_fpArctanXTest_a : std_logic_vector(0 downto 0);
    signal InvSigneExpZ_uid81_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal aShiftValExt_uid90_fpArctanXTest_a : std_logic_vector(11 downto 0);
    signal aShiftValExt_uid90_fpArctanXTest_b : std_logic_vector(11 downto 0);
    signal aShiftValExt_uid90_fpArctanXTest_o : std_logic_vector (11 downto 0);
    signal aShiftValExt_uid90_fpArctanXTest_q : std_logic_vector (11 downto 0);
    signal vSel0_uid139_fpArctanXTest_a : std_logic_vector(13 downto 0);
    signal vSel0_uid139_fpArctanXTest_b : std_logic_vector(13 downto 0);
    signal vSel0_uid139_fpArctanXTest_o : std_logic_vector (13 downto 0);
    signal vSel0_uid139_fpArctanXTest_cin : std_logic_vector (0 downto 0);
    signal vSel0_uid139_fpArctanXTest_c : std_logic_vector (0 downto 0);
    signal vSel1_uid140_fpArctanXTest_a : std_logic_vector(13 downto 0);
    signal vSel1_uid140_fpArctanXTest_b : std_logic_vector(13 downto 0);
    signal vSel1_uid140_fpArctanXTest_o : std_logic_vector (13 downto 0);
    signal vSel1_uid140_fpArctanXTest_cin : std_logic_vector (0 downto 0);
    signal vSel1_uid140_fpArctanXTest_n : std_logic_vector (0 downto 0);
    signal oFracV_uid144_uid144_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStageSel5Dto4_uid515_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in : std_logic_vector (5 downto 0);
    signal rightShiftStageSel5Dto4_uid515_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in : std_logic_vector (3 downto 0);
    signal rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b : std_logic_vector (1 downto 0);
    signal rVStage_uid541_zeroCountFinalNorm_uid191_fpArctanXTest_in : std_logic_vector (8 downto 0);
    signal rVStage_uid541_zeroCountFinalNorm_uid191_fpArctanXTest_b : std_logic_vector (7 downto 0);
    signal vStage_uid544_zeroCountFinalNorm_uid191_fpArctanXTest_in : std_logic_vector (0 downto 0);
    signal vStage_uid544_zeroCountFinalNorm_uid191_fpArctanXTest_b : std_logic_vector (0 downto 0);
    signal sValPostSOut_uid201_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal sValPostSOut_uid201_fpArctanXTest_q : std_logic_vector (10 downto 0);
    signal vCount_uid379_atanArg2_uid129_fpArctanXTest_a : std_logic_vector(3 downto 0);
    signal vCount_uid379_atanArg2_uid129_fpArctanXTest_b : std_logic_vector(3 downto 0);
    signal vCount_uid379_atanArg2_uid129_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid382_atanArg2_uid129_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid382_atanArg2_uid129_fpArctanXTest_q : std_logic_vector (3 downto 0);
    signal vCount_uid391_atanArg2_uid129_fpArctanXTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid391_atanArg2_uid129_fpArctanXTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid391_atanArg2_uid129_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal expFracRPreRnd_uid480_fpFusedHornerTest_q : std_logic_vector (63 downto 0);
    signal vCount_uid556_zeroCountFinalNorm_uid191_fpArctanXTest_a : std_logic_vector(1 downto 0);
    signal vCount_uid556_zeroCountFinalNorm_uid191_fpArctanXTest_b : std_logic_vector(1 downto 0);
    signal vCount_uid556_zeroCountFinalNorm_uid191_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal vStagei_uid559_zeroCountFinalNorm_uid191_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal vStagei_uid559_zeroCountFinalNorm_uid191_fpArctanXTest_q : std_logic_vector (1 downto 0);
    signal sumHighA_B_uid68_fpArctanXTest_a : std_logic_vector(30 downto 0);
    signal sumHighA_B_uid68_fpArctanXTest_b : std_logic_vector(30 downto 0);
    signal sumHighA_B_uid68_fpArctanXTest_o : std_logic_vector (30 downto 0);
    signal sumHighA_B_uid68_fpArctanXTest_q : std_logic_vector (30 downto 0);
    signal rightShiftStage0Idx1_uid268_a_uid92_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal rightShiftStage0Idx2_uid271_a_uid92_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal rightShiftStage0Idx3_uid274_a_uid92_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal rightShiftStage0Idx1_uid508_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal rightShiftStage0Idx2_uid511_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal rightShiftStage0Idx3_uid514_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal sumHighA_B_uid119_fpArctanXTest_a : std_logic_vector(30 downto 0);
    signal sumHighA_B_uid119_fpArctanXTest_b : std_logic_vector(30 downto 0);
    signal sumHighA_B_uid119_fpArctanXTest_o : std_logic_vector (30 downto 0);
    signal sumHighA_B_uid119_fpArctanXTest_q : std_logic_vector (30 downto 0);
    signal MSBSqr_uid153_fpArctanXTest_in : std_logic_vector (11 downto 0);
    signal MSBSqr_uid153_fpArctanXTest_b : std_logic_vector (0 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitExpansion_for_a_q : std_logic_vector (81 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitExpansion_for_a_q : std_logic_vector (81 downto 0);
    signal sumAHighB_uid237_invPE_a : std_logic_vector(23 downto 0);
    signal sumAHighB_uid237_invPE_b : std_logic_vector(23 downto 0);
    signal sumAHighB_uid237_invPE_o : std_logic_vector (23 downto 0);
    signal sumAHighB_uid237_invPE_q : std_logic_vector (23 downto 0);
    signal sumAHighB_uid243_invPE_a : std_logic_vector(33 downto 0);
    signal sumAHighB_uid243_invPE_b : std_logic_vector(33 downto 0);
    signal sumAHighB_uid243_invPE_o : std_logic_vector (33 downto 0);
    signal sumAHighB_uid243_invPE_q : std_logic_vector (33 downto 0);
    signal sumAHighB_uid323_invPE_a : std_logic_vector(23 downto 0);
    signal sumAHighB_uid323_invPE_b : std_logic_vector(23 downto 0);
    signal sumAHighB_uid323_invPE_o : std_logic_vector (23 downto 0);
    signal sumAHighB_uid323_invPE_q : std_logic_vector (23 downto 0);
    signal sumAHighB_uid329_invPE_a : std_logic_vector(33 downto 0);
    signal sumAHighB_uid329_invPE_b : std_logic_vector(33 downto 0);
    signal sumAHighB_uid329_invPE_o : std_logic_vector (33 downto 0);
    signal sumAHighB_uid329_invPE_q : std_logic_vector (33 downto 0);
    signal sigmaSigExt1_uid462_fpFusedHornerTest_a : std_logic_vector(39 downto 0);
    signal sigmaSigExt1_uid462_fpFusedHornerTest_b : std_logic_vector(39 downto 0);
    signal sigmaSigExt1_uid462_fpFusedHornerTest_o : std_logic_vector (39 downto 0);
    signal sigmaSigExt1_uid462_fpFusedHornerTest_q : std_logic_vector (39 downto 0);
    signal rightShiftStage0Idx1_uid292_denArg22FxpExt_uid98_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal rightShiftStage0Idx2_uid295_denArg22FxpExt_uid98_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal rightShiftStage0Idx3_uid298_denArg22FxpExt_uid98_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_orOne_a : std_logic_vector(107 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_orOne_b : std_logic_vector(107 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_orOne_c : std_logic_vector(107 downto 0);
    signal atanArg2_uid128_fpArctanXTest_32COMP0_orOne_q : std_logic_vector(107 downto 0);
    signal sumAHighB_uid502_fxpHornerResMult_uid166_fpArctanXTest_a : std_logic_vector(60 downto 0);
    signal sumAHighB_uid502_fxpHornerResMult_uid166_fpArctanXTest_b : std_logic_vector(60 downto 0);
    signal sumAHighB_uid502_fxpHornerResMult_uid166_fpArctanXTest_o : std_logic_vector (60 downto 0);
    signal sumAHighB_uid502_fxpHornerResMult_uid166_fpArctanXTest_q : std_logic_vector (60 downto 0);
    signal sumAHighB_uid652_piSig_1_uid464_fpFusedHornerTest_a : std_logic_vector(54 downto 0);
    signal sumAHighB_uid652_piSig_1_uid464_fpFusedHornerTest_b : std_logic_vector(54 downto 0);
    signal sumAHighB_uid652_piSig_1_uid464_fpFusedHornerTest_o : std_logic_vector (54 downto 0);
    signal sumAHighB_uid652_piSig_1_uid464_fpFusedHornerTest_q : std_logic_vector (54 downto 0);
    signal invYDPSub_uid75_fpArctanXTest_a : std_logic_vector(58 downto 0);
    signal invYDPSub_uid75_fpArctanXTest_b : std_logic_vector(58 downto 0);
    signal invYDPSub_uid75_fpArctanXTest_o : std_logic_vector (58 downto 0);
    signal invYDPSub_uid75_fpArctanXTest_q : std_logic_vector (58 downto 0);
    signal invYDPSub_uid126_fpArctanXTest_a : std_logic_vector(58 downto 0);
    signal invYDPSub_uid126_fpArctanXTest_b : std_logic_vector(58 downto 0);
    signal invYDPSub_uid126_fpArctanXTest_o : std_logic_vector (58 downto 0);
    signal invYDPSub_uid126_fpArctanXTest_q : std_logic_vector (58 downto 0);
    signal fracYAddr_uid101_fpArctanXTest_in : std_logic_vector (51 downto 0);
    signal fracYAddr_uid101_fpArctanXTest_b : std_logic_vector (8 downto 0);
    signal yPE_uid102_fpArctanXTest_in : std_logic_vector (42 downto 0);
    signal yPE_uid102_fpArctanXTest_b : std_logic_vector (42 downto 0);
    signal leftShiftStage3Idx1_uid430_atanArg2Norm_uid130_fpArctanXTest_q : std_logic_vector (105 downto 0);
    signal fracPath34Merged_uid197_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal fracPath34Merged_uid197_fpArctanXTest_q : std_logic_vector (51 downto 0);
    signal X55dto0_uid662_alignedRes_uid478_fpFusedHornerTest_in : std_logic_vector (55 downto 0);
    signal X55dto0_uid662_alignedRes_uid478_fpFusedHornerTest_b : std_logic_vector (55 downto 0);
    signal pad_xBottomBits_uid644_uid647_piSig_1_uid464_fpFusedHornerTest_q : std_logic_vector (17 downto 0);
    signal fpHornerR_uid486_fpFusedHornerTest_in : std_logic_vector (64 downto 0);
    signal fpHornerR_uid486_fpFusedHornerTest_b : std_logic_vector (64 downto 0);
    signal InvExc_N_uid223_fpArctanXTest_a : std_logic_vector(0 downto 0);
    signal InvExc_N_uid223_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal expZRangePostUdf_uid82_fpArctanXTest_a : std_logic_vector(10 downto 0);
    signal expZRangePostUdf_uid82_fpArctanXTest_b : std_logic_vector(10 downto 0);
    signal expZRangePostUdf_uid82_fpArctanXTest_q : std_logic_vector(10 downto 0);
    signal aShiftVal_uid91_fpArctanXTest_in : std_logic_vector (3 downto 0);
    signal aShiftVal_uid91_fpArctanXTest_b : std_logic_vector (3 downto 0);
    signal oFracVTrunc_uid146_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal oFracVTrunc_uid146_fpArctanXTest_b : std_logic_vector (35 downto 0);
    signal xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_in : std_logic_vector (25 downto 0);
    signal xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b : std_logic_vector (25 downto 0);
    signal sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_in : std_logic_vector (25 downto 0);
    signal sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b : std_logic_vector (2 downto 0);
    signal cStage_uid545_zeroCountFinalNorm_uid191_fpArctanXTest_q : std_logic_vector (7 downto 0);
    signal sValPostSOutR_uid203_fpArctanXTest_in : std_logic_vector (5 downto 0);
    signal sValPostSOutR_uid203_fpArctanXTest_b : std_logic_vector (5 downto 0);
    signal rVStage_uid384_atanArg2_uid129_fpArctanXTest_in : std_logic_vector (3 downto 0);
    signal rVStage_uid384_atanArg2_uid129_fpArctanXTest_b : std_logic_vector (1 downto 0);
    signal vStage_uid386_atanArg2_uid129_fpArctanXTest_in : std_logic_vector (1 downto 0);
    signal vStage_uid386_atanArg2_uid129_fpArctanXTest_b : std_logic_vector (1 downto 0);
    signal r_uid392_atanArg2_uid129_fpArctanXTest_q : std_logic_vector (6 downto 0);
    signal rVStage_uid561_zeroCountFinalNorm_uid191_fpArctanXTest_in : std_logic_vector (1 downto 0);
    signal rVStage_uid561_zeroCountFinalNorm_uid191_fpArctanXTest_b : std_logic_vector (0 downto 0);
    signal invYSqrFull_uid66_uid69_fpArctanXTest_q : std_logic_vector (58 downto 0);
    signal rightShiftStage0_uid276_a_uid92_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage0_uid276_a_uid92_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q : std_logic_vector (61 downto 0);
    signal invYSqrFull_uid117_uid120_fpArctanXTest_q : std_logic_vector (58 downto 0);
    signal InvMSBSqr_uid154_fpArctanXTest_a : std_logic_vector(0 downto 0);
    signal InvMSBSqr_uid154_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_a_in : std_logic_vector (81 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_a_b : std_logic_vector (76 downto 0);
    signal add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_a_c : std_logic_vector (4 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_a_in : std_logic_vector (81 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_a_b : std_logic_vector (76 downto 0);
    signal add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_a_c : std_logic_vector (4 downto 0);
    signal s1_uid235_uid238_invPE_q : std_logic_vector (24 downto 0);
    signal s2_uid241_uid244_invPE_q : std_logic_vector (35 downto 0);
    signal s1_uid321_uid324_invPE_q : std_logic_vector (24 downto 0);
    signal s2_uid327_uid330_invPE_q : std_logic_vector (35 downto 0);
    signal yTop27Bits_uid640_piSig_1_uid464_fpFusedHornerTest_in : std_logic_vector (39 downto 0);
    signal yTop27Bits_uid640_piSig_1_uid464_fpFusedHornerTest_b : std_logic_vector (26 downto 0);
    signal yBottomBits_uid643_piSig_1_uid464_fpFusedHornerTest_in : std_logic_vector (12 downto 0);
    signal yBottomBits_uid643_piSig_1_uid464_fpFusedHornerTest_b : std_logic_vector (12 downto 0);
    signal yTop18Bits_uid645_piSig_1_uid464_fpFusedHornerTest_in : std_logic_vector (39 downto 0);
    signal yTop18Bits_uid645_piSig_1_uid464_fpFusedHornerTest_b : std_logic_vector (17 downto 0);
    signal atanArg2_uid128_fpArctanXTest_comp_0_out1_lsb_BS_in : std_logic_vector (106 downto 0);
    signal atanArg2_uid128_fpArctanXTest_comp_0_out1_lsb_BS_b : std_logic_vector (106 downto 0);
    signal add0_uid500_uid503_fxpHornerResMult_uid166_fpArctanXTest_q : std_logic_vector (80 downto 0);
    signal add0_uid650_uid653_piSig_1_uid464_fpFusedHornerTest_q : std_logic_vector (59 downto 0);
    signal invYDP_uid76_fpArctanXTest_in : std_logic_vector (56 downto 0);
    signal invYDP_uid76_fpArctanXTest_b : std_logic_vector (52 downto 0);
    signal invYDP_uid127_fpArctanXTest_in : std_logic_vector (56 downto 0);
    signal invYDP_uid127_fpArctanXTest_b : std_logic_vector (52 downto 0);
    signal yT1_uid319_invPE_in : std_logic_vector (42 downto 0);
    signal yT1_uid319_invPE_b : std_logic_vector (13 downto 0);
    signal yT2_uid325_invPE_in : std_logic_vector (42 downto 0);
    signal yT2_uid325_invPE_b : std_logic_vector (22 downto 0);
    signal leftShiftStage3_uid432_atanArg2Norm_uid130_fpArctanXTest_s : std_logic_vector (0 downto 0);
    signal leftShiftStage3_uid432_atanArg2Norm_uid130_fpArctanXTest_q : std_logic_vector (105 downto 0);
    signal oFracRPath2_uid202_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal leftShiftStage0Idx1_uid663_alignedRes_uid478_fpFusedHornerTest_q : std_logic_vector (56 downto 0);
    signal fracFpHornerResMult_uid164_fpArctanXTest_in : std_logic_vector (51 downto 0);
    signal fracFpHornerResMult_uid164_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal expFpHornerResMult_uid173_fpArctanXTest_in : std_logic_vector (62 downto 0);
    signal expFpHornerResMult_uid173_fpArctanXTest_b : std_logic_vector (10 downto 0);
    signal rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_in : std_logic_vector (3 downto 0);
    signal rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel5Dto4_uid599_fxpOp2Path2_uid204_fpArctanXTest_in : std_logic_vector (5 downto 0);
    signal rightShiftStageSel5Dto4_uid599_fxpOp2Path2_uid204_fpArctanXTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest_in : std_logic_vector (3 downto 0);
    signal rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest_b : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest_in : std_logic_vector (1 downto 0);
    signal rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel6Dto5_uid404_atanArg2Norm_uid130_fpArctanXTest_in : std_logic_vector (6 downto 0);
    signal leftShiftStageSel6Dto5_uid404_atanArg2Norm_uid130_fpArctanXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel4Dto3_uid415_atanArg2Norm_uid130_fpArctanXTest_in : std_logic_vector (4 downto 0);
    signal leftShiftStageSel4Dto3_uid415_atanArg2Norm_uid130_fpArctanXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest_in : std_logic_vector (2 downto 0);
    signal leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel0Dto0_uid431_atanArg2Norm_uid130_fpArctanXTest_in : std_logic_vector (0 downto 0);
    signal leftShiftStageSel0Dto0_uid431_atanArg2Norm_uid130_fpArctanXTest_b : std_logic_vector (0 downto 0);
    signal vCount_uid562_zeroCountFinalNorm_uid191_fpArctanXTest_a : std_logic_vector(0 downto 0);
    signal vCount_uid562_zeroCountFinalNorm_uid191_fpArctanXTest_b : std_logic_vector(0 downto 0);
    signal vCount_uid562_zeroCountFinalNorm_uid191_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal invYSqr_uid70_fpArctanXTest_in : std_logic_vector (57 downto 0);
    signal invYSqr_uid70_fpArctanXTest_b : std_logic_vector (57 downto 0);
    signal RightShiftStage061dto1_uid277_a_uid92_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal RightShiftStage061dto1_uid277_a_uid92_fpArctanXTest_b : std_logic_vector (60 downto 0);
    signal RightShiftStage061dto2_uid280_a_uid92_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal RightShiftStage061dto2_uid280_a_uid92_fpArctanXTest_b : std_logic_vector (59 downto 0);
    signal RightShiftStage061dto3_uid283_a_uid92_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal RightShiftStage061dto3_uid283_a_uid92_fpArctanXTest_b : std_logic_vector (58 downto 0);
    signal RightShiftStage061dto4_uid517_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal RightShiftStage061dto4_uid517_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b : std_logic_vector (57 downto 0);
    signal RightShiftStage061dto8_uid520_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal RightShiftStage061dto8_uid520_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b : std_logic_vector (53 downto 0);
    signal RightShiftStage061dto12_uid523_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in : std_logic_vector (61 downto 0);
    signal RightShiftStage061dto12_uid523_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b : std_logic_vector (49 downto 0);
    signal invYSqr_uid121_fpArctanXTest_in : std_logic_vector (57 downto 0);
    signal invYSqr_uid121_fpArctanXTest_b : std_logic_vector (57 downto 0);
    signal expOFracVSqrBiasedPostUdf_uid155_fpArctanXTest_a : std_logic_vector(13 downto 0);
    signal expOFracVSqrBiasedPostUdf_uid155_fpArctanXTest_b : std_logic_vector(13 downto 0);
    signal expOFracVSqrBiasedPostUdf_uid155_fpArctanXTest_q : std_logic_vector(13 downto 0);
    signal invY_uid53_fpArctanXTest_in : std_logic_vector (32 downto 0);
    signal invY_uid53_fpArctanXTest_b : std_logic_vector (28 downto 0);
    signal invY_uid104_fpArctanXTest_in : std_logic_vector (32 downto 0);
    signal invY_uid104_fpArctanXTest_b : std_logic_vector (28 downto 0);
    signal pad_yBottomBits_uid643_uid646_piSig_1_uid464_fpFusedHornerTest_q : std_logic_vector (17 downto 0);
    signal R_uid504_fxpHornerResMult_uid166_fpArctanXTest_in : std_logic_vector (79 downto 0);
    signal R_uid504_fxpHornerResMult_uid166_fpArctanXTest_b : std_logic_vector (54 downto 0);
    signal R_uid654_piSig_1_uid464_fpFusedHornerTest_in : std_logic_vector (58 downto 0);
    signal R_uid654_piSig_1_uid464_fpFusedHornerTest_b : std_logic_vector (41 downto 0);
    signal fracZRange_uid83_fpArctanXTest_in : std_logic_vector (51 downto 0);
    signal fracZRange_uid83_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal atanArg2_uid128_fpArctanXTest_b_0_in : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_b_0_b : std_logic_vector (26 downto 0);
    signal atanArg2_uid128_fpArctanXTest_b_1_in : std_logic_vector (53 downto 0);
    signal atanArg2_uid128_fpArctanXTest_b_1_b : std_logic_vector (26 downto 0);
    signal fracReconstruct_uid131_fpArctanXTest_in : std_logic_vector (104 downto 0);
    signal fracReconstruct_uid131_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal X52dto16_uid590_fxpOp2Path2_uid204_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal X52dto16_uid590_fxpOp2Path2_uid204_fpArctanXTest_b : std_logic_vector (36 downto 0);
    signal X52dto32_uid593_fxpOp2Path2_uid204_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal X52dto32_uid593_fxpOp2Path2_uid204_fpArctanXTest_b : std_logic_vector (20 downto 0);
    signal X52dto48_uid596_fxpOp2Path2_uid204_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal X52dto48_uid596_fxpOp2Path2_uid204_fpArctanXTest_b : std_logic_vector (4 downto 0);
    signal oFpHornerRes_uid165_uid165_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal lsbuExpFpHornerResMult_uid174_fpArctanXTest_in : std_logic_vector (0 downto 0);
    signal lsbuExpFpHornerResMult_uid174_fpArctanXTest_b : std_logic_vector (0 downto 0);
    signal leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_s : std_logic_vector (1 downto 0);
    signal leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_q : std_logic_vector (105 downto 0);
    signal r_uid563_zeroCountFinalNorm_uid191_fpArctanXTest_q : std_logic_vector (3 downto 0);
    signal xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_in : std_logic_vector (57 downto 0);
    signal xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_b : std_logic_vector (26 downto 0);
    signal xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_in : std_logic_vector (30 downto 0);
    signal xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_b : std_logic_vector (26 downto 0);
    signal sSM0W_uid255_yTInvYSqr_uid72_fpArctanXTest_in : std_logic_vector (30 downto 0);
    signal sSM0W_uid255_yTInvYSqr_uid72_fpArctanXTest_b : std_logic_vector (5 downto 0);
    signal sSM1W_uid259_yTInvYSqr_uid72_fpArctanXTest_in : std_logic_vector (3 downto 0);
    signal sSM1W_uid259_yTInvYSqr_uid72_fpArctanXTest_b : std_logic_vector (3 downto 0);
    signal xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_in : std_logic_vector (57 downto 0);
    signal xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_b : std_logic_vector (26 downto 0);
    signal xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest_in : std_logic_vector (30 downto 0);
    signal xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest_b : std_logic_vector (26 downto 0);
    signal sSM0W_uid341_yTInvYSqr_uid123_fpArctanXTest_in : std_logic_vector (30 downto 0);
    signal sSM0W_uid341_yTInvYSqr_uid123_fpArctanXTest_b : std_logic_vector (5 downto 0);
    signal sSM1W_uid345_yTInvYSqr_uid123_fpArctanXTest_in : std_logic_vector (3 downto 0);
    signal sSM1W_uid345_yTInvYSqr_uid123_fpArctanXTest_b : std_logic_vector (3 downto 0);
    signal expSqr_uid160_fpArctanXTest_in : std_logic_vector (10 downto 0);
    signal expSqr_uid160_fpArctanXTest_b : std_logic_vector (10 downto 0);
    signal invY27_uid54_fpArctanXTest_in : std_logic_vector (27 downto 0);
    signal invY27_uid54_fpArctanXTest_b : std_logic_vector (0 downto 0);
    signal invY26to0_uid55_fpArctanXTest_in : std_logic_vector (26 downto 0);
    signal invY26to0_uid55_fpArctanXTest_b : std_logic_vector (26 downto 0);
    signal invY27to0T2_uid56_fpArctanXTest_in : std_logic_vector (27 downto 0);
    signal invY27to0T2_uid56_fpArctanXTest_b : std_logic_vector (27 downto 0);
    signal invY27_uid105_fpArctanXTest_in : std_logic_vector (27 downto 0);
    signal invY27_uid105_fpArctanXTest_b : std_logic_vector (0 downto 0);
    signal invY26to0_uid106_fpArctanXTest_in : std_logic_vector (26 downto 0);
    signal invY26to0_uid106_fpArctanXTest_b : std_logic_vector (26 downto 0);
    signal invY27to0T2_uid107_fpArctanXTest_in : std_logic_vector (27 downto 0);
    signal invY27to0T2_uid107_fpArctanXTest_b : std_logic_vector (27 downto 0);
    signal fxpHornerResMult_uid167_fpArctanXTest_in : std_logic_vector (54 downto 0);
    signal fxpHornerResMult_uid167_fpArctanXTest_b : std_logic_vector (0 downto 0);
    signal fxpHornerResMultNormHigh_uid168_fpArctanXTest_in : std_logic_vector (53 downto 0);
    signal fxpHornerResMultNormHigh_uid168_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal fxpHornerResMultNormLow_uid169_fpArctanXTest_in : std_logic_vector (52 downto 0);
    signal fxpHornerResMultNormLow_uid169_fpArctanXTest_b : std_logic_vector (51 downto 0);
    signal piSigSignRed_1_uid465_fpFusedHornerTest_in : std_logic_vector (40 downto 0);
    signal piSigSignRed_1_uid465_fpFusedHornerTest_b : std_logic_vector (40 downto 0);
    signal z_uid84_fpArctanXTest_q : std_logic_vector (63 downto 0);
    signal fpArg2Reconstruct_uid136_fpArctanXTest_q : std_logic_vector (63 downto 0);
    signal rightShiftStage0Idx1_uid592_fxpOp2Path2_uid204_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage0Idx2_uid595_fxpOp2Path2_uid204_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal rightShiftStage0Idx3_uid598_fxpOp2Path2_uid204_fpArctanXTest_q : std_logic_vector (52 downto 0);
    signal yBottomBits_uid490_fxpHornerResMult_uid166_fpArctanXTest_in : std_logic_vector (25 downto 0);
    signal yBottomBits_uid490_fxpHornerResMult_uid166_fpArctanXTest_b : std_logic_vector (25 downto 0);
    signal sSM0H_uid496_fxpHornerResMult_uid166_fpArctanXTest_in : std_logic_vector (25 downto 0);
    signal sSM0H_uid496_fxpHornerResMult_uid166_fpArctanXTest_b : std_logic_vector (2 downto 0);
    signal InvLsbuExpFpHornerResMult_uid175_fpArctanXTest_a : std_logic_vector(0 downto 0);
    signal InvLsbuExpFpHornerResMult_uid175_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal LeftShiftStage097dto0_uid407_atanArg2Norm_uid130_fpArctanXTest_in : std_logic_vector (97 downto 0);
    signal LeftShiftStage097dto0_uid407_atanArg2Norm_uid130_fpArctanXTest_b : std_logic_vector (97 downto 0);
    signal LeftShiftStage089dto0_uid410_atanArg2Norm_uid130_fpArctanXTest_in : std_logic_vector (89 downto 0);
    signal LeftShiftStage089dto0_uid410_atanArg2Norm_uid130_fpArctanXTest_b : std_logic_vector (89 downto 0);
    signal LeftShiftStage081dto0_uid413_atanArg2Norm_uid130_fpArctanXTest_in : std_logic_vector (81 downto 0);
    signal LeftShiftStage081dto0_uid413_atanArg2Norm_uid130_fpArctanXTest_b : std_logic_vector (81 downto 0);
    signal leftShiftStageSel3Dto2_uid575_oFracPath4_uid192_fpArctanXTest_in : std_logic_vector (3 downto 0);
    signal leftShiftStageSel3Dto2_uid575_oFracPath4_uid192_fpArctanXTest_b : std_logic_vector (1 downto 0);
    signal leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_in : std_logic_vector (1 downto 0);
    signal leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_b : std_logic_vector (1 downto 0);
    signal sqrFP_uid161_fpArctanXTest_q : std_logic_vector (63 downto 0);
    signal invY26to0T27_uid57_fpArctanXTest_a : std_logic_vector(26 downto 0);
    signal invY26to0T27_uid57_fpArctanXTest_b : std_logic_vector(26 downto 0);
    signal invY26to0T27_uid57_fpArctanXTest_q : std_logic_vector(26 downto 0);
    signal invY26to0T27_uid108_fpArctanXTest_a : std_logic_vector(26 downto 0);
    signal invY26to0T27_uid108_fpArctanXTest_b : std_logic_vector(26 downto 0);
    signal invY26to0T27_uid108_fpArctanXTest_q : std_logic_vector(26 downto 0);
    signal InvMsbuFxpHornerResMultTM_uid172_fpArctanXTest_a : std_logic_vector(0 downto 0);
    signal InvMsbuFxpHornerResMultTM_uid172_fpArctanXTest_q : std_logic_vector(0 downto 0);
    signal lowRangeB_uid466_fpFusedHornerTest_in : std_logic_vector (3 downto 0);
    signal lowRangeB_uid466_fpFusedHornerTest_b : std_logic_vector (3 downto 0);
    signal highBBits_uid467_fpFusedHornerTest_in : std_logic_vector (40 downto 0);
    signal highBBits_uid467_fpFusedHornerTest_b : std_logic_vector (36 downto 0);
    signal pad_yBottomBits_uid490_uid492_fxpHornerResMult_uid166_fpArctanXTest_q : std_logic_vector (26 downto 0);
    signal leftShiftStage1Idx1_uid408_atanArg2Norm_uid130_fpArctanXTest_q : std_logic_vector (105 downto 0);
    signal leftShiftStage1Idx2_uid411_atanArg2Norm_uid130_fpArctanXTest_q : std_logic_vector (105 downto 0);
    signal leftShiftStage1Idx3_uid414_atanArg2Norm_uid130_fpArctanXTest_q : std_logic_vector (105 downto 0);
    signal expX_uid434_fpFusedHornerTest_in : std_logic_vector (62 downto 0);
    signal expX_uid434_fpFusedHornerTest_b : std_logic_vector (10 downto 0);
    signal fracX_uid456_fpFusedHornerTest_in : std_logic_vector (51 downto 0);
    signal fracX_uid456_fpFusedHornerTest_b : std_logic_vector (51 downto 0);
    signal lowRangeB_uid60_fpArctanXTest_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid60_fpArctanXTest_b : std_logic_vector (0 downto 0);
    signal highBBits_uid61_fpArctanXTest_in : std_logic_vector (26 downto 0);
    signal highBBits_uid61_fpArctanXTest_b : std_logic_vector (25 downto 0);
    signal lowRangeB_uid111_fpArctanXTest_in : std_logic_vector (0 downto 0);
    signal lowRangeB_uid111_fpArctanXTest_b : std_logic_vector (0 downto 0);
    signal highBBits_uid112_fpArctanXTest_in : std_logic_vector (26 downto 0);
    signal highBBits_uid112_fpArctanXTest_b : std_logic_vector (25 downto 0);
begin


	--VCC(CONSTANT,1)
    VCC_q <= "1";

	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable(LOGICAL,1842)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_a <= en;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q <= not ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_a;

	--ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_nor(LOGICAL,2158)
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_nor_b <= ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_sticky_ena_q;
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_nor_q <= not (ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_nor_a or ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_nor_b);

	--ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_mem_top(CONSTANT,2072)
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_mem_top_q <= "0100100";

	--ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmp(LOGICAL,2073)
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmp_a <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_mem_top_q;
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdmux_q);
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmp_q <= "1" when ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmp_a = ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmp_b else "0";

	--ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmpReg(REG,2074)
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmpReg_q <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_sticky_ena(REG,2159)
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_nor_q = "1") THEN
                ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_sticky_ena_q <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_enaAnd(LOGICAL,2160)
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_enaAnd_a <= ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_sticky_ena_q;
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_enaAnd_b <= en;
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_enaAnd_q <= ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_enaAnd_a and ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_enaAnd_b;

	--ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_nor(LOGICAL,2425)
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_nor_b <= ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_sticky_ena_q;
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_nor_q <= not (ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_nor_a or ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_nor_b);

	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_mem_top(CONSTANT,2349)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_mem_top_q <= "0111111";

	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmp(LOGICAL,2350)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmp_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_mem_top_q;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmp_b <= STD_LOGIC_VECTOR("0" & ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux_q);
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmp_q <= "1" when ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmp_a = ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmp_b else "0";

	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmpReg(REG,2351)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmpReg_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_sticky_ena(REG,2426)
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_nor_q = "1") THEN
                ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_sticky_ena_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_enaAnd(LOGICAL,2427)
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_enaAnd_a <= ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_sticky_ena_q;
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_enaAnd_b <= en;
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_enaAnd_q <= ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_enaAnd_a and ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_enaAnd_b;

	--cstAllZWF_uid10_fpArctanXTest(CONSTANT,9)
    cstAllZWF_uid10_fpArctanXTest_q <= "0000000000000000000000000000000000000000000000000000";

	--fracX_uid7_fpArctanXTest(BITSELECT,6)@0
    fracX_uid7_fpArctanXTest_in <= a(51 downto 0);
    fracX_uid7_fpArctanXTest_b <= fracX_uid7_fpArctanXTest_in(51 downto 0);

	--fracXIsZero_uid27_fpArctanXTest(LOGICAL,26)@0
    fracXIsZero_uid27_fpArctanXTest_a <= fracX_uid7_fpArctanXTest_b;
    fracXIsZero_uid27_fpArctanXTest_b <= cstAllZWF_uid10_fpArctanXTest_q;
    fracXIsZero_uid27_fpArctanXTest_q <= "1" when fracXIsZero_uid27_fpArctanXTest_a = fracXIsZero_uid27_fpArctanXTest_b else "0";

	--InvFracXIsZero_uid29_fpArctanXTest(LOGICAL,28)@0
    InvFracXIsZero_uid29_fpArctanXTest_a <= fracXIsZero_uid27_fpArctanXTest_q;
    InvFracXIsZero_uid29_fpArctanXTest_q <= not InvFracXIsZero_uid29_fpArctanXTest_a;

	--cstAllOWE_uid9_fpArctanXTest(CONSTANT,8)
    cstAllOWE_uid9_fpArctanXTest_q <= "11111111111";

	--expX_uid6_fpArctanXTest(BITSELECT,5)@0
    expX_uid6_fpArctanXTest_in <= a(62 downto 0);
    expX_uid6_fpArctanXTest_b <= expX_uid6_fpArctanXTest_in(62 downto 52);

	--expXIsMax_uid25_fpArctanXTest(LOGICAL,24)@0
    expXIsMax_uid25_fpArctanXTest_a <= expX_uid6_fpArctanXTest_b;
    expXIsMax_uid25_fpArctanXTest_b <= cstAllOWE_uid9_fpArctanXTest_q;
    expXIsMax_uid25_fpArctanXTest_q <= "1" when expXIsMax_uid25_fpArctanXTest_a = expXIsMax_uid25_fpArctanXTest_b else "0";

	--exc_N_uid30_fpArctanXTest(LOGICAL,29)@0
    exc_N_uid30_fpArctanXTest_a <= expXIsMax_uid25_fpArctanXTest_q;
    exc_N_uid30_fpArctanXTest_b <= InvFracXIsZero_uid29_fpArctanXTest_q;
    exc_N_uid30_fpArctanXTest_q <= exc_N_uid30_fpArctanXTest_a and exc_N_uid30_fpArctanXTest_b;

	--InvExc_N_uid223_fpArctanXTest(LOGICAL,222)@0
    InvExc_N_uid223_fpArctanXTest_a <= exc_N_uid30_fpArctanXTest_q;
    InvExc_N_uid223_fpArctanXTest_q <= not InvExc_N_uid223_fpArctanXTest_a;

	--singX_uid8_fpArctanXTest(BITSELECT,7)@0
    singX_uid8_fpArctanXTest_in <= a;
    singX_uid8_fpArctanXTest_b <= singX_uid8_fpArctanXTest_in(63 downto 63);

	--signR_uid224_fpArctanXTest(LOGICAL,223)@0
    signR_uid224_fpArctanXTest_a <= singX_uid8_fpArctanXTest_b;
    signR_uid224_fpArctanXTest_b <= InvExc_N_uid223_fpArctanXTest_q;
    signR_uid224_fpArctanXTest_q_i <= signR_uid224_fpArctanXTest_a and signR_uid224_fpArctanXTest_b;
    signR_uid224_fpArctanXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => signR_uid224_fpArctanXTest_q, xin => signR_uid224_fpArctanXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_inputreg(DELAY,2147)
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => signR_uid224_fpArctanXTest_q, xout => ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdcnt(COUNTER,2345)
    -- every=1, low=0, high=63, step=1, init=1
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdcnt_i <= TO_UNSIGNED(1,6);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdcnt_i <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdcnt_i,6));


	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdreg(REG,2346)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdreg_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux(MUX,2347)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux_s <= en;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux: PROCESS (ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux_s, ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdreg_q, ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdcnt_q)
    BEGIN
            CASE ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux_s IS
                  WHEN "0" => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdreg_q;
                  WHEN "1" => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdcnt_q;
                  WHEN OTHERS => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem(DUALMEM,2416)
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_ia <= ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_inputreg_q;
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_aa <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdreg_q;
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_ab <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux_q;
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_iq,
        address_a => ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_aa,
        data_a => ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_ia
    );
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_reset0 <= areset;
        ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_q <= ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_iq(0 downto 0);

	--ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt(COUNTER,2068)
    -- every=1, low=0, high=36, step=1, init=1
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_i = 35 THEN
                      ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_eq = '1') THEN
                        ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_i <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_i - 36;
                    ELSE
                        ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_i <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_i,6));


	--ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdreg(REG,2069)
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdreg_q <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--xIn(GPIN,3)@0

	--ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdmux(MUX,2070)
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdmux_s <= en;
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdmux: PROCESS (ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdmux_s, ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdreg_q, ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_q)
    BEGIN
            CASE ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdmux_s IS
                  WHEN "0" => ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdmux_q <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdreg_q;
                  WHEN "1" => ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdmux_q <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem(DUALMEM,2149)
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_ia <= ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_split_0_replace_mem_q;
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_aa <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdreg_q;
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_ab <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdmux_q;
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 37,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 37,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_iq,
        address_a => ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_aa,
        data_a => ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_ia
    );
    ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_reset0 <= areset;
        ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_q <= ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_iq(0 downto 0);

	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_nor(LOGICAL,1843)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_nor_b <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_sticky_ena_q;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_nor_q <= not (ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_nor_a or ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_nor_b);

	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_mem_top(CONSTANT,1839)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_mem_top_q <= "0100011";

	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmp(LOGICAL,1840)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmp_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_mem_top_q;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdmux_q);
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmp_q <= "1" when ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmp_a = ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmp_b else "0";

	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmpReg(REG,1841)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmpReg_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_sticky_ena(REG,1844)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_nor_q = "1") THEN
                ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_sticky_ena_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_enaAnd(LOGICAL,1845)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_enaAnd_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_sticky_ena_q;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_enaAnd_b <= en;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_enaAnd_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_enaAnd_a and ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_enaAnd_b;

	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_nor(LOGICAL,2353)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_nor_b <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_sticky_ena_q;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_nor_q <= not (ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_nor_a or ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_nor_b);

	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_sticky_ena(REG,2354)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_nor_q = "1") THEN
                ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_sticky_ena_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_enaAnd(LOGICAL,2355)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_enaAnd_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_sticky_ena_q;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_enaAnd_b <= en;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_enaAnd_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_enaAnd_a and ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_enaAnd_b;

	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_inputreg(DELAY,1832)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => singX_uid8_fpArctanXTest_b, xout => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem(DUALMEM,2344)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_ia <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_inputreg_q;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_aa <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdreg_q;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_ab <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux_q;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_iq,
        address_a => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_aa,
        data_a => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_ia
    );
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_reset0 <= areset;
        ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_iq(0 downto 0);

	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt(COUNTER,1835)
    -- every=1, low=0, high=35, step=1, init=1
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_i = 34 THEN
                      ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_eq = '1') THEN
                        ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_i <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_i - 35;
                    ELSE
                        ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_i <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_i,6));


	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdreg(REG,1836)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdreg_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdmux(MUX,1837)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdmux_s <= en;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdmux: PROCESS (ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdmux_s, ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdreg_q, ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_q)
    BEGIN
            CASE ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdmux_s IS
                  WHEN "0" => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdmux_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdreg_q;
                  WHEN "1" => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdmux_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem(DUALMEM,1834)
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_ia <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_mem_q;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_aa <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdreg_q;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_ab <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdmux_q;
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 36,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 36,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_iq,
        address_a => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_aa,
        data_a => ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_ia
    );
    ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_reset0 <= areset;
        ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_iq(0 downto 0);

	--cstBias_uid13_fpArctanXTest(CONSTANT,12)
    cstBias_uid13_fpArctanXTest_q <= "01111111111";

	--piO2_uid38_fpArctanXTest(CONSTANT,37)
    piO2_uid38_fpArctanXTest_q <= "1100100100001111110110101010001000100001011010001100001";

	--cstPiO2_uid40_fpArctanXTest(BITSELECT,39)@103
    cstPiO2_uid40_fpArctanXTest_in <= piO2_uid38_fpArctanXTest_q(53 downto 0);
    cstPiO2_uid40_fpArctanXTest_b <= cstPiO2_uid40_fpArctanXTest_in(53 downto 2);

	--fpPiO2C_uid41_fpArctanXTest(BITJOIN,40)@103
    fpPiO2C_uid41_fpArctanXTest_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_q & cstBias_uid13_fpArctanXTest_q & cstPiO2_uid40_fpArctanXTest_b;

	--cstBiasM1_uid14_fpArctanXTest(CONSTANT,13)
    cstBiasM1_uid14_fpArctanXTest_q <= "01111111110";

	--piO4_uid39_fpArctanXTest(CONSTANT,38)
    piO4_uid39_fpArctanXTest_q <= "11001001000011111101101010100010001000010110100011000";

	--cstPiO4_uid43_fpArctanXTest(BITSELECT,42)@103
    cstPiO4_uid43_fpArctanXTest_in <= piO4_uid39_fpArctanXTest_q(51 downto 0);
    cstPiO4_uid43_fpArctanXTest_b <= cstPiO4_uid43_fpArctanXTest_in(51 downto 0);

	--fpPiO4C_uid44_fpArctanXTest(BITJOIN,43)@103
    fpPiO4C_uid44_fpArctanXTest_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_mem_q & cstBiasM1_uid14_fpArctanXTest_q & cstPiO4_uid43_fpArctanXTest_b;

	--ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_nor(LOGICAL,1857)
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_nor_b <= ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_sticky_ena_q;
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_nor_q <= not (ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_nor_a or ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_nor_b);

	--ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_sticky_ena(REG,1858)
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_nor_q = "1") THEN
                ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_sticky_ena_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_enaAnd(LOGICAL,1859)
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_enaAnd_a <= ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_sticky_ena_q;
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_enaAnd_b <= en;
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_enaAnd_q <= ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_enaAnd_a and ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_enaAnd_b;

	--ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_nor(LOGICAL,2365)
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_nor_b <= ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_sticky_ena_q;
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_nor_q <= not (ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_nor_a or ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_nor_b);

	--ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_sticky_ena(REG,2366)
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_nor_q = "1") THEN
                ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_sticky_ena_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_enaAnd(LOGICAL,2367)
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_enaAnd_a <= ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_sticky_ena_q;
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_enaAnd_b <= en;
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_enaAnd_q <= ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_enaAnd_a and ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_enaAnd_b;

	--exc_I_uid28_fpArctanXTest(LOGICAL,27)@0
    exc_I_uid28_fpArctanXTest_a <= expXIsMax_uid25_fpArctanXTest_q;
    exc_I_uid28_fpArctanXTest_b <= fracXIsZero_uid27_fpArctanXTest_q;
    exc_I_uid28_fpArctanXTest_q <= exc_I_uid28_fpArctanXTest_a and exc_I_uid28_fpArctanXTest_b;

	--ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_inputreg(DELAY,1846)
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => exc_I_uid28_fpArctanXTest_q, xout => ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem(DUALMEM,2356)
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_ia <= ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_inputreg_q;
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_aa <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdreg_q;
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_ab <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux_q;
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_iq,
        address_a => ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_aa,
        data_a => ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_ia
    );
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_reset0 <= areset;
        ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_q <= ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_iq(0 downto 0);

	--ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem(DUALMEM,1848)
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_ia <= ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_split_0_replace_mem_q;
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_aa <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdreg_q;
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_ab <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdmux_q;
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 36,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 36,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_iq,
        address_a => ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_aa,
        data_a => ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_ia
    );
    ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_reset0 <= areset;
        ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_q <= ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_iq(0 downto 0);

	--constOut_uid46_fpArctanXTest(MUX,45)@103
    constOut_uid46_fpArctanXTest_s <= ld_exc_I_uid28_fpArctanXTest_q_to_constOut_uid46_fpArctanXTest_b_replace_mem_q;
    constOut_uid46_fpArctanXTest: PROCESS (constOut_uid46_fpArctanXTest_s, en, fpPiO4C_uid44_fpArctanXTest_q, fpPiO2C_uid41_fpArctanXTest_q)
    BEGIN
            CASE constOut_uid46_fpArctanXTest_s IS
                  WHEN "0" => constOut_uid46_fpArctanXTest_q <= fpPiO4C_uid44_fpArctanXTest_q;
                  WHEN "1" => constOut_uid46_fpArctanXTest_q <= fpPiO2C_uid41_fpArctanXTest_q;
                  WHEN OTHERS => constOut_uid46_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--expOutCst_uid216_fpArctanXTest(BITSELECT,215)@103
    expOutCst_uid216_fpArctanXTest_in <= constOut_uid46_fpArctanXTest_q(62 downto 0);
    expOutCst_uid216_fpArctanXTest_b <= expOutCst_uid216_fpArctanXTest_in(62 downto 52);

	--reg_expOutCst_uid216_fpArctanXTest_0_to_expRCalc_uid218_fpArctanXTest_4(REG,907)@103
    reg_expOutCst_uid216_fpArctanXTest_0_to_expRCalc_uid218_fpArctanXTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expOutCst_uid216_fpArctanXTest_0_to_expRCalc_uid218_fpArctanXTest_4_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expOutCst_uid216_fpArctanXTest_0_to_expRCalc_uid218_fpArctanXTest_4_q <= expOutCst_uid216_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage1Idx3Pad3_uid284_a_uid92_fpArctanXTest(CONSTANT,283)
    rightShiftStage1Idx3Pad3_uid284_a_uid92_fpArctanXTest_q <= "000";

	--rightShiftStage0Idx3Pad12_uid273_a_uid92_fpArctanXTest(CONSTANT,272)
    rightShiftStage0Idx3Pad12_uid273_a_uid92_fpArctanXTest_q <= "000000000000";

	--rightShiftStage0Idx3Pad48_uid513_alignedOfracRPath3ZZ_uid188_fpArctanXTest(CONSTANT,512)
    rightShiftStage0Idx3Pad48_uid513_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= "000000000000000000000000000000000000000000000000";

	--X61dto48_uid512_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITSELECT,511)@92
    X61dto48_uid512_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in <= ofracRPath3ZZ_uid185_fpArctanXTest_q;
    X61dto48_uid512_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b <= X61dto48_uid512_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in(61 downto 48);

	--rightShiftStage0Idx3_uid514_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITJOIN,513)@92
    rightShiftStage0Idx3_uid514_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= rightShiftStage0Idx3Pad48_uid513_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q & X61dto48_uid512_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b;

	--zs_uid359_atanArg2_uid129_fpArctanXTest(CONSTANT,358)
    zs_uid359_atanArg2_uid129_fpArctanXTest_q <= "00000000000000000000000000000000";

	--X61dto32_uid509_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITSELECT,508)@92
    X61dto32_uid509_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in <= ofracRPath3ZZ_uid185_fpArctanXTest_q;
    X61dto32_uid509_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b <= X61dto32_uid509_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in(61 downto 32);

	--rightShiftStage0Idx2_uid511_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITJOIN,510)@92
    rightShiftStage0Idx2_uid511_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= zs_uid359_atanArg2_uid129_fpArctanXTest_q & X61dto32_uid509_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b;

	--zs_uid365_atanArg2_uid129_fpArctanXTest(CONSTANT,364)
    zs_uid365_atanArg2_uid129_fpArctanXTest_q <= "0000000000000000";

	--X61dto16_uid506_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITSELECT,505)@92
    X61dto16_uid506_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in <= ofracRPath3ZZ_uid185_fpArctanXTest_q;
    X61dto16_uid506_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b <= X61dto16_uid506_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in(61 downto 16);

	--rightShiftStage0Idx1_uid508_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITJOIN,507)@92
    rightShiftStage0Idx1_uid508_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= zs_uid365_atanArg2_uid129_fpArctanXTest_q & X61dto16_uid506_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b;

	--ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_nor(LOGICAL,2235)
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_nor_b <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_sticky_ena_q;
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_nor_q <= not (ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_nor_a or ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_nor_b);

	--ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_mem_top(CONSTANT,2231)
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_mem_top_q <= "01111";

	--ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_cmp(LOGICAL,2232)
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_cmp_a <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_mem_top_q;
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdmux_q);
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_cmp_q <= "1" when ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_cmp_a = ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_cmp_b else "0";

	--ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_cmpReg(REG,2233)
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_cmpReg_q <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_sticky_ena(REG,2236)
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_nor_q = "1") THEN
                ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_sticky_ena_q <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_enaAnd(LOGICAL,2237)
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_enaAnd_a <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_sticky_ena_q;
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_enaAnd_b <= en;
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_enaAnd_q <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_enaAnd_a and ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_enaAnd_b;

	--zs_uid351_atanArg2_uid129_fpArctanXTest(CONSTANT,350)
    zs_uid351_atanArg2_uid129_fpArctanXTest_q <= "0000000000000000000000000000000000000000000000000000000000000000";

	--add0_uid261_yTInvYSqr_uid72_fpArctanXTest_UpperBits_for_c(CONSTANT,720)
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_UpperBits_for_c_q <= "0000000000000000000000000000000000000000000000000000000";

	--X61dto12_uid272_a_uid92_fpArctanXTest(BITSELECT,271)@24
    X61dto12_uid272_a_uid92_fpArctanXTest_in <= rightPaddedIn_uid93_fpArctanXTest_q;
    X61dto12_uid272_a_uid92_fpArctanXTest_b <= X61dto12_uid272_a_uid92_fpArctanXTest_in(61 downto 12);

	--rightShiftStage0Idx3_uid274_a_uid92_fpArctanXTest(BITJOIN,273)@24
    rightShiftStage0Idx3_uid274_a_uid92_fpArctanXTest_q <= rightShiftStage0Idx3Pad12_uid273_a_uid92_fpArctanXTest_q & X61dto12_uid272_a_uid92_fpArctanXTest_b;

	--rightShiftStage0Idx2Pad8_uid270_a_uid92_fpArctanXTest(CONSTANT,269)
    rightShiftStage0Idx2Pad8_uid270_a_uid92_fpArctanXTest_q <= "00000000";

	--X61dto8_uid269_a_uid92_fpArctanXTest(BITSELECT,268)@24
    X61dto8_uid269_a_uid92_fpArctanXTest_in <= rightPaddedIn_uid93_fpArctanXTest_q;
    X61dto8_uid269_a_uid92_fpArctanXTest_b <= X61dto8_uid269_a_uid92_fpArctanXTest_in(61 downto 8);

	--rightShiftStage0Idx2_uid271_a_uid92_fpArctanXTest(BITJOIN,270)@24
    rightShiftStage0Idx2_uid271_a_uid92_fpArctanXTest_q <= rightShiftStage0Idx2Pad8_uid270_a_uid92_fpArctanXTest_q & X61dto8_uid269_a_uid92_fpArctanXTest_b;

	--rightShiftStage0Idx1Pad4_uid267_a_uid92_fpArctanXTest(CONSTANT,266)
    rightShiftStage0Idx1Pad4_uid267_a_uid92_fpArctanXTest_q <= "0000";

	--X61dto4_uid266_a_uid92_fpArctanXTest(BITSELECT,265)@24
    X61dto4_uid266_a_uid92_fpArctanXTest_in <= rightPaddedIn_uid93_fpArctanXTest_q;
    X61dto4_uid266_a_uid92_fpArctanXTest_b <= X61dto4_uid266_a_uid92_fpArctanXTest_in(61 downto 4);

	--rightShiftStage0Idx1_uid268_a_uid92_fpArctanXTest(BITJOIN,267)@24
    rightShiftStage0Idx1_uid268_a_uid92_fpArctanXTest_q <= rightShiftStage0Idx1Pad4_uid267_a_uid92_fpArctanXTest_q & X61dto4_uid266_a_uid92_fpArctanXTest_b;

	--ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_nor(LOGICAL,1897)
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_nor_b <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_sticky_ena_q;
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_nor_q <= not (ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_nor_a or ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_nor_b);

	--ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_mem_top(CONSTANT,1893)
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_mem_top_q <= "010011";

	--ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_cmp(LOGICAL,1894)
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_cmp_a <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_mem_top_q;
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdmux_q);
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_cmp_q <= "1" when ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_cmp_a = ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_cmp_b else "0";

	--ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_cmpReg(REG,1895)
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_cmpReg_q <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_sticky_ena(REG,1898)
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_nor_q = "1") THEN
                ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_sticky_ena_q <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_enaAnd(LOGICAL,1899)
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_enaAnd_a <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_sticky_ena_q;
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_enaAnd_b <= en;
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_enaAnd_q <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_enaAnd_a and ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_enaAnd_b;

	--cstTwoBiasM1_uid77_fpArctanXTest(CONSTANT,76)
    cstTwoBiasM1_uid77_fpArctanXTest_q <= "011111111101";

	--expZExt_uid78_fpArctanXTest(SUB,77)@0
    expZExt_uid78_fpArctanXTest_a <= STD_LOGIC_VECTOR("0" & cstTwoBiasM1_uid77_fpArctanXTest_q);
    expZExt_uid78_fpArctanXTest_b <= STD_LOGIC_VECTOR("00" & expX_uid6_fpArctanXTest_b);
            expZExt_uid78_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expZExt_uid78_fpArctanXTest_a) - UNSIGNED(expZExt_uid78_fpArctanXTest_b));
    expZExt_uid78_fpArctanXTest_q <= expZExt_uid78_fpArctanXTest_o(12 downto 0);


	--expZRange_uid79_fpArctanXTest(BITSELECT,78)@0
    expZRange_uid79_fpArctanXTest_in <= expZExt_uid78_fpArctanXTest_q(10 downto 0);
    expZRange_uid79_fpArctanXTest_b <= expZRange_uid79_fpArctanXTest_in(10 downto 0);

	--signeExpZ_uid80_fpArctanXTest(BITSELECT,79)@0
    signeExpZ_uid80_fpArctanXTest_in <= expZExt_uid78_fpArctanXTest_q(11 downto 0);
    signeExpZ_uid80_fpArctanXTest_b <= signeExpZ_uid80_fpArctanXTest_in(11 downto 11);

	--InvSigneExpZ_uid81_fpArctanXTest(LOGICAL,80)@0
    InvSigneExpZ_uid81_fpArctanXTest_a <= signeExpZ_uid80_fpArctanXTest_b;
    InvSigneExpZ_uid81_fpArctanXTest_q <= not InvSigneExpZ_uid81_fpArctanXTest_a;

	--expZRangePostUdf_uid82_fpArctanXTest(LOGICAL,81)@0
    expZRangePostUdf_uid82_fpArctanXTest_a <= STD_LOGIC_VECTOR((10 downto 1 => InvSigneExpZ_uid81_fpArctanXTest_q(0)) & InvSigneExpZ_uid81_fpArctanXTest_q);
    expZRangePostUdf_uid82_fpArctanXTest_b <= expZRange_uid79_fpArctanXTest_b;
    expZRangePostUdf_uid82_fpArctanXTest_q <= expZRangePostUdf_uid82_fpArctanXTest_a and expZRangePostUdf_uid82_fpArctanXTest_b;

	--ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_inputreg(DELAY,1887)
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expZRangePostUdf_uid82_fpArctanXTest_q, xout => ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt(COUNTER,1889)
    -- every=1, low=0, high=19, step=1, init=1
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_i = 18 THEN
                      ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_eq = '1') THEN
                        ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_i <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_i - 19;
                    ELSE
                        ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_i <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_i,5));


	--ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdreg(REG,1890)
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdreg_q <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdmux(MUX,1891)
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdmux_s <= en;
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdmux: PROCESS (ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdmux_s, ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdreg_q, ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdmux_q <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdreg_q;
                  WHEN "1" => ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdmux_q <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem(DUALMEM,1888)
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_ia <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_inputreg_q;
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_aa <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdreg_q;
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_ab <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdmux_q;
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 11,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_iq,
        address_a => ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_aa,
        data_a => ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_ia
    );
    ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_reset0 <= areset;
        ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_q <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_iq(10 downto 0);

	--fracYAddr_uid50_fpArctanXTest(BITSELECT,49)@0
    fracYAddr_uid50_fpArctanXTest_in <= fracX_uid7_fpArctanXTest_b;
    fracYAddr_uid50_fpArctanXTest_b <= fracYAddr_uid50_fpArctanXTest_in(51 downto 43);

	--reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC2_uid231_invTab_lutmem_0(REG,740)@0
    reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC2_uid231_invTab_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC2_uid231_invTab_lutmem_0_q <= "000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC2_uid231_invTab_lutmem_0_q <= fracYAddr_uid50_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--memoryC2_uid231_invTab_lutmem(DUALMEM,707)@1
    memoryC2_uid231_invTab_lutmem_ia <= (others => '0');
    memoryC2_uid231_invTab_lutmem_aa <= (others => '0');
    memoryC2_uid231_invTab_lutmem_ab <= reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC2_uid231_invTab_lutmem_0_q;
    memoryC2_uid231_invTab_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 14,
        widthad_a => 9,
        numwords_a => 512,
        width_b => 14,
        widthad_b => 9,
        numwords_b => 512,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan_double_s5_memoryC2_uid231_invTab_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid231_invTab_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid231_invTab_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid231_invTab_lutmem_iq,
        address_a => memoryC2_uid231_invTab_lutmem_aa,
        data_a => memoryC2_uid231_invTab_lutmem_ia
    );
    memoryC2_uid231_invTab_lutmem_reset0 <= areset;
        memoryC2_uid231_invTab_lutmem_q <= memoryC2_uid231_invTab_lutmem_iq(13 downto 0);

	--reg_memoryC2_uid231_invTab_lutmem_0_to_prodXY_uid624_pT1_uid234_invPE_1(REG,742)@3
    reg_memoryC2_uid231_invTab_lutmem_0_to_prodXY_uid624_pT1_uid234_invPE_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid231_invTab_lutmem_0_to_prodXY_uid624_pT1_uid234_invPE_1_q <= "00000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid231_invTab_lutmem_0_to_prodXY_uid624_pT1_uid234_invPE_1_q <= memoryC2_uid231_invTab_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--yPE_uid51_fpArctanXTest(BITSELECT,50)@0
    yPE_uid51_fpArctanXTest_in <= fracX_uid7_fpArctanXTest_b(42 downto 0);
    yPE_uid51_fpArctanXTest_b <= yPE_uid51_fpArctanXTest_in(42 downto 0);

	--yT1_uid233_invPE(BITSELECT,232)@0
    yT1_uid233_invPE_in <= yPE_uid51_fpArctanXTest_b;
    yT1_uid233_invPE_b <= yT1_uid233_invPE_in(42 downto 29);

	--ld_yT1_uid233_invPE_b_to_reg_yT1_uid233_invPE_0_to_prodXY_uid624_pT1_uid234_invPE_0_a_inputreg(DELAY,2264)
    ld_yT1_uid233_invPE_b_to_reg_yT1_uid233_invPE_0_to_prodXY_uid624_pT1_uid234_invPE_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 14, depth => 1 )
    PORT MAP ( xin => yT1_uid233_invPE_b, xout => ld_yT1_uid233_invPE_b_to_reg_yT1_uid233_invPE_0_to_prodXY_uid624_pT1_uid234_invPE_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yT1_uid233_invPE_b_to_reg_yT1_uid233_invPE_0_to_prodXY_uid624_pT1_uid234_invPE_0_a(DELAY,1664)@0
    ld_yT1_uid233_invPE_b_to_reg_yT1_uid233_invPE_0_to_prodXY_uid624_pT1_uid234_invPE_0_a : dspba_delay
    GENERIC MAP ( width => 14, depth => 2 )
    PORT MAP ( xin => ld_yT1_uid233_invPE_b_to_reg_yT1_uid233_invPE_0_to_prodXY_uid624_pT1_uid234_invPE_0_a_inputreg_q, xout => ld_yT1_uid233_invPE_b_to_reg_yT1_uid233_invPE_0_to_prodXY_uid624_pT1_uid234_invPE_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_yT1_uid233_invPE_0_to_prodXY_uid624_pT1_uid234_invPE_0(REG,741)@3
    reg_yT1_uid233_invPE_0_to_prodXY_uid624_pT1_uid234_invPE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid233_invPE_0_to_prodXY_uid624_pT1_uid234_invPE_0_q <= "00000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid233_invPE_0_to_prodXY_uid624_pT1_uid234_invPE_0_q <= ld_yT1_uid233_invPE_b_to_reg_yT1_uid233_invPE_0_to_prodXY_uid624_pT1_uid234_invPE_0_a_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid624_pT1_uid234_invPE(MULT,623)@4
    prodXY_uid624_pT1_uid234_invPE_pr <= signed(resize(UNSIGNED(prodXY_uid624_pT1_uid234_invPE_a),15)) * SIGNED(prodXY_uid624_pT1_uid234_invPE_b);
    prodXY_uid624_pT1_uid234_invPE_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid624_pT1_uid234_invPE_a <= (others => '0');
            prodXY_uid624_pT1_uid234_invPE_b <= (others => '0');
            prodXY_uid624_pT1_uid234_invPE_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid624_pT1_uid234_invPE_a <= reg_yT1_uid233_invPE_0_to_prodXY_uid624_pT1_uid234_invPE_0_q;
                prodXY_uid624_pT1_uid234_invPE_b <= reg_memoryC2_uid231_invTab_lutmem_0_to_prodXY_uid624_pT1_uid234_invPE_1_q;
                prodXY_uid624_pT1_uid234_invPE_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid624_pT1_uid234_invPE_pr,28));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid624_pT1_uid234_invPE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid624_pT1_uid234_invPE_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid624_pT1_uid234_invPE_q <= prodXY_uid624_pT1_uid234_invPE_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid625_pT1_uid234_invPE(BITSELECT,624)@7
    prodXYTruncFR_uid625_pT1_uid234_invPE_in <= prodXY_uid624_pT1_uid234_invPE_q;
    prodXYTruncFR_uid625_pT1_uid234_invPE_b <= prodXYTruncFR_uid625_pT1_uid234_invPE_in(27 downto 13);

	--highBBits_uid236_invPE(BITSELECT,235)@7
    highBBits_uid236_invPE_in <= prodXYTruncFR_uid625_pT1_uid234_invPE_b;
    highBBits_uid236_invPE_b <= highBBits_uid236_invPE_in(14 downto 1);

	--ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC1_uid229_invTab_lutmem_0_a(DELAY,1666)@0
    ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC1_uid229_invTab_lutmem_0_a : dspba_delay
    GENERIC MAP ( width => 9, depth => 3 )
    PORT MAP ( xin => fracYAddr_uid50_fpArctanXTest_b, xout => ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC1_uid229_invTab_lutmem_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC1_uid229_invTab_lutmem_0(REG,743)@3
    reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC1_uid229_invTab_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC1_uid229_invTab_lutmem_0_q <= "000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC1_uid229_invTab_lutmem_0_q <= ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC1_uid229_invTab_lutmem_0_a_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC1_uid229_invTab_lutmem(DUALMEM,706)@4
    memoryC1_uid229_invTab_lutmem_ia <= (others => '0');
    memoryC1_uid229_invTab_lutmem_aa <= (others => '0');
    memoryC1_uid229_invTab_lutmem_ab <= reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC1_uid229_invTab_lutmem_0_q;
    memoryC1_uid229_invTab_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 23,
        widthad_a => 9,
        numwords_a => 512,
        width_b => 23,
        widthad_b => 9,
        numwords_b => 512,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan_double_s5_memoryC1_uid229_invTab_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid229_invTab_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid229_invTab_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid229_invTab_lutmem_iq,
        address_a => memoryC1_uid229_invTab_lutmem_aa,
        data_a => memoryC1_uid229_invTab_lutmem_ia
    );
    memoryC1_uid229_invTab_lutmem_reset0 <= areset;
        memoryC1_uid229_invTab_lutmem_q <= memoryC1_uid229_invTab_lutmem_iq(22 downto 0);

	--reg_memoryC1_uid229_invTab_lutmem_0_to_sumAHighB_uid237_invPE_0(REG,744)@6
    reg_memoryC1_uid229_invTab_lutmem_0_to_sumAHighB_uid237_invPE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid229_invTab_lutmem_0_to_sumAHighB_uid237_invPE_0_q <= "00000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid229_invTab_lutmem_0_to_sumAHighB_uid237_invPE_0_q <= memoryC1_uid229_invTab_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid237_invPE(ADD,236)@7
    sumAHighB_uid237_invPE_a <= STD_LOGIC_VECTOR((23 downto 23 => reg_memoryC1_uid229_invTab_lutmem_0_to_sumAHighB_uid237_invPE_0_q(22)) & reg_memoryC1_uid229_invTab_lutmem_0_to_sumAHighB_uid237_invPE_0_q);
    sumAHighB_uid237_invPE_b <= STD_LOGIC_VECTOR((23 downto 14 => highBBits_uid236_invPE_b(13)) & highBBits_uid236_invPE_b);
            sumAHighB_uid237_invPE_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid237_invPE_a) + SIGNED(sumAHighB_uid237_invPE_b));
    sumAHighB_uid237_invPE_q <= sumAHighB_uid237_invPE_o(23 downto 0);


	--lowRangeB_uid235_invPE(BITSELECT,234)@7
    lowRangeB_uid235_invPE_in <= prodXYTruncFR_uid625_pT1_uid234_invPE_b(0 downto 0);
    lowRangeB_uid235_invPE_b <= lowRangeB_uid235_invPE_in(0 downto 0);

	--s1_uid235_uid238_invPE(BITJOIN,237)@7
    s1_uid235_uid238_invPE_q <= sumAHighB_uid237_invPE_q & lowRangeB_uid235_invPE_b;

	--reg_s1_uid235_uid238_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_1(REG,746)@7
    reg_s1_uid235_uid238_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s1_uid235_uid238_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_1_q <= "0000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s1_uid235_uid238_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_1_q <= s1_uid235_uid238_invPE_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_nor(LOGICAL,2275)
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_nor_b <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_sticky_ena_q;
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_nor_q <= not (ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_nor_a or ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_nor_b);

	--ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_mem_top(CONSTANT,2271)
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_mem_top_q <= "0100";

	--ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmp(LOGICAL,2272)
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmp_a <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_mem_top_q;
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdmux_q);
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmp_q <= "1" when ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmp_a = ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmp_b else "0";

	--ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmpReg(REG,2273)
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmpReg_q <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_sticky_ena(REG,2276)
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_nor_q = "1") THEN
                ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_sticky_ena_q <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_enaAnd(LOGICAL,2277)
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_enaAnd_a <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_sticky_ena_q;
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_enaAnd_b <= en;
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_enaAnd_q <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_enaAnd_a and ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_enaAnd_b;

	--yT2_uid239_invPE(BITSELECT,238)@0
    yT2_uid239_invPE_in <= yPE_uid51_fpArctanXTest_b;
    yT2_uid239_invPE_b <= yT2_uid239_invPE_in(42 downto 20);

	--ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_inputreg(DELAY,2265)
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 23, depth => 1 )
    PORT MAP ( xin => yT2_uid239_invPE_b, xout => ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt(COUNTER,2267)
    -- every=1, low=0, high=4, step=1, init=1
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_i = 3 THEN
                      ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_eq = '1') THEN
                        ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_i <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_i - 4;
                    ELSE
                        ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_i <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_i,3));


	--ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdreg(REG,2268)
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdreg_q <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdmux(MUX,2269)
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdmux_s <= en;
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdmux: PROCESS (ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdmux_s, ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdreg_q, ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_q)
    BEGIN
            CASE ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdmux_s IS
                  WHEN "0" => ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdmux_q <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdreg_q;
                  WHEN "1" => ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdmux_q <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem(DUALMEM,2266)
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_ia <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_inputreg_q;
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_aa <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdreg_q;
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_ab <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdmux_q;
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 23,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 23,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_iq,
        address_a => ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_aa,
        data_a => ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_ia
    );
    ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_reset0 <= areset;
        ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_q <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_iq(22 downto 0);

	--reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0(REG,745)@7
    reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_q <= "00000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_q <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid627_pT2_uid240_invPE(MULT,626)@8
    prodXY_uid627_pT2_uid240_invPE_pr <= signed(resize(UNSIGNED(prodXY_uid627_pT2_uid240_invPE_a),24)) * SIGNED(prodXY_uid627_pT2_uid240_invPE_b);
    prodXY_uid627_pT2_uid240_invPE_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid627_pT2_uid240_invPE_a <= (others => '0');
            prodXY_uid627_pT2_uid240_invPE_b <= (others => '0');
            prodXY_uid627_pT2_uid240_invPE_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid627_pT2_uid240_invPE_a <= reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_q;
                prodXY_uid627_pT2_uid240_invPE_b <= reg_s1_uid235_uid238_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_1_q;
                prodXY_uid627_pT2_uid240_invPE_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid627_pT2_uid240_invPE_pr,48));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid627_pT2_uid240_invPE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid627_pT2_uid240_invPE_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid627_pT2_uid240_invPE_q <= prodXY_uid627_pT2_uid240_invPE_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid628_pT2_uid240_invPE(BITSELECT,627)@11
    prodXYTruncFR_uid628_pT2_uid240_invPE_in <= prodXY_uid627_pT2_uid240_invPE_q;
    prodXYTruncFR_uid628_pT2_uid240_invPE_b <= prodXYTruncFR_uid628_pT2_uid240_invPE_in(47 downto 22);

	--highBBits_uid242_invPE(BITSELECT,241)@11
    highBBits_uid242_invPE_in <= prodXYTruncFR_uid628_pT2_uid240_invPE_b;
    highBBits_uid242_invPE_b <= highBBits_uid242_invPE_in(25 downto 2);

	--ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_nor(LOGICAL,2288)
    ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_nor_b <= ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_sticky_ena_q;
    ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_nor_q <= not (ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_nor_a or ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_nor_b);

	--ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_sticky_ena(REG,2289)
    ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_nor_q = "1") THEN
                ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_sticky_ena_q <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_enaAnd(LOGICAL,2290)
    ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_enaAnd_a <= ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_sticky_ena_q;
    ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_enaAnd_b <= en;
    ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_enaAnd_q <= ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_enaAnd_a and ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_enaAnd_b;

	--ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_inputreg(DELAY,2278)
    ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 9, depth => 1 )
    PORT MAP ( xin => fracYAddr_uid50_fpArctanXTest_b, xout => ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem(DUALMEM,2279)
    ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_ia <= ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_inputreg_q;
    ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_aa <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdreg_q;
    ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_ab <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdmux_q;
    ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 9,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 9,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_iq,
        address_a => ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_aa,
        data_a => ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_ia
    );
    ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_q <= ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_iq(8 downto 0);

	--reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0(REG,747)@7
    reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_q <= "000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_q <= ld_fracYAddr_uid50_fpArctanXTest_b_to_reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid227_invTab_lutmem(DUALMEM,705)@8
    memoryC0_uid227_invTab_lutmem_ia <= (others => '0');
    memoryC0_uid227_invTab_lutmem_aa <= (others => '0');
    memoryC0_uid227_invTab_lutmem_ab <= reg_fracYAddr_uid50_fpArctanXTest_0_to_memoryC0_uid227_invTab_lutmem_0_q;
    memoryC0_uid227_invTab_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 33,
        widthad_a => 9,
        numwords_a => 512,
        width_b => 33,
        widthad_b => 9,
        numwords_b => 512,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan_double_s5_memoryC0_uid227_invTab_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid227_invTab_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid227_invTab_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid227_invTab_lutmem_iq,
        address_a => memoryC0_uid227_invTab_lutmem_aa,
        data_a => memoryC0_uid227_invTab_lutmem_ia
    );
    memoryC0_uid227_invTab_lutmem_reset0 <= areset;
        memoryC0_uid227_invTab_lutmem_q <= memoryC0_uid227_invTab_lutmem_iq(32 downto 0);

	--reg_memoryC0_uid227_invTab_lutmem_0_to_sumAHighB_uid243_invPE_0(REG,748)@10
    reg_memoryC0_uid227_invTab_lutmem_0_to_sumAHighB_uid243_invPE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid227_invTab_lutmem_0_to_sumAHighB_uid243_invPE_0_q <= "000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid227_invTab_lutmem_0_to_sumAHighB_uid243_invPE_0_q <= memoryC0_uid227_invTab_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid243_invPE(ADD,242)@11
    sumAHighB_uid243_invPE_a <= STD_LOGIC_VECTOR((33 downto 33 => reg_memoryC0_uid227_invTab_lutmem_0_to_sumAHighB_uid243_invPE_0_q(32)) & reg_memoryC0_uid227_invTab_lutmem_0_to_sumAHighB_uid243_invPE_0_q);
    sumAHighB_uid243_invPE_b <= STD_LOGIC_VECTOR((33 downto 24 => highBBits_uid242_invPE_b(23)) & highBBits_uid242_invPE_b);
            sumAHighB_uid243_invPE_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid243_invPE_a) + SIGNED(sumAHighB_uid243_invPE_b));
    sumAHighB_uid243_invPE_q <= sumAHighB_uid243_invPE_o(33 downto 0);


	--lowRangeB_uid241_invPE(BITSELECT,240)@11
    lowRangeB_uid241_invPE_in <= prodXYTruncFR_uid628_pT2_uid240_invPE_b(1 downto 0);
    lowRangeB_uid241_invPE_b <= lowRangeB_uid241_invPE_in(1 downto 0);

	--s2_uid241_uid244_invPE(BITJOIN,243)@11
    s2_uid241_uid244_invPE_q <= sumAHighB_uid243_invPE_q & lowRangeB_uid241_invPE_b;

	--invY_uid53_fpArctanXTest(BITSELECT,52)@11
    invY_uid53_fpArctanXTest_in <= s2_uid241_uid244_invPE_q(32 downto 0);
    invY_uid53_fpArctanXTest_b <= invY_uid53_fpArctanXTest_in(32 downto 4);

	--invY27_uid54_fpArctanXTest(BITSELECT,53)@11
    invY27_uid54_fpArctanXTest_in <= invY_uid53_fpArctanXTest_b(27 downto 0);
    invY27_uid54_fpArctanXTest_b <= invY27_uid54_fpArctanXTest_in(27 downto 27);

	--invY26to0_uid55_fpArctanXTest(BITSELECT,54)@11
    invY26to0_uid55_fpArctanXTest_in <= invY_uid53_fpArctanXTest_b(26 downto 0);
    invY26to0_uid55_fpArctanXTest_b <= invY26to0_uid55_fpArctanXTest_in(26 downto 0);

	--invY26to0T27_uid57_fpArctanXTest(LOGICAL,56)@11
    invY26to0T27_uid57_fpArctanXTest_a <= invY26to0_uid55_fpArctanXTest_b;
    invY26to0T27_uid57_fpArctanXTest_b <= STD_LOGIC_VECTOR((26 downto 1 => invY27_uid54_fpArctanXTest_b(0)) & invY27_uid54_fpArctanXTest_b);
    invY26to0T27_uid57_fpArctanXTest_q <= invY26to0T27_uid57_fpArctanXTest_a and invY26to0T27_uid57_fpArctanXTest_b;

	--highBBits_uid61_fpArctanXTest(BITSELECT,60)@11
    highBBits_uid61_fpArctanXTest_in <= invY26to0T27_uid57_fpArctanXTest_q;
    highBBits_uid61_fpArctanXTest_b <= highBBits_uid61_fpArctanXTest_in(26 downto 1);

	--reg_highBBits_uid61_fpArctanXTest_0_to_sumAHighB_uid62_fpArctanXTest_1(REG,753)@11
    reg_highBBits_uid61_fpArctanXTest_0_to_sumAHighB_uid62_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_highBBits_uid61_fpArctanXTest_0_to_sumAHighB_uid62_fpArctanXTest_1_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_highBBits_uid61_fpArctanXTest_0_to_sumAHighB_uid62_fpArctanXTest_1_q <= highBBits_uid61_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--invY27to0T2_uid56_fpArctanXTest(BITSELECT,55)@11
    invY27to0T2_uid56_fpArctanXTest_in <= invY_uid53_fpArctanXTest_b(27 downto 0);
    invY27to0T2_uid56_fpArctanXTest_b <= invY27to0T2_uid56_fpArctanXTest_in(27 downto 0);

	--reg_invY27to0T2_uid56_fpArctanXTest_0_to_sumAHighB_uid62_fpArctanXTest_0(REG,752)@11
    reg_invY27to0T2_uid56_fpArctanXTest_0_to_sumAHighB_uid62_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_invY27to0T2_uid56_fpArctanXTest_0_to_sumAHighB_uid62_fpArctanXTest_0_q <= "0000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_invY27to0T2_uid56_fpArctanXTest_0_to_sumAHighB_uid62_fpArctanXTest_0_q <= invY27to0T2_uid56_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid62_fpArctanXTest(ADD,61)@12
    sumAHighB_uid62_fpArctanXTest_a <= STD_LOGIC_VECTOR("0" & reg_invY27to0T2_uid56_fpArctanXTest_0_to_sumAHighB_uid62_fpArctanXTest_0_q);
    sumAHighB_uid62_fpArctanXTest_b <= STD_LOGIC_VECTOR("000" & reg_highBBits_uid61_fpArctanXTest_0_to_sumAHighB_uid62_fpArctanXTest_1_q);
            sumAHighB_uid62_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sumAHighB_uid62_fpArctanXTest_a) + UNSIGNED(sumAHighB_uid62_fpArctanXTest_b));
    sumAHighB_uid62_fpArctanXTest_q <= sumAHighB_uid62_fpArctanXTest_o(28 downto 0);


	--lowRangeB_uid60_fpArctanXTest(BITSELECT,59)@11
    lowRangeB_uid60_fpArctanXTest_in <= invY26to0T27_uid57_fpArctanXTest_q(0 downto 0);
    lowRangeB_uid60_fpArctanXTest_b <= lowRangeB_uid60_fpArctanXTest_in(0 downto 0);

	--reg_lowRangeB_uid60_fpArctanXTest_0_to_sum1_uid60_uid63_fpArctanXTest_0(REG,754)@11
    reg_lowRangeB_uid60_fpArctanXTest_0_to_sum1_uid60_uid63_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_lowRangeB_uid60_fpArctanXTest_0_to_sum1_uid60_uid63_fpArctanXTest_0_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_lowRangeB_uid60_fpArctanXTest_0_to_sum1_uid60_uid63_fpArctanXTest_0_q <= lowRangeB_uid60_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--sum1_uid60_uid63_fpArctanXTest(BITJOIN,62)@12
    sum1_uid60_uid63_fpArctanXTest_q <= sumAHighB_uid62_fpArctanXTest_q & reg_lowRangeB_uid60_fpArctanXTest_0_to_sum1_uid60_uid63_fpArctanXTest_0_q;

	--ld_sum1_uid60_uid63_fpArctanXTest_q_to_sumHighA_B_uid68_fpArctanXTest_b_inputreg(DELAY,1860)
    ld_sum1_uid60_uid63_fpArctanXTest_q_to_sumHighA_B_uid68_fpArctanXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 30, depth => 1 )
    PORT MAP ( xin => sum1_uid60_uid63_fpArctanXTest_q, xout => ld_sum1_uid60_uid63_fpArctanXTest_q_to_sumHighA_B_uid68_fpArctanXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_sum1_uid60_uid63_fpArctanXTest_q_to_sumHighA_B_uid68_fpArctanXTest_b(DELAY,956)@12
    ld_sum1_uid60_uid63_fpArctanXTest_q_to_sumHighA_B_uid68_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 30, depth => 2 )
    PORT MAP ( xin => ld_sum1_uid60_uid63_fpArctanXTest_q_to_sumHighA_B_uid68_fpArctanXTest_b_inputreg_q, xout => ld_sum1_uid60_uid63_fpArctanXTest_q_to_sumHighA_B_uid68_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--sCst_uid58_fpArctanXTest(CONSTANT,57)
    sCst_uid58_fpArctanXTest_q <= "10";

	--ld_invY27_uid54_fpArctanXTest_b_to_invY27TinvY27_uid59_fpArctanXTest_a(DELAY,942)@11
    ld_invY27_uid54_fpArctanXTest_b_to_invY27TinvY27_uid59_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => invY27_uid54_fpArctanXTest_b, xout => ld_invY27_uid54_fpArctanXTest_b_to_invY27TinvY27_uid59_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--invY27TinvY27_uid59_fpArctanXTest(BITJOIN,58)@14
    invY27TinvY27_uid59_fpArctanXTest_q <= sCst_uid58_fpArctanXTest_q & ld_invY27_uid54_fpArctanXTest_b_to_invY27TinvY27_uid59_fpArctanXTest_a_q;

	--reg_invY27TinvY27_uid59_fpArctanXTest_0_to_tConc_uid65_fpArctanXTest_1(REG,751)@14
    reg_invY27TinvY27_uid59_fpArctanXTest_0_to_tConc_uid65_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_invY27TinvY27_uid59_fpArctanXTest_0_to_tConc_uid65_fpArctanXTest_1_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_invY27TinvY27_uid59_fpArctanXTest_0_to_tConc_uid65_fpArctanXTest_1_q <= invY27TinvY27_uid59_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_invY26to0_uid55_fpArctanXTest_0_to_squarer27_uid64_fpArctanXTest_0(REG,749)@11
    reg_invY26to0_uid55_fpArctanXTest_0_to_squarer27_uid64_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_invY26to0_uid55_fpArctanXTest_0_to_squarer27_uid64_fpArctanXTest_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_invY26to0_uid55_fpArctanXTest_0_to_squarer27_uid64_fpArctanXTest_0_q <= invY26to0_uid55_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--squarer27_uid64_fpArctanXTest(MULT,63)@12
    squarer27_uid64_fpArctanXTest_pr <= UNSIGNED(squarer27_uid64_fpArctanXTest_a) * UNSIGNED(squarer27_uid64_fpArctanXTest_b);
    squarer27_uid64_fpArctanXTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            squarer27_uid64_fpArctanXTest_a <= (others => '0');
            squarer27_uid64_fpArctanXTest_b <= (others => '0');
            squarer27_uid64_fpArctanXTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                squarer27_uid64_fpArctanXTest_a <= reg_invY26to0_uid55_fpArctanXTest_0_to_squarer27_uid64_fpArctanXTest_0_q;
                squarer27_uid64_fpArctanXTest_b <= reg_invY26to0_uid55_fpArctanXTest_0_to_squarer27_uid64_fpArctanXTest_0_q;
                squarer27_uid64_fpArctanXTest_s1 <= STD_LOGIC_VECTOR(squarer27_uid64_fpArctanXTest_pr);
            END IF;
        END IF;
    END PROCESS;
    squarer27_uid64_fpArctanXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            squarer27_uid64_fpArctanXTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                squarer27_uid64_fpArctanXTest_q <= squarer27_uid64_fpArctanXTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--tConc_uid65_fpArctanXTest(BITJOIN,64)@15
    tConc_uid65_fpArctanXTest_q <= reg_invY27TinvY27_uid59_fpArctanXTest_0_to_tConc_uid65_fpArctanXTest_1_q & squarer27_uid64_fpArctanXTest_q;

	--highABits_uid67_fpArctanXTest(BITSELECT,66)@15
    highABits_uid67_fpArctanXTest_in <= tConc_uid65_fpArctanXTest_q;
    highABits_uid67_fpArctanXTest_b <= highABits_uid67_fpArctanXTest_in(56 downto 28);

	--sumHighA_B_uid68_fpArctanXTest(ADD,67)@15
    sumHighA_B_uid68_fpArctanXTest_a <= STD_LOGIC_VECTOR("00" & highABits_uid67_fpArctanXTest_b);
    sumHighA_B_uid68_fpArctanXTest_b <= STD_LOGIC_VECTOR("0" & ld_sum1_uid60_uid63_fpArctanXTest_q_to_sumHighA_B_uid68_fpArctanXTest_b_q);
            sumHighA_B_uid68_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sumHighA_B_uid68_fpArctanXTest_a) + UNSIGNED(sumHighA_B_uid68_fpArctanXTest_b));
    sumHighA_B_uid68_fpArctanXTest_q <= sumHighA_B_uid68_fpArctanXTest_o(30 downto 0);


	--lowRangeA_uid66_fpArctanXTest(BITSELECT,65)@15
    lowRangeA_uid66_fpArctanXTest_in <= tConc_uid65_fpArctanXTest_q(27 downto 0);
    lowRangeA_uid66_fpArctanXTest_b <= lowRangeA_uid66_fpArctanXTest_in(27 downto 0);

	--invYSqrFull_uid66_uid69_fpArctanXTest(BITJOIN,68)@15
    invYSqrFull_uid66_uid69_fpArctanXTest_q <= sumHighA_B_uid68_fpArctanXTest_q & lowRangeA_uid66_fpArctanXTest_b;

	--invYSqr_uid70_fpArctanXTest(BITSELECT,69)@15
    invYSqr_uid70_fpArctanXTest_in <= invYSqrFull_uid66_uid69_fpArctanXTest_q(57 downto 0);
    invYSqr_uid70_fpArctanXTest_b <= invYSqr_uid70_fpArctanXTest_in(57 downto 0);

	--sSM1W_uid259_yTInvYSqr_uid72_fpArctanXTest(BITSELECT,258)@15
    sSM1W_uid259_yTInvYSqr_uid72_fpArctanXTest_in <= invYSqr_uid70_fpArctanXTest_b(3 downto 0);
    sSM1W_uid259_yTInvYSqr_uid72_fpArctanXTest_b <= sSM1W_uid259_yTInvYSqr_uid72_fpArctanXTest_in(3 downto 0);

	--reg_sSM1W_uid259_yTInvYSqr_uid72_fpArctanXTest_0_to_sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_1(REG,764)@15
    reg_sSM1W_uid259_yTInvYSqr_uid72_fpArctanXTest_0_to_sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM1W_uid259_yTInvYSqr_uid72_fpArctanXTest_0_to_sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_1_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM1W_uid259_yTInvYSqr_uid72_fpArctanXTest_0_to_sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_1_q <= sSM1W_uid259_yTInvYSqr_uid72_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_nor(LOGICAL,1871)
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_nor_b <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_sticky_ena_q;
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_nor_q <= not (ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_nor_a or ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_nor_b);

	--ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_mem_top(CONSTANT,1867)
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_mem_top_q <= "01100";

	--ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_cmp(LOGICAL,1868)
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_cmp_a <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_mem_top_q;
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdmux_q);
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_cmp_q <= "1" when ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_cmp_a = ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_cmp_b else "0";

	--ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_cmpReg(REG,1869)
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_cmpReg_q <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_sticky_ena(REG,1872)
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_nor_q = "1") THEN
                ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_sticky_ena_q <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_enaAnd(LOGICAL,1873)
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_enaAnd_a <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_sticky_ena_q;
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_enaAnd_b <= en;
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_enaAnd_q <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_enaAnd_a and ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_enaAnd_b;

	--ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_inputreg(DELAY,1861)
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fracX_uid7_fpArctanXTest_b, xout => ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt(COUNTER,1863)
    -- every=1, low=0, high=12, step=1, init=1
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_i = 11 THEN
                      ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_eq = '1') THEN
                        ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_i <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_i - 12;
                    ELSE
                        ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_i <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_i,4));


	--ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdreg(REG,1864)
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdreg_q <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdmux(MUX,1865)
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdmux_s <= en;
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdmux: PROCESS (ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdmux_s, ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdreg_q, ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_q)
    BEGIN
            CASE ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdmux_s IS
                  WHEN "0" => ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdmux_q <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdreg_q;
                  WHEN "1" => ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdmux_q <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem(DUALMEM,1862)
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_ia <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_inputreg_q;
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_aa <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdreg_q;
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_ab <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdmux_q;
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 52,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_iq,
        address_a => ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_aa,
        data_a => ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_ia
    );
    ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_reset0 <= areset;
        ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_q <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_iq(51 downto 0);

	--lOAdded_uid71_fpArctanXTest(BITJOIN,70)@15
    lOAdded_uid71_fpArctanXTest_q <= VCC_q & ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_mem_q;

	--sSM1H_uid258_yTInvYSqr_uid72_fpArctanXTest(BITSELECT,257)@15
    sSM1H_uid258_yTInvYSqr_uid72_fpArctanXTest_in <= lOAdded_uid71_fpArctanXTest_q;
    sSM1H_uid258_yTInvYSqr_uid72_fpArctanXTest_b <= sSM1H_uid258_yTInvYSqr_uid72_fpArctanXTest_in(52 downto 47);

	--reg_sSM1H_uid258_yTInvYSqr_uid72_fpArctanXTest_0_to_sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_0(REG,763)@15
    reg_sSM1H_uid258_yTInvYSqr_uid72_fpArctanXTest_0_to_sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM1H_uid258_yTInvYSqr_uid72_fpArctanXTest_0_to_sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_0_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM1H_uid258_yTInvYSqr_uid72_fpArctanXTest_0_to_sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_0_q <= sSM1H_uid258_yTInvYSqr_uid72_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--sm1_uid260_yTInvYSqr_uid72_fpArctanXTest(MULT,259)@16
    sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_pr <= UNSIGNED(sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_a) * UNSIGNED(sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_b);
    sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_a <= (others => '0');
            sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_b <= (others => '0');
            sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_a <= reg_sSM1H_uid258_yTInvYSqr_uid72_fpArctanXTest_0_to_sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_0_q;
                sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_b <= reg_sSM1W_uid259_yTInvYSqr_uid72_fpArctanXTest_0_to_sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_1_q;
                sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_s1 <= STD_LOGIC_VECTOR(sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_pr);
            END IF;
        END IF;
    END PROCESS;
    sm1_uid260_yTInvYSqr_uid72_fpArctanXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_q <= sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_q_to_pad_sm1_uid260_uid262_yTInvYSqr_uid72_fpArctanXTest_b(DELAY,1162)@19
    ld_sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_q_to_pad_sm1_uid260_uid262_yTInvYSqr_uid72_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 10, depth => 1 )
    PORT MAP ( xin => sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_q, xout => ld_sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_q_to_pad_sm1_uid260_uid262_yTInvYSqr_uid72_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--pad_sm1_uid260_uid262_yTInvYSqr_uid72_fpArctanXTest(BITJOIN,261)@20
    pad_sm1_uid260_uid262_yTInvYSqr_uid72_fpArctanXTest_q <= ld_sm1_uid260_yTInvYSqr_uid72_fpArctanXTest_q_to_pad_sm1_uid260_uid262_yTInvYSqr_uid72_fpArctanXTest_b_q & STD_LOGIC_VECTOR((16 downto 1 => GND_q(0)) & GND_q);

	--add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitExpansion_for_c(BITJOIN,719)@20
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitExpansion_for_c_q <= add0_uid261_yTInvYSqr_uid72_fpArctanXTest_UpperBits_for_c_q & pad_sm1_uid260_uid262_yTInvYSqr_uid72_fpArctanXTest_q;

	--add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_c(BITSELECT,723)@20
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_c_in <= add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitExpansion_for_c_q;
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_c_b <= add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_c_in(76 downto 0);
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_c_c <= add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_c_in(81 downto 77);

	--xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest(BITSELECT,245)@15
    xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_in <= invYSqr_uid70_fpArctanXTest_b;
    xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_b <= xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_in(57 downto 31);

	--reg_xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_0(REG,757)@15
    reg_xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_0_q <= xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid250_yTInvYSqr_uid72_fpArctanXTest(BITSELECT,249)@15
    yBottomBits_uid250_yTInvYSqr_uid72_fpArctanXTest_in <= lOAdded_uid71_fpArctanXTest_q(25 downto 0);
    yBottomBits_uid250_yTInvYSqr_uid72_fpArctanXTest_b <= yBottomBits_uid250_yTInvYSqr_uid72_fpArctanXTest_in(25 downto 0);

	--pad_yBottomBits_uid250_uid251_yTInvYSqr_uid72_fpArctanXTest(BITJOIN,250)@15
    pad_yBottomBits_uid250_uid251_yTInvYSqr_uid72_fpArctanXTest_q <= yBottomBits_uid250_yTInvYSqr_uid72_fpArctanXTest_b & GND_q;

	--reg_pad_yBottomBits_uid250_uid251_yTInvYSqr_uid72_fpArctanXTest_0_to_multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_7(REG,761)@15
    reg_pad_yBottomBits_uid250_uid251_yTInvYSqr_uid72_fpArctanXTest_0_to_multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid250_uid251_yTInvYSqr_uid72_fpArctanXTest_0_to_multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_7_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid250_uid251_yTInvYSqr_uid72_fpArctanXTest_0_to_multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_7_q <= pad_yBottomBits_uid250_uid251_yTInvYSqr_uid72_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest(BITSELECT,248)@15
    xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_in <= invYSqr_uid70_fpArctanXTest_b(30 downto 0);
    xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_b <= xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_in(30 downto 4);

	--ld_xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_b_to_reg_xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_0_to_multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_6_a(DELAY,1683)@15
    ld_xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_b_to_reg_xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_0_to_multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_6_a : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_b, xout => ld_xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_b_to_reg_xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_0_to_multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_6_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_0_to_multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_6(REG,760)@16
    reg_xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_0_to_multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_0_to_multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_0_to_multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_6_q <= ld_xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_b_to_reg_xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_0_to_multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_6_a_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_lOAdded_uid71_fpArctanXTest_q_to_yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_a(DELAY,1145)@15
    ld_lOAdded_uid71_fpArctanXTest_q_to_yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => lOAdded_uid71_fpArctanXTest_q, xout => ld_lOAdded_uid71_fpArctanXTest_q_to_yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest(BITSELECT,246)@16
    yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_in <= ld_lOAdded_uid71_fpArctanXTest_q_to_yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_a_q;
    yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_b <= yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_in(52 downto 26);

	--reg_yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_1(REG,758)@16
    reg_yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_1_q <= yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma(CHAINMULTADD,708)@17
    multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_p(0) <= multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_a(0) * multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_c(0);
    multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_p(1) <= multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_a(1) * multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_c(1);
    multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_w(0) <= RESIZE(multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_p(0),55);
    multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_w(1) <= RESIZE(multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_p(1),55);
    multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_x(0) <= multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_w(0);
    multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_x(1) <= multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_w(1);
    multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_y(0) <= multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_s(1) + multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_x(0);
    multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_y(1) <= multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_x(1);
    multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_a(0) <= RESIZE(UNSIGNED(reg_yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_1_q),27);
            multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_yBottomBits_uid250_uid251_yTInvYSqr_uid72_fpArctanXTest_0_to_multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_7_q),27);
            multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_c(0) <= RESIZE(UNSIGNED(reg_xBottom27Bits_uid249_yTInvYSqr_uid72_fpArctanXTest_0_to_multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_6_q),27);
            multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_c(1) <= RESIZE(UNSIGNED(reg_xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_0_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_s(0) <= multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_y(0);
                multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_s(1) <= multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_q, clk => clk, aclr => areset);

	--add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitExpansion_for_b(BITJOIN,717)@20
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitExpansion_for_b_q <= atanArg2_uid128_fpArctanXTest_zero_36_q & multSumOfTwo27_uid251_yTInvYSqr_uid72_fpArctanXTest_cma_q;

	--add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_b(BITSELECT,722)@20
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_b_in <= add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitExpansion_for_b_q;
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_b_b <= add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_b_in(76 downto 0);
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_b_c <= add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_b_in(81 downto 77);

	--ld_reg_xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_0_q_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_a(DELAY,1146)@16
    ld_reg_xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_0_q_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_0_q, xout => ld_reg_xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_0_q_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--topProd_uid248_yTInvYSqr_uid72_fpArctanXTest(MULT,247)@17
    topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_pr <= UNSIGNED(topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_a) * UNSIGNED(topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_b);
    topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_a <= (others => '0');
            topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_b <= (others => '0');
            topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_a <= ld_reg_xTop27Bits_uid246_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_0_q_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_a_q;
                topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_b <= reg_yTop27Bits_uid247_yTInvYSqr_uid72_fpArctanXTest_0_to_topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_1_q;
                topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_s1 <= STD_LOGIC_VECTOR(topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_pr);
            END IF;
        END IF;
    END PROCESS;
    topProd_uid248_yTInvYSqr_uid72_fpArctanXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_q <= topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--sSM0W_uid255_yTInvYSqr_uid72_fpArctanXTest(BITSELECT,254)@15
    sSM0W_uid255_yTInvYSqr_uid72_fpArctanXTest_in <= invYSqr_uid70_fpArctanXTest_b(30 downto 0);
    sSM0W_uid255_yTInvYSqr_uid72_fpArctanXTest_b <= sSM0W_uid255_yTInvYSqr_uid72_fpArctanXTest_in(30 downto 25);

	--reg_sSM0W_uid255_yTInvYSqr_uid72_fpArctanXTest_0_to_sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_1(REG,756)@15
    reg_sSM0W_uid255_yTInvYSqr_uid72_fpArctanXTest_0_to_sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid255_yTInvYSqr_uid72_fpArctanXTest_0_to_sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_1_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0W_uid255_yTInvYSqr_uid72_fpArctanXTest_0_to_sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_1_q <= sSM0W_uid255_yTInvYSqr_uid72_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--sSM0H_uid254_yTInvYSqr_uid72_fpArctanXTest(BITSELECT,253)@15
    sSM0H_uid254_yTInvYSqr_uid72_fpArctanXTest_in <= lOAdded_uid71_fpArctanXTest_q(25 downto 0);
    sSM0H_uid254_yTInvYSqr_uid72_fpArctanXTest_b <= sSM0H_uid254_yTInvYSqr_uid72_fpArctanXTest_in(25 downto 20);

	--reg_sSM0H_uid254_yTInvYSqr_uid72_fpArctanXTest_0_to_sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_0(REG,755)@15
    reg_sSM0H_uid254_yTInvYSqr_uid72_fpArctanXTest_0_to_sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid254_yTInvYSqr_uid72_fpArctanXTest_0_to_sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_0_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0H_uid254_yTInvYSqr_uid72_fpArctanXTest_0_to_sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_0_q <= sSM0H_uid254_yTInvYSqr_uid72_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid256_yTInvYSqr_uid72_fpArctanXTest(MULT,255)@16
    sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_pr <= UNSIGNED(sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_a) * UNSIGNED(sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_b);
    sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_a <= (others => '0');
            sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_b <= (others => '0');
            sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_a <= reg_sSM0H_uid254_yTInvYSqr_uid72_fpArctanXTest_0_to_sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_0_q;
                sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_b <= reg_sSM0W_uid255_yTInvYSqr_uid72_fpArctanXTest_0_to_sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_1_q;
                sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_s1 <= STD_LOGIC_VECTOR(sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid256_yTInvYSqr_uid72_fpArctanXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_q <= sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_q_to_TtopProdConcSoftProd_uid257_yTInvYSqr_uid72_fpArctanXTest_a(DELAY,1155)@19
    ld_sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_q_to_TtopProdConcSoftProd_uid257_yTInvYSqr_uid72_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 12, depth => 1 )
    PORT MAP ( xin => sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_q, xout => ld_sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_q_to_TtopProdConcSoftProd_uid257_yTInvYSqr_uid72_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--TtopProdConcSoftProd_uid257_yTInvYSqr_uid72_fpArctanXTest(BITJOIN,256)@20
    TtopProdConcSoftProd_uid257_yTInvYSqr_uid72_fpArctanXTest_q <= topProd_uid248_yTInvYSqr_uid72_fpArctanXTest_q & ld_sm0_uid256_yTInvYSqr_uid72_fpArctanXTest_q_to_TtopProdConcSoftProd_uid257_yTInvYSqr_uid72_fpArctanXTest_a_q;

	--pad_topProdConcSoftProd_uid258_uid261_yTInvYSqr_uid72_fpArctanXTest(BITJOIN,260)@20
    pad_topProdConcSoftProd_uid258_uid261_yTInvYSqr_uid72_fpArctanXTest_q <= TtopProdConcSoftProd_uid257_yTInvYSqr_uid72_fpArctanXTest_q & STD_LOGIC_VECTOR((14 downto 1 => GND_q(0)) & GND_q);

	--add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitExpansion_for_a(BITJOIN,715)@20
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitExpansion_for_a_q <= GND_q & pad_topProdConcSoftProd_uid258_uid261_yTInvYSqr_uid72_fpArctanXTest_q;

	--add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_a(BITSELECT,721)@20
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_a_in <= add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitExpansion_for_a_q;
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_a_b <= add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_a_in(76 downto 0);
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_a_c <= add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_a_in(81 downto 77);

	--add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2(ADDSUB3,724)@20
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_a <= STD_LOGIC_VECTOR("00" & add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_a_b);
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_b <= STD_LOGIC_VECTOR("00" & add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_b_b);
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_c <= STD_LOGIC_VECTOR("00" & add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_c_b);
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_a) + UNSIGNED(add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_b) + UNSIGNED(add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_c));
            END IF;
        END IF;
    END PROCESS;
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_cout <= add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_o(78 downto 77);
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_q <= add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_o(76 downto 0);


	--ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_c_c_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_c(DELAY,1643)@20
    ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_c_c_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_c : dspba_delay
    GENERIC MAP ( width => 5, depth => 1 )
    PORT MAP ( xin => add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_c_c, xout => ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_c_c_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_c_q, ena => en(0), clk => clk, aclr => areset );

	--ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_b_c_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_b(DELAY,1642)@20
    ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_b_c_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 5, depth => 1 )
    PORT MAP ( xin => add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_b_c, xout => ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_b_c_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_a_c_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_a(DELAY,1641)@20
    ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_a_c_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_a : dspba_delay
    GENERIC MAP ( width => 5, depth => 1 )
    PORT MAP ( xin => add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_a_c, xout => ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_a_c_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2(ADDSUB3,725)@21
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_cin <= add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_cout;
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_a <= STD_LOGIC_VECTOR("00" & ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_a_c_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_a_q) & '1' & add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_cin(1);
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_b <= STD_LOGIC_VECTOR("00" & ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_b_c_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_b_q) & add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_cin(1) & '1';
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_c <= STD_LOGIC_VECTOR("00" & ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitSelect_for_c_c_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_c_q) & add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_cin(1 downto 0);
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_a) + UNSIGNED(add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_b) + UNSIGNED(add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_c));
            END IF;
        END IF;
    END PROCESS;
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_q <= add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_o(6 downto 2);


	--ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_q_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitJoin_for_q_a(DELAY,1645)@21
    ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_q_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitJoin_for_q_a : dspba_delay
    GENERIC MAP ( width => 77, depth => 1 )
    PORT MAP ( xin => add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_q, xout => ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_q_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitJoin_for_q_a_q, ena => en(0), clk => clk, aclr => areset );

	--add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitJoin_for_q(BITJOIN,726)@22
    add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitJoin_for_q_q <= add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p2_of_2_q & ld_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_p1_of_2_q_to_add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitJoin_for_q_a_q;

	--R_uid264_yTInvYSqr_uid72_fpArctanXTest(BITSELECT,263)@22
    R_uid264_yTInvYSqr_uid72_fpArctanXTest_in <= add0_uid261_yTInvYSqr_uid72_fpArctanXTest_BitJoin_for_q_q(80 downto 0);
    R_uid264_yTInvYSqr_uid72_fpArctanXTest_b <= R_uid264_yTInvYSqr_uid72_fpArctanXTest_in(80 downto 23);

	--ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_nor(LOGICAL,1884)
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_nor_b <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_sticky_ena_q;
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_nor_q <= not (ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_nor_a or ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_nor_b);

	--ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_mem_top(CONSTANT,1880)
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_mem_top_q <= "01000";

	--ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_cmp(LOGICAL,1881)
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_cmp_a <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_mem_top_q;
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdmux_q);
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_cmp_q <= "1" when ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_cmp_a = ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_cmp_b else "0";

	--ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_cmpReg(REG,1882)
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_cmpReg_q <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_sticky_ena(REG,1885)
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_nor_q = "1") THEN
                ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_sticky_ena_q <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_enaAnd(LOGICAL,1886)
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_enaAnd_a <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_sticky_ena_q;
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_enaAnd_b <= en;
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_enaAnd_q <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_enaAnd_a and ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_enaAnd_b;

	--ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_inputreg(DELAY,1874)
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 29, depth => 1 )
    PORT MAP ( xin => invY_uid53_fpArctanXTest_b, xout => ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt(COUNTER,1876)
    -- every=1, low=0, high=8, step=1, init=1
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,4);
            ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_i = 7 THEN
                      ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_eq = '1') THEN
                        ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_i <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_i - 8;
                    ELSE
                        ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_i <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_i,4));


	--ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdreg(REG,1877)
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdreg_q <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdmux(MUX,1878)
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdmux_s <= en;
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdmux: PROCESS (ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdmux_s, ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdreg_q, ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_q)
    BEGIN
            CASE ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdmux_s IS
                  WHEN "0" => ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdmux_q <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdreg_q;
                  WHEN "1" => ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdmux_q <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem(DUALMEM,1875)
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_ia <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_inputreg_q;
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_aa <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdreg_q;
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_ab <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdmux_q;
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 29,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 29,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_iq,
        address_a => ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_aa,
        data_a => ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_ia
    );
    ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_reset0 <= areset;
        ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_q <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_iq(28 downto 0);

	--zeroPaddingInAddition_uid73_fpArctanXTest(CONSTANT,72)
    zeroPaddingInAddition_uid73_fpArctanXTest_q <= "0000000000000000000000000000";

	--invYT2RndBit_uid73_uid74_fpArctanXTest(BITJOIN,73)@22
    invYT2RndBit_uid73_uid74_fpArctanXTest_q <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_mem_q & zeroPaddingInAddition_uid73_fpArctanXTest_q & VCC_q;

	--invYDPSub_uid75_fpArctanXTest(SUB,74)@22
    invYDPSub_uid75_fpArctanXTest_a <= STD_LOGIC_VECTOR("0" & invYT2RndBit_uid73_uid74_fpArctanXTest_q);
    invYDPSub_uid75_fpArctanXTest_b <= STD_LOGIC_VECTOR("0" & R_uid264_yTInvYSqr_uid72_fpArctanXTest_b);
            invYDPSub_uid75_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(invYDPSub_uid75_fpArctanXTest_a) - UNSIGNED(invYDPSub_uid75_fpArctanXTest_b));
    invYDPSub_uid75_fpArctanXTest_q <= invYDPSub_uid75_fpArctanXTest_o(58 downto 0);


	--invYDP_uid76_fpArctanXTest(BITSELECT,75)@22
    invYDP_uid76_fpArctanXTest_in <= invYDPSub_uid75_fpArctanXTest_q(56 downto 0);
    invYDP_uid76_fpArctanXTest_b <= invYDP_uid76_fpArctanXTest_in(56 downto 4);

	--fracZRange_uid83_fpArctanXTest(BITSELECT,82)@22
    fracZRange_uid83_fpArctanXTest_in <= invYDP_uid76_fpArctanXTest_b(51 downto 0);
    fracZRange_uid83_fpArctanXTest_b <= fracZRange_uid83_fpArctanXTest_in(51 downto 0);

	--z_uid84_fpArctanXTest(BITJOIN,83)@22
    z_uid84_fpArctanXTest_q <= GND_q & ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_mem_q & fracZRange_uid83_fpArctanXTest_b;

	--reg_z_uid84_fpArctanXTest_0_to_u_uid86_fpArctanXTest_3(REG,766)@22
    reg_z_uid84_fpArctanXTest_0_to_u_uid86_fpArctanXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_z_uid84_fpArctanXTest_0_to_u_uid86_fpArctanXTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_z_uid84_fpArctanXTest_0_to_u_uid86_fpArctanXTest_3_q <= z_uid84_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xIn_a_to_u_uid86_fpArctanXTest_c_nor(LOGICAL,1921)
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_nor_b <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_sticky_ena_q;
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_nor_q <= not (ld_xIn_a_to_u_uid86_fpArctanXTest_c_nor_a or ld_xIn_a_to_u_uid86_fpArctanXTest_c_nor_b);

	--ld_xIn_a_to_u_uid86_fpArctanXTest_c_mem_top(CONSTANT,1917)
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_mem_top_q <= "010100";

	--ld_xIn_a_to_u_uid86_fpArctanXTest_c_cmp(LOGICAL,1918)
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_cmp_a <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_mem_top_q;
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_q);
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_cmp_q <= "1" when ld_xIn_a_to_u_uid86_fpArctanXTest_c_cmp_a = ld_xIn_a_to_u_uid86_fpArctanXTest_c_cmp_b else "0";

	--ld_xIn_a_to_u_uid86_fpArctanXTest_c_cmpReg(REG,1919)
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_a_to_u_uid86_fpArctanXTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xIn_a_to_u_uid86_fpArctanXTest_c_cmpReg_q <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xIn_a_to_u_uid86_fpArctanXTest_c_sticky_ena(REG,1922)
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_a_to_u_uid86_fpArctanXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xIn_a_to_u_uid86_fpArctanXTest_c_nor_q = "1") THEN
                ld_xIn_a_to_u_uid86_fpArctanXTest_c_sticky_ena_q <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xIn_a_to_u_uid86_fpArctanXTest_c_enaAnd(LOGICAL,1923)
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_enaAnd_a <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_sticky_ena_q;
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_enaAnd_b <= en;
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_enaAnd_q <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_enaAnd_a and ld_xIn_a_to_u_uid86_fpArctanXTest_c_enaAnd_b;

	--ld_xIn_a_to_u_uid86_fpArctanXTest_c_inputreg(DELAY,1913)
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => a, xout => ld_xIn_a_to_u_uid86_fpArctanXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_wrreg(REG,1916)
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_wrreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_wrreg_q <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt(COUNTER,1915)
    -- every=1, low=0, high=20, step=1, init=1
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_i = 19 THEN
                      ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_eq = '1') THEN
                        ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_i <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_i - 20;
                    ELSE
                        ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_i <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_i,5));


	--ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem(DUALMEM,1914)
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_ia <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_inputreg_q;
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_aa <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_wrreg_q;
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_ab <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_q;
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 64,
        widthad_a => 5,
        numwords_a => 21,
        width_b => 64,
        widthad_b => 5,
        numwords_b => 21,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xIn_a_to_u_uid86_fpArctanXTest_c_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_iq,
        address_a => ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_aa,
        data_a => ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_ia
    );
    ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_reset0 <= areset;
        ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_q <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_iq(63 downto 0);

	--ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_nor(LOGICAL,1910)
    ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_nor_b <= ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_sticky_ena_q;
    ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_nor_q <= not (ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_nor_a or ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_nor_b);

	--ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_sticky_ena(REG,1911)
    ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_nor_q = "1") THEN
                ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_sticky_ena_q <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_enaAnd(LOGICAL,1912)
    ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_enaAnd_a <= ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_sticky_ena_q;
    ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_enaAnd_b <= en;
    ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_enaAnd_q <= ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_enaAnd_a and ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_enaAnd_b;

	--path2_uid48_fpArctanXTest(COMPARE,47)@0
    path2_uid48_fpArctanXTest_cin <= GND_q;
    path2_uid48_fpArctanXTest_a <= STD_LOGIC_VECTOR("00" & expX_uid6_fpArctanXTest_b) & '0';
    path2_uid48_fpArctanXTest_b <= STD_LOGIC_VECTOR("00" & cstBias_uid13_fpArctanXTest_q) & path2_uid48_fpArctanXTest_cin(0);
            path2_uid48_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(path2_uid48_fpArctanXTest_a) - UNSIGNED(path2_uid48_fpArctanXTest_b));
    path2_uid48_fpArctanXTest_n(0) <= not path2_uid48_fpArctanXTest_o(13);


	--reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1(REG,765)@0
    reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q <= path2_uid48_fpArctanXTest_n;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_inputreg(DELAY,1900)
    ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q, xout => ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem(DUALMEM,1901)
    ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_ia <= ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_inputreg_q;
    ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_aa <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdreg_q;
    ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_ab <= ld_expZRangePostUdf_uid82_fpArctanXTest_q_to_z_uid84_fpArctanXTest_b_replace_rdmux_q;
    ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 20,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 20,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_iq,
        address_a => ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_aa,
        data_a => ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_ia
    );
    ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_reset0 <= areset;
        ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_q <= ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_iq(0 downto 0);

	--u_uid86_fpArctanXTest(MUX,85)@23
    u_uid86_fpArctanXTest_s <= ld_reg_path2_uid48_fpArctanXTest_2_to_u_uid86_fpArctanXTest_1_q_to_u_uid86_fpArctanXTest_b_replace_mem_q;
    u_uid86_fpArctanXTest: PROCESS (u_uid86_fpArctanXTest_s, en, ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_q, reg_z_uid84_fpArctanXTest_0_to_u_uid86_fpArctanXTest_3_q)
    BEGIN
            CASE u_uid86_fpArctanXTest_s IS
                  WHEN "0" => u_uid86_fpArctanXTest_q <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_mem_q;
                  WHEN "1" => u_uid86_fpArctanXTest_q <= reg_z_uid84_fpArctanXTest_0_to_u_uid86_fpArctanXTest_3_q;
                  WHEN OTHERS => u_uid86_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracU_uid88_fpArctanXTest(BITSELECT,87)@23
    fracU_uid88_fpArctanXTest_in <= u_uid86_fpArctanXTest_q(51 downto 0);
    fracU_uid88_fpArctanXTest_b <= fracU_uid88_fpArctanXTest_in(51 downto 0);

	--ld_fracU_uid88_fpArctanXTest_b_to_oFracU_uid89_uid89_fpArctanXTest_a(DELAY,979)@23
    ld_fracU_uid88_fpArctanXTest_b_to_oFracU_uid89_uid89_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fracU_uid88_fpArctanXTest_b, xout => ld_fracU_uid88_fpArctanXTest_b_to_oFracU_uid89_uid89_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--oFracU_uid89_uid89_fpArctanXTest(BITJOIN,88)@24
    oFracU_uid89_uid89_fpArctanXTest_q <= VCC_q & ld_fracU_uid88_fpArctanXTest_b_to_oFracU_uid89_uid89_fpArctanXTest_a_q;

	--rightPaddedIn_uid93_fpArctanXTest(BITJOIN,92)@24
    rightPaddedIn_uid93_fpArctanXTest_q <= oFracU_uid89_uid89_fpArctanXTest_q & padConst_uid92_fpArctanXTest_q;

	--expU_uid87_fpArctanXTest(BITSELECT,86)@23
    expU_uid87_fpArctanXTest_in <= u_uid86_fpArctanXTest_q(62 downto 0);
    expU_uid87_fpArctanXTest_b <= expU_uid87_fpArctanXTest_in(62 downto 52);

	--aShiftValExt_uid90_fpArctanXTest(SUB,89)@23
    aShiftValExt_uid90_fpArctanXTest_a <= STD_LOGIC_VECTOR("0" & cstBiasM1_uid14_fpArctanXTest_q);
    aShiftValExt_uid90_fpArctanXTest_b <= STD_LOGIC_VECTOR("0" & expU_uid87_fpArctanXTest_b);
            aShiftValExt_uid90_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(aShiftValExt_uid90_fpArctanXTest_a) - UNSIGNED(aShiftValExt_uid90_fpArctanXTest_b));
    aShiftValExt_uid90_fpArctanXTest_q <= aShiftValExt_uid90_fpArctanXTest_o(11 downto 0);


	--aShiftVal_uid91_fpArctanXTest(BITSELECT,90)@23
    aShiftVal_uid91_fpArctanXTest_in <= aShiftValExt_uid90_fpArctanXTest_q(3 downto 0);
    aShiftVal_uid91_fpArctanXTest_b <= aShiftVal_uid91_fpArctanXTest_in(3 downto 0);

	--rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest(BITSELECT,274)@23
    rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_in <= aShiftVal_uid91_fpArctanXTest_b;
    rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_b <= rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_in(3 downto 2);

	--reg_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_0_to_rightShiftStage0_uid276_a_uid92_fpArctanXTest_1(REG,767)@23
    reg_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_0_to_rightShiftStage0_uid276_a_uid92_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_0_to_rightShiftStage0_uid276_a_uid92_fpArctanXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_0_to_rightShiftStage0_uid276_a_uid92_fpArctanXTest_1_q <= rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage0_uid276_a_uid92_fpArctanXTest(MUX,275)@24
    rightShiftStage0_uid276_a_uid92_fpArctanXTest_s <= reg_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_0_to_rightShiftStage0_uid276_a_uid92_fpArctanXTest_1_q;
    rightShiftStage0_uid276_a_uid92_fpArctanXTest: PROCESS (rightShiftStage0_uid276_a_uid92_fpArctanXTest_s, en, rightPaddedIn_uid93_fpArctanXTest_q, rightShiftStage0Idx1_uid268_a_uid92_fpArctanXTest_q, rightShiftStage0Idx2_uid271_a_uid92_fpArctanXTest_q, rightShiftStage0Idx3_uid274_a_uid92_fpArctanXTest_q)
    BEGIN
            CASE rightShiftStage0_uid276_a_uid92_fpArctanXTest_s IS
                  WHEN "00" => rightShiftStage0_uid276_a_uid92_fpArctanXTest_q <= rightPaddedIn_uid93_fpArctanXTest_q;
                  WHEN "01" => rightShiftStage0_uid276_a_uid92_fpArctanXTest_q <= rightShiftStage0Idx1_uid268_a_uid92_fpArctanXTest_q;
                  WHEN "10" => rightShiftStage0_uid276_a_uid92_fpArctanXTest_q <= rightShiftStage0Idx2_uid271_a_uid92_fpArctanXTest_q;
                  WHEN "11" => rightShiftStage0_uid276_a_uid92_fpArctanXTest_q <= rightShiftStage0Idx3_uid274_a_uid92_fpArctanXTest_q;
                  WHEN OTHERS => rightShiftStage0_uid276_a_uid92_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage061dto3_uid283_a_uid92_fpArctanXTest(BITSELECT,282)@24
    RightShiftStage061dto3_uid283_a_uid92_fpArctanXTest_in <= rightShiftStage0_uid276_a_uid92_fpArctanXTest_q;
    RightShiftStage061dto3_uid283_a_uid92_fpArctanXTest_b <= RightShiftStage061dto3_uid283_a_uid92_fpArctanXTest_in(61 downto 3);

	--ld_RightShiftStage061dto3_uid283_a_uid92_fpArctanXTest_b_to_rightShiftStage1Idx3_uid285_a_uid92_fpArctanXTest_a(DELAY,1181)@24
    ld_RightShiftStage061dto3_uid283_a_uid92_fpArctanXTest_b_to_rightShiftStage1Idx3_uid285_a_uid92_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 59, depth => 1 )
    PORT MAP ( xin => RightShiftStage061dto3_uid283_a_uid92_fpArctanXTest_b, xout => ld_RightShiftStage061dto3_uid283_a_uid92_fpArctanXTest_b_to_rightShiftStage1Idx3_uid285_a_uid92_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx3_uid285_a_uid92_fpArctanXTest(BITJOIN,284)@25
    rightShiftStage1Idx3_uid285_a_uid92_fpArctanXTest_q <= rightShiftStage1Idx3Pad3_uid284_a_uid92_fpArctanXTest_q & ld_RightShiftStage061dto3_uid283_a_uid92_fpArctanXTest_b_to_rightShiftStage1Idx3_uid285_a_uid92_fpArctanXTest_a_q;

	--rightShiftStage1Idx2Pad2_uid281_a_uid92_fpArctanXTest(CONSTANT,280)
    rightShiftStage1Idx2Pad2_uid281_a_uid92_fpArctanXTest_q <= "00";

	--RightShiftStage061dto2_uid280_a_uid92_fpArctanXTest(BITSELECT,279)@24
    RightShiftStage061dto2_uid280_a_uid92_fpArctanXTest_in <= rightShiftStage0_uid276_a_uid92_fpArctanXTest_q;
    RightShiftStage061dto2_uid280_a_uid92_fpArctanXTest_b <= RightShiftStage061dto2_uid280_a_uid92_fpArctanXTest_in(61 downto 2);

	--ld_RightShiftStage061dto2_uid280_a_uid92_fpArctanXTest_b_to_rightShiftStage1Idx2_uid282_a_uid92_fpArctanXTest_a(DELAY,1179)@24
    ld_RightShiftStage061dto2_uid280_a_uid92_fpArctanXTest_b_to_rightShiftStage1Idx2_uid282_a_uid92_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 60, depth => 1 )
    PORT MAP ( xin => RightShiftStage061dto2_uid280_a_uid92_fpArctanXTest_b, xout => ld_RightShiftStage061dto2_uid280_a_uid92_fpArctanXTest_b_to_rightShiftStage1Idx2_uid282_a_uid92_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx2_uid282_a_uid92_fpArctanXTest(BITJOIN,281)@25
    rightShiftStage1Idx2_uid282_a_uid92_fpArctanXTest_q <= rightShiftStage1Idx2Pad2_uid281_a_uid92_fpArctanXTest_q & ld_RightShiftStage061dto2_uid280_a_uid92_fpArctanXTest_b_to_rightShiftStage1Idx2_uid282_a_uid92_fpArctanXTest_a_q;

	--RightShiftStage061dto1_uid277_a_uid92_fpArctanXTest(BITSELECT,276)@24
    RightShiftStage061dto1_uid277_a_uid92_fpArctanXTest_in <= rightShiftStage0_uid276_a_uid92_fpArctanXTest_q;
    RightShiftStage061dto1_uid277_a_uid92_fpArctanXTest_b <= RightShiftStage061dto1_uid277_a_uid92_fpArctanXTest_in(61 downto 1);

	--ld_RightShiftStage061dto1_uid277_a_uid92_fpArctanXTest_b_to_rightShiftStage1Idx1_uid279_a_uid92_fpArctanXTest_a(DELAY,1177)@24
    ld_RightShiftStage061dto1_uid277_a_uid92_fpArctanXTest_b_to_rightShiftStage1Idx1_uid279_a_uid92_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 61, depth => 1 )
    PORT MAP ( xin => RightShiftStage061dto1_uid277_a_uid92_fpArctanXTest_b, xout => ld_RightShiftStage061dto1_uid277_a_uid92_fpArctanXTest_b_to_rightShiftStage1Idx1_uid279_a_uid92_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx1_uid279_a_uid92_fpArctanXTest(BITJOIN,278)@25
    rightShiftStage1Idx1_uid279_a_uid92_fpArctanXTest_q <= GND_q & ld_RightShiftStage061dto1_uid277_a_uid92_fpArctanXTest_b_to_rightShiftStage1Idx1_uid279_a_uid92_fpArctanXTest_a_q;

	--reg_rightShiftStage0_uid276_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid287_a_uid92_fpArctanXTest_2(REG,769)@24
    reg_rightShiftStage0_uid276_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid287_a_uid92_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0_uid276_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid287_a_uid92_fpArctanXTest_2_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0_uid276_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid287_a_uid92_fpArctanXTest_2_q <= rightShiftStage0_uid276_a_uid92_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_aShiftVal_uid91_fpArctanXTest_b_to_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_a(DELAY,1182)@23
    ld_aShiftVal_uid91_fpArctanXTest_b_to_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 4, depth => 1 )
    PORT MAP ( xin => aShiftVal_uid91_fpArctanXTest_b, xout => ld_aShiftVal_uid91_fpArctanXTest_b_to_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest(BITSELECT,285)@24
    rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_in <= ld_aShiftVal_uid91_fpArctanXTest_b_to_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_a_q(1 downto 0);
    rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_b <= rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_in(1 downto 0);

	--reg_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid287_a_uid92_fpArctanXTest_1(REG,768)@24
    reg_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid287_a_uid92_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid287_a_uid92_fpArctanXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid287_a_uid92_fpArctanXTest_1_q <= rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage1_uid287_a_uid92_fpArctanXTest(MUX,286)@25
    rightShiftStage1_uid287_a_uid92_fpArctanXTest_s <= reg_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid287_a_uid92_fpArctanXTest_1_q;
    rightShiftStage1_uid287_a_uid92_fpArctanXTest: PROCESS (rightShiftStage1_uid287_a_uid92_fpArctanXTest_s, en, reg_rightShiftStage0_uid276_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid287_a_uid92_fpArctanXTest_2_q, rightShiftStage1Idx1_uid279_a_uid92_fpArctanXTest_q, rightShiftStage1Idx2_uid282_a_uid92_fpArctanXTest_q, rightShiftStage1Idx3_uid285_a_uid92_fpArctanXTest_q)
    BEGIN
            CASE rightShiftStage1_uid287_a_uid92_fpArctanXTest_s IS
                  WHEN "00" => rightShiftStage1_uid287_a_uid92_fpArctanXTest_q <= reg_rightShiftStage0_uid276_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid287_a_uid92_fpArctanXTest_2_q;
                  WHEN "01" => rightShiftStage1_uid287_a_uid92_fpArctanXTest_q <= rightShiftStage1Idx1_uid279_a_uid92_fpArctanXTest_q;
                  WHEN "10" => rightShiftStage1_uid287_a_uid92_fpArctanXTest_q <= rightShiftStage1Idx2_uid282_a_uid92_fpArctanXTest_q;
                  WHEN "11" => rightShiftStage1_uid287_a_uid92_fpArctanXTest_q <= rightShiftStage1Idx3_uid285_a_uid92_fpArctanXTest_q;
                  WHEN OTHERS => rightShiftStage1_uid287_a_uid92_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--b_uid95_fpArctanXTest(BITSELECT,94)@25
    b_uid95_fpArctanXTest_in <= rightShiftStage1_uid287_a_uid92_fpArctanXTest_q;
    b_uid95_fpArctanXTest_b <= b_uid95_fpArctanXTest_in(61 downto 53);

	--reg_b_uid95_fpArctanXTest_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_1(REG,771)@25
    reg_b_uid95_fpArctanXTest_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_b_uid95_fpArctanXTest_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_1_q <= "000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_b_uid95_fpArctanXTest_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_1_q <= b_uid95_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--denArg22_uid97_fpArctanXTest_replace_split_low(BITSELECT,668)@24
    denArg22_uid97_fpArctanXTest_replace_split_low_in <= oFracU_uid89_uid89_fpArctanXTest_q(25 downto 0);
    denArg22_uid97_fpArctanXTest_replace_split_low_b <= denArg22_uid97_fpArctanXTest_replace_split_low_in(25 downto 0);

	--ld_denArg22_uid97_fpArctanXTest_replace_split_low_b_to_reg_denArg22_uid97_fpArctanXTest_replace_split_low_0_to_denArg22_uid97_fpArctanXTest_replace_multlo_0_a(DELAY,1695)@24
    ld_denArg22_uid97_fpArctanXTest_replace_split_low_b_to_reg_denArg22_uid97_fpArctanXTest_replace_split_low_0_to_denArg22_uid97_fpArctanXTest_replace_multlo_0_a : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => denArg22_uid97_fpArctanXTest_replace_split_low_b, xout => ld_denArg22_uid97_fpArctanXTest_replace_split_low_b_to_reg_denArg22_uid97_fpArctanXTest_replace_split_low_0_to_denArg22_uid97_fpArctanXTest_replace_multlo_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_denArg22_uid97_fpArctanXTest_replace_split_low_0_to_denArg22_uid97_fpArctanXTest_replace_multlo_0(REG,772)@25
    reg_denArg22_uid97_fpArctanXTest_replace_split_low_0_to_denArg22_uid97_fpArctanXTest_replace_multlo_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_denArg22_uid97_fpArctanXTest_replace_split_low_0_to_denArg22_uid97_fpArctanXTest_replace_multlo_0_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_denArg22_uid97_fpArctanXTest_replace_split_low_0_to_denArg22_uid97_fpArctanXTest_replace_multlo_0_q <= ld_denArg22_uid97_fpArctanXTest_replace_split_low_b_to_reg_denArg22_uid97_fpArctanXTest_replace_split_low_0_to_denArg22_uid97_fpArctanXTest_replace_multlo_0_a_q;
            END IF;
        END IF;
    END PROCESS;


	--denArg22_uid97_fpArctanXTest_replace_multlo(MULT,670)@26
    denArg22_uid97_fpArctanXTest_replace_multlo_pr <= UNSIGNED(denArg22_uid97_fpArctanXTest_replace_multlo_a) * UNSIGNED(denArg22_uid97_fpArctanXTest_replace_multlo_b);
    denArg22_uid97_fpArctanXTest_replace_multlo_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            denArg22_uid97_fpArctanXTest_replace_multlo_a <= (others => '0');
            denArg22_uid97_fpArctanXTest_replace_multlo_b <= (others => '0');
            denArg22_uid97_fpArctanXTest_replace_multlo_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                denArg22_uid97_fpArctanXTest_replace_multlo_a <= reg_denArg22_uid97_fpArctanXTest_replace_split_low_0_to_denArg22_uid97_fpArctanXTest_replace_multlo_0_q;
                denArg22_uid97_fpArctanXTest_replace_multlo_b <= reg_b_uid95_fpArctanXTest_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_1_q;
                denArg22_uid97_fpArctanXTest_replace_multlo_s1 <= STD_LOGIC_VECTOR(denArg22_uid97_fpArctanXTest_replace_multlo_pr);
            END IF;
        END IF;
    END PROCESS;
    denArg22_uid97_fpArctanXTest_replace_multlo: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            denArg22_uid97_fpArctanXTest_replace_multlo_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                denArg22_uid97_fpArctanXTest_replace_multlo_q <= denArg22_uid97_fpArctanXTest_replace_multlo_s1;
            END IF;
        END IF;
    END PROCESS;

	--denArg22_uid97_fpArctanXTest_replace_split_high(BITSELECT,667)@24
    denArg22_uid97_fpArctanXTest_replace_split_high_in <= oFracU_uid89_uid89_fpArctanXTest_q;
    denArg22_uid97_fpArctanXTest_replace_split_high_b <= denArg22_uid97_fpArctanXTest_replace_split_high_in(52 downto 26);

	--reg_denArg22_uid97_fpArctanXTest_replace_split_high_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_0(REG,770)@24
    reg_denArg22_uid97_fpArctanXTest_replace_split_high_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_denArg22_uid97_fpArctanXTest_replace_split_high_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_denArg22_uid97_fpArctanXTest_replace_split_high_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_0_q <= denArg22_uid97_fpArctanXTest_replace_split_high_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_denArg22_uid97_fpArctanXTest_replace_split_high_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_0_q_to_denArg22_uid97_fpArctanXTest_replace_multhi_a(DELAY,1557)@25
    ld_reg_denArg22_uid97_fpArctanXTest_replace_split_high_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_0_q_to_denArg22_uid97_fpArctanXTest_replace_multhi_a : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_denArg22_uid97_fpArctanXTest_replace_split_high_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_0_q, xout => ld_reg_denArg22_uid97_fpArctanXTest_replace_split_high_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_0_q_to_denArg22_uid97_fpArctanXTest_replace_multhi_a_q, ena => en(0), clk => clk, aclr => areset );

	--denArg22_uid97_fpArctanXTest_replace_multhi(MULT,669)@26
    denArg22_uid97_fpArctanXTest_replace_multhi_pr <= UNSIGNED(denArg22_uid97_fpArctanXTest_replace_multhi_a) * UNSIGNED(denArg22_uid97_fpArctanXTest_replace_multhi_b);
    denArg22_uid97_fpArctanXTest_replace_multhi_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            denArg22_uid97_fpArctanXTest_replace_multhi_a <= (others => '0');
            denArg22_uid97_fpArctanXTest_replace_multhi_b <= (others => '0');
            denArg22_uid97_fpArctanXTest_replace_multhi_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                denArg22_uid97_fpArctanXTest_replace_multhi_a <= ld_reg_denArg22_uid97_fpArctanXTest_replace_split_high_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_0_q_to_denArg22_uid97_fpArctanXTest_replace_multhi_a_q;
                denArg22_uid97_fpArctanXTest_replace_multhi_b <= reg_b_uid95_fpArctanXTest_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_1_q;
                denArg22_uid97_fpArctanXTest_replace_multhi_s1 <= STD_LOGIC_VECTOR(denArg22_uid97_fpArctanXTest_replace_multhi_pr);
            END IF;
        END IF;
    END PROCESS;
    denArg22_uid97_fpArctanXTest_replace_multhi: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            denArg22_uid97_fpArctanXTest_replace_multhi_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                denArg22_uid97_fpArctanXTest_replace_multhi_q <= denArg22_uid97_fpArctanXTest_replace_multhi_s1;
            END IF;
        END IF;
    END PROCESS;

	--denArg22_uid97_fpArctanXTest_replace_shiftup(BITSHIFT,671)@29
    denArg22_uid97_fpArctanXTest_replace_shiftup_q_int <= denArg22_uid97_fpArctanXTest_replace_multhi_q & "00000000000000000000000000";
    denArg22_uid97_fpArctanXTest_replace_shiftup_q <= denArg22_uid97_fpArctanXTest_replace_shiftup_q_int(61 downto 0);

	--denArg22_uid97_fpArctanXTest_replace_add(ADD,672)@29
    denArg22_uid97_fpArctanXTest_replace_add_a <= denArg22_uid97_fpArctanXTest_replace_shiftup_q;
    denArg22_uid97_fpArctanXTest_replace_add_b <= STD_LOGIC_VECTOR("000000000000000000000000000" & denArg22_uid97_fpArctanXTest_replace_multlo_q);
            denArg22_uid97_fpArctanXTest_replace_add_o <= STD_LOGIC_VECTOR(UNSIGNED(denArg22_uid97_fpArctanXTest_replace_add_a) + UNSIGNED(denArg22_uid97_fpArctanXTest_replace_add_b));
    denArg22_uid97_fpArctanXTest_replace_add_q <= denArg22_uid97_fpArctanXTest_replace_add_o(61 downto 0);


	--X61dto12_uid296_denArg22FxpExt_uid98_fpArctanXTest(BITSELECT,295)@29
    X61dto12_uid296_denArg22FxpExt_uid98_fpArctanXTest_in <= denArg22_uid97_fpArctanXTest_replace_add_q;
    X61dto12_uid296_denArg22FxpExt_uid98_fpArctanXTest_b <= X61dto12_uid296_denArg22FxpExt_uid98_fpArctanXTest_in(61 downto 12);

	--rightShiftStage0Idx3_uid298_denArg22FxpExt_uid98_fpArctanXTest(BITJOIN,297)@29
    rightShiftStage0Idx3_uid298_denArg22FxpExt_uid98_fpArctanXTest_q <= rightShiftStage0Idx3Pad12_uid273_a_uid92_fpArctanXTest_q & X61dto12_uid296_denArg22FxpExt_uid98_fpArctanXTest_b;

	--reg_rightShiftStage0Idx3_uid298_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_5(REG,778)@29
    reg_rightShiftStage0Idx3_uid298_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0Idx3_uid298_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_5_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0Idx3_uid298_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_5_q <= rightShiftStage0Idx3_uid298_denArg22FxpExt_uid98_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--X61dto8_uid293_denArg22FxpExt_uid98_fpArctanXTest(BITSELECT,292)@29
    X61dto8_uid293_denArg22FxpExt_uid98_fpArctanXTest_in <= denArg22_uid97_fpArctanXTest_replace_add_q;
    X61dto8_uid293_denArg22FxpExt_uid98_fpArctanXTest_b <= X61dto8_uid293_denArg22FxpExt_uid98_fpArctanXTest_in(61 downto 8);

	--rightShiftStage0Idx2_uid295_denArg22FxpExt_uid98_fpArctanXTest(BITJOIN,294)@29
    rightShiftStage0Idx2_uid295_denArg22FxpExt_uid98_fpArctanXTest_q <= rightShiftStage0Idx2Pad8_uid270_a_uid92_fpArctanXTest_q & X61dto8_uid293_denArg22FxpExt_uid98_fpArctanXTest_b;

	--reg_rightShiftStage0Idx2_uid295_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_4(REG,777)@29
    reg_rightShiftStage0Idx2_uid295_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0Idx2_uid295_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_4_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0Idx2_uid295_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_4_q <= rightShiftStage0Idx2_uid295_denArg22FxpExt_uid98_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--X61dto4_uid290_denArg22FxpExt_uid98_fpArctanXTest(BITSELECT,289)@29
    X61dto4_uid290_denArg22FxpExt_uid98_fpArctanXTest_in <= denArg22_uid97_fpArctanXTest_replace_add_q;
    X61dto4_uid290_denArg22FxpExt_uid98_fpArctanXTest_b <= X61dto4_uid290_denArg22FxpExt_uid98_fpArctanXTest_in(61 downto 4);

	--rightShiftStage0Idx1_uid292_denArg22FxpExt_uid98_fpArctanXTest(BITJOIN,291)@29
    rightShiftStage0Idx1_uid292_denArg22FxpExt_uid98_fpArctanXTest_q <= rightShiftStage0Idx1Pad4_uid267_a_uid92_fpArctanXTest_q & X61dto4_uid290_denArg22FxpExt_uid98_fpArctanXTest_b;

	--reg_rightShiftStage0Idx1_uid292_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_3(REG,776)@29
    reg_rightShiftStage0Idx1_uid292_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0Idx1_uid292_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_3_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0Idx1_uid292_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_3_q <= rightShiftStage0Idx1_uid292_denArg22FxpExt_uid98_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_denArg22_uid97_fpArctanXTest_replace_add_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_2(REG,775)@29
    reg_denArg22_uid97_fpArctanXTest_replace_add_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_denArg22_uid97_fpArctanXTest_replace_add_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_2_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_denArg22_uid97_fpArctanXTest_replace_add_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_2_q <= denArg22_uid97_fpArctanXTest_replace_add_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_b_to_reg_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_1_a(DELAY,1697)@23
    ld_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_b_to_reg_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_1_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 6 )
    PORT MAP ( xin => rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_b, xout => ld_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_b_to_reg_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_1(REG,774)@29
    reg_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_1_q <= ld_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_b_to_reg_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest(MUX,299)@30
    rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_s <= reg_rightShiftStageSel3Dto2_uid275_a_uid92_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_1_q;
    rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest: PROCESS (rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_s, en, reg_denArg22_uid97_fpArctanXTest_replace_add_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_2_q, reg_rightShiftStage0Idx1_uid292_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_3_q, reg_rightShiftStage0Idx2_uid295_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_4_q, reg_rightShiftStage0Idx3_uid298_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_5_q)
    BEGIN
            CASE rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_s IS
                  WHEN "00" => rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_q <= reg_denArg22_uid97_fpArctanXTest_replace_add_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_2_q;
                  WHEN "01" => rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_q <= reg_rightShiftStage0Idx1_uid292_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_3_q;
                  WHEN "10" => rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_q <= reg_rightShiftStage0Idx2_uid295_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_4_q;
                  WHEN "11" => rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_q <= reg_rightShiftStage0Idx3_uid298_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_5_q;
                  WHEN OTHERS => rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage061dto3_uid307_denArg22FxpExt_uid98_fpArctanXTest(BITSELECT,306)@30
    RightShiftStage061dto3_uid307_denArg22FxpExt_uid98_fpArctanXTest_in <= rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_q;
    RightShiftStage061dto3_uid307_denArg22FxpExt_uid98_fpArctanXTest_b <= RightShiftStage061dto3_uid307_denArg22FxpExt_uid98_fpArctanXTest_in(61 downto 3);

	--ld_RightShiftStage061dto3_uid307_denArg22FxpExt_uid98_fpArctanXTest_b_to_rightShiftStage1Idx3_uid309_denArg22FxpExt_uid98_fpArctanXTest_a(DELAY,1204)@30
    ld_RightShiftStage061dto3_uid307_denArg22FxpExt_uid98_fpArctanXTest_b_to_rightShiftStage1Idx3_uid309_denArg22FxpExt_uid98_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 59, depth => 1 )
    PORT MAP ( xin => RightShiftStage061dto3_uid307_denArg22FxpExt_uid98_fpArctanXTest_b, xout => ld_RightShiftStage061dto3_uid307_denArg22FxpExt_uid98_fpArctanXTest_b_to_rightShiftStage1Idx3_uid309_denArg22FxpExt_uid98_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx3_uid309_denArg22FxpExt_uid98_fpArctanXTest(BITJOIN,308)@31
    rightShiftStage1Idx3_uid309_denArg22FxpExt_uid98_fpArctanXTest_q <= rightShiftStage1Idx3Pad3_uid284_a_uid92_fpArctanXTest_q & ld_RightShiftStage061dto3_uid307_denArg22FxpExt_uid98_fpArctanXTest_b_to_rightShiftStage1Idx3_uid309_denArg22FxpExt_uid98_fpArctanXTest_a_q;

	--RightShiftStage061dto2_uid304_denArg22FxpExt_uid98_fpArctanXTest(BITSELECT,303)@30
    RightShiftStage061dto2_uid304_denArg22FxpExt_uid98_fpArctanXTest_in <= rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_q;
    RightShiftStage061dto2_uid304_denArg22FxpExt_uid98_fpArctanXTest_b <= RightShiftStage061dto2_uid304_denArg22FxpExt_uid98_fpArctanXTest_in(61 downto 2);

	--ld_RightShiftStage061dto2_uid304_denArg22FxpExt_uid98_fpArctanXTest_b_to_rightShiftStage1Idx2_uid306_denArg22FxpExt_uid98_fpArctanXTest_a(DELAY,1202)@30
    ld_RightShiftStage061dto2_uid304_denArg22FxpExt_uid98_fpArctanXTest_b_to_rightShiftStage1Idx2_uid306_denArg22FxpExt_uid98_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 60, depth => 1 )
    PORT MAP ( xin => RightShiftStage061dto2_uid304_denArg22FxpExt_uid98_fpArctanXTest_b, xout => ld_RightShiftStage061dto2_uid304_denArg22FxpExt_uid98_fpArctanXTest_b_to_rightShiftStage1Idx2_uid306_denArg22FxpExt_uid98_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx2_uid306_denArg22FxpExt_uid98_fpArctanXTest(BITJOIN,305)@31
    rightShiftStage1Idx2_uid306_denArg22FxpExt_uid98_fpArctanXTest_q <= rightShiftStage1Idx2Pad2_uid281_a_uid92_fpArctanXTest_q & ld_RightShiftStage061dto2_uid304_denArg22FxpExt_uid98_fpArctanXTest_b_to_rightShiftStage1Idx2_uid306_denArg22FxpExt_uid98_fpArctanXTest_a_q;

	--RightShiftStage061dto1_uid301_denArg22FxpExt_uid98_fpArctanXTest(BITSELECT,300)@30
    RightShiftStage061dto1_uid301_denArg22FxpExt_uid98_fpArctanXTest_in <= rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_q;
    RightShiftStage061dto1_uid301_denArg22FxpExt_uid98_fpArctanXTest_b <= RightShiftStage061dto1_uid301_denArg22FxpExt_uid98_fpArctanXTest_in(61 downto 1);

	--ld_RightShiftStage061dto1_uid301_denArg22FxpExt_uid98_fpArctanXTest_b_to_rightShiftStage1Idx1_uid303_denArg22FxpExt_uid98_fpArctanXTest_a(DELAY,1200)@30
    ld_RightShiftStage061dto1_uid301_denArg22FxpExt_uid98_fpArctanXTest_b_to_rightShiftStage1Idx1_uid303_denArg22FxpExt_uid98_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 61, depth => 1 )
    PORT MAP ( xin => RightShiftStage061dto1_uid301_denArg22FxpExt_uid98_fpArctanXTest_b, xout => ld_RightShiftStage061dto1_uid301_denArg22FxpExt_uid98_fpArctanXTest_b_to_rightShiftStage1Idx1_uid303_denArg22FxpExt_uid98_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx1_uid303_denArg22FxpExt_uid98_fpArctanXTest(BITJOIN,302)@31
    rightShiftStage1Idx1_uid303_denArg22FxpExt_uid98_fpArctanXTest_q <= GND_q & ld_RightShiftStage061dto1_uid301_denArg22FxpExt_uid98_fpArctanXTest_b_to_rightShiftStage1Idx1_uid303_denArg22FxpExt_uid98_fpArctanXTest_a_q;

	--reg_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_2(REG,780)@30
    reg_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_2_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_2_q <= rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_b_to_reg_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_1_a(DELAY,1702)@24
    ld_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_b_to_reg_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_1_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 6 )
    PORT MAP ( xin => rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_b, xout => ld_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_b_to_reg_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_1(REG,779)@30
    reg_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_1_q <= ld_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_b_to_reg_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest(MUX,310)@31
    rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_s <= reg_rightShiftStageSel1Dto0_uid286_a_uid92_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_1_q;
    rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest: PROCESS (rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_s, en, reg_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_2_q, rightShiftStage1Idx1_uid303_denArg22FxpExt_uid98_fpArctanXTest_q, rightShiftStage1Idx2_uid306_denArg22FxpExt_uid98_fpArctanXTest_q, rightShiftStage1Idx3_uid309_denArg22FxpExt_uid98_fpArctanXTest_q)
    BEGIN
            CASE rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_s IS
                  WHEN "00" => rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_q <= reg_rightShiftStage0_uid300_denArg22FxpExt_uid98_fpArctanXTest_0_to_rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_2_q;
                  WHEN "01" => rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_q <= rightShiftStage1Idx1_uid303_denArg22FxpExt_uid98_fpArctanXTest_q;
                  WHEN "10" => rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_q <= rightShiftStage1Idx2_uid306_denArg22FxpExt_uid98_fpArctanXTest_q;
                  WHEN "11" => rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_q <= rightShiftStage1Idx3_uid309_denArg22FxpExt_uid98_fpArctanXTest_q;
                  WHEN OTHERS => rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--denArg22Fxp_uid99_fpArctanXTest(BITSELECT,98)@31
    denArg22Fxp_uid99_fpArctanXTest_in <= rightShiftStage1_uid311_denArg22FxpExt_uid98_fpArctanXTest_q;
    denArg22Fxp_uid99_fpArctanXTest_b <= denArg22Fxp_uid99_fpArctanXTest_in(61 downto 10);

	--fracYAddr_uid101_fpArctanXTest(BITSELECT,100)@31
    fracYAddr_uid101_fpArctanXTest_in <= denArg22Fxp_uid99_fpArctanXTest_b;
    fracYAddr_uid101_fpArctanXTest_b <= fracYAddr_uid101_fpArctanXTest_in(51 downto 43);

	--reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC2_uid317_invTab_lutmem_0(REG,781)@31
    reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC2_uid317_invTab_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC2_uid317_invTab_lutmem_0_q <= "000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC2_uid317_invTab_lutmem_0_q <= fracYAddr_uid101_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--memoryC2_uid317_invTab_lutmem(DUALMEM,711)@32
    memoryC2_uid317_invTab_lutmem_ia <= (others => '0');
    memoryC2_uid317_invTab_lutmem_aa <= (others => '0');
    memoryC2_uid317_invTab_lutmem_ab <= reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC2_uid317_invTab_lutmem_0_q;
    memoryC2_uid317_invTab_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 14,
        widthad_a => 9,
        numwords_a => 512,
        width_b => 14,
        widthad_b => 9,
        numwords_b => 512,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan_double_s5_memoryC2_uid317_invTab_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC2_uid317_invTab_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC2_uid317_invTab_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC2_uid317_invTab_lutmem_iq,
        address_a => memoryC2_uid317_invTab_lutmem_aa,
        data_a => memoryC2_uid317_invTab_lutmem_ia
    );
    memoryC2_uid317_invTab_lutmem_reset0 <= areset;
        memoryC2_uid317_invTab_lutmem_q <= memoryC2_uid317_invTab_lutmem_iq(13 downto 0);

	--reg_memoryC2_uid317_invTab_lutmem_0_to_prodXY_uid630_pT1_uid320_invPE_1(REG,783)@34
    reg_memoryC2_uid317_invTab_lutmem_0_to_prodXY_uid630_pT1_uid320_invPE_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC2_uid317_invTab_lutmem_0_to_prodXY_uid630_pT1_uid320_invPE_1_q <= "00000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC2_uid317_invTab_lutmem_0_to_prodXY_uid630_pT1_uid320_invPE_1_q <= memoryC2_uid317_invTab_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--yPE_uid102_fpArctanXTest(BITSELECT,101)@31
    yPE_uid102_fpArctanXTest_in <= denArg22Fxp_uid99_fpArctanXTest_b(42 downto 0);
    yPE_uid102_fpArctanXTest_b <= yPE_uid102_fpArctanXTest_in(42 downto 0);

	--yT1_uid319_invPE(BITSELECT,318)@31
    yT1_uid319_invPE_in <= yPE_uid102_fpArctanXTest_b;
    yT1_uid319_invPE_b <= yT1_uid319_invPE_in(42 downto 29);

	--ld_yT1_uid319_invPE_b_to_reg_yT1_uid319_invPE_0_to_prodXY_uid630_pT1_uid320_invPE_0_a_inputreg(DELAY,2291)
    ld_yT1_uid319_invPE_b_to_reg_yT1_uid319_invPE_0_to_prodXY_uid630_pT1_uid320_invPE_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 14, depth => 1 )
    PORT MAP ( xin => yT1_uid319_invPE_b, xout => ld_yT1_uid319_invPE_b_to_reg_yT1_uid319_invPE_0_to_prodXY_uid630_pT1_uid320_invPE_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yT1_uid319_invPE_b_to_reg_yT1_uid319_invPE_0_to_prodXY_uid630_pT1_uid320_invPE_0_a(DELAY,1705)@31
    ld_yT1_uid319_invPE_b_to_reg_yT1_uid319_invPE_0_to_prodXY_uid630_pT1_uid320_invPE_0_a : dspba_delay
    GENERIC MAP ( width => 14, depth => 2 )
    PORT MAP ( xin => ld_yT1_uid319_invPE_b_to_reg_yT1_uid319_invPE_0_to_prodXY_uid630_pT1_uid320_invPE_0_a_inputreg_q, xout => ld_yT1_uid319_invPE_b_to_reg_yT1_uid319_invPE_0_to_prodXY_uid630_pT1_uid320_invPE_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_yT1_uid319_invPE_0_to_prodXY_uid630_pT1_uid320_invPE_0(REG,782)@34
    reg_yT1_uid319_invPE_0_to_prodXY_uid630_pT1_uid320_invPE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT1_uid319_invPE_0_to_prodXY_uid630_pT1_uid320_invPE_0_q <= "00000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT1_uid319_invPE_0_to_prodXY_uid630_pT1_uid320_invPE_0_q <= ld_yT1_uid319_invPE_b_to_reg_yT1_uid319_invPE_0_to_prodXY_uid630_pT1_uid320_invPE_0_a_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid630_pT1_uid320_invPE(MULT,629)@35
    prodXY_uid630_pT1_uid320_invPE_pr <= signed(resize(UNSIGNED(prodXY_uid630_pT1_uid320_invPE_a),15)) * SIGNED(prodXY_uid630_pT1_uid320_invPE_b);
    prodXY_uid630_pT1_uid320_invPE_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid630_pT1_uid320_invPE_a <= (others => '0');
            prodXY_uid630_pT1_uid320_invPE_b <= (others => '0');
            prodXY_uid630_pT1_uid320_invPE_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid630_pT1_uid320_invPE_a <= reg_yT1_uid319_invPE_0_to_prodXY_uid630_pT1_uid320_invPE_0_q;
                prodXY_uid630_pT1_uid320_invPE_b <= reg_memoryC2_uid317_invTab_lutmem_0_to_prodXY_uid630_pT1_uid320_invPE_1_q;
                prodXY_uid630_pT1_uid320_invPE_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid630_pT1_uid320_invPE_pr,28));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid630_pT1_uid320_invPE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid630_pT1_uid320_invPE_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid630_pT1_uid320_invPE_q <= prodXY_uid630_pT1_uid320_invPE_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid631_pT1_uid320_invPE(BITSELECT,630)@38
    prodXYTruncFR_uid631_pT1_uid320_invPE_in <= prodXY_uid630_pT1_uid320_invPE_q;
    prodXYTruncFR_uid631_pT1_uid320_invPE_b <= prodXYTruncFR_uid631_pT1_uid320_invPE_in(27 downto 13);

	--highBBits_uid322_invPE(BITSELECT,321)@38
    highBBits_uid322_invPE_in <= prodXYTruncFR_uid631_pT1_uid320_invPE_b;
    highBBits_uid322_invPE_b <= highBBits_uid322_invPE_in(14 downto 1);

	--ld_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC1_uid315_invTab_lutmem_0_q_to_memoryC1_uid315_invTab_lutmem_a(DELAY,1618)@32
    ld_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC1_uid315_invTab_lutmem_0_q_to_memoryC1_uid315_invTab_lutmem_a : dspba_delay
    GENERIC MAP ( width => 9, depth => 3 )
    PORT MAP ( xin => reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC2_uid317_invTab_lutmem_0_q, xout => ld_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC1_uid315_invTab_lutmem_0_q_to_memoryC1_uid315_invTab_lutmem_a_q, ena => en(0), clk => clk, aclr => areset );

	--memoryC1_uid315_invTab_lutmem(DUALMEM,710)@35
    memoryC1_uid315_invTab_lutmem_ia <= (others => '0');
    memoryC1_uid315_invTab_lutmem_aa <= (others => '0');
    memoryC1_uid315_invTab_lutmem_ab <= ld_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC1_uid315_invTab_lutmem_0_q_to_memoryC1_uid315_invTab_lutmem_a_q;
    memoryC1_uid315_invTab_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 23,
        widthad_a => 9,
        numwords_a => 512,
        width_b => 23,
        widthad_b => 9,
        numwords_b => 512,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan_double_s5_memoryC1_uid315_invTab_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC1_uid315_invTab_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC1_uid315_invTab_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC1_uid315_invTab_lutmem_iq,
        address_a => memoryC1_uid315_invTab_lutmem_aa,
        data_a => memoryC1_uid315_invTab_lutmem_ia
    );
    memoryC1_uid315_invTab_lutmem_reset0 <= areset;
        memoryC1_uid315_invTab_lutmem_q <= memoryC1_uid315_invTab_lutmem_iq(22 downto 0);

	--reg_memoryC1_uid315_invTab_lutmem_0_to_sumAHighB_uid323_invPE_0(REG,785)@37
    reg_memoryC1_uid315_invTab_lutmem_0_to_sumAHighB_uid323_invPE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC1_uid315_invTab_lutmem_0_to_sumAHighB_uid323_invPE_0_q <= "00000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC1_uid315_invTab_lutmem_0_to_sumAHighB_uid323_invPE_0_q <= memoryC1_uid315_invTab_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid323_invPE(ADD,322)@38
    sumAHighB_uid323_invPE_a <= STD_LOGIC_VECTOR((23 downto 23 => reg_memoryC1_uid315_invTab_lutmem_0_to_sumAHighB_uid323_invPE_0_q(22)) & reg_memoryC1_uid315_invTab_lutmem_0_to_sumAHighB_uid323_invPE_0_q);
    sumAHighB_uid323_invPE_b <= STD_LOGIC_VECTOR((23 downto 14 => highBBits_uid322_invPE_b(13)) & highBBits_uid322_invPE_b);
            sumAHighB_uid323_invPE_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid323_invPE_a) + SIGNED(sumAHighB_uid323_invPE_b));
    sumAHighB_uid323_invPE_q <= sumAHighB_uid323_invPE_o(23 downto 0);


	--lowRangeB_uid321_invPE(BITSELECT,320)@38
    lowRangeB_uid321_invPE_in <= prodXYTruncFR_uid631_pT1_uid320_invPE_b(0 downto 0);
    lowRangeB_uid321_invPE_b <= lowRangeB_uid321_invPE_in(0 downto 0);

	--s1_uid321_uid324_invPE(BITJOIN,323)@38
    s1_uid321_uid324_invPE_q <= sumAHighB_uid323_invPE_q & lowRangeB_uid321_invPE_b;

	--reg_s1_uid321_uid324_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_1(REG,787)@38
    reg_s1_uid321_uid324_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_s1_uid321_uid324_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_1_q <= "0000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_s1_uid321_uid324_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_1_q <= s1_uid321_uid324_invPE_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_nor(LOGICAL,2302)
    ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_nor_b <= ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_sticky_ena_q;
    ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_nor_q <= not (ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_nor_a or ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_nor_b);

	--ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_sticky_ena(REG,2303)
    ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_nor_q = "1") THEN
                ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_sticky_ena_q <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_enaAnd(LOGICAL,2304)
    ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_enaAnd_a <= ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_sticky_ena_q;
    ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_enaAnd_b <= en;
    ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_enaAnd_q <= ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_enaAnd_a and ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_enaAnd_b;

	--yT2_uid325_invPE(BITSELECT,324)@31
    yT2_uid325_invPE_in <= yPE_uid102_fpArctanXTest_b;
    yT2_uid325_invPE_b <= yT2_uid325_invPE_in(42 downto 20);

	--ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_inputreg(DELAY,2292)
    ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 23, depth => 1 )
    PORT MAP ( xin => yT2_uid325_invPE_b, xout => ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem(DUALMEM,2293)
    ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_ia <= ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_inputreg_q;
    ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_aa <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdreg_q;
    ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_ab <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdmux_q;
    ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 23,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 23,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_iq,
        address_a => ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_aa,
        data_a => ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_ia
    );
    ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_reset0 <= areset;
        ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_q <= ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_iq(22 downto 0);

	--reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0(REG,786)@38
    reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_q <= "00000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_q <= ld_yT2_uid325_invPE_b_to_reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid633_pT2_uid326_invPE(MULT,632)@39
    prodXY_uid633_pT2_uid326_invPE_pr <= signed(resize(UNSIGNED(prodXY_uid633_pT2_uid326_invPE_a),24)) * SIGNED(prodXY_uid633_pT2_uid326_invPE_b);
    prodXY_uid633_pT2_uid326_invPE_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid633_pT2_uid326_invPE_a <= (others => '0');
            prodXY_uid633_pT2_uid326_invPE_b <= (others => '0');
            prodXY_uid633_pT2_uid326_invPE_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid633_pT2_uid326_invPE_a <= reg_yT2_uid325_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_0_q;
                prodXY_uid633_pT2_uid326_invPE_b <= reg_s1_uid321_uid324_invPE_0_to_prodXY_uid633_pT2_uid326_invPE_1_q;
                prodXY_uid633_pT2_uid326_invPE_s1 <= STD_LOGIC_VECTOR(resize(prodXY_uid633_pT2_uid326_invPE_pr,48));
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid633_pT2_uid326_invPE: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid633_pT2_uid326_invPE_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid633_pT2_uid326_invPE_q <= prodXY_uid633_pT2_uid326_invPE_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid634_pT2_uid326_invPE(BITSELECT,633)@42
    prodXYTruncFR_uid634_pT2_uid326_invPE_in <= prodXY_uid633_pT2_uid326_invPE_q;
    prodXYTruncFR_uid634_pT2_uid326_invPE_b <= prodXYTruncFR_uid634_pT2_uid326_invPE_in(47 downto 22);

	--highBBits_uid328_invPE(BITSELECT,327)@42
    highBBits_uid328_invPE_in <= prodXYTruncFR_uid634_pT2_uid326_invPE_b;
    highBBits_uid328_invPE_b <= highBBits_uid328_invPE_in(25 downto 2);

	--ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_nor(LOGICAL,2315)
    ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_nor_b <= ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_sticky_ena_q;
    ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_nor_q <= not (ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_nor_a or ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_nor_b);

	--ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_sticky_ena(REG,2316)
    ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_nor_q = "1") THEN
                ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_sticky_ena_q <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_enaAnd(LOGICAL,2317)
    ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_enaAnd_a <= ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_sticky_ena_q;
    ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_enaAnd_b <= en;
    ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_enaAnd_q <= ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_enaAnd_a and ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_enaAnd_b;

	--ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_inputreg(DELAY,2305)
    ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 9, depth => 1 )
    PORT MAP ( xin => fracYAddr_uid101_fpArctanXTest_b, xout => ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem(DUALMEM,2306)
    ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_ia <= ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_inputreg_q;
    ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_aa <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdreg_q;
    ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_ab <= ld_yT2_uid239_invPE_b_to_reg_yT2_uid239_invPE_0_to_prodXY_uid627_pT2_uid240_invPE_0_a_replace_rdmux_q;
    ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 9,
        widthad_a => 3,
        numwords_a => 5,
        width_b => 9,
        widthad_b => 3,
        numwords_b => 5,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_iq,
        address_a => ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_aa,
        data_a => ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_ia
    );
    ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_q <= ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_iq(8 downto 0);

	--reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0(REG,788)@38
    reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_q <= "000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_q <= ld_fracYAddr_uid101_fpArctanXTest_b_to_reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--memoryC0_uid313_invTab_lutmem(DUALMEM,709)@39
    memoryC0_uid313_invTab_lutmem_ia <= (others => '0');
    memoryC0_uid313_invTab_lutmem_aa <= (others => '0');
    memoryC0_uid313_invTab_lutmem_ab <= reg_fracYAddr_uid101_fpArctanXTest_0_to_memoryC0_uid313_invTab_lutmem_0_q;
    memoryC0_uid313_invTab_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 33,
        widthad_a => 9,
        numwords_a => 512,
        width_b => 33,
        widthad_b => 9,
        numwords_b => 512,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan_double_s5_memoryC0_uid313_invTab_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => memoryC0_uid313_invTab_lutmem_reset0,
        clock0 => clk,
        address_b => memoryC0_uid313_invTab_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => memoryC0_uid313_invTab_lutmem_iq,
        address_a => memoryC0_uid313_invTab_lutmem_aa,
        data_a => memoryC0_uid313_invTab_lutmem_ia
    );
    memoryC0_uid313_invTab_lutmem_reset0 <= areset;
        memoryC0_uid313_invTab_lutmem_q <= memoryC0_uid313_invTab_lutmem_iq(32 downto 0);

	--reg_memoryC0_uid313_invTab_lutmem_0_to_sumAHighB_uid329_invPE_0(REG,789)@41
    reg_memoryC0_uid313_invTab_lutmem_0_to_sumAHighB_uid329_invPE_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_memoryC0_uid313_invTab_lutmem_0_to_sumAHighB_uid329_invPE_0_q <= "000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_memoryC0_uid313_invTab_lutmem_0_to_sumAHighB_uid329_invPE_0_q <= memoryC0_uid313_invTab_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid329_invPE(ADD,328)@42
    sumAHighB_uid329_invPE_a <= STD_LOGIC_VECTOR((33 downto 33 => reg_memoryC0_uid313_invTab_lutmem_0_to_sumAHighB_uid329_invPE_0_q(32)) & reg_memoryC0_uid313_invTab_lutmem_0_to_sumAHighB_uid329_invPE_0_q);
    sumAHighB_uid329_invPE_b <= STD_LOGIC_VECTOR((33 downto 24 => highBBits_uid328_invPE_b(23)) & highBBits_uid328_invPE_b);
            sumAHighB_uid329_invPE_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid329_invPE_a) + SIGNED(sumAHighB_uid329_invPE_b));
    sumAHighB_uid329_invPE_q <= sumAHighB_uid329_invPE_o(33 downto 0);


	--lowRangeB_uid327_invPE(BITSELECT,326)@42
    lowRangeB_uid327_invPE_in <= prodXYTruncFR_uid634_pT2_uid326_invPE_b(1 downto 0);
    lowRangeB_uid327_invPE_b <= lowRangeB_uid327_invPE_in(1 downto 0);

	--s2_uid327_uid330_invPE(BITJOIN,329)@42
    s2_uid327_uid330_invPE_q <= sumAHighB_uid329_invPE_q & lowRangeB_uid327_invPE_b;

	--invY_uid104_fpArctanXTest(BITSELECT,103)@42
    invY_uid104_fpArctanXTest_in <= s2_uid327_uid330_invPE_q(32 downto 0);
    invY_uid104_fpArctanXTest_b <= invY_uid104_fpArctanXTest_in(32 downto 4);

	--invY27_uid105_fpArctanXTest(BITSELECT,104)@42
    invY27_uid105_fpArctanXTest_in <= invY_uid104_fpArctanXTest_b(27 downto 0);
    invY27_uid105_fpArctanXTest_b <= invY27_uid105_fpArctanXTest_in(27 downto 27);

	--invY26to0_uid106_fpArctanXTest(BITSELECT,105)@42
    invY26to0_uid106_fpArctanXTest_in <= invY_uid104_fpArctanXTest_b(26 downto 0);
    invY26to0_uid106_fpArctanXTest_b <= invY26to0_uid106_fpArctanXTest_in(26 downto 0);

	--invY26to0T27_uid108_fpArctanXTest(LOGICAL,107)@42
    invY26to0T27_uid108_fpArctanXTest_a <= invY26to0_uid106_fpArctanXTest_b;
    invY26to0T27_uid108_fpArctanXTest_b <= STD_LOGIC_VECTOR((26 downto 1 => invY27_uid105_fpArctanXTest_b(0)) & invY27_uid105_fpArctanXTest_b);
    invY26to0T27_uid108_fpArctanXTest_q <= invY26to0T27_uid108_fpArctanXTest_a and invY26to0T27_uid108_fpArctanXTest_b;

	--highBBits_uid112_fpArctanXTest(BITSELECT,111)@42
    highBBits_uid112_fpArctanXTest_in <= invY26to0T27_uid108_fpArctanXTest_q;
    highBBits_uid112_fpArctanXTest_b <= highBBits_uid112_fpArctanXTest_in(26 downto 1);

	--reg_highBBits_uid112_fpArctanXTest_0_to_sumAHighB_uid113_fpArctanXTest_1(REG,794)@42
    reg_highBBits_uid112_fpArctanXTest_0_to_sumAHighB_uid113_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_highBBits_uid112_fpArctanXTest_0_to_sumAHighB_uid113_fpArctanXTest_1_q <= "00000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_highBBits_uid112_fpArctanXTest_0_to_sumAHighB_uid113_fpArctanXTest_1_q <= highBBits_uid112_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--invY27to0T2_uid107_fpArctanXTest(BITSELECT,106)@42
    invY27to0T2_uid107_fpArctanXTest_in <= invY_uid104_fpArctanXTest_b(27 downto 0);
    invY27to0T2_uid107_fpArctanXTest_b <= invY27to0T2_uid107_fpArctanXTest_in(27 downto 0);

	--reg_invY27to0T2_uid107_fpArctanXTest_0_to_sumAHighB_uid113_fpArctanXTest_0(REG,793)@42
    reg_invY27to0T2_uid107_fpArctanXTest_0_to_sumAHighB_uid113_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_invY27to0T2_uid107_fpArctanXTest_0_to_sumAHighB_uid113_fpArctanXTest_0_q <= "0000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_invY27to0T2_uid107_fpArctanXTest_0_to_sumAHighB_uid113_fpArctanXTest_0_q <= invY27to0T2_uid107_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid113_fpArctanXTest(ADD,112)@43
    sumAHighB_uid113_fpArctanXTest_a <= STD_LOGIC_VECTOR("0" & reg_invY27to0T2_uid107_fpArctanXTest_0_to_sumAHighB_uid113_fpArctanXTest_0_q);
    sumAHighB_uid113_fpArctanXTest_b <= STD_LOGIC_VECTOR("000" & reg_highBBits_uid112_fpArctanXTest_0_to_sumAHighB_uid113_fpArctanXTest_1_q);
            sumAHighB_uid113_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sumAHighB_uid113_fpArctanXTest_a) + UNSIGNED(sumAHighB_uid113_fpArctanXTest_b));
    sumAHighB_uid113_fpArctanXTest_q <= sumAHighB_uid113_fpArctanXTest_o(28 downto 0);


	--lowRangeB_uid111_fpArctanXTest(BITSELECT,110)@42
    lowRangeB_uid111_fpArctanXTest_in <= invY26to0T27_uid108_fpArctanXTest_q(0 downto 0);
    lowRangeB_uid111_fpArctanXTest_b <= lowRangeB_uid111_fpArctanXTest_in(0 downto 0);

	--reg_lowRangeB_uid111_fpArctanXTest_0_to_sum1_uid111_uid114_fpArctanXTest_0(REG,795)@42
    reg_lowRangeB_uid111_fpArctanXTest_0_to_sum1_uid111_uid114_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_lowRangeB_uid111_fpArctanXTest_0_to_sum1_uid111_uid114_fpArctanXTest_0_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_lowRangeB_uid111_fpArctanXTest_0_to_sum1_uid111_uid114_fpArctanXTest_0_q <= lowRangeB_uid111_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--sum1_uid111_uid114_fpArctanXTest(BITJOIN,113)@43
    sum1_uid111_uid114_fpArctanXTest_q <= sumAHighB_uid113_fpArctanXTest_q & reg_lowRangeB_uid111_fpArctanXTest_0_to_sum1_uid111_uid114_fpArctanXTest_0_q;

	--ld_sum1_uid111_uid114_fpArctanXTest_q_to_sumHighA_B_uid119_fpArctanXTest_b_inputreg(DELAY,1935)
    ld_sum1_uid111_uid114_fpArctanXTest_q_to_sumHighA_B_uid119_fpArctanXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 30, depth => 1 )
    PORT MAP ( xin => sum1_uid111_uid114_fpArctanXTest_q, xout => ld_sum1_uid111_uid114_fpArctanXTest_q_to_sumHighA_B_uid119_fpArctanXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_sum1_uid111_uid114_fpArctanXTest_q_to_sumHighA_B_uid119_fpArctanXTest_b(DELAY,1008)@43
    ld_sum1_uid111_uid114_fpArctanXTest_q_to_sumHighA_B_uid119_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 30, depth => 2 )
    PORT MAP ( xin => ld_sum1_uid111_uid114_fpArctanXTest_q_to_sumHighA_B_uid119_fpArctanXTest_b_inputreg_q, xout => ld_sum1_uid111_uid114_fpArctanXTest_q_to_sumHighA_B_uid119_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_invY27_uid105_fpArctanXTest_b_to_invY27TinvY27_uid110_fpArctanXTest_a(DELAY,994)@42
    ld_invY27_uid105_fpArctanXTest_b_to_invY27TinvY27_uid110_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => invY27_uid105_fpArctanXTest_b, xout => ld_invY27_uid105_fpArctanXTest_b_to_invY27TinvY27_uid110_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--invY27TinvY27_uid110_fpArctanXTest(BITJOIN,109)@45
    invY27TinvY27_uid110_fpArctanXTest_q <= sCst_uid58_fpArctanXTest_q & ld_invY27_uid105_fpArctanXTest_b_to_invY27TinvY27_uid110_fpArctanXTest_a_q;

	--reg_invY27TinvY27_uid110_fpArctanXTest_0_to_tConc_uid116_fpArctanXTest_1(REG,792)@45
    reg_invY27TinvY27_uid110_fpArctanXTest_0_to_tConc_uid116_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_invY27TinvY27_uid110_fpArctanXTest_0_to_tConc_uid116_fpArctanXTest_1_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_invY27TinvY27_uid110_fpArctanXTest_0_to_tConc_uid116_fpArctanXTest_1_q <= invY27TinvY27_uid110_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_invY26to0_uid106_fpArctanXTest_0_to_squarer27_uid115_fpArctanXTest_0(REG,790)@42
    reg_invY26to0_uid106_fpArctanXTest_0_to_squarer27_uid115_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_invY26to0_uid106_fpArctanXTest_0_to_squarer27_uid115_fpArctanXTest_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_invY26to0_uid106_fpArctanXTest_0_to_squarer27_uid115_fpArctanXTest_0_q <= invY26to0_uid106_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--squarer27_uid115_fpArctanXTest(MULT,114)@43
    squarer27_uid115_fpArctanXTest_pr <= UNSIGNED(squarer27_uid115_fpArctanXTest_a) * UNSIGNED(squarer27_uid115_fpArctanXTest_b);
    squarer27_uid115_fpArctanXTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            squarer27_uid115_fpArctanXTest_a <= (others => '0');
            squarer27_uid115_fpArctanXTest_b <= (others => '0');
            squarer27_uid115_fpArctanXTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                squarer27_uid115_fpArctanXTest_a <= reg_invY26to0_uid106_fpArctanXTest_0_to_squarer27_uid115_fpArctanXTest_0_q;
                squarer27_uid115_fpArctanXTest_b <= reg_invY26to0_uid106_fpArctanXTest_0_to_squarer27_uid115_fpArctanXTest_0_q;
                squarer27_uid115_fpArctanXTest_s1 <= STD_LOGIC_VECTOR(squarer27_uid115_fpArctanXTest_pr);
            END IF;
        END IF;
    END PROCESS;
    squarer27_uid115_fpArctanXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            squarer27_uid115_fpArctanXTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                squarer27_uid115_fpArctanXTest_q <= squarer27_uid115_fpArctanXTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--tConc_uid116_fpArctanXTest(BITJOIN,115)@46
    tConc_uid116_fpArctanXTest_q <= reg_invY27TinvY27_uid110_fpArctanXTest_0_to_tConc_uid116_fpArctanXTest_1_q & squarer27_uid115_fpArctanXTest_q;

	--highABits_uid118_fpArctanXTest(BITSELECT,117)@46
    highABits_uid118_fpArctanXTest_in <= tConc_uid116_fpArctanXTest_q;
    highABits_uid118_fpArctanXTest_b <= highABits_uid118_fpArctanXTest_in(56 downto 28);

	--sumHighA_B_uid119_fpArctanXTest(ADD,118)@46
    sumHighA_B_uid119_fpArctanXTest_a <= STD_LOGIC_VECTOR("00" & highABits_uid118_fpArctanXTest_b);
    sumHighA_B_uid119_fpArctanXTest_b <= STD_LOGIC_VECTOR("0" & ld_sum1_uid111_uid114_fpArctanXTest_q_to_sumHighA_B_uid119_fpArctanXTest_b_q);
            sumHighA_B_uid119_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sumHighA_B_uid119_fpArctanXTest_a) + UNSIGNED(sumHighA_B_uid119_fpArctanXTest_b));
    sumHighA_B_uid119_fpArctanXTest_q <= sumHighA_B_uid119_fpArctanXTest_o(30 downto 0);


	--lowRangeA_uid117_fpArctanXTest(BITSELECT,116)@46
    lowRangeA_uid117_fpArctanXTest_in <= tConc_uid116_fpArctanXTest_q(27 downto 0);
    lowRangeA_uid117_fpArctanXTest_b <= lowRangeA_uid117_fpArctanXTest_in(27 downto 0);

	--invYSqrFull_uid117_uid120_fpArctanXTest(BITJOIN,119)@46
    invYSqrFull_uid117_uid120_fpArctanXTest_q <= sumHighA_B_uid119_fpArctanXTest_q & lowRangeA_uid117_fpArctanXTest_b;

	--invYSqr_uid121_fpArctanXTest(BITSELECT,120)@46
    invYSqr_uid121_fpArctanXTest_in <= invYSqrFull_uid117_uid120_fpArctanXTest_q(57 downto 0);
    invYSqr_uid121_fpArctanXTest_b <= invYSqr_uid121_fpArctanXTest_in(57 downto 0);

	--sSM1W_uid345_yTInvYSqr_uid123_fpArctanXTest(BITSELECT,344)@46
    sSM1W_uid345_yTInvYSqr_uid123_fpArctanXTest_in <= invYSqr_uid121_fpArctanXTest_b(3 downto 0);
    sSM1W_uid345_yTInvYSqr_uid123_fpArctanXTest_b <= sSM1W_uid345_yTInvYSqr_uid123_fpArctanXTest_in(3 downto 0);

	--reg_sSM1W_uid345_yTInvYSqr_uid123_fpArctanXTest_0_to_sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_1(REG,805)@46
    reg_sSM1W_uid345_yTInvYSqr_uid123_fpArctanXTest_0_to_sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM1W_uid345_yTInvYSqr_uid123_fpArctanXTest_0_to_sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_1_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM1W_uid345_yTInvYSqr_uid123_fpArctanXTest_0_to_sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_1_q <= sSM1W_uid345_yTInvYSqr_uid123_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_nor(LOGICAL,1946)
    ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_nor_b <= ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_sticky_ena_q;
    ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_nor_q <= not (ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_nor_a or ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_nor_b);

	--ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_sticky_ena(REG,1947)
    ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_nor_q = "1") THEN
                ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_sticky_ena_q <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_enaAnd(LOGICAL,1948)
    ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_enaAnd_a <= ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_sticky_ena_q;
    ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_enaAnd_b <= en;
    ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_enaAnd_q <= ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_enaAnd_a and ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_enaAnd_b;

	--ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_inputreg(DELAY,1936)
    ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => denArg22Fxp_uid99_fpArctanXTest_b, xout => ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem(DUALMEM,1937)
    ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_ia <= ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_inputreg_q;
    ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_aa <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdreg_q;
    ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_ab <= ld_fracX_uid7_fpArctanXTest_b_to_lOAdded_uid71_fpArctanXTest_a_replace_rdmux_q;
    ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 4,
        numwords_a => 13,
        width_b => 52,
        widthad_b => 4,
        numwords_b => 13,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_iq,
        address_a => ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_aa,
        data_a => ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_ia
    );
    ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_reset0 <= areset;
        ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_q <= ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_iq(51 downto 0);

	--lOAdded_uid122_fpArctanXTest(BITJOIN,121)@46
    lOAdded_uid122_fpArctanXTest_q <= VCC_q & ld_denArg22Fxp_uid99_fpArctanXTest_b_to_lOAdded_uid122_fpArctanXTest_a_replace_mem_q;

	--sSM1H_uid344_yTInvYSqr_uid123_fpArctanXTest(BITSELECT,343)@46
    sSM1H_uid344_yTInvYSqr_uid123_fpArctanXTest_in <= lOAdded_uid122_fpArctanXTest_q;
    sSM1H_uid344_yTInvYSqr_uid123_fpArctanXTest_b <= sSM1H_uid344_yTInvYSqr_uid123_fpArctanXTest_in(52 downto 47);

	--reg_sSM1H_uid344_yTInvYSqr_uid123_fpArctanXTest_0_to_sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_0(REG,804)@46
    reg_sSM1H_uid344_yTInvYSqr_uid123_fpArctanXTest_0_to_sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM1H_uid344_yTInvYSqr_uid123_fpArctanXTest_0_to_sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_0_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM1H_uid344_yTInvYSqr_uid123_fpArctanXTest_0_to_sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_0_q <= sSM1H_uid344_yTInvYSqr_uid123_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--sm1_uid346_yTInvYSqr_uid123_fpArctanXTest(MULT,345)@47
    sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_pr <= UNSIGNED(sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_a) * UNSIGNED(sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_b);
    sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_a <= (others => '0');
            sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_b <= (others => '0');
            sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_a <= reg_sSM1H_uid344_yTInvYSqr_uid123_fpArctanXTest_0_to_sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_0_q;
                sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_b <= reg_sSM1W_uid345_yTInvYSqr_uid123_fpArctanXTest_0_to_sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_1_q;
                sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_s1 <= STD_LOGIC_VECTOR(sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_pr);
            END IF;
        END IF;
    END PROCESS;
    sm1_uid346_yTInvYSqr_uid123_fpArctanXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_q <= sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_q_to_pad_sm1_uid346_uid348_yTInvYSqr_uid123_fpArctanXTest_b(DELAY,1242)@50
    ld_sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_q_to_pad_sm1_uid346_uid348_yTInvYSqr_uid123_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 10, depth => 1 )
    PORT MAP ( xin => sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_q, xout => ld_sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_q_to_pad_sm1_uid346_uid348_yTInvYSqr_uid123_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--pad_sm1_uid346_uid348_yTInvYSqr_uid123_fpArctanXTest(BITJOIN,347)@51
    pad_sm1_uid346_uid348_yTInvYSqr_uid123_fpArctanXTest_q <= ld_sm1_uid346_yTInvYSqr_uid123_fpArctanXTest_q_to_pad_sm1_uid346_uid348_yTInvYSqr_uid123_fpArctanXTest_b_q & STD_LOGIC_VECTOR((16 downto 1 => GND_q(0)) & GND_q);

	--add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitExpansion_for_c(BITJOIN,731)@51
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitExpansion_for_c_q <= add0_uid261_yTInvYSqr_uid72_fpArctanXTest_UpperBits_for_c_q & pad_sm1_uid346_uid348_yTInvYSqr_uid123_fpArctanXTest_q;

	--add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_c(BITSELECT,735)@51
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_c_in <= add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitExpansion_for_c_q;
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_c_b <= add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_c_in(76 downto 0);
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_c_c <= add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_c_in(81 downto 77);

	--xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest(BITSELECT,331)@46
    xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_in <= invYSqr_uid121_fpArctanXTest_b;
    xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_b <= xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_in(57 downto 31);

	--reg_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_9(REG,803)@46
    reg_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_9_q <= xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--yBottomBits_uid336_yTInvYSqr_uid123_fpArctanXTest(BITSELECT,335)@46
    yBottomBits_uid336_yTInvYSqr_uid123_fpArctanXTest_in <= lOAdded_uid122_fpArctanXTest_q(25 downto 0);
    yBottomBits_uid336_yTInvYSqr_uid123_fpArctanXTest_b <= yBottomBits_uid336_yTInvYSqr_uid123_fpArctanXTest_in(25 downto 0);

	--pad_yBottomBits_uid336_uid337_yTInvYSqr_uid123_fpArctanXTest(BITJOIN,336)@46
    pad_yBottomBits_uid336_uid337_yTInvYSqr_uid123_fpArctanXTest_q <= yBottomBits_uid336_yTInvYSqr_uid123_fpArctanXTest_b & GND_q;

	--reg_pad_yBottomBits_uid336_uid337_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_7(REG,802)@46
    reg_pad_yBottomBits_uid336_uid337_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid336_uid337_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_7_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid336_uid337_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_7_q <= pad_yBottomBits_uid336_uid337_yTInvYSqr_uid123_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest(BITSELECT,334)@46
    xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest_in <= invYSqr_uid121_fpArctanXTest_b(30 downto 0);
    xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest_b <= xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest_in(30 downto 4);

	--reg_xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_6(REG,801)@46
    reg_xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_6_q <= xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_6_q_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_g(DELAY,1621)@47
    ld_reg_xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_6_q_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_g : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => reg_xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_6_q, xout => ld_reg_xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_6_q_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_g_q, ena => en(0), clk => clk, aclr => areset );

	--ld_lOAdded_uid122_fpArctanXTest_q_to_yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_a(DELAY,1225)@46
    ld_lOAdded_uid122_fpArctanXTest_q_to_yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => lOAdded_uid122_fpArctanXTest_q, xout => ld_lOAdded_uid122_fpArctanXTest_q_to_yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest(BITSELECT,332)@47
    yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_in <= ld_lOAdded_uid122_fpArctanXTest_q_to_yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_a_q;
    yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_b <= yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_in(52 downto 26);

	--reg_yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_1(REG,799)@47
    reg_yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_1_q <= yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma(CHAINMULTADD,712)@48
    multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_p(0) <= multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_a(0) * multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_c(0);
    multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_p(1) <= multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_a(1) * multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_c(1);
    multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_w(0) <= RESIZE(multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_p(0),55);
    multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_w(1) <= RESIZE(multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_p(1),55);
    multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_x(0) <= multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_w(0);
    multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_x(1) <= multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_w(1);
    multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_y(0) <= multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_s(1) + multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_x(0);
    multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_y(1) <= multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_x(1);
    multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_a(0) <= RESIZE(UNSIGNED(reg_yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_1_q),27);
            multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_yBottomBits_uid336_uid337_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_7_q),27);
            multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_c(0) <= RESIZE(UNSIGNED(ld_reg_xBottom27Bits_uid335_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_6_q_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_g_q),27);
            multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_c(1) <= RESIZE(UNSIGNED(reg_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_0_to_multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_s(0) <= multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_y(0);
                multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_s(1) <= multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_q, clk => clk, aclr => areset);

	--add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitExpansion_for_b(BITJOIN,729)@51
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitExpansion_for_b_q <= atanArg2_uid128_fpArctanXTest_zero_36_q & multSumOfTwo27_uid337_yTInvYSqr_uid123_fpArctanXTest_cma_q;

	--add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_b(BITSELECT,734)@51
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_b_in <= add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitExpansion_for_b_q;
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_b_b <= add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_b_in(76 downto 0);
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_b_c <= add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_b_in(81 downto 77);

	--ld_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_b_to_reg_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_0_a(DELAY,1721)@46
    ld_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_b_to_reg_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_0_a : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_b, xout => ld_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_b_to_reg_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_0(REG,798)@47
    reg_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_0_q <= ld_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_b_to_reg_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_0_a_q;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid334_yTInvYSqr_uid123_fpArctanXTest(MULT,333)@48
    topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_pr <= UNSIGNED(topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_a) * UNSIGNED(topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_b);
    topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_a <= (others => '0');
            topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_b <= (others => '0');
            topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_a <= reg_xTop27Bits_uid332_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_0_q;
                topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_b <= reg_yTop27Bits_uid333_yTInvYSqr_uid123_fpArctanXTest_0_to_topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_1_q;
                topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_s1 <= STD_LOGIC_VECTOR(topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_pr);
            END IF;
        END IF;
    END PROCESS;
    topProd_uid334_yTInvYSqr_uid123_fpArctanXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_q <= topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--sSM0W_uid341_yTInvYSqr_uid123_fpArctanXTest(BITSELECT,340)@46
    sSM0W_uid341_yTInvYSqr_uid123_fpArctanXTest_in <= invYSqr_uid121_fpArctanXTest_b(30 downto 0);
    sSM0W_uid341_yTInvYSqr_uid123_fpArctanXTest_b <= sSM0W_uid341_yTInvYSqr_uid123_fpArctanXTest_in(30 downto 25);

	--reg_sSM0W_uid341_yTInvYSqr_uid123_fpArctanXTest_0_to_sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_1(REG,797)@46
    reg_sSM0W_uid341_yTInvYSqr_uid123_fpArctanXTest_0_to_sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid341_yTInvYSqr_uid123_fpArctanXTest_0_to_sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_1_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0W_uid341_yTInvYSqr_uid123_fpArctanXTest_0_to_sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_1_q <= sSM0W_uid341_yTInvYSqr_uid123_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--sSM0H_uid340_yTInvYSqr_uid123_fpArctanXTest(BITSELECT,339)@46
    sSM0H_uid340_yTInvYSqr_uid123_fpArctanXTest_in <= lOAdded_uid122_fpArctanXTest_q(25 downto 0);
    sSM0H_uid340_yTInvYSqr_uid123_fpArctanXTest_b <= sSM0H_uid340_yTInvYSqr_uid123_fpArctanXTest_in(25 downto 20);

	--reg_sSM0H_uid340_yTInvYSqr_uid123_fpArctanXTest_0_to_sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_0(REG,796)@46
    reg_sSM0H_uid340_yTInvYSqr_uid123_fpArctanXTest_0_to_sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid340_yTInvYSqr_uid123_fpArctanXTest_0_to_sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_0_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0H_uid340_yTInvYSqr_uid123_fpArctanXTest_0_to_sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_0_q <= sSM0H_uid340_yTInvYSqr_uid123_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid342_yTInvYSqr_uid123_fpArctanXTest(MULT,341)@47
    sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_pr <= UNSIGNED(sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_a) * UNSIGNED(sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_b);
    sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_a <= (others => '0');
            sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_b <= (others => '0');
            sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_a <= reg_sSM0H_uid340_yTInvYSqr_uid123_fpArctanXTest_0_to_sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_0_q;
                sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_b <= reg_sSM0W_uid341_yTInvYSqr_uid123_fpArctanXTest_0_to_sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_1_q;
                sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_s1 <= STD_LOGIC_VECTOR(sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid342_yTInvYSqr_uid123_fpArctanXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_q <= sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_q_to_TtopProdConcSoftProd_uid343_yTInvYSqr_uid123_fpArctanXTest_a(DELAY,1235)@50
    ld_sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_q_to_TtopProdConcSoftProd_uid343_yTInvYSqr_uid123_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 12, depth => 1 )
    PORT MAP ( xin => sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_q, xout => ld_sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_q_to_TtopProdConcSoftProd_uid343_yTInvYSqr_uid123_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--TtopProdConcSoftProd_uid343_yTInvYSqr_uid123_fpArctanXTest(BITJOIN,342)@51
    TtopProdConcSoftProd_uid343_yTInvYSqr_uid123_fpArctanXTest_q <= topProd_uid334_yTInvYSqr_uid123_fpArctanXTest_q & ld_sm0_uid342_yTInvYSqr_uid123_fpArctanXTest_q_to_TtopProdConcSoftProd_uid343_yTInvYSqr_uid123_fpArctanXTest_a_q;

	--pad_topProdConcSoftProd_uid344_uid347_yTInvYSqr_uid123_fpArctanXTest(BITJOIN,346)@51
    pad_topProdConcSoftProd_uid344_uid347_yTInvYSqr_uid123_fpArctanXTest_q <= TtopProdConcSoftProd_uid343_yTInvYSqr_uid123_fpArctanXTest_q & STD_LOGIC_VECTOR((14 downto 1 => GND_q(0)) & GND_q);

	--add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitExpansion_for_a(BITJOIN,727)@51
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitExpansion_for_a_q <= GND_q & pad_topProdConcSoftProd_uid344_uid347_yTInvYSqr_uid123_fpArctanXTest_q;

	--add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_a(BITSELECT,733)@51
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_a_in <= add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitExpansion_for_a_q;
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_a_b <= add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_a_in(76 downto 0);
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_a_c <= add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_a_in(81 downto 77);

	--add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2(ADDSUB3,736)@51
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_a <= STD_LOGIC_VECTOR("00" & add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_a_b);
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_b <= STD_LOGIC_VECTOR("00" & add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_b_b);
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_c <= STD_LOGIC_VECTOR("00" & add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_c_b);
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_a) + UNSIGNED(add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_b) + UNSIGNED(add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_c));
            END IF;
        END IF;
    END PROCESS;
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_cout <= add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_o(78 downto 77);
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_q <= add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_o(76 downto 0);


	--ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_c_c_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_c(DELAY,1658)@51
    ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_c_c_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_c : dspba_delay
    GENERIC MAP ( width => 5, depth => 1 )
    PORT MAP ( xin => add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_c_c, xout => ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_c_c_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_c_q, ena => en(0), clk => clk, aclr => areset );

	--ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_b_c_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_b(DELAY,1657)@51
    ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_b_c_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_b : dspba_delay
    GENERIC MAP ( width => 5, depth => 1 )
    PORT MAP ( xin => add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_b_c, xout => ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_b_c_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_b_q, ena => en(0), clk => clk, aclr => areset );

	--ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_a_c_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_a(DELAY,1656)@51
    ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_a_c_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_a : dspba_delay
    GENERIC MAP ( width => 5, depth => 1 )
    PORT MAP ( xin => add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_a_c, xout => ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_a_c_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2(ADDSUB3,737)@52
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_cin <= add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_cout;
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_a <= STD_LOGIC_VECTOR("00" & ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_a_c_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_a_q) & '1' & add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_cin(1);
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_b <= STD_LOGIC_VECTOR("00" & ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_b_c_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_b_q) & add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_cin(1) & '1';
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_c <= STD_LOGIC_VECTOR("00" & ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitSelect_for_c_c_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_c_q) & add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_cin(1 downto 0);
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_o <= STD_LOGIC_VECTOR(UNSIGNED(add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_a) + UNSIGNED(add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_b) + UNSIGNED(add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_c));
            END IF;
        END IF;
    END PROCESS;
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_q <= add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_o(6 downto 2);


	--ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_q_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitJoin_for_q_a(DELAY,1660)@52
    ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_q_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitJoin_for_q_a : dspba_delay
    GENERIC MAP ( width => 77, depth => 1 )
    PORT MAP ( xin => add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_q, xout => ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_q_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitJoin_for_q_a_q, ena => en(0), clk => clk, aclr => areset );

	--add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitJoin_for_q(BITJOIN,738)@53
    add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitJoin_for_q_q <= add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p2_of_2_q & ld_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_p1_of_2_q_to_add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitJoin_for_q_a_q;

	--R_uid350_yTInvYSqr_uid123_fpArctanXTest(BITSELECT,349)@53
    R_uid350_yTInvYSqr_uid123_fpArctanXTest_in <= add0_uid347_yTInvYSqr_uid123_fpArctanXTest_BitJoin_for_q_q(80 downto 0);
    R_uid350_yTInvYSqr_uid123_fpArctanXTest_b <= R_uid350_yTInvYSqr_uid123_fpArctanXTest_in(80 downto 23);

	--ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_nor(LOGICAL,1959)
    ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_nor_b <= ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_sticky_ena_q;
    ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_nor_q <= not (ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_nor_a or ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_nor_b);

	--ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_sticky_ena(REG,1960)
    ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_nor_q = "1") THEN
                ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_sticky_ena_q <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_enaAnd(LOGICAL,1961)
    ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_enaAnd_a <= ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_sticky_ena_q;
    ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_enaAnd_b <= en;
    ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_enaAnd_q <= ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_enaAnd_a and ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_enaAnd_b;

	--ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_inputreg(DELAY,1949)
    ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 29, depth => 1 )
    PORT MAP ( xin => invY_uid104_fpArctanXTest_b, xout => ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem(DUALMEM,1950)
    ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_ia <= ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_inputreg_q;
    ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_aa <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdreg_q;
    ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_ab <= ld_invY_uid53_fpArctanXTest_b_to_invYT2RndBit_uid73_uid74_fpArctanXTest_c_replace_rdmux_q;
    ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 29,
        widthad_a => 4,
        numwords_a => 9,
        width_b => 29,
        widthad_b => 4,
        numwords_b => 9,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_iq,
        address_a => ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_aa,
        data_a => ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_ia
    );
    ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_reset0 <= areset;
        ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_q <= ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_iq(28 downto 0);

	--invYT2RndBit_uid124_uid125_fpArctanXTest(BITJOIN,124)@53
    invYT2RndBit_uid124_uid125_fpArctanXTest_q <= ld_invY_uid104_fpArctanXTest_b_to_invYT2RndBit_uid124_uid125_fpArctanXTest_c_replace_mem_q & zeroPaddingInAddition_uid73_fpArctanXTest_q & VCC_q;

	--invYDPSub_uid126_fpArctanXTest(SUB,125)@53
    invYDPSub_uid126_fpArctanXTest_a <= STD_LOGIC_VECTOR("0" & invYT2RndBit_uid124_uid125_fpArctanXTest_q);
    invYDPSub_uid126_fpArctanXTest_b <= STD_LOGIC_VECTOR("0" & R_uid350_yTInvYSqr_uid123_fpArctanXTest_b);
            invYDPSub_uid126_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(invYDPSub_uid126_fpArctanXTest_a) - UNSIGNED(invYDPSub_uid126_fpArctanXTest_b));
    invYDPSub_uid126_fpArctanXTest_q <= invYDPSub_uid126_fpArctanXTest_o(58 downto 0);


	--invYDP_uid127_fpArctanXTest(BITSELECT,126)@53
    invYDP_uid127_fpArctanXTest_in <= invYDPSub_uid126_fpArctanXTest_q(56 downto 0);
    invYDP_uid127_fpArctanXTest_b <= invYDP_uid127_fpArctanXTest_in(56 downto 4);

	--atanArg2_uid128_fpArctanXTest_b_1(BITSELECT,676)@53
    atanArg2_uid128_fpArctanXTest_b_1_in <= STD_LOGIC_VECTOR("0" & invYDP_uid127_fpArctanXTest_b);
    atanArg2_uid128_fpArctanXTest_b_1_b <= atanArg2_uid128_fpArctanXTest_b_1_in(53 downto 27);

	--reg_atanArg2_uid128_fpArctanXTest_b_1_0_to_atanArg2_uid128_fpArctanXTest_a1_b1_1(REG,811)@53
    reg_atanArg2_uid128_fpArctanXTest_b_1_0_to_atanArg2_uid128_fpArctanXTest_a1_b1_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_atanArg2_uid128_fpArctanXTest_b_1_0_to_atanArg2_uid128_fpArctanXTest_a1_b1_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_atanArg2_uid128_fpArctanXTest_b_1_0_to_atanArg2_uid128_fpArctanXTest_a1_b1_1_q <= atanArg2_uid128_fpArctanXTest_b_1_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_nor(LOGICAL,1932)
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_nor_b <= ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_sticky_ena_q;
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_nor_q <= not (ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_nor_a or ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_nor_b);

	--ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_mem_top(CONSTANT,1928)
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_mem_top_q <= "011001";

	--ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_cmp(LOGICAL,1929)
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_cmp_a <= ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_mem_top_q;
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_q);
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_cmp_q <= "1" when ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_cmp_a = ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_cmp_b else "0";

	--ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_cmpReg(REG,1930)
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_cmpReg_q <= ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_sticky_ena(REG,1933)
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_nor_q = "1") THEN
                ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_sticky_ena_q <= ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_enaAnd(LOGICAL,1934)
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_enaAnd_a <= ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_sticky_ena_q;
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_enaAnd_b <= en;
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_enaAnd_q <= ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_enaAnd_a and ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_enaAnd_b;

	--ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_inputreg(DELAY,1924)
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 62, depth => 1 )
    PORT MAP ( xin => rightShiftStage1_uid287_a_uid92_fpArctanXTest_q, xout => ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_wrreg(REG,1927)
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_wrreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_wrreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_wrreg_q <= ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt(COUNTER,1926)
    -- every=1, low=0, high=25, step=1, init=1
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_i = 24 THEN
                      ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_eq = '1') THEN
                        ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_i <= ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_i - 25;
                    ELSE
                        ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_i <= ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_i,5));


	--ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem(DUALMEM,1925)
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_ia <= ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_inputreg_q;
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_aa <= ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_wrreg_q;
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_ab <= ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_rdcnt_q;
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 62,
        widthad_a => 5,
        numwords_a => 26,
        width_b => 62,
        widthad_b => 5,
        numwords_b => 26,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_iq,
        address_a => ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_aa,
        data_a => ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_ia
    );
    ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_reset0 <= areset;
        ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_q <= ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_iq(61 downto 0);

	--c_uid96_fpArctanXTest(BITSELECT,95)@53
    c_uid96_fpArctanXTest_in <= ld_rightShiftStage1_uid287_a_uid92_fpArctanXTest_q_to_c_uid96_fpArctanXTest_a_replace_mem_q(52 downto 0);
    c_uid96_fpArctanXTest_b <= c_uid96_fpArctanXTest_in(52 downto 0);

	--atanArg2_uid128_fpArctanXTest_a_1(BITSELECT,674)@53
    atanArg2_uid128_fpArctanXTest_a_1_in <= STD_LOGIC_VECTOR("0" & c_uid96_fpArctanXTest_b);
    atanArg2_uid128_fpArctanXTest_a_1_b <= atanArg2_uid128_fpArctanXTest_a_1_in(53 downto 27);

	--reg_atanArg2_uid128_fpArctanXTest_a_1_0_to_atanArg2_uid128_fpArctanXTest_a1_b0_0(REG,808)@53
    reg_atanArg2_uid128_fpArctanXTest_a_1_0_to_atanArg2_uid128_fpArctanXTest_a1_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_atanArg2_uid128_fpArctanXTest_a_1_0_to_atanArg2_uid128_fpArctanXTest_a1_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_atanArg2_uid128_fpArctanXTest_a_1_0_to_atanArg2_uid128_fpArctanXTest_a1_b0_0_q <= atanArg2_uid128_fpArctanXTest_a_1_b;
            END IF;
        END IF;
    END PROCESS;


	--atanArg2_uid128_fpArctanXTest_a1_b1(MULT,680)@54
    atanArg2_uid128_fpArctanXTest_a1_b1_pr <= UNSIGNED(atanArg2_uid128_fpArctanXTest_a1_b1_a) * UNSIGNED(atanArg2_uid128_fpArctanXTest_a1_b1_b);
    atanArg2_uid128_fpArctanXTest_a1_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            atanArg2_uid128_fpArctanXTest_a1_b1_a <= (others => '0');
            atanArg2_uid128_fpArctanXTest_a1_b1_b <= (others => '0');
            atanArg2_uid128_fpArctanXTest_a1_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                atanArg2_uid128_fpArctanXTest_a1_b1_a <= reg_atanArg2_uid128_fpArctanXTest_a_1_0_to_atanArg2_uid128_fpArctanXTest_a1_b0_0_q;
                atanArg2_uid128_fpArctanXTest_a1_b1_b <= reg_atanArg2_uid128_fpArctanXTest_b_1_0_to_atanArg2_uid128_fpArctanXTest_a1_b1_1_q;
                atanArg2_uid128_fpArctanXTest_a1_b1_s1 <= STD_LOGIC_VECTOR(atanArg2_uid128_fpArctanXTest_a1_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    atanArg2_uid128_fpArctanXTest_a1_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            atanArg2_uid128_fpArctanXTest_a1_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                atanArg2_uid128_fpArctanXTest_a1_b1_q <= atanArg2_uid128_fpArctanXTest_a1_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--atanArg2_uid128_fpArctanXTest_LSB_a1_b1(BITSELECT,687)@57
    atanArg2_uid128_fpArctanXTest_LSB_a1_b1_in <= atanArg2_uid128_fpArctanXTest_a1_b1_q(26 downto 0);
    atanArg2_uid128_fpArctanXTest_LSB_a1_b1_b <= atanArg2_uid128_fpArctanXTest_LSB_a1_b1_in(26 downto 0);

	--atanArg2_uid128_fpArctanXTest_a_0(BITSELECT,673)@53
    atanArg2_uid128_fpArctanXTest_a_0_in <= c_uid96_fpArctanXTest_b(26 downto 0);
    atanArg2_uid128_fpArctanXTest_a_0_b <= atanArg2_uid128_fpArctanXTest_a_0_in(26 downto 0);

	--reg_atanArg2_uid128_fpArctanXTest_a_0_0_to_atanArg2_uid128_fpArctanXTest_a0_b0_0(REG,806)@53
    reg_atanArg2_uid128_fpArctanXTest_a_0_0_to_atanArg2_uid128_fpArctanXTest_a0_b0_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_atanArg2_uid128_fpArctanXTest_a_0_0_to_atanArg2_uid128_fpArctanXTest_a0_b0_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_atanArg2_uid128_fpArctanXTest_a_0_0_to_atanArg2_uid128_fpArctanXTest_a0_b0_0_q <= atanArg2_uid128_fpArctanXTest_a_0_b;
            END IF;
        END IF;
    END PROCESS;


	--atanArg2_uid128_fpArctanXTest_a0_b1(MULT,679)@54
    atanArg2_uid128_fpArctanXTest_a0_b1_pr <= UNSIGNED(atanArg2_uid128_fpArctanXTest_a0_b1_a) * UNSIGNED(atanArg2_uid128_fpArctanXTest_a0_b1_b);
    atanArg2_uid128_fpArctanXTest_a0_b1_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            atanArg2_uid128_fpArctanXTest_a0_b1_a <= (others => '0');
            atanArg2_uid128_fpArctanXTest_a0_b1_b <= (others => '0');
            atanArg2_uid128_fpArctanXTest_a0_b1_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                atanArg2_uid128_fpArctanXTest_a0_b1_a <= reg_atanArg2_uid128_fpArctanXTest_a_0_0_to_atanArg2_uid128_fpArctanXTest_a0_b0_0_q;
                atanArg2_uid128_fpArctanXTest_a0_b1_b <= reg_atanArg2_uid128_fpArctanXTest_b_1_0_to_atanArg2_uid128_fpArctanXTest_a1_b1_1_q;
                atanArg2_uid128_fpArctanXTest_a0_b1_s1 <= STD_LOGIC_VECTOR(atanArg2_uid128_fpArctanXTest_a0_b1_pr);
            END IF;
        END IF;
    END PROCESS;
    atanArg2_uid128_fpArctanXTest_a0_b1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            atanArg2_uid128_fpArctanXTest_a0_b1_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                atanArg2_uid128_fpArctanXTest_a0_b1_q <= atanArg2_uid128_fpArctanXTest_a0_b1_s1;
            END IF;
        END IF;
    END PROCESS;

	--atanArg2_uid128_fpArctanXTest_LSB_a0_b1(BITSELECT,685)@57
    atanArg2_uid128_fpArctanXTest_LSB_a0_b1_in <= atanArg2_uid128_fpArctanXTest_a0_b1_q(26 downto 0);
    atanArg2_uid128_fpArctanXTest_LSB_a0_b1_b <= atanArg2_uid128_fpArctanXTest_LSB_a0_b1_in(26 downto 0);

	--atanArg2_uid128_fpArctanXTest_zero_36(CONSTANT,690)
    atanArg2_uid128_fpArctanXTest_zero_36_q <= "000000000000000000000000000";

	--atanArg2_uid128_fpArctanXTest_joined_BJ_2(BITJOIN,694)@57
    atanArg2_uid128_fpArctanXTest_joined_BJ_2_q <= atanArg2_uid128_fpArctanXTest_zero_36_q & atanArg2_uid128_fpArctanXTest_LSB_a1_b1_b & atanArg2_uid128_fpArctanXTest_LSB_a0_b1_b & atanArg2_uid128_fpArctanXTest_zero_36_q;

	--atanArg2_uid128_fpArctanXTest_MSB_a0_b1(BITSELECT,686)@57
    atanArg2_uid128_fpArctanXTest_MSB_a0_b1_in <= atanArg2_uid128_fpArctanXTest_a0_b1_q;
    atanArg2_uid128_fpArctanXTest_MSB_a0_b1_b <= atanArg2_uid128_fpArctanXTest_MSB_a0_b1_in(53 downto 27);

	--atanArg2_uid128_fpArctanXTest_b_0(BITSELECT,675)@53
    atanArg2_uid128_fpArctanXTest_b_0_in <= invYDP_uid127_fpArctanXTest_b(26 downto 0);
    atanArg2_uid128_fpArctanXTest_b_0_b <= atanArg2_uid128_fpArctanXTest_b_0_in(26 downto 0);

	--reg_atanArg2_uid128_fpArctanXTest_b_0_0_to_atanArg2_uid128_fpArctanXTest_a0_b0_1(REG,807)@53
    reg_atanArg2_uid128_fpArctanXTest_b_0_0_to_atanArg2_uid128_fpArctanXTest_a0_b0_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_atanArg2_uid128_fpArctanXTest_b_0_0_to_atanArg2_uid128_fpArctanXTest_a0_b0_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_atanArg2_uid128_fpArctanXTest_b_0_0_to_atanArg2_uid128_fpArctanXTest_a0_b0_1_q <= atanArg2_uid128_fpArctanXTest_b_0_b;
            END IF;
        END IF;
    END PROCESS;


	--atanArg2_uid128_fpArctanXTest_a1_b0(MULT,678)@54
    atanArg2_uid128_fpArctanXTest_a1_b0_pr <= UNSIGNED(atanArg2_uid128_fpArctanXTest_a1_b0_a) * UNSIGNED(atanArg2_uid128_fpArctanXTest_a1_b0_b);
    atanArg2_uid128_fpArctanXTest_a1_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            atanArg2_uid128_fpArctanXTest_a1_b0_a <= (others => '0');
            atanArg2_uid128_fpArctanXTest_a1_b0_b <= (others => '0');
            atanArg2_uid128_fpArctanXTest_a1_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                atanArg2_uid128_fpArctanXTest_a1_b0_a <= reg_atanArg2_uid128_fpArctanXTest_a_1_0_to_atanArg2_uid128_fpArctanXTest_a1_b0_0_q;
                atanArg2_uid128_fpArctanXTest_a1_b0_b <= reg_atanArg2_uid128_fpArctanXTest_b_0_0_to_atanArg2_uid128_fpArctanXTest_a0_b0_1_q;
                atanArg2_uid128_fpArctanXTest_a1_b0_s1 <= STD_LOGIC_VECTOR(atanArg2_uid128_fpArctanXTest_a1_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    atanArg2_uid128_fpArctanXTest_a1_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            atanArg2_uid128_fpArctanXTest_a1_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                atanArg2_uid128_fpArctanXTest_a1_b0_q <= atanArg2_uid128_fpArctanXTest_a1_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--atanArg2_uid128_fpArctanXTest_LSB_a1_b0(BITSELECT,683)@57
    atanArg2_uid128_fpArctanXTest_LSB_a1_b0_in <= atanArg2_uid128_fpArctanXTest_a1_b0_q(26 downto 0);
    atanArg2_uid128_fpArctanXTest_LSB_a1_b0_b <= atanArg2_uid128_fpArctanXTest_LSB_a1_b0_in(26 downto 0);

	--atanArg2_uid128_fpArctanXTest_joined_BJ_1(BITJOIN,693)@57
    atanArg2_uid128_fpArctanXTest_joined_BJ_1_q <= atanArg2_uid128_fpArctanXTest_zero_36_q & atanArg2_uid128_fpArctanXTest_MSB_a0_b1_b & atanArg2_uid128_fpArctanXTest_LSB_a1_b0_b & atanArg2_uid128_fpArctanXTest_zero_36_q;

	--atanArg2_uid128_fpArctanXTest_32COMP0_andBC(LOGICAL,698)@57
    atanArg2_uid128_fpArctanXTest_32COMP0_andBC_a <= atanArg2_uid128_fpArctanXTest_joined_BJ_1_q;
    atanArg2_uid128_fpArctanXTest_32COMP0_andBC_b <= atanArg2_uid128_fpArctanXTest_joined_BJ_2_q;
    atanArg2_uid128_fpArctanXTest_32COMP0_andBC_q <= atanArg2_uid128_fpArctanXTest_32COMP0_andBC_a and atanArg2_uid128_fpArctanXTest_32COMP0_andBC_b;

	--atanArg2_uid128_fpArctanXTest_MSB_a1_b1(BITSELECT,688)@57
    atanArg2_uid128_fpArctanXTest_MSB_a1_b1_in <= atanArg2_uid128_fpArctanXTest_a1_b1_q;
    atanArg2_uid128_fpArctanXTest_MSB_a1_b1_b <= atanArg2_uid128_fpArctanXTest_MSB_a1_b1_in(53 downto 27);

	--atanArg2_uid128_fpArctanXTest_MSB_a1_b0(BITSELECT,684)@57
    atanArg2_uid128_fpArctanXTest_MSB_a1_b0_in <= atanArg2_uid128_fpArctanXTest_a1_b0_q;
    atanArg2_uid128_fpArctanXTest_MSB_a1_b0_b <= atanArg2_uid128_fpArctanXTest_MSB_a1_b0_in(53 downto 27);

	--atanArg2_uid128_fpArctanXTest_a0_b0(MULT,677)@54
    atanArg2_uid128_fpArctanXTest_a0_b0_pr <= UNSIGNED(atanArg2_uid128_fpArctanXTest_a0_b0_a) * UNSIGNED(atanArg2_uid128_fpArctanXTest_a0_b0_b);
    atanArg2_uid128_fpArctanXTest_a0_b0_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            atanArg2_uid128_fpArctanXTest_a0_b0_a <= (others => '0');
            atanArg2_uid128_fpArctanXTest_a0_b0_b <= (others => '0');
            atanArg2_uid128_fpArctanXTest_a0_b0_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                atanArg2_uid128_fpArctanXTest_a0_b0_a <= reg_atanArg2_uid128_fpArctanXTest_a_0_0_to_atanArg2_uid128_fpArctanXTest_a0_b0_0_q;
                atanArg2_uid128_fpArctanXTest_a0_b0_b <= reg_atanArg2_uid128_fpArctanXTest_b_0_0_to_atanArg2_uid128_fpArctanXTest_a0_b0_1_q;
                atanArg2_uid128_fpArctanXTest_a0_b0_s1 <= STD_LOGIC_VECTOR(atanArg2_uid128_fpArctanXTest_a0_b0_pr);
            END IF;
        END IF;
    END PROCESS;
    atanArg2_uid128_fpArctanXTest_a0_b0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            atanArg2_uid128_fpArctanXTest_a0_b0_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                atanArg2_uid128_fpArctanXTest_a0_b0_q <= atanArg2_uid128_fpArctanXTest_a0_b0_s1;
            END IF;
        END IF;
    END PROCESS;

	--atanArg2_uid128_fpArctanXTest_MSB_a0_b0(BITSELECT,682)@57
    atanArg2_uid128_fpArctanXTest_MSB_a0_b0_in <= atanArg2_uid128_fpArctanXTest_a0_b0_q;
    atanArg2_uid128_fpArctanXTest_MSB_a0_b0_b <= atanArg2_uid128_fpArctanXTest_MSB_a0_b0_in(53 downto 27);

	--atanArg2_uid128_fpArctanXTest_LSB_a0_b0(BITSELECT,681)@57
    atanArg2_uid128_fpArctanXTest_LSB_a0_b0_in <= atanArg2_uid128_fpArctanXTest_a0_b0_q(26 downto 0);
    atanArg2_uid128_fpArctanXTest_LSB_a0_b0_b <= atanArg2_uid128_fpArctanXTest_LSB_a0_b0_in(26 downto 0);

	--atanArg2_uid128_fpArctanXTest_joined_BJ_0(BITJOIN,692)@57
    atanArg2_uid128_fpArctanXTest_joined_BJ_0_q <= atanArg2_uid128_fpArctanXTest_MSB_a1_b1_b & atanArg2_uid128_fpArctanXTest_MSB_a1_b0_b & atanArg2_uid128_fpArctanXTest_MSB_a0_b0_b & atanArg2_uid128_fpArctanXTest_LSB_a0_b0_b;

	--atanArg2_uid128_fpArctanXTest_32COMP0_andAC(LOGICAL,697)@57
    atanArg2_uid128_fpArctanXTest_32COMP0_andAC_a <= atanArg2_uid128_fpArctanXTest_joined_BJ_0_q;
    atanArg2_uid128_fpArctanXTest_32COMP0_andAC_b <= atanArg2_uid128_fpArctanXTest_joined_BJ_2_q;
    atanArg2_uid128_fpArctanXTest_32COMP0_andAC_q <= atanArg2_uid128_fpArctanXTest_32COMP0_andAC_a and atanArg2_uid128_fpArctanXTest_32COMP0_andAC_b;

	--atanArg2_uid128_fpArctanXTest_32COMP0_andAB(LOGICAL,696)@57
    atanArg2_uid128_fpArctanXTest_32COMP0_andAB_a <= atanArg2_uid128_fpArctanXTest_joined_BJ_0_q;
    atanArg2_uid128_fpArctanXTest_32COMP0_andAB_b <= atanArg2_uid128_fpArctanXTest_joined_BJ_1_q;
    atanArg2_uid128_fpArctanXTest_32COMP0_andAB_q <= atanArg2_uid128_fpArctanXTest_32COMP0_andAB_a and atanArg2_uid128_fpArctanXTest_32COMP0_andAB_b;

	--atanArg2_uid128_fpArctanXTest_32COMP0_orOne(LOGICAL,699)@57
    atanArg2_uid128_fpArctanXTest_32COMP0_orOne_a <= atanArg2_uid128_fpArctanXTest_32COMP0_andAB_q;
    atanArg2_uid128_fpArctanXTest_32COMP0_orOne_b <= atanArg2_uid128_fpArctanXTest_32COMP0_andAC_q;
    atanArg2_uid128_fpArctanXTest_32COMP0_orOne_c <= atanArg2_uid128_fpArctanXTest_32COMP0_andBC_q;
    atanArg2_uid128_fpArctanXTest_32COMP0_orOne_q <= atanArg2_uid128_fpArctanXTest_32COMP0_orOne_a or atanArg2_uid128_fpArctanXTest_32COMP0_orOne_b or atanArg2_uid128_fpArctanXTest_32COMP0_orOne_c;

	--atanArg2_uid128_fpArctanXTest_comp_0_out1_lsb_BS(BITSELECT,700)@57
    atanArg2_uid128_fpArctanXTest_comp_0_out1_lsb_BS_in <= atanArg2_uid128_fpArctanXTest_32COMP0_orOne_q(106 downto 0);
    atanArg2_uid128_fpArctanXTest_comp_0_out1_lsb_BS_b <= atanArg2_uid128_fpArctanXTest_comp_0_out1_lsb_BS_in(106 downto 0);

	--ld_atanArg2_uid128_fpArctanXTest_comp_0_out1_lsb_BS_b_to_atanArg2_uid128_fpArctanXTest_comp_0_out1_BJ_b(DELAY,1605)@57
    ld_atanArg2_uid128_fpArctanXTest_comp_0_out1_lsb_BS_b_to_atanArg2_uid128_fpArctanXTest_comp_0_out1_BJ_b : dspba_delay
    GENERIC MAP ( width => 107, depth => 1 )
    PORT MAP ( xin => atanArg2_uid128_fpArctanXTest_comp_0_out1_lsb_BS_b, xout => ld_atanArg2_uid128_fpArctanXTest_comp_0_out1_lsb_BS_b_to_atanArg2_uid128_fpArctanXTest_comp_0_out1_BJ_b_q, ena => en(0), clk => clk, aclr => areset );

	--atanArg2_uid128_fpArctanXTest_comp_0_out1_BJ(BITJOIN,701)@58
    atanArg2_uid128_fpArctanXTest_comp_0_out1_BJ_q <= ld_atanArg2_uid128_fpArctanXTest_comp_0_out1_lsb_BS_b_to_atanArg2_uid128_fpArctanXTest_comp_0_out1_BJ_b_q & GND_q;

	--atanArg2_uid128_fpArctanXTest_32COMP0_xorOne(LOGICAL,695)@57
    atanArg2_uid128_fpArctanXTest_32COMP0_xorOne_a <= atanArg2_uid128_fpArctanXTest_joined_BJ_0_q;
    atanArg2_uid128_fpArctanXTest_32COMP0_xorOne_b <= atanArg2_uid128_fpArctanXTest_joined_BJ_1_q;
    atanArg2_uid128_fpArctanXTest_32COMP0_xorOne_c <= atanArg2_uid128_fpArctanXTest_joined_BJ_2_q;
    atanArg2_uid128_fpArctanXTest_32COMP0_xorOne_q_i <= atanArg2_uid128_fpArctanXTest_32COMP0_xorOne_a xor atanArg2_uid128_fpArctanXTest_32COMP0_xorOne_b xor atanArg2_uid128_fpArctanXTest_32COMP0_xorOne_c;
    atanArg2_uid128_fpArctanXTest_32COMP0_xorOne_delay : dspba_delay
    GENERIC MAP (width => 108, depth => 1)
    PORT MAP (xout => atanArg2_uid128_fpArctanXTest_32COMP0_xorOne_q, xin => atanArg2_uid128_fpArctanXTest_32COMP0_xorOne_q_i, clk => clk, ena => en(0), aclr => areset);

	--atanArg2_uid128_fpArctanXTest_ADD(ADD,702)@58
    atanArg2_uid128_fpArctanXTest_ADD_a <= STD_LOGIC_VECTOR("0" & atanArg2_uid128_fpArctanXTest_32COMP0_xorOne_q);
    atanArg2_uid128_fpArctanXTest_ADD_b <= STD_LOGIC_VECTOR("0" & atanArg2_uid128_fpArctanXTest_comp_0_out1_BJ_q);
            atanArg2_uid128_fpArctanXTest_ADD_o <= STD_LOGIC_VECTOR(UNSIGNED(atanArg2_uid128_fpArctanXTest_ADD_a) + UNSIGNED(atanArg2_uid128_fpArctanXTest_ADD_b));
    atanArg2_uid128_fpArctanXTest_ADD_q <= atanArg2_uid128_fpArctanXTest_ADD_o(108 downto 0);


	--rVStage_uid352_atanArg2_uid129_fpArctanXTest(BITSELECT,351)@58
    rVStage_uid352_atanArg2_uid129_fpArctanXTest_in <= atanArg2_uid128_fpArctanXTest_ADD_q(105 downto 0);
    rVStage_uid352_atanArg2_uid129_fpArctanXTest_b <= rVStage_uid352_atanArg2_uid129_fpArctanXTest_in(105 downto 42);

	--reg_rVStage_uid352_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid353_atanArg2_uid129_fpArctanXTest_1(REG,814)@58
    reg_rVStage_uid352_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid353_atanArg2_uid129_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid352_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid353_atanArg2_uid129_fpArctanXTest_1_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid352_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid353_atanArg2_uid129_fpArctanXTest_1_q <= rVStage_uid352_atanArg2_uid129_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid353_atanArg2_uid129_fpArctanXTest(LOGICAL,352)@59
    vCount_uid353_atanArg2_uid129_fpArctanXTest_a <= reg_rVStage_uid352_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid353_atanArg2_uid129_fpArctanXTest_1_q;
    vCount_uid353_atanArg2_uid129_fpArctanXTest_b <= zs_uid351_atanArg2_uid129_fpArctanXTest_q;
    vCount_uid353_atanArg2_uid129_fpArctanXTest_q <= "1" when vCount_uid353_atanArg2_uid129_fpArctanXTest_a = vCount_uid353_atanArg2_uid129_fpArctanXTest_b else "0";

	--ld_vCount_uid353_atanArg2_uid129_fpArctanXTest_q_to_reg_vCount_uid353_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_6_a(DELAY,1751)@59
    ld_vCount_uid353_atanArg2_uid129_fpArctanXTest_q_to_reg_vCount_uid353_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_6_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 3 )
    PORT MAP ( xin => vCount_uid353_atanArg2_uid129_fpArctanXTest_q, xout => ld_vCount_uid353_atanArg2_uid129_fpArctanXTest_q_to_reg_vCount_uid353_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_6_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_vCount_uid353_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_6(REG,828)@62
    reg_vCount_uid353_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid353_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_6_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid353_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_6_q <= ld_vCount_uid353_atanArg2_uid129_fpArctanXTest_q_to_reg_vCount_uid353_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_6_a_q;
            END IF;
        END IF;
    END PROCESS;


	--vStage_uid355_atanArg2_uid129_fpArctanXTest(BITSELECT,354)@58
    vStage_uid355_atanArg2_uid129_fpArctanXTest_in <= atanArg2_uid128_fpArctanXTest_ADD_q(41 downto 0);
    vStage_uid355_atanArg2_uid129_fpArctanXTest_b <= vStage_uid355_atanArg2_uid129_fpArctanXTest_in(41 downto 0);

	--ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_cStage_uid356_atanArg2_uid129_fpArctanXTest_b(DELAY,1247)@58
    ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_cStage_uid356_atanArg2_uid129_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 42, depth => 1 )
    PORT MAP ( xin => vStage_uid355_atanArg2_uid129_fpArctanXTest_b, xout => ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_cStage_uid356_atanArg2_uid129_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--mO_uid354_atanArg2_uid129_fpArctanXTest(CONSTANT,353)
    mO_uid354_atanArg2_uid129_fpArctanXTest_q <= "1111111111111111111111";

	--cStage_uid356_atanArg2_uid129_fpArctanXTest(BITJOIN,355)@59
    cStage_uid356_atanArg2_uid129_fpArctanXTest_q <= ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_cStage_uid356_atanArg2_uid129_fpArctanXTest_b_q & mO_uid354_atanArg2_uid129_fpArctanXTest_q;

	--ld_rVStage_uid352_atanArg2_uid129_fpArctanXTest_b_to_vStagei_uid358_atanArg2_uid129_fpArctanXTest_c(DELAY,1249)@58
    ld_rVStage_uid352_atanArg2_uid129_fpArctanXTest_b_to_vStagei_uid358_atanArg2_uid129_fpArctanXTest_c : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => rVStage_uid352_atanArg2_uid129_fpArctanXTest_b, xout => ld_rVStage_uid352_atanArg2_uid129_fpArctanXTest_b_to_vStagei_uid358_atanArg2_uid129_fpArctanXTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--vStagei_uid358_atanArg2_uid129_fpArctanXTest(MUX,357)@59
    vStagei_uid358_atanArg2_uid129_fpArctanXTest_s <= vCount_uid353_atanArg2_uid129_fpArctanXTest_q;
    vStagei_uid358_atanArg2_uid129_fpArctanXTest: PROCESS (vStagei_uid358_atanArg2_uid129_fpArctanXTest_s, en, ld_rVStage_uid352_atanArg2_uid129_fpArctanXTest_b_to_vStagei_uid358_atanArg2_uid129_fpArctanXTest_c_q, cStage_uid356_atanArg2_uid129_fpArctanXTest_q)
    BEGIN
            CASE vStagei_uid358_atanArg2_uid129_fpArctanXTest_s IS
                  WHEN "0" => vStagei_uid358_atanArg2_uid129_fpArctanXTest_q <= ld_rVStage_uid352_atanArg2_uid129_fpArctanXTest_b_to_vStagei_uid358_atanArg2_uid129_fpArctanXTest_c_q;
                  WHEN "1" => vStagei_uid358_atanArg2_uid129_fpArctanXTest_q <= cStage_uid356_atanArg2_uid129_fpArctanXTest_q;
                  WHEN OTHERS => vStagei_uid358_atanArg2_uid129_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid360_atanArg2_uid129_fpArctanXTest(BITSELECT,359)@59
    rVStage_uid360_atanArg2_uid129_fpArctanXTest_in <= vStagei_uid358_atanArg2_uid129_fpArctanXTest_q;
    rVStage_uid360_atanArg2_uid129_fpArctanXTest_b <= rVStage_uid360_atanArg2_uid129_fpArctanXTest_in(63 downto 32);

	--reg_rVStage_uid360_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid361_atanArg2_uid129_fpArctanXTest_1(REG,815)@59
    reg_rVStage_uid360_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid361_atanArg2_uid129_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid360_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid361_atanArg2_uid129_fpArctanXTest_1_q <= "00000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid360_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid361_atanArg2_uid129_fpArctanXTest_1_q <= rVStage_uid360_atanArg2_uid129_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid361_atanArg2_uid129_fpArctanXTest(LOGICAL,360)@60
    vCount_uid361_atanArg2_uid129_fpArctanXTest_a <= reg_rVStage_uid360_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid361_atanArg2_uid129_fpArctanXTest_1_q;
    vCount_uid361_atanArg2_uid129_fpArctanXTest_b <= zs_uid359_atanArg2_uid129_fpArctanXTest_q;
    vCount_uid361_atanArg2_uid129_fpArctanXTest_q <= "1" when vCount_uid361_atanArg2_uid129_fpArctanXTest_a = vCount_uid361_atanArg2_uid129_fpArctanXTest_b else "0";

	--reg_vCount_uid361_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_5(REG,827)@60
    reg_vCount_uid361_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid361_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_5_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid361_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_5_q <= vCount_uid361_atanArg2_uid129_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_vCount_uid361_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_5_q_to_r_uid392_atanArg2_uid129_fpArctanXTest_f(DELAY,1288)@61
    ld_reg_vCount_uid361_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_5_q_to_r_uid392_atanArg2_uid129_fpArctanXTest_f : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => reg_vCount_uid361_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_5_q, xout => ld_reg_vCount_uid361_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_5_q_to_r_uid392_atanArg2_uid129_fpArctanXTest_f_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid362_atanArg2_uid129_fpArctanXTest(BITSELECT,361)@59
    vStage_uid362_atanArg2_uid129_fpArctanXTest_in <= vStagei_uid358_atanArg2_uid129_fpArctanXTest_q(31 downto 0);
    vStage_uid362_atanArg2_uid129_fpArctanXTest_b <= vStage_uid362_atanArg2_uid129_fpArctanXTest_in(31 downto 0);

	--reg_vStage_uid362_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid364_atanArg2_uid129_fpArctanXTest_3(REG,817)@59
    reg_vStage_uid362_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid364_atanArg2_uid129_fpArctanXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStage_uid362_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid364_atanArg2_uid129_fpArctanXTest_3_q <= "00000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStage_uid362_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid364_atanArg2_uid129_fpArctanXTest_3_q <= vStage_uid362_atanArg2_uid129_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid364_atanArg2_uid129_fpArctanXTest(MUX,363)@60
    vStagei_uid364_atanArg2_uid129_fpArctanXTest_s <= vCount_uid361_atanArg2_uid129_fpArctanXTest_q;
    vStagei_uid364_atanArg2_uid129_fpArctanXTest: PROCESS (vStagei_uid364_atanArg2_uid129_fpArctanXTest_s, en, reg_rVStage_uid360_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid361_atanArg2_uid129_fpArctanXTest_1_q, reg_vStage_uid362_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid364_atanArg2_uid129_fpArctanXTest_3_q)
    BEGIN
            CASE vStagei_uid364_atanArg2_uid129_fpArctanXTest_s IS
                  WHEN "0" => vStagei_uid364_atanArg2_uid129_fpArctanXTest_q <= reg_rVStage_uid360_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid361_atanArg2_uid129_fpArctanXTest_1_q;
                  WHEN "1" => vStagei_uid364_atanArg2_uid129_fpArctanXTest_q <= reg_vStage_uid362_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid364_atanArg2_uid129_fpArctanXTest_3_q;
                  WHEN OTHERS => vStagei_uid364_atanArg2_uid129_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid366_atanArg2_uid129_fpArctanXTest(BITSELECT,365)@60
    rVStage_uid366_atanArg2_uid129_fpArctanXTest_in <= vStagei_uid364_atanArg2_uid129_fpArctanXTest_q;
    rVStage_uid366_atanArg2_uid129_fpArctanXTest_b <= rVStage_uid366_atanArg2_uid129_fpArctanXTest_in(31 downto 16);

	--reg_rVStage_uid366_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid367_atanArg2_uid129_fpArctanXTest_1(REG,818)@60
    reg_rVStage_uid366_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid367_atanArg2_uid129_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid366_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid367_atanArg2_uid129_fpArctanXTest_1_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid366_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid367_atanArg2_uid129_fpArctanXTest_1_q <= rVStage_uid366_atanArg2_uid129_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid367_atanArg2_uid129_fpArctanXTest(LOGICAL,366)@61
    vCount_uid367_atanArg2_uid129_fpArctanXTest_a <= reg_rVStage_uid366_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid367_atanArg2_uid129_fpArctanXTest_1_q;
    vCount_uid367_atanArg2_uid129_fpArctanXTest_b <= zs_uid365_atanArg2_uid129_fpArctanXTest_q;
    vCount_uid367_atanArg2_uid129_fpArctanXTest_q <= "1" when vCount_uid367_atanArg2_uid129_fpArctanXTest_a = vCount_uid367_atanArg2_uid129_fpArctanXTest_b else "0";

	--ld_vCount_uid367_atanArg2_uid129_fpArctanXTest_q_to_reg_vCount_uid367_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_4_a(DELAY,1749)@61
    ld_vCount_uid367_atanArg2_uid129_fpArctanXTest_q_to_reg_vCount_uid367_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_4_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid367_atanArg2_uid129_fpArctanXTest_q, xout => ld_vCount_uid367_atanArg2_uid129_fpArctanXTest_q_to_reg_vCount_uid367_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_4_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_vCount_uid367_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_4(REG,826)@62
    reg_vCount_uid367_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid367_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_4_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid367_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_4_q <= ld_vCount_uid367_atanArg2_uid129_fpArctanXTest_q_to_reg_vCount_uid367_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_4_a_q;
            END IF;
        END IF;
    END PROCESS;


	--vStage_uid368_atanArg2_uid129_fpArctanXTest(BITSELECT,367)@60
    vStage_uid368_atanArg2_uid129_fpArctanXTest_in <= vStagei_uid364_atanArg2_uid129_fpArctanXTest_q(15 downto 0);
    vStage_uid368_atanArg2_uid129_fpArctanXTest_b <= vStage_uid368_atanArg2_uid129_fpArctanXTest_in(15 downto 0);

	--reg_vStage_uid368_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid370_atanArg2_uid129_fpArctanXTest_3(REG,820)@60
    reg_vStage_uid368_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid370_atanArg2_uid129_fpArctanXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStage_uid368_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid370_atanArg2_uid129_fpArctanXTest_3_q <= "0000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStage_uid368_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid370_atanArg2_uid129_fpArctanXTest_3_q <= vStage_uid368_atanArg2_uid129_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid370_atanArg2_uid129_fpArctanXTest(MUX,369)@61
    vStagei_uid370_atanArg2_uid129_fpArctanXTest_s <= vCount_uid367_atanArg2_uid129_fpArctanXTest_q;
    vStagei_uid370_atanArg2_uid129_fpArctanXTest: PROCESS (vStagei_uid370_atanArg2_uid129_fpArctanXTest_s, en, reg_rVStage_uid366_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid367_atanArg2_uid129_fpArctanXTest_1_q, reg_vStage_uid368_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid370_atanArg2_uid129_fpArctanXTest_3_q)
    BEGIN
            CASE vStagei_uid370_atanArg2_uid129_fpArctanXTest_s IS
                  WHEN "0" => vStagei_uid370_atanArg2_uid129_fpArctanXTest_q <= reg_rVStage_uid366_atanArg2_uid129_fpArctanXTest_0_to_vCount_uid367_atanArg2_uid129_fpArctanXTest_1_q;
                  WHEN "1" => vStagei_uid370_atanArg2_uid129_fpArctanXTest_q <= reg_vStage_uid368_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid370_atanArg2_uid129_fpArctanXTest_3_q;
                  WHEN OTHERS => vStagei_uid370_atanArg2_uid129_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid372_atanArg2_uid129_fpArctanXTest(BITSELECT,371)@61
    rVStage_uid372_atanArg2_uid129_fpArctanXTest_in <= vStagei_uid370_atanArg2_uid129_fpArctanXTest_q;
    rVStage_uid372_atanArg2_uid129_fpArctanXTest_b <= rVStage_uid372_atanArg2_uid129_fpArctanXTest_in(15 downto 8);

	--vCount_uid373_atanArg2_uid129_fpArctanXTest(LOGICAL,372)@61
    vCount_uid373_atanArg2_uid129_fpArctanXTest_a <= rVStage_uid372_atanArg2_uid129_fpArctanXTest_b;
    vCount_uid373_atanArg2_uid129_fpArctanXTest_b <= rightShiftStage0Idx2Pad8_uid270_a_uid92_fpArctanXTest_q;
    vCount_uid373_atanArg2_uid129_fpArctanXTest_q_i <= "1" when vCount_uid373_atanArg2_uid129_fpArctanXTest_a = vCount_uid373_atanArg2_uid129_fpArctanXTest_b else "0";
    vCount_uid373_atanArg2_uid129_fpArctanXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => vCount_uid373_atanArg2_uid129_fpArctanXTest_q, xin => vCount_uid373_atanArg2_uid129_fpArctanXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_vCount_uid373_atanArg2_uid129_fpArctanXTest_q_to_r_uid392_atanArg2_uid129_fpArctanXTest_d(DELAY,1286)@62
    ld_vCount_uid373_atanArg2_uid129_fpArctanXTest_q_to_r_uid392_atanArg2_uid129_fpArctanXTest_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid373_atanArg2_uid129_fpArctanXTest_q, xout => ld_vCount_uid373_atanArg2_uid129_fpArctanXTest_q_to_r_uid392_atanArg2_uid129_fpArctanXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid374_atanArg2_uid129_fpArctanXTest(BITSELECT,373)@61
    vStage_uid374_atanArg2_uid129_fpArctanXTest_in <= vStagei_uid370_atanArg2_uid129_fpArctanXTest_q(7 downto 0);
    vStage_uid374_atanArg2_uid129_fpArctanXTest_b <= vStage_uid374_atanArg2_uid129_fpArctanXTest_in(7 downto 0);

	--reg_vStage_uid374_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid376_atanArg2_uid129_fpArctanXTest_3(REG,822)@61
    reg_vStage_uid374_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid376_atanArg2_uid129_fpArctanXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStage_uid374_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid376_atanArg2_uid129_fpArctanXTest_3_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStage_uid374_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid376_atanArg2_uid129_fpArctanXTest_3_q <= vStage_uid374_atanArg2_uid129_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--reg_rVStage_uid372_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid376_atanArg2_uid129_fpArctanXTest_2(REG,821)@61
    reg_rVStage_uid372_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid376_atanArg2_uid129_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid372_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid376_atanArg2_uid129_fpArctanXTest_2_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid372_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid376_atanArg2_uid129_fpArctanXTest_2_q <= rVStage_uid372_atanArg2_uid129_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid376_atanArg2_uid129_fpArctanXTest(MUX,375)@62
    vStagei_uid376_atanArg2_uid129_fpArctanXTest_s <= vCount_uid373_atanArg2_uid129_fpArctanXTest_q;
    vStagei_uid376_atanArg2_uid129_fpArctanXTest: PROCESS (vStagei_uid376_atanArg2_uid129_fpArctanXTest_s, en, reg_rVStage_uid372_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid376_atanArg2_uid129_fpArctanXTest_2_q, reg_vStage_uid374_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid376_atanArg2_uid129_fpArctanXTest_3_q)
    BEGIN
            CASE vStagei_uid376_atanArg2_uid129_fpArctanXTest_s IS
                  WHEN "0" => vStagei_uid376_atanArg2_uid129_fpArctanXTest_q <= reg_rVStage_uid372_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid376_atanArg2_uid129_fpArctanXTest_2_q;
                  WHEN "1" => vStagei_uid376_atanArg2_uid129_fpArctanXTest_q <= reg_vStage_uid374_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid376_atanArg2_uid129_fpArctanXTest_3_q;
                  WHEN OTHERS => vStagei_uid376_atanArg2_uid129_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid378_atanArg2_uid129_fpArctanXTest(BITSELECT,377)@62
    rVStage_uid378_atanArg2_uid129_fpArctanXTest_in <= vStagei_uid376_atanArg2_uid129_fpArctanXTest_q;
    rVStage_uid378_atanArg2_uid129_fpArctanXTest_b <= rVStage_uid378_atanArg2_uid129_fpArctanXTest_in(7 downto 4);

	--vCount_uid379_atanArg2_uid129_fpArctanXTest(LOGICAL,378)@62
    vCount_uid379_atanArg2_uid129_fpArctanXTest_a <= rVStage_uid378_atanArg2_uid129_fpArctanXTest_b;
    vCount_uid379_atanArg2_uid129_fpArctanXTest_b <= rightShiftStage0Idx1Pad4_uid267_a_uid92_fpArctanXTest_q;
    vCount_uid379_atanArg2_uid129_fpArctanXTest_q <= "1" when vCount_uid379_atanArg2_uid129_fpArctanXTest_a = vCount_uid379_atanArg2_uid129_fpArctanXTest_b else "0";

	--reg_vCount_uid379_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_2(REG,825)@62
    reg_vCount_uid379_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vCount_uid379_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_2_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vCount_uid379_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_2_q <= vCount_uid379_atanArg2_uid129_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStage_uid380_atanArg2_uid129_fpArctanXTest(BITSELECT,379)@62
    vStage_uid380_atanArg2_uid129_fpArctanXTest_in <= vStagei_uid376_atanArg2_uid129_fpArctanXTest_q(3 downto 0);
    vStage_uid380_atanArg2_uid129_fpArctanXTest_b <= vStage_uid380_atanArg2_uid129_fpArctanXTest_in(3 downto 0);

	--vStagei_uid382_atanArg2_uid129_fpArctanXTest(MUX,381)@62
    vStagei_uid382_atanArg2_uid129_fpArctanXTest_s <= vCount_uid379_atanArg2_uid129_fpArctanXTest_q;
    vStagei_uid382_atanArg2_uid129_fpArctanXTest: PROCESS (vStagei_uid382_atanArg2_uid129_fpArctanXTest_s, en, rVStage_uid378_atanArg2_uid129_fpArctanXTest_b, vStage_uid380_atanArg2_uid129_fpArctanXTest_b)
    BEGIN
            CASE vStagei_uid382_atanArg2_uid129_fpArctanXTest_s IS
                  WHEN "0" => vStagei_uid382_atanArg2_uid129_fpArctanXTest_q <= rVStage_uid378_atanArg2_uid129_fpArctanXTest_b;
                  WHEN "1" => vStagei_uid382_atanArg2_uid129_fpArctanXTest_q <= vStage_uid380_atanArg2_uid129_fpArctanXTest_b;
                  WHEN OTHERS => vStagei_uid382_atanArg2_uid129_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid384_atanArg2_uid129_fpArctanXTest(BITSELECT,383)@62
    rVStage_uid384_atanArg2_uid129_fpArctanXTest_in <= vStagei_uid382_atanArg2_uid129_fpArctanXTest_q;
    rVStage_uid384_atanArg2_uid129_fpArctanXTest_b <= rVStage_uid384_atanArg2_uid129_fpArctanXTest_in(3 downto 2);

	--vCount_uid385_atanArg2_uid129_fpArctanXTest(LOGICAL,384)@62
    vCount_uid385_atanArg2_uid129_fpArctanXTest_a <= rVStage_uid384_atanArg2_uid129_fpArctanXTest_b;
    vCount_uid385_atanArg2_uid129_fpArctanXTest_b <= rightShiftStage1Idx2Pad2_uid281_a_uid92_fpArctanXTest_q;
    vCount_uid385_atanArg2_uid129_fpArctanXTest_q_i <= "1" when vCount_uid385_atanArg2_uid129_fpArctanXTest_a = vCount_uid385_atanArg2_uid129_fpArctanXTest_b else "0";
    vCount_uid385_atanArg2_uid129_fpArctanXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => vCount_uid385_atanArg2_uid129_fpArctanXTest_q, xin => vCount_uid385_atanArg2_uid129_fpArctanXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--vStage_uid386_atanArg2_uid129_fpArctanXTest(BITSELECT,385)@62
    vStage_uid386_atanArg2_uid129_fpArctanXTest_in <= vStagei_uid382_atanArg2_uid129_fpArctanXTest_q(1 downto 0);
    vStage_uid386_atanArg2_uid129_fpArctanXTest_b <= vStage_uid386_atanArg2_uid129_fpArctanXTest_in(1 downto 0);

	--reg_vStage_uid386_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid388_atanArg2_uid129_fpArctanXTest_3(REG,824)@62
    reg_vStage_uid386_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid388_atanArg2_uid129_fpArctanXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStage_uid386_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid388_atanArg2_uid129_fpArctanXTest_3_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStage_uid386_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid388_atanArg2_uid129_fpArctanXTest_3_q <= vStage_uid386_atanArg2_uid129_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--reg_rVStage_uid384_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid388_atanArg2_uid129_fpArctanXTest_2(REG,823)@62
    reg_rVStage_uid384_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid388_atanArg2_uid129_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid384_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid388_atanArg2_uid129_fpArctanXTest_2_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid384_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid388_atanArg2_uid129_fpArctanXTest_2_q <= rVStage_uid384_atanArg2_uid129_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid388_atanArg2_uid129_fpArctanXTest(MUX,387)@63
    vStagei_uid388_atanArg2_uid129_fpArctanXTest_s <= vCount_uid385_atanArg2_uid129_fpArctanXTest_q;
    vStagei_uid388_atanArg2_uid129_fpArctanXTest: PROCESS (vStagei_uid388_atanArg2_uid129_fpArctanXTest_s, en, reg_rVStage_uid384_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid388_atanArg2_uid129_fpArctanXTest_2_q, reg_vStage_uid386_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid388_atanArg2_uid129_fpArctanXTest_3_q)
    BEGIN
            CASE vStagei_uid388_atanArg2_uid129_fpArctanXTest_s IS
                  WHEN "0" => vStagei_uid388_atanArg2_uid129_fpArctanXTest_q <= reg_rVStage_uid384_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid388_atanArg2_uid129_fpArctanXTest_2_q;
                  WHEN "1" => vStagei_uid388_atanArg2_uid129_fpArctanXTest_q <= reg_vStage_uid386_atanArg2_uid129_fpArctanXTest_0_to_vStagei_uid388_atanArg2_uid129_fpArctanXTest_3_q;
                  WHEN OTHERS => vStagei_uid388_atanArg2_uid129_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid390_atanArg2_uid129_fpArctanXTest(BITSELECT,389)@63
    rVStage_uid390_atanArg2_uid129_fpArctanXTest_in <= vStagei_uid388_atanArg2_uid129_fpArctanXTest_q;
    rVStage_uid390_atanArg2_uid129_fpArctanXTest_b <= rVStage_uid390_atanArg2_uid129_fpArctanXTest_in(1 downto 1);

	--vCount_uid391_atanArg2_uid129_fpArctanXTest(LOGICAL,390)@63
    vCount_uid391_atanArg2_uid129_fpArctanXTest_a <= rVStage_uid390_atanArg2_uid129_fpArctanXTest_b;
    vCount_uid391_atanArg2_uid129_fpArctanXTest_b <= GND_q;
    vCount_uid391_atanArg2_uid129_fpArctanXTest_q <= "1" when vCount_uid391_atanArg2_uid129_fpArctanXTest_a = vCount_uid391_atanArg2_uid129_fpArctanXTest_b else "0";

	--r_uid392_atanArg2_uid129_fpArctanXTest(BITJOIN,391)@63
    r_uid392_atanArg2_uid129_fpArctanXTest_q <= reg_vCount_uid353_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_6_q & ld_reg_vCount_uid361_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_5_q_to_r_uid392_atanArg2_uid129_fpArctanXTest_f_q & reg_vCount_uid367_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_4_q & ld_vCount_uid373_atanArg2_uid129_fpArctanXTest_q_to_r_uid392_atanArg2_uid129_fpArctanXTest_d_q & reg_vCount_uid379_atanArg2_uid129_fpArctanXTest_0_to_r_uid392_atanArg2_uid129_fpArctanXTest_2_q & vCount_uid385_atanArg2_uid129_fpArctanXTest_q & vCount_uid391_atanArg2_uid129_fpArctanXTest_q;

	--ld_r_uid392_atanArg2_uid129_fpArctanXTest_q_to_expReconstructExt_uid134_fpArctanXTest_b(DELAY,1018)@63
    ld_r_uid392_atanArg2_uid129_fpArctanXTest_q_to_expReconstructExt_uid134_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 7, depth => 1 )
    PORT MAP ( xin => r_uid392_atanArg2_uid129_fpArctanXTest_q, xout => ld_r_uid392_atanArg2_uid129_fpArctanXTest_q_to_expReconstructExt_uid134_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--expReconstruct1_uid133_fpArctanXTest_q_const(CONSTANT,666)
    expReconstruct1_uid133_fpArctanXTest_q_const_q <= "01111110101";

	--expReconstructExt_uid134_fpArctanXTest(SUB,133)@64
    expReconstructExt_uid134_fpArctanXTest_a <= STD_LOGIC_VECTOR((13 downto 11 => expReconstruct1_uid133_fpArctanXTest_q_const_q(10)) & expReconstruct1_uid133_fpArctanXTest_q_const_q);
    expReconstructExt_uid134_fpArctanXTest_b <= STD_LOGIC_VECTOR('0' & "000000" & ld_r_uid392_atanArg2_uid129_fpArctanXTest_q_to_expReconstructExt_uid134_fpArctanXTest_b_q);
            expReconstructExt_uid134_fpArctanXTest_o <= STD_LOGIC_VECTOR(SIGNED(expReconstructExt_uid134_fpArctanXTest_a) - SIGNED(expReconstructExt_uid134_fpArctanXTest_b));
    expReconstructExt_uid134_fpArctanXTest_q <= expReconstructExt_uid134_fpArctanXTest_o(12 downto 0);


	--expReconstruct_uid135_fpArctanXTest(BITSELECT,134)@64
    expReconstruct_uid135_fpArctanXTest_in <= expReconstructExt_uid134_fpArctanXTest_q(10 downto 0);
    expReconstruct_uid135_fpArctanXTest_b <= expReconstruct_uid135_fpArctanXTest_in(10 downto 0);

	--reg_expReconstruct_uid135_fpArctanXTest_0_to_fpArg2Reconstruct_uid136_fpArctanXTest_1(REG,836)@64
    reg_expReconstruct_uid135_fpArctanXTest_0_to_fpArg2Reconstruct_uid136_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expReconstruct_uid135_fpArctanXTest_0_to_fpArg2Reconstruct_uid136_fpArctanXTest_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expReconstruct_uid135_fpArctanXTest_0_to_fpArg2Reconstruct_uid136_fpArctanXTest_1_q <= expReconstruct_uid135_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--LeftShiftStage2104dto0_uid429_atanArg2Norm_uid130_fpArctanXTest(BITSELECT,428)@65
    LeftShiftStage2104dto0_uid429_atanArg2Norm_uid130_fpArctanXTest_in <= leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_q(104 downto 0);
    LeftShiftStage2104dto0_uid429_atanArg2Norm_uid130_fpArctanXTest_b <= LeftShiftStage2104dto0_uid429_atanArg2Norm_uid130_fpArctanXTest_in(104 downto 0);

	--leftShiftStage3Idx1_uid430_atanArg2Norm_uid130_fpArctanXTest(BITJOIN,429)@65
    leftShiftStage3Idx1_uid430_atanArg2Norm_uid130_fpArctanXTest_q <= LeftShiftStage2104dto0_uid429_atanArg2Norm_uid130_fpArctanXTest_b & GND_q;

	--ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_nor(LOGICAL,2197)
    ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_nor_b <= ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q;
    ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_nor_q <= not (ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_nor_a or ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_nor_b);

	--ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_mem_top(CONSTANT,2099)
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_mem_top_q <= "010";

	--ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmp(LOGICAL,2100)
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmp_a <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_mem_top_q;
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdmux_q);
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmp_q <= "1" when ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmp_a = ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmp_b else "0";

	--ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmpReg(REG,2101)
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmpReg_q <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena(REG,2198)
    ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_nor_q = "1") THEN
                ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd(LOGICAL,2199)
    ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_a <= ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q;
    ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_b <= en;
    ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_q <= ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_a and ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_b;

	--X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest(BITSELECT,401)@58
    X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_in <= atanArg2_uid128_fpArctanXTest_ADD_q(9 downto 0);
    X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b <= X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_in(9 downto 0);

	--ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_inputreg(DELAY,2187)
    ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 10, depth => 1 )
    PORT MAP ( xin => X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b, xout => ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt(COUNTER,2095)
    -- every=1, low=0, high=2, step=1, init=1
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,2);
            ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_i = 1 THEN
                      ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_eq = '1') THEN
                        ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_i <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_i - 2;
                    ELSE
                        ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_i <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_i,2));


	--ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdreg(REG,2096)
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdreg_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdreg_q <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdmux(MUX,2097)
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdmux_s <= en;
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdmux: PROCESS (ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdmux_s, ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdreg_q, ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_q)
    BEGIN
            CASE ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdmux_s IS
                  WHEN "0" => ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdmux_q <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdreg_q;
                  WHEN "1" => ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdmux_q <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem(DUALMEM,2188)
    ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ia <= ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_inputreg_q;
    ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_aa <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdreg_q;
    ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ab <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdmux_q;
    ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 10,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 10,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_iq,
        address_a => ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_aa,
        data_a => ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ia
    );
    ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_reset0 <= areset;
        ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_q <= ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_iq(9 downto 0);

	--leftShiftStage0Idx3Pad96_uid401_atanArg2Norm_uid130_fpArctanXTest(CONSTANT,400)
    leftShiftStage0Idx3Pad96_uid401_atanArg2Norm_uid130_fpArctanXTest_q <= "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

	--leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest(BITJOIN,402)@63
    leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_q <= ld_X9dto0_uid402_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_q & leftShiftStage0Idx3Pad96_uid401_atanArg2Norm_uid130_fpArctanXTest_q;

	--ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_nor(LOGICAL,2184)
    ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_nor_b <= ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q;
    ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_nor_q <= not (ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_nor_a or ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_nor_b);

	--ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena(REG,2185)
    ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_nor_q = "1") THEN
                ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd(LOGICAL,2186)
    ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_a <= ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q;
    ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_b <= en;
    ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_q <= ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_a and ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_b;

	--ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem(DUALMEM,2175)
    ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ia <= ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_cStage_uid356_atanArg2_uid129_fpArctanXTest_b_q;
    ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_aa <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdreg_q;
    ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ab <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdmux_q;
    ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 42,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 42,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_iq,
        address_a => ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_aa,
        data_a => ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ia
    );
    ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_reset0 <= areset;
        ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_q <= ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_iq(41 downto 0);

	--leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest(BITJOIN,399)@63
    leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_q <= ld_vStage_uid355_atanArg2_uid129_fpArctanXTest_b_to_leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_q & zs_uid351_atanArg2_uid129_fpArctanXTest_q;

	--ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_nor(LOGICAL,2171)
    ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_nor_b <= ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q;
    ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_nor_q <= not (ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_nor_a or ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_nor_b);

	--ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena(REG,2172)
    ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_nor_q = "1") THEN
                ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd(LOGICAL,2173)
    ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_a <= ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_sticky_ena_q;
    ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_b <= en;
    ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_q <= ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_a and ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_b;

	--X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest(BITSELECT,395)@58
    X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_in <= atanArg2_uid128_fpArctanXTest_ADD_q(73 downto 0);
    X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b <= X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_in(73 downto 0);

	--ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_inputreg(DELAY,2161)
    ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 74, depth => 1 )
    PORT MAP ( xin => X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b, xout => ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem(DUALMEM,2162)
    ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ia <= ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_inputreg_q;
    ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_aa <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdreg_q;
    ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ab <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdmux_q;
    ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 74,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 74,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_iq,
        address_a => ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_aa,
        data_a => ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_ia
    );
    ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_reset0 <= areset;
        ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_q <= ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_iq(73 downto 0);

	--leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest(BITJOIN,396)@63
    leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_q <= ld_X73dto0_uid396_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_b_replace_mem_q & zs_uid359_atanArg2_uid129_fpArctanXTest_q;

	--ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_nor(LOGICAL,2210)
    ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_nor_b <= ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_sticky_ena_q;
    ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_nor_q <= not (ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_nor_a or ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_nor_b);

	--ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_sticky_ena(REG,2211)
    ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_nor_q = "1") THEN
                ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_sticky_ena_q <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_enaAnd(LOGICAL,2212)
    ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_enaAnd_a <= ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_sticky_ena_q;
    ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_enaAnd_b <= en;
    ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_enaAnd_q <= ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_enaAnd_a and ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_enaAnd_b;

	--ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_inputreg(DELAY,2200)
    ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 109, depth => 1 )
    PORT MAP ( xin => atanArg2_uid128_fpArctanXTest_ADD_q, xout => ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem(DUALMEM,2201)
    ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_ia <= ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_inputreg_q;
    ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_aa <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdreg_q;
    ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_ab <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdmux_q;
    ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 109,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 109,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_iq,
        address_a => ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_aa,
        data_a => ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_ia
    );
    ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_reset0 <= areset;
        ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_q <= ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_iq(108 downto 0);

	--leftShiftStageSel6Dto5_uid404_atanArg2Norm_uid130_fpArctanXTest(BITSELECT,403)@63
    leftShiftStageSel6Dto5_uid404_atanArg2Norm_uid130_fpArctanXTest_in <= r_uid392_atanArg2_uid129_fpArctanXTest_q;
    leftShiftStageSel6Dto5_uid404_atanArg2Norm_uid130_fpArctanXTest_b <= leftShiftStageSel6Dto5_uid404_atanArg2Norm_uid130_fpArctanXTest_in(6 downto 5);

	--leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest(MUX,404)@63
    leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_s <= leftShiftStageSel6Dto5_uid404_atanArg2Norm_uid130_fpArctanXTest_b;
    leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest: PROCESS (leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_s, en, ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_q, leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_q, leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_q, leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_q)
    BEGIN
            CASE leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_s IS
                  WHEN "00" => leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_q <= ld_atanArg2_uid128_fpArctanXTest_ADD_q_to_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_c_replace_mem_q(105 downto 0);
                  WHEN "01" => leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_q <= leftShiftStage0Idx1_uid397_atanArg2Norm_uid130_fpArctanXTest_q;
                  WHEN "10" => leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_q <= leftShiftStage0Idx2_uid400_atanArg2Norm_uid130_fpArctanXTest_q;
                  WHEN "11" => leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_q <= leftShiftStage0Idx3_uid403_atanArg2Norm_uid130_fpArctanXTest_q;
                  WHEN OTHERS => leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--LeftShiftStage081dto0_uid413_atanArg2Norm_uid130_fpArctanXTest(BITSELECT,412)@63
    LeftShiftStage081dto0_uid413_atanArg2Norm_uid130_fpArctanXTest_in <= leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_q(81 downto 0);
    LeftShiftStage081dto0_uid413_atanArg2Norm_uid130_fpArctanXTest_b <= LeftShiftStage081dto0_uid413_atanArg2Norm_uid130_fpArctanXTest_in(81 downto 0);

	--leftShiftStage1Idx3Pad24_uid412_atanArg2Norm_uid130_fpArctanXTest(CONSTANT,411)
    leftShiftStage1Idx3Pad24_uid412_atanArg2Norm_uid130_fpArctanXTest_q <= "000000000000000000000000";

	--leftShiftStage1Idx3_uid414_atanArg2Norm_uid130_fpArctanXTest(BITJOIN,413)@63
    leftShiftStage1Idx3_uid414_atanArg2Norm_uid130_fpArctanXTest_q <= LeftShiftStage081dto0_uid413_atanArg2Norm_uid130_fpArctanXTest_b & leftShiftStage1Idx3Pad24_uid412_atanArg2Norm_uid130_fpArctanXTest_q;

	--reg_leftShiftStage1Idx3_uid414_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_5(REG,833)@63
    reg_leftShiftStage1Idx3_uid414_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage1Idx3_uid414_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_5_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage1Idx3_uid414_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_5_q <= leftShiftStage1Idx3_uid414_atanArg2Norm_uid130_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--LeftShiftStage089dto0_uid410_atanArg2Norm_uid130_fpArctanXTest(BITSELECT,409)@63
    LeftShiftStage089dto0_uid410_atanArg2Norm_uid130_fpArctanXTest_in <= leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_q(89 downto 0);
    LeftShiftStage089dto0_uid410_atanArg2Norm_uid130_fpArctanXTest_b <= LeftShiftStage089dto0_uid410_atanArg2Norm_uid130_fpArctanXTest_in(89 downto 0);

	--leftShiftStage1Idx2_uid411_atanArg2Norm_uid130_fpArctanXTest(BITJOIN,410)@63
    leftShiftStage1Idx2_uid411_atanArg2Norm_uid130_fpArctanXTest_q <= LeftShiftStage089dto0_uid410_atanArg2Norm_uid130_fpArctanXTest_b & zs_uid365_atanArg2_uid129_fpArctanXTest_q;

	--reg_leftShiftStage1Idx2_uid411_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_4(REG,832)@63
    reg_leftShiftStage1Idx2_uid411_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage1Idx2_uid411_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_4_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage1Idx2_uid411_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_4_q <= leftShiftStage1Idx2_uid411_atanArg2Norm_uid130_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--LeftShiftStage097dto0_uid407_atanArg2Norm_uid130_fpArctanXTest(BITSELECT,406)@63
    LeftShiftStage097dto0_uid407_atanArg2Norm_uid130_fpArctanXTest_in <= leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_q(97 downto 0);
    LeftShiftStage097dto0_uid407_atanArg2Norm_uid130_fpArctanXTest_b <= LeftShiftStage097dto0_uid407_atanArg2Norm_uid130_fpArctanXTest_in(97 downto 0);

	--leftShiftStage1Idx1_uid408_atanArg2Norm_uid130_fpArctanXTest(BITJOIN,407)@63
    leftShiftStage1Idx1_uid408_atanArg2Norm_uid130_fpArctanXTest_q <= LeftShiftStage097dto0_uid407_atanArg2Norm_uid130_fpArctanXTest_b & rightShiftStage0Idx2Pad8_uid270_a_uid92_fpArctanXTest_q;

	--reg_leftShiftStage1Idx1_uid408_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_3(REG,831)@63
    reg_leftShiftStage1Idx1_uid408_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage1Idx1_uid408_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage1Idx1_uid408_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_3_q <= leftShiftStage1Idx1_uid408_atanArg2Norm_uid130_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_2(REG,830)@63
    reg_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_2_q <= leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStageSel4Dto3_uid415_atanArg2Norm_uid130_fpArctanXTest(BITSELECT,414)@63
    leftShiftStageSel4Dto3_uid415_atanArg2Norm_uid130_fpArctanXTest_in <= r_uid392_atanArg2_uid129_fpArctanXTest_q(4 downto 0);
    leftShiftStageSel4Dto3_uid415_atanArg2Norm_uid130_fpArctanXTest_b <= leftShiftStageSel4Dto3_uid415_atanArg2Norm_uid130_fpArctanXTest_in(4 downto 3);

	--reg_leftShiftStageSel4Dto3_uid415_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_1(REG,829)@63
    reg_leftShiftStageSel4Dto3_uid415_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel4Dto3_uid415_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStageSel4Dto3_uid415_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_1_q <= leftShiftStageSel4Dto3_uid415_atanArg2Norm_uid130_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest(MUX,415)@64
    leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_s <= reg_leftShiftStageSel4Dto3_uid415_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_1_q;
    leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest: PROCESS (leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_s, en, reg_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_2_q, reg_leftShiftStage1Idx1_uid408_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_3_q, reg_leftShiftStage1Idx2_uid411_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_4_q, reg_leftShiftStage1Idx3_uid414_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_5_q)
    BEGIN
            CASE leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_s IS
                  WHEN "00" => leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_q <= reg_leftShiftStage0_uid405_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_2_q;
                  WHEN "01" => leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_q <= reg_leftShiftStage1Idx1_uid408_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_3_q;
                  WHEN "10" => leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_q <= reg_leftShiftStage1Idx2_uid411_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_4_q;
                  WHEN "11" => leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_q <= reg_leftShiftStage1Idx3_uid414_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_5_q;
                  WHEN OTHERS => leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--LeftShiftStage199dto0_uid424_atanArg2Norm_uid130_fpArctanXTest(BITSELECT,423)@64
    LeftShiftStage199dto0_uid424_atanArg2Norm_uid130_fpArctanXTest_in <= leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_q(99 downto 0);
    LeftShiftStage199dto0_uid424_atanArg2Norm_uid130_fpArctanXTest_b <= LeftShiftStage199dto0_uid424_atanArg2Norm_uid130_fpArctanXTest_in(99 downto 0);

	--ld_LeftShiftStage199dto0_uid424_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage2Idx3_uid425_atanArg2Norm_uid130_fpArctanXTest_b(DELAY,1318)@64
    ld_LeftShiftStage199dto0_uid424_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage2Idx3_uid425_atanArg2Norm_uid130_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 100, depth => 1 )
    PORT MAP ( xin => LeftShiftStage199dto0_uid424_atanArg2Norm_uid130_fpArctanXTest_b, xout => ld_LeftShiftStage199dto0_uid424_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage2Idx3_uid425_atanArg2Norm_uid130_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage2Idx3Pad6_uid423_atanArg2Norm_uid130_fpArctanXTest(CONSTANT,422)
    leftShiftStage2Idx3Pad6_uid423_atanArg2Norm_uid130_fpArctanXTest_q <= "000000";

	--leftShiftStage2Idx3_uid425_atanArg2Norm_uid130_fpArctanXTest(BITJOIN,424)@65
    leftShiftStage2Idx3_uid425_atanArg2Norm_uid130_fpArctanXTest_q <= ld_LeftShiftStage199dto0_uid424_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage2Idx3_uid425_atanArg2Norm_uid130_fpArctanXTest_b_q & leftShiftStage2Idx3Pad6_uid423_atanArg2Norm_uid130_fpArctanXTest_q;

	--LeftShiftStage1101dto0_uid421_atanArg2Norm_uid130_fpArctanXTest(BITSELECT,420)@64
    LeftShiftStage1101dto0_uid421_atanArg2Norm_uid130_fpArctanXTest_in <= leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_q(101 downto 0);
    LeftShiftStage1101dto0_uid421_atanArg2Norm_uid130_fpArctanXTest_b <= LeftShiftStage1101dto0_uid421_atanArg2Norm_uid130_fpArctanXTest_in(101 downto 0);

	--ld_LeftShiftStage1101dto0_uid421_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage2Idx2_uid422_atanArg2Norm_uid130_fpArctanXTest_b(DELAY,1316)@64
    ld_LeftShiftStage1101dto0_uid421_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage2Idx2_uid422_atanArg2Norm_uid130_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 102, depth => 1 )
    PORT MAP ( xin => LeftShiftStage1101dto0_uid421_atanArg2Norm_uid130_fpArctanXTest_b, xout => ld_LeftShiftStage1101dto0_uid421_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage2Idx2_uid422_atanArg2Norm_uid130_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage2Idx2_uid422_atanArg2Norm_uid130_fpArctanXTest(BITJOIN,421)@65
    leftShiftStage2Idx2_uid422_atanArg2Norm_uid130_fpArctanXTest_q <= ld_LeftShiftStage1101dto0_uid421_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage2Idx2_uid422_atanArg2Norm_uid130_fpArctanXTest_b_q & rightShiftStage0Idx1Pad4_uid267_a_uid92_fpArctanXTest_q;

	--LeftShiftStage1103dto0_uid418_atanArg2Norm_uid130_fpArctanXTest(BITSELECT,417)@64
    LeftShiftStage1103dto0_uid418_atanArg2Norm_uid130_fpArctanXTest_in <= leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_q(103 downto 0);
    LeftShiftStage1103dto0_uid418_atanArg2Norm_uid130_fpArctanXTest_b <= LeftShiftStage1103dto0_uid418_atanArg2Norm_uid130_fpArctanXTest_in(103 downto 0);

	--ld_LeftShiftStage1103dto0_uid418_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage2Idx1_uid419_atanArg2Norm_uid130_fpArctanXTest_b(DELAY,1314)@64
    ld_LeftShiftStage1103dto0_uid418_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage2Idx1_uid419_atanArg2Norm_uid130_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 104, depth => 1 )
    PORT MAP ( xin => LeftShiftStage1103dto0_uid418_atanArg2Norm_uid130_fpArctanXTest_b, xout => ld_LeftShiftStage1103dto0_uid418_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage2Idx1_uid419_atanArg2Norm_uid130_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage2Idx1_uid419_atanArg2Norm_uid130_fpArctanXTest(BITJOIN,418)@65
    leftShiftStage2Idx1_uid419_atanArg2Norm_uid130_fpArctanXTest_q <= ld_LeftShiftStage1103dto0_uid418_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage2Idx1_uid419_atanArg2Norm_uid130_fpArctanXTest_b_q & rightShiftStage1Idx2Pad2_uid281_a_uid92_fpArctanXTest_q;

	--reg_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_2(REG,835)@64
    reg_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_2_q <= leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest(BITSELECT,425)@63
    leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest_in <= r_uid392_atanArg2_uid129_fpArctanXTest_q(2 downto 0);
    leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest_b <= leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest_in(2 downto 1);

	--reg_leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_1(REG,834)@63
    reg_leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_1_q <= leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_1_q_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_b(DELAY,1320)@64
    ld_reg_leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_1_q_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => reg_leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_1_q, xout => ld_reg_leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_1_q_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest(MUX,426)@65
    leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_s <= ld_reg_leftShiftStageSel2Dto1_uid426_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_1_q_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_b_q;
    leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest: PROCESS (leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_s, en, reg_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_2_q, leftShiftStage2Idx1_uid419_atanArg2Norm_uid130_fpArctanXTest_q, leftShiftStage2Idx2_uid422_atanArg2Norm_uid130_fpArctanXTest_q, leftShiftStage2Idx3_uid425_atanArg2Norm_uid130_fpArctanXTest_q)
    BEGIN
            CASE leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_s IS
                  WHEN "00" => leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_q <= reg_leftShiftStage1_uid416_atanArg2Norm_uid130_fpArctanXTest_0_to_leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_2_q;
                  WHEN "01" => leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_q <= leftShiftStage2Idx1_uid419_atanArg2Norm_uid130_fpArctanXTest_q;
                  WHEN "10" => leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_q <= leftShiftStage2Idx2_uid422_atanArg2Norm_uid130_fpArctanXTest_q;
                  WHEN "11" => leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_q <= leftShiftStage2Idx3_uid425_atanArg2Norm_uid130_fpArctanXTest_q;
                  WHEN OTHERS => leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--leftShiftStageSel0Dto0_uid431_atanArg2Norm_uid130_fpArctanXTest(BITSELECT,430)@63
    leftShiftStageSel0Dto0_uid431_atanArg2Norm_uid130_fpArctanXTest_in <= r_uid392_atanArg2_uid129_fpArctanXTest_q(0 downto 0);
    leftShiftStageSel0Dto0_uid431_atanArg2Norm_uid130_fpArctanXTest_b <= leftShiftStageSel0Dto0_uid431_atanArg2Norm_uid130_fpArctanXTest_in(0 downto 0);

	--ld_leftShiftStageSel0Dto0_uid431_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage3_uid432_atanArg2Norm_uid130_fpArctanXTest_b(DELAY,1328)@63
    ld_leftShiftStageSel0Dto0_uid431_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage3_uid432_atanArg2Norm_uid130_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => leftShiftStageSel0Dto0_uid431_atanArg2Norm_uid130_fpArctanXTest_b, xout => ld_leftShiftStageSel0Dto0_uid431_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage3_uid432_atanArg2Norm_uid130_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage3_uid432_atanArg2Norm_uid130_fpArctanXTest(MUX,431)@65
    leftShiftStage3_uid432_atanArg2Norm_uid130_fpArctanXTest_s <= ld_leftShiftStageSel0Dto0_uid431_atanArg2Norm_uid130_fpArctanXTest_b_to_leftShiftStage3_uid432_atanArg2Norm_uid130_fpArctanXTest_b_q;
    leftShiftStage3_uid432_atanArg2Norm_uid130_fpArctanXTest: PROCESS (leftShiftStage3_uid432_atanArg2Norm_uid130_fpArctanXTest_s, en, leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_q, leftShiftStage3Idx1_uid430_atanArg2Norm_uid130_fpArctanXTest_q)
    BEGIN
            CASE leftShiftStage3_uid432_atanArg2Norm_uid130_fpArctanXTest_s IS
                  WHEN "0" => leftShiftStage3_uid432_atanArg2Norm_uid130_fpArctanXTest_q <= leftShiftStage2_uid427_atanArg2Norm_uid130_fpArctanXTest_q;
                  WHEN "1" => leftShiftStage3_uid432_atanArg2Norm_uid130_fpArctanXTest_q <= leftShiftStage3Idx1_uid430_atanArg2Norm_uid130_fpArctanXTest_q;
                  WHEN OTHERS => leftShiftStage3_uid432_atanArg2Norm_uid130_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracReconstruct_uid131_fpArctanXTest(BITSELECT,130)@65
    fracReconstruct_uid131_fpArctanXTest_in <= leftShiftStage3_uid432_atanArg2Norm_uid130_fpArctanXTest_q(104 downto 0);
    fracReconstruct_uid131_fpArctanXTest_b <= fracReconstruct_uid131_fpArctanXTest_in(104 downto 53);

	--fpArg2Reconstruct_uid136_fpArctanXTest(BITJOIN,135)@65
    fpArg2Reconstruct_uid136_fpArctanXTest_q <= GND_q & reg_expReconstruct_uid135_fpArctanXTest_0_to_fpArg2Reconstruct_uid136_fpArctanXTest_1_q & fracReconstruct_uid131_fpArctanXTest_b;

	--reg_fpArg2Reconstruct_uid136_fpArctanXTest_0_to_v_uid142_fpArctanXTest_3(REG,838)@65
    reg_fpArg2Reconstruct_uid136_fpArctanXTest_0_to_v_uid142_fpArctanXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fpArg2Reconstruct_uid136_fpArctanXTest_0_to_v_uid142_fpArctanXTest_3_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fpArg2Reconstruct_uid136_fpArctanXTest_0_to_v_uid142_fpArctanXTest_3_q <= fpArg2Reconstruct_uid136_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_nor(LOGICAL,1996)
    ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_nor_b <= ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_sticky_ena_q;
    ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_nor_q <= not (ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_nor_a or ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_nor_b);

	--ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_mem_top(CONSTANT,1968)
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_mem_top_q <= "0100111";

	--ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_cmp(LOGICAL,1993)
    ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_cmp_a <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_mem_top_q;
    ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_q);
    ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_cmp_q <= "1" when ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_cmp_a = ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_cmp_b else "0";

	--ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_cmpReg(REG,1994)
    ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_cmpReg_q <= ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_sticky_ena(REG,1997)
    ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_nor_q = "1") THEN
                ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_sticky_ena_q <= ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_enaAnd(LOGICAL,1998)
    ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_enaAnd_a <= ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_sticky_ena_q;
    ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_enaAnd_b <= en;
    ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_enaAnd_q <= ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_enaAnd_a and ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_enaAnd_b;

	--reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2(REG,837)@23
    reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q <= u_uid86_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_inputreg(DELAY,1988)
    ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 64, depth => 1 )
    PORT MAP ( xin => reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q, xout => ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdreg(REG,1965)
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdreg_q <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt(COUNTER,1964)
    -- every=1, low=0, high=39, step=1, init=1
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_i = 38 THEN
                      ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_eq = '1') THEN
                        ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_i <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_i - 39;
                    ELSE
                        ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_i <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_i,6));


	--ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem(DUALMEM,1989)
    ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_ia <= ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_inputreg_q;
    ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_aa <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdreg_q;
    ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_ab <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_q;
    ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 64,
        widthad_a => 6,
        numwords_a => 40,
        width_b => 64,
        widthad_b => 6,
        numwords_b => 40,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_enaAnd_q(0),
        clocken0 => en(0),
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_iq,
        address_a => ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_aa,
        data_a => ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_ia
    );
    ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_reset0 <= areset;
        ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_q <= ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_iq(63 downto 0);

	--ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_nor(LOGICAL,1985)
    ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_nor_b <= ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_sticky_ena_q;
    ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_nor_q <= not (ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_nor_a or ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_nor_b);

	--ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_cmp(LOGICAL,1969)
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_cmp_a <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_mem_top_q;
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdmux_q);
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_cmp_q <= "1" when ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_cmp_a = ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_cmp_b else "0";

	--ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_cmpReg(REG,1970)
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_cmpReg_q <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_sticky_ena(REG,1986)
    ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_nor_q = "1") THEN
                ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_sticky_ena_q <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_enaAnd(LOGICAL,1987)
    ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_enaAnd_a <= ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_sticky_ena_q;
    ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_enaAnd_b <= en;
    ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_enaAnd_q <= ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_enaAnd_a and ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_enaAnd_b;

	--vSel1_uid140_fpArctanXTest(COMPARE,139)@23
    vSel1_uid140_fpArctanXTest_cin <= GND_q;
    vSel1_uid140_fpArctanXTest_a <= STD_LOGIC_VECTOR("00" & cstBias_uid13_fpArctanXTest_q) & '0';
    vSel1_uid140_fpArctanXTest_b <= STD_LOGIC_VECTOR("00" & expU_uid87_fpArctanXTest_b) & vSel1_uid140_fpArctanXTest_cin(0);
            vSel1_uid140_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(vSel1_uid140_fpArctanXTest_a) - UNSIGNED(vSel1_uid140_fpArctanXTest_b));
    vSel1_uid140_fpArctanXTest_n(0) <= not vSel1_uid140_fpArctanXTest_o(13);


	--ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_inputreg(DELAY,1975)
    ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vSel1_uid140_fpArctanXTest_n, xout => ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdmux(MUX,1966)
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdmux_s <= en;
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdmux: PROCESS (ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdmux_s, ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdreg_q, ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_q)
    BEGIN
            CASE ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdmux_s IS
                  WHEN "0" => ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdmux_q <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdreg_q;
                  WHEN "1" => ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdmux_q <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem(DUALMEM,1976)
    ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_ia <= ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_inputreg_q;
    ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_aa <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdreg_q;
    ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_ab <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdmux_q;
    ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 40,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 40,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_iq,
        address_a => ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_aa,
        data_a => ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_ia
    );
    ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_reset0 <= areset;
        ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_q <= ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_iq(0 downto 0);

	--ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_nor(LOGICAL,1972)
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_nor_b <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_sticky_ena_q;
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_nor_q <= not (ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_nor_a or ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_nor_b);

	--ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_sticky_ena(REG,1973)
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_nor_q = "1") THEN
                ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_sticky_ena_q <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_enaAnd(LOGICAL,1974)
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_enaAnd_a <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_sticky_ena_q;
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_enaAnd_b <= en;
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_enaAnd_q <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_enaAnd_a and ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_enaAnd_b;

	--cstMNine_uid138_fpArctanXTest(CONSTANT,137)
    cstMNine_uid138_fpArctanXTest_q <= "01111110110";

	--vSel0_uid139_fpArctanXTest(COMPARE,138)@23
    vSel0_uid139_fpArctanXTest_cin <= GND_q;
    vSel0_uid139_fpArctanXTest_a <= STD_LOGIC_VECTOR("00" & cstMNine_uid138_fpArctanXTest_q) & '0';
    vSel0_uid139_fpArctanXTest_b <= STD_LOGIC_VECTOR("00" & expU_uid87_fpArctanXTest_b) & vSel0_uid139_fpArctanXTest_cin(0);
            vSel0_uid139_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(vSel0_uid139_fpArctanXTest_a) - UNSIGNED(vSel0_uid139_fpArctanXTest_b));
    vSel0_uid139_fpArctanXTest_c(0) <= vSel0_uid139_fpArctanXTest_o(13);


	--ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_inputreg(DELAY,1962)
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vSel0_uid139_fpArctanXTest_c, xout => ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem(DUALMEM,1963)
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_ia <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_inputreg_q;
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_aa <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdreg_q;
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_ab <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_rdmux_q;
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 40,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 40,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_iq,
        address_a => ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_aa,
        data_a => ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_ia
    );
    ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_reset0 <= areset;
        ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_q <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_iq(0 downto 0);

	--vSel_uid141_fpArctanXTest(LOGICAL,140)@65
    vSel_uid141_fpArctanXTest_a <= ld_vSel0_uid139_fpArctanXTest_c_to_vSel_uid141_fpArctanXTest_a_replace_mem_q;
    vSel_uid141_fpArctanXTest_b <= ld_vSel1_uid140_fpArctanXTest_n_to_vSel_uid141_fpArctanXTest_b_replace_mem_q;
    vSel_uid141_fpArctanXTest_q_i <= vSel_uid141_fpArctanXTest_a and vSel_uid141_fpArctanXTest_b;
    vSel_uid141_fpArctanXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => vSel_uid141_fpArctanXTest_q, xin => vSel_uid141_fpArctanXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--v_uid142_fpArctanXTest(MUX,141)@66
    v_uid142_fpArctanXTest_s <= vSel_uid141_fpArctanXTest_q;
    v_uid142_fpArctanXTest: PROCESS (v_uid142_fpArctanXTest_s, en, ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_q, reg_fpArg2Reconstruct_uid136_fpArctanXTest_0_to_v_uid142_fpArctanXTest_3_q)
    BEGIN
            CASE v_uid142_fpArctanXTest_s IS
                  WHEN "0" => v_uid142_fpArctanXTest_q <= ld_reg_u_uid86_fpArctanXTest_0_to_v_uid142_fpArctanXTest_2_q_to_v_uid142_fpArctanXTest_c_replace_mem_q;
                  WHEN "1" => v_uid142_fpArctanXTest_q <= reg_fpArg2Reconstruct_uid136_fpArctanXTest_0_to_v_uid142_fpArctanXTest_3_q;
                  WHEN OTHERS => v_uid142_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracV_uid143_fpArctanXTest(BITSELECT,142)@66
    fracV_uid143_fpArctanXTest_in <= v_uid142_fpArctanXTest_q(51 downto 0);
    fracV_uid143_fpArctanXTest_b <= fracV_uid143_fpArctanXTest_in(51 downto 0);

	--oFracV_uid144_uid144_fpArctanXTest(BITJOIN,143)@66
    oFracV_uid144_uid144_fpArctanXTest_q <= VCC_q & fracV_uid143_fpArctanXTest_b;

	--ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_inputreg(DELAY,2225)
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => oFracV_uid144_uid144_fpArctanXTest_q, xout => ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdcnt(COUNTER,2227)
    -- every=1, low=0, high=15, step=1, init=1
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,4);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdcnt_i <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdcnt_i,4));


	--ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdreg(REG,2228)
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdreg_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdreg_q <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdmux(MUX,2229)
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdmux_s <= en;
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdmux: PROCESS (ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdmux_s, ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdreg_q, ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdcnt_q)
    BEGIN
            CASE ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdmux_s IS
                  WHEN "0" => ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdmux_q <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdreg_q;
                  WHEN "1" => ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdmux_q <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem(DUALMEM,2226)
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_ia <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_inputreg_q;
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_aa <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdreg_q;
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_ab <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdmux_q;
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 53,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 53,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_iq,
        address_a => ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_aa,
        data_a => ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_ia
    );
    ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_reset0 <= areset;
        ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_q <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_iq(52 downto 0);

	--xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest(BITSELECT,486)@84
    xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_in <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_mem_q;
    xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_b <= xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_in(52 downto 26);

	--reg_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_9(REG,858)@84
    reg_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_9_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_9_q <= xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_nor(LOGICAL,2222)
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_nor_b <= ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_sticky_ena_q;
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_nor_q <= not (ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_nor_a or ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_nor_b);

	--ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_cmpReg(REG,2220)
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_cmpReg_q <= VCC_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_sticky_ena(REG,2223)
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_nor_q = "1") THEN
                ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_sticky_ena_q <= ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_enaAnd(LOGICAL,2224)
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_enaAnd_a <= ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_sticky_ena_q;
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_enaAnd_b <= en;
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_enaAnd_q <= ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_enaAnd_a and ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_enaAnd_b;

	--expV_uid145_fpArctanXTest(BITSELECT,144)@66
    expV_uid145_fpArctanXTest_in <= v_uid142_fpArctanXTest_q(62 downto 0);
    expV_uid145_fpArctanXTest_b <= expV_uid145_fpArctanXTest_in(62 downto 52);

	--ld_expV_uid145_fpArctanXTest_b_to_unBiasExpV_uid149_fpArctanXTest_a_inputreg(DELAY,1999)
    ld_expV_uid145_fpArctanXTest_b_to_unBiasExpV_uid149_fpArctanXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expV_uid145_fpArctanXTest_b, xout => ld_expV_uid145_fpArctanXTest_b_to_unBiasExpV_uid149_fpArctanXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expV_uid145_fpArctanXTest_b_to_unBiasExpV_uid149_fpArctanXTest_a(DELAY,1035)@66
    ld_expV_uid145_fpArctanXTest_b_to_unBiasExpV_uid149_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 11, depth => 2 )
    PORT MAP ( xin => ld_expV_uid145_fpArctanXTest_b_to_unBiasExpV_uid149_fpArctanXTest_a_inputreg_q, xout => ld_expV_uid145_fpArctanXTest_b_to_unBiasExpV_uid149_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--unBiasExpV_uid149_fpArctanXTest(SUB,148)@69
    unBiasExpV_uid149_fpArctanXTest_a <= STD_LOGIC_VECTOR("0" & ld_expV_uid145_fpArctanXTest_b_to_unBiasExpV_uid149_fpArctanXTest_a_q);
    unBiasExpV_uid149_fpArctanXTest_b <= STD_LOGIC_VECTOR("0" & cstBias_uid13_fpArctanXTest_q);
    unBiasExpV_uid149_fpArctanXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            unBiasExpV_uid149_fpArctanXTest_o <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                unBiasExpV_uid149_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(unBiasExpV_uid149_fpArctanXTest_a) - UNSIGNED(unBiasExpV_uid149_fpArctanXTest_b));
            END IF;
        END IF;
    END PROCESS;
    unBiasExpV_uid149_fpArctanXTest_q <= unBiasExpV_uid149_fpArctanXTest_o(11 downto 0);


	--oFracVTrunc_uid146_fpArctanXTest(BITSELECT,145)@66
    oFracVTrunc_uid146_fpArctanXTest_in <= oFracV_uid144_uid144_fpArctanXTest_q;
    oFracVTrunc_uid146_fpArctanXTest_b <= oFracVTrunc_uid146_fpArctanXTest_in(52 downto 17);

	--reg_oFracVTrunc_uid146_fpArctanXTest_0_to_oFracVSqr_uid148_fpArctanXTest_0(REG,839)@66
    reg_oFracVTrunc_uid146_fpArctanXTest_0_to_oFracVSqr_uid148_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_oFracVTrunc_uid146_fpArctanXTest_0_to_oFracVSqr_uid148_fpArctanXTest_0_q <= "000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_oFracVTrunc_uid146_fpArctanXTest_0_to_oFracVSqr_uid148_fpArctanXTest_0_q <= oFracVTrunc_uid146_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--oFracVSqr_uid148_fpArctanXTest(MULT,147)@67
    oFracVSqr_uid148_fpArctanXTest_pr <= UNSIGNED(oFracVSqr_uid148_fpArctanXTest_a) * UNSIGNED(oFracVSqr_uid148_fpArctanXTest_b);
    oFracVSqr_uid148_fpArctanXTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            oFracVSqr_uid148_fpArctanXTest_a <= (others => '0');
            oFracVSqr_uid148_fpArctanXTest_b <= (others => '0');
            oFracVSqr_uid148_fpArctanXTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                oFracVSqr_uid148_fpArctanXTest_a <= reg_oFracVTrunc_uid146_fpArctanXTest_0_to_oFracVSqr_uid148_fpArctanXTest_0_q;
                oFracVSqr_uid148_fpArctanXTest_b <= reg_oFracVTrunc_uid146_fpArctanXTest_0_to_oFracVSqr_uid148_fpArctanXTest_0_q;
                oFracVSqr_uid148_fpArctanXTest_s1 <= STD_LOGIC_VECTOR(oFracVSqr_uid148_fpArctanXTest_pr);
            END IF;
        END IF;
    END PROCESS;
    oFracVSqr_uid148_fpArctanXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            oFracVSqr_uid148_fpArctanXTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                oFracVSqr_uid148_fpArctanXTest_q <= oFracVSqr_uid148_fpArctanXTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--oFracVSqrMSB_uid150_fpArctanXTest(BITSELECT,149)@70
    oFracVSqrMSB_uid150_fpArctanXTest_in <= oFracVSqr_uid148_fpArctanXTest_q;
    oFracVSqrMSB_uid150_fpArctanXTest_b <= oFracVSqrMSB_uid150_fpArctanXTest_in(71 downto 71);

	--expOFracVSqr_uid151_fpArctanXTest(BITJOIN,150)@70
    expOFracVSqr_uid151_fpArctanXTest_q <= unBiasExpV_uid149_fpArctanXTest_q & oFracVSqrMSB_uid150_fpArctanXTest_b;

	--expOFracVSqrBiased_uid152_fpArctanXTest(ADD,151)@70
    expOFracVSqrBiased_uid152_fpArctanXTest_a <= STD_LOGIC_VECTOR((14 downto 13 => expOFracVSqr_uid151_fpArctanXTest_q(12)) & expOFracVSqr_uid151_fpArctanXTest_q);
    expOFracVSqrBiased_uid152_fpArctanXTest_b <= STD_LOGIC_VECTOR('0' & "000" & cstBias_uid13_fpArctanXTest_q);
            expOFracVSqrBiased_uid152_fpArctanXTest_o <= STD_LOGIC_VECTOR(SIGNED(expOFracVSqrBiased_uid152_fpArctanXTest_a) + SIGNED(expOFracVSqrBiased_uid152_fpArctanXTest_b));
    expOFracVSqrBiased_uid152_fpArctanXTest_q <= expOFracVSqrBiased_uid152_fpArctanXTest_o(13 downto 0);


	--MSBSqr_uid153_fpArctanXTest(BITSELECT,152)@70
    MSBSqr_uid153_fpArctanXTest_in <= expOFracVSqrBiased_uid152_fpArctanXTest_q(11 downto 0);
    MSBSqr_uid153_fpArctanXTest_b <= MSBSqr_uid153_fpArctanXTest_in(11 downto 11);

	--InvMSBSqr_uid154_fpArctanXTest(LOGICAL,153)@70
    InvMSBSqr_uid154_fpArctanXTest_a <= MSBSqr_uid153_fpArctanXTest_b;
    InvMSBSqr_uid154_fpArctanXTest_q <= not InvMSBSqr_uid154_fpArctanXTest_a;

	--expOFracVSqrBiasedPostUdf_uid155_fpArctanXTest(LOGICAL,154)@70
    expOFracVSqrBiasedPostUdf_uid155_fpArctanXTest_a <= STD_LOGIC_VECTOR((13 downto 1 => InvMSBSqr_uid154_fpArctanXTest_q(0)) & InvMSBSqr_uid154_fpArctanXTest_q);
    expOFracVSqrBiasedPostUdf_uid155_fpArctanXTest_b <= expOFracVSqrBiased_uid152_fpArctanXTest_q;
    expOFracVSqrBiasedPostUdf_uid155_fpArctanXTest_q <= expOFracVSqrBiasedPostUdf_uid155_fpArctanXTest_a and expOFracVSqrBiasedPostUdf_uid155_fpArctanXTest_b;

	--expSqr_uid160_fpArctanXTest(BITSELECT,159)@70
    expSqr_uid160_fpArctanXTest_in <= expOFracVSqrBiasedPostUdf_uid155_fpArctanXTest_q(10 downto 0);
    expSqr_uid160_fpArctanXTest_b <= expSqr_uid160_fpArctanXTest_in(10 downto 0);

	--oFracVSqrtNormHigh_uid157_fpArctanXTest(BITSELECT,156)@70
    oFracVSqrtNormHigh_uid157_fpArctanXTest_in <= oFracVSqr_uid148_fpArctanXTest_q(70 downto 0);
    oFracVSqrtNormHigh_uid157_fpArctanXTest_b <= oFracVSqrtNormHigh_uid157_fpArctanXTest_in(70 downto 19);

	--oFracVSqrtNormLow_uid158_fpArctanXTest(BITSELECT,157)@70
    oFracVSqrtNormLow_uid158_fpArctanXTest_in <= oFracVSqr_uid148_fpArctanXTest_q(69 downto 0);
    oFracVSqrtNormLow_uid158_fpArctanXTest_b <= oFracVSqrtNormLow_uid158_fpArctanXTest_in(69 downto 18);

	--oFracVSqrtNorm_uid159_fpArctanXTest(MUX,158)@70
    oFracVSqrtNorm_uid159_fpArctanXTest_s <= oFracVSqrMSB_uid150_fpArctanXTest_b;
    oFracVSqrtNorm_uid159_fpArctanXTest: PROCESS (oFracVSqrtNorm_uid159_fpArctanXTest_s, en, oFracVSqrtNormLow_uid158_fpArctanXTest_b, oFracVSqrtNormHigh_uid157_fpArctanXTest_b)
    BEGIN
            CASE oFracVSqrtNorm_uid159_fpArctanXTest_s IS
                  WHEN "0" => oFracVSqrtNorm_uid159_fpArctanXTest_q <= oFracVSqrtNormLow_uid158_fpArctanXTest_b;
                  WHEN "1" => oFracVSqrtNorm_uid159_fpArctanXTest_q <= oFracVSqrtNormHigh_uid157_fpArctanXTest_b;
                  WHEN OTHERS => oFracVSqrtNorm_uid159_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--sqrFP_uid161_fpArctanXTest(BITJOIN,160)@70
    sqrFP_uid161_fpArctanXTest_q <= GND_q & expSqr_uid160_fpArctanXTest_b & oFracVSqrtNorm_uid159_fpArctanXTest_q;

	--fracX_uid456_fpFusedHornerTest(BITSELECT,455)@70
    fracX_uid456_fpFusedHornerTest_in <= sqrFP_uid161_fpArctanXTest_q(51 downto 0);
    fracX_uid456_fpFusedHornerTest_b <= fracX_uid456_fpFusedHornerTest_in(51 downto 0);

	--ld_fracX_uid456_fpFusedHornerTest_b_to_fxpX_uid457_uid457_fpFusedHornerTest_a_inputreg(DELAY,2213)
    ld_fracX_uid456_fpFusedHornerTest_b_to_fxpX_uid457_uid457_fpFusedHornerTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fracX_uid456_fpFusedHornerTest_b, xout => ld_fracX_uid456_fpFusedHornerTest_b_to_fxpX_uid457_uid457_fpFusedHornerTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracX_uid456_fpFusedHornerTest_b_to_fxpX_uid457_uid457_fpFusedHornerTest_a(DELAY,1344)@70
    ld_fracX_uid456_fpFusedHornerTest_b_to_fxpX_uid457_uid457_fpFusedHornerTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 2 )
    PORT MAP ( xin => ld_fracX_uid456_fpFusedHornerTest_b_to_fxpX_uid457_uid457_fpFusedHornerTest_a_inputreg_q, xout => ld_fracX_uid456_fpFusedHornerTest_b_to_fxpX_uid457_uid457_fpFusedHornerTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--fxpX_uid457_uid457_fpFusedHornerTest(BITJOIN,456)@73
    fxpX_uid457_uid457_fpFusedHornerTest_q <= VCC_q & ld_fracX_uid456_fpFusedHornerTest_b_to_fxpX_uid457_uid457_fpFusedHornerTest_a_q;

	--ufxpX_uid458_fpFusedHornerTest(BITJOIN,457)@73
    ufxpX_uid458_fpFusedHornerTest_q <= GND_q & fxpX_uid457_uid457_fpFusedHornerTest_q;

	--ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_inputreg(DELAY,2214)
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 54, depth => 1 )
    PORT MAP ( xin => ufxpX_uid458_fpFusedHornerTest_q, xout => ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdcnt(COUNTER,2216)
    -- every=1, low=0, high=1, step=1, init=1
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdcnt_i <= TO_UNSIGNED(1,1);
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdcnt_i <= ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdcnt_i + 1;
            END IF;
        END IF;
    END PROCESS;
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdcnt_i,1));


	--ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdreg(REG,2217)
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdreg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdreg_q <= ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdmux(MUX,2218)
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdmux_s <= en;
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdmux: PROCESS (ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdmux_s, ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdreg_q, ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdcnt_q)
    BEGIN
            CASE ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdmux_s IS
                  WHEN "0" => ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdmux_q <= ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdreg_q;
                  WHEN "1" => ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdmux_q <= ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem(DUALMEM,2215)
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_ia <= ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_inputreg_q;
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_aa <= ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdreg_q;
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_ab <= ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_rdmux_q;
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 54,
        widthad_a => 1,
        numwords_a => 2,
        width_b => 54,
        widthad_b => 1,
        numwords_b => 2,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_iq,
        address_a => ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_aa,
        data_a => ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_ia
    );
    ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_reset0 <= areset;
        ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_q <= ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_iq(53 downto 0);

	--sfpXR1_uid463_fpFusedHornerTest(BITSELECT,462)@77
    sfpXR1_uid463_fpFusedHornerTest_in <= ld_ufxpX_uid458_fpFusedHornerTest_q_to_sfpXR1_uid463_fpFusedHornerTest_a_replace_mem_q;
    sfpXR1_uid463_fpFusedHornerTest_b <= sfpXR1_uid463_fpFusedHornerTest_in(53 downto 13);

	--xTop18Bits_uid642_piSig_1_uid464_fpFusedHornerTest(BITSELECT,641)@77
    xTop18Bits_uid642_piSig_1_uid464_fpFusedHornerTest_in <= sfpXR1_uid463_fpFusedHornerTest_b;
    xTop18Bits_uid642_piSig_1_uid464_fpFusedHornerTest_b <= xTop18Bits_uid642_piSig_1_uid464_fpFusedHornerTest_in(40 downto 23);

	--reg_xTop18Bits_uid642_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_9(REG,848)@77
    reg_xTop18Bits_uid642_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_9: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop18Bits_uid642_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_9_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop18Bits_uid642_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_9_q <= xTop18Bits_uid642_piSig_1_uid464_fpFusedHornerTest_b;
            END IF;
        END IF;
    END PROCESS;


	--satExp_2_uid447_fpFusedHornerTest(CONSTANT,446)
    satExp_2_uid447_fpFusedHornerTest_q <= "1100";

	--expX_uid434_fpFusedHornerTest(BITSELECT,433)@70
    expX_uid434_fpFusedHornerTest_in <= sqrFP_uid161_fpArctanXTest_q(62 downto 0);
    expX_uid434_fpFusedHornerTest_b <= expX_uid434_fpFusedHornerTest_in(62 downto 52);

	--reg_expX_uid434_fpFusedHornerTest_0_to_addrValue_uid437_fpFusedHornerTest_1(REG,841)@70
    reg_expX_uid434_fpFusedHornerTest_0_to_addrValue_uid437_fpFusedHornerTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expX_uid434_fpFusedHornerTest_0_to_addrValue_uid437_fpFusedHornerTest_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expX_uid434_fpFusedHornerTest_0_to_addrValue_uid437_fpFusedHornerTest_1_q <= expX_uid434_fpFusedHornerTest_b;
            END IF;
        END IF;
    END PROCESS;


	--biasingConstant_uid436_fpFusedHornerTest(CONSTANT,435)
    biasingConstant_uid436_fpFusedHornerTest_q <= "1111101110";

	--addrValue_uid437_fpFusedHornerTest(SUB,436)@71
    addrValue_uid437_fpFusedHornerTest_a <= STD_LOGIC_VECTOR("00" & biasingConstant_uid436_fpFusedHornerTest_q);
    addrValue_uid437_fpFusedHornerTest_b <= STD_LOGIC_VECTOR("0" & reg_expX_uid434_fpFusedHornerTest_0_to_addrValue_uid437_fpFusedHornerTest_1_q);
            addrValue_uid437_fpFusedHornerTest_o <= STD_LOGIC_VECTOR(UNSIGNED(addrValue_uid437_fpFusedHornerTest_a) - UNSIGNED(addrValue_uid437_fpFusedHornerTest_b));
    addrValue_uid437_fpFusedHornerTest_q <= addrValue_uid437_fpFusedHornerTest_o(11 downto 0);


	--coefTableAddrPreSat_2_uid448_fpFusedHornerTest(BITSELECT,447)@71
    coefTableAddrPreSat_2_uid448_fpFusedHornerTest_in <= addrValue_uid437_fpFusedHornerTest_q(3 downto 0);
    coefTableAddrPreSat_2_uid448_fpFusedHornerTest_b <= coefTableAddrPreSat_2_uid448_fpFusedHornerTest_in(3 downto 0);

	--ld_coefTableAddrPreSat_2_uid448_fpFusedHornerTest_b_to_coefTableAddr2_uid449_fpFusedHornerTest_c(DELAY,1340)@71
    ld_coefTableAddrPreSat_2_uid448_fpFusedHornerTest_b_to_coefTableAddr2_uid449_fpFusedHornerTest_c : dspba_delay
    GENERIC MAP ( width => 4, depth => 1 )
    PORT MAP ( xin => coefTableAddrPreSat_2_uid448_fpFusedHornerTest_b, xout => ld_coefTableAddrPreSat_2_uid448_fpFusedHornerTest_b_to_coefTableAddr2_uid449_fpFusedHornerTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--satHighVal_uid445_fpFusedHornerTest(CONSTANT,444)
    satHighVal_uid445_fpFusedHornerTest_q <= "000000001100";

	--reg_addrValue_uid437_fpFusedHornerTest_0_to_satHigh1_uid441_fpFusedHornerTest_0(REG,842)@71
    reg_addrValue_uid437_fpFusedHornerTest_0_to_satHigh1_uid441_fpFusedHornerTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_addrValue_uid437_fpFusedHornerTest_0_to_satHigh1_uid441_fpFusedHornerTest_0_q <= "000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_addrValue_uid437_fpFusedHornerTest_0_to_satHigh1_uid441_fpFusedHornerTest_0_q <= addrValue_uid437_fpFusedHornerTest_q;
            END IF;
        END IF;
    END PROCESS;


	--satHigh2_uid446_fpFusedHornerTest(COMPARE,445)@72
    satHigh2_uid446_fpFusedHornerTest_cin <= GND_q;
    satHigh2_uid446_fpFusedHornerTest_a <= STD_LOGIC_VECTOR((13 downto 12 => reg_addrValue_uid437_fpFusedHornerTest_0_to_satHigh1_uid441_fpFusedHornerTest_0_q(11)) & reg_addrValue_uid437_fpFusedHornerTest_0_to_satHigh1_uid441_fpFusedHornerTest_0_q) & '0';
    satHigh2_uid446_fpFusedHornerTest_b <= STD_LOGIC_VECTOR((13 downto 12 => satHighVal_uid445_fpFusedHornerTest_q(11)) & satHighVal_uid445_fpFusedHornerTest_q) & satHigh2_uid446_fpFusedHornerTest_cin(0);
            satHigh2_uid446_fpFusedHornerTest_o <= STD_LOGIC_VECTOR(SIGNED(satHigh2_uid446_fpFusedHornerTest_a) - SIGNED(satHigh2_uid446_fpFusedHornerTest_b));
    satHigh2_uid446_fpFusedHornerTest_n(0) <= not satHigh2_uid446_fpFusedHornerTest_o(14);


	--coefTableAddr2_uid449_fpFusedHornerTest(MUX,448)@72
    coefTableAddr2_uid449_fpFusedHornerTest_s <= satHigh2_uid446_fpFusedHornerTest_n;
    coefTableAddr2_uid449_fpFusedHornerTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            coefTableAddr2_uid449_fpFusedHornerTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE coefTableAddr2_uid449_fpFusedHornerTest_s IS
                      WHEN "0" => coefTableAddr2_uid449_fpFusedHornerTest_q <= ld_coefTableAddrPreSat_2_uid448_fpFusedHornerTest_b_to_coefTableAddr2_uid449_fpFusedHornerTest_c_q;
                      WHEN "1" => coefTableAddr2_uid449_fpFusedHornerTest_q <= satExp_2_uid447_fpFusedHornerTest_q;
                      WHEN OTHERS => coefTableAddr2_uid449_fpFusedHornerTest_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;


	--coefTable2_uid454_fpFusedHornerTest(LOOKUP,453)@73
    coefTable2_uid454_fpFusedHornerTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            coefTable2_uid454_fpFusedHornerTest_q <= "01100110011001100110011";
        ELSIF rising_edge(clk) THEN
        IF (en = "1") THEN
            CASE (coefTableAddr2_uid449_fpFusedHornerTest_q) IS
                WHEN "0000" =>  coefTable2_uid454_fpFusedHornerTest_q <= "01100110011001100110011";
                WHEN "0001" =>  coefTable2_uid454_fpFusedHornerTest_q <= "00011001100110011001101";
                WHEN "0010" =>  coefTable2_uid454_fpFusedHornerTest_q <= "00000110011001100110011";
                WHEN "0011" =>  coefTable2_uid454_fpFusedHornerTest_q <= "00000001100110011001101";
                WHEN "0100" =>  coefTable2_uid454_fpFusedHornerTest_q <= "00000000011001100110011";
                WHEN "0101" =>  coefTable2_uid454_fpFusedHornerTest_q <= "00000000000110011001101";
                WHEN "0110" =>  coefTable2_uid454_fpFusedHornerTest_q <= "00000000000001100110011";
                WHEN "0111" =>  coefTable2_uid454_fpFusedHornerTest_q <= "00000000000000011001101";
                WHEN "1000" =>  coefTable2_uid454_fpFusedHornerTest_q <= "00000000000000000110011";
                WHEN "1001" =>  coefTable2_uid454_fpFusedHornerTest_q <= "00000000000000000001101";
                WHEN "1010" =>  coefTable2_uid454_fpFusedHornerTest_q <= "00000000000000000000011";
                WHEN "1011" =>  coefTable2_uid454_fpFusedHornerTest_q <= "00000000000000000000001";
                WHEN "1100" =>  coefTable2_uid454_fpFusedHornerTest_q <= "00000000000000000000000";
                WHEN OTHERS =>
                    coefTable2_uid454_fpFusedHornerTest_q <= (others => '-');
            END CASE;
        END IF;
        END IF;
    END PROCESS;


	--sfpXR2_uid459_fpFusedHornerTest(BITSELECT,458)@73
    sfpXR2_uid459_fpFusedHornerTest_in <= ufxpX_uid458_fpFusedHornerTest_q;
    sfpXR2_uid459_fpFusedHornerTest_b <= sfpXR2_uid459_fpFusedHornerTest_in(53 downto 31);

	--reg_sfpXR2_uid459_fpFusedHornerTest_0_to_prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_0(REG,844)@73
    reg_sfpXR2_uid459_fpFusedHornerTest_0_to_prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sfpXR2_uid459_fpFusedHornerTest_0_to_prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_0_q <= "00000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sfpXR2_uid459_fpFusedHornerTest_0_to_prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_0_q <= sfpXR2_uid459_fpFusedHornerTest_b;
            END IF;
        END IF;
    END PROCESS;


	--prodXY_uid636_piSig_2_uid460_fpFusedHornerTest(MULT,635)@74
    prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_pr <= SIGNED(prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_a) * SIGNED(prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_b);
    prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_a <= (others => '0');
            prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_b <= (others => '0');
            prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_a <= reg_sfpXR2_uid459_fpFusedHornerTest_0_to_prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_0_q;
                prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_b <= coefTable2_uid454_fpFusedHornerTest_q;
                prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_s1 <= STD_LOGIC_VECTOR(prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_pr);
            END IF;
        END IF;
    END PROCESS;
    prodXY_uid636_piSig_2_uid460_fpFusedHornerTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_q <= prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--prodXYTruncFR_uid637_piSig_2_uid460_fpFusedHornerTest(BITSELECT,636)@77
    prodXYTruncFR_uid637_piSig_2_uid460_fpFusedHornerTest_in <= prodXY_uid636_piSig_2_uid460_fpFusedHornerTest_q;
    prodXYTruncFR_uid637_piSig_2_uid460_fpFusedHornerTest_b <= prodXYTruncFR_uid637_piSig_2_uid460_fpFusedHornerTest_in(45 downto 23);

	--piSigSignRed_2_uid461_fpFusedHornerTest(BITSELECT,460)@77
    piSigSignRed_2_uid461_fpFusedHornerTest_in <= prodXYTruncFR_uid637_piSig_2_uid460_fpFusedHornerTest_b(21 downto 0);
    piSigSignRed_2_uid461_fpFusedHornerTest_b <= piSigSignRed_2_uid461_fpFusedHornerTest_in(21 downto 0);

	--satExp_1_uid442_fpFusedHornerTest(CONSTANT,441)
    satExp_1_uid442_fpFusedHornerTest_q <= "100111";

	--coefTableAddrPreSat_1_uid443_fpFusedHornerTest(BITSELECT,442)@71
    coefTableAddrPreSat_1_uid443_fpFusedHornerTest_in <= addrValue_uid437_fpFusedHornerTest_q(5 downto 0);
    coefTableAddrPreSat_1_uid443_fpFusedHornerTest_b <= coefTableAddrPreSat_1_uid443_fpFusedHornerTest_in(5 downto 0);

	--ld_coefTableAddrPreSat_1_uid443_fpFusedHornerTest_b_to_coefTableAddr1_uid444_fpFusedHornerTest_c(DELAY,1336)@71
    ld_coefTableAddrPreSat_1_uid443_fpFusedHornerTest_b_to_coefTableAddr1_uid444_fpFusedHornerTest_c : dspba_delay
    GENERIC MAP ( width => 6, depth => 1 )
    PORT MAP ( xin => coefTableAddrPreSat_1_uid443_fpFusedHornerTest_b, xout => ld_coefTableAddrPreSat_1_uid443_fpFusedHornerTest_b_to_coefTableAddr1_uid444_fpFusedHornerTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--satHighVal_uid440_fpFusedHornerTest(CONSTANT,439)
    satHighVal_uid440_fpFusedHornerTest_q <= "000000100111";

	--satHigh1_uid441_fpFusedHornerTest(COMPARE,440)@72
    satHigh1_uid441_fpFusedHornerTest_cin <= GND_q;
    satHigh1_uid441_fpFusedHornerTest_a <= STD_LOGIC_VECTOR((13 downto 12 => reg_addrValue_uid437_fpFusedHornerTest_0_to_satHigh1_uid441_fpFusedHornerTest_0_q(11)) & reg_addrValue_uid437_fpFusedHornerTest_0_to_satHigh1_uid441_fpFusedHornerTest_0_q) & '0';
    satHigh1_uid441_fpFusedHornerTest_b <= STD_LOGIC_VECTOR((13 downto 12 => satHighVal_uid440_fpFusedHornerTest_q(11)) & satHighVal_uid440_fpFusedHornerTest_q) & satHigh1_uid441_fpFusedHornerTest_cin(0);
            satHigh1_uid441_fpFusedHornerTest_o <= STD_LOGIC_VECTOR(SIGNED(satHigh1_uid441_fpFusedHornerTest_a) - SIGNED(satHigh1_uid441_fpFusedHornerTest_b));
    satHigh1_uid441_fpFusedHornerTest_n(0) <= not satHigh1_uid441_fpFusedHornerTest_o(14);


	--coefTableAddr1_uid444_fpFusedHornerTest(MUX,443)@72
    coefTableAddr1_uid444_fpFusedHornerTest_s <= satHigh1_uid441_fpFusedHornerTest_n;
    coefTableAddr1_uid444_fpFusedHornerTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            coefTableAddr1_uid444_fpFusedHornerTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE coefTableAddr1_uid444_fpFusedHornerTest_s IS
                      WHEN "0" => coefTableAddr1_uid444_fpFusedHornerTest_q <= ld_coefTableAddrPreSat_1_uid443_fpFusedHornerTest_b_to_coefTableAddr1_uid444_fpFusedHornerTest_c_q;
                      WHEN "1" => coefTableAddr1_uid444_fpFusedHornerTest_q <= satExp_1_uid442_fpFusedHornerTest_q;
                      WHEN OTHERS => coefTableAddr1_uid444_fpFusedHornerTest_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;


	--ld_coefTableAddr1_uid444_fpFusedHornerTest_q_to_coefTable1_uid452_fpFusedHornerTest_a(DELAY,1341)@73
    ld_coefTableAddr1_uid444_fpFusedHornerTest_q_to_coefTable1_uid452_fpFusedHornerTest_a : dspba_delay
    GENERIC MAP ( width => 6, depth => 4 )
    PORT MAP ( xin => coefTableAddr1_uid444_fpFusedHornerTest_q, xout => ld_coefTableAddr1_uid444_fpFusedHornerTest_q_to_coefTable1_uid452_fpFusedHornerTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--coefTable1_uid452_fpFusedHornerTest(LOOKUP,451)@77
    coefTable1_uid452_fpFusedHornerTest: PROCESS (ld_coefTableAddr1_uid444_fpFusedHornerTest_q_to_coefTable1_uid452_fpFusedHornerTest_a_q)
    BEGIN
        -- Begin reserved scope level
            CASE (ld_coefTableAddr1_uid444_fpFusedHornerTest_q_to_coefTable1_uid452_fpFusedHornerTest_a_q) IS
                WHEN "000000" =>  coefTable1_uid452_fpFusedHornerTest_q <= "101010101010101010101010101010101010101";
                WHEN "000001" =>  coefTable1_uid452_fpFusedHornerTest_q <= "110101010101010101010101010101010101011";
                WHEN "000010" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111010101010101010101010101010101010101";
                WHEN "000011" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111101010101010101010101010101010101011";
                WHEN "000100" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111110101010101010101010101010101010101";
                WHEN "000101" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111010101010101010101010101010101011";
                WHEN "000110" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111101010101010101010101010101010101";
                WHEN "000111" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111110101010101010101010101010101011";
                WHEN "001000" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111010101010101010101010101010101";
                WHEN "001001" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111101010101010101010101010101011";
                WHEN "001010" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111110101010101010101010101010101";
                WHEN "001011" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111010101010101010101010101011";
                WHEN "001100" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111101010101010101010101010101";
                WHEN "001101" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111110101010101010101010101011";
                WHEN "001110" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111010101010101010101010101";
                WHEN "001111" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111101010101010101010101011";
                WHEN "010000" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111110101010101010101010101";
                WHEN "010001" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111010101010101010101011";
                WHEN "010010" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111101010101010101010101";
                WHEN "010011" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111110101010101010101011";
                WHEN "010100" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111010101010101010101";
                WHEN "010101" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111101010101010101011";
                WHEN "010110" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111110101010101010101";
                WHEN "010111" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111111010101010101011";
                WHEN "011000" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111111101010101010101";
                WHEN "011001" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111111110101010101011";
                WHEN "011010" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111111111010101010101";
                WHEN "011011" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111111111101010101011";
                WHEN "011100" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111111111110101010101";
                WHEN "011101" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111111111111010101011";
                WHEN "011110" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111111111111101010101";
                WHEN "011111" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111111111111110101011";
                WHEN "100000" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111111111111111010101";
                WHEN "100001" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111111111111111101011";
                WHEN "100010" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111111111111111110101";
                WHEN "100011" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111111111111111111011";
                WHEN "100100" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111111111111111111101";
                WHEN "100101" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111111111111111111111";
                WHEN "100110" =>  coefTable1_uid452_fpFusedHornerTest_q <= "111111111111111111111111111111111111111";
                WHEN "100111" =>  coefTable1_uid452_fpFusedHornerTest_q <= "000000000000000000000000000000000000000";
                WHEN OTHERS =>
                    coefTable1_uid452_fpFusedHornerTest_q <= (others => '-');
            END CASE;
        -- End reserved scope level
    END PROCESS;


	--sigmaSigExt1_uid462_fpFusedHornerTest(ADD,461)@77
    sigmaSigExt1_uid462_fpFusedHornerTest_a <= STD_LOGIC_VECTOR((39 downto 39 => coefTable1_uid452_fpFusedHornerTest_q(38)) & coefTable1_uid452_fpFusedHornerTest_q);
    sigmaSigExt1_uid462_fpFusedHornerTest_b <= STD_LOGIC_VECTOR((39 downto 22 => piSigSignRed_2_uid461_fpFusedHornerTest_b(21)) & piSigSignRed_2_uid461_fpFusedHornerTest_b);
            sigmaSigExt1_uid462_fpFusedHornerTest_o <= STD_LOGIC_VECTOR(SIGNED(sigmaSigExt1_uid462_fpFusedHornerTest_a) + SIGNED(sigmaSigExt1_uid462_fpFusedHornerTest_b));
    sigmaSigExt1_uid462_fpFusedHornerTest_q <= sigmaSigExt1_uid462_fpFusedHornerTest_o(39 downto 0);


	--yBottomBits_uid643_piSig_1_uid464_fpFusedHornerTest(BITSELECT,642)@77
    yBottomBits_uid643_piSig_1_uid464_fpFusedHornerTest_in <= sigmaSigExt1_uid462_fpFusedHornerTest_q(12 downto 0);
    yBottomBits_uid643_piSig_1_uid464_fpFusedHornerTest_b <= yBottomBits_uid643_piSig_1_uid464_fpFusedHornerTest_in(12 downto 0);

	--pad_yBottomBits_uid643_uid646_piSig_1_uid464_fpFusedHornerTest(BITJOIN,645)@77
    pad_yBottomBits_uid643_uid646_piSig_1_uid464_fpFusedHornerTest_q <= yBottomBits_uid643_piSig_1_uid464_fpFusedHornerTest_b & STD_LOGIC_VECTOR((4 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_yBottomBits_uid643_uid646_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_7(REG,847)@77
    reg_pad_yBottomBits_uid643_uid646_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid643_uid646_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_7_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid643_uid646_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_7_q <= pad_yBottomBits_uid643_uid646_piSig_1_uid464_fpFusedHornerTest_q;
            END IF;
        END IF;
    END PROCESS;


	--yTop18Bits_uid645_piSig_1_uid464_fpFusedHornerTest(BITSELECT,644)@77
    yTop18Bits_uid645_piSig_1_uid464_fpFusedHornerTest_in <= sigmaSigExt1_uid462_fpFusedHornerTest_q;
    yTop18Bits_uid645_piSig_1_uid464_fpFusedHornerTest_b <= yTop18Bits_uid645_piSig_1_uid464_fpFusedHornerTest_in(39 downto 22);

	--reg_yTop18Bits_uid645_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_6(REG,846)@77
    reg_yTop18Bits_uid645_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop18Bits_uid645_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_6_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop18Bits_uid645_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_6_q <= yTop18Bits_uid645_piSig_1_uid464_fpFusedHornerTest_b;
            END IF;
        END IF;
    END PROCESS;


	--xBottomBits_uid644_piSig_1_uid464_fpFusedHornerTest(BITSELECT,643)@77
    xBottomBits_uid644_piSig_1_uid464_fpFusedHornerTest_in <= sfpXR1_uid463_fpFusedHornerTest_b(13 downto 0);
    xBottomBits_uid644_piSig_1_uid464_fpFusedHornerTest_b <= xBottomBits_uid644_piSig_1_uid464_fpFusedHornerTest_in(13 downto 0);

	--pad_xBottomBits_uid644_uid647_piSig_1_uid464_fpFusedHornerTest(BITJOIN,646)@77
    pad_xBottomBits_uid644_uid647_piSig_1_uid464_fpFusedHornerTest_q <= xBottomBits_uid644_piSig_1_uid464_fpFusedHornerTest_b & STD_LOGIC_VECTOR((3 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_xBottomBits_uid644_uid647_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_4(REG,845)@77
    reg_pad_xBottomBits_uid644_uid647_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid644_uid647_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_4_q <= "000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid644_uid647_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_4_q <= pad_xBottomBits_uid644_uid647_piSig_1_uid464_fpFusedHornerTest_q;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma(CHAINMULTADD,714)@78
    multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_l(0) <= SIGNED(RESIZE(multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_a(0),19));
    multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_l(1) <= SIGNED(RESIZE(multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_a(1),19));
    multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_p(0) <= multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_l(0) * multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_c(0);
    multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_p(1) <= multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_l(1) * multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_c(1);
    multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_w(0) <= RESIZE(multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_p(0),38) + RESIZE(multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_p(1),38);
    multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_x(0) <= multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_w(0);
    multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_y(0) <= multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_x(0);
    multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_a <= (others => (others => '0'));
            multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_c <= (others => (others => '0'));
            multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_a(0) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid644_uid647_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_4_q),18);
            multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_yBottomBits_uid643_uid646_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_7_q),18);
            multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_c(0) <= RESIZE(SIGNED(reg_yTop18Bits_uid645_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_6_q),18);
            multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_c(1) <= RESIZE(SIGNED(reg_xTop18Bits_uid642_piSig_1_uid464_fpFusedHornerTest_0_to_multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_9_q),18);
            IF (en = "1") THEN
                multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_s(0) <= multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_y(0);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_delay : dspba_delay
    GENERIC MAP (width => 37, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_s(0)(36 downto 0)), xout => multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest(BITSELECT,648)@81
    multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_in <= multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_cma_q;
    multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_b <= multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_in(36 downto 4);

	--highBBits_uid651_piSig_1_uid464_fpFusedHornerTest(BITSELECT,650)@81
    highBBits_uid651_piSig_1_uid464_fpFusedHornerTest_in <= multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_b;
    highBBits_uid651_piSig_1_uid464_fpFusedHornerTest_b <= highBBits_uid651_piSig_1_uid464_fpFusedHornerTest_in(32 downto 5);

	--yTop27Bits_uid640_piSig_1_uid464_fpFusedHornerTest(BITSELECT,639)@77
    yTop27Bits_uid640_piSig_1_uid464_fpFusedHornerTest_in <= sigmaSigExt1_uid462_fpFusedHornerTest_q;
    yTop27Bits_uid640_piSig_1_uid464_fpFusedHornerTest_b <= yTop27Bits_uid640_piSig_1_uid464_fpFusedHornerTest_in(39 downto 13);

	--reg_yTop27Bits_uid640_piSig_1_uid464_fpFusedHornerTest_0_to_topProd_uid641_piSig_1_uid464_fpFusedHornerTest_1(REG,850)@77
    reg_yTop27Bits_uid640_piSig_1_uid464_fpFusedHornerTest_0_to_topProd_uid641_piSig_1_uid464_fpFusedHornerTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid640_piSig_1_uid464_fpFusedHornerTest_0_to_topProd_uid641_piSig_1_uid464_fpFusedHornerTest_1_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid640_piSig_1_uid464_fpFusedHornerTest_0_to_topProd_uid641_piSig_1_uid464_fpFusedHornerTest_1_q <= yTop27Bits_uid640_piSig_1_uid464_fpFusedHornerTest_b;
            END IF;
        END IF;
    END PROCESS;


	--xTop27Bits_uid639_piSig_1_uid464_fpFusedHornerTest(BITSELECT,638)@77
    xTop27Bits_uid639_piSig_1_uid464_fpFusedHornerTest_in <= sfpXR1_uid463_fpFusedHornerTest_b;
    xTop27Bits_uid639_piSig_1_uid464_fpFusedHornerTest_b <= xTop27Bits_uid639_piSig_1_uid464_fpFusedHornerTest_in(40 downto 14);

	--reg_xTop27Bits_uid639_piSig_1_uid464_fpFusedHornerTest_0_to_topProd_uid641_piSig_1_uid464_fpFusedHornerTest_0(REG,849)@77
    reg_xTop27Bits_uid639_piSig_1_uid464_fpFusedHornerTest_0_to_topProd_uid641_piSig_1_uid464_fpFusedHornerTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid639_piSig_1_uid464_fpFusedHornerTest_0_to_topProd_uid641_piSig_1_uid464_fpFusedHornerTest_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid639_piSig_1_uid464_fpFusedHornerTest_0_to_topProd_uid641_piSig_1_uid464_fpFusedHornerTest_0_q <= xTop27Bits_uid639_piSig_1_uid464_fpFusedHornerTest_b;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid641_piSig_1_uid464_fpFusedHornerTest(MULT,640)@78
    topProd_uid641_piSig_1_uid464_fpFusedHornerTest_pr <= SIGNED(topProd_uid641_piSig_1_uid464_fpFusedHornerTest_a) * SIGNED(topProd_uid641_piSig_1_uid464_fpFusedHornerTest_b);
    topProd_uid641_piSig_1_uid464_fpFusedHornerTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid641_piSig_1_uid464_fpFusedHornerTest_a <= (others => '0');
            topProd_uid641_piSig_1_uid464_fpFusedHornerTest_b <= (others => '0');
            topProd_uid641_piSig_1_uid464_fpFusedHornerTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid641_piSig_1_uid464_fpFusedHornerTest_a <= reg_xTop27Bits_uid639_piSig_1_uid464_fpFusedHornerTest_0_to_topProd_uid641_piSig_1_uid464_fpFusedHornerTest_0_q;
                topProd_uid641_piSig_1_uid464_fpFusedHornerTest_b <= reg_yTop27Bits_uid640_piSig_1_uid464_fpFusedHornerTest_0_to_topProd_uid641_piSig_1_uid464_fpFusedHornerTest_1_q;
                topProd_uid641_piSig_1_uid464_fpFusedHornerTest_s1 <= STD_LOGIC_VECTOR(topProd_uid641_piSig_1_uid464_fpFusedHornerTest_pr);
            END IF;
        END IF;
    END PROCESS;
    topProd_uid641_piSig_1_uid464_fpFusedHornerTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid641_piSig_1_uid464_fpFusedHornerTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid641_piSig_1_uid464_fpFusedHornerTest_q <= topProd_uid641_piSig_1_uid464_fpFusedHornerTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--sumAHighB_uid652_piSig_1_uid464_fpFusedHornerTest(ADD,651)@81
    sumAHighB_uid652_piSig_1_uid464_fpFusedHornerTest_a <= STD_LOGIC_VECTOR((54 downto 54 => topProd_uid641_piSig_1_uid464_fpFusedHornerTest_q(53)) & topProd_uid641_piSig_1_uid464_fpFusedHornerTest_q);
    sumAHighB_uid652_piSig_1_uid464_fpFusedHornerTest_b <= STD_LOGIC_VECTOR((54 downto 28 => highBBits_uid651_piSig_1_uid464_fpFusedHornerTest_b(27)) & highBBits_uid651_piSig_1_uid464_fpFusedHornerTest_b);
            sumAHighB_uid652_piSig_1_uid464_fpFusedHornerTest_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid652_piSig_1_uid464_fpFusedHornerTest_a) + SIGNED(sumAHighB_uid652_piSig_1_uid464_fpFusedHornerTest_b));
    sumAHighB_uid652_piSig_1_uid464_fpFusedHornerTest_q <= sumAHighB_uid652_piSig_1_uid464_fpFusedHornerTest_o(54 downto 0);


	--lowRangeB_uid650_piSig_1_uid464_fpFusedHornerTest(BITSELECT,649)@81
    lowRangeB_uid650_piSig_1_uid464_fpFusedHornerTest_in <= multSumOfTwo18_uid646_piSig_1_uid464_fpFusedHornerTest_b(4 downto 0);
    lowRangeB_uid650_piSig_1_uid464_fpFusedHornerTest_b <= lowRangeB_uid650_piSig_1_uid464_fpFusedHornerTest_in(4 downto 0);

	--add0_uid650_uid653_piSig_1_uid464_fpFusedHornerTest(BITJOIN,652)@81
    add0_uid650_uid653_piSig_1_uid464_fpFusedHornerTest_q <= sumAHighB_uid652_piSig_1_uid464_fpFusedHornerTest_q & lowRangeB_uid650_piSig_1_uid464_fpFusedHornerTest_b;

	--R_uid654_piSig_1_uid464_fpFusedHornerTest(BITSELECT,653)@81
    R_uid654_piSig_1_uid464_fpFusedHornerTest_in <= add0_uid650_uid653_piSig_1_uid464_fpFusedHornerTest_q(58 downto 0);
    R_uid654_piSig_1_uid464_fpFusedHornerTest_b <= R_uid654_piSig_1_uid464_fpFusedHornerTest_in(58 downto 17);

	--piSigSignRed_1_uid465_fpFusedHornerTest(BITSELECT,464)@81
    piSigSignRed_1_uid465_fpFusedHornerTest_in <= R_uid654_piSig_1_uid464_fpFusedHornerTest_b(40 downto 0);
    piSigSignRed_1_uid465_fpFusedHornerTest_b <= piSigSignRed_1_uid465_fpFusedHornerTest_in(40 downto 0);

	--highBBits_uid467_fpFusedHornerTest(BITSELECT,466)@81
    highBBits_uid467_fpFusedHornerTest_in <= piSigSignRed_1_uid465_fpFusedHornerTest_b;
    highBBits_uid467_fpFusedHornerTest_b <= highBBits_uid467_fpFusedHornerTest_in(40 downto 4);

	--reg_highBBits_uid467_fpFusedHornerTest_0_to_sumAHighB_uid468_fpFusedHornerTest_1(REG,851)@81
    reg_highBBits_uid467_fpFusedHornerTest_0_to_sumAHighB_uid468_fpFusedHornerTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_highBBits_uid467_fpFusedHornerTest_0_to_sumAHighB_uid468_fpFusedHornerTest_1_q <= "0000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_highBBits_uid467_fpFusedHornerTest_0_to_sumAHighB_uid468_fpFusedHornerTest_1_q <= highBBits_uid467_fpFusedHornerTest_b;
            END IF;
        END IF;
    END PROCESS;


	--coefTable0_uid450_fpFusedHornerTest(LOOKUP,449)@81
    coefTable0_uid450_fpFusedHornerTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            coefTable0_uid450_fpFusedHornerTest_q <= "010000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
        IF (en = "1") THEN
            CASE (GND_q) IS
                WHEN "0" =>  coefTable0_uid450_fpFusedHornerTest_q <= "010000000000000000000000000000000000000000000000000000";
                WHEN "1" =>  coefTable0_uid450_fpFusedHornerTest_q <= "000000000000000000000000000000000000000000000000000000";
                WHEN OTHERS => -- unreachable
                    coefTable0_uid450_fpFusedHornerTest_q <= (others => '-');
            END CASE;
        END IF;
        END IF;
    END PROCESS;


	--sumAHighB_uid468_fpFusedHornerTest(ADD,467)@82
    sumAHighB_uid468_fpFusedHornerTest_a <= STD_LOGIC_VECTOR((54 downto 54 => coefTable0_uid450_fpFusedHornerTest_q(53)) & coefTable0_uid450_fpFusedHornerTest_q);
    sumAHighB_uid468_fpFusedHornerTest_b <= STD_LOGIC_VECTOR((54 downto 37 => reg_highBBits_uid467_fpFusedHornerTest_0_to_sumAHighB_uid468_fpFusedHornerTest_1_q(36)) & reg_highBBits_uid467_fpFusedHornerTest_0_to_sumAHighB_uid468_fpFusedHornerTest_1_q);
            sumAHighB_uid468_fpFusedHornerTest_o <= STD_LOGIC_VECTOR(SIGNED(sumAHighB_uid468_fpFusedHornerTest_a) + SIGNED(sumAHighB_uid468_fpFusedHornerTest_b));
    sumAHighB_uid468_fpFusedHornerTest_q <= sumAHighB_uid468_fpFusedHornerTest_o(54 downto 0);


	--lowRangeB_uid466_fpFusedHornerTest(BITSELECT,465)@81
    lowRangeB_uid466_fpFusedHornerTest_in <= piSigSignRed_1_uid465_fpFusedHornerTest_b(3 downto 0);
    lowRangeB_uid466_fpFusedHornerTest_b <= lowRangeB_uid466_fpFusedHornerTest_in(3 downto 0);

	--ld_lowRangeB_uid466_fpFusedHornerTest_b_to_sigmaSigExt0_uid466_uid469_fpFusedHornerTest_a(DELAY,1356)@81
    ld_lowRangeB_uid466_fpFusedHornerTest_b_to_sigmaSigExt0_uid466_uid469_fpFusedHornerTest_a : dspba_delay
    GENERIC MAP ( width => 4, depth => 1 )
    PORT MAP ( xin => lowRangeB_uid466_fpFusedHornerTest_b, xout => ld_lowRangeB_uid466_fpFusedHornerTest_b_to_sigmaSigExt0_uid466_uid469_fpFusedHornerTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--sigmaSigExt0_uid466_uid469_fpFusedHornerTest(BITJOIN,468)@82
    sigmaSigExt0_uid466_uid469_fpFusedHornerTest_q <= sumAHighB_uid468_fpFusedHornerTest_q & ld_lowRangeB_uid466_fpFusedHornerTest_b_to_sigmaSigExt0_uid466_uid469_fpFusedHornerTest_a_q;

	--msbSS0_uid471_fpFusedHornerTest(BITSELECT,470)@82
    msbSS0_uid471_fpFusedHornerTest_in <= sigmaSigExt0_uid466_uid469_fpFusedHornerTest_q;
    msbSS0_uid471_fpFusedHornerTest_b <= msbSS0_uid471_fpFusedHornerTest_in(58 downto 58);

	--ld_msbSS0_uid471_fpFusedHornerTest_b_to_finalRes_uid484_fpFusedHornerTest_c(DELAY,1371)@82
    ld_msbSS0_uid471_fpFusedHornerTest_b_to_finalRes_uid484_fpFusedHornerTest_c : dspba_delay
    GENERIC MAP ( width => 1, depth => 2 )
    PORT MAP ( xin => msbSS0_uid471_fpFusedHornerTest_b, xout => ld_msbSS0_uid471_fpFusedHornerTest_b_to_finalRes_uid484_fpFusedHornerTest_c_q, ena => en(0), clk => clk, aclr => areset );

	--topResBits_uid472_fpFusedHornerTest(BITSELECT,471)@82
    topResBits_uid472_fpFusedHornerTest_in <= sigmaSigExt0_uid466_uid469_fpFusedHornerTest_q(56 downto 0);
    topResBits_uid472_fpFusedHornerTest_b <= topResBits_uid472_fpFusedHornerTest_in(56 downto 56);

	--vCount_uid657_countValue_uid473_fpFusedHornerTest(LOGICAL,656)@82
    vCount_uid657_countValue_uid473_fpFusedHornerTest_a <= topResBits_uid472_fpFusedHornerTest_b;
    vCount_uid657_countValue_uid473_fpFusedHornerTest_b <= GND_q;
    vCount_uid657_countValue_uid473_fpFusedHornerTest_q_i <= "1" when vCount_uid657_countValue_uid473_fpFusedHornerTest_a = vCount_uid657_countValue_uid473_fpFusedHornerTest_b else "0";
    vCount_uid657_countValue_uid473_fpFusedHornerTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => vCount_uid657_countValue_uid473_fpFusedHornerTest_q, xin => vCount_uid657_countValue_uid473_fpFusedHornerTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--expLT_uid475_fpFusedHornerTest(SUB,474)@83
    expLT_uid475_fpFusedHornerTest_a <= STD_LOGIC_VECTOR((12 downto 11 => cstBias_uid13_fpArctanXTest_q(10)) & cstBias_uid13_fpArctanXTest_q);
    expLT_uid475_fpFusedHornerTest_b <= STD_LOGIC_VECTOR('0' & "00000000000" & vCount_uid657_countValue_uid473_fpFusedHornerTest_q);
            expLT_uid475_fpFusedHornerTest_o <= STD_LOGIC_VECTOR(SIGNED(expLT_uid475_fpFusedHornerTest_a) - SIGNED(expLT_uid475_fpFusedHornerTest_b));
    expLT_uid475_fpFusedHornerTest_q <= expLT_uid475_fpFusedHornerTest_o(11 downto 0);


	--expLTFinal_uid476_fpFusedHornerTest(BITSELECT,475)@83
    expLTFinal_uid476_fpFusedHornerTest_in <= expLT_uid475_fpFusedHornerTest_q(10 downto 0);
    expLTFinal_uid476_fpFusedHornerTest_b <= expLTFinal_uid476_fpFusedHornerTest_in(10 downto 0);

	--sigmaSig0OCrr_uid477_fpFusedHornerTest(BITSELECT,476)@82
    sigmaSig0OCrr_uid477_fpFusedHornerTest_in <= sigmaSigExt0_uid466_uid469_fpFusedHornerTest_q(56 downto 0);
    sigmaSig0OCrr_uid477_fpFusedHornerTest_b <= sigmaSig0OCrr_uid477_fpFusedHornerTest_in(56 downto 0);

	--X55dto0_uid662_alignedRes_uid478_fpFusedHornerTest(BITSELECT,661)@82
    X55dto0_uid662_alignedRes_uid478_fpFusedHornerTest_in <= sigmaSig0OCrr_uid477_fpFusedHornerTest_b(55 downto 0);
    X55dto0_uid662_alignedRes_uid478_fpFusedHornerTest_b <= X55dto0_uid662_alignedRes_uid478_fpFusedHornerTest_in(55 downto 0);

	--leftShiftStage0Idx1_uid663_alignedRes_uid478_fpFusedHornerTest(BITJOIN,662)@82
    leftShiftStage0Idx1_uid663_alignedRes_uid478_fpFusedHornerTest_q <= X55dto0_uid662_alignedRes_uid478_fpFusedHornerTest_b & GND_q;

	--reg_leftShiftStage0Idx1_uid663_alignedRes_uid478_fpFusedHornerTest_0_to_leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_3(REG,853)@82
    reg_leftShiftStage0Idx1_uid663_alignedRes_uid478_fpFusedHornerTest_0_to_leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage0Idx1_uid663_alignedRes_uid478_fpFusedHornerTest_0_to_leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_3_q <= "000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage0Idx1_uid663_alignedRes_uid478_fpFusedHornerTest_0_to_leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_3_q <= leftShiftStage0Idx1_uid663_alignedRes_uid478_fpFusedHornerTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_sigmaSig0OCrr_uid477_fpFusedHornerTest_0_to_leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_2(REG,852)@82
    reg_sigmaSig0OCrr_uid477_fpFusedHornerTest_0_to_leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sigmaSig0OCrr_uid477_fpFusedHornerTest_0_to_leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_2_q <= "000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sigmaSig0OCrr_uid477_fpFusedHornerTest_0_to_leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_2_q <= sigmaSig0OCrr_uid477_fpFusedHornerTest_b;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest(MUX,664)@83
    leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_s <= vCount_uid657_countValue_uid473_fpFusedHornerTest_q;
    leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest: PROCESS (leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_s, en, reg_sigmaSig0OCrr_uid477_fpFusedHornerTest_0_to_leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_2_q, reg_leftShiftStage0Idx1_uid663_alignedRes_uid478_fpFusedHornerTest_0_to_leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_3_q)
    BEGIN
            CASE leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_s IS
                  WHEN "0" => leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_q <= reg_sigmaSig0OCrr_uid477_fpFusedHornerTest_0_to_leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_2_q;
                  WHEN "1" => leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_q <= reg_leftShiftStage0Idx1_uid663_alignedRes_uid478_fpFusedHornerTest_0_to_leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_3_q;
                  WHEN OTHERS => leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--fracR_uid479_fpFusedHornerTest(BITSELECT,478)@83
    fracR_uid479_fpFusedHornerTest_in <= leftShiftStage0_uid665_alignedRes_uid478_fpFusedHornerTest_q(55 downto 0);
    fracR_uid479_fpFusedHornerTest_b <= fracR_uid479_fpFusedHornerTest_in(55 downto 3);

	--expFracRPreRnd_uid480_fpFusedHornerTest(BITJOIN,479)@83
    expFracRPreRnd_uid480_fpFusedHornerTest_q <= expLTFinal_uid476_fpFusedHornerTest_b & fracR_uid479_fpFusedHornerTest_b;

	--reg_expFracRPreRnd_uid480_fpFusedHornerTest_0_to_expFracRPostRnd_uid481_fpFusedHornerTest_0(REG,854)@83
    reg_expFracRPreRnd_uid480_fpFusedHornerTest_0_to_expFracRPostRnd_uid481_fpFusedHornerTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expFracRPreRnd_uid480_fpFusedHornerTest_0_to_expFracRPostRnd_uid481_fpFusedHornerTest_0_q <= "0000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expFracRPreRnd_uid480_fpFusedHornerTest_0_to_expFracRPostRnd_uid481_fpFusedHornerTest_0_q <= expFracRPreRnd_uid480_fpFusedHornerTest_q;
            END IF;
        END IF;
    END PROCESS;


	--expFracRPostRnd_uid481_fpFusedHornerTest(ADD,480)@84
    expFracRPostRnd_uid481_fpFusedHornerTest_a <= STD_LOGIC_VECTOR("0" & reg_expFracRPreRnd_uid480_fpFusedHornerTest_0_to_expFracRPostRnd_uid481_fpFusedHornerTest_0_q);
    expFracRPostRnd_uid481_fpFusedHornerTest_b <= STD_LOGIC_VECTOR("0000000000000000000000000000000000000000000000000000000000000000" & VCC_q);
            expFracRPostRnd_uid481_fpFusedHornerTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expFracRPostRnd_uid481_fpFusedHornerTest_a) + UNSIGNED(expFracRPostRnd_uid481_fpFusedHornerTest_b));
    expFracRPostRnd_uid481_fpFusedHornerTest_q <= expFracRPostRnd_uid481_fpFusedHornerTest_o(64 downto 0);


	--expRPostRnd_uid483_fpFusedHornerTest(BITSELECT,482)@84
    expRPostRnd_uid483_fpFusedHornerTest_in <= expFracRPostRnd_uid481_fpFusedHornerTest_q(63 downto 0);
    expRPostRnd_uid483_fpFusedHornerTest_b <= expRPostRnd_uid483_fpFusedHornerTest_in(63 downto 53);

	--fracRPostRnd_uid482_fpFusedHornerTest(BITSELECT,481)@84
    fracRPostRnd_uid482_fpFusedHornerTest_in <= expFracRPostRnd_uid481_fpFusedHornerTest_q(52 downto 0);
    fracRPostRnd_uid482_fpFusedHornerTest_b <= fracRPostRnd_uid482_fpFusedHornerTest_in(52 downto 1);

	--finalRes_uid484_fpFusedHornerTest(BITJOIN,483)@84
    finalRes_uid484_fpFusedHornerTest_q <= ld_msbSS0_uid471_fpFusedHornerTest_b_to_finalRes_uid484_fpFusedHornerTest_c_q & expRPostRnd_uid483_fpFusedHornerTest_b & fracRPostRnd_uid482_fpFusedHornerTest_b;

	--fpHornerR_uid486_fpFusedHornerTest(BITSELECT,485)@84
    fpHornerR_uid486_fpFusedHornerTest_in <= STD_LOGIC_VECTOR((64 downto 64 => finalRes_uid484_fpFusedHornerTest_q(63)) & finalRes_uid484_fpFusedHornerTest_q);
    fpHornerR_uid486_fpFusedHornerTest_b <= fpHornerR_uid486_fpFusedHornerTest_in(64 downto 0);

	--fracFpHornerResMult_uid164_fpArctanXTest(BITSELECT,163)@84
    fracFpHornerResMult_uid164_fpArctanXTest_in <= fpHornerR_uid486_fpFusedHornerTest_b(51 downto 0);
    fracFpHornerResMult_uid164_fpArctanXTest_b <= fracFpHornerResMult_uid164_fpArctanXTest_in(51 downto 0);

	--oFpHornerRes_uid165_uid165_fpArctanXTest(BITJOIN,164)@84
    oFpHornerRes_uid165_uid165_fpArctanXTest_q <= VCC_q & fracFpHornerResMult_uid164_fpArctanXTest_b;

	--yBottomBits_uid490_fxpHornerResMult_uid166_fpArctanXTest(BITSELECT,489)@84
    yBottomBits_uid490_fxpHornerResMult_uid166_fpArctanXTest_in <= oFpHornerRes_uid165_uid165_fpArctanXTest_q(25 downto 0);
    yBottomBits_uid490_fxpHornerResMult_uid166_fpArctanXTest_b <= yBottomBits_uid490_fxpHornerResMult_uid166_fpArctanXTest_in(25 downto 0);

	--pad_yBottomBits_uid490_uid492_fxpHornerResMult_uid166_fpArctanXTest(BITJOIN,491)@84
    pad_yBottomBits_uid490_uid492_fxpHornerResMult_uid166_fpArctanXTest_q <= yBottomBits_uid490_fxpHornerResMult_uid166_fpArctanXTest_b & GND_q;

	--reg_pad_yBottomBits_uid490_uid492_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_7(REG,857)@84
    reg_pad_yBottomBits_uid490_uid492_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_7: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_yBottomBits_uid490_uid492_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_7_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_yBottomBits_uid490_uid492_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_7_q <= pad_yBottomBits_uid490_uid492_fxpHornerResMult_uid166_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_nor(LOGICAL,2248)
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_nor_b <= ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_sticky_ena_q;
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_nor_q <= not (ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_nor_a or ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_nor_b);

	--ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_mem_top(CONSTANT,2244)
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_mem_top_q <= "010000";

	--ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_cmp(LOGICAL,2245)
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_cmp_a <= ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_mem_top_q;
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdmux_q);
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_cmp_q <= "1" when ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_cmp_a = ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_cmp_b else "0";

	--ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_cmpReg(REG,2246)
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_cmpReg_q <= ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_sticky_ena(REG,2249)
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_nor_q = "1") THEN
                ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_sticky_ena_q <= ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_enaAnd(LOGICAL,2250)
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_enaAnd_a <= ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_sticky_ena_q;
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_enaAnd_b <= en;
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_enaAnd_q <= ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_enaAnd_a and ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_enaAnd_b;

	--xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest(BITSELECT,490)@66
    xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_in <= oFracV_uid144_uid144_fpArctanXTest_q(25 downto 0);
    xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b <= xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_in(25 downto 0);

	--ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_inputreg(DELAY,2238)
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 26, depth => 1 )
    PORT MAP ( xin => xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b, xout => ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt(COUNTER,2240)
    -- every=1, low=0, high=16, step=1, init=1
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_i = 15 THEN
                      ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_eq = '1') THEN
                        ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_i <= ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_i - 16;
                    ELSE
                        ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_i <= ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_i,5));


	--ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdreg(REG,2241)
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdreg_q <= ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdmux(MUX,2242)
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdmux_s <= en;
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdmux: PROCESS (ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdmux_s, ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdreg_q, ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdmux_q <= ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdreg_q;
                  WHEN "1" => ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdmux_q <= ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem(DUALMEM,2239)
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_ia <= ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_inputreg_q;
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_aa <= ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdreg_q;
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_ab <= ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_rdmux_q;
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 26,
        widthad_a => 5,
        numwords_a => 17,
        width_b => 26,
        widthad_b => 5,
        numwords_b => 17,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_iq,
        address_a => ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_aa,
        data_a => ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_ia
    );
    ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_reset0 <= areset;
        ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_q <= ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_iq(25 downto 0);

	--pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest(BITJOIN,492)@85
    pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_q <= ld_xBottomBits_uid491_fxpHornerResMult_uid166_fpArctanXTest_b_to_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_b_replace_mem_q & GND_q;

	--reg_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_6(REG,856)@85
    reg_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_6: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_6_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_6_q <= pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_oFpHornerRes_uid165_uid165_fpArctanXTest_q_to_yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_a(DELAY,1374)@84
    ld_oFpHornerRes_uid165_uid165_fpArctanXTest_q_to_yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 53, depth => 1 )
    PORT MAP ( xin => oFpHornerRes_uid165_uid165_fpArctanXTest_q, xout => ld_oFpHornerRes_uid165_uid165_fpArctanXTest_q_to_yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest(BITSELECT,487)@85
    yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_in <= ld_oFpHornerRes_uid165_uid165_fpArctanXTest_q_to_yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_a_q;
    yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_b <= yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_in(52 downto 26);

	--reg_yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_4(REG,855)@85
    reg_yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_4_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_4_q <= yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma(CHAINMULTADD,713)@86
    multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_p(0) <= multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_a(0) * multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_c(0);
    multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_p(1) <= multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_a(1) * multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_c(1);
    multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_w(0) <= RESIZE(multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_p(0),55);
    multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_w(1) <= RESIZE(multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_p(1),55);
    multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_x(0) <= multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_w(0);
    multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_x(1) <= multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_w(1);
    multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_y(0) <= multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_s(1) + multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_x(0);
    multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_y(1) <= multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_x(1);
    multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_chainmultadd: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_a <= (others => (others => '0'));
            multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_c <= (others => (others => '0'));
            multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_s <= (others => (others => '0'));
        ELSIF(clk'EVENT AND clk = '1') THEN
            multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_a(0) <= RESIZE(UNSIGNED(reg_yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_4_q),27);
            multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_a(1) <= RESIZE(UNSIGNED(reg_pad_yBottomBits_uid490_uid492_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_7_q),27);
            multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_c(0) <= RESIZE(UNSIGNED(reg_pad_xBottomBits_uid491_uid493_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_6_q),27);
            multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_c(1) <= RESIZE(UNSIGNED(reg_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_9_q),27);
            IF (en = "1") THEN
                multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_s(0) <= multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_y(0);
                multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_s(1) <= multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_y(1);
            END IF;
        END IF;
    END PROCESS;
    multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_delay : dspba_delay
    GENERIC MAP (width => 55, depth => 1)
    PORT MAP (xin => STD_LOGIC_VECTOR(multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_s(0)(54 downto 0)), xout => multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_q, clk => clk, aclr => areset);

	--multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest(BITSELECT,494)@89
    multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_in <= multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_q;
    multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_b <= multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_in(54 downto 1);

	--highBBits_uid501_fxpHornerResMult_uid166_fpArctanXTest(BITSELECT,500)@89
    highBBits_uid501_fxpHornerResMult_uid166_fpArctanXTest_in <= multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_b;
    highBBits_uid501_fxpHornerResMult_uid166_fpArctanXTest_b <= highBBits_uid501_fxpHornerResMult_uid166_fpArctanXTest_in(53 downto 20);

	--ld_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_0_to_topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_0_a(DELAY,1784)@84
    ld_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_0_to_topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_0_a : dspba_delay
    GENERIC MAP ( width => 27, depth => 1 )
    PORT MAP ( xin => xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_b, xout => ld_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_0_to_topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_0_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_0_to_topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_0(REG,861)@85
    reg_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_0_to_topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_0_to_topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_0_q <= "000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_0_to_topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_0_q <= ld_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_0_to_topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_0_a_q;
            END IF;
        END IF;
    END PROCESS;


	--topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest(MULT,488)@86
    topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_pr <= UNSIGNED(topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_a) * UNSIGNED(topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_b);
    topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_a <= (others => '0');
            topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_b <= (others => '0');
            topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_a <= reg_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_0_to_topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_0_q;
                topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_b <= reg_yTop27Bits_uid488_fxpHornerResMult_uid166_fpArctanXTest_0_to_multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_cma_4_q;
                topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_s1 <= STD_LOGIC_VECTOR(topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_pr);
            END IF;
        END IF;
    END PROCESS;
    topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_q <= topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_nor(LOGICAL,2328)
    ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_nor_b <= ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_sticky_ena_q;
    ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_nor_q <= not (ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_nor_a or ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_nor_b);

	--ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_sticky_ena(REG,2329)
    ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_nor_q = "1") THEN
                ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_sticky_ena_q <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_enaAnd(LOGICAL,2330)
    ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_enaAnd_a <= ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_sticky_ena_q;
    ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_enaAnd_b <= en;
    ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_enaAnd_q <= ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_enaAnd_a and ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_enaAnd_b;

	--sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest(BITSELECT,496)@66
    sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_in <= oFracV_uid144_uid144_fpArctanXTest_q(25 downto 0);
    sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b <= sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_in(25 downto 23);

	--ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_inputreg(DELAY,2318)
    ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_inputreg : dspba_delay
    GENERIC MAP ( width => 3, depth => 1 )
    PORT MAP ( xin => sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b, xout => ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem(DUALMEM,2319)
    ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_ia <= ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_inputreg_q;
    ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_aa <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdreg_q;
    ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_ab <= ld_oFracV_uid144_uid144_fpArctanXTest_q_to_xTop27Bits_uid487_fxpHornerResMult_uid166_fpArctanXTest_a_replace_rdmux_q;
    ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 3,
        widthad_a => 4,
        numwords_a => 16,
        width_b => 3,
        widthad_b => 4,
        numwords_b => 16,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_iq,
        address_a => ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_aa,
        data_a => ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_ia
    );
    ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_reset0 <= areset;
        ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_q <= ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_iq(2 downto 0);

	--reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1(REG,860)@84
    reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_q <= ld_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_b_to_reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--sSM0H_uid496_fxpHornerResMult_uid166_fpArctanXTest(BITSELECT,495)@84
    sSM0H_uid496_fxpHornerResMult_uid166_fpArctanXTest_in <= oFpHornerRes_uid165_uid165_fpArctanXTest_q(25 downto 0);
    sSM0H_uid496_fxpHornerResMult_uid166_fpArctanXTest_b <= sSM0H_uid496_fxpHornerResMult_uid166_fpArctanXTest_in(25 downto 23);

	--reg_sSM0H_uid496_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_0(REG,859)@84
    reg_sSM0H_uid496_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sSM0H_uid496_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sSM0H_uid496_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_0_q <= sSM0H_uid496_fxpHornerResMult_uid166_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest(MULT,497)@85
    sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_pr <= UNSIGNED(sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_a) * UNSIGNED(sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_b);
    sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_component: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_a <= (others => '0');
            sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_b <= (others => '0');
            sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_s1 <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_a <= reg_sSM0H_uid496_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_0_q;
                sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_b <= reg_sSM0W_uid497_fxpHornerResMult_uid166_fpArctanXTest_0_to_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_1_q;
                sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_s1 <= STD_LOGIC_VECTOR(sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_pr);
            END IF;
        END IF;
    END PROCESS;
    sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_q <= (others => '0');
        ELSIF(clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_q <= sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_s1;
            END IF;
        END IF;
    END PROCESS;

	--ld_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_q_to_TtopProdConcSoftProd_uid499_fxpHornerResMult_uid166_fpArctanXTest_a(DELAY,1386)@88
    ld_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_q_to_TtopProdConcSoftProd_uid499_fxpHornerResMult_uid166_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 6, depth => 1 )
    PORT MAP ( xin => sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_q, xout => ld_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_q_to_TtopProdConcSoftProd_uid499_fxpHornerResMult_uid166_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--TtopProdConcSoftProd_uid499_fxpHornerResMult_uid166_fpArctanXTest(BITJOIN,498)@89
    TtopProdConcSoftProd_uid499_fxpHornerResMult_uid166_fpArctanXTest_q <= topProd_uid489_fxpHornerResMult_uid166_fpArctanXTest_q & ld_sm0_uid498_fxpHornerResMult_uid166_fpArctanXTest_q_to_TtopProdConcSoftProd_uid499_fxpHornerResMult_uid166_fpArctanXTest_a_q;

	--sumAHighB_uid502_fxpHornerResMult_uid166_fpArctanXTest(ADD,501)@89
    sumAHighB_uid502_fxpHornerResMult_uid166_fpArctanXTest_a <= STD_LOGIC_VECTOR("0" & TtopProdConcSoftProd_uid499_fxpHornerResMult_uid166_fpArctanXTest_q);
    sumAHighB_uid502_fxpHornerResMult_uid166_fpArctanXTest_b <= STD_LOGIC_VECTOR("000000000000000000000000000" & highBBits_uid501_fxpHornerResMult_uid166_fpArctanXTest_b);
            sumAHighB_uid502_fxpHornerResMult_uid166_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sumAHighB_uid502_fxpHornerResMult_uid166_fpArctanXTest_a) + UNSIGNED(sumAHighB_uid502_fxpHornerResMult_uid166_fpArctanXTest_b));
    sumAHighB_uid502_fxpHornerResMult_uid166_fpArctanXTest_q <= sumAHighB_uid502_fxpHornerResMult_uid166_fpArctanXTest_o(60 downto 0);


	--lowRangeB_uid500_fxpHornerResMult_uid166_fpArctanXTest(BITSELECT,499)@89
    lowRangeB_uid500_fxpHornerResMult_uid166_fpArctanXTest_in <= multSumOfTwo27_uid492_fxpHornerResMult_uid166_fpArctanXTest_b(19 downto 0);
    lowRangeB_uid500_fxpHornerResMult_uid166_fpArctanXTest_b <= lowRangeB_uid500_fxpHornerResMult_uid166_fpArctanXTest_in(19 downto 0);

	--add0_uid500_uid503_fxpHornerResMult_uid166_fpArctanXTest(BITJOIN,502)@89
    add0_uid500_uid503_fxpHornerResMult_uid166_fpArctanXTest_q <= sumAHighB_uid502_fxpHornerResMult_uid166_fpArctanXTest_q & lowRangeB_uid500_fxpHornerResMult_uid166_fpArctanXTest_b;

	--R_uid504_fxpHornerResMult_uid166_fpArctanXTest(BITSELECT,503)@89
    R_uid504_fxpHornerResMult_uid166_fpArctanXTest_in <= add0_uid500_uid503_fxpHornerResMult_uid166_fpArctanXTest_q(79 downto 0);
    R_uid504_fxpHornerResMult_uid166_fpArctanXTest_b <= R_uid504_fxpHornerResMult_uid166_fpArctanXTest_in(79 downto 25);

	--fxpHornerResMultNormHigh_uid168_fpArctanXTest(BITSELECT,167)@89
    fxpHornerResMultNormHigh_uid168_fpArctanXTest_in <= R_uid504_fxpHornerResMult_uid166_fpArctanXTest_b(53 downto 0);
    fxpHornerResMultNormHigh_uid168_fpArctanXTest_b <= fxpHornerResMultNormHigh_uid168_fpArctanXTest_in(53 downto 2);

	--reg_fxpHornerResMultNormHigh_uid168_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_3(REG,865)@89
    reg_fxpHornerResMultNormHigh_uid168_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fxpHornerResMultNormHigh_uid168_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fxpHornerResMultNormHigh_uid168_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_3_q <= fxpHornerResMultNormHigh_uid168_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fxpHornerResMultNormLow_uid169_fpArctanXTest(BITSELECT,168)@89
    fxpHornerResMultNormLow_uid169_fpArctanXTest_in <= R_uid504_fxpHornerResMult_uid166_fpArctanXTest_b(52 downto 0);
    fxpHornerResMultNormLow_uid169_fpArctanXTest_b <= fxpHornerResMultNormLow_uid169_fpArctanXTest_in(52 downto 1);

	--reg_fxpHornerResMultNormLow_uid169_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_2(REG,864)@89
    reg_fxpHornerResMultNormLow_uid169_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fxpHornerResMultNormLow_uid169_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_2_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fxpHornerResMultNormLow_uid169_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_2_q <= fxpHornerResMultNormLow_uid169_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fxpHornerResMult_uid167_fpArctanXTest(BITSELECT,166)@89
    fxpHornerResMult_uid167_fpArctanXTest_in <= R_uid504_fxpHornerResMult_uid166_fpArctanXTest_b;
    fxpHornerResMult_uid167_fpArctanXTest_b <= fxpHornerResMult_uid167_fpArctanXTest_in(54 downto 54);

	--reg_fxpHornerResMult_uid167_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_1(REG,863)@89
    reg_fxpHornerResMult_uid167_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fxpHornerResMult_uid167_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fxpHornerResMult_uid167_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_1_q <= fxpHornerResMult_uid167_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fxpHornerResMultNorm_uid170_fpArctanXTest(MUX,169)@90
    fxpHornerResMultNorm_uid170_fpArctanXTest_s <= reg_fxpHornerResMult_uid167_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_1_q;
    fxpHornerResMultNorm_uid170_fpArctanXTest: PROCESS (fxpHornerResMultNorm_uid170_fpArctanXTest_s, en, reg_fxpHornerResMultNormLow_uid169_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_2_q, reg_fxpHornerResMultNormHigh_uid168_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_3_q)
    BEGIN
            CASE fxpHornerResMultNorm_uid170_fpArctanXTest_s IS
                  WHEN "0" => fxpHornerResMultNorm_uid170_fpArctanXTest_q <= reg_fxpHornerResMultNormLow_uid169_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_2_q;
                  WHEN "1" => fxpHornerResMultNorm_uid170_fpArctanXTest_q <= reg_fxpHornerResMultNormHigh_uid168_fpArctanXTest_0_to_fxpHornerResMultNorm_uid170_fpArctanXTest_3_q;
                  WHEN OTHERS => fxpHornerResMultNorm_uid170_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_ofracRPath3_uid183_uid183_fpArctanXTest_a(DELAY,1071)@90
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_ofracRPath3_uid183_uid183_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 2 )
    PORT MAP ( xin => fxpHornerResMultNorm_uid170_fpArctanXTest_q, xout => ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_ofracRPath3_uid183_uid183_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--ofracRPath3_uid183_uid183_fpArctanXTest(BITJOIN,182)@92
    ofracRPath3_uid183_uid183_fpArctanXTest_q <= VCC_q & ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_ofracRPath3_uid183_uid183_fpArctanXTest_a_q;

	--padConst_uid92_fpArctanXTest(CONSTANT,91)
    padConst_uid92_fpArctanXTest_q <= "000000000";

	--ofracRPath3ZZ_uid185_fpArctanXTest(BITJOIN,184)@92
    ofracRPath3ZZ_uid185_fpArctanXTest_q <= ofracRPath3_uid183_uid183_fpArctanXTest_q & padConst_uid92_fpArctanXTest_q;

	--InvMsbuFxpHornerResMultTM_uid172_fpArctanXTest(LOGICAL,171)@89
    InvMsbuFxpHornerResMultTM_uid172_fpArctanXTest_a <= fxpHornerResMult_uid167_fpArctanXTest_b;
    InvMsbuFxpHornerResMultTM_uid172_fpArctanXTest_q <= not InvMsbuFxpHornerResMultTM_uid172_fpArctanXTest_a;

	--expFpHornerResMult_uid173_fpArctanXTest(BITSELECT,172)@84
    expFpHornerResMult_uid173_fpArctanXTest_in <= fpHornerR_uid486_fpFusedHornerTest_b(62 downto 0);
    expFpHornerResMult_uid173_fpArctanXTest_b <= expFpHornerResMult_uid173_fpArctanXTest_in(62 downto 52);

	--lsbuExpFpHornerResMult_uid174_fpArctanXTest(BITSELECT,173)@84
    lsbuExpFpHornerResMult_uid174_fpArctanXTest_in <= expFpHornerResMult_uid173_fpArctanXTest_b(0 downto 0);
    lsbuExpFpHornerResMult_uid174_fpArctanXTest_b <= lsbuExpFpHornerResMult_uid174_fpArctanXTest_in(0 downto 0);

	--InvLsbuExpFpHornerResMult_uid175_fpArctanXTest(LOGICAL,174)@84
    InvLsbuExpFpHornerResMult_uid175_fpArctanXTest_a <= lsbuExpFpHornerResMult_uid174_fpArctanXTest_b;
    InvLsbuExpFpHornerResMult_uid175_fpArctanXTest_q <= not InvLsbuExpFpHornerResMult_uid175_fpArctanXTest_a;

	--ld_InvLsbuExpFpHornerResMult_uid175_fpArctanXTest_q_to_IncValue_uid176_fpArctanXTest_a(DELAY,1064)@84
    ld_InvLsbuExpFpHornerResMult_uid175_fpArctanXTest_q_to_IncValue_uid176_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 1, depth => 5 )
    PORT MAP ( xin => InvLsbuExpFpHornerResMult_uid175_fpArctanXTest_q, xout => ld_InvLsbuExpFpHornerResMult_uid175_fpArctanXTest_q_to_IncValue_uid176_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--IncValue_uid176_fpArctanXTest(LOGICAL,175)@89
    IncValue_uid176_fpArctanXTest_a <= ld_InvLsbuExpFpHornerResMult_uid175_fpArctanXTest_q_to_IncValue_uid176_fpArctanXTest_a_q;
    IncValue_uid176_fpArctanXTest_b <= InvMsbuFxpHornerResMultTM_uid172_fpArctanXTest_q;
    IncValue_uid176_fpArctanXTest_q_i <= IncValue_uid176_fpArctanXTest_a and IncValue_uid176_fpArctanXTest_b;
    IncValue_uid176_fpArctanXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => IncValue_uid176_fpArctanXTest_q, xin => IncValue_uid176_fpArctanXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_nor(LOGICAL,2010)
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_nor_b <= ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_sticky_ena_q;
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_nor_q <= not (ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_nor_a or ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_nor_b);

	--ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_cmp(LOGICAL,2007)
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_cmp_a <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_mem_top_q;
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_rdmux_q);
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_cmp_q <= "1" when ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_cmp_a = ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_cmp_b else "0";

	--ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_cmpReg(REG,2008)
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_cmpReg_q <= ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_sticky_ena(REG,2011)
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_nor_q = "1") THEN
                ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_sticky_ena_q <= ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_enaAnd(LOGICAL,2012)
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_enaAnd_a <= ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_sticky_ena_q;
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_enaAnd_b <= en;
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_enaAnd_q <= ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_enaAnd_a and ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_enaAnd_b;

	--reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0(REG,870)@66
    reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q <= expV_uid145_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_inputreg(DELAY,2000)
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q, xout => ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_rdmux(MUX,2004)
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_rdmux_s <= en;
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_rdmux: PROCESS (ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_rdmux_s, ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_wrreg_q, ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_rdmux_q <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_wrreg_q;
                  WHEN "1" => ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_rdmux_q <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem(DUALMEM,2001)
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_ia <= ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_inputreg_q;
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_aa <= ld_xIn_a_to_u_uid86_fpArctanXTest_c_replace_wrreg_q;
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_ab <= ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_rdmux_q;
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 5,
        numwords_a => 21,
        width_b => 11,
        widthad_b => 5,
        numwords_b => 21,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_iq,
        address_a => ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_aa,
        data_a => ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_ia
    );
    ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_reset0 <= areset;
        ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_q <= ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_iq(10 downto 0);

	--expPath3PreNorm_uid178_fpArctanXTest(SUB,177)@90
    expPath3PreNorm_uid178_fpArctanXTest_a <= STD_LOGIC_VECTOR("0" & ld_reg_expV_uid145_fpArctanXTest_0_to_expPath3PreNorm_uid178_fpArctanXTest_0_q_to_expPath3PreNorm_uid178_fpArctanXTest_a_replace_mem_q);
    expPath3PreNorm_uid178_fpArctanXTest_b <= STD_LOGIC_VECTOR("00000000000" & IncValue_uid176_fpArctanXTest_q);
            expPath3PreNorm_uid178_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expPath3PreNorm_uid178_fpArctanXTest_a) - UNSIGNED(expPath3PreNorm_uid178_fpArctanXTest_b));
    expPath3PreNorm_uid178_fpArctanXTest_q <= expPath3PreNorm_uid178_fpArctanXTest_o(11 downto 0);


	--expRPath3Pre_uid179_fpArctanXTest(BITSELECT,178)@90
    expRPath3Pre_uid179_fpArctanXTest_in <= expPath3PreNorm_uid178_fpArctanXTest_q(10 downto 0);
    expRPath3Pre_uid179_fpArctanXTest_b <= expRPath3Pre_uid179_fpArctanXTest_in(10 downto 0);

	--reg_expRPath3Pre_uid179_fpArctanXTest_0_to_expRPath3ShiftVal_uid186_fpArctanXTest_1(REG,871)@90
    reg_expRPath3Pre_uid179_fpArctanXTest_0_to_expRPath3ShiftVal_uid186_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_expRPath3Pre_uid179_fpArctanXTest_0_to_expRPath3ShiftVal_uid186_fpArctanXTest_1_q <= "00000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_expRPath3Pre_uid179_fpArctanXTest_0_to_expRPath3ShiftVal_uid186_fpArctanXTest_1_q <= expRPath3Pre_uid179_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expRPath3ShiftVal_uid186_fpArctanXTest(SUB,185)@91
    expRPath3ShiftVal_uid186_fpArctanXTest_a <= STD_LOGIC_VECTOR("0" & cstBiasM1_uid14_fpArctanXTest_q);
    expRPath3ShiftVal_uid186_fpArctanXTest_b <= STD_LOGIC_VECTOR("0" & reg_expRPath3Pre_uid179_fpArctanXTest_0_to_expRPath3ShiftVal_uid186_fpArctanXTest_1_q);
            expRPath3ShiftVal_uid186_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expRPath3ShiftVal_uid186_fpArctanXTest_a) - UNSIGNED(expRPath3ShiftVal_uid186_fpArctanXTest_b));
    expRPath3ShiftVal_uid186_fpArctanXTest_q <= expRPath3ShiftVal_uid186_fpArctanXTest_o(11 downto 0);


	--expRPath3ShiftValSel_uid187_fpArctanXTest(BITSELECT,186)@91
    expRPath3ShiftValSel_uid187_fpArctanXTest_in <= expRPath3ShiftVal_uid186_fpArctanXTest_q(5 downto 0);
    expRPath3ShiftValSel_uid187_fpArctanXTest_b <= expRPath3ShiftValSel_uid187_fpArctanXTest_in(5 downto 0);

	--rightShiftStageSel5Dto4_uid515_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITSELECT,514)@91
    rightShiftStageSel5Dto4_uid515_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in <= expRPath3ShiftValSel_uid187_fpArctanXTest_b;
    rightShiftStageSel5Dto4_uid515_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b <= rightShiftStageSel5Dto4_uid515_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in(5 downto 4);

	--reg_rightShiftStageSel5Dto4_uid515_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1(REG,872)@91
    reg_rightShiftStageSel5Dto4_uid515_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel5Dto4_uid515_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel5Dto4_uid515_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_q <= rightShiftStageSel5Dto4_uid515_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest(MUX,515)@92
    rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_s <= reg_rightShiftStageSel5Dto4_uid515_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_q;
    rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest: PROCESS (rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_s, en, ofracRPath3ZZ_uid185_fpArctanXTest_q, rightShiftStage0Idx1_uid508_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q, rightShiftStage0Idx2_uid511_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q, rightShiftStage0Idx3_uid514_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q)
    BEGIN
            CASE rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_s IS
                  WHEN "00" => rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= ofracRPath3ZZ_uid185_fpArctanXTest_q;
                  WHEN "01" => rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= rightShiftStage0Idx1_uid508_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q;
                  WHEN "10" => rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= rightShiftStage0Idx2_uid511_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q;
                  WHEN "11" => rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= rightShiftStage0Idx3_uid514_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q;
                  WHEN OTHERS => rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage061dto12_uid523_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITSELECT,522)@92
    RightShiftStage061dto12_uid523_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in <= rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q;
    RightShiftStage061dto12_uid523_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b <= RightShiftStage061dto12_uid523_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in(61 downto 12);

	--ld_RightShiftStage061dto12_uid523_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage1Idx3_uid525_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a(DELAY,1412)@92
    ld_RightShiftStage061dto12_uid523_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage1Idx3_uid525_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 50, depth => 1 )
    PORT MAP ( xin => RightShiftStage061dto12_uid523_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b, xout => ld_RightShiftStage061dto12_uid523_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage1Idx3_uid525_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx3_uid525_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITJOIN,524)@93
    rightShiftStage1Idx3_uid525_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= rightShiftStage0Idx3Pad12_uid273_a_uid92_fpArctanXTest_q & ld_RightShiftStage061dto12_uid523_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage1Idx3_uid525_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q;

	--RightShiftStage061dto8_uid520_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITSELECT,519)@92
    RightShiftStage061dto8_uid520_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in <= rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q;
    RightShiftStage061dto8_uid520_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b <= RightShiftStage061dto8_uid520_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in(61 downto 8);

	--ld_RightShiftStage061dto8_uid520_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage1Idx2_uid522_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a(DELAY,1410)@92
    ld_RightShiftStage061dto8_uid520_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage1Idx2_uid522_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 54, depth => 1 )
    PORT MAP ( xin => RightShiftStage061dto8_uid520_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b, xout => ld_RightShiftStage061dto8_uid520_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage1Idx2_uid522_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx2_uid522_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITJOIN,521)@93
    rightShiftStage1Idx2_uid522_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= rightShiftStage0Idx2Pad8_uid270_a_uid92_fpArctanXTest_q & ld_RightShiftStage061dto8_uid520_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage1Idx2_uid522_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q;

	--RightShiftStage061dto4_uid517_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITSELECT,516)@92
    RightShiftStage061dto4_uid517_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in <= rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q;
    RightShiftStage061dto4_uid517_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b <= RightShiftStage061dto4_uid517_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in(61 downto 4);

	--ld_RightShiftStage061dto4_uid517_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage1Idx1_uid519_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a(DELAY,1408)@92
    ld_RightShiftStage061dto4_uid517_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage1Idx1_uid519_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 58, depth => 1 )
    PORT MAP ( xin => RightShiftStage061dto4_uid517_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b, xout => ld_RightShiftStage061dto4_uid517_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage1Idx1_uid519_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx1_uid519_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITJOIN,518)@93
    rightShiftStage1Idx1_uid519_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= rightShiftStage0Idx1Pad4_uid267_a_uid92_fpArctanXTest_q & ld_RightShiftStage061dto4_uid517_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage1Idx1_uid519_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q;

	--reg_rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_2(REG,874)@92
    reg_rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_2_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_2_q <= rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITSELECT,525)@91
    rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in <= expRPath3ShiftValSel_uid187_fpArctanXTest_b(3 downto 0);
    rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b <= rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in(3 downto 2);

	--ld_rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_reg_rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_a(DELAY,1796)@91
    ld_rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_reg_rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b, xout => ld_rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_reg_rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1(REG,873)@92
    reg_rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_q <= ld_rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_reg_rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest(MUX,526)@93
    rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_s <= reg_rightShiftStageSel3Dto2_uid526_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_q;
    rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest: PROCESS (rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_s, en, reg_rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_2_q, rightShiftStage1Idx1_uid519_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q, rightShiftStage1Idx2_uid522_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q, rightShiftStage1Idx3_uid525_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q)
    BEGIN
            CASE rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_s IS
                  WHEN "00" => rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= reg_rightShiftStage0_uid516_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_2_q;
                  WHEN "01" => rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= rightShiftStage1Idx1_uid519_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q;
                  WHEN "10" => rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= rightShiftStage1Idx2_uid522_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q;
                  WHEN "11" => rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= rightShiftStage1Idx3_uid525_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q;
                  WHEN OTHERS => rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage161dto3_uid534_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITSELECT,533)@93
    RightShiftStage161dto3_uid534_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in <= rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q;
    RightShiftStage161dto3_uid534_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b <= RightShiftStage161dto3_uid534_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in(61 downto 3);

	--ld_RightShiftStage161dto3_uid534_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage2Idx3_uid536_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a(DELAY,1424)@93
    ld_RightShiftStage161dto3_uid534_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage2Idx3_uid536_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 59, depth => 1 )
    PORT MAP ( xin => RightShiftStage161dto3_uid534_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b, xout => ld_RightShiftStage161dto3_uid534_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage2Idx3_uid536_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx3_uid536_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITJOIN,535)@94
    rightShiftStage2Idx3_uid536_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= rightShiftStage1Idx3Pad3_uid284_a_uid92_fpArctanXTest_q & ld_RightShiftStage161dto3_uid534_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage2Idx3_uid536_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q;

	--RightShiftStage161dto2_uid531_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITSELECT,530)@93
    RightShiftStage161dto2_uid531_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in <= rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q;
    RightShiftStage161dto2_uid531_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b <= RightShiftStage161dto2_uid531_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in(61 downto 2);

	--ld_RightShiftStage161dto2_uid531_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage2Idx2_uid533_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a(DELAY,1422)@93
    ld_RightShiftStage161dto2_uid531_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage2Idx2_uid533_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 60, depth => 1 )
    PORT MAP ( xin => RightShiftStage161dto2_uid531_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b, xout => ld_RightShiftStage161dto2_uid531_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage2Idx2_uid533_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx2_uid533_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITJOIN,532)@94
    rightShiftStage2Idx2_uid533_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= rightShiftStage1Idx2Pad2_uid281_a_uid92_fpArctanXTest_q & ld_RightShiftStage161dto2_uid531_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage2Idx2_uid533_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q;

	--RightShiftStage161dto1_uid528_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITSELECT,527)@93
    RightShiftStage161dto1_uid528_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in <= rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q;
    RightShiftStage161dto1_uid528_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b <= RightShiftStage161dto1_uid528_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in(61 downto 1);

	--ld_RightShiftStage161dto1_uid528_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage2Idx1_uid530_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a(DELAY,1420)@93
    ld_RightShiftStage161dto1_uid528_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage2Idx1_uid530_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 61, depth => 1 )
    PORT MAP ( xin => RightShiftStage161dto1_uid528_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b, xout => ld_RightShiftStage161dto1_uid528_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage2Idx1_uid530_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx1_uid530_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITJOIN,529)@94
    rightShiftStage2Idx1_uid530_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= GND_q & ld_RightShiftStage161dto1_uid528_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_rightShiftStage2Idx1_uid530_alignedOfracRPath3ZZ_uid188_fpArctanXTest_a_q;

	--reg_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_2(REG,876)@93
    reg_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_2_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_2_q <= rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest(BITSELECT,536)@91
    rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in <= expRPath3ShiftValSel_uid187_fpArctanXTest_b(1 downto 0);
    rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b <= rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_in(1 downto 0);

	--ld_rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_reg_rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_a(DELAY,1798)@91
    ld_rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_reg_rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 2 )
    PORT MAP ( xin => rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b, xout => ld_rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_reg_rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1(REG,875)@93
    reg_rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_q <= ld_rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_b_to_reg_rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest(MUX,537)@94
    rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_s <= reg_rightShiftStageSel1Dto0_uid537_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_1_q;
    rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_s IS
                      WHEN "00" => rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= reg_rightShiftStage1_uid527_alignedOfracRPath3ZZ_uid188_fpArctanXTest_0_to_rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_2_q;
                      WHEN "01" => rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= rightShiftStage2Idx1_uid530_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q;
                      WHEN "10" => rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= rightShiftStage2Idx2_uid533_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q;
                      WHEN "11" => rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= rightShiftStage2Idx3_uid536_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q;
                      WHEN OTHERS => rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_nor(LOGICAL,2261)
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_nor_b <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_sticky_ena_q;
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_nor_q <= not (ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_nor_a or ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_nor_b);

	--ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_mem_top(CONSTANT,2257)
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_mem_top_q <= "0111110";

	--ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_cmp(LOGICAL,2258)
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_cmp_a <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_mem_top_q;
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_cmp_b <= STD_LOGIC_VECTOR("0" & ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdmux_q);
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_cmp_q <= "1" when ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_cmp_a = ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_cmp_b else "0";

	--ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_cmpReg(REG,2259)
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_cmpReg_q <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_sticky_ena(REG,2262)
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_nor_q = "1") THEN
                ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_sticky_ena_q <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_enaAnd(LOGICAL,2263)
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_enaAnd_a <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_sticky_ena_q;
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_enaAnd_b <= en;
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_enaAnd_q <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_enaAnd_a and ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_enaAnd_b;

	--ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_inputreg(DELAY,2251)
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_inputreg : dspba_delay
    GENERIC MAP ( width => 9, depth => 1 )
    PORT MAP ( xin => reg_b_uid95_fpArctanXTest_0_to_denArg22_uid97_fpArctanXTest_replace_multhi_1_q, xout => ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt(COUNTER,2253)
    -- every=1, low=0, high=62, step=1, init=1
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_i <= TO_UNSIGNED(1,6);
            ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_i = 61 THEN
                      ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_eq = '1') THEN
                        ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_i <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_i - 62;
                    ELSE
                        ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_i <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_i,6));


	--ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdreg(REG,2254)
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdreg_q <= "000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdreg_q <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdmux(MUX,2255)
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdmux_s <= en;
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdmux: PROCESS (ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdmux_s, ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdreg_q, ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_q)
    BEGIN
            CASE ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdmux_s IS
                  WHEN "0" => ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdmux_q <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdreg_q;
                  WHEN "1" => ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdmux_q <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdcnt_q;
                  WHEN OTHERS => ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem(DUALMEM,2252)
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_ia <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_inputreg_q;
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_aa <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdreg_q;
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_ab <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdmux_q;
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 9,
        widthad_a => 6,
        numwords_a => 63,
        width_b => 9,
        widthad_b => 6,
        numwords_b => 63,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_iq,
        address_a => ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_aa,
        data_a => ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_ia
    );
    ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_reset0 <= areset;
        ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_q <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_iq(8 downto 0);

	--atanbFxp_uid181_fpArctanXTest_lutmem(DUALMEM,704)@91
    atanbFxp_uid181_fpArctanXTest_lutmem_ia <= (others => '0');
    atanbFxp_uid181_fpArctanXTest_lutmem_aa <= (others => '0');
    atanbFxp_uid181_fpArctanXTest_lutmem_ab <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_mem_q;
    atanbFxp_uid181_fpArctanXTest_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 22,
        widthad_a => 9,
        numwords_a => 512,
        width_b => 22,
        widthad_b => 9,
        numwords_b => 512,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan_double_s5_atanbFxp_uid181_fpArctanXTest_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => atanbFxp_uid181_fpArctanXTest_lutmem_reset0,
        clock0 => clk,
        address_b => atanbFxp_uid181_fpArctanXTest_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => atanbFxp_uid181_fpArctanXTest_lutmem_iq,
        address_a => atanbFxp_uid181_fpArctanXTest_lutmem_aa,
        data_a => atanbFxp_uid181_fpArctanXTest_lutmem_ia
    );
    atanbFxp_uid181_fpArctanXTest_lutmem_reset0 <= areset;
        atanbFxp_uid181_fpArctanXTest_lutmem_q <= atanbFxp_uid181_fpArctanXTest_lutmem_iq(21 downto 0);

	--reg_atanbFxp_uid181_fpArctanXTest_lutmem_0_to_os_uid182_fpArctanXTest_1(REG,869)@93
    reg_atanbFxp_uid181_fpArctanXTest_lutmem_0_to_os_uid182_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_atanbFxp_uid181_fpArctanXTest_lutmem_0_to_os_uid182_fpArctanXTest_1_q <= "0000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_atanbFxp_uid181_fpArctanXTest_lutmem_0_to_os_uid182_fpArctanXTest_1_q <= atanbFxp_uid181_fpArctanXTest_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_nor(LOGICAL,2341)
    ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_nor_b <= ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_sticky_ena_q;
    ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_nor_q <= not (ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_nor_a or ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_nor_b);

	--ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_sticky_ena(REG,2342)
    ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_nor_q = "1") THEN
                ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_sticky_ena_q <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_enaAnd(LOGICAL,2343)
    ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_enaAnd_a <= ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_sticky_ena_q;
    ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_enaAnd_b <= en;
    ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_enaAnd_q <= ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_enaAnd_a and ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_enaAnd_b;

	--ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_inputreg(DELAY,2331)
    ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_inputreg : dspba_delay
    GENERIC MAP ( width => 9, depth => 1 )
    PORT MAP ( xin => b_uid95_fpArctanXTest_b, xout => ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem(DUALMEM,2332)
    ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_ia <= ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_inputreg_q;
    ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_aa <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdreg_q;
    ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_ab <= ld_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid181_fpArctanXTest_lutmem_0_q_to_atanbFxp_uid181_fpArctanXTest_lutmem_a_replace_rdmux_q;
    ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 9,
        widthad_a => 6,
        numwords_a => 63,
        width_b => 9,
        widthad_b => 6,
        numwords_b => 63,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_iq,
        address_a => ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_aa,
        data_a => ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_ia
    );
    ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_reset0 <= areset;
        ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_q <= ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_iq(8 downto 0);

	--reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0(REG,866)@90
    reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_q <= "000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_q <= ld_b_uid95_fpArctanXTest_b_to_reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_a_replace_mem_q;
            END IF;
        END IF;
    END PROCESS;


	--atanbFxp_uid180_fpArctanXTest_lutmem(DUALMEM,703)@91
    atanbFxp_uid180_fpArctanXTest_lutmem_ia <= (others => '0');
    atanbFxp_uid180_fpArctanXTest_lutmem_aa <= (others => '0');
    atanbFxp_uid180_fpArctanXTest_lutmem_ab <= reg_b_uid95_fpArctanXTest_0_to_atanbFxp_uid180_fpArctanXTest_lutmem_0_q;
    atanbFxp_uid180_fpArctanXTest_lutmem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "M20K",
        operation_mode => "DUAL_PORT",
        width_a => 40,
        widthad_a => 9,
        numwords_a => 512,
        width_b => 40,
        widthad_b => 9,
        numwords_b => 512,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK0",
        outdata_aclr_b => "CLEAR0",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "fp_atan_double_s5_atanbFxp_uid180_fpArctanXTest_lutmem.hex",
        init_file_layout         => "PORT_B",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken0 => en(0),
        wren_a => '0',
        aclr0 => atanbFxp_uid180_fpArctanXTest_lutmem_reset0,
        clock0 => clk,
        address_b => atanbFxp_uid180_fpArctanXTest_lutmem_ab,
        -- data_b => (others => '0'),
        q_b => atanbFxp_uid180_fpArctanXTest_lutmem_iq,
        address_a => atanbFxp_uid180_fpArctanXTest_lutmem_aa,
        data_a => atanbFxp_uid180_fpArctanXTest_lutmem_ia
    );
    atanbFxp_uid180_fpArctanXTest_lutmem_reset0 <= areset;
        atanbFxp_uid180_fpArctanXTest_lutmem_q <= atanbFxp_uid180_fpArctanXTest_lutmem_iq(39 downto 0);

	--reg_atanbFxp_uid180_fpArctanXTest_lutmem_0_to_os_uid182_fpArctanXTest_0(REG,868)@93
    reg_atanbFxp_uid180_fpArctanXTest_lutmem_0_to_os_uid182_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_atanbFxp_uid180_fpArctanXTest_lutmem_0_to_os_uid182_fpArctanXTest_0_q <= "0000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_atanbFxp_uid180_fpArctanXTest_lutmem_0_to_os_uid182_fpArctanXTest_0_q <= atanbFxp_uid180_fpArctanXTest_lutmem_q;
            END IF;
        END IF;
    END PROCESS;


	--os_uid182_fpArctanXTest(BITJOIN,181)@94
    os_uid182_fpArctanXTest_q <= reg_atanbFxp_uid181_fpArctanXTest_lutmem_0_to_os_uid182_fpArctanXTest_1_q & reg_atanbFxp_uid180_fpArctanXTest_lutmem_0_to_os_uid182_fpArctanXTest_0_q;

	--reg_os_uid182_fpArctanXTest_0_to_sumAtanBSecondTerm_uid189_fpArctanXTest_0(REG,877)@94
    reg_os_uid182_fpArctanXTest_0_to_sumAtanBSecondTerm_uid189_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_os_uid182_fpArctanXTest_0_to_sumAtanBSecondTerm_uid189_fpArctanXTest_0_q <= "00000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_os_uid182_fpArctanXTest_0_to_sumAtanBSecondTerm_uid189_fpArctanXTest_0_q <= os_uid182_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAtanBSecondTerm_uid189_fpArctanXTest(ADD,188)@95
    sumAtanBSecondTerm_uid189_fpArctanXTest_a <= STD_LOGIC_VECTOR("0" & reg_os_uid182_fpArctanXTest_0_to_sumAtanBSecondTerm_uid189_fpArctanXTest_0_q);
    sumAtanBSecondTerm_uid189_fpArctanXTest_b <= STD_LOGIC_VECTOR("0" & rightShiftStage2_uid538_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q);
            sumAtanBSecondTerm_uid189_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(sumAtanBSecondTerm_uid189_fpArctanXTest_a) + UNSIGNED(sumAtanBSecondTerm_uid189_fpArctanXTest_b));
    sumAtanBSecondTerm_uid189_fpArctanXTest_q <= sumAtanBSecondTerm_uid189_fpArctanXTest_o(62 downto 0);


	--X50dto0_uid573_oFracPath4_uid192_fpArctanXTest(BITSELECT,572)@95
    X50dto0_uid573_oFracPath4_uid192_fpArctanXTest_in <= sumAtanBSecondTerm_uid189_fpArctanXTest_q(50 downto 0);
    X50dto0_uid573_oFracPath4_uid192_fpArctanXTest_b <= X50dto0_uid573_oFracPath4_uid192_fpArctanXTest_in(50 downto 0);

	--ld_X50dto0_uid573_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage0Idx3_uid574_oFracPath4_uid192_fpArctanXTest_b(DELAY,1461)@95
    ld_X50dto0_uid573_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage0Idx3_uid574_oFracPath4_uid192_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 51, depth => 2 )
    PORT MAP ( xin => X50dto0_uid573_oFracPath4_uid192_fpArctanXTest_b, xout => ld_X50dto0_uid573_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage0Idx3_uid574_oFracPath4_uid192_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage0Idx3_uid574_oFracPath4_uid192_fpArctanXTest(BITJOIN,573)@97
    leftShiftStage0Idx3_uid574_oFracPath4_uid192_fpArctanXTest_q <= ld_X50dto0_uid573_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage0Idx3_uid574_oFracPath4_uid192_fpArctanXTest_b_q & rightShiftStage0Idx3Pad12_uid273_a_uid92_fpArctanXTest_q;

	--reg_leftShiftStage0Idx3_uid574_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_5(REG,887)@97
    reg_leftShiftStage0Idx3_uid574_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage0Idx3_uid574_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_5_q <= "000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage0Idx3_uid574_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_5_q <= leftShiftStage0Idx3_uid574_oFracPath4_uid192_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--X54dto0_uid570_oFracPath4_uid192_fpArctanXTest(BITSELECT,569)@95
    X54dto0_uid570_oFracPath4_uid192_fpArctanXTest_in <= sumAtanBSecondTerm_uid189_fpArctanXTest_q(54 downto 0);
    X54dto0_uid570_oFracPath4_uid192_fpArctanXTest_b <= X54dto0_uid570_oFracPath4_uid192_fpArctanXTest_in(54 downto 0);

	--ld_X54dto0_uid570_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage0Idx2_uid571_oFracPath4_uid192_fpArctanXTest_b(DELAY,1459)@95
    ld_X54dto0_uid570_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage0Idx2_uid571_oFracPath4_uid192_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 55, depth => 2 )
    PORT MAP ( xin => X54dto0_uid570_oFracPath4_uid192_fpArctanXTest_b, xout => ld_X54dto0_uid570_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage0Idx2_uid571_oFracPath4_uid192_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage0Idx2_uid571_oFracPath4_uid192_fpArctanXTest(BITJOIN,570)@97
    leftShiftStage0Idx2_uid571_oFracPath4_uid192_fpArctanXTest_q <= ld_X54dto0_uid570_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage0Idx2_uid571_oFracPath4_uid192_fpArctanXTest_b_q & rightShiftStage0Idx2Pad8_uid270_a_uid92_fpArctanXTest_q;

	--reg_leftShiftStage0Idx2_uid571_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_4(REG,886)@97
    reg_leftShiftStage0Idx2_uid571_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage0Idx2_uid571_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_4_q <= "000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage0Idx2_uid571_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_4_q <= leftShiftStage0Idx2_uid571_oFracPath4_uid192_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--X58dto0_uid567_oFracPath4_uid192_fpArctanXTest(BITSELECT,566)@95
    X58dto0_uid567_oFracPath4_uid192_fpArctanXTest_in <= sumAtanBSecondTerm_uid189_fpArctanXTest_q(58 downto 0);
    X58dto0_uid567_oFracPath4_uid192_fpArctanXTest_b <= X58dto0_uid567_oFracPath4_uid192_fpArctanXTest_in(58 downto 0);

	--ld_X58dto0_uid567_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage0Idx1_uid568_oFracPath4_uid192_fpArctanXTest_b(DELAY,1457)@95
    ld_X58dto0_uid567_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage0Idx1_uid568_oFracPath4_uid192_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 59, depth => 2 )
    PORT MAP ( xin => X58dto0_uid567_oFracPath4_uid192_fpArctanXTest_b, xout => ld_X58dto0_uid567_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage0Idx1_uid568_oFracPath4_uid192_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage0Idx1_uid568_oFracPath4_uid192_fpArctanXTest(BITJOIN,567)@97
    leftShiftStage0Idx1_uid568_oFracPath4_uid192_fpArctanXTest_q <= ld_X58dto0_uid567_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage0Idx1_uid568_oFracPath4_uid192_fpArctanXTest_b_q & rightShiftStage0Idx1Pad4_uid267_a_uid92_fpArctanXTest_q;

	--reg_leftShiftStage0Idx1_uid568_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_3(REG,885)@97
    reg_leftShiftStage0Idx1_uid568_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage0Idx1_uid568_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_3_q <= "000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage0Idx1_uid568_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_3_q <= leftShiftStage0Idx1_uid568_oFracPath4_uid192_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_sumAtanBSecondTerm_uid189_fpArctanXTest_q_to_reg_sumAtanBSecondTerm_uid189_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_2_a(DELAY,1807)@95
    ld_sumAtanBSecondTerm_uid189_fpArctanXTest_q_to_reg_sumAtanBSecondTerm_uid189_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_2_a : dspba_delay
    GENERIC MAP ( width => 63, depth => 2 )
    PORT MAP ( xin => sumAtanBSecondTerm_uid189_fpArctanXTest_q, xout => ld_sumAtanBSecondTerm_uid189_fpArctanXTest_q_to_reg_sumAtanBSecondTerm_uid189_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_2_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_sumAtanBSecondTerm_uid189_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_2(REG,884)@97
    reg_sumAtanBSecondTerm_uid189_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_sumAtanBSecondTerm_uid189_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_2_q <= "000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_sumAtanBSecondTerm_uid189_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_2_q <= ld_sumAtanBSecondTerm_uid189_fpArctanXTest_q_to_reg_sumAtanBSecondTerm_uid189_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_2_a_q;
            END IF;
        END IF;
    END PROCESS;


	--sumAtanBSecondTermTop9_uid190_fpArctanXTest(BITSELECT,189)@95
    sumAtanBSecondTermTop9_uid190_fpArctanXTest_in <= sumAtanBSecondTerm_uid189_fpArctanXTest_q;
    sumAtanBSecondTermTop9_uid190_fpArctanXTest_b <= sumAtanBSecondTermTop9_uid190_fpArctanXTest_in(62 downto 54);

	--rVStage_uid541_zeroCountFinalNorm_uid191_fpArctanXTest(BITSELECT,540)@95
    rVStage_uid541_zeroCountFinalNorm_uid191_fpArctanXTest_in <= sumAtanBSecondTermTop9_uid190_fpArctanXTest_b;
    rVStage_uid541_zeroCountFinalNorm_uid191_fpArctanXTest_b <= rVStage_uid541_zeroCountFinalNorm_uid191_fpArctanXTest_in(8 downto 1);

	--reg_rVStage_uid541_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_1(REG,878)@95
    reg_rVStage_uid541_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid541_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_1_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid541_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_1_q <= rVStage_uid541_zeroCountFinalNorm_uid191_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest(LOGICAL,541)@96
    vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_a <= reg_rVStage_uid541_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_1_q;
    vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_b <= rightShiftStage0Idx2Pad8_uid270_a_uid92_fpArctanXTest_q;
    vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_q <= "1" when vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_a = vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_b else "0";

	--ld_vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_q_to_r_uid563_zeroCountFinalNorm_uid191_fpArctanXTest_d(DELAY,1455)@96
    ld_vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_q_to_r_uid563_zeroCountFinalNorm_uid191_fpArctanXTest_d : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_q, xout => ld_vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_q_to_r_uid563_zeroCountFinalNorm_uid191_fpArctanXTest_d_q, ena => en(0), clk => clk, aclr => areset );

	--vStage_uid544_zeroCountFinalNorm_uid191_fpArctanXTest(BITSELECT,543)@95
    vStage_uid544_zeroCountFinalNorm_uid191_fpArctanXTest_in <= sumAtanBSecondTermTop9_uid190_fpArctanXTest_b(0 downto 0);
    vStage_uid544_zeroCountFinalNorm_uid191_fpArctanXTest_b <= vStage_uid544_zeroCountFinalNorm_uid191_fpArctanXTest_in(0 downto 0);

	--mO_uid543_zeroCountFinalNorm_uid191_fpArctanXTest(CONSTANT,542)
    mO_uid543_zeroCountFinalNorm_uid191_fpArctanXTest_q <= "1111111";

	--cStage_uid545_zeroCountFinalNorm_uid191_fpArctanXTest(BITJOIN,544)@95
    cStage_uid545_zeroCountFinalNorm_uid191_fpArctanXTest_q <= vStage_uid544_zeroCountFinalNorm_uid191_fpArctanXTest_b & mO_uid543_zeroCountFinalNorm_uid191_fpArctanXTest_q;

	--reg_cStage_uid545_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest_3(REG,880)@95
    reg_cStage_uid545_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_cStage_uid545_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest_3_q <= "00000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_cStage_uid545_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest_3_q <= cStage_uid545_zeroCountFinalNorm_uid191_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest(MUX,546)@96
    vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest_s <= vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_q;
    vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest: PROCESS (vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest_s, en, reg_rVStage_uid541_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_1_q, reg_cStage_uid545_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest_3_q)
    BEGIN
            CASE vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest_s IS
                  WHEN "0" => vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest_q <= reg_rVStage_uid541_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_1_q;
                  WHEN "1" => vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest_q <= reg_cStage_uid545_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest_3_q;
                  WHEN OTHERS => vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid549_zeroCountFinalNorm_uid191_fpArctanXTest(BITSELECT,548)@96
    rVStage_uid549_zeroCountFinalNorm_uid191_fpArctanXTest_in <= vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest_q;
    rVStage_uid549_zeroCountFinalNorm_uid191_fpArctanXTest_b <= rVStage_uid549_zeroCountFinalNorm_uid191_fpArctanXTest_in(7 downto 4);

	--vCount_uid550_zeroCountFinalNorm_uid191_fpArctanXTest(LOGICAL,549)@96
    vCount_uid550_zeroCountFinalNorm_uid191_fpArctanXTest_a <= rVStage_uid549_zeroCountFinalNorm_uid191_fpArctanXTest_b;
    vCount_uid550_zeroCountFinalNorm_uid191_fpArctanXTest_b <= rightShiftStage0Idx1Pad4_uid267_a_uid92_fpArctanXTest_q;
    vCount_uid550_zeroCountFinalNorm_uid191_fpArctanXTest_q_i <= "1" when vCount_uid550_zeroCountFinalNorm_uid191_fpArctanXTest_a = vCount_uid550_zeroCountFinalNorm_uid191_fpArctanXTest_b else "0";
    vCount_uid550_zeroCountFinalNorm_uid191_fpArctanXTest_delay : dspba_delay
    GENERIC MAP (width => 1, depth => 1)
    PORT MAP (xout => vCount_uid550_zeroCountFinalNorm_uid191_fpArctanXTest_q, xin => vCount_uid550_zeroCountFinalNorm_uid191_fpArctanXTest_q_i, clk => clk, ena => en(0), aclr => areset);

	--vStage_uid551_zeroCountFinalNorm_uid191_fpArctanXTest(BITSELECT,550)@96
    vStage_uid551_zeroCountFinalNorm_uid191_fpArctanXTest_in <= vStagei_uid547_zeroCountFinalNorm_uid191_fpArctanXTest_q(3 downto 0);
    vStage_uid551_zeroCountFinalNorm_uid191_fpArctanXTest_b <= vStage_uid551_zeroCountFinalNorm_uid191_fpArctanXTest_in(3 downto 0);

	--reg_vStage_uid551_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_3(REG,882)@96
    reg_vStage_uid551_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_vStage_uid551_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_3_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_vStage_uid551_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_3_q <= vStage_uid551_zeroCountFinalNorm_uid191_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--reg_rVStage_uid549_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_2(REG,881)@96
    reg_rVStage_uid549_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rVStage_uid549_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_2_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rVStage_uid549_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_2_q <= rVStage_uid549_zeroCountFinalNorm_uid191_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest(MUX,552)@97
    vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_s <= vCount_uid550_zeroCountFinalNorm_uid191_fpArctanXTest_q;
    vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest: PROCESS (vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_s, en, reg_rVStage_uid549_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_2_q, reg_vStage_uid551_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_3_q)
    BEGIN
            CASE vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_s IS
                  WHEN "0" => vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_q <= reg_rVStage_uid549_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_2_q;
                  WHEN "1" => vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_q <= reg_vStage_uid551_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_3_q;
                  WHEN OTHERS => vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid555_zeroCountFinalNorm_uid191_fpArctanXTest(BITSELECT,554)@97
    rVStage_uid555_zeroCountFinalNorm_uid191_fpArctanXTest_in <= vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_q;
    rVStage_uid555_zeroCountFinalNorm_uid191_fpArctanXTest_b <= rVStage_uid555_zeroCountFinalNorm_uid191_fpArctanXTest_in(3 downto 2);

	--vCount_uid556_zeroCountFinalNorm_uid191_fpArctanXTest(LOGICAL,555)@97
    vCount_uid556_zeroCountFinalNorm_uid191_fpArctanXTest_a <= rVStage_uid555_zeroCountFinalNorm_uid191_fpArctanXTest_b;
    vCount_uid556_zeroCountFinalNorm_uid191_fpArctanXTest_b <= rightShiftStage1Idx2Pad2_uid281_a_uid92_fpArctanXTest_q;
    vCount_uid556_zeroCountFinalNorm_uid191_fpArctanXTest_q <= "1" when vCount_uid556_zeroCountFinalNorm_uid191_fpArctanXTest_a = vCount_uid556_zeroCountFinalNorm_uid191_fpArctanXTest_b else "0";

	--vStage_uid557_zeroCountFinalNorm_uid191_fpArctanXTest(BITSELECT,556)@97
    vStage_uid557_zeroCountFinalNorm_uid191_fpArctanXTest_in <= vStagei_uid553_zeroCountFinalNorm_uid191_fpArctanXTest_q(1 downto 0);
    vStage_uid557_zeroCountFinalNorm_uid191_fpArctanXTest_b <= vStage_uid557_zeroCountFinalNorm_uid191_fpArctanXTest_in(1 downto 0);

	--vStagei_uid559_zeroCountFinalNorm_uid191_fpArctanXTest(MUX,558)@97
    vStagei_uid559_zeroCountFinalNorm_uid191_fpArctanXTest_s <= vCount_uid556_zeroCountFinalNorm_uid191_fpArctanXTest_q;
    vStagei_uid559_zeroCountFinalNorm_uid191_fpArctanXTest: PROCESS (vStagei_uid559_zeroCountFinalNorm_uid191_fpArctanXTest_s, en, rVStage_uid555_zeroCountFinalNorm_uid191_fpArctanXTest_b, vStage_uid557_zeroCountFinalNorm_uid191_fpArctanXTest_b)
    BEGIN
            CASE vStagei_uid559_zeroCountFinalNorm_uid191_fpArctanXTest_s IS
                  WHEN "0" => vStagei_uid559_zeroCountFinalNorm_uid191_fpArctanXTest_q <= rVStage_uid555_zeroCountFinalNorm_uid191_fpArctanXTest_b;
                  WHEN "1" => vStagei_uid559_zeroCountFinalNorm_uid191_fpArctanXTest_q <= vStage_uid557_zeroCountFinalNorm_uid191_fpArctanXTest_b;
                  WHEN OTHERS => vStagei_uid559_zeroCountFinalNorm_uid191_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--rVStage_uid561_zeroCountFinalNorm_uid191_fpArctanXTest(BITSELECT,560)@97
    rVStage_uid561_zeroCountFinalNorm_uid191_fpArctanXTest_in <= vStagei_uid559_zeroCountFinalNorm_uid191_fpArctanXTest_q;
    rVStage_uid561_zeroCountFinalNorm_uid191_fpArctanXTest_b <= rVStage_uid561_zeroCountFinalNorm_uid191_fpArctanXTest_in(1 downto 1);

	--vCount_uid562_zeroCountFinalNorm_uid191_fpArctanXTest(LOGICAL,561)@97
    vCount_uid562_zeroCountFinalNorm_uid191_fpArctanXTest_a <= rVStage_uid561_zeroCountFinalNorm_uid191_fpArctanXTest_b;
    vCount_uid562_zeroCountFinalNorm_uid191_fpArctanXTest_b <= GND_q;
    vCount_uid562_zeroCountFinalNorm_uid191_fpArctanXTest_q <= "1" when vCount_uid562_zeroCountFinalNorm_uid191_fpArctanXTest_a = vCount_uid562_zeroCountFinalNorm_uid191_fpArctanXTest_b else "0";

	--r_uid563_zeroCountFinalNorm_uid191_fpArctanXTest(BITJOIN,562)@97
    r_uid563_zeroCountFinalNorm_uid191_fpArctanXTest_q <= ld_vCount_uid542_zeroCountFinalNorm_uid191_fpArctanXTest_q_to_r_uid563_zeroCountFinalNorm_uid191_fpArctanXTest_d_q & vCount_uid550_zeroCountFinalNorm_uid191_fpArctanXTest_q & vCount_uid556_zeroCountFinalNorm_uid191_fpArctanXTest_q & vCount_uid562_zeroCountFinalNorm_uid191_fpArctanXTest_q;

	--leftShiftStageSel3Dto2_uid575_oFracPath4_uid192_fpArctanXTest(BITSELECT,574)@97
    leftShiftStageSel3Dto2_uid575_oFracPath4_uid192_fpArctanXTest_in <= r_uid563_zeroCountFinalNorm_uid191_fpArctanXTest_q;
    leftShiftStageSel3Dto2_uid575_oFracPath4_uid192_fpArctanXTest_b <= leftShiftStageSel3Dto2_uid575_oFracPath4_uid192_fpArctanXTest_in(3 downto 2);

	--reg_leftShiftStageSel3Dto2_uid575_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_1(REG,883)@97
    reg_leftShiftStageSel3Dto2_uid575_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel3Dto2_uid575_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStageSel3Dto2_uid575_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_1_q <= leftShiftStageSel3Dto2_uid575_oFracPath4_uid192_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest(MUX,575)@98
    leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_s <= reg_leftShiftStageSel3Dto2_uid575_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_1_q;
    leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest: PROCESS (leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_s, en, reg_sumAtanBSecondTerm_uid189_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_2_q, reg_leftShiftStage0Idx1_uid568_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_3_q, reg_leftShiftStage0Idx2_uid571_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_4_q, reg_leftShiftStage0Idx3_uid574_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_5_q)
    BEGIN
            CASE leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_s IS
                  WHEN "00" => leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_q <= reg_sumAtanBSecondTerm_uid189_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_2_q;
                  WHEN "01" => leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_q <= reg_leftShiftStage0Idx1_uid568_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_3_q;
                  WHEN "10" => leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_q <= reg_leftShiftStage0Idx2_uid571_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_4_q;
                  WHEN "11" => leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_q <= reg_leftShiftStage0Idx3_uid574_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_5_q;
                  WHEN OTHERS => leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--LeftShiftStage059dto0_uid584_oFracPath4_uid192_fpArctanXTest(BITSELECT,583)@98
    LeftShiftStage059dto0_uid584_oFracPath4_uid192_fpArctanXTest_in <= leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_q(59 downto 0);
    LeftShiftStage059dto0_uid584_oFracPath4_uid192_fpArctanXTest_b <= LeftShiftStage059dto0_uid584_oFracPath4_uid192_fpArctanXTest_in(59 downto 0);

	--ld_LeftShiftStage059dto0_uid584_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage1Idx3_uid585_oFracPath4_uid192_fpArctanXTest_b(DELAY,1473)@98
    ld_LeftShiftStage059dto0_uid584_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage1Idx3_uid585_oFracPath4_uid192_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 60, depth => 1 )
    PORT MAP ( xin => LeftShiftStage059dto0_uid584_oFracPath4_uid192_fpArctanXTest_b, xout => ld_LeftShiftStage059dto0_uid584_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage1Idx3_uid585_oFracPath4_uid192_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage1Idx3_uid585_oFracPath4_uid192_fpArctanXTest(BITJOIN,584)@99
    leftShiftStage1Idx3_uid585_oFracPath4_uid192_fpArctanXTest_q <= ld_LeftShiftStage059dto0_uid584_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage1Idx3_uid585_oFracPath4_uid192_fpArctanXTest_b_q & rightShiftStage1Idx3Pad3_uid284_a_uid92_fpArctanXTest_q;

	--LeftShiftStage060dto0_uid581_oFracPath4_uid192_fpArctanXTest(BITSELECT,580)@98
    LeftShiftStage060dto0_uid581_oFracPath4_uid192_fpArctanXTest_in <= leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_q(60 downto 0);
    LeftShiftStage060dto0_uid581_oFracPath4_uid192_fpArctanXTest_b <= LeftShiftStage060dto0_uid581_oFracPath4_uid192_fpArctanXTest_in(60 downto 0);

	--ld_LeftShiftStage060dto0_uid581_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage1Idx2_uid582_oFracPath4_uid192_fpArctanXTest_b(DELAY,1471)@98
    ld_LeftShiftStage060dto0_uid581_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage1Idx2_uid582_oFracPath4_uid192_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 61, depth => 1 )
    PORT MAP ( xin => LeftShiftStage060dto0_uid581_oFracPath4_uid192_fpArctanXTest_b, xout => ld_LeftShiftStage060dto0_uid581_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage1Idx2_uid582_oFracPath4_uid192_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage1Idx2_uid582_oFracPath4_uid192_fpArctanXTest(BITJOIN,581)@99
    leftShiftStage1Idx2_uid582_oFracPath4_uid192_fpArctanXTest_q <= ld_LeftShiftStage060dto0_uid581_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage1Idx2_uid582_oFracPath4_uid192_fpArctanXTest_b_q & rightShiftStage1Idx2Pad2_uid281_a_uid92_fpArctanXTest_q;

	--LeftShiftStage061dto0_uid578_oFracPath4_uid192_fpArctanXTest(BITSELECT,577)@98
    LeftShiftStage061dto0_uid578_oFracPath4_uid192_fpArctanXTest_in <= leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_q(61 downto 0);
    LeftShiftStage061dto0_uid578_oFracPath4_uid192_fpArctanXTest_b <= LeftShiftStage061dto0_uid578_oFracPath4_uid192_fpArctanXTest_in(61 downto 0);

	--ld_LeftShiftStage061dto0_uid578_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage1Idx1_uid579_oFracPath4_uid192_fpArctanXTest_b(DELAY,1469)@98
    ld_LeftShiftStage061dto0_uid578_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage1Idx1_uid579_oFracPath4_uid192_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 62, depth => 1 )
    PORT MAP ( xin => LeftShiftStage061dto0_uid578_oFracPath4_uid192_fpArctanXTest_b, xout => ld_LeftShiftStage061dto0_uid578_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage1Idx1_uid579_oFracPath4_uid192_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--leftShiftStage1Idx1_uid579_oFracPath4_uid192_fpArctanXTest(BITJOIN,578)@99
    leftShiftStage1Idx1_uid579_oFracPath4_uid192_fpArctanXTest_q <= ld_LeftShiftStage061dto0_uid578_oFracPath4_uid192_fpArctanXTest_b_to_leftShiftStage1Idx1_uid579_oFracPath4_uid192_fpArctanXTest_b_q & GND_q;

	--reg_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_2(REG,889)@98
    reg_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_2_q <= "000000000000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_2_q <= leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest(BITSELECT,585)@97
    leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_in <= r_uid563_zeroCountFinalNorm_uid191_fpArctanXTest_q(1 downto 0);
    leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_b <= leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_in(1 downto 0);

	--ld_leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_b_to_reg_leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_1_a(DELAY,1811)@97
    ld_leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_b_to_reg_leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_1_a : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_b, xout => ld_leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_b_to_reg_leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_1_a_q, ena => en(0), clk => clk, aclr => areset );

	--reg_leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_1(REG,888)@98
    reg_leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_1_q <= ld_leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_b_to_reg_leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_1_a_q;
            END IF;
        END IF;
    END PROCESS;


	--leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest(MUX,586)@99
    leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_s <= reg_leftShiftStageSel1Dto0_uid586_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_1_q;
    leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest: PROCESS (leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_s, en, reg_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_2_q, leftShiftStage1Idx1_uid579_oFracPath4_uid192_fpArctanXTest_q, leftShiftStage1Idx2_uid582_oFracPath4_uid192_fpArctanXTest_q, leftShiftStage1Idx3_uid585_oFracPath4_uid192_fpArctanXTest_q)
    BEGIN
            CASE leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_s IS
                  WHEN "00" => leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_q <= reg_leftShiftStage0_uid576_oFracPath4_uid192_fpArctanXTest_0_to_leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_2_q;
                  WHEN "01" => leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_q <= leftShiftStage1Idx1_uid579_oFracPath4_uid192_fpArctanXTest_q;
                  WHEN "10" => leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_q <= leftShiftStage1Idx2_uid582_oFracPath4_uid192_fpArctanXTest_q;
                  WHEN "11" => leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_q <= leftShiftStage1Idx3_uid585_oFracPath4_uid192_fpArctanXTest_q;
                  WHEN OTHERS => leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--OFracPath461dto10_uid193_fpArctanXTest(BITSELECT,192)@99
    OFracPath461dto10_uid193_fpArctanXTest_in <= leftShiftStage1_uid587_oFracPath4_uid192_fpArctanXTest_q(61 downto 0);
    OFracPath461dto10_uid193_fpArctanXTest_b <= OFracPath461dto10_uid193_fpArctanXTest_in(61 downto 10);

	--ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_nor(LOGICAL,2062)
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_nor_b <= ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_sticky_ena_q;
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_nor_q <= not (ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_nor_a or ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_nor_b);

	--ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_mem_top(CONSTANT,2058)
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_mem_top_q <= "0110";

	--ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_cmp(LOGICAL,2059)
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_cmp_a <= ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_mem_top_q;
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdmux_q);
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_cmp_q <= "1" when ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_cmp_a = ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_cmp_b else "0";

	--ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_cmpReg(REG,2060)
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_cmpReg_q <= ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_sticky_ena(REG,2063)
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_nor_q = "1") THEN
                ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_sticky_ena_q <= ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_enaAnd(LOGICAL,2064)
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_enaAnd_a <= ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_sticky_ena_q;
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_enaAnd_b <= en;
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_enaAnd_q <= ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_enaAnd_a and ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_enaAnd_b;

	--ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_inputreg(DELAY,2052)
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fxpHornerResMultNorm_uid170_fpArctanXTest_q, xout => ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt(COUNTER,2054)
    -- every=1, low=0, high=6, step=1, init=1
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_i = 5 THEN
                      ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_eq = '1') THEN
                        ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_i <= ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_i - 6;
                    ELSE
                        ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_i <= ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_i,3));


	--ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdreg(REG,2055)
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdreg_q <= ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdmux(MUX,2056)
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdmux_s <= en;
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdmux: PROCESS (ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdmux_s, ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdreg_q, ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_q)
    BEGIN
            CASE ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdmux_s IS
                  WHEN "0" => ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdmux_q <= ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdreg_q;
                  WHEN "1" => ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdmux_q <= ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem(DUALMEM,2053)
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_ia <= ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_inputreg_q;
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_aa <= ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdreg_q;
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_ab <= ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_rdmux_q;
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 3,
        numwords_a => 7,
        width_b => 52,
        widthad_b => 3,
        numwords_b => 7,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_iq,
        address_a => ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_aa,
        data_a => ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_ia
    );
    ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_reset0 <= areset;
        ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_q <= ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_iq(51 downto 0);

	--ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_nor(LOGICAL,2049)
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_nor_b <= ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_sticky_ena_q;
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_nor_q <= not (ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_nor_a or ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_nor_b);

	--ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_mem_top(CONSTANT,2045)
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_mem_top_q <= "011110";

	--ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_cmp(LOGICAL,2046)
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_cmp_a <= ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_mem_top_q;
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdmux_q);
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_cmp_q <= "1" when ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_cmp_a = ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_cmp_b else "0";

	--ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_cmpReg(REG,2047)
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_cmpReg_q <= ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_sticky_ena(REG,2050)
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_nor_q = "1") THEN
                ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_sticky_ena_q <= ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_enaAnd(LOGICAL,2051)
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_enaAnd_a <= ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_sticky_ena_q;
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_enaAnd_b <= en;
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_enaAnd_q <= ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_enaAnd_a and ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_enaAnd_b;

	--ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_inputreg(DELAY,2013)
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => vSel_uid141_fpArctanXTest_q, xout => ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt(COUNTER,2041)
    -- every=1, low=0, high=30, step=1, init=1
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_i = 29 THEN
                      ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_eq = '1') THEN
                        ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_i <= ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_i - 30;
                    ELSE
                        ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_i <= ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_i,5));


	--ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdreg(REG,2042)
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdreg_q <= ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdmux(MUX,2043)
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdmux_s <= en;
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdmux: PROCESS (ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdmux_s, ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdreg_q, ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdmux_q <= ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdreg_q;
                  WHEN "1" => ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdmux_q <= ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem(DUALMEM,2040)
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_ia <= ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_inputreg_q;
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_aa <= ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdreg_q;
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_ab <= ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_rdmux_q;
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 31,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 31,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_iq,
        address_a => ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_aa,
        data_a => ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_ia
    );
    ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_reset0 <= areset;
        ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_q <= ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_iq(0 downto 0);

	--fracPath34Merged_uid197_fpArctanXTest(MUX,196)@99
    fracPath34Merged_uid197_fpArctanXTest_s <= ld_vSel_uid141_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_b_replace_mem_q;
    fracPath34Merged_uid197_fpArctanXTest: PROCESS (fracPath34Merged_uid197_fpArctanXTest_s, en, ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_q, OFracPath461dto10_uid193_fpArctanXTest_b)
    BEGIN
            CASE fracPath34Merged_uid197_fpArctanXTest_s IS
                  WHEN "0" => fracPath34Merged_uid197_fpArctanXTest_q <= ld_fxpHornerResMultNorm_uid170_fpArctanXTest_q_to_fracPath34Merged_uid197_fpArctanXTest_c_replace_mem_q;
                  WHEN "1" => fracPath34Merged_uid197_fpArctanXTest_q <= OFracPath461dto10_uid193_fpArctanXTest_b;
                  WHEN OTHERS => fracPath34Merged_uid197_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--oFracRPath2_uid202_fpArctanXTest(BITJOIN,201)@99
    oFracRPath2_uid202_fpArctanXTest_q <= VCC_q & fracPath34Merged_uid197_fpArctanXTest_q;

	--X52dto48_uid596_fxpOp2Path2_uid204_fpArctanXTest(BITSELECT,595)@99
    X52dto48_uid596_fxpOp2Path2_uid204_fpArctanXTest_in <= oFracRPath2_uid202_fpArctanXTest_q;
    X52dto48_uid596_fxpOp2Path2_uid204_fpArctanXTest_b <= X52dto48_uid596_fxpOp2Path2_uid204_fpArctanXTest_in(52 downto 48);

	--rightShiftStage0Idx3_uid598_fxpOp2Path2_uid204_fpArctanXTest(BITJOIN,597)@99
    rightShiftStage0Idx3_uid598_fxpOp2Path2_uid204_fpArctanXTest_q <= rightShiftStage0Idx3Pad48_uid513_alignedOfracRPath3ZZ_uid188_fpArctanXTest_q & X52dto48_uid596_fxpOp2Path2_uid204_fpArctanXTest_b;

	--reg_rightShiftStage0Idx3_uid598_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_5(REG,895)@99
    reg_rightShiftStage0Idx3_uid598_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_5: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0Idx3_uid598_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_5_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0Idx3_uid598_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_5_q <= rightShiftStage0Idx3_uid598_fxpOp2Path2_uid204_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--X52dto32_uid593_fxpOp2Path2_uid204_fpArctanXTest(BITSELECT,592)@99
    X52dto32_uid593_fxpOp2Path2_uid204_fpArctanXTest_in <= oFracRPath2_uid202_fpArctanXTest_q;
    X52dto32_uid593_fxpOp2Path2_uid204_fpArctanXTest_b <= X52dto32_uid593_fxpOp2Path2_uid204_fpArctanXTest_in(52 downto 32);

	--rightShiftStage0Idx2_uid595_fxpOp2Path2_uid204_fpArctanXTest(BITJOIN,594)@99
    rightShiftStage0Idx2_uid595_fxpOp2Path2_uid204_fpArctanXTest_q <= zs_uid359_atanArg2_uid129_fpArctanXTest_q & X52dto32_uid593_fxpOp2Path2_uid204_fpArctanXTest_b;

	--reg_rightShiftStage0Idx2_uid595_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_4(REG,894)@99
    reg_rightShiftStage0Idx2_uid595_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0Idx2_uid595_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_4_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0Idx2_uid595_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_4_q <= rightShiftStage0Idx2_uid595_fxpOp2Path2_uid204_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--X52dto16_uid590_fxpOp2Path2_uid204_fpArctanXTest(BITSELECT,589)@99
    X52dto16_uid590_fxpOp2Path2_uid204_fpArctanXTest_in <= oFracRPath2_uid202_fpArctanXTest_q;
    X52dto16_uid590_fxpOp2Path2_uid204_fpArctanXTest_b <= X52dto16_uid590_fxpOp2Path2_uid204_fpArctanXTest_in(52 downto 16);

	--rightShiftStage0Idx1_uid592_fxpOp2Path2_uid204_fpArctanXTest(BITJOIN,591)@99
    rightShiftStage0Idx1_uid592_fxpOp2Path2_uid204_fpArctanXTest_q <= zs_uid365_atanArg2_uid129_fpArctanXTest_q & X52dto16_uid590_fxpOp2Path2_uid204_fpArctanXTest_b;

	--reg_rightShiftStage0Idx1_uid592_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_3(REG,893)@99
    reg_rightShiftStage0Idx1_uid592_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0Idx1_uid592_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_3_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0Idx1_uid592_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_3_q <= rightShiftStage0Idx1_uid592_fxpOp2Path2_uid204_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--reg_oFracRPath2_uid202_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_2(REG,892)@99
    reg_oFracRPath2_uid202_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_oFracRPath2_uid202_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_oFracRPath2_uid202_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_2_q <= oFracRPath2_uid202_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--cstWFP2_uid17_fpArctanXTest(CONSTANT,16)
    cstWFP2_uid17_fpArctanXTest_q <= "00000110110";

	--reg_r_uid563_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_expPath4Ext_uid194_fpArctanXTest_1(REG,890)@97
    reg_r_uid563_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_expPath4Ext_uid194_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_r_uid563_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_expPath4Ext_uid194_fpArctanXTest_1_q <= "0000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_r_uid563_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_expPath4Ext_uid194_fpArctanXTest_1_q <= r_uid563_zeroCountFinalNorm_uid191_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--expPath4Ext_uid194_fpArctanXTest(SUB,193)@98
    expPath4Ext_uid194_fpArctanXTest_a <= STD_LOGIC_VECTOR("0" & cstBias_uid13_fpArctanXTest_q);
    expPath4Ext_uid194_fpArctanXTest_b <= STD_LOGIC_VECTOR("00000000" & reg_r_uid563_zeroCountFinalNorm_uid191_fpArctanXTest_0_to_expPath4Ext_uid194_fpArctanXTest_1_q);
            expPath4Ext_uid194_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(expPath4Ext_uid194_fpArctanXTest_a) - UNSIGNED(expPath4Ext_uid194_fpArctanXTest_b));
    expPath4Ext_uid194_fpArctanXTest_q <= expPath4Ext_uid194_fpArctanXTest_o(11 downto 0);


	--expPath4_uid195_fpArctanXTest(BITSELECT,194)@98
    expPath4_uid195_fpArctanXTest_in <= expPath4Ext_uid194_fpArctanXTest_q(10 downto 0);
    expPath4_uid195_fpArctanXTest_b <= expPath4_uid195_fpArctanXTest_in(10 downto 0);

	--ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_nor(LOGICAL,2036)
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_nor_b <= ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_sticky_ena_q;
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_nor_q <= not (ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_nor_a or ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_nor_b);

	--ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_mem_top(CONSTANT,2032)
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_mem_top_q <= "0101";

	--ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_cmp(LOGICAL,2033)
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_cmp_a <= ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_mem_top_q;
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_cmp_b <= STD_LOGIC_VECTOR("0" & ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdmux_q);
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_cmp_q <= "1" when ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_cmp_a = ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_cmp_b else "0";

	--ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_cmpReg(REG,2034)
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_cmpReg_q <= ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_sticky_ena(REG,2037)
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_nor_q = "1") THEN
                ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_sticky_ena_q <= ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_enaAnd(LOGICAL,2038)
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_enaAnd_a <= ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_sticky_ena_q;
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_enaAnd_b <= en;
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_enaAnd_q <= ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_enaAnd_a and ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_enaAnd_b;

	--ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_inputreg(DELAY,2026)
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expRPath3Pre_uid179_fpArctanXTest_b, xout => ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt(COUNTER,2028)
    -- every=1, low=0, high=5, step=1, init=1
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_i <= TO_UNSIGNED(1,3);
            ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_i = 4 THEN
                      ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_eq = '1') THEN
                        ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_i <= ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_i - 5;
                    ELSE
                        ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_i <= ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_i,3));


	--ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdreg(REG,2029)
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdreg_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdreg_q <= ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdmux(MUX,2030)
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdmux_s <= en;
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdmux: PROCESS (ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdmux_s, ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdreg_q, ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_q)
    BEGIN
            CASE ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdmux_s IS
                  WHEN "0" => ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdmux_q <= ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdreg_q;
                  WHEN "1" => ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdmux_q <= ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdcnt_q;
                  WHEN OTHERS => ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem(DUALMEM,2027)
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_ia <= ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_inputreg_q;
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_aa <= ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdreg_q;
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_ab <= ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_rdmux_q;
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 3,
        numwords_a => 6,
        width_b => 11,
        widthad_b => 3,
        numwords_b => 6,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_iq,
        address_a => ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_aa,
        data_a => ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_ia
    );
    ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_reset0 <= areset;
        ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_q <= ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_iq(10 downto 0);

	--ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_nor(LOGICAL,2023)
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_nor_b <= ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_sticky_ena_q;
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_nor_q <= not (ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_nor_a or ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_nor_b);

	--ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_mem_top(CONSTANT,2019)
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_mem_top_q <= "011101";

	--ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_cmp(LOGICAL,2020)
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_cmp_a <= ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_mem_top_q;
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_cmp_b <= STD_LOGIC_VECTOR("0" & ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdmux_q);
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_cmp_q <= "1" when ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_cmp_a = ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_cmp_b else "0";

	--ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_cmpReg(REG,2021)
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_cmpReg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_cmpReg_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_cmpReg_q <= ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_cmp_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_sticky_ena(REG,2024)
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_nor_q = "1") THEN
                ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_sticky_ena_q <= ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_enaAnd(LOGICAL,2025)
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_enaAnd_a <= ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_sticky_ena_q;
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_enaAnd_b <= en;
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_enaAnd_q <= ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_enaAnd_a and ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_enaAnd_b;

	--ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt(COUNTER,2015)
    -- every=1, low=0, high=29, step=1, init=1
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_i <= TO_UNSIGNED(1,5);
            ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_eq <= '0';
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                    IF ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_i = 28 THEN
                      ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_eq <= '1';
                    ELSE
                      ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_eq <= '0';
                    END IF;
                    IF (ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_eq = '1') THEN
                        ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_i <= ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_i - 29;
                    ELSE
                        ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_i <= ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_i + 1;
                    END IF;
            END IF;
        END IF;
    END PROCESS;
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_q <= STD_LOGIC_VECTOR(RESIZE(ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_i,5));


	--ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdreg(REG,2016)
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdreg: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdreg_q <= "00000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdreg_q <= ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdmux(MUX,2017)
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdmux_s <= en;
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdmux: PROCESS (ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdmux_s, ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdreg_q, ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_q)
    BEGIN
            CASE ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdmux_s IS
                  WHEN "0" => ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdmux_q <= ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdreg_q;
                  WHEN "1" => ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdmux_q <= ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdcnt_q;
                  WHEN OTHERS => ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdmux_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem(DUALMEM,2014)
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_ia <= ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_inputreg_q;
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_aa <= ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdreg_q;
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_ab <= ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_rdmux_q;
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 5,
        numwords_a => 30,
        width_b => 1,
        widthad_b => 5,
        numwords_b => 30,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_iq,
        address_a => ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_aa,
        data_a => ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_ia
    );
    ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_reset0 <= areset;
        ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_q <= ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_iq(0 downto 0);

	--expPath34Merged_uid196_fpArctanXTest(MUX,195)@98
    expPath34Merged_uid196_fpArctanXTest_s <= ld_vSel_uid141_fpArctanXTest_q_to_expPath34Merged_uid196_fpArctanXTest_b_replace_mem_q;
    expPath34Merged_uid196_fpArctanXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expPath34Merged_uid196_fpArctanXTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE expPath34Merged_uid196_fpArctanXTest_s IS
                      WHEN "0" => expPath34Merged_uid196_fpArctanXTest_q <= ld_expRPath3Pre_uid179_fpArctanXTest_b_to_expPath34Merged_uid196_fpArctanXTest_c_replace_mem_q;
                      WHEN "1" => expPath34Merged_uid196_fpArctanXTest_q <= expPath4_uid195_fpArctanXTest_b;
                      WHEN OTHERS => expPath34Merged_uid196_fpArctanXTest_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;


	--shiftValPath2PreSub_uid198_fpArctanXTest(SUB,197)@99
    shiftValPath2PreSub_uid198_fpArctanXTest_a <= STD_LOGIC_VECTOR("0" & cstBias_uid13_fpArctanXTest_q);
    shiftValPath2PreSub_uid198_fpArctanXTest_b <= STD_LOGIC_VECTOR("0" & expPath34Merged_uid196_fpArctanXTest_q);
            shiftValPath2PreSub_uid198_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(shiftValPath2PreSub_uid198_fpArctanXTest_a) - UNSIGNED(shiftValPath2PreSub_uid198_fpArctanXTest_b));
    shiftValPath2PreSub_uid198_fpArctanXTest_q <= shiftValPath2PreSub_uid198_fpArctanXTest_o(11 downto 0);


	--shiftValPath2PreSubR_uid200_fpArctanXTest(BITSELECT,199)@99
    shiftValPath2PreSubR_uid200_fpArctanXTest_in <= shiftValPath2PreSub_uid198_fpArctanXTest_q(10 downto 0);
    shiftValPath2PreSubR_uid200_fpArctanXTest_b <= shiftValPath2PreSubR_uid200_fpArctanXTest_in(10 downto 0);

	--cstBiasMWF_uid16_fpArctanXTest(CONSTANT,15)
    cstBiasMWF_uid16_fpArctanXTest_q <= "01111001011";

	--shiftOut_uid199_fpArctanXTest(COMPARE,198)@99
    shiftOut_uid199_fpArctanXTest_cin <= GND_q;
    shiftOut_uid199_fpArctanXTest_a <= STD_LOGIC_VECTOR("00" & expPath34Merged_uid196_fpArctanXTest_q) & '0';
    shiftOut_uid199_fpArctanXTest_b <= STD_LOGIC_VECTOR("00" & cstBiasMWF_uid16_fpArctanXTest_q) & shiftOut_uid199_fpArctanXTest_cin(0);
            shiftOut_uid199_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(shiftOut_uid199_fpArctanXTest_a) - UNSIGNED(shiftOut_uid199_fpArctanXTest_b));
    shiftOut_uid199_fpArctanXTest_c(0) <= shiftOut_uid199_fpArctanXTest_o(13);


	--sValPostSOut_uid201_fpArctanXTest(MUX,200)@99
    sValPostSOut_uid201_fpArctanXTest_s <= shiftOut_uid199_fpArctanXTest_c;
    sValPostSOut_uid201_fpArctanXTest: PROCESS (sValPostSOut_uid201_fpArctanXTest_s, en, shiftValPath2PreSubR_uid200_fpArctanXTest_b, cstWFP2_uid17_fpArctanXTest_q)
    BEGIN
            CASE sValPostSOut_uid201_fpArctanXTest_s IS
                  WHEN "0" => sValPostSOut_uid201_fpArctanXTest_q <= shiftValPath2PreSubR_uid200_fpArctanXTest_b;
                  WHEN "1" => sValPostSOut_uid201_fpArctanXTest_q <= cstWFP2_uid17_fpArctanXTest_q;
                  WHEN OTHERS => sValPostSOut_uid201_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--sValPostSOutR_uid203_fpArctanXTest(BITSELECT,202)@99
    sValPostSOutR_uid203_fpArctanXTest_in <= sValPostSOut_uid201_fpArctanXTest_q(5 downto 0);
    sValPostSOutR_uid203_fpArctanXTest_b <= sValPostSOutR_uid203_fpArctanXTest_in(5 downto 0);

	--rightShiftStageSel5Dto4_uid599_fxpOp2Path2_uid204_fpArctanXTest(BITSELECT,598)@99
    rightShiftStageSel5Dto4_uid599_fxpOp2Path2_uid204_fpArctanXTest_in <= sValPostSOutR_uid203_fpArctanXTest_b;
    rightShiftStageSel5Dto4_uid599_fxpOp2Path2_uid204_fpArctanXTest_b <= rightShiftStageSel5Dto4_uid599_fxpOp2Path2_uid204_fpArctanXTest_in(5 downto 4);

	--reg_rightShiftStageSel5Dto4_uid599_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_1(REG,891)@99
    reg_rightShiftStageSel5Dto4_uid599_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel5Dto4_uid599_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel5Dto4_uid599_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_1_q <= rightShiftStageSel5Dto4_uid599_fxpOp2Path2_uid204_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest(MUX,599)@100
    rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_s <= reg_rightShiftStageSel5Dto4_uid599_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_1_q;
    rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest: PROCESS (rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_s, en, reg_oFracRPath2_uid202_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_2_q, reg_rightShiftStage0Idx1_uid592_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_3_q, reg_rightShiftStage0Idx2_uid595_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_4_q, reg_rightShiftStage0Idx3_uid598_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_5_q)
    BEGIN
            CASE rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_s IS
                  WHEN "00" => rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_q <= reg_oFracRPath2_uid202_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_2_q;
                  WHEN "01" => rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_q <= reg_rightShiftStage0Idx1_uid592_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_3_q;
                  WHEN "10" => rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_q <= reg_rightShiftStage0Idx2_uid595_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_4_q;
                  WHEN "11" => rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_q <= reg_rightShiftStage0Idx3_uid598_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_5_q;
                  WHEN OTHERS => rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage052dto12_uid607_fxpOp2Path2_uid204_fpArctanXTest(BITSELECT,606)@100
    RightShiftStage052dto12_uid607_fxpOp2Path2_uid204_fpArctanXTest_in <= rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_q;
    RightShiftStage052dto12_uid607_fxpOp2Path2_uid204_fpArctanXTest_b <= RightShiftStage052dto12_uid607_fxpOp2Path2_uid204_fpArctanXTest_in(52 downto 12);

	--ld_RightShiftStage052dto12_uid607_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage1Idx3_uid609_fxpOp2Path2_uid204_fpArctanXTest_a(DELAY,1497)@100
    ld_RightShiftStage052dto12_uid607_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage1Idx3_uid609_fxpOp2Path2_uid204_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 41, depth => 1 )
    PORT MAP ( xin => RightShiftStage052dto12_uid607_fxpOp2Path2_uid204_fpArctanXTest_b, xout => ld_RightShiftStage052dto12_uid607_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage1Idx3_uid609_fxpOp2Path2_uid204_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx3_uid609_fxpOp2Path2_uid204_fpArctanXTest(BITJOIN,608)@101
    rightShiftStage1Idx3_uid609_fxpOp2Path2_uid204_fpArctanXTest_q <= rightShiftStage0Idx3Pad12_uid273_a_uid92_fpArctanXTest_q & ld_RightShiftStage052dto12_uid607_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage1Idx3_uid609_fxpOp2Path2_uid204_fpArctanXTest_a_q;

	--RightShiftStage052dto8_uid604_fxpOp2Path2_uid204_fpArctanXTest(BITSELECT,603)@100
    RightShiftStage052dto8_uid604_fxpOp2Path2_uid204_fpArctanXTest_in <= rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_q;
    RightShiftStage052dto8_uid604_fxpOp2Path2_uid204_fpArctanXTest_b <= RightShiftStage052dto8_uid604_fxpOp2Path2_uid204_fpArctanXTest_in(52 downto 8);

	--ld_RightShiftStage052dto8_uid604_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage1Idx2_uid606_fxpOp2Path2_uid204_fpArctanXTest_a(DELAY,1495)@100
    ld_RightShiftStage052dto8_uid604_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage1Idx2_uid606_fxpOp2Path2_uid204_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 45, depth => 1 )
    PORT MAP ( xin => RightShiftStage052dto8_uid604_fxpOp2Path2_uid204_fpArctanXTest_b, xout => ld_RightShiftStage052dto8_uid604_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage1Idx2_uid606_fxpOp2Path2_uid204_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx2_uid606_fxpOp2Path2_uid204_fpArctanXTest(BITJOIN,605)@101
    rightShiftStage1Idx2_uid606_fxpOp2Path2_uid204_fpArctanXTest_q <= rightShiftStage0Idx2Pad8_uid270_a_uid92_fpArctanXTest_q & ld_RightShiftStage052dto8_uid604_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage1Idx2_uid606_fxpOp2Path2_uid204_fpArctanXTest_a_q;

	--RightShiftStage052dto4_uid601_fxpOp2Path2_uid204_fpArctanXTest(BITSELECT,600)@100
    RightShiftStage052dto4_uid601_fxpOp2Path2_uid204_fpArctanXTest_in <= rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_q;
    RightShiftStage052dto4_uid601_fxpOp2Path2_uid204_fpArctanXTest_b <= RightShiftStage052dto4_uid601_fxpOp2Path2_uid204_fpArctanXTest_in(52 downto 4);

	--ld_RightShiftStage052dto4_uid601_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage1Idx1_uid603_fxpOp2Path2_uid204_fpArctanXTest_a(DELAY,1493)@100
    ld_RightShiftStage052dto4_uid601_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage1Idx1_uid603_fxpOp2Path2_uid204_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 49, depth => 1 )
    PORT MAP ( xin => RightShiftStage052dto4_uid601_fxpOp2Path2_uid204_fpArctanXTest_b, xout => ld_RightShiftStage052dto4_uid601_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage1Idx1_uid603_fxpOp2Path2_uid204_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1Idx1_uid603_fxpOp2Path2_uid204_fpArctanXTest(BITJOIN,602)@101
    rightShiftStage1Idx1_uid603_fxpOp2Path2_uid204_fpArctanXTest_q <= rightShiftStage0Idx1Pad4_uid267_a_uid92_fpArctanXTest_q & ld_RightShiftStage052dto4_uid601_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage1Idx1_uid603_fxpOp2Path2_uid204_fpArctanXTest_a_q;

	--reg_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_2(REG,897)@100
    reg_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_2_q <= rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest(BITSELECT,609)@99
    rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest_in <= sValPostSOutR_uid203_fpArctanXTest_b(3 downto 0);
    rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest_b <= rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest_in(3 downto 2);

	--reg_rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_1(REG,896)@99
    reg_rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_1_q <= rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_1_q_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_b(DELAY,1499)@100
    ld_reg_rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_1_q_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 1 )
    PORT MAP ( xin => reg_rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_1_q, xout => ld_reg_rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_1_q_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest(MUX,610)@101
    rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_s <= ld_reg_rightShiftStageSel3Dto2_uid610_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_1_q_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_b_q;
    rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest: PROCESS (rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_s, en, reg_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_2_q, rightShiftStage1Idx1_uid603_fxpOp2Path2_uid204_fpArctanXTest_q, rightShiftStage1Idx2_uid606_fxpOp2Path2_uid204_fpArctanXTest_q, rightShiftStage1Idx3_uid609_fxpOp2Path2_uid204_fpArctanXTest_q)
    BEGIN
            CASE rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_s IS
                  WHEN "00" => rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_q <= reg_rightShiftStage0_uid600_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_2_q;
                  WHEN "01" => rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_q <= rightShiftStage1Idx1_uid603_fxpOp2Path2_uid204_fpArctanXTest_q;
                  WHEN "10" => rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_q <= rightShiftStage1Idx2_uid606_fxpOp2Path2_uid204_fpArctanXTest_q;
                  WHEN "11" => rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_q <= rightShiftStage1Idx3_uid609_fxpOp2Path2_uid204_fpArctanXTest_q;
                  WHEN OTHERS => rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--RightShiftStage152dto3_uid618_fxpOp2Path2_uid204_fpArctanXTest(BITSELECT,617)@101
    RightShiftStage152dto3_uid618_fxpOp2Path2_uid204_fpArctanXTest_in <= rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_q;
    RightShiftStage152dto3_uid618_fxpOp2Path2_uid204_fpArctanXTest_b <= RightShiftStage152dto3_uid618_fxpOp2Path2_uid204_fpArctanXTest_in(52 downto 3);

	--ld_RightShiftStage152dto3_uid618_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage2Idx3_uid620_fxpOp2Path2_uid204_fpArctanXTest_a(DELAY,1509)@101
    ld_RightShiftStage152dto3_uid618_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage2Idx3_uid620_fxpOp2Path2_uid204_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 50, depth => 1 )
    PORT MAP ( xin => RightShiftStage152dto3_uid618_fxpOp2Path2_uid204_fpArctanXTest_b, xout => ld_RightShiftStage152dto3_uid618_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage2Idx3_uid620_fxpOp2Path2_uid204_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx3_uid620_fxpOp2Path2_uid204_fpArctanXTest(BITJOIN,619)@102
    rightShiftStage2Idx3_uid620_fxpOp2Path2_uid204_fpArctanXTest_q <= rightShiftStage1Idx3Pad3_uid284_a_uid92_fpArctanXTest_q & ld_RightShiftStage152dto3_uid618_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage2Idx3_uid620_fxpOp2Path2_uid204_fpArctanXTest_a_q;

	--RightShiftStage152dto2_uid615_fxpOp2Path2_uid204_fpArctanXTest(BITSELECT,614)@101
    RightShiftStage152dto2_uid615_fxpOp2Path2_uid204_fpArctanXTest_in <= rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_q;
    RightShiftStage152dto2_uid615_fxpOp2Path2_uid204_fpArctanXTest_b <= RightShiftStage152dto2_uid615_fxpOp2Path2_uid204_fpArctanXTest_in(52 downto 2);

	--ld_RightShiftStage152dto2_uid615_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage2Idx2_uid617_fxpOp2Path2_uid204_fpArctanXTest_a(DELAY,1507)@101
    ld_RightShiftStage152dto2_uid615_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage2Idx2_uid617_fxpOp2Path2_uid204_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 51, depth => 1 )
    PORT MAP ( xin => RightShiftStage152dto2_uid615_fxpOp2Path2_uid204_fpArctanXTest_b, xout => ld_RightShiftStage152dto2_uid615_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage2Idx2_uid617_fxpOp2Path2_uid204_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx2_uid617_fxpOp2Path2_uid204_fpArctanXTest(BITJOIN,616)@102
    rightShiftStage2Idx2_uid617_fxpOp2Path2_uid204_fpArctanXTest_q <= rightShiftStage1Idx2Pad2_uid281_a_uid92_fpArctanXTest_q & ld_RightShiftStage152dto2_uid615_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage2Idx2_uid617_fxpOp2Path2_uid204_fpArctanXTest_a_q;

	--RightShiftStage152dto1_uid612_fxpOp2Path2_uid204_fpArctanXTest(BITSELECT,611)@101
    RightShiftStage152dto1_uid612_fxpOp2Path2_uid204_fpArctanXTest_in <= rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_q;
    RightShiftStage152dto1_uid612_fxpOp2Path2_uid204_fpArctanXTest_b <= RightShiftStage152dto1_uid612_fxpOp2Path2_uid204_fpArctanXTest_in(52 downto 1);

	--ld_RightShiftStage152dto1_uid612_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage2Idx1_uid614_fxpOp2Path2_uid204_fpArctanXTest_a(DELAY,1505)@101
    ld_RightShiftStage152dto1_uid612_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage2Idx1_uid614_fxpOp2Path2_uid204_fpArctanXTest_a : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => RightShiftStage152dto1_uid612_fxpOp2Path2_uid204_fpArctanXTest_b, xout => ld_RightShiftStage152dto1_uid612_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage2Idx1_uid614_fxpOp2Path2_uid204_fpArctanXTest_a_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2Idx1_uid614_fxpOp2Path2_uid204_fpArctanXTest(BITJOIN,613)@102
    rightShiftStage2Idx1_uid614_fxpOp2Path2_uid204_fpArctanXTest_q <= GND_q & ld_RightShiftStage152dto1_uid612_fxpOp2Path2_uid204_fpArctanXTest_b_to_rightShiftStage2Idx1_uid614_fxpOp2Path2_uid204_fpArctanXTest_a_q;

	--reg_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_2(REG,899)@101
    reg_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_2_q <= "00000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_2_q <= rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest(BITSELECT,620)@99
    rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest_in <= sValPostSOutR_uid203_fpArctanXTest_b(1 downto 0);
    rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest_b <= rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest_in(1 downto 0);

	--reg_rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_1(REG,898)@99
    reg_rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_1_q <= "00";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_1_q <= rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--ld_reg_rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_1_q_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_b(DELAY,1511)@100
    ld_reg_rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_1_q_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_b : dspba_delay
    GENERIC MAP ( width => 2, depth => 2 )
    PORT MAP ( xin => reg_rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_1_q, xout => ld_reg_rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_1_q_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_b_q, ena => en(0), clk => clk, aclr => areset );

	--rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest(MUX,621)@102
    rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_s <= ld_reg_rightShiftStageSel1Dto0_uid621_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_1_q_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_b_q;
    rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest: PROCESS (rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_s, en, reg_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_2_q, rightShiftStage2Idx1_uid614_fxpOp2Path2_uid204_fpArctanXTest_q, rightShiftStage2Idx2_uid617_fxpOp2Path2_uid204_fpArctanXTest_q, rightShiftStage2Idx3_uid620_fxpOp2Path2_uid204_fpArctanXTest_q)
    BEGIN
            CASE rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_s IS
                  WHEN "00" => rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_q <= reg_rightShiftStage1_uid611_fxpOp2Path2_uid204_fpArctanXTest_0_to_rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_2_q;
                  WHEN "01" => rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_q <= rightShiftStage2Idx1_uid614_fxpOp2Path2_uid204_fpArctanXTest_q;
                  WHEN "10" => rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_q <= rightShiftStage2Idx2_uid617_fxpOp2Path2_uid204_fpArctanXTest_q;
                  WHEN "11" => rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_q <= rightShiftStage2Idx3_uid620_fxpOp2Path2_uid204_fpArctanXTest_q;
                  WHEN OTHERS => rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--GND(CONSTANT,0)
    GND_q <= "0";

	--pad_fxpOp2Path2_uid204_uid205_fpArctanXTest(BITJOIN,204)@102
    pad_fxpOp2Path2_uid204_uid205_fpArctanXTest_q <= rightShiftStage2_uid622_fxpOp2Path2_uid204_fpArctanXTest_q & STD_LOGIC_VECTOR((1 downto 1 => GND_q(0)) & GND_q);

	--reg_pad_fxpOp2Path2_uid204_uid205_fpArctanXTest_0_to_path2Diff_uid205_fpArctanXTest_1(REG,900)@102
    reg_pad_fxpOp2Path2_uid204_uid205_fpArctanXTest_0_to_path2Diff_uid205_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_pad_fxpOp2Path2_uid204_uid205_fpArctanXTest_0_to_path2Diff_uid205_fpArctanXTest_1_q <= "0000000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_pad_fxpOp2Path2_uid204_uid205_fpArctanXTest_0_to_path2Diff_uid205_fpArctanXTest_1_q <= pad_fxpOp2Path2_uid204_uid205_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--path2Diff_uid205_fpArctanXTest(SUB,205)@103
    path2Diff_uid205_fpArctanXTest_a <= STD_LOGIC_VECTOR("0" & piO2_uid38_fpArctanXTest_q);
    path2Diff_uid205_fpArctanXTest_b <= STD_LOGIC_VECTOR("0" & reg_pad_fxpOp2Path2_uid204_uid205_fpArctanXTest_0_to_path2Diff_uid205_fpArctanXTest_1_q);
            path2Diff_uid205_fpArctanXTest_o <= STD_LOGIC_VECTOR(UNSIGNED(path2Diff_uid205_fpArctanXTest_a) - UNSIGNED(path2Diff_uid205_fpArctanXTest_b));
    path2Diff_uid205_fpArctanXTest_q <= path2Diff_uid205_fpArctanXTest_o(55 downto 0);


	--normBitPath2Diff_uid207_fpArctanXTest(BITSELECT,206)@103
    normBitPath2Diff_uid207_fpArctanXTest_in <= path2Diff_uid205_fpArctanXTest_q(54 downto 0);
    normBitPath2Diff_uid207_fpArctanXTest_b <= normBitPath2Diff_uid207_fpArctanXTest_in(54 downto 54);

	--reg_normBitPath2Diff_uid207_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_1(REG,901)@103
    reg_normBitPath2Diff_uid207_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_1: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_normBitPath2Diff_uid207_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_1_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_normBitPath2Diff_uid207_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_1_q <= normBitPath2Diff_uid207_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--expRPath2_uid211_fpArctanXTest(MUX,210)@104
    expRPath2_uid211_fpArctanXTest_s <= reg_normBitPath2Diff_uid207_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_1_q;
    expRPath2_uid211_fpArctanXTest: PROCESS (expRPath2_uid211_fpArctanXTest_s, en, cstBiasM1_uid14_fpArctanXTest_q, cstBias_uid13_fpArctanXTest_q)
    BEGIN
            CASE expRPath2_uid211_fpArctanXTest_s IS
                  WHEN "0" => expRPath2_uid211_fpArctanXTest_q <= cstBiasM1_uid14_fpArctanXTest_q;
                  WHEN "1" => expRPath2_uid211_fpArctanXTest_q <= cstBias_uid13_fpArctanXTest_q;
                  WHEN OTHERS => expRPath2_uid211_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_nor(LOGICAL,2116)
    ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_nor_b <= ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_sticky_ena_q;
    ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_nor_q <= not (ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_nor_a or ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_nor_b);

	--ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_sticky_ena(REG,2117)
    ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_nor_q = "1") THEN
                ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_sticky_ena_q <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_enaAnd(LOGICAL,2118)
    ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_enaAnd_a <= ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_sticky_ena_q;
    ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_enaAnd_b <= en;
    ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_enaAnd_q <= ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_enaAnd_a and ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_enaAnd_b;

	--ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_inputreg(DELAY,2106)
    ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 11, depth => 1 )
    PORT MAP ( xin => expPath34Merged_uid196_fpArctanXTest_q, xout => ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem(DUALMEM,2107)
    ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_ia <= ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_inputreg_q;
    ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_aa <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdreg_q;
    ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_ab <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdmux_q;
    ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 11,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 11,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_iq,
        address_a => ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_aa,
        data_a => ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_ia
    );
    ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_reset0 <= areset;
        ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_q <= ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_iq(10 downto 0);

	--ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_nor(LOGICAL,2090)
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_nor_b <= ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_sticky_ena_q;
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_nor_q <= not (ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_nor_a or ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_nor_b);

	--ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_sticky_ena(REG,2091)
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_nor_q = "1") THEN
                ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_sticky_ena_q <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_enaAnd(LOGICAL,2092)
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_enaAnd_a <= ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_sticky_ena_q;
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_enaAnd_b <= en;
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_enaAnd_q <= ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_enaAnd_a and ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_enaAnd_b;

	--ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_nor(LOGICAL,2389)
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_nor_b <= ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_sticky_ena_q;
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_nor_q <= not (ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_nor_a or ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_nor_b);

	--ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_sticky_ena(REG,2390)
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_nor_q = "1") THEN
                ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_sticky_ena_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_enaAnd(LOGICAL,2391)
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_enaAnd_a <= ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_sticky_ena_q;
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_enaAnd_b <= en;
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_enaAnd_q <= ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_enaAnd_a and ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_enaAnd_b;

	--expXIsBias_uid36_fpArctanXTest(LOGICAL,35)@0
    expXIsBias_uid36_fpArctanXTest_a <= expX_uid6_fpArctanXTest_b;
    expXIsBias_uid36_fpArctanXTest_b <= cstBias_uid13_fpArctanXTest_q;
    expXIsBias_uid36_fpArctanXTest_q <= "1" when expXIsBias_uid36_fpArctanXTest_a = expXIsBias_uid36_fpArctanXTest_b else "0";

	--inIsOne_uid37_fpArctanXTest(LOGICAL,36)@0
    inIsOne_uid37_fpArctanXTest_a <= fracXIsZero_uid27_fpArctanXTest_q;
    inIsOne_uid37_fpArctanXTest_b <= expXIsBias_uid36_fpArctanXTest_q;
    inIsOne_uid37_fpArctanXTest_q <= inIsOne_uid37_fpArctanXTest_a and inIsOne_uid37_fpArctanXTest_b;

	--arctanIsConst_uid47_fpArctanXTest(LOGICAL,46)@0
    arctanIsConst_uid47_fpArctanXTest_a <= exc_I_uid28_fpArctanXTest_q;
    arctanIsConst_uid47_fpArctanXTest_b <= inIsOne_uid37_fpArctanXTest_q;
    arctanIsConst_uid47_fpArctanXTest_q <= arctanIsConst_uid47_fpArctanXTest_a or arctanIsConst_uid47_fpArctanXTest_b;

	--ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_inputreg(DELAY,2079)
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => arctanIsConst_uid47_fpArctanXTest_q, xout => ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem(DUALMEM,2380)
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_ia <= ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_inputreg_q;
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_aa <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdreg_q;
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_ab <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux_q;
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_iq,
        address_a => ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_aa,
        data_a => ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_ia
    );
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_reset0 <= areset;
        ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_q <= ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_iq(0 downto 0);

	--ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem(DUALMEM,2081)
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_ia <= ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_split_0_replace_mem_q;
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_aa <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdreg_q;
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_ab <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdmux_q;
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 37,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 37,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_iq,
        address_a => ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_aa,
        data_a => ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_ia
    );
    ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_reset0 <= areset;
        ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_q <= ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_iq(0 downto 0);

	--ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_nor(LOGICAL,2076)
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_nor_b <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_sticky_ena_q;
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_nor_q <= not (ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_nor_a or ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_nor_b);

	--ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_sticky_ena(REG,2077)
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_nor_q = "1") THEN
                ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_sticky_ena_q <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_enaAnd(LOGICAL,2078)
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_enaAnd_a <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_sticky_ena_q;
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_enaAnd_b <= en;
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_enaAnd_q <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_enaAnd_a and ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_enaAnd_b;

	--ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_nor(LOGICAL,2377)
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_nor_b <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_sticky_ena_q;
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_nor_q <= not (ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_nor_a or ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_nor_b);

	--ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_sticky_ena(REG,2378)
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_nor_q = "1") THEN
                ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_sticky_ena_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_enaAnd(LOGICAL,2379)
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_enaAnd_a <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_sticky_ena_q;
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_enaAnd_b <= en;
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_enaAnd_q <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_enaAnd_a and ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_enaAnd_b;

	--ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_inputreg(DELAY,2065)
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => path2_uid48_fpArctanXTest_n, xout => ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem(DUALMEM,2368)
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_ia <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_inputreg_q;
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_aa <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdreg_q;
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_ab <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux_q;
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_iq,
        address_a => ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_aa,
        data_a => ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_ia
    );
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_reset0 <= areset;
        ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_q <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_iq(0 downto 0);

	--ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem(DUALMEM,2067)
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_ia <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_split_0_replace_mem_q;
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_aa <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdreg_q;
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_ab <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_rdmux_q;
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 37,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 37,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_iq,
        address_a => ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_aa,
        data_a => ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_ia
    );
    ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_reset0 <= areset;
        ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_q <= ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_iq(0 downto 0);

	--pathSelBits_uid212_fpArctanXTest(BITJOIN,211)@104
    pathSelBits_uid212_fpArctanXTest_q <= ld_arctanIsConst_uid47_fpArctanXTest_q_to_pathSelBits_uid212_fpArctanXTest_b_replace_mem_q & ld_path2_uid48_fpArctanXTest_n_to_pathSelBits_uid212_fpArctanXTest_a_replace_mem_q;

	--expRCalc_uid218_fpArctanXTest(MUX,217)@104
    expRCalc_uid218_fpArctanXTest_s <= pathSelBits_uid212_fpArctanXTest_q;
    expRCalc_uid218_fpArctanXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            expRCalc_uid218_fpArctanXTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE expRCalc_uid218_fpArctanXTest_s IS
                      WHEN "00" => expRCalc_uid218_fpArctanXTest_q <= ld_expPath34Merged_uid196_fpArctanXTest_q_to_expRCalc_uid218_fpArctanXTest_c_replace_mem_q;
                      WHEN "01" => expRCalc_uid218_fpArctanXTest_q <= expRPath2_uid211_fpArctanXTest_q;
                      WHEN "10" => expRCalc_uid218_fpArctanXTest_q <= reg_expOutCst_uid216_fpArctanXTest_0_to_expRCalc_uid218_fpArctanXTest_4_q;
                      WHEN "11" => expRCalc_uid218_fpArctanXTest_q <= reg_expOutCst_uid216_fpArctanXTest_0_to_expRCalc_uid218_fpArctanXTest_4_q;
                      WHEN OTHERS => expRCalc_uid218_fpArctanXTest_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;


	--cstAllZWE_uid12_fpArctanXTest(CONSTANT,11)
    cstAllZWE_uid12_fpArctanXTest_q <= "00000000000";

	--ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_nor(LOGICAL,2144)
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_nor_b <= ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_sticky_ena_q;
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_nor_q <= not (ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_nor_a or ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_nor_b);

	--ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_sticky_ena(REG,2145)
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_nor_q = "1") THEN
                ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_sticky_ena_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_enaAnd(LOGICAL,2146)
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_enaAnd_a <= ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_sticky_ena_q;
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_enaAnd_b <= en;
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_enaAnd_q <= ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_enaAnd_a and ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_enaAnd_b;

	--ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_nor(LOGICAL,2413)
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_nor_b <= ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_sticky_ena_q;
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_nor_q <= not (ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_nor_a or ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_nor_b);

	--ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_sticky_ena(REG,2414)
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_nor_q = "1") THEN
                ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_sticky_ena_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_enaAnd(LOGICAL,2415)
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_enaAnd_a <= ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_sticky_ena_q;
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_enaAnd_b <= en;
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_enaAnd_q <= ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_enaAnd_a and ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_enaAnd_b;

	--ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_inputreg(DELAY,2133)
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => exc_N_uid30_fpArctanXTest_q, xout => ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem(DUALMEM,2404)
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_ia <= ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_inputreg_q;
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_aa <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdreg_q;
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_ab <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux_q;
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_iq,
        address_a => ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_aa,
        data_a => ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_ia
    );
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_reset0 <= areset;
        ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_q <= ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_iq(0 downto 0);

	--ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem(DUALMEM,2135)
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_ia <= ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_split_0_replace_mem_q;
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_aa <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdreg_q;
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_ab <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdmux_q;
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 36,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 36,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_iq,
        address_a => ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_aa,
        data_a => ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_ia
    );
    ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_reset0 <= areset;
        ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_q <= ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_iq(0 downto 0);

	--ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_nor(LOGICAL,2130)
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_nor_b <= ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_sticky_ena_q;
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_nor_q <= not (ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_nor_a or ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_nor_b);

	--ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_sticky_ena(REG,2131)
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_nor_q = "1") THEN
                ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_sticky_ena_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_enaAnd(LOGICAL,2132)
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_enaAnd_a <= ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_sticky_ena_q;
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_enaAnd_b <= en;
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_enaAnd_q <= ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_enaAnd_a and ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_enaAnd_b;

	--ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_nor(LOGICAL,2401)
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_nor_b <= ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_sticky_ena_q;
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_nor_q <= not (ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_nor_a or ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_nor_b);

	--ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_sticky_ena(REG,2402)
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_nor_q = "1") THEN
                ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_sticky_ena_q <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_enaAnd(LOGICAL,2403)
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_enaAnd_a <= ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_sticky_ena_q;
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_enaAnd_b <= en;
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_enaAnd_q <= ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_enaAnd_a and ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_enaAnd_b;

	--expXIsZero_uid23_fpArctanXTest(LOGICAL,22)@0
    expXIsZero_uid23_fpArctanXTest_a <= expX_uid6_fpArctanXTest_b;
    expXIsZero_uid23_fpArctanXTest_b <= cstAllZWE_uid12_fpArctanXTest_q;
    expXIsZero_uid23_fpArctanXTest_q <= "1" when expXIsZero_uid23_fpArctanXTest_a = expXIsZero_uid23_fpArctanXTest_b else "0";

	--ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_inputreg(DELAY,2119)
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_inputreg : dspba_delay
    GENERIC MAP ( width => 1, depth => 1 )
    PORT MAP ( xin => expXIsZero_uid23_fpArctanXTest_q, xout => ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem(DUALMEM,2392)
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_ia <= ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_inputreg_q;
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_aa <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdreg_q;
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_ab <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_split_0_replace_rdmux_q;
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 64,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 64,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_iq,
        address_a => ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_aa,
        data_a => ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_ia
    );
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_reset0 <= areset;
        ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_q <= ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_iq(0 downto 0);

	--ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem(DUALMEM,2121)
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_ia <= ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_split_0_replace_mem_q;
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_aa <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdreg_q;
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_ab <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_replace_rdmux_q;
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 1,
        widthad_a => 6,
        numwords_a => 36,
        width_b => 1,
        widthad_b => 6,
        numwords_b => 36,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_iq,
        address_a => ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_aa,
        data_a => ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_ia
    );
    ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_reset0 <= areset;
        ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_q <= ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_iq(0 downto 0);

	--excSelBits_uid219_fpArctanXTest(BITJOIN,218)@103
    excSelBits_uid219_fpArctanXTest_q <= ld_exc_N_uid30_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_c_replace_mem_q & GND_q & ld_expXIsZero_uid23_fpArctanXTest_q_to_excSelBits_uid219_fpArctanXTest_a_replace_mem_q;

	--reg_excSelBits_uid219_fpArctanXTest_0_to_outMuxSelEnc_uid220_fpArctanXTest_0(REG,739)@103
    reg_excSelBits_uid219_fpArctanXTest_0_to_outMuxSelEnc_uid220_fpArctanXTest_0: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_excSelBits_uid219_fpArctanXTest_0_to_outMuxSelEnc_uid220_fpArctanXTest_0_q <= "000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_excSelBits_uid219_fpArctanXTest_0_to_outMuxSelEnc_uid220_fpArctanXTest_0_q <= excSelBits_uid219_fpArctanXTest_q;
            END IF;
        END IF;
    END PROCESS;


	--outMuxSelEnc_uid220_fpArctanXTest(LOOKUP,219)@104
    outMuxSelEnc_uid220_fpArctanXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            outMuxSelEnc_uid220_fpArctanXTest_q <= "01";
        ELSIF rising_edge(clk) THEN
        IF (en = "1") THEN
            CASE (reg_excSelBits_uid219_fpArctanXTest_0_to_outMuxSelEnc_uid220_fpArctanXTest_0_q) IS
                WHEN "000" =>  outMuxSelEnc_uid220_fpArctanXTest_q <= "01";
                WHEN "001" =>  outMuxSelEnc_uid220_fpArctanXTest_q <= "00";
                WHEN "010" =>  outMuxSelEnc_uid220_fpArctanXTest_q <= "10";
                WHEN "011" =>  outMuxSelEnc_uid220_fpArctanXTest_q <= "01";
                WHEN "100" =>  outMuxSelEnc_uid220_fpArctanXTest_q <= "11";
                WHEN "101" =>  outMuxSelEnc_uid220_fpArctanXTest_q <= "01";
                WHEN "110" =>  outMuxSelEnc_uid220_fpArctanXTest_q <= "01";
                WHEN "111" =>  outMuxSelEnc_uid220_fpArctanXTest_q <= "01";
                WHEN OTHERS =>
                    outMuxSelEnc_uid220_fpArctanXTest_q <= (others => '-');
            END CASE;
        END IF;
        END IF;
    END PROCESS;


	--expRPostExc_uid222_fpArctanXTest(MUX,221)@105
    expRPostExc_uid222_fpArctanXTest_s <= outMuxSelEnc_uid220_fpArctanXTest_q;
    expRPostExc_uid222_fpArctanXTest: PROCESS (expRPostExc_uid222_fpArctanXTest_s, en, cstAllZWE_uid12_fpArctanXTest_q, expRCalc_uid218_fpArctanXTest_q, cstAllOWE_uid9_fpArctanXTest_q, cstAllOWE_uid9_fpArctanXTest_q)
    BEGIN
            CASE expRPostExc_uid222_fpArctanXTest_s IS
                  WHEN "00" => expRPostExc_uid222_fpArctanXTest_q <= cstAllZWE_uid12_fpArctanXTest_q;
                  WHEN "01" => expRPostExc_uid222_fpArctanXTest_q <= expRCalc_uid218_fpArctanXTest_q;
                  WHEN "10" => expRPostExc_uid222_fpArctanXTest_q <= cstAllOWE_uid9_fpArctanXTest_q;
                  WHEN "11" => expRPostExc_uid222_fpArctanXTest_q <= cstAllOWE_uid9_fpArctanXTest_q;
                  WHEN OTHERS => expRPostExc_uid222_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--cstNaNWF_uid11_fpArctanXTest(CONSTANT,10)
    cstNaNWF_uid11_fpArctanXTest_q <= "0000000000000000000000000000000000000000000000000001";

	--fracOutCst_uid213_fpArctanXTest(BITSELECT,212)@103
    fracOutCst_uid213_fpArctanXTest_in <= constOut_uid46_fpArctanXTest_q(51 downto 0);
    fracOutCst_uid213_fpArctanXTest_b <= fracOutCst_uid213_fpArctanXTest_in(51 downto 0);

	--reg_fracOutCst_uid213_fpArctanXTest_0_to_fracRCalc_uid215_fpArctanXTest_4(REG,904)@103
    reg_fracOutCst_uid213_fpArctanXTest_0_to_fracRCalc_uid215_fpArctanXTest_4: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_fracOutCst_uid213_fpArctanXTest_0_to_fracRCalc_uid215_fpArctanXTest_4_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_fracOutCst_uid213_fpArctanXTest_0_to_fracRCalc_uid215_fpArctanXTest_4_q <= fracOutCst_uid213_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--path2DiffHigh_uid208_fpArctanXTest(BITSELECT,207)@103
    path2DiffHigh_uid208_fpArctanXTest_in <= path2Diff_uid205_fpArctanXTest_q(53 downto 0);
    path2DiffHigh_uid208_fpArctanXTest_b <= path2DiffHigh_uid208_fpArctanXTest_in(53 downto 2);

	--reg_path2DiffHigh_uid208_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_3(REG,903)@103
    reg_path2DiffHigh_uid208_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_3: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path2DiffHigh_uid208_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_3_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path2DiffHigh_uid208_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_3_q <= path2DiffHigh_uid208_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--path2DiffLow_uid209_fpArctanXTest(BITSELECT,208)@103
    path2DiffLow_uid209_fpArctanXTest_in <= path2Diff_uid205_fpArctanXTest_q(52 downto 0);
    path2DiffLow_uid209_fpArctanXTest_b <= path2DiffLow_uid209_fpArctanXTest_in(52 downto 1);

	--reg_path2DiffLow_uid209_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_2(REG,902)@103
    reg_path2DiffLow_uid209_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_2: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            reg_path2DiffLow_uid209_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_2_q <= "0000000000000000000000000000000000000000000000000000";
        ELSIF rising_edge(clk) THEN
            IF (en = "1") THEN
                reg_path2DiffLow_uid209_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_2_q <= path2DiffLow_uid209_fpArctanXTest_b;
            END IF;
        END IF;
    END PROCESS;


	--fracRPath2_uid210_fpArctanXTest(MUX,209)@104
    fracRPath2_uid210_fpArctanXTest_s <= reg_normBitPath2Diff_uid207_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_1_q;
    fracRPath2_uid210_fpArctanXTest: PROCESS (fracRPath2_uid210_fpArctanXTest_s, en, reg_path2DiffLow_uid209_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_2_q, reg_path2DiffHigh_uid208_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_3_q)
    BEGIN
            CASE fracRPath2_uid210_fpArctanXTest_s IS
                  WHEN "0" => fracRPath2_uid210_fpArctanXTest_q <= reg_path2DiffLow_uid209_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_2_q;
                  WHEN "1" => fracRPath2_uid210_fpArctanXTest_q <= reg_path2DiffHigh_uid208_fpArctanXTest_0_to_fracRPath2_uid210_fpArctanXTest_3_q;
                  WHEN OTHERS => fracRPath2_uid210_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_nor(LOGICAL,2103)
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_nor_a <= ld_singX_uid8_fpArctanXTest_b_to_fpPiO2C_uid41_fpArctanXTest_c_notEnable_q;
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_nor_b <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_sticky_ena_q;
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_nor_q <= not (ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_nor_a or ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_nor_b);

	--ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_sticky_ena(REG,2104)
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_sticky_ena: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_sticky_ena_q <= "0";
        ELSIF rising_edge(clk) THEN
            IF (ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_nor_q = "1") THEN
                ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_sticky_ena_q <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_cmpReg_q;
            END IF;
        END IF;
    END PROCESS;


	--ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_enaAnd(LOGICAL,2105)
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_enaAnd_a <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_sticky_ena_q;
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_enaAnd_b <= en;
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_enaAnd_q <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_enaAnd_a and ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_enaAnd_b;

	--ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_inputreg(DELAY,2093)
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_inputreg : dspba_delay
    GENERIC MAP ( width => 52, depth => 1 )
    PORT MAP ( xin => fracPath34Merged_uid197_fpArctanXTest_q, xout => ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_inputreg_q, ena => en(0), clk => clk, aclr => areset );

	--ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem(DUALMEM,2094)
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_ia <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_inputreg_q;
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_aa <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdreg_q;
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_ab <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_rdmux_q;
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_dmem : altsyncram
    GENERIC MAP (
        ram_block_type => "MLAB",
        operation_mode => "DUAL_PORT",
        width_a => 52,
        widthad_a => 2,
        numwords_a => 3,
        width_b => 52,
        widthad_b => 2,
        numwords_b => 3,
        lpm_type => "altsyncram",
        width_byteena_a => 1,
        indata_reg_b => "CLOCK0",
        wrcontrol_wraddress_reg_b => "CLOCK0",
        rdcontrol_reg_b => "CLOCK0",
        byteena_reg_b => "CLOCK0",
        outdata_reg_b => "CLOCK1",
        outdata_aclr_b => "CLEAR1",
        address_reg_b => "CLOCK0",
        clock_enable_input_a => "NORMAL",
        clock_enable_input_b => "NORMAL",
        clock_enable_output_b => "NORMAL",
        read_during_write_mode_mixed_ports => "DONT_CARE",
        power_up_uninitialized => "FALSE",
        init_file => "UNUSED",
        intended_device_family => "Stratix V"
    )
    PORT MAP (
        clocken1 => ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_enaAnd_q(0),
        clocken0 => '1',
        wren_a => en(0),
        clock0 => clk,
        aclr1 => ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_reset0,
        clock1 => clk,
        address_b => ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_ab,
        -- data_b => (others => '0'),
        q_b => ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_iq,
        address_a => ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_aa,
        data_a => ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_ia
    );
    ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_reset0 <= areset;
        ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_q <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_iq(51 downto 0);

	--fracRCalc_uid215_fpArctanXTest(MUX,214)@104
    fracRCalc_uid215_fpArctanXTest_s <= pathSelBits_uid212_fpArctanXTest_q;
    fracRCalc_uid215_fpArctanXTest: PROCESS (clk, areset)
    BEGIN
        IF (areset = '1') THEN
            fracRCalc_uid215_fpArctanXTest_q <= (others => '0');
        ELSIF (clk'EVENT AND clk = '1') THEN
            IF (en = "1") THEN
                CASE fracRCalc_uid215_fpArctanXTest_s IS
                      WHEN "00" => fracRCalc_uid215_fpArctanXTest_q <= ld_fracPath34Merged_uid197_fpArctanXTest_q_to_fracRCalc_uid215_fpArctanXTest_c_replace_mem_q;
                      WHEN "01" => fracRCalc_uid215_fpArctanXTest_q <= fracRPath2_uid210_fpArctanXTest_q;
                      WHEN "10" => fracRCalc_uid215_fpArctanXTest_q <= reg_fracOutCst_uid213_fpArctanXTest_0_to_fracRCalc_uid215_fpArctanXTest_4_q;
                      WHEN "11" => fracRCalc_uid215_fpArctanXTest_q <= reg_fracOutCst_uid213_fpArctanXTest_0_to_fracRCalc_uid215_fpArctanXTest_4_q;
                      WHEN OTHERS => fracRCalc_uid215_fpArctanXTest_q <= (others => '0');
                END CASE;
            END IF;
        END IF;
    END PROCESS;


	--fracRPostExc_uid221_fpArctanXTest(MUX,220)@105
    fracRPostExc_uid221_fpArctanXTest_s <= outMuxSelEnc_uid220_fpArctanXTest_q;
    fracRPostExc_uid221_fpArctanXTest: PROCESS (fracRPostExc_uid221_fpArctanXTest_s, en, cstAllZWF_uid10_fpArctanXTest_q, fracRCalc_uid215_fpArctanXTest_q, cstAllZWF_uid10_fpArctanXTest_q, cstNaNWF_uid11_fpArctanXTest_q)
    BEGIN
            CASE fracRPostExc_uid221_fpArctanXTest_s IS
                  WHEN "00" => fracRPostExc_uid221_fpArctanXTest_q <= cstAllZWF_uid10_fpArctanXTest_q;
                  WHEN "01" => fracRPostExc_uid221_fpArctanXTest_q <= fracRCalc_uid215_fpArctanXTest_q;
                  WHEN "10" => fracRPostExc_uid221_fpArctanXTest_q <= cstAllZWF_uid10_fpArctanXTest_q;
                  WHEN "11" => fracRPostExc_uid221_fpArctanXTest_q <= cstNaNWF_uid11_fpArctanXTest_q;
                  WHEN OTHERS => fracRPostExc_uid221_fpArctanXTest_q <= (others => '0');
            END CASE;
    END PROCESS;


	--R_uid225_fpArctanXTest(BITJOIN,224)@105
    R_uid225_fpArctanXTest_q <= ld_signR_uid224_fpArctanXTest_q_to_R_uid225_fpArctanXTest_c_replace_mem_q & expRPostExc_uid222_fpArctanXTest_q & fracRPostExc_uid221_fpArctanXTest_q;

	--xOut(GPOUT,4)@105
    q <= R_uid225_fpArctanXTest_q;


end normal;
