Classic Timing Analyzer report for Ozy_Janus
Sun Jan 18 16:39:52 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'CLK_12MHZ'
  7. Clock Setup: 'PCLK_12MHZ'
  8. Clock Setup: 'MCLK_12MHZ'
  9. Clock Setup: 'SPI_SCK'
 10. Clock Setup: 'FX2_CLK'
 11. Clock Hold: 'IFCLK'
 12. Clock Hold: 'CLK_12MHZ'
 13. Clock Hold: 'PCLK_12MHZ'
 14. Clock Hold: 'MCLK_12MHZ'
 15. Clock Hold: 'SPI_SCK'
 16. Clock Hold: 'FX2_CLK'
 17. tsu
 18. tco
 19. tpd
 20. th
 21. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                ; To                                                                                                                            ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 8.718 ns                         ; GPIO[21]                                                                            ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]                                                                       ; --         ; SPI_SCK    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 23.669 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23 ; DEBUG_LED3                                                                                                                    ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 11.654 ns                        ; SDOBACK                                                                             ; FX2_PE1                                                                                                                       ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 7.851 ns                         ; serno                                                                               ; temp_Merc_serialno[7]                                                                                                         ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'MCLK_12MHZ'    ; 2.006 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 59.45 MHz ( period = 16.822 ns ) ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8] ; MCLK_12MHZ ; MCLK_12MHZ ; 0            ;
; Clock Setup: 'IFCLK'         ; 2.437 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 62.66 MHz ( period = 15.960 ns ) ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8] ; IFCLK      ; IFCLK      ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 16.454 ns ; 48.00 MHz ( period = 20.833 ns ) ; 228.36 MHz ( period = 4.379 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]                             ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]                                                                       ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 17.203 ns ; 48.00 MHz ( period = 20.833 ns ) ; 275.48 MHz ( period = 3.630 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                               ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                        ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 30.930 ns ; 12.50 MHz ( period = 80.000 ns ) ; 55.13 MHz ( period = 18.140 ns ) ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8] ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 32.654 ns ; 12.29 MHz ( period = 81.380 ns ) ; 62.22 MHz ( period = 16.072 ns ) ; fifo_enable                                                                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8] ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'PCLK_12MHZ'     ; -8.605 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; temp_Merc_serialno[7]                                                               ; Merc_serialno[7]                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 644          ;
; Clock Hold: 'MCLK_12MHZ'     ; -7.946 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; temp_Merc_serialno[7]                                                               ; Merc_serialno[7]                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 563          ;
; Clock Hold: 'CLK_12MHZ'      ; -7.571 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; temp_Merc_serialno[7]                                                               ; Merc_serialno[7]                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ  ; 477          ;
; Clock Hold: 'IFCLK'          ; -7.515 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; temp_Merc_serialno[7]                                                               ; Merc_serialno[7]                                                                                                              ; IFCLK      ; IFCLK      ; 459          ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]                             ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]                                                                       ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 0.912 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                               ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2                                                                         ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                     ;                                                                                                                               ;            ;            ; 2143         ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                    ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                      ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                                      ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                                      ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                                      ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                                      ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                                      ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Clock Settings                                                      ; PCLK_12MHZ         ;                 ; PCLK_12MHZ                ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe12|dffe13a ; dcfifo_91j1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a  ; dcfifo_h7j1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; MCLK_12MHZ      ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From         ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 2.437 ns                                ; 62.66 MHz ( period = 15.960 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.830 ns                  ; 5.393 ns                ;
; 2.450 ns                                ; 62.76 MHz ( period = 15.934 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.849 ns                  ; 5.399 ns                ;
; 2.466 ns                                ; 62.89 MHz ( period = 15.902 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.832 ns                  ; 5.366 ns                ;
; 2.514 ns                                ; 63.27 MHz ( period = 15.806 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.878 ns                  ; 5.364 ns                ;
; 2.516 ns                                ; 63.28 MHz ( period = 15.802 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.868 ns                  ; 5.352 ns                ;
; 2.523 ns                                ; 63.34 MHz ( period = 15.788 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.851 ns                  ; 5.328 ns                ;
; 2.572 ns                                ; 63.73 MHz ( period = 15.690 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.873 ns                  ; 5.301 ns                ;
; 2.767 ns                                ; 65.36 MHz ( period = 15.300 ns )                    ; Left_Data[6] ; I2SAudioOut:I2SIQO|Mux0~55_OTERM141                                                                                                                      ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 8.122 ns                  ; 5.355 ns                ;
; 2.779 ns                                ; 65.46 MHz ( period = 15.276 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.825 ns                  ; 5.046 ns                ;
; 2.780 ns                                ; 65.48 MHz ( period = 15.272 ns )                    ; CCcount[0]   ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.858 ns                  ; 5.078 ns                ;
; 2.792 ns                                ; 65.57 MHz ( period = 15.250 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.844 ns                  ; 5.052 ns                ;
; 2.816 ns                                ; 65.78 MHz ( period = 15.202 ns )                    ; Left_Data[0] ; I2SAudioOut:I2SIQO|Mux0~59_OTERM125                                                                                                                      ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 8.095 ns                  ; 5.279 ns                ;
; 2.829 ns                                ; 65.89 MHz ( period = 15.176 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.854 ns                  ; 5.025 ns                ;
; 2.840 ns                                ; 65.99 MHz ( period = 15.154 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.835 ns                  ; 4.995 ns                ;
; 2.848 ns                                ; 66.06 MHz ( period = 15.138 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.876 ns                  ; 5.028 ns                ;
; 2.850 ns                                ; 66.08 MHz ( period = 15.134 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.881 ns                  ; 5.031 ns                ;
; 2.859 ns                                ; 66.16 MHz ( period = 15.116 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.871 ns                  ; 5.012 ns                ;
; 2.896 ns                                ; 66.48 MHz ( period = 15.042 ns )                    ; I_PWM[4]     ; I2SAudioOut:I2SAO|Mux0~59_OTERM127                                                                                                                       ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 8.095 ns                  ; 5.199 ns                ;
; 2.906 ns                                ; 66.58 MHz ( period = 15.020 ns )                    ; CCcount[1]   ; CC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.860 ns                  ; 4.954 ns                ;
; 2.909 ns                                ; 66.60 MHz ( period = 15.016 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.860 ns                  ; 4.951 ns                ;
; 2.974 ns                                ; 67.18 MHz ( period = 14.886 ns )                    ; Left_Data[4] ; I2SAudioOut:I2SIQO|Mux0~55_OTERM141                                                                                                                      ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 8.122 ns                  ; 5.148 ns                ;
; 3.071 ns                                ; 68.06 MHz ( period = 14.692 ns )                    ; Left_Data[9] ; I2SAudioOut:I2SIQO|Mux0~57_OTERM123                                                                                                                      ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 8.095 ns                  ; 5.024 ns                ;
; 3.142 ns                                ; 68.73 MHz ( period = 14.550 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.869 ns                  ; 4.727 ns                ;
; 3.142 ns                                ; 68.73 MHz ( period = 14.550 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.869 ns                  ; 4.727 ns                ;
; 3.142 ns                                ; 68.73 MHz ( period = 14.550 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.869 ns                  ; 4.727 ns                ;
; 3.142 ns                                ; 68.73 MHz ( period = 14.550 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.869 ns                  ; 4.727 ns                ;
; 3.142 ns                                ; 68.73 MHz ( period = 14.550 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.869 ns                  ; 4.727 ns                ;
; 3.142 ns                                ; 68.73 MHz ( period = 14.550 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.869 ns                  ; 4.727 ns                ;
; 3.142 ns                                ; 68.73 MHz ( period = 14.550 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.869 ns                  ; 4.727 ns                ;
; 3.142 ns                                ; 68.73 MHz ( period = 14.550 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.869 ns                  ; 4.727 ns                ;
; 3.142 ns                                ; 68.73 MHz ( period = 14.550 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.869 ns                  ; 4.727 ns                ;
; 3.142 ns                                ; 68.73 MHz ( period = 14.550 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.869 ns                  ; 4.727 ns                ;
; 3.142 ns                                ; 68.73 MHz ( period = 14.550 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.869 ns                  ; 4.727 ns                ;
; 3.142 ns                                ; 68.73 MHz ( period = 14.550 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.869 ns                  ; 4.727 ns                ;
; 3.155 ns                                ; 68.85 MHz ( period = 14.524 ns )                    ; I_PWM[0]     ; I2SAudioOut:I2SAO|Mux0~59_OTERM127                                                                                                                       ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 8.095 ns                  ; 4.940 ns                ;
; 3.192 ns                                ; 69.20 MHz ( period = 14.450 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.888 ns                  ; 4.696 ns                ;
; 3.192 ns                                ; 69.20 MHz ( period = 14.450 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.888 ns                  ; 4.696 ns                ;
; 3.192 ns                                ; 69.20 MHz ( period = 14.450 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.888 ns                  ; 4.696 ns                ;
; 3.192 ns                                ; 69.20 MHz ( period = 14.450 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.888 ns                  ; 4.696 ns                ;
; 3.192 ns                                ; 69.20 MHz ( period = 14.450 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.888 ns                  ; 4.696 ns                ;
; 3.192 ns                                ; 69.20 MHz ( period = 14.450 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.888 ns                  ; 4.696 ns                ;
; 3.192 ns                                ; 69.20 MHz ( period = 14.450 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.888 ns                  ; 4.696 ns                ;
; 3.192 ns                                ; 69.20 MHz ( period = 14.450 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.888 ns                  ; 4.696 ns                ;
; 3.192 ns                                ; 69.20 MHz ( period = 14.450 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.888 ns                  ; 4.696 ns                ;
; 3.192 ns                                ; 69.20 MHz ( period = 14.450 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.888 ns                  ; 4.696 ns                ;
; 3.192 ns                                ; 69.20 MHz ( period = 14.450 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.888 ns                  ; 4.696 ns                ;
; 3.192 ns                                ; 69.20 MHz ( period = 14.450 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.888 ns                  ; 4.696 ns                ;
; 3.271 ns                                ; 69.97 MHz ( period = 14.292 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.863 ns                  ; 4.592 ns                ;
; 3.434 ns                                ; 71.60 MHz ( period = 13.966 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.845 ns                  ; 4.411 ns                ;
; 3.434 ns                                ; 71.60 MHz ( period = 13.966 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.845 ns                  ; 4.411 ns                ;
; 3.434 ns                                ; 71.60 MHz ( period = 13.966 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.845 ns                  ; 4.411 ns                ;
; 3.434 ns                                ; 71.60 MHz ( period = 13.966 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.845 ns                  ; 4.411 ns                ;
; 3.434 ns                                ; 71.60 MHz ( period = 13.966 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.845 ns                  ; 4.411 ns                ;
; 3.434 ns                                ; 71.60 MHz ( period = 13.966 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.845 ns                  ; 4.411 ns                ;
; 3.434 ns                                ; 71.60 MHz ( period = 13.966 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.845 ns                  ; 4.411 ns                ;
; 3.434 ns                                ; 71.60 MHz ( period = 13.966 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.845 ns                  ; 4.411 ns                ;
; 3.434 ns                                ; 71.60 MHz ( period = 13.966 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.845 ns                  ; 4.411 ns                ;
; 3.434 ns                                ; 71.60 MHz ( period = 13.966 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.845 ns                  ; 4.411 ns                ;
; 3.434 ns                                ; 71.60 MHz ( period = 13.966 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.845 ns                  ; 4.411 ns                ;
; 3.434 ns                                ; 71.60 MHz ( period = 13.966 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.845 ns                  ; 4.411 ns                ;
; 3.448 ns                                ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.864 ns                  ; 4.416 ns                ;
; 3.448 ns                                ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.864 ns                  ; 4.416 ns                ;
; 3.448 ns                                ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.864 ns                  ; 4.416 ns                ;
; 3.448 ns                                ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.864 ns                  ; 4.416 ns                ;
; 3.448 ns                                ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.864 ns                  ; 4.416 ns                ;
; 3.448 ns                                ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.864 ns                  ; 4.416 ns                ;
; 3.448 ns                                ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.864 ns                  ; 4.416 ns                ;
; 3.448 ns                                ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.864 ns                  ; 4.416 ns                ;
; 3.448 ns                                ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.864 ns                  ; 4.416 ns                ;
; 3.448 ns                                ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.864 ns                  ; 4.416 ns                ;
; 3.448 ns                                ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.864 ns                  ; 4.416 ns                ;
; 3.448 ns                                ; 71.75 MHz ( period = 13.938 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.864 ns                  ; 4.416 ns                ;
; 3.460 ns                                ; 71.87 MHz ( period = 13.914 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.855 ns                  ; 4.395 ns                ;
; 3.460 ns                                ; 71.87 MHz ( period = 13.914 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.855 ns                  ; 4.395 ns                ;
; 3.460 ns                                ; 71.87 MHz ( period = 13.914 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.855 ns                  ; 4.395 ns                ;
; 3.460 ns                                ; 71.87 MHz ( period = 13.914 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.855 ns                  ; 4.395 ns                ;
; 3.460 ns                                ; 71.87 MHz ( period = 13.914 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.855 ns                  ; 4.395 ns                ;
; 3.460 ns                                ; 71.87 MHz ( period = 13.914 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.855 ns                  ; 4.395 ns                ;
; 3.460 ns                                ; 71.87 MHz ( period = 13.914 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.855 ns                  ; 4.395 ns                ;
; 3.460 ns                                ; 71.87 MHz ( period = 13.914 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.855 ns                  ; 4.395 ns                ;
; 3.460 ns                                ; 71.87 MHz ( period = 13.914 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.855 ns                  ; 4.395 ns                ;
; 3.460 ns                                ; 71.87 MHz ( period = 13.914 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.855 ns                  ; 4.395 ns                ;
; 3.460 ns                                ; 71.87 MHz ( period = 13.914 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.855 ns                  ; 4.395 ns                ;
; 3.460 ns                                ; 71.87 MHz ( period = 13.914 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.855 ns                  ; 4.395 ns                ;
; 3.471 ns                                ; 71.98 MHz ( period = 13.892 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.850 ns                  ; 4.379 ns                ;
; 3.471 ns                                ; 71.98 MHz ( period = 13.892 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.850 ns                  ; 4.379 ns                ;
; 3.471 ns                                ; 71.98 MHz ( period = 13.892 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.850 ns                  ; 4.379 ns                ;
; 3.471 ns                                ; 71.98 MHz ( period = 13.892 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.850 ns                  ; 4.379 ns                ;
; 3.471 ns                                ; 71.98 MHz ( period = 13.892 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.850 ns                  ; 4.379 ns                ;
; 3.471 ns                                ; 71.98 MHz ( period = 13.892 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.850 ns                  ; 4.379 ns                ;
; 3.471 ns                                ; 71.98 MHz ( period = 13.892 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.850 ns                  ; 4.379 ns                ;
; 3.471 ns                                ; 71.98 MHz ( period = 13.892 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.850 ns                  ; 4.379 ns                ;
; 3.471 ns                                ; 71.98 MHz ( period = 13.892 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.850 ns                  ; 4.379 ns                ;
; 3.471 ns                                ; 71.98 MHz ( period = 13.892 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.850 ns                  ; 4.379 ns                ;
; 3.471 ns                                ; 71.98 MHz ( period = 13.892 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.850 ns                  ; 4.379 ns                ;
; 3.471 ns                                ; 71.98 MHz ( period = 13.892 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.850 ns                  ; 4.379 ns                ;
; 3.484 ns                                ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.852 ns                  ; 4.368 ns                ;
; 3.484 ns                                ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.852 ns                  ; 4.368 ns                ;
; 3.484 ns                                ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.852 ns                  ; 4.368 ns                ;
; 3.484 ns                                ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.852 ns                  ; 4.368 ns                ;
; 3.484 ns                                ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.852 ns                  ; 4.368 ns                ;
; 3.484 ns                                ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.852 ns                  ; 4.368 ns                ;
; 3.484 ns                                ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.852 ns                  ; 4.368 ns                ;
; 3.484 ns                                ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.852 ns                  ; 4.368 ns                ;
; 3.484 ns                                ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.852 ns                  ; 4.368 ns                ;
; 3.484 ns                                ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.852 ns                  ; 4.368 ns                ;
; 3.484 ns                                ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.852 ns                  ; 4.368 ns                ;
; 3.484 ns                                ; 72.12 MHz ( period = 13.866 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.852 ns                  ; 4.368 ns                ;
; 3.500 ns                                ; 72.29 MHz ( period = 13.834 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.901 ns                  ; 4.401 ns                ;
; 3.500 ns                                ; 72.29 MHz ( period = 13.834 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.901 ns                  ; 4.401 ns                ;
; 3.500 ns                                ; 72.29 MHz ( period = 13.834 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.901 ns                  ; 4.401 ns                ;
; 3.500 ns                                ; 72.29 MHz ( period = 13.834 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.901 ns                  ; 4.401 ns                ;
; 3.500 ns                                ; 72.29 MHz ( period = 13.834 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.901 ns                  ; 4.401 ns                ;
; 3.500 ns                                ; 72.29 MHz ( period = 13.834 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.901 ns                  ; 4.401 ns                ;
; 3.500 ns                                ; 72.29 MHz ( period = 13.834 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.901 ns                  ; 4.401 ns                ;
; 3.500 ns                                ; 72.29 MHz ( period = 13.834 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.901 ns                  ; 4.401 ns                ;
; 3.500 ns                                ; 72.29 MHz ( period = 13.834 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.901 ns                  ; 4.401 ns                ;
; 3.500 ns                                ; 72.29 MHz ( period = 13.834 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.901 ns                  ; 4.401 ns                ;
; 3.500 ns                                ; 72.29 MHz ( period = 13.834 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.901 ns                  ; 4.401 ns                ;
; 3.500 ns                                ; 72.29 MHz ( period = 13.834 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.901 ns                  ; 4.401 ns                ;
; 3.505 ns                                ; 72.34 MHz ( period = 13.824 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.896 ns                  ; 4.391 ns                ;
; 3.505 ns                                ; 72.34 MHz ( period = 13.824 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.896 ns                  ; 4.391 ns                ;
; 3.505 ns                                ; 72.34 MHz ( period = 13.824 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.896 ns                  ; 4.391 ns                ;
; 3.505 ns                                ; 72.34 MHz ( period = 13.824 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.896 ns                  ; 4.391 ns                ;
; 3.505 ns                                ; 72.34 MHz ( period = 13.824 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.896 ns                  ; 4.391 ns                ;
; 3.505 ns                                ; 72.34 MHz ( period = 13.824 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.896 ns                  ; 4.391 ns                ;
; 3.505 ns                                ; 72.34 MHz ( period = 13.824 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.896 ns                  ; 4.391 ns                ;
; 3.505 ns                                ; 72.34 MHz ( period = 13.824 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.896 ns                  ; 4.391 ns                ;
; 3.505 ns                                ; 72.34 MHz ( period = 13.824 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.896 ns                  ; 4.391 ns                ;
; 3.505 ns                                ; 72.34 MHz ( period = 13.824 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.896 ns                  ; 4.391 ns                ;
; 3.505 ns                                ; 72.34 MHz ( period = 13.824 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.896 ns                  ; 4.391 ns                ;
; 3.505 ns                                ; 72.34 MHz ( period = 13.824 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.896 ns                  ; 4.391 ns                ;
; 3.511 ns                                ; 72.40 MHz ( period = 13.812 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.871 ns                  ; 4.360 ns                ;
; 3.511 ns                                ; 72.40 MHz ( period = 13.812 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.871 ns                  ; 4.360 ns                ;
; 3.511 ns                                ; 72.40 MHz ( period = 13.812 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.871 ns                  ; 4.360 ns                ;
; 3.511 ns                                ; 72.40 MHz ( period = 13.812 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.871 ns                  ; 4.360 ns                ;
; 3.511 ns                                ; 72.40 MHz ( period = 13.812 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.871 ns                  ; 4.360 ns                ;
; 3.511 ns                                ; 72.40 MHz ( period = 13.812 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.871 ns                  ; 4.360 ns                ;
; 3.511 ns                                ; 72.40 MHz ( period = 13.812 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.871 ns                  ; 4.360 ns                ;
; 3.511 ns                                ; 72.40 MHz ( period = 13.812 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.871 ns                  ; 4.360 ns                ;
; 3.511 ns                                ; 72.40 MHz ( period = 13.812 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.871 ns                  ; 4.360 ns                ;
; 3.511 ns                                ; 72.40 MHz ( period = 13.812 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.871 ns                  ; 4.360 ns                ;
; 3.511 ns                                ; 72.40 MHz ( period = 13.812 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.871 ns                  ; 4.360 ns                ;
; 3.511 ns                                ; 72.40 MHz ( period = 13.812 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.871 ns                  ; 4.360 ns                ;
; 3.515 ns                                ; 72.44 MHz ( period = 13.804 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.891 ns                  ; 4.376 ns                ;
; 3.515 ns                                ; 72.44 MHz ( period = 13.804 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.891 ns                  ; 4.376 ns                ;
; 3.515 ns                                ; 72.44 MHz ( period = 13.804 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.891 ns                  ; 4.376 ns                ;
; 3.515 ns                                ; 72.44 MHz ( period = 13.804 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.891 ns                  ; 4.376 ns                ;
; 3.515 ns                                ; 72.44 MHz ( period = 13.804 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.891 ns                  ; 4.376 ns                ;
; 3.515 ns                                ; 72.44 MHz ( period = 13.804 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.891 ns                  ; 4.376 ns                ;
; 3.515 ns                                ; 72.44 MHz ( period = 13.804 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.891 ns                  ; 4.376 ns                ;
; 3.515 ns                                ; 72.44 MHz ( period = 13.804 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.891 ns                  ; 4.376 ns                ;
; 3.515 ns                                ; 72.44 MHz ( period = 13.804 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.891 ns                  ; 4.376 ns                ;
; 3.515 ns                                ; 72.44 MHz ( period = 13.804 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.891 ns                  ; 4.376 ns                ;
; 3.515 ns                                ; 72.44 MHz ( period = 13.804 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.891 ns                  ; 4.376 ns                ;
; 3.515 ns                                ; 72.44 MHz ( period = 13.804 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.891 ns                  ; 4.376 ns                ;
; 3.518 ns                                ; 72.47 MHz ( period = 13.798 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.874 ns                  ; 4.356 ns                ;
; 3.518 ns                                ; 72.47 MHz ( period = 13.798 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.874 ns                  ; 4.356 ns                ;
; 3.518 ns                                ; 72.47 MHz ( period = 13.798 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.874 ns                  ; 4.356 ns                ;
; 3.518 ns                                ; 72.47 MHz ( period = 13.798 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.874 ns                  ; 4.356 ns                ;
; 3.518 ns                                ; 72.47 MHz ( period = 13.798 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.874 ns                  ; 4.356 ns                ;
; 3.518 ns                                ; 72.47 MHz ( period = 13.798 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.874 ns                  ; 4.356 ns                ;
; 3.518 ns                                ; 72.47 MHz ( period = 13.798 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.874 ns                  ; 4.356 ns                ;
; 3.518 ns                                ; 72.47 MHz ( period = 13.798 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.874 ns                  ; 4.356 ns                ;
; 3.518 ns                                ; 72.47 MHz ( period = 13.798 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.874 ns                  ; 4.356 ns                ;
; 3.518 ns                                ; 72.47 MHz ( period = 13.798 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.874 ns                  ; 4.356 ns                ;
; 3.518 ns                                ; 72.47 MHz ( period = 13.798 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.874 ns                  ; 4.356 ns                ;
; 3.518 ns                                ; 72.47 MHz ( period = 13.798 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.874 ns                  ; 4.356 ns                ;
; 3.543 ns                                ; 72.74 MHz ( period = 13.748 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.893 ns                  ; 4.350 ns                ;
; 3.543 ns                                ; 72.74 MHz ( period = 13.748 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.893 ns                  ; 4.350 ns                ;
; 3.543 ns                                ; 72.74 MHz ( period = 13.748 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.893 ns                  ; 4.350 ns                ;
; 3.543 ns                                ; 72.74 MHz ( period = 13.748 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.893 ns                  ; 4.350 ns                ;
; 3.543 ns                                ; 72.74 MHz ( period = 13.748 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.893 ns                  ; 4.350 ns                ;
; 3.543 ns                                ; 72.74 MHz ( period = 13.748 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.893 ns                  ; 4.350 ns                ;
; 3.543 ns                                ; 72.74 MHz ( period = 13.748 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.893 ns                  ; 4.350 ns                ;
; 3.543 ns                                ; 72.74 MHz ( period = 13.748 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.893 ns                  ; 4.350 ns                ;
; 3.543 ns                                ; 72.74 MHz ( period = 13.748 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.893 ns                  ; 4.350 ns                ;
; 3.543 ns                                ; 72.74 MHz ( period = 13.748 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.893 ns                  ; 4.350 ns                ;
; 3.543 ns                                ; 72.74 MHz ( period = 13.748 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.893 ns                  ; 4.350 ns                ;
; 3.543 ns                                ; 72.74 MHz ( period = 13.748 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.893 ns                  ; 4.350 ns                ;
; 3.544 ns                                ; 72.75 MHz ( period = 13.746 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.898 ns                  ; 4.354 ns                ;
; 3.544 ns                                ; 72.75 MHz ( period = 13.746 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.898 ns                  ; 4.354 ns                ;
; 3.544 ns                                ; 72.75 MHz ( period = 13.746 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.898 ns                  ; 4.354 ns                ;
; 3.544 ns                                ; 72.75 MHz ( period = 13.746 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.898 ns                  ; 4.354 ns                ;
; 3.544 ns                                ; 72.75 MHz ( period = 13.746 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.898 ns                  ; 4.354 ns                ;
; 3.544 ns                                ; 72.75 MHz ( period = 13.746 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.898 ns                  ; 4.354 ns                ;
; 3.544 ns                                ; 72.75 MHz ( period = 13.746 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.898 ns                  ; 4.354 ns                ;
; 3.544 ns                                ; 72.75 MHz ( period = 13.746 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.898 ns                  ; 4.354 ns                ;
; 3.544 ns                                ; 72.75 MHz ( period = 13.746 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.898 ns                  ; 4.354 ns                ;
; 3.544 ns                                ; 72.75 MHz ( period = 13.746 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.898 ns                  ; 4.354 ns                ;
; 3.544 ns                                ; 72.75 MHz ( period = 13.746 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.898 ns                  ; 4.354 ns                ;
; 3.544 ns                                ; 72.75 MHz ( period = 13.746 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.898 ns                  ; 4.354 ns                ;
; 3.563 ns                                ; 72.95 MHz ( period = 13.708 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.883 ns                  ; 4.320 ns                ;
; 3.563 ns                                ; 72.95 MHz ( period = 13.708 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.883 ns                  ; 4.320 ns                ;
; 3.563 ns                                ; 72.95 MHz ( period = 13.708 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.883 ns                  ; 4.320 ns                ;
; 3.563 ns                                ; 72.95 MHz ( period = 13.708 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.883 ns                  ; 4.320 ns                ;
; 3.563 ns                                ; 72.95 MHz ( period = 13.708 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.883 ns                  ; 4.320 ns                ;
; 3.563 ns                                ; 72.95 MHz ( period = 13.708 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.883 ns                  ; 4.320 ns                ;
; 3.563 ns                                ; 72.95 MHz ( period = 13.708 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.883 ns                  ; 4.320 ns                ;
; 3.563 ns                                ; 72.95 MHz ( period = 13.708 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.883 ns                  ; 4.320 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;              ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From         ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 32.654 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.047 ns                 ; 5.393 ns                ;
; 32.667 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.066 ns                 ; 5.399 ns                ;
; 32.683 ns                               ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.049 ns                 ; 5.366 ns                ;
; 32.731 ns                               ; 62.82 MHz ( period = 15.918 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.095 ns                 ; 5.364 ns                ;
; 32.733 ns                               ; 62.84 MHz ( period = 15.914 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.085 ns                 ; 5.352 ns                ;
; 32.740 ns                               ; 62.89 MHz ( period = 15.900 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.068 ns                 ; 5.328 ns                ;
; 32.789 ns                               ; 63.28 MHz ( period = 15.802 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.090 ns                 ; 5.301 ns                ;
; 32.984 ns                               ; 64.88 MHz ( period = 15.412 ns )                    ; Left_Data[6] ; I2SAudioOut:I2SIQO|Mux0~55_OTERM141                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.339 ns                 ; 5.355 ns                ;
; 32.996 ns                               ; 64.99 MHz ( period = 15.388 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.042 ns                 ; 5.046 ns                ;
; 32.998 ns                               ; 65.00 MHz ( period = 15.384 ns )                    ; CCcount[0]   ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.076 ns                 ; 5.078 ns                ;
; 33.009 ns                               ; 65.10 MHz ( period = 15.362 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.061 ns                 ; 5.052 ns                ;
; 33.033 ns                               ; 65.30 MHz ( period = 15.314 ns )                    ; Left_Data[0] ; I2SAudioOut:I2SIQO|Mux0~59_OTERM125                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.312 ns                 ; 5.279 ns                ;
; 33.046 ns                               ; 65.41 MHz ( period = 15.288 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.071 ns                 ; 5.025 ns                ;
; 33.057 ns                               ; 65.51 MHz ( period = 15.266 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.052 ns                 ; 4.995 ns                ;
; 33.065 ns                               ; 65.57 MHz ( period = 15.250 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.093 ns                 ; 5.028 ns                ;
; 33.067 ns                               ; 65.59 MHz ( period = 15.246 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.098 ns                 ; 5.031 ns                ;
; 33.076 ns                               ; 65.67 MHz ( period = 15.228 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.088 ns                 ; 5.012 ns                ;
; 33.113 ns                               ; 65.99 MHz ( period = 15.154 ns )                    ; I_PWM[4]     ; I2SAudioOut:I2SAO|Mux0~59_OTERM127                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.312 ns                 ; 5.199 ns                ;
; 33.124 ns                               ; 66.09 MHz ( period = 15.132 ns )                    ; CCcount[1]   ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.078 ns                 ; 4.954 ns                ;
; 33.126 ns                               ; 66.10 MHz ( period = 15.128 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.077 ns                 ; 4.951 ns                ;
; 33.191 ns                               ; 66.68 MHz ( period = 14.998 ns )                    ; Left_Data[4] ; I2SAudioOut:I2SIQO|Mux0~55_OTERM141                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.339 ns                 ; 5.148 ns                ;
; 33.288 ns                               ; 67.55 MHz ( period = 14.804 ns )                    ; Left_Data[9] ; I2SAudioOut:I2SIQO|Mux0~57_OTERM123                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.312 ns                 ; 5.024 ns                ;
; 33.359 ns                               ; 68.20 MHz ( period = 14.662 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.086 ns                 ; 4.727 ns                ;
; 33.359 ns                               ; 68.20 MHz ( period = 14.662 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.086 ns                 ; 4.727 ns                ;
; 33.359 ns                               ; 68.20 MHz ( period = 14.662 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.086 ns                 ; 4.727 ns                ;
; 33.359 ns                               ; 68.20 MHz ( period = 14.662 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.086 ns                 ; 4.727 ns                ;
; 33.359 ns                               ; 68.20 MHz ( period = 14.662 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.086 ns                 ; 4.727 ns                ;
; 33.359 ns                               ; 68.20 MHz ( period = 14.662 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.086 ns                 ; 4.727 ns                ;
; 33.359 ns                               ; 68.20 MHz ( period = 14.662 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.086 ns                 ; 4.727 ns                ;
; 33.359 ns                               ; 68.20 MHz ( period = 14.662 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.086 ns                 ; 4.727 ns                ;
; 33.359 ns                               ; 68.20 MHz ( period = 14.662 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.086 ns                 ; 4.727 ns                ;
; 33.359 ns                               ; 68.20 MHz ( period = 14.662 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.086 ns                 ; 4.727 ns                ;
; 33.359 ns                               ; 68.20 MHz ( period = 14.662 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.086 ns                 ; 4.727 ns                ;
; 33.359 ns                               ; 68.20 MHz ( period = 14.662 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.086 ns                 ; 4.727 ns                ;
; 33.372 ns                               ; 68.32 MHz ( period = 14.636 ns )                    ; I_PWM[0]     ; I2SAudioOut:I2SAO|Mux0~59_OTERM127                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.312 ns                 ; 4.940 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.105 ns                 ; 4.696 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.105 ns                 ; 4.696 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.105 ns                 ; 4.696 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.105 ns                 ; 4.696 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.105 ns                 ; 4.696 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.105 ns                 ; 4.696 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.105 ns                 ; 4.696 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.105 ns                 ; 4.696 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.105 ns                 ; 4.696 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.105 ns                 ; 4.696 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.105 ns                 ; 4.696 ns                ;
; 33.409 ns                               ; 68.67 MHz ( period = 14.562 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.105 ns                 ; 4.696 ns                ;
; 33.488 ns                               ; 69.43 MHz ( period = 14.404 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.080 ns                 ; 4.592 ns                ;
; 33.651 ns                               ; 71.03 MHz ( period = 14.078 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.062 ns                 ; 4.411 ns                ;
; 33.651 ns                               ; 71.03 MHz ( period = 14.078 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.062 ns                 ; 4.411 ns                ;
; 33.651 ns                               ; 71.03 MHz ( period = 14.078 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.062 ns                 ; 4.411 ns                ;
; 33.651 ns                               ; 71.03 MHz ( period = 14.078 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.062 ns                 ; 4.411 ns                ;
; 33.651 ns                               ; 71.03 MHz ( period = 14.078 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.062 ns                 ; 4.411 ns                ;
; 33.651 ns                               ; 71.03 MHz ( period = 14.078 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.062 ns                 ; 4.411 ns                ;
; 33.651 ns                               ; 71.03 MHz ( period = 14.078 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.062 ns                 ; 4.411 ns                ;
; 33.651 ns                               ; 71.03 MHz ( period = 14.078 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.062 ns                 ; 4.411 ns                ;
; 33.651 ns                               ; 71.03 MHz ( period = 14.078 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.062 ns                 ; 4.411 ns                ;
; 33.651 ns                               ; 71.03 MHz ( period = 14.078 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.062 ns                 ; 4.411 ns                ;
; 33.651 ns                               ; 71.03 MHz ( period = 14.078 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.062 ns                 ; 4.411 ns                ;
; 33.651 ns                               ; 71.03 MHz ( period = 14.078 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.062 ns                 ; 4.411 ns                ;
; 33.665 ns                               ; 71.17 MHz ( period = 14.050 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.081 ns                 ; 4.416 ns                ;
; 33.665 ns                               ; 71.17 MHz ( period = 14.050 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.081 ns                 ; 4.416 ns                ;
; 33.665 ns                               ; 71.17 MHz ( period = 14.050 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.081 ns                 ; 4.416 ns                ;
; 33.665 ns                               ; 71.17 MHz ( period = 14.050 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.081 ns                 ; 4.416 ns                ;
; 33.665 ns                               ; 71.17 MHz ( period = 14.050 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.081 ns                 ; 4.416 ns                ;
; 33.665 ns                               ; 71.17 MHz ( period = 14.050 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.081 ns                 ; 4.416 ns                ;
; 33.665 ns                               ; 71.17 MHz ( period = 14.050 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.081 ns                 ; 4.416 ns                ;
; 33.665 ns                               ; 71.17 MHz ( period = 14.050 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.081 ns                 ; 4.416 ns                ;
; 33.665 ns                               ; 71.17 MHz ( period = 14.050 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.081 ns                 ; 4.416 ns                ;
; 33.665 ns                               ; 71.17 MHz ( period = 14.050 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.081 ns                 ; 4.416 ns                ;
; 33.665 ns                               ; 71.17 MHz ( period = 14.050 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.081 ns                 ; 4.416 ns                ;
; 33.665 ns                               ; 71.17 MHz ( period = 14.050 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.081 ns                 ; 4.416 ns                ;
; 33.677 ns                               ; 71.30 MHz ( period = 14.026 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.072 ns                 ; 4.395 ns                ;
; 33.677 ns                               ; 71.30 MHz ( period = 14.026 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.072 ns                 ; 4.395 ns                ;
; 33.677 ns                               ; 71.30 MHz ( period = 14.026 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.072 ns                 ; 4.395 ns                ;
; 33.677 ns                               ; 71.30 MHz ( period = 14.026 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.072 ns                 ; 4.395 ns                ;
; 33.677 ns                               ; 71.30 MHz ( period = 14.026 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.072 ns                 ; 4.395 ns                ;
; 33.677 ns                               ; 71.30 MHz ( period = 14.026 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.072 ns                 ; 4.395 ns                ;
; 33.677 ns                               ; 71.30 MHz ( period = 14.026 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.072 ns                 ; 4.395 ns                ;
; 33.677 ns                               ; 71.30 MHz ( period = 14.026 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.072 ns                 ; 4.395 ns                ;
; 33.677 ns                               ; 71.30 MHz ( period = 14.026 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.072 ns                 ; 4.395 ns                ;
; 33.677 ns                               ; 71.30 MHz ( period = 14.026 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.072 ns                 ; 4.395 ns                ;
; 33.677 ns                               ; 71.30 MHz ( period = 14.026 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.072 ns                 ; 4.395 ns                ;
; 33.677 ns                               ; 71.30 MHz ( period = 14.026 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.072 ns                 ; 4.395 ns                ;
; 33.688 ns                               ; 71.41 MHz ( period = 14.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.067 ns                 ; 4.379 ns                ;
; 33.688 ns                               ; 71.41 MHz ( period = 14.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.067 ns                 ; 4.379 ns                ;
; 33.688 ns                               ; 71.41 MHz ( period = 14.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.067 ns                 ; 4.379 ns                ;
; 33.688 ns                               ; 71.41 MHz ( period = 14.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.067 ns                 ; 4.379 ns                ;
; 33.688 ns                               ; 71.41 MHz ( period = 14.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.067 ns                 ; 4.379 ns                ;
; 33.688 ns                               ; 71.41 MHz ( period = 14.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.067 ns                 ; 4.379 ns                ;
; 33.688 ns                               ; 71.41 MHz ( period = 14.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.067 ns                 ; 4.379 ns                ;
; 33.688 ns                               ; 71.41 MHz ( period = 14.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.067 ns                 ; 4.379 ns                ;
; 33.688 ns                               ; 71.41 MHz ( period = 14.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.067 ns                 ; 4.379 ns                ;
; 33.688 ns                               ; 71.41 MHz ( period = 14.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.067 ns                 ; 4.379 ns                ;
; 33.688 ns                               ; 71.41 MHz ( period = 14.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.067 ns                 ; 4.379 ns                ;
; 33.688 ns                               ; 71.41 MHz ( period = 14.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.067 ns                 ; 4.379 ns                ;
; 33.701 ns                               ; 71.54 MHz ( period = 13.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.069 ns                 ; 4.368 ns                ;
; 33.701 ns                               ; 71.54 MHz ( period = 13.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.069 ns                 ; 4.368 ns                ;
; 33.701 ns                               ; 71.54 MHz ( period = 13.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.069 ns                 ; 4.368 ns                ;
; 33.701 ns                               ; 71.54 MHz ( period = 13.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.069 ns                 ; 4.368 ns                ;
; 33.701 ns                               ; 71.54 MHz ( period = 13.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.069 ns                 ; 4.368 ns                ;
; 33.701 ns                               ; 71.54 MHz ( period = 13.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.069 ns                 ; 4.368 ns                ;
; 33.701 ns                               ; 71.54 MHz ( period = 13.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.069 ns                 ; 4.368 ns                ;
; 33.701 ns                               ; 71.54 MHz ( period = 13.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.069 ns                 ; 4.368 ns                ;
; 33.701 ns                               ; 71.54 MHz ( period = 13.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.069 ns                 ; 4.368 ns                ;
; 33.701 ns                               ; 71.54 MHz ( period = 13.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.069 ns                 ; 4.368 ns                ;
; 33.701 ns                               ; 71.54 MHz ( period = 13.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.069 ns                 ; 4.368 ns                ;
; 33.701 ns                               ; 71.54 MHz ( period = 13.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.069 ns                 ; 4.368 ns                ;
; 33.717 ns                               ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.118 ns                 ; 4.401 ns                ;
; 33.717 ns                               ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.118 ns                 ; 4.401 ns                ;
; 33.717 ns                               ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.118 ns                 ; 4.401 ns                ;
; 33.717 ns                               ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.118 ns                 ; 4.401 ns                ;
; 33.717 ns                               ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.118 ns                 ; 4.401 ns                ;
; 33.717 ns                               ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.118 ns                 ; 4.401 ns                ;
; 33.717 ns                               ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.118 ns                 ; 4.401 ns                ;
; 33.717 ns                               ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.118 ns                 ; 4.401 ns                ;
; 33.717 ns                               ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.118 ns                 ; 4.401 ns                ;
; 33.717 ns                               ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.118 ns                 ; 4.401 ns                ;
; 33.717 ns                               ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.118 ns                 ; 4.401 ns                ;
; 33.717 ns                               ; 71.71 MHz ( period = 13.946 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.118 ns                 ; 4.401 ns                ;
; 33.722 ns                               ; 71.76 MHz ( period = 13.936 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.113 ns                 ; 4.391 ns                ;
; 33.722 ns                               ; 71.76 MHz ( period = 13.936 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.113 ns                 ; 4.391 ns                ;
; 33.722 ns                               ; 71.76 MHz ( period = 13.936 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.113 ns                 ; 4.391 ns                ;
; 33.722 ns                               ; 71.76 MHz ( period = 13.936 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.113 ns                 ; 4.391 ns                ;
; 33.722 ns                               ; 71.76 MHz ( period = 13.936 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.113 ns                 ; 4.391 ns                ;
; 33.722 ns                               ; 71.76 MHz ( period = 13.936 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.113 ns                 ; 4.391 ns                ;
; 33.722 ns                               ; 71.76 MHz ( period = 13.936 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.113 ns                 ; 4.391 ns                ;
; 33.722 ns                               ; 71.76 MHz ( period = 13.936 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.113 ns                 ; 4.391 ns                ;
; 33.722 ns                               ; 71.76 MHz ( period = 13.936 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.113 ns                 ; 4.391 ns                ;
; 33.722 ns                               ; 71.76 MHz ( period = 13.936 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.113 ns                 ; 4.391 ns                ;
; 33.722 ns                               ; 71.76 MHz ( period = 13.936 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.113 ns                 ; 4.391 ns                ;
; 33.722 ns                               ; 71.76 MHz ( period = 13.936 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.113 ns                 ; 4.391 ns                ;
; 33.728 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.088 ns                 ; 4.360 ns                ;
; 33.728 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.088 ns                 ; 4.360 ns                ;
; 33.728 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.088 ns                 ; 4.360 ns                ;
; 33.728 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.088 ns                 ; 4.360 ns                ;
; 33.728 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.088 ns                 ; 4.360 ns                ;
; 33.728 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.088 ns                 ; 4.360 ns                ;
; 33.728 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.088 ns                 ; 4.360 ns                ;
; 33.728 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.088 ns                 ; 4.360 ns                ;
; 33.728 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.088 ns                 ; 4.360 ns                ;
; 33.728 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.088 ns                 ; 4.360 ns                ;
; 33.728 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.088 ns                 ; 4.360 ns                ;
; 33.728 ns                               ; 71.82 MHz ( period = 13.924 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.088 ns                 ; 4.360 ns                ;
; 33.732 ns                               ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.108 ns                 ; 4.376 ns                ;
; 33.732 ns                               ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.108 ns                 ; 4.376 ns                ;
; 33.732 ns                               ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.108 ns                 ; 4.376 ns                ;
; 33.732 ns                               ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.108 ns                 ; 4.376 ns                ;
; 33.732 ns                               ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.108 ns                 ; 4.376 ns                ;
; 33.732 ns                               ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.108 ns                 ; 4.376 ns                ;
; 33.732 ns                               ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.108 ns                 ; 4.376 ns                ;
; 33.732 ns                               ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.108 ns                 ; 4.376 ns                ;
; 33.732 ns                               ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.108 ns                 ; 4.376 ns                ;
; 33.732 ns                               ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.108 ns                 ; 4.376 ns                ;
; 33.732 ns                               ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.108 ns                 ; 4.376 ns                ;
; 33.732 ns                               ; 71.86 MHz ( period = 13.916 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.108 ns                 ; 4.376 ns                ;
; 33.735 ns                               ; 71.89 MHz ( period = 13.910 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.091 ns                 ; 4.356 ns                ;
; 33.735 ns                               ; 71.89 MHz ( period = 13.910 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.091 ns                 ; 4.356 ns                ;
; 33.735 ns                               ; 71.89 MHz ( period = 13.910 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.091 ns                 ; 4.356 ns                ;
; 33.735 ns                               ; 71.89 MHz ( period = 13.910 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.091 ns                 ; 4.356 ns                ;
; 33.735 ns                               ; 71.89 MHz ( period = 13.910 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.091 ns                 ; 4.356 ns                ;
; 33.735 ns                               ; 71.89 MHz ( period = 13.910 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.091 ns                 ; 4.356 ns                ;
; 33.735 ns                               ; 71.89 MHz ( period = 13.910 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.091 ns                 ; 4.356 ns                ;
; 33.735 ns                               ; 71.89 MHz ( period = 13.910 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.091 ns                 ; 4.356 ns                ;
; 33.735 ns                               ; 71.89 MHz ( period = 13.910 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.091 ns                 ; 4.356 ns                ;
; 33.735 ns                               ; 71.89 MHz ( period = 13.910 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.091 ns                 ; 4.356 ns                ;
; 33.735 ns                               ; 71.89 MHz ( period = 13.910 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.091 ns                 ; 4.356 ns                ;
; 33.735 ns                               ; 71.89 MHz ( period = 13.910 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.091 ns                 ; 4.356 ns                ;
; 33.760 ns                               ; 72.15 MHz ( period = 13.860 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.110 ns                 ; 4.350 ns                ;
; 33.760 ns                               ; 72.15 MHz ( period = 13.860 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.110 ns                 ; 4.350 ns                ;
; 33.760 ns                               ; 72.15 MHz ( period = 13.860 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.110 ns                 ; 4.350 ns                ;
; 33.760 ns                               ; 72.15 MHz ( period = 13.860 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.110 ns                 ; 4.350 ns                ;
; 33.760 ns                               ; 72.15 MHz ( period = 13.860 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.110 ns                 ; 4.350 ns                ;
; 33.760 ns                               ; 72.15 MHz ( period = 13.860 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.110 ns                 ; 4.350 ns                ;
; 33.760 ns                               ; 72.15 MHz ( period = 13.860 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.110 ns                 ; 4.350 ns                ;
; 33.760 ns                               ; 72.15 MHz ( period = 13.860 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.110 ns                 ; 4.350 ns                ;
; 33.760 ns                               ; 72.15 MHz ( period = 13.860 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.110 ns                 ; 4.350 ns                ;
; 33.760 ns                               ; 72.15 MHz ( period = 13.860 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.110 ns                 ; 4.350 ns                ;
; 33.760 ns                               ; 72.15 MHz ( period = 13.860 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.110 ns                 ; 4.350 ns                ;
; 33.760 ns                               ; 72.15 MHz ( period = 13.860 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.110 ns                 ; 4.350 ns                ;
; 33.761 ns                               ; 72.16 MHz ( period = 13.858 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.115 ns                 ; 4.354 ns                ;
; 33.761 ns                               ; 72.16 MHz ( period = 13.858 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.115 ns                 ; 4.354 ns                ;
; 33.761 ns                               ; 72.16 MHz ( period = 13.858 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.115 ns                 ; 4.354 ns                ;
; 33.761 ns                               ; 72.16 MHz ( period = 13.858 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.115 ns                 ; 4.354 ns                ;
; 33.761 ns                               ; 72.16 MHz ( period = 13.858 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.115 ns                 ; 4.354 ns                ;
; 33.761 ns                               ; 72.16 MHz ( period = 13.858 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.115 ns                 ; 4.354 ns                ;
; 33.761 ns                               ; 72.16 MHz ( period = 13.858 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.115 ns                 ; 4.354 ns                ;
; 33.761 ns                               ; 72.16 MHz ( period = 13.858 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.115 ns                 ; 4.354 ns                ;
; 33.761 ns                               ; 72.16 MHz ( period = 13.858 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.115 ns                 ; 4.354 ns                ;
; 33.761 ns                               ; 72.16 MHz ( period = 13.858 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.115 ns                 ; 4.354 ns                ;
; 33.761 ns                               ; 72.16 MHz ( period = 13.858 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.115 ns                 ; 4.354 ns                ;
; 33.761 ns                               ; 72.16 MHz ( period = 13.858 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.115 ns                 ; 4.354 ns                ;
; 33.780 ns                               ; 72.36 MHz ( period = 13.820 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.100 ns                 ; 4.320 ns                ;
; 33.780 ns                               ; 72.36 MHz ( period = 13.820 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.100 ns                 ; 4.320 ns                ;
; 33.780 ns                               ; 72.36 MHz ( period = 13.820 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.100 ns                 ; 4.320 ns                ;
; 33.780 ns                               ; 72.36 MHz ( period = 13.820 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.100 ns                 ; 4.320 ns                ;
; 33.780 ns                               ; 72.36 MHz ( period = 13.820 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.100 ns                 ; 4.320 ns                ;
; 33.780 ns                               ; 72.36 MHz ( period = 13.820 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.100 ns                 ; 4.320 ns                ;
; 33.780 ns                               ; 72.36 MHz ( period = 13.820 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.100 ns                 ; 4.320 ns                ;
; 33.780 ns                               ; 72.36 MHz ( period = 13.820 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.100 ns                 ; 4.320 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;              ;                                                                                                                                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From         ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 30.930 ns                               ; 55.13 MHz ( period = 18.140 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.323 ns                 ; 5.393 ns                ;
; 30.943 ns                               ; 55.21 MHz ( period = 18.114 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.342 ns                 ; 5.399 ns                ;
; 30.959 ns                               ; 55.30 MHz ( period = 18.082 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.325 ns                 ; 5.366 ns                ;
; 31.007 ns                               ; 55.60 MHz ( period = 17.986 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.371 ns                 ; 5.364 ns                ;
; 31.009 ns                               ; 55.61 MHz ( period = 17.982 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.361 ns                 ; 5.352 ns                ;
; 31.016 ns                               ; 55.65 MHz ( period = 17.968 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.344 ns                 ; 5.328 ns                ;
; 31.065 ns                               ; 55.96 MHz ( period = 17.870 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.366 ns                 ; 5.301 ns                ;
; 31.260 ns                               ; 57.21 MHz ( period = 17.480 ns )                    ; Left_Data[6] ; I2SAudioOut:I2SIQO|Mux0~55_OTERM141                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.615 ns                 ; 5.355 ns                ;
; 31.272 ns                               ; 57.29 MHz ( period = 17.456 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.318 ns                 ; 5.046 ns                ;
; 31.274 ns                               ; 57.30 MHz ( period = 17.452 ns )                    ; CCcount[0]   ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.352 ns                 ; 5.078 ns                ;
; 31.285 ns                               ; 57.37 MHz ( period = 17.430 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.337 ns                 ; 5.052 ns                ;
; 31.309 ns                               ; 57.53 MHz ( period = 17.382 ns )                    ; Left_Data[0] ; I2SAudioOut:I2SIQO|Mux0~59_OTERM125                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.588 ns                 ; 5.279 ns                ;
; 31.322 ns                               ; 57.62 MHz ( period = 17.356 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.347 ns                 ; 5.025 ns                ;
; 31.333 ns                               ; 57.69 MHz ( period = 17.334 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.328 ns                 ; 4.995 ns                ;
; 31.341 ns                               ; 57.74 MHz ( period = 17.318 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.369 ns                 ; 5.028 ns                ;
; 31.343 ns                               ; 57.76 MHz ( period = 17.314 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.374 ns                 ; 5.031 ns                ;
; 31.352 ns                               ; 57.82 MHz ( period = 17.296 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.364 ns                 ; 5.012 ns                ;
; 31.389 ns                               ; 58.07 MHz ( period = 17.222 ns )                    ; I_PWM[4]     ; I2SAudioOut:I2SAO|Mux0~59_OTERM127                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.588 ns                 ; 5.199 ns                ;
; 31.400 ns                               ; 58.14 MHz ( period = 17.200 ns )                    ; CCcount[1]   ; CC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.354 ns                 ; 4.954 ns                ;
; 31.402 ns                               ; 58.15 MHz ( period = 17.196 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.353 ns                 ; 4.951 ns                ;
; 31.467 ns                               ; 58.60 MHz ( period = 17.066 ns )                    ; Left_Data[4] ; I2SAudioOut:I2SIQO|Mux0~55_OTERM141                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.615 ns                 ; 5.148 ns                ;
; 31.564 ns                               ; 59.27 MHz ( period = 16.872 ns )                    ; Left_Data[9] ; I2SAudioOut:I2SIQO|Mux0~57_OTERM123                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.588 ns                 ; 5.024 ns                ;
; 31.635 ns                               ; 59.77 MHz ( period = 16.730 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.362 ns                 ; 4.727 ns                ;
; 31.635 ns                               ; 59.77 MHz ( period = 16.730 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.362 ns                 ; 4.727 ns                ;
; 31.635 ns                               ; 59.77 MHz ( period = 16.730 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.362 ns                 ; 4.727 ns                ;
; 31.635 ns                               ; 59.77 MHz ( period = 16.730 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.362 ns                 ; 4.727 ns                ;
; 31.635 ns                               ; 59.77 MHz ( period = 16.730 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.362 ns                 ; 4.727 ns                ;
; 31.635 ns                               ; 59.77 MHz ( period = 16.730 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.362 ns                 ; 4.727 ns                ;
; 31.635 ns                               ; 59.77 MHz ( period = 16.730 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.362 ns                 ; 4.727 ns                ;
; 31.635 ns                               ; 59.77 MHz ( period = 16.730 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.362 ns                 ; 4.727 ns                ;
; 31.635 ns                               ; 59.77 MHz ( period = 16.730 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.362 ns                 ; 4.727 ns                ;
; 31.635 ns                               ; 59.77 MHz ( period = 16.730 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.362 ns                 ; 4.727 ns                ;
; 31.635 ns                               ; 59.77 MHz ( period = 16.730 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.362 ns                 ; 4.727 ns                ;
; 31.635 ns                               ; 59.77 MHz ( period = 16.730 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.362 ns                 ; 4.727 ns                ;
; 31.648 ns                               ; 59.87 MHz ( period = 16.704 ns )                    ; I_PWM[0]     ; I2SAudioOut:I2SAO|Mux0~59_OTERM127                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.588 ns                 ; 4.940 ns                ;
; 31.685 ns                               ; 60.13 MHz ( period = 16.630 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.381 ns                 ; 4.696 ns                ;
; 31.685 ns                               ; 60.13 MHz ( period = 16.630 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.381 ns                 ; 4.696 ns                ;
; 31.685 ns                               ; 60.13 MHz ( period = 16.630 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.381 ns                 ; 4.696 ns                ;
; 31.685 ns                               ; 60.13 MHz ( period = 16.630 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.381 ns                 ; 4.696 ns                ;
; 31.685 ns                               ; 60.13 MHz ( period = 16.630 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.381 ns                 ; 4.696 ns                ;
; 31.685 ns                               ; 60.13 MHz ( period = 16.630 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.381 ns                 ; 4.696 ns                ;
; 31.685 ns                               ; 60.13 MHz ( period = 16.630 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.381 ns                 ; 4.696 ns                ;
; 31.685 ns                               ; 60.13 MHz ( period = 16.630 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.381 ns                 ; 4.696 ns                ;
; 31.685 ns                               ; 60.13 MHz ( period = 16.630 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.381 ns                 ; 4.696 ns                ;
; 31.685 ns                               ; 60.13 MHz ( period = 16.630 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.381 ns                 ; 4.696 ns                ;
; 31.685 ns                               ; 60.13 MHz ( period = 16.630 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.381 ns                 ; 4.696 ns                ;
; 31.685 ns                               ; 60.13 MHz ( period = 16.630 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.381 ns                 ; 4.696 ns                ;
; 31.764 ns                               ; 60.71 MHz ( period = 16.472 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.356 ns                 ; 4.592 ns                ;
; 31.927 ns                               ; 61.93 MHz ( period = 16.146 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.338 ns                 ; 4.411 ns                ;
; 31.927 ns                               ; 61.93 MHz ( period = 16.146 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.338 ns                 ; 4.411 ns                ;
; 31.927 ns                               ; 61.93 MHz ( period = 16.146 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.338 ns                 ; 4.411 ns                ;
; 31.927 ns                               ; 61.93 MHz ( period = 16.146 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.338 ns                 ; 4.411 ns                ;
; 31.927 ns                               ; 61.93 MHz ( period = 16.146 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.338 ns                 ; 4.411 ns                ;
; 31.927 ns                               ; 61.93 MHz ( period = 16.146 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.338 ns                 ; 4.411 ns                ;
; 31.927 ns                               ; 61.93 MHz ( period = 16.146 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.338 ns                 ; 4.411 ns                ;
; 31.927 ns                               ; 61.93 MHz ( period = 16.146 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.338 ns                 ; 4.411 ns                ;
; 31.927 ns                               ; 61.93 MHz ( period = 16.146 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.338 ns                 ; 4.411 ns                ;
; 31.927 ns                               ; 61.93 MHz ( period = 16.146 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.338 ns                 ; 4.411 ns                ;
; 31.927 ns                               ; 61.93 MHz ( period = 16.146 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.338 ns                 ; 4.411 ns                ;
; 31.927 ns                               ; 61.93 MHz ( period = 16.146 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.338 ns                 ; 4.411 ns                ;
; 31.941 ns                               ; 62.04 MHz ( period = 16.118 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.357 ns                 ; 4.416 ns                ;
; 31.941 ns                               ; 62.04 MHz ( period = 16.118 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.357 ns                 ; 4.416 ns                ;
; 31.941 ns                               ; 62.04 MHz ( period = 16.118 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.357 ns                 ; 4.416 ns                ;
; 31.941 ns                               ; 62.04 MHz ( period = 16.118 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.357 ns                 ; 4.416 ns                ;
; 31.941 ns                               ; 62.04 MHz ( period = 16.118 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.357 ns                 ; 4.416 ns                ;
; 31.941 ns                               ; 62.04 MHz ( period = 16.118 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.357 ns                 ; 4.416 ns                ;
; 31.941 ns                               ; 62.04 MHz ( period = 16.118 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.357 ns                 ; 4.416 ns                ;
; 31.941 ns                               ; 62.04 MHz ( period = 16.118 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.357 ns                 ; 4.416 ns                ;
; 31.941 ns                               ; 62.04 MHz ( period = 16.118 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.357 ns                 ; 4.416 ns                ;
; 31.941 ns                               ; 62.04 MHz ( period = 16.118 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.357 ns                 ; 4.416 ns                ;
; 31.941 ns                               ; 62.04 MHz ( period = 16.118 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.357 ns                 ; 4.416 ns                ;
; 31.941 ns                               ; 62.04 MHz ( period = 16.118 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.357 ns                 ; 4.416 ns                ;
; 31.953 ns                               ; 62.13 MHz ( period = 16.094 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.348 ns                 ; 4.395 ns                ;
; 31.953 ns                               ; 62.13 MHz ( period = 16.094 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.348 ns                 ; 4.395 ns                ;
; 31.953 ns                               ; 62.13 MHz ( period = 16.094 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.348 ns                 ; 4.395 ns                ;
; 31.953 ns                               ; 62.13 MHz ( period = 16.094 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.348 ns                 ; 4.395 ns                ;
; 31.953 ns                               ; 62.13 MHz ( period = 16.094 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.348 ns                 ; 4.395 ns                ;
; 31.953 ns                               ; 62.13 MHz ( period = 16.094 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.348 ns                 ; 4.395 ns                ;
; 31.953 ns                               ; 62.13 MHz ( period = 16.094 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.348 ns                 ; 4.395 ns                ;
; 31.953 ns                               ; 62.13 MHz ( period = 16.094 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.348 ns                 ; 4.395 ns                ;
; 31.953 ns                               ; 62.13 MHz ( period = 16.094 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.348 ns                 ; 4.395 ns                ;
; 31.953 ns                               ; 62.13 MHz ( period = 16.094 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.348 ns                 ; 4.395 ns                ;
; 31.953 ns                               ; 62.13 MHz ( period = 16.094 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.348 ns                 ; 4.395 ns                ;
; 31.953 ns                               ; 62.13 MHz ( period = 16.094 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.348 ns                 ; 4.395 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.343 ns                 ; 4.379 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.343 ns                 ; 4.379 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.343 ns                 ; 4.379 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.343 ns                 ; 4.379 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.343 ns                 ; 4.379 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.343 ns                 ; 4.379 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.343 ns                 ; 4.379 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.343 ns                 ; 4.379 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.343 ns                 ; 4.379 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.343 ns                 ; 4.379 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.343 ns                 ; 4.379 ns                ;
; 31.964 ns                               ; 62.22 MHz ( period = 16.072 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.343 ns                 ; 4.379 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.345 ns                 ; 4.368 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.345 ns                 ; 4.368 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.345 ns                 ; 4.368 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.345 ns                 ; 4.368 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.345 ns                 ; 4.368 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.345 ns                 ; 4.368 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.345 ns                 ; 4.368 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.345 ns                 ; 4.368 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.345 ns                 ; 4.368 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.345 ns                 ; 4.368 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.345 ns                 ; 4.368 ns                ;
; 31.977 ns                               ; 62.32 MHz ( period = 16.046 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.345 ns                 ; 4.368 ns                ;
; 31.993 ns                               ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 4.401 ns                ;
; 31.993 ns                               ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 4.401 ns                ;
; 31.993 ns                               ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 4.401 ns                ;
; 31.993 ns                               ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 4.401 ns                ;
; 31.993 ns                               ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 4.401 ns                ;
; 31.993 ns                               ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 4.401 ns                ;
; 31.993 ns                               ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 4.401 ns                ;
; 31.993 ns                               ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 4.401 ns                ;
; 31.993 ns                               ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 4.401 ns                ;
; 31.993 ns                               ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 4.401 ns                ;
; 31.993 ns                               ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 4.401 ns                ;
; 31.993 ns                               ; 62.45 MHz ( period = 16.014 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.394 ns                 ; 4.401 ns                ;
; 31.998 ns                               ; 62.48 MHz ( period = 16.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.389 ns                 ; 4.391 ns                ;
; 31.998 ns                               ; 62.48 MHz ( period = 16.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.389 ns                 ; 4.391 ns                ;
; 31.998 ns                               ; 62.48 MHz ( period = 16.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.389 ns                 ; 4.391 ns                ;
; 31.998 ns                               ; 62.48 MHz ( period = 16.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.389 ns                 ; 4.391 ns                ;
; 31.998 ns                               ; 62.48 MHz ( period = 16.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.389 ns                 ; 4.391 ns                ;
; 31.998 ns                               ; 62.48 MHz ( period = 16.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.389 ns                 ; 4.391 ns                ;
; 31.998 ns                               ; 62.48 MHz ( period = 16.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.389 ns                 ; 4.391 ns                ;
; 31.998 ns                               ; 62.48 MHz ( period = 16.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.389 ns                 ; 4.391 ns                ;
; 31.998 ns                               ; 62.48 MHz ( period = 16.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.389 ns                 ; 4.391 ns                ;
; 31.998 ns                               ; 62.48 MHz ( period = 16.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.389 ns                 ; 4.391 ns                ;
; 31.998 ns                               ; 62.48 MHz ( period = 16.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.389 ns                 ; 4.391 ns                ;
; 31.998 ns                               ; 62.48 MHz ( period = 16.004 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.389 ns                 ; 4.391 ns                ;
; 32.004 ns                               ; 62.53 MHz ( period = 15.992 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.364 ns                 ; 4.360 ns                ;
; 32.004 ns                               ; 62.53 MHz ( period = 15.992 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.364 ns                 ; 4.360 ns                ;
; 32.004 ns                               ; 62.53 MHz ( period = 15.992 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.364 ns                 ; 4.360 ns                ;
; 32.004 ns                               ; 62.53 MHz ( period = 15.992 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.364 ns                 ; 4.360 ns                ;
; 32.004 ns                               ; 62.53 MHz ( period = 15.992 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.364 ns                 ; 4.360 ns                ;
; 32.004 ns                               ; 62.53 MHz ( period = 15.992 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.364 ns                 ; 4.360 ns                ;
; 32.004 ns                               ; 62.53 MHz ( period = 15.992 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.364 ns                 ; 4.360 ns                ;
; 32.004 ns                               ; 62.53 MHz ( period = 15.992 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.364 ns                 ; 4.360 ns                ;
; 32.004 ns                               ; 62.53 MHz ( period = 15.992 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.364 ns                 ; 4.360 ns                ;
; 32.004 ns                               ; 62.53 MHz ( period = 15.992 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.364 ns                 ; 4.360 ns                ;
; 32.004 ns                               ; 62.53 MHz ( period = 15.992 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.364 ns                 ; 4.360 ns                ;
; 32.004 ns                               ; 62.53 MHz ( period = 15.992 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.364 ns                 ; 4.360 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.384 ns                 ; 4.376 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.384 ns                 ; 4.376 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.384 ns                 ; 4.376 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.384 ns                 ; 4.376 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.384 ns                 ; 4.376 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.384 ns                 ; 4.376 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.384 ns                 ; 4.376 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.384 ns                 ; 4.376 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.384 ns                 ; 4.376 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.384 ns                 ; 4.376 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.384 ns                 ; 4.376 ns                ;
; 32.008 ns                               ; 62.56 MHz ( period = 15.984 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.384 ns                 ; 4.376 ns                ;
; 32.011 ns                               ; 62.59 MHz ( period = 15.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.367 ns                 ; 4.356 ns                ;
; 32.011 ns                               ; 62.59 MHz ( period = 15.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.367 ns                 ; 4.356 ns                ;
; 32.011 ns                               ; 62.59 MHz ( period = 15.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.367 ns                 ; 4.356 ns                ;
; 32.011 ns                               ; 62.59 MHz ( period = 15.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.367 ns                 ; 4.356 ns                ;
; 32.011 ns                               ; 62.59 MHz ( period = 15.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.367 ns                 ; 4.356 ns                ;
; 32.011 ns                               ; 62.59 MHz ( period = 15.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.367 ns                 ; 4.356 ns                ;
; 32.011 ns                               ; 62.59 MHz ( period = 15.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.367 ns                 ; 4.356 ns                ;
; 32.011 ns                               ; 62.59 MHz ( period = 15.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.367 ns                 ; 4.356 ns                ;
; 32.011 ns                               ; 62.59 MHz ( period = 15.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.367 ns                 ; 4.356 ns                ;
; 32.011 ns                               ; 62.59 MHz ( period = 15.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.367 ns                 ; 4.356 ns                ;
; 32.011 ns                               ; 62.59 MHz ( period = 15.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.367 ns                 ; 4.356 ns                ;
; 32.011 ns                               ; 62.59 MHz ( period = 15.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.367 ns                 ; 4.356 ns                ;
; 32.036 ns                               ; 62.78 MHz ( period = 15.928 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.386 ns                 ; 4.350 ns                ;
; 32.036 ns                               ; 62.78 MHz ( period = 15.928 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.386 ns                 ; 4.350 ns                ;
; 32.036 ns                               ; 62.78 MHz ( period = 15.928 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.386 ns                 ; 4.350 ns                ;
; 32.036 ns                               ; 62.78 MHz ( period = 15.928 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.386 ns                 ; 4.350 ns                ;
; 32.036 ns                               ; 62.78 MHz ( period = 15.928 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.386 ns                 ; 4.350 ns                ;
; 32.036 ns                               ; 62.78 MHz ( period = 15.928 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.386 ns                 ; 4.350 ns                ;
; 32.036 ns                               ; 62.78 MHz ( period = 15.928 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.386 ns                 ; 4.350 ns                ;
; 32.036 ns                               ; 62.78 MHz ( period = 15.928 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.386 ns                 ; 4.350 ns                ;
; 32.036 ns                               ; 62.78 MHz ( period = 15.928 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.386 ns                 ; 4.350 ns                ;
; 32.036 ns                               ; 62.78 MHz ( period = 15.928 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.386 ns                 ; 4.350 ns                ;
; 32.036 ns                               ; 62.78 MHz ( period = 15.928 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.386 ns                 ; 4.350 ns                ;
; 32.036 ns                               ; 62.78 MHz ( period = 15.928 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.386 ns                 ; 4.350 ns                ;
; 32.037 ns                               ; 62.79 MHz ( period = 15.926 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.391 ns                 ; 4.354 ns                ;
; 32.037 ns                               ; 62.79 MHz ( period = 15.926 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.391 ns                 ; 4.354 ns                ;
; 32.037 ns                               ; 62.79 MHz ( period = 15.926 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.391 ns                 ; 4.354 ns                ;
; 32.037 ns                               ; 62.79 MHz ( period = 15.926 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.391 ns                 ; 4.354 ns                ;
; 32.037 ns                               ; 62.79 MHz ( period = 15.926 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.391 ns                 ; 4.354 ns                ;
; 32.037 ns                               ; 62.79 MHz ( period = 15.926 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.391 ns                 ; 4.354 ns                ;
; 32.037 ns                               ; 62.79 MHz ( period = 15.926 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.391 ns                 ; 4.354 ns                ;
; 32.037 ns                               ; 62.79 MHz ( period = 15.926 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.391 ns                 ; 4.354 ns                ;
; 32.037 ns                               ; 62.79 MHz ( period = 15.926 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.391 ns                 ; 4.354 ns                ;
; 32.037 ns                               ; 62.79 MHz ( period = 15.926 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.391 ns                 ; 4.354 ns                ;
; 32.037 ns                               ; 62.79 MHz ( period = 15.926 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.391 ns                 ; 4.354 ns                ;
; 32.037 ns                               ; 62.79 MHz ( period = 15.926 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.391 ns                 ; 4.354 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.376 ns                 ; 4.320 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.376 ns                 ; 4.320 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.376 ns                 ; 4.320 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.376 ns                 ; 4.320 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.376 ns                 ; 4.320 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.376 ns                 ; 4.320 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.376 ns                 ; 4.320 ns                ;
; 32.056 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.376 ns                 ; 4.320 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;              ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From         ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 2.006 ns                                ; 59.45 MHz ( period = 16.822 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.399 ns                  ; 5.393 ns                ;
; 2.019 ns                                ; 59.54 MHz ( period = 16.796 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.418 ns                  ; 5.399 ns                ;
; 2.035 ns                                ; 59.65 MHz ( period = 16.764 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.401 ns                  ; 5.366 ns                ;
; 2.083 ns                                ; 60.00 MHz ( period = 16.668 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.447 ns                  ; 5.364 ns                ;
; 2.085 ns                                ; 60.01 MHz ( period = 16.664 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.437 ns                  ; 5.352 ns                ;
; 2.092 ns                                ; 60.06 MHz ( period = 16.650 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.420 ns                  ; 5.328 ns                ;
; 2.141 ns                                ; 60.42 MHz ( period = 16.552 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.442 ns                  ; 5.301 ns                ;
; 2.336 ns                                ; 61.87 MHz ( period = 16.162 ns )                    ; Left_Data[6] ; I2SAudioOut:I2SIQO|Mux0~55_OTERM141                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.691 ns                  ; 5.355 ns                ;
; 2.348 ns                                ; 61.97 MHz ( period = 16.138 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.394 ns                  ; 5.046 ns                ;
; 2.349 ns                                ; 61.98 MHz ( period = 16.134 ns )                    ; CCcount[0]   ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.427 ns                  ; 5.078 ns                ;
; 2.361 ns                                ; 62.07 MHz ( period = 16.112 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.413 ns                  ; 5.052 ns                ;
; 2.385 ns                                ; 62.25 MHz ( period = 16.064 ns )                    ; Left_Data[0] ; I2SAudioOut:I2SIQO|Mux0~59_OTERM125                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.664 ns                  ; 5.279 ns                ;
; 2.398 ns                                ; 62.35 MHz ( period = 16.038 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.423 ns                  ; 5.025 ns                ;
; 2.409 ns                                ; 62.44 MHz ( period = 16.016 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[3]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.404 ns                  ; 4.995 ns                ;
; 2.417 ns                                ; 62.50 MHz ( period = 16.000 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.445 ns                  ; 5.028 ns                ;
; 2.419 ns                                ; 62.52 MHz ( period = 15.996 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.450 ns                  ; 5.031 ns                ;
; 2.428 ns                                ; 62.59 MHz ( period = 15.978 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.440 ns                  ; 5.012 ns                ;
; 2.465 ns                                ; 62.88 MHz ( period = 15.904 ns )                    ; I_PWM[4]     ; I2SAudioOut:I2SAO|Mux0~59_OTERM127                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.664 ns                  ; 5.199 ns                ;
; 2.475 ns                                ; 62.96 MHz ( period = 15.882 ns )                    ; CCcount[1]   ; CC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.429 ns                  ; 4.954 ns                ;
; 2.478 ns                                ; 62.98 MHz ( period = 15.878 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.429 ns                  ; 4.951 ns                ;
; 2.543 ns                                ; 63.50 MHz ( period = 15.748 ns )                    ; Left_Data[4] ; I2SAudioOut:I2SIQO|Mux0~55_OTERM141                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.691 ns                  ; 5.148 ns                ;
; 2.640 ns                                ; 64.29 MHz ( period = 15.554 ns )                    ; Left_Data[9] ; I2SAudioOut:I2SIQO|Mux0~57_OTERM123                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.664 ns                  ; 5.024 ns                ;
; 2.711 ns                                ; 64.88 MHz ( period = 15.412 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.438 ns                  ; 4.727 ns                ;
; 2.711 ns                                ; 64.88 MHz ( period = 15.412 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.438 ns                  ; 4.727 ns                ;
; 2.711 ns                                ; 64.88 MHz ( period = 15.412 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.438 ns                  ; 4.727 ns                ;
; 2.711 ns                                ; 64.88 MHz ( period = 15.412 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.438 ns                  ; 4.727 ns                ;
; 2.711 ns                                ; 64.88 MHz ( period = 15.412 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.438 ns                  ; 4.727 ns                ;
; 2.711 ns                                ; 64.88 MHz ( period = 15.412 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.438 ns                  ; 4.727 ns                ;
; 2.711 ns                                ; 64.88 MHz ( period = 15.412 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.438 ns                  ; 4.727 ns                ;
; 2.711 ns                                ; 64.88 MHz ( period = 15.412 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.438 ns                  ; 4.727 ns                ;
; 2.711 ns                                ; 64.88 MHz ( period = 15.412 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.438 ns                  ; 4.727 ns                ;
; 2.711 ns                                ; 64.88 MHz ( period = 15.412 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.438 ns                  ; 4.727 ns                ;
; 2.711 ns                                ; 64.88 MHz ( period = 15.412 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.438 ns                  ; 4.727 ns                ;
; 2.711 ns                                ; 64.88 MHz ( period = 15.412 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.438 ns                  ; 4.727 ns                ;
; 2.724 ns                                ; 64.99 MHz ( period = 15.386 ns )                    ; I_PWM[0]     ; I2SAudioOut:I2SAO|Mux0~59_OTERM127                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.664 ns                  ; 4.940 ns                ;
; 2.761 ns                                ; 65.31 MHz ( period = 15.312 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.457 ns                  ; 4.696 ns                ;
; 2.761 ns                                ; 65.31 MHz ( period = 15.312 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.457 ns                  ; 4.696 ns                ;
; 2.761 ns                                ; 65.31 MHz ( period = 15.312 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.457 ns                  ; 4.696 ns                ;
; 2.761 ns                                ; 65.31 MHz ( period = 15.312 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.457 ns                  ; 4.696 ns                ;
; 2.761 ns                                ; 65.31 MHz ( period = 15.312 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.457 ns                  ; 4.696 ns                ;
; 2.761 ns                                ; 65.31 MHz ( period = 15.312 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.457 ns                  ; 4.696 ns                ;
; 2.761 ns                                ; 65.31 MHz ( period = 15.312 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.457 ns                  ; 4.696 ns                ;
; 2.761 ns                                ; 65.31 MHz ( period = 15.312 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.457 ns                  ; 4.696 ns                ;
; 2.761 ns                                ; 65.31 MHz ( period = 15.312 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.457 ns                  ; 4.696 ns                ;
; 2.761 ns                                ; 65.31 MHz ( period = 15.312 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.457 ns                  ; 4.696 ns                ;
; 2.761 ns                                ; 65.31 MHz ( period = 15.312 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.457 ns                  ; 4.696 ns                ;
; 2.761 ns                                ; 65.31 MHz ( period = 15.312 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.457 ns                  ; 4.696 ns                ;
; 2.840 ns                                ; 65.99 MHz ( period = 15.154 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.432 ns                  ; 4.592 ns                ;
; 3.003 ns                                ; 67.44 MHz ( period = 14.828 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.414 ns                  ; 4.411 ns                ;
; 3.003 ns                                ; 67.44 MHz ( period = 14.828 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.414 ns                  ; 4.411 ns                ;
; 3.003 ns                                ; 67.44 MHz ( period = 14.828 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.414 ns                  ; 4.411 ns                ;
; 3.003 ns                                ; 67.44 MHz ( period = 14.828 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.414 ns                  ; 4.411 ns                ;
; 3.003 ns                                ; 67.44 MHz ( period = 14.828 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.414 ns                  ; 4.411 ns                ;
; 3.003 ns                                ; 67.44 MHz ( period = 14.828 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.414 ns                  ; 4.411 ns                ;
; 3.003 ns                                ; 67.44 MHz ( period = 14.828 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.414 ns                  ; 4.411 ns                ;
; 3.003 ns                                ; 67.44 MHz ( period = 14.828 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.414 ns                  ; 4.411 ns                ;
; 3.003 ns                                ; 67.44 MHz ( period = 14.828 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.414 ns                  ; 4.411 ns                ;
; 3.003 ns                                ; 67.44 MHz ( period = 14.828 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.414 ns                  ; 4.411 ns                ;
; 3.003 ns                                ; 67.44 MHz ( period = 14.828 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.414 ns                  ; 4.411 ns                ;
; 3.003 ns                                ; 67.44 MHz ( period = 14.828 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.414 ns                  ; 4.411 ns                ;
; 3.017 ns                                ; 67.57 MHz ( period = 14.800 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.433 ns                  ; 4.416 ns                ;
; 3.017 ns                                ; 67.57 MHz ( period = 14.800 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.433 ns                  ; 4.416 ns                ;
; 3.017 ns                                ; 67.57 MHz ( period = 14.800 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.433 ns                  ; 4.416 ns                ;
; 3.017 ns                                ; 67.57 MHz ( period = 14.800 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.433 ns                  ; 4.416 ns                ;
; 3.017 ns                                ; 67.57 MHz ( period = 14.800 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.433 ns                  ; 4.416 ns                ;
; 3.017 ns                                ; 67.57 MHz ( period = 14.800 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.433 ns                  ; 4.416 ns                ;
; 3.017 ns                                ; 67.57 MHz ( period = 14.800 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.433 ns                  ; 4.416 ns                ;
; 3.017 ns                                ; 67.57 MHz ( period = 14.800 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.433 ns                  ; 4.416 ns                ;
; 3.017 ns                                ; 67.57 MHz ( period = 14.800 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.433 ns                  ; 4.416 ns                ;
; 3.017 ns                                ; 67.57 MHz ( period = 14.800 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.433 ns                  ; 4.416 ns                ;
; 3.017 ns                                ; 67.57 MHz ( period = 14.800 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.433 ns                  ; 4.416 ns                ;
; 3.017 ns                                ; 67.57 MHz ( period = 14.800 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.433 ns                  ; 4.416 ns                ;
; 3.029 ns                                ; 67.68 MHz ( period = 14.776 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.424 ns                  ; 4.395 ns                ;
; 3.029 ns                                ; 67.68 MHz ( period = 14.776 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.424 ns                  ; 4.395 ns                ;
; 3.029 ns                                ; 67.68 MHz ( period = 14.776 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.424 ns                  ; 4.395 ns                ;
; 3.029 ns                                ; 67.68 MHz ( period = 14.776 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.424 ns                  ; 4.395 ns                ;
; 3.029 ns                                ; 67.68 MHz ( period = 14.776 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.424 ns                  ; 4.395 ns                ;
; 3.029 ns                                ; 67.68 MHz ( period = 14.776 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.424 ns                  ; 4.395 ns                ;
; 3.029 ns                                ; 67.68 MHz ( period = 14.776 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.424 ns                  ; 4.395 ns                ;
; 3.029 ns                                ; 67.68 MHz ( period = 14.776 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.424 ns                  ; 4.395 ns                ;
; 3.029 ns                                ; 67.68 MHz ( period = 14.776 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.424 ns                  ; 4.395 ns                ;
; 3.029 ns                                ; 67.68 MHz ( period = 14.776 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.424 ns                  ; 4.395 ns                ;
; 3.029 ns                                ; 67.68 MHz ( period = 14.776 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.424 ns                  ; 4.395 ns                ;
; 3.029 ns                                ; 67.68 MHz ( period = 14.776 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.424 ns                  ; 4.395 ns                ;
; 3.040 ns                                ; 67.78 MHz ( period = 14.754 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.419 ns                  ; 4.379 ns                ;
; 3.040 ns                                ; 67.78 MHz ( period = 14.754 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.419 ns                  ; 4.379 ns                ;
; 3.040 ns                                ; 67.78 MHz ( period = 14.754 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.419 ns                  ; 4.379 ns                ;
; 3.040 ns                                ; 67.78 MHz ( period = 14.754 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.419 ns                  ; 4.379 ns                ;
; 3.040 ns                                ; 67.78 MHz ( period = 14.754 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.419 ns                  ; 4.379 ns                ;
; 3.040 ns                                ; 67.78 MHz ( period = 14.754 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.419 ns                  ; 4.379 ns                ;
; 3.040 ns                                ; 67.78 MHz ( period = 14.754 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.419 ns                  ; 4.379 ns                ;
; 3.040 ns                                ; 67.78 MHz ( period = 14.754 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.419 ns                  ; 4.379 ns                ;
; 3.040 ns                                ; 67.78 MHz ( period = 14.754 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.419 ns                  ; 4.379 ns                ;
; 3.040 ns                                ; 67.78 MHz ( period = 14.754 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.419 ns                  ; 4.379 ns                ;
; 3.040 ns                                ; 67.78 MHz ( period = 14.754 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.419 ns                  ; 4.379 ns                ;
; 3.040 ns                                ; 67.78 MHz ( period = 14.754 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.419 ns                  ; 4.379 ns                ;
; 3.053 ns                                ; 67.90 MHz ( period = 14.728 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.421 ns                  ; 4.368 ns                ;
; 3.053 ns                                ; 67.90 MHz ( period = 14.728 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.421 ns                  ; 4.368 ns                ;
; 3.053 ns                                ; 67.90 MHz ( period = 14.728 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.421 ns                  ; 4.368 ns                ;
; 3.053 ns                                ; 67.90 MHz ( period = 14.728 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.421 ns                  ; 4.368 ns                ;
; 3.053 ns                                ; 67.90 MHz ( period = 14.728 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.421 ns                  ; 4.368 ns                ;
; 3.053 ns                                ; 67.90 MHz ( period = 14.728 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.421 ns                  ; 4.368 ns                ;
; 3.053 ns                                ; 67.90 MHz ( period = 14.728 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.421 ns                  ; 4.368 ns                ;
; 3.053 ns                                ; 67.90 MHz ( period = 14.728 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.421 ns                  ; 4.368 ns                ;
; 3.053 ns                                ; 67.90 MHz ( period = 14.728 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.421 ns                  ; 4.368 ns                ;
; 3.053 ns                                ; 67.90 MHz ( period = 14.728 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.421 ns                  ; 4.368 ns                ;
; 3.053 ns                                ; 67.90 MHz ( period = 14.728 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.421 ns                  ; 4.368 ns                ;
; 3.053 ns                                ; 67.90 MHz ( period = 14.728 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.421 ns                  ; 4.368 ns                ;
; 3.069 ns                                ; 68.05 MHz ( period = 14.696 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.470 ns                  ; 4.401 ns                ;
; 3.069 ns                                ; 68.05 MHz ( period = 14.696 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.470 ns                  ; 4.401 ns                ;
; 3.069 ns                                ; 68.05 MHz ( period = 14.696 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.470 ns                  ; 4.401 ns                ;
; 3.069 ns                                ; 68.05 MHz ( period = 14.696 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.470 ns                  ; 4.401 ns                ;
; 3.069 ns                                ; 68.05 MHz ( period = 14.696 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.470 ns                  ; 4.401 ns                ;
; 3.069 ns                                ; 68.05 MHz ( period = 14.696 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.470 ns                  ; 4.401 ns                ;
; 3.069 ns                                ; 68.05 MHz ( period = 14.696 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.470 ns                  ; 4.401 ns                ;
; 3.069 ns                                ; 68.05 MHz ( period = 14.696 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.470 ns                  ; 4.401 ns                ;
; 3.069 ns                                ; 68.05 MHz ( period = 14.696 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.470 ns                  ; 4.401 ns                ;
; 3.069 ns                                ; 68.05 MHz ( period = 14.696 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.470 ns                  ; 4.401 ns                ;
; 3.069 ns                                ; 68.05 MHz ( period = 14.696 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.470 ns                  ; 4.401 ns                ;
; 3.069 ns                                ; 68.05 MHz ( period = 14.696 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.470 ns                  ; 4.401 ns                ;
; 3.074 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.465 ns                  ; 4.391 ns                ;
; 3.074 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.465 ns                  ; 4.391 ns                ;
; 3.074 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.465 ns                  ; 4.391 ns                ;
; 3.074 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.465 ns                  ; 4.391 ns                ;
; 3.074 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.465 ns                  ; 4.391 ns                ;
; 3.074 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.465 ns                  ; 4.391 ns                ;
; 3.074 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.465 ns                  ; 4.391 ns                ;
; 3.074 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.465 ns                  ; 4.391 ns                ;
; 3.074 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.465 ns                  ; 4.391 ns                ;
; 3.074 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.465 ns                  ; 4.391 ns                ;
; 3.074 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.465 ns                  ; 4.391 ns                ;
; 3.074 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.465 ns                  ; 4.391 ns                ;
; 3.080 ns                                ; 68.15 MHz ( period = 14.674 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.440 ns                  ; 4.360 ns                ;
; 3.080 ns                                ; 68.15 MHz ( period = 14.674 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.440 ns                  ; 4.360 ns                ;
; 3.080 ns                                ; 68.15 MHz ( period = 14.674 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.440 ns                  ; 4.360 ns                ;
; 3.080 ns                                ; 68.15 MHz ( period = 14.674 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.440 ns                  ; 4.360 ns                ;
; 3.080 ns                                ; 68.15 MHz ( period = 14.674 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.440 ns                  ; 4.360 ns                ;
; 3.080 ns                                ; 68.15 MHz ( period = 14.674 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.440 ns                  ; 4.360 ns                ;
; 3.080 ns                                ; 68.15 MHz ( period = 14.674 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.440 ns                  ; 4.360 ns                ;
; 3.080 ns                                ; 68.15 MHz ( period = 14.674 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.440 ns                  ; 4.360 ns                ;
; 3.080 ns                                ; 68.15 MHz ( period = 14.674 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.440 ns                  ; 4.360 ns                ;
; 3.080 ns                                ; 68.15 MHz ( period = 14.674 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.440 ns                  ; 4.360 ns                ;
; 3.080 ns                                ; 68.15 MHz ( period = 14.674 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.440 ns                  ; 4.360 ns                ;
; 3.080 ns                                ; 68.15 MHz ( period = 14.674 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.440 ns                  ; 4.360 ns                ;
; 3.084 ns                                ; 68.18 MHz ( period = 14.666 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.460 ns                  ; 4.376 ns                ;
; 3.084 ns                                ; 68.18 MHz ( period = 14.666 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.460 ns                  ; 4.376 ns                ;
; 3.084 ns                                ; 68.18 MHz ( period = 14.666 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.460 ns                  ; 4.376 ns                ;
; 3.084 ns                                ; 68.18 MHz ( period = 14.666 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.460 ns                  ; 4.376 ns                ;
; 3.084 ns                                ; 68.18 MHz ( period = 14.666 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.460 ns                  ; 4.376 ns                ;
; 3.084 ns                                ; 68.18 MHz ( period = 14.666 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.460 ns                  ; 4.376 ns                ;
; 3.084 ns                                ; 68.18 MHz ( period = 14.666 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.460 ns                  ; 4.376 ns                ;
; 3.084 ns                                ; 68.18 MHz ( period = 14.666 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.460 ns                  ; 4.376 ns                ;
; 3.084 ns                                ; 68.18 MHz ( period = 14.666 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.460 ns                  ; 4.376 ns                ;
; 3.084 ns                                ; 68.18 MHz ( period = 14.666 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.460 ns                  ; 4.376 ns                ;
; 3.084 ns                                ; 68.18 MHz ( period = 14.666 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.460 ns                  ; 4.376 ns                ;
; 3.084 ns                                ; 68.18 MHz ( period = 14.666 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.460 ns                  ; 4.376 ns                ;
; 3.087 ns                                ; 68.21 MHz ( period = 14.660 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.443 ns                  ; 4.356 ns                ;
; 3.087 ns                                ; 68.21 MHz ( period = 14.660 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.443 ns                  ; 4.356 ns                ;
; 3.087 ns                                ; 68.21 MHz ( period = 14.660 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.443 ns                  ; 4.356 ns                ;
; 3.087 ns                                ; 68.21 MHz ( period = 14.660 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.443 ns                  ; 4.356 ns                ;
; 3.087 ns                                ; 68.21 MHz ( period = 14.660 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.443 ns                  ; 4.356 ns                ;
; 3.087 ns                                ; 68.21 MHz ( period = 14.660 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.443 ns                  ; 4.356 ns                ;
; 3.087 ns                                ; 68.21 MHz ( period = 14.660 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.443 ns                  ; 4.356 ns                ;
; 3.087 ns                                ; 68.21 MHz ( period = 14.660 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.443 ns                  ; 4.356 ns                ;
; 3.087 ns                                ; 68.21 MHz ( period = 14.660 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.443 ns                  ; 4.356 ns                ;
; 3.087 ns                                ; 68.21 MHz ( period = 14.660 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.443 ns                  ; 4.356 ns                ;
; 3.087 ns                                ; 68.21 MHz ( period = 14.660 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.443 ns                  ; 4.356 ns                ;
; 3.087 ns                                ; 68.21 MHz ( period = 14.660 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.443 ns                  ; 4.356 ns                ;
; 3.112 ns                                ; 68.45 MHz ( period = 14.610 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.462 ns                  ; 4.350 ns                ;
; 3.112 ns                                ; 68.45 MHz ( period = 14.610 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.462 ns                  ; 4.350 ns                ;
; 3.112 ns                                ; 68.45 MHz ( period = 14.610 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.462 ns                  ; 4.350 ns                ;
; 3.112 ns                                ; 68.45 MHz ( period = 14.610 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.462 ns                  ; 4.350 ns                ;
; 3.112 ns                                ; 68.45 MHz ( period = 14.610 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.462 ns                  ; 4.350 ns                ;
; 3.112 ns                                ; 68.45 MHz ( period = 14.610 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.462 ns                  ; 4.350 ns                ;
; 3.112 ns                                ; 68.45 MHz ( period = 14.610 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.462 ns                  ; 4.350 ns                ;
; 3.112 ns                                ; 68.45 MHz ( period = 14.610 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.462 ns                  ; 4.350 ns                ;
; 3.112 ns                                ; 68.45 MHz ( period = 14.610 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.462 ns                  ; 4.350 ns                ;
; 3.112 ns                                ; 68.45 MHz ( period = 14.610 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.462 ns                  ; 4.350 ns                ;
; 3.112 ns                                ; 68.45 MHz ( period = 14.610 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.462 ns                  ; 4.350 ns                ;
; 3.112 ns                                ; 68.45 MHz ( period = 14.610 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.462 ns                  ; 4.350 ns                ;
; 3.113 ns                                ; 68.46 MHz ( period = 14.608 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.467 ns                  ; 4.354 ns                ;
; 3.113 ns                                ; 68.46 MHz ( period = 14.608 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.467 ns                  ; 4.354 ns                ;
; 3.113 ns                                ; 68.46 MHz ( period = 14.608 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.467 ns                  ; 4.354 ns                ;
; 3.113 ns                                ; 68.46 MHz ( period = 14.608 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.467 ns                  ; 4.354 ns                ;
; 3.113 ns                                ; 68.46 MHz ( period = 14.608 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.467 ns                  ; 4.354 ns                ;
; 3.113 ns                                ; 68.46 MHz ( period = 14.608 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.467 ns                  ; 4.354 ns                ;
; 3.113 ns                                ; 68.46 MHz ( period = 14.608 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.467 ns                  ; 4.354 ns                ;
; 3.113 ns                                ; 68.46 MHz ( period = 14.608 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.467 ns                  ; 4.354 ns                ;
; 3.113 ns                                ; 68.46 MHz ( period = 14.608 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.467 ns                  ; 4.354 ns                ;
; 3.113 ns                                ; 68.46 MHz ( period = 14.608 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.467 ns                  ; 4.354 ns                ;
; 3.113 ns                                ; 68.46 MHz ( period = 14.608 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.467 ns                  ; 4.354 ns                ;
; 3.113 ns                                ; 68.46 MHz ( period = 14.608 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.467 ns                  ; 4.354 ns                ;
; 3.132 ns                                ; 68.63 MHz ( period = 14.570 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg11 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.452 ns                  ; 4.320 ns                ;
; 3.132 ns                                ; 68.63 MHz ( period = 14.570 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.452 ns                  ; 4.320 ns                ;
; 3.132 ns                                ; 68.63 MHz ( period = 14.570 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.452 ns                  ; 4.320 ns                ;
; 3.132 ns                                ; 68.63 MHz ( period = 14.570 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.452 ns                  ; 4.320 ns                ;
; 3.132 ns                                ; 68.63 MHz ( period = 14.570 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.452 ns                  ; 4.320 ns                ;
; 3.132 ns                                ; 68.63 MHz ( period = 14.570 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.452 ns                  ; 4.320 ns                ;
; 3.132 ns                                ; 68.63 MHz ( period = 14.570 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.452 ns                  ; 4.320 ns                ;
; 3.132 ns                                ; 68.63 MHz ( period = 14.570 ns )                    ; fifo_enable  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~porta_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.452 ns                  ; 4.320 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;              ;                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 16.454 ns                               ; 228.36 MHz ( period = 4.379 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 4.114 ns                ;
; 16.482 ns                               ; 229.83 MHz ( period = 4.351 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 4.139 ns                ;
; 16.488 ns                               ; 230.15 MHz ( period = 4.345 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 4.133 ns                ;
; 16.492 ns                               ; 230.36 MHz ( period = 4.341 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 4.129 ns                ;
; 16.492 ns                               ; 230.36 MHz ( period = 4.341 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 4.129 ns                ;
; 16.495 ns                               ; 230.52 MHz ( period = 4.338 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 4.126 ns                ;
; 16.499 ns                               ; 230.73 MHz ( period = 4.334 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 4.122 ns                ;
; 16.502 ns                               ; 230.89 MHz ( period = 4.331 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 4.119 ns                ;
; 16.620 ns                               ; 237.36 MHz ( period = 4.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.897 ns                ;
; 16.620 ns                               ; 237.36 MHz ( period = 4.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.897 ns                ;
; 16.620 ns                               ; 237.36 MHz ( period = 4.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.897 ns                ;
; 16.620 ns                               ; 237.36 MHz ( period = 4.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.897 ns                ;
; 16.620 ns                               ; 237.36 MHz ( period = 4.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.897 ns                ;
; 16.620 ns                               ; 237.36 MHz ( period = 4.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.897 ns                ;
; 16.620 ns                               ; 237.36 MHz ( period = 4.213 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.897 ns                ;
; 16.706 ns                               ; 242.31 MHz ( period = 4.127 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.863 ns                ;
; 16.706 ns                               ; 242.31 MHz ( period = 4.127 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.863 ns                ;
; 16.706 ns                               ; 242.31 MHz ( period = 4.127 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.863 ns                ;
; 16.706 ns                               ; 242.31 MHz ( period = 4.127 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.863 ns                ;
; 16.706 ns                               ; 242.31 MHz ( period = 4.127 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.863 ns                ;
; 16.706 ns                               ; 242.31 MHz ( period = 4.127 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.863 ns                ;
; 16.769 ns                               ; 246.06 MHz ( period = 4.064 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.748 ns                ;
; 16.769 ns                               ; 246.06 MHz ( period = 4.064 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.748 ns                ;
; 16.769 ns                               ; 246.06 MHz ( period = 4.064 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.748 ns                ;
; 16.769 ns                               ; 246.06 MHz ( period = 4.064 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.748 ns                ;
; 16.769 ns                               ; 246.06 MHz ( period = 4.064 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.748 ns                ;
; 16.769 ns                               ; 246.06 MHz ( period = 4.064 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.748 ns                ;
; 16.769 ns                               ; 246.06 MHz ( period = 4.064 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.748 ns                ;
; 16.798 ns                               ; 247.83 MHz ( period = 4.035 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.719 ns                ;
; 16.798 ns                               ; 247.83 MHz ( period = 4.035 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.719 ns                ;
; 16.798 ns                               ; 247.83 MHz ( period = 4.035 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.719 ns                ;
; 16.798 ns                               ; 247.83 MHz ( period = 4.035 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.719 ns                ;
; 16.798 ns                               ; 247.83 MHz ( period = 4.035 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.719 ns                ;
; 16.798 ns                               ; 247.83 MHz ( period = 4.035 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.719 ns                ;
; 16.798 ns                               ; 247.83 MHz ( period = 4.035 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.719 ns                ;
; 16.847 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 3.721 ns                ;
; 16.855 ns                               ; 251.38 MHz ( period = 3.978 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.714 ns                ;
; 16.855 ns                               ; 251.38 MHz ( period = 3.978 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.714 ns                ;
; 16.855 ns                               ; 251.38 MHz ( period = 3.978 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.714 ns                ;
; 16.855 ns                               ; 251.38 MHz ( period = 3.978 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.714 ns                ;
; 16.855 ns                               ; 251.38 MHz ( period = 3.978 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.714 ns                ;
; 16.855 ns                               ; 251.38 MHz ( period = 3.978 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.714 ns                ;
; 16.882 ns                               ; 253.10 MHz ( period = 3.951 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.739 ns                ;
; 16.884 ns                               ; 253.23 MHz ( period = 3.949 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.685 ns                ;
; 16.884 ns                               ; 253.23 MHz ( period = 3.949 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.685 ns                ;
; 16.884 ns                               ; 253.23 MHz ( period = 3.949 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.685 ns                ;
; 16.884 ns                               ; 253.23 MHz ( period = 3.949 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.685 ns                ;
; 16.884 ns                               ; 253.23 MHz ( period = 3.949 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.685 ns                ;
; 16.884 ns                               ; 253.23 MHz ( period = 3.949 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.685 ns                ;
; 16.896 ns                               ; 254.00 MHz ( period = 3.937 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.725 ns                ;
; 16.904 ns                               ; 254.52 MHz ( period = 3.929 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.717 ns                ;
; 16.909 ns                               ; 254.84 MHz ( period = 3.924 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.712 ns                ;
; 16.933 ns                               ; 256.41 MHz ( period = 3.900 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 3.583 ns                ;
; 16.933 ns                               ; 256.41 MHz ( period = 3.900 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 3.583 ns                ;
; 17.010 ns                               ; 261.57 MHz ( period = 3.823 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.611 ns                ;
; 17.019 ns                               ; 262.19 MHz ( period = 3.814 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.602 ns                ;
; 17.020 ns                               ; 262.26 MHz ( period = 3.813 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.601 ns                ;
; 17.024 ns                               ; 262.54 MHz ( period = 3.809 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.597 ns                ;
; 17.026 ns                               ; 262.67 MHz ( period = 3.807 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.595 ns                ;
; 17.028 ns                               ; 262.81 MHz ( period = 3.805 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.593 ns                ;
; 17.075 ns                               ; 266.10 MHz ( period = 3.758 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.546 ns                ;
; 17.082 ns                               ; 266.60 MHz ( period = 3.751 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 3.434 ns                ;
; 17.082 ns                               ; 266.60 MHz ( period = 3.751 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 3.434 ns                ;
; 17.084 ns                               ; 266.74 MHz ( period = 3.749 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.537 ns                ;
; 17.085 ns                               ; 266.81 MHz ( period = 3.748 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.536 ns                ;
; 17.089 ns                               ; 267.09 MHz ( period = 3.744 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.532 ns                ;
; 17.091 ns                               ; 267.24 MHz ( period = 3.742 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.530 ns                ;
; 17.093 ns                               ; 267.38 MHz ( period = 3.740 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.528 ns                ;
; 17.111 ns                               ; 268.67 MHz ( period = 3.722 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 3.405 ns                ;
; 17.111 ns                               ; 268.67 MHz ( period = 3.722 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 3.405 ns                ;
; 17.111 ns                               ; 268.67 MHz ( period = 3.722 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.406 ns                ;
; 17.111 ns                               ; 268.67 MHz ( period = 3.722 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.406 ns                ;
; 17.111 ns                               ; 268.67 MHz ( period = 3.722 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.406 ns                ;
; 17.111 ns                               ; 268.67 MHz ( period = 3.722 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.406 ns                ;
; 17.111 ns                               ; 268.67 MHz ( period = 3.722 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.406 ns                ;
; 17.111 ns                               ; 268.67 MHz ( period = 3.722 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.406 ns                ;
; 17.111 ns                               ; 268.67 MHz ( period = 3.722 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.406 ns                ;
; 17.128 ns                               ; 269.91 MHz ( period = 3.705 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.389 ns                ;
; 17.128 ns                               ; 269.91 MHz ( period = 3.705 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.389 ns                ;
; 17.128 ns                               ; 269.91 MHz ( period = 3.705 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.389 ns                ;
; 17.128 ns                               ; 269.91 MHz ( period = 3.705 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.389 ns                ;
; 17.128 ns                               ; 269.91 MHz ( period = 3.705 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.389 ns                ;
; 17.128 ns                               ; 269.91 MHz ( period = 3.705 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.389 ns                ;
; 17.128 ns                               ; 269.91 MHz ( period = 3.705 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.389 ns                ;
; 17.162 ns                               ; 272.41 MHz ( period = 3.671 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.355 ns                ;
; 17.162 ns                               ; 272.41 MHz ( period = 3.671 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.355 ns                ;
; 17.162 ns                               ; 272.41 MHz ( period = 3.671 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.355 ns                ;
; 17.162 ns                               ; 272.41 MHz ( period = 3.671 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.355 ns                ;
; 17.162 ns                               ; 272.41 MHz ( period = 3.671 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.355 ns                ;
; 17.162 ns                               ; 272.41 MHz ( period = 3.671 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.355 ns                ;
; 17.162 ns                               ; 272.41 MHz ( period = 3.671 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.355 ns                ;
; 17.197 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.372 ns                ;
; 17.197 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.372 ns                ;
; 17.197 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.372 ns                ;
; 17.197 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.372 ns                ;
; 17.197 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.372 ns                ;
; 17.197 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.372 ns                ;
; 17.207 ns                               ; 275.79 MHz ( period = 3.626 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.362 ns                ;
; 17.223 ns                               ; 277.01 MHz ( period = 3.610 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.346 ns                ;
; 17.223 ns                               ; 277.01 MHz ( period = 3.610 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.346 ns                ;
; 17.223 ns                               ; 277.01 MHz ( period = 3.610 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.346 ns                ;
; 17.223 ns                               ; 277.01 MHz ( period = 3.610 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.346 ns                ;
; 17.223 ns                               ; 277.01 MHz ( period = 3.610 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.346 ns                ;
; 17.241 ns                               ; 278.40 MHz ( period = 3.592 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.328 ns                ;
; 17.254 ns                               ; 279.41 MHz ( period = 3.579 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 3.314 ns                ;
; 17.257 ns                               ; 279.64 MHz ( period = 3.576 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.312 ns                ;
; 17.257 ns                               ; 279.64 MHz ( period = 3.576 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.312 ns                ;
; 17.257 ns                               ; 279.64 MHz ( period = 3.576 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.312 ns                ;
; 17.257 ns                               ; 279.64 MHz ( period = 3.576 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.312 ns                ;
; 17.257 ns                               ; 279.64 MHz ( period = 3.576 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.312 ns                ;
; 17.283 ns                               ; 281.69 MHz ( period = 3.550 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 3.285 ns                ;
; 17.301 ns                               ; 283.13 MHz ( period = 3.532 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.320 ns                ;
; 17.302 ns                               ; 283.21 MHz ( period = 3.531 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 3.266 ns                ;
; 17.324 ns                               ; 284.98 MHz ( period = 3.509 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.193 ns                ;
; 17.324 ns                               ; 284.98 MHz ( period = 3.509 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.193 ns                ;
; 17.324 ns                               ; 284.98 MHz ( period = 3.509 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.193 ns                ;
; 17.324 ns                               ; 284.98 MHz ( period = 3.509 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.193 ns                ;
; 17.324 ns                               ; 284.98 MHz ( period = 3.509 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.193 ns                ;
; 17.324 ns                               ; 284.98 MHz ( period = 3.509 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.193 ns                ;
; 17.324 ns                               ; 284.98 MHz ( period = 3.509 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.193 ns                ;
; 17.367 ns                               ; 288.52 MHz ( period = 3.466 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 3.201 ns                ;
; 17.401 ns                               ; 291.38 MHz ( period = 3.432 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.220 ns                ;
; 17.403 ns                               ; 291.55 MHz ( period = 3.430 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.166 ns                ;
; 17.410 ns                               ; 292.14 MHz ( period = 3.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.211 ns                ;
; 17.411 ns                               ; 292.23 MHz ( period = 3.422 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.210 ns                ;
; 17.415 ns                               ; 292.57 MHz ( period = 3.418 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.206 ns                ;
; 17.417 ns                               ; 292.74 MHz ( period = 3.416 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.204 ns                ;
; 17.419 ns                               ; 292.91 MHz ( period = 3.414 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.150 ns                ;
; 17.419 ns                               ; 292.91 MHz ( period = 3.414 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.150 ns                ;
; 17.419 ns                               ; 292.91 MHz ( period = 3.414 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.150 ns                ;
; 17.419 ns                               ; 292.91 MHz ( period = 3.414 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 3.202 ns                ;
; 17.419 ns                               ; 292.91 MHz ( period = 3.414 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.150 ns                ;
; 17.419 ns                               ; 292.91 MHz ( period = 3.414 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.150 ns                ;
; 17.424 ns                               ; 293.34 MHz ( period = 3.409 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 3.092 ns                ;
; 17.424 ns                               ; 293.34 MHz ( period = 3.409 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 3.092 ns                ;
; 17.449 ns                               ; 295.51 MHz ( period = 3.384 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 3.067 ns                ;
; 17.450 ns                               ; 295.60 MHz ( period = 3.383 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 3.066 ns                ;
; 17.455 ns                               ; 296.03 MHz ( period = 3.378 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 3.113 ns                ;
; 17.475 ns                               ; 297.80 MHz ( period = 3.358 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.042 ns                ;
; 17.475 ns                               ; 297.80 MHz ( period = 3.358 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.042 ns                ;
; 17.475 ns                               ; 297.80 MHz ( period = 3.358 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.042 ns                ;
; 17.475 ns                               ; 297.80 MHz ( period = 3.358 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.042 ns                ;
; 17.475 ns                               ; 297.80 MHz ( period = 3.358 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.042 ns                ;
; 17.475 ns                               ; 297.80 MHz ( period = 3.358 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.042 ns                ;
; 17.475 ns                               ; 297.80 MHz ( period = 3.358 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 3.042 ns                ;
; 17.483 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 3.033 ns                ;
; 17.484 ns                               ; 298.60 MHz ( period = 3.349 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 3.032 ns                ;
; 17.494 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.075 ns                ;
; 17.520 ns                               ; 301.84 MHz ( period = 3.313 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 3.048 ns                ;
; 17.539 ns                               ; 303.58 MHz ( period = 3.294 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.030 ns                ;
; 17.554 ns                               ; 304.97 MHz ( period = 3.279 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.015 ns                ;
; 17.570 ns                               ; 306.47 MHz ( period = 3.263 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.999 ns                ;
; 17.570 ns                               ; 306.47 MHz ( period = 3.263 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.999 ns                ;
; 17.570 ns                               ; 306.47 MHz ( period = 3.263 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.999 ns                ;
; 17.570 ns                               ; 306.47 MHz ( period = 3.263 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.999 ns                ;
; 17.570 ns                               ; 306.47 MHz ( period = 3.263 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.999 ns                ;
; 17.625 ns                               ; 311.72 MHz ( period = 3.208 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.944 ns                ;
; 17.629 ns                               ; 312.11 MHz ( period = 3.204 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.940 ns                ;
; 17.634 ns                               ; 312.60 MHz ( period = 3.199 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 2.883 ns                ;
; 17.634 ns                               ; 312.60 MHz ( period = 3.199 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.935 ns                ;
; 17.634 ns                               ; 312.60 MHz ( period = 3.199 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 2.883 ns                ;
; 17.634 ns                               ; 312.60 MHz ( period = 3.199 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 2.883 ns                ;
; 17.634 ns                               ; 312.60 MHz ( period = 3.199 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 2.883 ns                ;
; 17.634 ns                               ; 312.60 MHz ( period = 3.199 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 2.883 ns                ;
; 17.634 ns                               ; 312.60 MHz ( period = 3.199 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 2.883 ns                ;
; 17.634 ns                               ; 312.60 MHz ( period = 3.199 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.517 ns                 ; 2.883 ns                ;
; 17.645 ns                               ; 313.68 MHz ( period = 3.188 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 2.871 ns                ;
; 17.646 ns                               ; 313.77 MHz ( period = 3.187 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 2.870 ns                ;
; 17.652 ns                               ; 314.37 MHz ( period = 3.181 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 2.969 ns                ;
; 17.661 ns                               ; 315.26 MHz ( period = 3.172 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 2.960 ns                ;
; 17.662 ns                               ; 315.36 MHz ( period = 3.171 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 2.959 ns                ;
; 17.663 ns                               ; 315.46 MHz ( period = 3.170 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.906 ns                ;
; 17.666 ns                               ; 315.76 MHz ( period = 3.167 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 2.955 ns                ;
; 17.668 ns                               ; 315.96 MHz ( period = 3.165 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 2.953 ns                ;
; 17.668 ns                               ; 315.96 MHz ( period = 3.165 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.901 ns                ;
; 17.670 ns                               ; 316.16 MHz ( period = 3.163 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.621 ns                 ; 2.951 ns                ;
; 17.693 ns                               ; 318.47 MHz ( period = 3.140 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 2.875 ns                ;
; 17.738 ns                               ; 323.10 MHz ( period = 3.095 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.831 ns                ;
; 17.796 ns                               ; 329.27 MHz ( period = 3.037 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 2.720 ns                ;
; 17.797 ns                               ; 329.38 MHz ( period = 3.036 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 2.719 ns                ;
; 17.825 ns                               ; 332.45 MHz ( period = 3.008 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.744 ns                ;
; 17.826 ns                               ; 332.56 MHz ( period = 3.007 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.743 ns                ;
; 17.830 ns                               ; 333.00 MHz ( period = 3.003 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.739 ns                ;
; 17.833 ns                               ; 333.33 MHz ( period = 3.000 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.736 ns                ;
; 17.833 ns                               ; 333.33 MHz ( period = 3.000 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.736 ns                ;
; 17.833 ns                               ; 333.33 MHz ( period = 3.000 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.736 ns                ;
; 17.833 ns                               ; 333.33 MHz ( period = 3.000 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.736 ns                ;
; 17.833 ns                               ; 333.33 MHz ( period = 3.000 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.736 ns                ;
; 17.833 ns                               ; 333.33 MHz ( period = 3.000 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.736 ns                ;
; 17.846 ns                               ; 334.78 MHz ( period = 2.987 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 2.722 ns                ;
; 17.944 ns                               ; 346.14 MHz ( period = 2.889 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 2.624 ns                ;
; 17.976 ns                               ; 350.02 MHz ( period = 2.857 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.593 ns                ;
; 17.981 ns                               ; 350.63 MHz ( period = 2.852 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.588 ns                ;
; 18.060 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 2.456 ns                ;
; 18.060 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.516 ns                 ; 2.456 ns                ;
; 18.071 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.498 ns                ;
; 18.097 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 2.471 ns                ;
; 18.133 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.436 ns                ;
; 18.282 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.287 ns                ;
; 18.327 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.242 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 17.203 ns ; 275.48 MHz ( period = 3.630 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.365 ns                ;
; 17.555 ns ; 305.06 MHz ( period = 3.278 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 3.012 ns                ;
; 17.555 ns ; 305.06 MHz ( period = 3.278 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 3.012 ns                ;
; 17.555 ns ; 305.06 MHz ( period = 3.278 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 3.012 ns                ;
; 17.555 ns ; 305.06 MHz ( period = 3.278 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 3.012 ns                ;
; 17.555 ns ; 305.06 MHz ( period = 3.278 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 3.012 ns                ;
; 17.555 ns ; 305.06 MHz ( period = 3.278 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 3.012 ns                ;
; 17.555 ns ; 305.06 MHz ( period = 3.278 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 3.012 ns                ;
; 17.555 ns ; 305.06 MHz ( period = 3.278 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 3.012 ns                ;
; 17.785 ns ; 328.08 MHz ( period = 3.048 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.783 ns                ;
; 17.832 ns ; 333.22 MHz ( period = 3.001 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.737 ns                ;
; 17.832 ns ; 333.22 MHz ( period = 3.001 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.737 ns                ;
; 17.832 ns ; 333.22 MHz ( period = 3.001 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.737 ns                ;
; 17.832 ns ; 333.22 MHz ( period = 3.001 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.737 ns                ;
; 17.832 ns ; 333.22 MHz ( period = 3.001 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.737 ns                ;
; 17.832 ns ; 333.22 MHz ( period = 3.001 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.737 ns                ;
; 17.832 ns ; 333.22 MHz ( period = 3.001 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.737 ns                ;
; 18.137 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 2.430 ns                ;
; 18.137 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 2.430 ns                ;
; 18.137 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 2.430 ns                ;
; 18.137 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 2.430 ns                ;
; 18.137 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 2.430 ns                ;
; 18.137 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 2.430 ns                ;
; 18.137 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 2.430 ns                ;
; 18.137 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.567 ns                 ; 2.430 ns                ;
; 18.414 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.155 ns                ;
; 18.414 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.155 ns                ;
; 18.414 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.155 ns                ;
; 18.414 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.155 ns                ;
; 18.414 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.155 ns                ;
; 18.414 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.155 ns                ;
; 18.414 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.155 ns                ;
; 19.655 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 0.914 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -7.515 ns                               ; temp_Merc_serialno[7]                                                                                                          ; Merc_serialno[7]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.250 ns                   ; 0.735 ns                 ;
; -7.515 ns                               ; temp_Penny_serialno[5]                                                                                                         ; Penny_serialno[5]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.250 ns                   ; 0.735 ns                 ;
; -7.509 ns                               ; temp_Merc_serialno[3]                                                                                                          ; Merc_serialno[3]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.250 ns                   ; 0.741 ns                 ;
; -7.508 ns                               ; temp_Penny_serialno[6]                                                                                                         ; Penny_serialno[6]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.250 ns                   ; 0.742 ns                 ;
; -7.506 ns                               ; temp_Penny_serialno[7]                                                                                                         ; Penny_serialno[7]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.250 ns                   ; 0.744 ns                 ;
; -7.502 ns                               ; temp_Merc_serialno[2]                                                                                                          ; Merc_serialno[2]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.250 ns                   ; 0.748 ns                 ;
; -7.502 ns                               ; temp_Merc_serialno[4]                                                                                                          ; Merc_serialno[4]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.250 ns                   ; 0.748 ns                 ;
; -7.501 ns                               ; temp_Penny_serialno[1]                                                                                                         ; Penny_serialno[1]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.250 ns                   ; 0.749 ns                 ;
; -7.500 ns                               ; temp_Merc_serialno[5]                                                                                                          ; Merc_serialno[5]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.250 ns                   ; 0.750 ns                 ;
; -7.358 ns                               ; temp_Penny_serialno[4]                                                                                                         ; Penny_serialno[4]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.250 ns                   ; 0.892 ns                 ;
; -7.352 ns                               ; temp_Merc_serialno[0]                                                                                                          ; Merc_serialno[0]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.250 ns                   ; 0.898 ns                 ;
; -7.294 ns                               ; temp_Merc_serialno[6]                                                                                                          ; Merc_serialno[6]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.251 ns                   ; 0.957 ns                 ;
; -7.213 ns                               ; spectrum_data[11]                                                                                                              ; spectrum[11]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.251 ns                   ; 1.038 ns                 ;
; -7.196 ns                               ; temp_Penny_serialno[2]                                                                                                         ; Penny_serialno[2]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.251 ns                   ; 1.055 ns                 ;
; -7.054 ns                               ; temp_Penny_serialno[3]                                                                                                         ; Penny_serialno[3]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.250 ns                   ; 1.196 ns                 ;
; -6.821 ns                               ; temp_Penny_serialno[0]                                                                                                         ; Penny_serialno[0]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.253 ns                   ; 1.432 ns                 ;
; -6.763 ns                               ; spectrum_data[3]                                                                                                               ; spectrum[3]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.242 ns                   ; 1.479 ns                 ;
; -6.692 ns                               ; spectrum_data[15]                                                                                                              ; spectrum[15]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.253 ns                   ; 1.561 ns                 ;
; -6.641 ns                               ; spectrum_data[4]                                                                                                               ; spectrum[4]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.246 ns                   ; 1.605 ns                 ;
; -6.608 ns                               ; spectrum_data[0]                                                                                                               ; spectrum[0]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.241 ns                   ; 1.633 ns                 ;
; -6.365 ns                               ; spectrum_data[14]                                                                                                              ; spectrum[14]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.263 ns                   ; 1.898 ns                 ;
; -6.349 ns                               ; spectrum_data[5]                                                                                                               ; spectrum[5]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.263 ns                   ; 1.914 ns                 ;
; -6.330 ns                               ; spectrum_data[10]                                                                                                              ; spectrum[10]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.264 ns                   ; 1.934 ns                 ;
; -6.311 ns                               ; spectrum_data[6]                                                                                                               ; spectrum[6]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.263 ns                   ; 1.952 ns                 ;
; -6.305 ns                               ; spectrum_data[7]                                                                                                               ; spectrum[7]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.256 ns                   ; 1.951 ns                 ;
; -6.277 ns                               ; spectrum_data[1]                                                                                                               ; spectrum[1]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.252 ns                   ; 1.975 ns                 ;
; -6.262 ns                               ; spectrum_data[12]                                                                                                              ; spectrum[12]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.257 ns                   ; 1.995 ns                 ;
; -6.257 ns                               ; spectrum_data[8]                                                                                                               ; spectrum[8]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.253 ns                   ; 1.996 ns                 ;
; -6.075 ns                               ; spectrum_data[9]                                                                                                               ; spectrum[9]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.264 ns                   ; 2.189 ns                 ;
; -5.951 ns                               ; spectrum_data[13]                                                                                                              ; spectrum[13]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.264 ns                   ; 2.313 ns                 ;
; -5.912 ns                               ; temp_Merc_serialno[1]                                                                                                          ; Merc_serialno[1]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.270 ns                   ; 2.358 ns                 ;
; -5.911 ns                               ; spectrum_data[2]                                                                                                               ; spectrum[2]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.241 ns                   ; 2.330 ns                 ;
; -4.818 ns                               ; AK_reset~reg0                                                                                                                  ; DFS0~reg0                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.309 ns                   ; 1.491 ns                 ;
; -4.809 ns                               ; conf[1]                                                                                                                        ; q[0]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 9.302 ns                   ; 4.493 ns                 ;
; -4.245 ns                               ; AK_reset~reg0                                                                                                                  ; DFS1~reg0                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.025 ns                   ; 0.780 ns                 ;
; -3.782 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CCstate.10                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.942 ns                   ; 2.160 ns                 ;
; -3.580 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CCstate.01                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.942 ns                   ; 2.362 ns                 ;
; -3.314 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.691 ns                   ; 2.377 ns                 ;
; -3.228 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.691 ns                   ; 2.463 ns                 ;
; -3.142 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.691 ns                   ; 2.549 ns                 ;
; -2.984 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CCstate.00                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.940 ns                   ; 2.956 ns                 ;
; -2.776 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CCcount[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.943 ns                   ; 3.167 ns                 ;
; -2.618 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.931 ns                   ; 3.313 ns                 ;
; -2.533 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.931 ns                   ; 3.398 ns                 ;
; -2.498 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.931 ns                   ; 3.433 ns                 ;
; -2.395 ns                               ; spectrum_count[0]                                                                                                              ; spectrum_count[0]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; temp_Penny_serialno[1]                                                                                                         ; temp_Penny_serialno[1]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; temp_Penny_serialno[0]                                                                                                         ; temp_Penny_serialno[0]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; temp_Merc_serialno[3]                                                                                                          ; temp_Merc_serialno[3]                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; temp_Merc_serialno[2]                                                                                                          ; temp_Merc_serialno[2]                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; temp_Merc_serialno[5]                                                                                                          ; temp_Merc_serialno[5]                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; temp_Merc_serialno[4]                                                                                                          ; temp_Merc_serialno[4]                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; temp_Penny_serialno[2]                                                                                                         ; temp_Penny_serialno[2]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; temp_Merc_serialno[1]                                                                                                          ; temp_Merc_serialno[1]                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; temp_Merc_serialno[6]                                                                                                          ; temp_Merc_serialno[6]                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; temp_Penny_serialno[3]                                                                                                         ; temp_Penny_serialno[3]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; temp_Merc_serialno[0]                                                                                                          ; temp_Merc_serialno[0]                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_flag                                                                                                                  ; spectrum_flag                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; temp_Merc_serialno[7]                                                                                                          ; temp_Merc_serialno[7]                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_data[3]                                                                                                               ; spectrum_data[3]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_data[11]                                                                                                              ; spectrum_data[11]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_data[9]                                                                                                               ; spectrum_data[9]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_state.00                                                                                                              ; spectrum_state.00                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_data[2]                                                                                                               ; spectrum_data[2]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_data[10]                                                                                                              ; spectrum_data[10]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; temp_Penny_serialno[5]                                                                                                         ; temp_Penny_serialno[5]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_data[8]                                                                                                               ; spectrum_data[8]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; temp_Penny_serialno[7]                                                                                                         ; temp_Penny_serialno[7]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; temp_Penny_serialno[6]                                                                                                         ; temp_Penny_serialno[6]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; bits[0]                                                                                                                        ; bits[0]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; bits[2]                                                                                                                        ; bits[2]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; bits[1]                                                                                                                        ; bits[1]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; bits[3]                                                                                                                        ; bits[3]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_data[5]                                                                                                               ; spectrum_data[5]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_data[4]                                                                                                               ; spectrum_data[4]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_data[1]                                                                                                               ; spectrum_data[1]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_data[0]                                                                                                               ; spectrum_data[0]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; temp_Penny_serialno[4]                                                                                                         ; temp_Penny_serialno[4]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_state.10                                                                                                              ; spectrum_state.10                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_data[7]                                                                                                               ; spectrum_data[7]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_data[6]                                                                                                               ; spectrum_data[6]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_data[13]                                                                                                              ; spectrum_data[13]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_data[12]                                                                                                              ; spectrum_data[12]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_data[15]                                                                                                              ; spectrum_data[15]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; spectrum_data[14]                                                                                                              ; spectrum_data[14]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; AD_state[2]                                                                                                                    ; AD_state[2]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; AD_state[0]                                                                                                                    ; AD_state[0]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; AD_state[4]                                                                                                                    ; AD_state[4]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; AD_state[5]                                                                                                                    ; AD_state[5]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; AD_state[3]                                                                                                                    ; AD_state[3]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.395 ns                               ; AD_state[6]                                                                                                                    ; AD_state[6]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.501 ns                 ;
; -2.184 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[2]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.295 ns                   ; 4.111 ns                 ;
; -2.160 ns                               ; spectrum_state.01                                                                                                              ; spectrum_state.10                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.736 ns                 ;
; -2.159 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[7]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.737 ns                 ;
; -2.159 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[11]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.737 ns                 ;
; -2.156 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.740 ns                 ;
; -2.153 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.743 ns                 ;
; -2.151 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.745 ns                 ;
; -2.145 ns                               ; spectrum_count[11]                                                                                                             ; spectrum_count[11]                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.751 ns                 ;
; -2.115 ns                               ; AD_state[1]                                                                                                                    ; AD_state[2]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.781 ns                 ;
; -2.104 ns                               ; bits[0]                                                                                                                        ; bits[1]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.792 ns                 ;
; -2.084 ns                               ; Penny_serialno[1]                                                                                                              ; Tx_control_3[1]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.828 ns                   ; 0.744 ns                 ;
; -2.070 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; TX_state[0]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.970 ns                   ; 3.900 ns                 ;
; -2.069 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.10                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.306 ns                   ; 4.237 ns                 ;
; -1.993 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[8]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.903 ns                 ;
; -1.988 ns                               ; q[1]                                                                                                                           ; q[2]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.908 ns                 ;
; -1.980 ns                               ; q[3]                                                                                                                           ; q[4]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.916 ns                 ;
; -1.980 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; AD_state[0]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.308 ns                   ; 4.328 ns                 ;
; -1.976 ns                               ; q[5]                                                                                                                           ; q[6]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 0.920 ns                 ;
; -1.928 ns                               ; Merc_serialno[2]                                                                                                               ; Tx_control_2[2]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.828 ns                   ; 0.900 ns                 ;
; -1.928 ns                               ; Merc_serialno[6]                                                                                                               ; Tx_control_2[6]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.828 ns                   ; 0.900 ns                 ;
; -1.897 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.963 ns                   ; 4.066 ns                 ;
; -1.856 ns                               ; Speed[1]                                                                                                                       ; DFS1~reg0                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.568 ns                   ; 2.712 ns                 ;
; -1.834 ns                               ; spectrum_state.10                                                                                                              ; spectrum_data[4]                                                                                                                                       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.895 ns                   ; 1.061 ns                 ;
; -1.794 ns                               ; CCcount[6]                                                                                                                     ; CCcount[6]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; CCstate.10                                                                                                                     ; CCstate.10                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; CCstate.00                                                                                                                     ; CCstate.00                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                     ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                     ; I2SAudioOut:I2SIQO|data[9]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; I2SAudioOut:I2SIQO|data[4]                                                                                                     ; I2SAudioOut:I2SIQO|data[4]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; I2SAudioOut:I2SIQO|data[6]                                                                                                     ; I2SAudioOut:I2SIQO|data[6]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; I2SAudioOut:I2SIQO|data[1]                                                                                                     ; I2SAudioOut:I2SIQO|data[1]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; I2SAudioOut:I2SIQO|data[3]                                                                                                     ; I2SAudioOut:I2SIQO|data[3]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; I2SAudioOut:I2SIQO|data[11]                                                                                                    ; I2SAudioOut:I2SIQO|data[11]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; I2SAudioOut:I2SIQO|data[10]                                                                                                    ; I2SAudioOut:I2SIQO|data[10]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; I2SAudioOut:I2SIQO|data[5]                                                                                                     ; I2SAudioOut:I2SIQO|data[5]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; I2SAudioOut:I2SIQO|data[7]                                                                                                     ; I2SAudioOut:I2SIQO|data[7]                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; state_PWM.00000_OTERM7                                                                                                         ; state_PWM.00000_OTERM7                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; I2SAudioOut:I2SAO|data[4]                                                                                                      ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; I2SAudioOut:I2SAO|data[0]                                                                                                      ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; I2SAudioOut:I2SAO|data[9]                                                                                                      ; I2SAudioOut:I2SAO|data[9]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                      ; I2SAudioOut:I2SAO|data[1]                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; ad_count[0]                                                                                                                    ; ad_count[0]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; TX_state[1]                                                                                                                    ; TX_state[1]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; TX_state[0]                                                                                                                    ; TX_state[0]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.794 ns                               ; ad_count[25]                                                                                                                   ; ad_count[25]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.501 ns                 ;
; -1.772 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.01                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.306 ns                   ; 4.534 ns                 ;
; -1.756 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.140 ns                 ;
; -1.744 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[3]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.295 ns                   ; 4.551 ns                 ;
; -1.731 ns                               ; spectrum_count[8]                                                                                                              ; spectrum_count[8]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.165 ns                 ;
; -1.717 ns                               ; spectrum_count[10]                                                                                                             ; spectrum_count[10]                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.179 ns                 ;
; -1.707 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[0]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.295 ns                   ; 4.588 ns                 ;
; -1.703 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.193 ns                 ;
; -1.695 ns                               ; AD_state[3]                                                                                                                    ; register[10]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.201 ns                 ;
; -1.695 ns                               ; AD_state[0]                                                                                                                    ; AD_state[2]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.201 ns                 ;
; -1.681 ns                               ; spectrum_count[9]                                                                                                              ; spectrum_count[9]                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.215 ns                 ;
; -1.668 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.228 ns                 ;
; -1.664 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.232 ns                 ;
; -1.662 ns                               ; q[9]                                                                                                                           ; register[9]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.234 ns                 ;
; -1.655 ns                               ; spectrum_state.00                                                                                                              ; bits[0]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.241 ns                 ;
; -1.655 ns                               ; spectrum_state.00                                                                                                              ; bits[2]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.241 ns                 ;
; -1.655 ns                               ; spectrum_state.00                                                                                                              ; bits[1]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.241 ns                 ;
; -1.655 ns                               ; spectrum_state.00                                                                                                              ; bits[3]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.241 ns                 ;
; -1.623 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; bits[2]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.295 ns                   ; 4.672 ns                 ;
; -1.580 ns                               ; q[11]                                                                                                                          ; register[11]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.316 ns                 ;
; -1.572 ns                               ; register[8]                                                                                                                    ; register[8]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.324 ns                 ;
; -1.552 ns                               ; state_PWM.00011                                                                                                                ; state_PWM.00100                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.743 ns                 ;
; -1.550 ns                               ; state_PWM.00000_OTERM1                                                                                                         ; state_PWM.00000_OTERM7                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.745 ns                 ;
; -1.549 ns                               ; register[13]                                                                                                                   ; register[13]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.347 ns                 ;
; -1.548 ns                               ; Tx_q[7]                                                                                                                        ; Tx_data[7]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.747 ns                 ;
; -1.548 ns                               ; register[10]                                                                                                                   ; register[10]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.348 ns                 ;
; -1.547 ns                               ; Tx_q[7]                                                                                                                        ; Tx_q[8]                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.748 ns                 ;
; -1.547 ns                               ; register[12]                                                                                                                   ; register[12]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.349 ns                 ;
; -1.546 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[12]                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.749 ns                 ;
; -1.546 ns                               ; AD_state[1]                                                                                                                    ; AD_state[5]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.350 ns                 ;
; -1.544 ns                               ; register[5]                                                                                                                    ; register[5]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.352 ns                 ;
; -1.542 ns                               ; register[2]                                                                                                                    ; register[2]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.354 ns                 ;
; -1.541 ns                               ; register[0]                                                                                                                    ; register[0]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.355 ns                 ;
; -1.534 ns                               ; CCstate.10                                                                                                                     ; CCstate.01                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.761 ns                 ;
; -1.527 ns                               ; register[14]                                                                                                                   ; register[14]                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.369 ns                 ;
; -1.521 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[2]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.990 ns                   ; 4.469 ns                 ;
; -1.521 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[0]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.990 ns                   ; 4.469 ns                 ;
; -1.521 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[1]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.990 ns                   ; 4.469 ns                 ;
; -1.521 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[3]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.990 ns                   ; 4.469 ns                 ;
; -1.521 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[15]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.990 ns                   ; 4.469 ns                 ;
; -1.521 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[14]                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.990 ns                   ; 4.469 ns                 ;
; -1.521 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[4]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.990 ns                   ; 4.469 ns                 ;
; -1.521 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[0]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.990 ns                   ; 4.469 ns                 ;
; -1.521 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[12]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.990 ns                   ; 4.469 ns                 ;
; -1.521 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[6]                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.990 ns                   ; 4.469 ns                 ;
; -1.521 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[11]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.990 ns                   ; 4.469 ns                 ;
; -1.521 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[15]                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.990 ns                   ; 4.469 ns                 ;
; -1.515 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.987 ns                   ; 1.472 ns                 ;
; -1.508 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; spectrum_state.10                                                                                                                                      ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.306 ns                   ; 4.798 ns                 ;
; -1.485 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.987 ns                   ; 1.502 ns                 ;
; -1.479 ns                               ; q[10]                                                                                                                          ; q[11]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.895 ns                   ; 1.416 ns                 ;
; -1.473 ns                               ; q[2]                                                                                                                           ; q[3]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.895 ns                   ; 1.422 ns                 ;
; -1.472 ns                               ; q[4]                                                                                                                           ; q[5]                                                                                                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.900 ns                   ; 1.428 ns                 ;
; -1.472 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.987 ns                   ; 1.515 ns                 ;
; -1.419 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; AD_state[0]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.308 ns                   ; 4.889 ns                 ;
; -1.417 ns                               ; loop_counter[6]                                                                                                                ; loop_counter[6]                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.479 ns                 ;
; -1.414 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.482 ns                 ;
; -1.400 ns                               ; AD_state[2]                                                                                                                    ; AD_state[0]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.496 ns                 ;
; -1.399 ns                               ; q[5]                                                                                                                           ; register[5]                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.896 ns                   ; 1.497 ns                 ;
; -1.396 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[1]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.883 ns                   ; 1.487 ns                 ;
; -1.395 ns                               ; state_PWM.00010                                                                                                                ; state_PWM.00011                                                                                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.295 ns                   ; 0.900 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                        ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                     ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -7.571 ns                               ; temp_Merc_serialno[7]                                                                                                          ; Merc_serialno[7]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.306 ns                   ; 0.735 ns                 ;
; -7.571 ns                               ; temp_Penny_serialno[5]                                                                                                         ; Penny_serialno[5]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.306 ns                   ; 0.735 ns                 ;
; -7.565 ns                               ; temp_Merc_serialno[3]                                                                                                          ; Merc_serialno[3]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.306 ns                   ; 0.741 ns                 ;
; -7.564 ns                               ; temp_Penny_serialno[6]                                                                                                         ; Penny_serialno[6]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.306 ns                   ; 0.742 ns                 ;
; -7.562 ns                               ; temp_Penny_serialno[7]                                                                                                         ; Penny_serialno[7]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.306 ns                   ; 0.744 ns                 ;
; -7.558 ns                               ; temp_Merc_serialno[2]                                                                                                          ; Merc_serialno[2]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.306 ns                   ; 0.748 ns                 ;
; -7.558 ns                               ; temp_Merc_serialno[4]                                                                                                          ; Merc_serialno[4]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.306 ns                   ; 0.748 ns                 ;
; -7.557 ns                               ; temp_Penny_serialno[1]                                                                                                         ; Penny_serialno[1]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.306 ns                   ; 0.749 ns                 ;
; -7.556 ns                               ; temp_Merc_serialno[5]                                                                                                          ; Merc_serialno[5]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.306 ns                   ; 0.750 ns                 ;
; -7.414 ns                               ; temp_Penny_serialno[4]                                                                                                         ; Penny_serialno[4]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.306 ns                   ; 0.892 ns                 ;
; -7.408 ns                               ; temp_Merc_serialno[0]                                                                                                          ; Merc_serialno[0]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.306 ns                   ; 0.898 ns                 ;
; -7.350 ns                               ; temp_Merc_serialno[6]                                                                                                          ; Merc_serialno[6]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.307 ns                   ; 0.957 ns                 ;
; -7.269 ns                               ; spectrum_data[11]                                                                                                              ; spectrum[11]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.307 ns                   ; 1.038 ns                 ;
; -7.252 ns                               ; temp_Penny_serialno[2]                                                                                                         ; Penny_serialno[2]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.307 ns                   ; 1.055 ns                 ;
; -7.110 ns                               ; temp_Penny_serialno[3]                                                                                                         ; Penny_serialno[3]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.306 ns                   ; 1.196 ns                 ;
; -6.877 ns                               ; temp_Penny_serialno[0]                                                                                                         ; Penny_serialno[0]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.309 ns                   ; 1.432 ns                 ;
; -6.819 ns                               ; spectrum_data[3]                                                                                                               ; spectrum[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.298 ns                   ; 1.479 ns                 ;
; -6.748 ns                               ; spectrum_data[15]                                                                                                              ; spectrum[15]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.309 ns                   ; 1.561 ns                 ;
; -6.697 ns                               ; spectrum_data[4]                                                                                                               ; spectrum[4]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.302 ns                   ; 1.605 ns                 ;
; -6.664 ns                               ; spectrum_data[0]                                                                                                               ; spectrum[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.297 ns                   ; 1.633 ns                 ;
; -6.421 ns                               ; spectrum_data[14]                                                                                                              ; spectrum[14]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.319 ns                   ; 1.898 ns                 ;
; -6.405 ns                               ; spectrum_data[5]                                                                                                               ; spectrum[5]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.319 ns                   ; 1.914 ns                 ;
; -6.386 ns                               ; spectrum_data[10]                                                                                                              ; spectrum[10]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.320 ns                   ; 1.934 ns                 ;
; -6.367 ns                               ; spectrum_data[6]                                                                                                               ; spectrum[6]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.319 ns                   ; 1.952 ns                 ;
; -6.361 ns                               ; spectrum_data[7]                                                                                                               ; spectrum[7]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.312 ns                   ; 1.951 ns                 ;
; -6.333 ns                               ; spectrum_data[1]                                                                                                               ; spectrum[1]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.308 ns                   ; 1.975 ns                 ;
; -6.318 ns                               ; spectrum_data[12]                                                                                                              ; spectrum[12]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.313 ns                   ; 1.995 ns                 ;
; -6.313 ns                               ; spectrum_data[8]                                                                                                               ; spectrum[8]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.309 ns                   ; 1.996 ns                 ;
; -6.131 ns                               ; spectrum_data[9]                                                                                                               ; spectrum[9]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.320 ns                   ; 2.189 ns                 ;
; -6.007 ns                               ; spectrum_data[13]                                                                                                              ; spectrum[13]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.320 ns                   ; 2.313 ns                 ;
; -5.968 ns                               ; temp_Merc_serialno[1]                                                                                                          ; Merc_serialno[1]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.326 ns                   ; 2.358 ns                 ;
; -5.967 ns                               ; spectrum_data[2]                                                                                                               ; spectrum[2]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 8.297 ns                   ; 2.330 ns                 ;
; -4.874 ns                               ; AK_reset~reg0                                                                                                                  ; DFS0~reg0                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.365 ns                   ; 1.491 ns                 ;
; -4.301 ns                               ; AK_reset~reg0                                                                                                                  ; DFS1~reg0                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.081 ns                   ; 0.780 ns                 ;
; -3.838 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CCstate.10                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.998 ns                   ; 2.160 ns                 ;
; -3.636 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CCstate.01                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.998 ns                   ; 2.362 ns                 ;
; -3.370 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.747 ns                   ; 2.377 ns                 ;
; -3.284 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.747 ns                   ; 2.463 ns                 ;
; -3.198 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.747 ns                   ; 2.549 ns                 ;
; -3.040 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CCstate.00                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.996 ns                   ; 2.956 ns                 ;
; -2.832 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CCcount[6]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.999 ns                   ; 3.167 ns                 ;
; -2.674 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.987 ns                   ; 3.313 ns                 ;
; -2.589 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.987 ns                   ; 3.398 ns                 ;
; -2.554 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 5.987 ns                   ; 3.433 ns                 ;
; -2.451 ns                               ; spectrum_count[0]                                                                                                              ; spectrum_count[0]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; temp_Penny_serialno[1]                                                                                                         ; temp_Penny_serialno[1]                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; temp_Penny_serialno[0]                                                                                                         ; temp_Penny_serialno[0]                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; temp_Merc_serialno[3]                                                                                                          ; temp_Merc_serialno[3]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; temp_Merc_serialno[2]                                                                                                          ; temp_Merc_serialno[2]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; temp_Merc_serialno[5]                                                                                                          ; temp_Merc_serialno[5]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; temp_Merc_serialno[4]                                                                                                          ; temp_Merc_serialno[4]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; temp_Penny_serialno[2]                                                                                                         ; temp_Penny_serialno[2]                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; temp_Merc_serialno[1]                                                                                                          ; temp_Merc_serialno[1]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; temp_Merc_serialno[6]                                                                                                          ; temp_Merc_serialno[6]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; temp_Penny_serialno[3]                                                                                                         ; temp_Penny_serialno[3]                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; temp_Merc_serialno[0]                                                                                                          ; temp_Merc_serialno[0]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_flag                                                                                                                  ; spectrum_flag                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; temp_Merc_serialno[7]                                                                                                          ; temp_Merc_serialno[7]                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_data[3]                                                                                                               ; spectrum_data[3]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_data[11]                                                                                                              ; spectrum_data[11]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_data[9]                                                                                                               ; spectrum_data[9]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_state.00                                                                                                              ; spectrum_state.00                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_data[2]                                                                                                               ; spectrum_data[2]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_data[10]                                                                                                              ; spectrum_data[10]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; temp_Penny_serialno[5]                                                                                                         ; temp_Penny_serialno[5]                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_data[8]                                                                                                               ; spectrum_data[8]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; temp_Penny_serialno[7]                                                                                                         ; temp_Penny_serialno[7]                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; temp_Penny_serialno[6]                                                                                                         ; temp_Penny_serialno[6]                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; bits[0]                                                                                                                        ; bits[0]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; bits[2]                                                                                                                        ; bits[2]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; bits[1]                                                                                                                        ; bits[1]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; bits[3]                                                                                                                        ; bits[3]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_data[5]                                                                                                               ; spectrum_data[5]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_data[4]                                                                                                               ; spectrum_data[4]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_data[1]                                                                                                               ; spectrum_data[1]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_data[0]                                                                                                               ; spectrum_data[0]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; temp_Penny_serialno[4]                                                                                                         ; temp_Penny_serialno[4]                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_state.10                                                                                                              ; spectrum_state.10                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_data[7]                                                                                                               ; spectrum_data[7]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_data[6]                                                                                                               ; spectrum_data[6]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_data[13]                                                                                                              ; spectrum_data[13]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_data[12]                                                                                                              ; spectrum_data[12]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_data[15]                                                                                                              ; spectrum_data[15]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; spectrum_data[14]                                                                                                              ; spectrum_data[14]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; AD_state[2]                                                                                                                    ; AD_state[2]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; AD_state[0]                                                                                                                    ; AD_state[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; AD_state[4]                                                                                                                    ; AD_state[4]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; AD_state[5]                                                                                                                    ; AD_state[5]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; AD_state[3]                                                                                                                    ; AD_state[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.451 ns                               ; AD_state[6]                                                                                                                    ; AD_state[6]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.501 ns                 ;
; -2.240 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[2]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.351 ns                   ; 4.111 ns                 ;
; -2.216 ns                               ; spectrum_state.01                                                                                                              ; spectrum_state.10                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.736 ns                 ;
; -2.215 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[7]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.737 ns                 ;
; -2.215 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[11]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.737 ns                 ;
; -2.212 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.740 ns                 ;
; -2.209 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.743 ns                 ;
; -2.207 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.745 ns                 ;
; -2.201 ns                               ; spectrum_count[11]                                                                                                             ; spectrum_count[11]                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.751 ns                 ;
; -2.171 ns                               ; AD_state[1]                                                                                                                    ; AD_state[2]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.781 ns                 ;
; -2.160 ns                               ; bits[0]                                                                                                                        ; bits[1]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.792 ns                 ;
; -2.140 ns                               ; Penny_serialno[1]                                                                                                              ; Tx_control_3[1]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.884 ns                   ; 0.744 ns                 ;
; -2.126 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; TX_state[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.026 ns                   ; 3.900 ns                 ;
; -2.125 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.10                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.362 ns                   ; 4.237 ns                 ;
; -2.049 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[8]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.903 ns                 ;
; -2.044 ns                               ; q[1]                                                                                                                           ; q[2]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.908 ns                 ;
; -2.036 ns                               ; q[3]                                                                                                                           ; q[4]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.916 ns                 ;
; -2.036 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; AD_state[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.364 ns                   ; 4.328 ns                 ;
; -2.032 ns                               ; q[5]                                                                                                                           ; q[6]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 0.920 ns                 ;
; -1.984 ns                               ; Merc_serialno[2]                                                                                                               ; Tx_control_2[2]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.884 ns                   ; 0.900 ns                 ;
; -1.984 ns                               ; Merc_serialno[6]                                                                                                               ; Tx_control_2[6]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.884 ns                   ; 0.900 ns                 ;
; -1.953 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.019 ns                   ; 4.066 ns                 ;
; -1.890 ns                               ; spectrum_state.10                                                                                                              ; spectrum_data[4]                                                                                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.951 ns                   ; 1.061 ns                 ;
; -1.850 ns                               ; CCcount[6]                                                                                                                     ; CCcount[6]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; CCstate.10                                                                                                                     ; CCstate.10                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; CCstate.00                                                                                                                     ; CCstate.00                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                     ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                     ; I2SAudioOut:I2SIQO|data[9]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; I2SAudioOut:I2SIQO|data[4]                                                                                                     ; I2SAudioOut:I2SIQO|data[4]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; I2SAudioOut:I2SIQO|data[6]                                                                                                     ; I2SAudioOut:I2SIQO|data[6]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; I2SAudioOut:I2SIQO|data[1]                                                                                                     ; I2SAudioOut:I2SIQO|data[1]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; I2SAudioOut:I2SIQO|data[3]                                                                                                     ; I2SAudioOut:I2SIQO|data[3]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; I2SAudioOut:I2SIQO|data[11]                                                                                                    ; I2SAudioOut:I2SIQO|data[11]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; I2SAudioOut:I2SIQO|data[10]                                                                                                    ; I2SAudioOut:I2SIQO|data[10]                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; I2SAudioOut:I2SIQO|data[5]                                                                                                     ; I2SAudioOut:I2SIQO|data[5]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; I2SAudioOut:I2SIQO|data[7]                                                                                                     ; I2SAudioOut:I2SIQO|data[7]                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; state_PWM.00000_OTERM7                                                                                                         ; state_PWM.00000_OTERM7                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; I2SAudioOut:I2SAO|data[4]                                                                                                      ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; I2SAudioOut:I2SAO|data[0]                                                                                                      ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; I2SAudioOut:I2SAO|data[9]                                                                                                      ; I2SAudioOut:I2SAO|data[9]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                      ; I2SAudioOut:I2SAO|data[1]                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; ad_count[0]                                                                                                                    ; ad_count[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; TX_state[1]                                                                                                                    ; TX_state[1]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; TX_state[0]                                                                                                                    ; TX_state[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.850 ns                               ; ad_count[25]                                                                                                                   ; ad_count[25]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.501 ns                 ;
; -1.828 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.01                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.362 ns                   ; 4.534 ns                 ;
; -1.812 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.140 ns                 ;
; -1.800 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[3]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.351 ns                   ; 4.551 ns                 ;
; -1.787 ns                               ; spectrum_count[8]                                                                                                              ; spectrum_count[8]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.165 ns                 ;
; -1.773 ns                               ; spectrum_count[10]                                                                                                             ; spectrum_count[10]                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.179 ns                 ;
; -1.763 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[0]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.351 ns                   ; 4.588 ns                 ;
; -1.759 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.193 ns                 ;
; -1.751 ns                               ; AD_state[3]                                                                                                                    ; register[10]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.201 ns                 ;
; -1.751 ns                               ; AD_state[0]                                                                                                                    ; AD_state[2]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.201 ns                 ;
; -1.737 ns                               ; spectrum_count[9]                                                                                                              ; spectrum_count[9]                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.215 ns                 ;
; -1.724 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.228 ns                 ;
; -1.720 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.232 ns                 ;
; -1.718 ns                               ; q[9]                                                                                                                           ; register[9]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.234 ns                 ;
; -1.711 ns                               ; spectrum_state.00                                                                                                              ; bits[0]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.241 ns                 ;
; -1.711 ns                               ; spectrum_state.00                                                                                                              ; bits[2]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.241 ns                 ;
; -1.711 ns                               ; spectrum_state.00                                                                                                              ; bits[1]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.241 ns                 ;
; -1.711 ns                               ; spectrum_state.00                                                                                                              ; bits[3]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.241 ns                 ;
; -1.679 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; bits[2]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.351 ns                   ; 4.672 ns                 ;
; -1.636 ns                               ; q[11]                                                                                                                          ; register[11]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.316 ns                 ;
; -1.628 ns                               ; register[8]                                                                                                                    ; register[8]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.324 ns                 ;
; -1.608 ns                               ; state_PWM.00011                                                                                                                ; state_PWM.00100                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.743 ns                 ;
; -1.606 ns                               ; state_PWM.00000_OTERM1                                                                                                         ; state_PWM.00000_OTERM7                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.745 ns                 ;
; -1.605 ns                               ; register[13]                                                                                                                   ; register[13]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.347 ns                 ;
; -1.604 ns                               ; Tx_q[7]                                                                                                                        ; Tx_data[7]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.747 ns                 ;
; -1.604 ns                               ; register[10]                                                                                                                   ; register[10]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.348 ns                 ;
; -1.603 ns                               ; Tx_q[7]                                                                                                                        ; Tx_q[8]                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.748 ns                 ;
; -1.603 ns                               ; register[12]                                                                                                                   ; register[12]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.349 ns                 ;
; -1.602 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[12]                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.749 ns                 ;
; -1.602 ns                               ; AD_state[1]                                                                                                                    ; AD_state[5]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.350 ns                 ;
; -1.600 ns                               ; register[5]                                                                                                                    ; register[5]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.352 ns                 ;
; -1.598 ns                               ; register[2]                                                                                                                    ; register[2]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.354 ns                 ;
; -1.597 ns                               ; register[0]                                                                                                                    ; register[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.355 ns                 ;
; -1.590 ns                               ; CCstate.10                                                                                                                     ; CCstate.01                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.761 ns                 ;
; -1.583 ns                               ; register[14]                                                                                                                   ; register[14]                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.369 ns                 ;
; -1.577 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[2]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.046 ns                   ; 4.469 ns                 ;
; -1.577 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[0]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.046 ns                   ; 4.469 ns                 ;
; -1.577 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[1]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.046 ns                   ; 4.469 ns                 ;
; -1.577 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[3]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.046 ns                   ; 4.469 ns                 ;
; -1.577 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[15]                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.046 ns                   ; 4.469 ns                 ;
; -1.577 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[14]                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.046 ns                   ; 4.469 ns                 ;
; -1.577 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[4]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.046 ns                   ; 4.469 ns                 ;
; -1.577 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[0]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.046 ns                   ; 4.469 ns                 ;
; -1.577 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[12]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.046 ns                   ; 4.469 ns                 ;
; -1.577 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[6]                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.046 ns                   ; 4.469 ns                 ;
; -1.577 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[11]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.046 ns                   ; 4.469 ns                 ;
; -1.577 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[15]                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.046 ns                   ; 4.469 ns                 ;
; -1.571 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.043 ns                   ; 1.472 ns                 ;
; -1.564 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; spectrum_state.10                                                                                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.362 ns                   ; 4.798 ns                 ;
; -1.541 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.043 ns                   ; 1.502 ns                 ;
; -1.535 ns                               ; q[10]                                                                                                                          ; q[11]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.951 ns                   ; 1.416 ns                 ;
; -1.529 ns                               ; q[2]                                                                                                                           ; q[3]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.951 ns                   ; 1.422 ns                 ;
; -1.528 ns                               ; q[4]                                                                                                                           ; q[5]                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.956 ns                   ; 1.428 ns                 ;
; -1.528 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.043 ns                   ; 1.515 ns                 ;
; -1.475 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; AD_state[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.364 ns                   ; 4.889 ns                 ;
; -1.473 ns                               ; loop_counter[6]                                                                                                                ; loop_counter[6]                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.479 ns                 ;
; -1.470 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.482 ns                 ;
; -1.456 ns                               ; AD_state[2]                                                                                                                    ; AD_state[0]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.496 ns                 ;
; -1.455 ns                               ; q[5]                                                                                                                           ; register[5]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.952 ns                   ; 1.497 ns                 ;
; -1.452 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[1]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.939 ns                   ; 1.487 ns                 ;
; -1.451 ns                               ; state_PWM.00010                                                                                                                ; state_PWM.00011                                                                                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.900 ns                 ;
; -1.448 ns                               ; Tx_q[13]                                                                                                                       ; Tx_data[13]                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.903 ns                 ;
; -1.447 ns                               ; Tx_q[13]                                                                                                                       ; Tx_q[14]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.351 ns                   ; 0.904 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                        ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                     ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -8.605 ns                               ; temp_Merc_serialno[7]                                                                                                          ; Merc_serialno[7]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.340 ns                   ; 0.735 ns                 ;
; -8.605 ns                               ; temp_Penny_serialno[5]                                                                                                         ; Penny_serialno[5]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.340 ns                   ; 0.735 ns                 ;
; -8.599 ns                               ; temp_Merc_serialno[3]                                                                                                          ; Merc_serialno[3]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.340 ns                   ; 0.741 ns                 ;
; -8.598 ns                               ; temp_Penny_serialno[6]                                                                                                         ; Penny_serialno[6]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.340 ns                   ; 0.742 ns                 ;
; -8.596 ns                               ; temp_Penny_serialno[7]                                                                                                         ; Penny_serialno[7]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.340 ns                   ; 0.744 ns                 ;
; -8.592 ns                               ; temp_Merc_serialno[2]                                                                                                          ; Merc_serialno[2]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.340 ns                   ; 0.748 ns                 ;
; -8.592 ns                               ; temp_Merc_serialno[4]                                                                                                          ; Merc_serialno[4]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.340 ns                   ; 0.748 ns                 ;
; -8.591 ns                               ; temp_Penny_serialno[1]                                                                                                         ; Penny_serialno[1]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.340 ns                   ; 0.749 ns                 ;
; -8.590 ns                               ; temp_Merc_serialno[5]                                                                                                          ; Merc_serialno[5]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.340 ns                   ; 0.750 ns                 ;
; -8.448 ns                               ; temp_Penny_serialno[4]                                                                                                         ; Penny_serialno[4]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.340 ns                   ; 0.892 ns                 ;
; -8.442 ns                               ; temp_Merc_serialno[0]                                                                                                          ; Merc_serialno[0]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.340 ns                   ; 0.898 ns                 ;
; -8.384 ns                               ; temp_Merc_serialno[6]                                                                                                          ; Merc_serialno[6]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.341 ns                   ; 0.957 ns                 ;
; -8.303 ns                               ; spectrum_data[11]                                                                                                              ; spectrum[11]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.341 ns                   ; 1.038 ns                 ;
; -8.286 ns                               ; temp_Penny_serialno[2]                                                                                                         ; Penny_serialno[2]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.341 ns                   ; 1.055 ns                 ;
; -8.144 ns                               ; temp_Penny_serialno[3]                                                                                                         ; Penny_serialno[3]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.340 ns                   ; 1.196 ns                 ;
; -7.911 ns                               ; temp_Penny_serialno[0]                                                                                                         ; Penny_serialno[0]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.343 ns                   ; 1.432 ns                 ;
; -7.853 ns                               ; spectrum_data[3]                                                                                                               ; spectrum[3]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.332 ns                   ; 1.479 ns                 ;
; -7.782 ns                               ; spectrum_data[15]                                                                                                              ; spectrum[15]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.343 ns                   ; 1.561 ns                 ;
; -7.731 ns                               ; spectrum_data[4]                                                                                                               ; spectrum[4]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.336 ns                   ; 1.605 ns                 ;
; -7.698 ns                               ; spectrum_data[0]                                                                                                               ; spectrum[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.331 ns                   ; 1.633 ns                 ;
; -7.455 ns                               ; spectrum_data[14]                                                                                                              ; spectrum[14]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.353 ns                   ; 1.898 ns                 ;
; -7.439 ns                               ; spectrum_data[5]                                                                                                               ; spectrum[5]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.353 ns                   ; 1.914 ns                 ;
; -7.420 ns                               ; spectrum_data[10]                                                                                                              ; spectrum[10]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.354 ns                   ; 1.934 ns                 ;
; -7.401 ns                               ; spectrum_data[6]                                                                                                               ; spectrum[6]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.353 ns                   ; 1.952 ns                 ;
; -7.395 ns                               ; spectrum_data[7]                                                                                                               ; spectrum[7]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.346 ns                   ; 1.951 ns                 ;
; -7.367 ns                               ; spectrum_data[1]                                                                                                               ; spectrum[1]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.342 ns                   ; 1.975 ns                 ;
; -7.352 ns                               ; spectrum_data[12]                                                                                                              ; spectrum[12]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.347 ns                   ; 1.995 ns                 ;
; -7.347 ns                               ; spectrum_data[8]                                                                                                               ; spectrum[8]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.343 ns                   ; 1.996 ns                 ;
; -7.165 ns                               ; spectrum_data[9]                                                                                                               ; spectrum[9]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.354 ns                   ; 2.189 ns                 ;
; -7.041 ns                               ; spectrum_data[13]                                                                                                              ; spectrum[13]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.354 ns                   ; 2.313 ns                 ;
; -7.002 ns                               ; temp_Merc_serialno[1]                                                                                                          ; Merc_serialno[1]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.360 ns                   ; 2.358 ns                 ;
; -7.001 ns                               ; spectrum_data[2]                                                                                                               ; spectrum[2]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 9.331 ns                   ; 2.330 ns                 ;
; -5.908 ns                               ; AK_reset~reg0                                                                                                                  ; DFS0~reg0                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.399 ns                   ; 1.491 ns                 ;
; -5.335 ns                               ; AK_reset~reg0                                                                                                                  ; DFS1~reg0                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.115 ns                   ; 0.780 ns                 ;
; -4.872 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CCstate.10                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.032 ns                   ; 2.160 ns                 ;
; -4.670 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CCstate.01                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.032 ns                   ; 2.362 ns                 ;
; -4.404 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.781 ns                   ; 2.377 ns                 ;
; -4.318 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.781 ns                   ; 2.463 ns                 ;
; -4.232 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 6.781 ns                   ; 2.549 ns                 ;
; -4.074 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CCstate.00                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.030 ns                   ; 2.956 ns                 ;
; -3.866 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CCcount[6]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.033 ns                   ; 3.167 ns                 ;
; -3.708 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.021 ns                   ; 3.313 ns                 ;
; -3.623 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.021 ns                   ; 3.398 ns                 ;
; -3.588 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.021 ns                   ; 3.433 ns                 ;
; -3.485 ns                               ; spectrum_count[0]                                                                                                              ; spectrum_count[0]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; temp_Penny_serialno[1]                                                                                                         ; temp_Penny_serialno[1]                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; temp_Penny_serialno[0]                                                                                                         ; temp_Penny_serialno[0]                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; temp_Merc_serialno[3]                                                                                                          ; temp_Merc_serialno[3]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; temp_Merc_serialno[2]                                                                                                          ; temp_Merc_serialno[2]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; temp_Merc_serialno[5]                                                                                                          ; temp_Merc_serialno[5]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; temp_Merc_serialno[4]                                                                                                          ; temp_Merc_serialno[4]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; temp_Penny_serialno[2]                                                                                                         ; temp_Penny_serialno[2]                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; temp_Merc_serialno[1]                                                                                                          ; temp_Merc_serialno[1]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; temp_Merc_serialno[6]                                                                                                          ; temp_Merc_serialno[6]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; temp_Penny_serialno[3]                                                                                                         ; temp_Penny_serialno[3]                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; temp_Merc_serialno[0]                                                                                                          ; temp_Merc_serialno[0]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_flag                                                                                                                  ; spectrum_flag                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; temp_Merc_serialno[7]                                                                                                          ; temp_Merc_serialno[7]                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_data[3]                                                                                                               ; spectrum_data[3]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_data[11]                                                                                                              ; spectrum_data[11]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_data[9]                                                                                                               ; spectrum_data[9]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_state.00                                                                                                              ; spectrum_state.00                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_data[2]                                                                                                               ; spectrum_data[2]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_data[10]                                                                                                              ; spectrum_data[10]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; temp_Penny_serialno[5]                                                                                                         ; temp_Penny_serialno[5]                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_data[8]                                                                                                               ; spectrum_data[8]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; temp_Penny_serialno[7]                                                                                                         ; temp_Penny_serialno[7]                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; temp_Penny_serialno[6]                                                                                                         ; temp_Penny_serialno[6]                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; bits[0]                                                                                                                        ; bits[0]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; bits[2]                                                                                                                        ; bits[2]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; bits[1]                                                                                                                        ; bits[1]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; bits[3]                                                                                                                        ; bits[3]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_data[5]                                                                                                               ; spectrum_data[5]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_data[4]                                                                                                               ; spectrum_data[4]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_data[1]                                                                                                               ; spectrum_data[1]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_data[0]                                                                                                               ; spectrum_data[0]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; temp_Penny_serialno[4]                                                                                                         ; temp_Penny_serialno[4]                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_state.10                                                                                                              ; spectrum_state.10                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_data[7]                                                                                                               ; spectrum_data[7]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_data[6]                                                                                                               ; spectrum_data[6]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_data[13]                                                                                                              ; spectrum_data[13]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_data[12]                                                                                                              ; spectrum_data[12]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_data[15]                                                                                                              ; spectrum_data[15]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; spectrum_data[14]                                                                                                              ; spectrum_data[14]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; AD_state[2]                                                                                                                    ; AD_state[2]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; AD_state[0]                                                                                                                    ; AD_state[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; AD_state[4]                                                                                                                    ; AD_state[4]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; AD_state[5]                                                                                                                    ; AD_state[5]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; AD_state[3]                                                                                                                    ; AD_state[3]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.485 ns                               ; AD_state[6]                                                                                                                    ; AD_state[6]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.501 ns                 ;
; -3.274 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[2]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.385 ns                   ; 4.111 ns                 ;
; -3.250 ns                               ; spectrum_state.01                                                                                                              ; spectrum_state.10                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.736 ns                 ;
; -3.249 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[7]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.737 ns                 ;
; -3.249 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[11]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.737 ns                 ;
; -3.246 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.740 ns                 ;
; -3.243 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.743 ns                 ;
; -3.241 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.745 ns                 ;
; -3.235 ns                               ; spectrum_count[11]                                                                                                             ; spectrum_count[11]                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.751 ns                 ;
; -3.205 ns                               ; AD_state[1]                                                                                                                    ; AD_state[2]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.781 ns                 ;
; -3.194 ns                               ; bits[0]                                                                                                                        ; bits[1]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.792 ns                 ;
; -3.174 ns                               ; Penny_serialno[1]                                                                                                              ; Tx_control_3[1]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.918 ns                   ; 0.744 ns                 ;
; -3.160 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; TX_state[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.060 ns                   ; 3.900 ns                 ;
; -3.159 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.10                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.396 ns                   ; 4.237 ns                 ;
; -3.083 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[8]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.903 ns                 ;
; -3.078 ns                               ; q[1]                                                                                                                           ; q[2]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.908 ns                 ;
; -3.070 ns                               ; q[3]                                                                                                                           ; q[4]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.916 ns                 ;
; -3.070 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; AD_state[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.398 ns                   ; 4.328 ns                 ;
; -3.066 ns                               ; q[5]                                                                                                                           ; q[6]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 0.920 ns                 ;
; -3.018 ns                               ; Merc_serialno[2]                                                                                                               ; Tx_control_2[2]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.918 ns                   ; 0.900 ns                 ;
; -3.018 ns                               ; Merc_serialno[6]                                                                                                               ; Tx_control_2[6]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.918 ns                   ; 0.900 ns                 ;
; -2.987 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.053 ns                   ; 4.066 ns                 ;
; -2.924 ns                               ; spectrum_state.10                                                                                                              ; spectrum_data[4]                                                                                                                                       ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.985 ns                   ; 1.061 ns                 ;
; -2.884 ns                               ; CCcount[6]                                                                                                                     ; CCcount[6]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; CCstate.10                                                                                                                     ; CCstate.10                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; CCstate.00                                                                                                                     ; CCstate.00                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                     ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                     ; I2SAudioOut:I2SIQO|data[9]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; I2SAudioOut:I2SIQO|data[4]                                                                                                     ; I2SAudioOut:I2SIQO|data[4]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; I2SAudioOut:I2SIQO|data[6]                                                                                                     ; I2SAudioOut:I2SIQO|data[6]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; I2SAudioOut:I2SIQO|data[1]                                                                                                     ; I2SAudioOut:I2SIQO|data[1]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; I2SAudioOut:I2SIQO|data[3]                                                                                                     ; I2SAudioOut:I2SIQO|data[3]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; I2SAudioOut:I2SIQO|data[11]                                                                                                    ; I2SAudioOut:I2SIQO|data[11]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; I2SAudioOut:I2SIQO|data[10]                                                                                                    ; I2SAudioOut:I2SIQO|data[10]                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; I2SAudioOut:I2SIQO|data[5]                                                                                                     ; I2SAudioOut:I2SIQO|data[5]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; I2SAudioOut:I2SIQO|data[7]                                                                                                     ; I2SAudioOut:I2SIQO|data[7]                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; state_PWM.00000_OTERM7                                                                                                         ; state_PWM.00000_OTERM7                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; I2SAudioOut:I2SAO|data[4]                                                                                                      ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; I2SAudioOut:I2SAO|data[0]                                                                                                      ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; I2SAudioOut:I2SAO|data[9]                                                                                                      ; I2SAudioOut:I2SAO|data[9]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                      ; I2SAudioOut:I2SAO|data[1]                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; ad_count[0]                                                                                                                    ; ad_count[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; TX_state[1]                                                                                                                    ; TX_state[1]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; TX_state[0]                                                                                                                    ; TX_state[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.884 ns                               ; ad_count[25]                                                                                                                   ; ad_count[25]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.501 ns                 ;
; -2.862 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.01                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.396 ns                   ; 4.534 ns                 ;
; -2.846 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.140 ns                 ;
; -2.834 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[3]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.385 ns                   ; 4.551 ns                 ;
; -2.821 ns                               ; spectrum_count[8]                                                                                                              ; spectrum_count[8]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.165 ns                 ;
; -2.807 ns                               ; spectrum_count[10]                                                                                                             ; spectrum_count[10]                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.179 ns                 ;
; -2.797 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[0]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.385 ns                   ; 4.588 ns                 ;
; -2.793 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.193 ns                 ;
; -2.785 ns                               ; AD_state[3]                                                                                                                    ; register[10]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.201 ns                 ;
; -2.785 ns                               ; AD_state[0]                                                                                                                    ; AD_state[2]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.201 ns                 ;
; -2.771 ns                               ; spectrum_count[9]                                                                                                              ; spectrum_count[9]                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.215 ns                 ;
; -2.758 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.228 ns                 ;
; -2.754 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.232 ns                 ;
; -2.752 ns                               ; q[9]                                                                                                                           ; register[9]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.234 ns                 ;
; -2.745 ns                               ; spectrum_state.00                                                                                                              ; bits[0]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.241 ns                 ;
; -2.745 ns                               ; spectrum_state.00                                                                                                              ; bits[2]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.241 ns                 ;
; -2.745 ns                               ; spectrum_state.00                                                                                                              ; bits[1]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.241 ns                 ;
; -2.745 ns                               ; spectrum_state.00                                                                                                              ; bits[3]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.241 ns                 ;
; -2.713 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; bits[2]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.385 ns                   ; 4.672 ns                 ;
; -2.670 ns                               ; q[11]                                                                                                                          ; register[11]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.316 ns                 ;
; -2.662 ns                               ; register[8]                                                                                                                    ; register[8]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.324 ns                 ;
; -2.642 ns                               ; state_PWM.00011                                                                                                                ; state_PWM.00100                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.743 ns                 ;
; -2.640 ns                               ; state_PWM.00000_OTERM1                                                                                                         ; state_PWM.00000_OTERM7                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.745 ns                 ;
; -2.639 ns                               ; register[13]                                                                                                                   ; register[13]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.347 ns                 ;
; -2.638 ns                               ; Tx_q[7]                                                                                                                        ; Tx_data[7]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.747 ns                 ;
; -2.638 ns                               ; register[10]                                                                                                                   ; register[10]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.348 ns                 ;
; -2.637 ns                               ; Tx_q[7]                                                                                                                        ; Tx_q[8]                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.748 ns                 ;
; -2.637 ns                               ; register[12]                                                                                                                   ; register[12]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.349 ns                 ;
; -2.636 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[12]                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.749 ns                 ;
; -2.636 ns                               ; AD_state[1]                                                                                                                    ; AD_state[5]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.350 ns                 ;
; -2.634 ns                               ; register[5]                                                                                                                    ; register[5]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.352 ns                 ;
; -2.632 ns                               ; register[2]                                                                                                                    ; register[2]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.354 ns                 ;
; -2.631 ns                               ; register[0]                                                                                                                    ; register[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.355 ns                 ;
; -2.624 ns                               ; CCstate.10                                                                                                                     ; CCstate.01                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.761 ns                 ;
; -2.617 ns                               ; register[14]                                                                                                                   ; register[14]                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.369 ns                 ;
; -2.611 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[2]                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.080 ns                   ; 4.469 ns                 ;
; -2.611 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[0]                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.080 ns                   ; 4.469 ns                 ;
; -2.611 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[1]                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.080 ns                   ; 4.469 ns                 ;
; -2.611 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[3]                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.080 ns                   ; 4.469 ns                 ;
; -2.611 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[15]                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.080 ns                   ; 4.469 ns                 ;
; -2.611 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[14]                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.080 ns                   ; 4.469 ns                 ;
; -2.611 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[4]                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.080 ns                   ; 4.469 ns                 ;
; -2.611 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[0]                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.080 ns                   ; 4.469 ns                 ;
; -2.611 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[12]                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.080 ns                   ; 4.469 ns                 ;
; -2.611 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[6]                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.080 ns                   ; 4.469 ns                 ;
; -2.611 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[11]                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.080 ns                   ; 4.469 ns                 ;
; -2.611 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[15]                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.080 ns                   ; 4.469 ns                 ;
; -2.605 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.077 ns                   ; 1.472 ns                 ;
; -2.598 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; spectrum_state.10                                                                                                                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.396 ns                   ; 4.798 ns                 ;
; -2.575 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.077 ns                   ; 1.502 ns                 ;
; -2.569 ns                               ; q[10]                                                                                                                          ; q[11]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.985 ns                   ; 1.416 ns                 ;
; -2.563 ns                               ; q[2]                                                                                                                           ; q[3]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.985 ns                   ; 1.422 ns                 ;
; -2.562 ns                               ; q[4]                                                                                                                           ; q[5]                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.990 ns                   ; 1.428 ns                 ;
; -2.562 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.077 ns                   ; 1.515 ns                 ;
; -2.509 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; AD_state[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.398 ns                   ; 4.889 ns                 ;
; -2.507 ns                               ; loop_counter[6]                                                                                                                ; loop_counter[6]                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.479 ns                 ;
; -2.504 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.482 ns                 ;
; -2.490 ns                               ; AD_state[2]                                                                                                                    ; AD_state[0]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.496 ns                 ;
; -2.489 ns                               ; q[5]                                                                                                                           ; register[5]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.986 ns                   ; 1.497 ns                 ;
; -2.486 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[1]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.973 ns                   ; 1.487 ns                 ;
; -2.485 ns                               ; state_PWM.00010                                                                                                                ; state_PWM.00011                                                                                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.900 ns                 ;
; -2.482 ns                               ; Tx_q[13]                                                                                                                       ; Tx_data[13]                                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.903 ns                 ;
; -2.481 ns                               ; Tx_q[13]                                                                                                                       ; Tx_q[14]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.385 ns                   ; 0.904 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                        ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                           ; To                                                                                                                                                     ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -7.946 ns                               ; temp_Merc_serialno[7]                                                                                                          ; Merc_serialno[7]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.681 ns                   ; 0.735 ns                 ;
; -7.946 ns                               ; temp_Penny_serialno[5]                                                                                                         ; Penny_serialno[5]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.681 ns                   ; 0.735 ns                 ;
; -7.940 ns                               ; temp_Merc_serialno[3]                                                                                                          ; Merc_serialno[3]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.681 ns                   ; 0.741 ns                 ;
; -7.939 ns                               ; temp_Penny_serialno[6]                                                                                                         ; Penny_serialno[6]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.681 ns                   ; 0.742 ns                 ;
; -7.937 ns                               ; temp_Penny_serialno[7]                                                                                                         ; Penny_serialno[7]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.681 ns                   ; 0.744 ns                 ;
; -7.933 ns                               ; temp_Merc_serialno[2]                                                                                                          ; Merc_serialno[2]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.681 ns                   ; 0.748 ns                 ;
; -7.933 ns                               ; temp_Merc_serialno[4]                                                                                                          ; Merc_serialno[4]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.681 ns                   ; 0.748 ns                 ;
; -7.932 ns                               ; temp_Penny_serialno[1]                                                                                                         ; Penny_serialno[1]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.681 ns                   ; 0.749 ns                 ;
; -7.931 ns                               ; temp_Merc_serialno[5]                                                                                                          ; Merc_serialno[5]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.681 ns                   ; 0.750 ns                 ;
; -7.789 ns                               ; temp_Penny_serialno[4]                                                                                                         ; Penny_serialno[4]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.681 ns                   ; 0.892 ns                 ;
; -7.783 ns                               ; temp_Merc_serialno[0]                                                                                                          ; Merc_serialno[0]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.681 ns                   ; 0.898 ns                 ;
; -7.725 ns                               ; temp_Merc_serialno[6]                                                                                                          ; Merc_serialno[6]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.682 ns                   ; 0.957 ns                 ;
; -7.644 ns                               ; spectrum_data[11]                                                                                                              ; spectrum[11]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.682 ns                   ; 1.038 ns                 ;
; -7.627 ns                               ; temp_Penny_serialno[2]                                                                                                         ; Penny_serialno[2]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.682 ns                   ; 1.055 ns                 ;
; -7.485 ns                               ; temp_Penny_serialno[3]                                                                                                         ; Penny_serialno[3]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.681 ns                   ; 1.196 ns                 ;
; -7.252 ns                               ; temp_Penny_serialno[0]                                                                                                         ; Penny_serialno[0]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.684 ns                   ; 1.432 ns                 ;
; -7.194 ns                               ; spectrum_data[3]                                                                                                               ; spectrum[3]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.673 ns                   ; 1.479 ns                 ;
; -7.123 ns                               ; spectrum_data[15]                                                                                                              ; spectrum[15]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.684 ns                   ; 1.561 ns                 ;
; -7.072 ns                               ; spectrum_data[4]                                                                                                               ; spectrum[4]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.677 ns                   ; 1.605 ns                 ;
; -7.039 ns                               ; spectrum_data[0]                                                                                                               ; spectrum[0]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.672 ns                   ; 1.633 ns                 ;
; -6.796 ns                               ; spectrum_data[14]                                                                                                              ; spectrum[14]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.694 ns                   ; 1.898 ns                 ;
; -6.780 ns                               ; spectrum_data[5]                                                                                                               ; spectrum[5]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.694 ns                   ; 1.914 ns                 ;
; -6.761 ns                               ; spectrum_data[10]                                                                                                              ; spectrum[10]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.695 ns                   ; 1.934 ns                 ;
; -6.742 ns                               ; spectrum_data[6]                                                                                                               ; spectrum[6]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.694 ns                   ; 1.952 ns                 ;
; -6.736 ns                               ; spectrum_data[7]                                                                                                               ; spectrum[7]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.687 ns                   ; 1.951 ns                 ;
; -6.708 ns                               ; spectrum_data[1]                                                                                                               ; spectrum[1]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.683 ns                   ; 1.975 ns                 ;
; -6.693 ns                               ; spectrum_data[12]                                                                                                              ; spectrum[12]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.688 ns                   ; 1.995 ns                 ;
; -6.688 ns                               ; spectrum_data[8]                                                                                                               ; spectrum[8]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.684 ns                   ; 1.996 ns                 ;
; -6.506 ns                               ; spectrum_data[9]                                                                                                               ; spectrum[9]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.695 ns                   ; 2.189 ns                 ;
; -6.382 ns                               ; spectrum_data[13]                                                                                                              ; spectrum[13]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.695 ns                   ; 2.313 ns                 ;
; -6.343 ns                               ; temp_Merc_serialno[1]                                                                                                          ; Merc_serialno[1]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.701 ns                   ; 2.358 ns                 ;
; -6.342 ns                               ; spectrum_data[2]                                                                                                               ; spectrum[2]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 8.672 ns                   ; 2.330 ns                 ;
; -5.249 ns                               ; AK_reset~reg0                                                                                                                  ; DFS0~reg0                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.740 ns                   ; 1.491 ns                 ;
; -4.676 ns                               ; AK_reset~reg0                                                                                                                  ; DFS1~reg0                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 5.456 ns                   ; 0.780 ns                 ;
; -4.213 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CCstate.10                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.373 ns                   ; 2.160 ns                 ;
; -4.011 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CCstate.01                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.373 ns                   ; 2.362 ns                 ;
; -3.745 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.122 ns                   ; 2.377 ns                 ;
; -3.659 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.122 ns                   ; 2.463 ns                 ;
; -3.573 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.122 ns                   ; 2.549 ns                 ;
; -3.415 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CCstate.00                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.371 ns                   ; 2.956 ns                 ;
; -3.207 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; CCcount[6]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.374 ns                   ; 3.167 ns                 ;
; -3.049 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.362 ns                   ; 3.313 ns                 ;
; -2.964 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.362 ns                   ; 3.398 ns                 ;
; -2.929 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.362 ns                   ; 3.433 ns                 ;
; -2.826 ns                               ; spectrum_count[0]                                                                                                              ; spectrum_count[0]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; temp_Penny_serialno[1]                                                                                                         ; temp_Penny_serialno[1]                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; temp_Penny_serialno[0]                                                                                                         ; temp_Penny_serialno[0]                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; temp_Merc_serialno[3]                                                                                                          ; temp_Merc_serialno[3]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; temp_Merc_serialno[2]                                                                                                          ; temp_Merc_serialno[2]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; temp_Merc_serialno[5]                                                                                                          ; temp_Merc_serialno[5]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; temp_Merc_serialno[4]                                                                                                          ; temp_Merc_serialno[4]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; temp_Penny_serialno[2]                                                                                                         ; temp_Penny_serialno[2]                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; temp_Merc_serialno[1]                                                                                                          ; temp_Merc_serialno[1]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; temp_Merc_serialno[6]                                                                                                          ; temp_Merc_serialno[6]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; temp_Penny_serialno[3]                                                                                                         ; temp_Penny_serialno[3]                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; temp_Merc_serialno[0]                                                                                                          ; temp_Merc_serialno[0]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_flag                                                                                                                  ; spectrum_flag                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; temp_Merc_serialno[7]                                                                                                          ; temp_Merc_serialno[7]                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_data[3]                                                                                                               ; spectrum_data[3]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_data[11]                                                                                                              ; spectrum_data[11]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_data[9]                                                                                                               ; spectrum_data[9]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_state.00                                                                                                              ; spectrum_state.00                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_data[2]                                                                                                               ; spectrum_data[2]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_data[10]                                                                                                              ; spectrum_data[10]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; temp_Penny_serialno[5]                                                                                                         ; temp_Penny_serialno[5]                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_data[8]                                                                                                               ; spectrum_data[8]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; temp_Penny_serialno[7]                                                                                                         ; temp_Penny_serialno[7]                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; temp_Penny_serialno[6]                                                                                                         ; temp_Penny_serialno[6]                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; bits[0]                                                                                                                        ; bits[0]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; bits[2]                                                                                                                        ; bits[2]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; bits[1]                                                                                                                        ; bits[1]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; bits[3]                                                                                                                        ; bits[3]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_data[5]                                                                                                               ; spectrum_data[5]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_data[4]                                                                                                               ; spectrum_data[4]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_data[1]                                                                                                               ; spectrum_data[1]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_data[0]                                                                                                               ; spectrum_data[0]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; temp_Penny_serialno[4]                                                                                                         ; temp_Penny_serialno[4]                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_state.10                                                                                                              ; spectrum_state.10                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_data[7]                                                                                                               ; spectrum_data[7]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_data[6]                                                                                                               ; spectrum_data[6]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_data[13]                                                                                                              ; spectrum_data[13]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_data[12]                                                                                                              ; spectrum_data[12]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_data[15]                                                                                                              ; spectrum_data[15]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; spectrum_data[14]                                                                                                              ; spectrum_data[14]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; AD_state[2]                                                                                                                    ; AD_state[2]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; AD_state[0]                                                                                                                    ; AD_state[0]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; AD_state[4]                                                                                                                    ; AD_state[4]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; AD_state[5]                                                                                                                    ; AD_state[5]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; AD_state[3]                                                                                                                    ; AD_state[3]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.826 ns                               ; AD_state[6]                                                                                                                    ; AD_state[6]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.501 ns                 ;
; -2.615 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[2]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.726 ns                   ; 4.111 ns                 ;
; -2.591 ns                               ; spectrum_state.01                                                                                                              ; spectrum_state.10                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.736 ns                 ;
; -2.590 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[7]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.737 ns                 ;
; -2.590 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[11] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[11]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.737 ns                 ;
; -2.587 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.740 ns                 ;
; -2.584 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.743 ns                 ;
; -2.582 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.745 ns                 ;
; -2.576 ns                               ; spectrum_count[11]                                                                                                             ; spectrum_count[11]                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.751 ns                 ;
; -2.546 ns                               ; AD_state[1]                                                                                                                    ; AD_state[2]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.781 ns                 ;
; -2.535 ns                               ; bits[0]                                                                                                                        ; bits[1]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.792 ns                 ;
; -2.515 ns                               ; Penny_serialno[1]                                                                                                              ; Tx_control_3[1]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.259 ns                   ; 0.744 ns                 ;
; -2.501 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; TX_state[0]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.401 ns                   ; 3.900 ns                 ;
; -2.500 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.10                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.737 ns                   ; 4.237 ns                 ;
; -2.424 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[8]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.903 ns                 ;
; -2.419 ns                               ; q[1]                                                                                                                           ; q[2]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.908 ns                 ;
; -2.411 ns                               ; q[3]                                                                                                                           ; q[4]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.916 ns                 ;
; -2.411 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; AD_state[0]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.739 ns                   ; 4.328 ns                 ;
; -2.407 ns                               ; q[5]                                                                                                                           ; q[6]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 0.920 ns                 ;
; -2.359 ns                               ; Merc_serialno[2]                                                                                                               ; Tx_control_2[2]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.259 ns                   ; 0.900 ns                 ;
; -2.359 ns                               ; Merc_serialno[6]                                                                                                               ; Tx_control_2[6]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.259 ns                   ; 0.900 ns                 ;
; -2.328 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|TLV_state.010                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.394 ns                   ; 4.066 ns                 ;
; -2.265 ns                               ; spectrum_state.10                                                                                                              ; spectrum_data[4]                                                                                                                                       ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.326 ns                   ; 1.061 ns                 ;
; -2.225 ns                               ; CCcount[6]                                                                                                                     ; CCcount[6]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; CCstate.10                                                                                                                     ; CCstate.10                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; CCstate.00                                                                                                                     ; CCstate.00                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                     ; I2SAudioOut:I2SIQO|data[0]                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; I2SAudioOut:I2SIQO|data[9]                                                                                                     ; I2SAudioOut:I2SIQO|data[9]                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; I2SAudioOut:I2SIQO|data[4]                                                                                                     ; I2SAudioOut:I2SIQO|data[4]                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; I2SAudioOut:I2SIQO|data[6]                                                                                                     ; I2SAudioOut:I2SIQO|data[6]                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; I2SAudioOut:I2SIQO|data[1]                                                                                                     ; I2SAudioOut:I2SIQO|data[1]                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; I2SAudioOut:I2SIQO|data[3]                                                                                                     ; I2SAudioOut:I2SIQO|data[3]                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; I2SAudioOut:I2SIQO|data[11]                                                                                                    ; I2SAudioOut:I2SIQO|data[11]                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; I2SAudioOut:I2SIQO|data[10]                                                                                                    ; I2SAudioOut:I2SIQO|data[10]                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; I2SAudioOut:I2SIQO|data[5]                                                                                                     ; I2SAudioOut:I2SIQO|data[5]                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; I2SAudioOut:I2SIQO|data[7]                                                                                                     ; I2SAudioOut:I2SIQO|data[7]                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; state_PWM.00000_OTERM7                                                                                                         ; state_PWM.00000_OTERM7                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; I2SAudioOut:I2SAO|data[4]                                                                                                      ; I2SAudioOut:I2SAO|data[4]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; I2SAudioOut:I2SAO|data[0]                                                                                                      ; I2SAudioOut:I2SAO|data[0]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; I2SAudioOut:I2SAO|data[9]                                                                                                      ; I2SAudioOut:I2SAO|data[9]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; I2SAudioOut:I2SAO|data[1]                                                                                                      ; I2SAudioOut:I2SAO|data[1]                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                ; I2SAudioOut:I2SAO|TLV_state.000                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                ; I2SAudioOut:I2SAO|TLV_state.001                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                ; I2SAudioOut:I2SAO|TLV_state.011                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; ad_count[0]                                                                                                                    ; ad_count[0]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; TX_state[3]                                                                                                                    ; TX_state[3]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; TX_state[1]                                                                                                                    ; TX_state[1]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; TX_state[0]                                                                                                                    ; TX_state[0]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.225 ns                               ; ad_count[25]                                                                                                                   ; ad_count[25]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.501 ns                 ;
; -2.203 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; spectrum_state.01                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.737 ns                   ; 4.534 ns                 ;
; -2.187 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.140 ns                 ;
; -2.175 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[3]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.726 ns                   ; 4.551 ns                 ;
; -2.162 ns                               ; spectrum_count[8]                                                                                                              ; spectrum_count[8]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.165 ns                 ;
; -2.148 ns                               ; spectrum_count[10]                                                                                                             ; spectrum_count[10]                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.179 ns                 ;
; -2.138 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; bits[0]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.726 ns                   ; 4.588 ns                 ;
; -2.134 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[9]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.193 ns                 ;
; -2.126 ns                               ; AD_state[3]                                                                                                                    ; register[10]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.201 ns                 ;
; -2.126 ns                               ; AD_state[0]                                                                                                                    ; AD_state[2]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.201 ns                 ;
; -2.112 ns                               ; spectrum_count[9]                                                                                                              ; spectrum_count[9]                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.215 ns                 ;
; -2.099 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[4]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.228 ns                 ;
; -2.095 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.232 ns                 ;
; -2.093 ns                               ; q[9]                                                                                                                           ; register[9]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.234 ns                 ;
; -2.086 ns                               ; spectrum_state.00                                                                                                              ; bits[0]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.241 ns                 ;
; -2.086 ns                               ; spectrum_state.00                                                                                                              ; bits[2]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.241 ns                 ;
; -2.086 ns                               ; spectrum_state.00                                                                                                              ; bits[1]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.241 ns                 ;
; -2.086 ns                               ; spectrum_state.00                                                                                                              ; bits[3]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.241 ns                 ;
; -2.054 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; bits[2]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.726 ns                   ; 4.672 ns                 ;
; -2.011 ns                               ; q[11]                                                                                                                          ; register[11]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.316 ns                 ;
; -2.003 ns                               ; register[8]                                                                                                                    ; register[8]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.324 ns                 ;
; -1.983 ns                               ; state_PWM.00011                                                                                                                ; state_PWM.00100                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.743 ns                 ;
; -1.981 ns                               ; state_PWM.00000_OTERM1                                                                                                         ; state_PWM.00000_OTERM7                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.745 ns                 ;
; -1.980 ns                               ; register[13]                                                                                                                   ; register[13]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.347 ns                 ;
; -1.979 ns                               ; Tx_q[7]                                                                                                                        ; Tx_data[7]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.747 ns                 ;
; -1.979 ns                               ; register[10]                                                                                                                   ; register[10]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.348 ns                 ;
; -1.978 ns                               ; Tx_q[7]                                                                                                                        ; Tx_q[8]                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.748 ns                 ;
; -1.978 ns                               ; register[12]                                                                                                                   ; register[12]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.349 ns                 ;
; -1.977 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[12]                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.749 ns                 ;
; -1.977 ns                               ; AD_state[1]                                                                                                                    ; AD_state[5]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.350 ns                 ;
; -1.975 ns                               ; register[5]                                                                                                                    ; register[5]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.352 ns                 ;
; -1.973 ns                               ; register[2]                                                                                                                    ; register[2]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.354 ns                 ;
; -1.972 ns                               ; register[0]                                                                                                                    ; register[0]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.355 ns                 ;
; -1.965 ns                               ; CCstate.10                                                                                                                     ; CCstate.01                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.761 ns                 ;
; -1.958 ns                               ; register[14]                                                                                                                   ; register[14]                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.369 ns                 ;
; -1.952 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[2]                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.421 ns                   ; 4.469 ns                 ;
; -1.952 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[0]                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.421 ns                   ; 4.469 ns                 ;
; -1.952 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[1]                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.421 ns                   ; 4.469 ns                 ;
; -1.952 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[3]                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.421 ns                   ; 4.469 ns                 ;
; -1.952 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[15]                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.421 ns                   ; 4.469 ns                 ;
; -1.952 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SIQO|local_right_sample[14]                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.421 ns                   ; 4.469 ns                 ;
; -1.952 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[4]                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.421 ns                   ; 4.469 ns                 ;
; -1.952 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[0]                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.421 ns                   ; 4.469 ns                 ;
; -1.952 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[12]                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.421 ns                   ; 4.469 ns                 ;
; -1.952 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[6]                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.421 ns                   ; 4.469 ns                 ;
; -1.952 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[11]                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.421 ns                   ; 4.469 ns                 ;
; -1.952 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                              ; I2SAudioOut:I2SAO|local_right_sample[15]                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.421 ns                   ; 4.469 ns                 ;
; -1.946 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg0 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.418 ns                   ; 1.472 ns                 ;
; -1.939 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; spectrum_state.10                                                                                                                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.737 ns                   ; 4.798 ns                 ;
; -1.916 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg1 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.418 ns                   ; 1.502 ns                 ;
; -1.910 ns                               ; q[10]                                                                                                                          ; q[11]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.326 ns                   ; 1.416 ns                 ;
; -1.904 ns                               ; q[2]                                                                                                                           ; q[3]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.326 ns                   ; 1.422 ns                 ;
; -1.903 ns                               ; q[4]                                                                                                                           ; q[5]                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.331 ns                   ; 1.428 ns                 ;
; -1.903 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~portb_address_reg3 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.418 ns                   ; 1.515 ns                 ;
; -1.850 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                              ; AD_state[0]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.739 ns                   ; 4.889 ns                 ;
; -1.848 ns                               ; loop_counter[6]                                                                                                                ; loop_counter[6]                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.479 ns                 ;
; -1.845 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[8]                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.482 ns                 ;
; -1.831 ns                               ; AD_state[2]                                                                                                                    ; AD_state[0]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.496 ns                 ;
; -1.830 ns                               ; q[5]                                                                                                                           ; register[5]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.327 ns                   ; 1.497 ns                 ;
; -1.827 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|a_graycounter_e2c:wrptr_gp|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[1]                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 3.314 ns                   ; 1.487 ns                 ;
; -1.826 ns                               ; state_PWM.00010                                                                                                                ; state_PWM.00011                                                                                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.900 ns                 ;
; -1.823 ns                               ; Tx_q[13]                                                                                                                       ; Tx_data[13]                                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.903 ns                 ;
; -1.822 ns                               ; Tx_q[13]                                                                                                                       ; Tx_q[14]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.726 ns                   ; 0.904 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                            ;                                                                                                                                                        ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.787 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.789 ns                 ;
; 0.910 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 0.911 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.055 ns                   ; 0.966 ns                 ;
; 0.946 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.948 ns                 ;
; 1.166 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.173 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.187 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.190 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.194 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.197 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.199 ns                 ;
; 1.205 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.216 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.218 ns                 ;
; 1.220 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.229 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.234 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.502 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.051 ns                  ; 1.451 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.661 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.663 ns                 ;
; 1.665 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.667 ns                 ;
; 1.700 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.706 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.706 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.742 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.744 ns                 ;
; 1.747 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.749 ns                 ;
; 1.751 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.753 ns                 ;
; 1.792 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.794 ns                 ;
; 1.815 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 1.869 ns                 ;
; 1.833 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.835 ns                 ;
; 1.837 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.839 ns                 ;
; 1.869 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.955 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.982 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.984 ns                 ;
; 2.041 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.043 ns                 ;
; 2.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.070 ns                 ;
; 2.068 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.070 ns                 ;
; 2.113 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.115 ns                 ;
; 2.154 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.156 ns                 ;
; 2.154 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.156 ns                 ;
; 2.199 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.201 ns                 ;
; 2.228 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.230 ns                 ;
; 2.240 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.242 ns                 ;
; 2.285 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.287 ns                 ;
; 2.434 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.436 ns                 ;
; 2.439 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.441 ns                 ;
; 2.470 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.471 ns                 ;
; 2.496 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.498 ns                 ;
; 2.501 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.503 ns                 ;
; 2.507 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.051 ns                  ; 2.456 ns                 ;
; 2.507 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.051 ns                  ; 2.456 ns                 ;
; 2.513 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.515 ns                 ;
; 2.515 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.517 ns                 ;
; 2.516 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.518 ns                 ;
; 2.518 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.520 ns                 ;
; 2.518 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.520 ns                 ;
; 2.586 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.588 ns                 ;
; 2.591 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.593 ns                 ;
; 2.617 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.619 ns                 ;
; 2.619 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.621 ns                 ;
; 2.620 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.622 ns                 ;
; 2.622 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.624 ns                 ;
; 2.622 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.624 ns                 ;
; 2.623 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.624 ns                 ;
; 2.634 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.051 ns                  ; 2.583 ns                 ;
; 2.667 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.051 ns                  ; 2.616 ns                 ;
; 2.721 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.722 ns                 ;
; 2.734 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.736 ns                 ;
; 2.734 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.736 ns                 ;
; 2.734 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.736 ns                 ;
; 2.734 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.736 ns                 ;
; 2.734 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.736 ns                 ;
; 2.734 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.736 ns                 ;
; 2.737 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.739 ns                 ;
; 2.738 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.051 ns                  ; 2.687 ns                 ;
; 2.741 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.743 ns                 ;
; 2.742 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.744 ns                 ;
; 2.746 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.748 ns                 ;
; 2.768 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.770 ns                 ;
; 2.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.772 ns                 ;
; 2.770 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.051 ns                  ; 2.719 ns                 ;
; 2.771 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.773 ns                 ;
; 2.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.775 ns                 ;
; 2.773 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.775 ns                 ;
; 2.852 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 2.906 ns                 ;
; 2.874 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.875 ns                 ;
; 2.889 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.051 ns                  ; 2.838 ns                 ;
; 2.897 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 2.951 ns                 ;
; 2.899 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 2.953 ns                 ;
; 2.899 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.901 ns                 ;
; 2.901 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 2.955 ns                 ;
; 2.904 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.906 ns                 ;
; 2.905 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 2.959 ns                 ;
; 2.906 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 2.960 ns                 ;
; 2.909 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.911 ns                 ;
; 2.915 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 2.969 ns                 ;
; 2.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.051 ns                  ; 2.870 ns                 ;
; 2.930 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.932 ns                 ;
; 2.932 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.934 ns                 ;
; 2.933 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.935 ns                 ;
; 2.933 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 2.883 ns                 ;
; 2.933 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.935 ns                 ;
; 2.933 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 2.883 ns                 ;
; 2.933 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 2.883 ns                 ;
; 2.933 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 2.883 ns                 ;
; 2.933 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 2.883 ns                 ;
; 2.933 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 2.883 ns                 ;
; 2.933 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 2.883 ns                 ;
; 2.935 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.937 ns                 ;
; 2.935 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.937 ns                 ;
; 2.964 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.966 ns                 ;
; 2.966 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.968 ns                 ;
; 2.967 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.969 ns                 ;
; 2.969 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.971 ns                 ;
; 2.969 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.971 ns                 ;
; 2.997 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.999 ns                 ;
; 2.999 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.000 ns                 ;
; 3.026 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 2.976 ns                 ;
; 3.026 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 2.976 ns                 ;
; 3.026 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 2.976 ns                 ;
; 3.026 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 2.976 ns                 ;
; 3.026 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 2.976 ns                 ;
; 3.026 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 2.976 ns                 ;
; 3.026 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 2.976 ns                 ;
; 3.047 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.048 ns                 ;
; 3.051 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.051 ns                  ; 3.000 ns                 ;
; 3.062 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.063 ns                 ;
; 3.083 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.051 ns                  ; 3.032 ns                 ;
; 3.085 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.051 ns                  ; 3.034 ns                 ;
; 3.092 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.042 ns                 ;
; 3.092 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.042 ns                 ;
; 3.092 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.042 ns                 ;
; 3.092 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.042 ns                 ;
; 3.092 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.042 ns                 ;
; 3.092 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.042 ns                 ;
; 3.092 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.042 ns                 ;
; 3.112 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.113 ns                 ;
; 3.117 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.051 ns                  ; 3.066 ns                 ;
; 3.148 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.150 ns                 ;
; 3.148 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.202 ns                 ;
; 3.150 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.204 ns                 ;
; 3.152 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.206 ns                 ;
; 3.156 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.210 ns                 ;
; 3.157 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.211 ns                 ;
; 3.166 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.220 ns                 ;
; 3.200 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.201 ns                 ;
; 3.233 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.287 ns                 ;
; 3.243 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.193 ns                 ;
; 3.243 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.193 ns                 ;
; 3.243 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.193 ns                 ;
; 3.243 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.193 ns                 ;
; 3.243 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.193 ns                 ;
; 3.243 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.193 ns                 ;
; 3.243 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.193 ns                 ;
; 3.265 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.266 ns                 ;
; 3.275 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.329 ns                 ;
; 3.280 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.334 ns                 ;
; 3.281 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.335 ns                 ;
; 3.290 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.344 ns                 ;
; 3.310 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.312 ns                 ;
; 3.344 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.346 ns                 ;
; 3.365 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.419 ns                 ;
; 3.405 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.355 ns                 ;
; 3.405 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.355 ns                 ;
; 3.405 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.355 ns                 ;
; 3.405 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.355 ns                 ;
; 3.405 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.355 ns                 ;
; 3.405 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.355 ns                 ;
; 3.405 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.355 ns                 ;
; 3.439 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.389 ns                 ;
; 3.439 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.389 ns                 ;
; 3.439 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.389 ns                 ;
; 3.439 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.389 ns                 ;
; 3.439 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.389 ns                 ;
; 3.439 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.389 ns                 ;
; 3.439 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.050 ns                  ; 3.389 ns                 ;
; 3.456 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.051 ns                  ; 3.405 ns                 ;
; 3.456 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.051 ns                  ; 3.405 ns                 ;
; 3.474 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.528 ns                 ;
; 3.476 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.530 ns                 ;
; 3.478 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.532 ns                 ;
; 3.482 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.536 ns                 ;
; 3.483 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.537 ns                 ;
; 3.485 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.051 ns                  ; 3.434 ns                 ;
; 3.485 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.051 ns                  ; 3.434 ns                 ;
; 3.492 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.054 ns                   ; 3.546 ns                 ;
; 3.512 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.513 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.912 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.914 ns                 ;
; 2.153 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.155 ns                 ;
; 2.153 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.155 ns                 ;
; 2.153 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.155 ns                 ;
; 2.153 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.155 ns                 ;
; 2.153 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.155 ns                 ;
; 2.153 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.155 ns                 ;
; 2.153 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.155 ns                 ;
; 2.430 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.430 ns                 ;
; 2.430 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.430 ns                 ;
; 2.430 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.430 ns                 ;
; 2.430 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.430 ns                 ;
; 2.430 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.430 ns                 ;
; 2.430 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.430 ns                 ;
; 2.430 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.430 ns                 ;
; 2.430 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 2.430 ns                 ;
; 2.735 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.737 ns                 ;
; 2.735 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.737 ns                 ;
; 2.735 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.737 ns                 ;
; 2.735 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.737 ns                 ;
; 2.735 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.737 ns                 ;
; 2.735 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.737 ns                 ;
; 2.735 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.737 ns                 ;
; 2.782 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.783 ns                 ;
; 3.012 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 3.012 ns                 ;
; 3.012 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 3.012 ns                 ;
; 3.012 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 3.012 ns                 ;
; 3.012 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 3.012 ns                 ;
; 3.012 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 3.012 ns                 ;
; 3.012 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 3.012 ns                 ;
; 3.012 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 3.012 ns                 ;
; 3.012 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.000 ns                   ; 3.012 ns                 ;
; 3.364 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.365 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------------------------------------------------+------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From         ; To                                                      ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------------------------------------------------+------------+
; N/A                                     ; None                                                ; 8.718 ns   ; GPIO[21]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.620 ns   ; FLAGC        ; SLWR~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 8.364 ns   ; GPIO[18]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.088 ns   ; GPIO[20]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.038 ns   ; GPIO[16]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 8.035 ns   ; GPIO[23]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.932 ns   ; GPIO[22]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.702 ns   ; FLAGA        ; SLOE~reg0                                               ; IFCLK      ;
; N/A                                     ; None                                                ; 7.694 ns   ; GPIO[17]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 7.215 ns   ; FLAGC        ; state_FX[0]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 7.168 ns   ; GPIO[19]     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 6.931 ns   ; FLAGC        ; Tx_read_clock                                           ; IFCLK      ;
; N/A                                     ; None                                                ; 6.842 ns   ; FLAGA        ; state_FX[2]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 6.782 ns   ; FLAGC        ; state_FX[1]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 6.782 ns   ; FLAGC        ; SLEN                                                    ; IFCLK      ;
; N/A                                     ; None                                                ; 6.381 ns   ; FLAGA        ; state_FX[0]                                             ; IFCLK      ;
; N/A                                     ; None                                                ; 6.173 ns   ; FX2_FD[2]    ; Rx_register[10]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 6.125 ns   ; FX2_FD[3]    ; Rx_register[11]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 6.059 ns   ; FX2_FD[5]    ; Rx_register[13]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 6.047 ns   ; FX2_FD[9]    ; Rx_register[1]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.922 ns   ; FX2_FD[13]   ; Rx_register[5]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.918 ns   ; FX2_FD[4]    ; Rx_register[12]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.846 ns   ; FX2_FD[0]    ; Rx_register[8]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.840 ns   ; FX2_FD[14]   ; Rx_register[6]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.744 ns   ; FX2_FD[12]   ; Rx_register[4]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.742 ns   ; FX2_FD[1]    ; Rx_register[9]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.719 ns   ; FX2_FD[10]   ; Rx_register[2]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.701 ns   ; FX2_FD[11]   ; Rx_register[3]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.663 ns   ; FX2_FD[7]    ; Rx_register[15]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.591 ns   ; FX2_FD[6]    ; Rx_register[14]                                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.487 ns   ; FX2_FD[8]    ; Rx_register[0]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.372 ns   ; FX2_FD[15]   ; Rx_register[7]                                          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.218 ns   ; SPI_CS       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A                                     ; None                                                ; 5.196 ns   ; GPIO[21]     ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.970 ns   ; PTT_in       ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A                                     ; None                                                ; 4.936 ns   ; GPIO[22]     ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A                                     ; None                                                ; 4.452 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.452 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.452 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.452 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.452 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.452 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.452 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.452 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.452 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 4.452 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.965 ns   ; SPI_SI       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 3.952 ns   ; SPI_SI       ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A                                     ; None                                                ; 3.753 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.753 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.753 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.753 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.753 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.753 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.753 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.753 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.753 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.753 ns   ; MCLK_12MHZ   ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 3.533 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.533 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.533 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.533 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.533 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.533 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.533 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.533 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.533 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 3.533 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.834 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.834 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.834 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.834 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.834 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.834 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.834 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.834 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.834 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.834 ns   ; PCLK_12MHZ   ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 2.568 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.568 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.568 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.568 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.568 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.568 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.568 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.568 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.568 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.568 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A                                     ; None                                                ; 2.399 ns   ; MCLK_12MHZ   ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 2.255 ns   ; DOUT         ; q[0]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.172 ns   ; CDOUT        ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.869 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.869 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.869 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.869 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.869 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.869 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.869 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.869 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.869 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.869 ns   ; CLK_12MHZ    ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 1.846 ns   ; spectrum_in  ; spectrum_data[0]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.846 ns   ; spectrum_in  ; spectrum_data[2]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.846 ns   ; spectrum_in  ; spectrum_data[11]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.781 ns   ; spectrum_in  ; spectrum_data[15]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.781 ns   ; spectrum_in  ; spectrum_data[4]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.779 ns   ; spectrum_in  ; spectrum_data[3]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.590 ns   ; serno        ; temp_Penny_serialno[4]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.590 ns   ; serno        ; temp_Penny_serialno[5]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.533 ns   ; serno        ; temp_Merc_serialno[3]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.497 ns   ; MDOUT        ; q[0]                                                    ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.480 ns   ; PCLK_12MHZ   ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 1.427 ns   ; CDOUT_P      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.290 ns   ; DOUT         ; q[0]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.268 ns   ; spectrum_in  ; spectrum_data[9]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.207 ns   ; CDOUT        ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 1.060 ns   ; serno        ; temp_Merc_serialno[4]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.060 ns   ; serno        ; temp_Merc_serialno[5]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.060 ns   ; serno        ; temp_Merc_serialno[2]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.057 ns   ; serno        ; temp_Penny_serialno[2]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.020 ns   ; spectrum_in  ; spectrum_data[5]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.006 ns   ; spectrum_in  ; spectrum_data[10]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.005 ns   ; spectrum_in  ; spectrum_data[8]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.003 ns   ; spectrum_in  ; spectrum_data[12]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.003 ns   ; spectrum_in  ; spectrum_data[13]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.881 ns   ; spectrum_in  ; spectrum_data[0]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.881 ns   ; spectrum_in  ; spectrum_data[2]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.881 ns   ; spectrum_in  ; spectrum_data[11]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.816 ns   ; spectrum_in  ; spectrum_data[15]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.816 ns   ; spectrum_in  ; spectrum_data[4]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.814 ns   ; spectrum_in  ; spectrum_data[3]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.693 ns   ; serno        ; temp_Penny_serialno[0]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.693 ns   ; serno        ; temp_Penny_serialno[1]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.692 ns   ; serno        ; temp_Penny_serialno[6]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.692 ns   ; serno        ; temp_Penny_serialno[7]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.625 ns   ; serno        ; temp_Penny_serialno[4]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.625 ns   ; serno        ; temp_Penny_serialno[5]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.596 ns   ; spectrum_in  ; spectrum_data[6]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.595 ns   ; spectrum_in  ; spectrum_data[7]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.594 ns   ; spectrum_in  ; spectrum_data[14]                                       ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.594 ns   ; spectrum_in  ; spectrum_data[1]                                        ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.578 ns   ; serno        ; temp_Penny_serialno[3]                                  ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.568 ns   ; serno        ; temp_Merc_serialno[3]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.532 ns   ; MDOUT        ; q[0]                                                    ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.515 ns   ; CLK_12MHZ    ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A                                     ; None                                                ; 0.462 ns   ; CDOUT_P      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.371 ns   ; DOUT         ; q[0]                                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.303 ns   ; spectrum_in  ; spectrum_data[9]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.288 ns   ; CDOUT        ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.214 ns   ; serno        ; temp_Merc_serialno[0]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.168 ns   ; serno        ; temp_Merc_serialno[6]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.095 ns   ; serno        ; temp_Merc_serialno[4]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.095 ns   ; serno        ; temp_Merc_serialno[5]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.095 ns   ; serno        ; temp_Merc_serialno[2]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.092 ns   ; serno        ; temp_Penny_serialno[2]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.055 ns   ; spectrum_in  ; spectrum_data[5]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.041 ns   ; spectrum_in  ; spectrum_data[10]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.040 ns   ; spectrum_in  ; spectrum_data[8]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.038 ns   ; spectrum_in  ; spectrum_data[12]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 0.038 ns   ; spectrum_in  ; spectrum_data[13]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.037 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.038 ns  ; spectrum_in  ; spectrum_data[0]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.038 ns  ; spectrum_in  ; spectrum_data[2]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.038 ns  ; spectrum_in  ; spectrum_data[11]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.103 ns  ; spectrum_in  ; spectrum_data[15]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.103 ns  ; spectrum_in  ; spectrum_data[4]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.105 ns  ; spectrum_in  ; spectrum_data[3]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.162 ns  ; serno        ; temp_Merc_serialno[1]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.272 ns  ; serno        ; temp_Penny_serialno[0]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.272 ns  ; serno        ; temp_Penny_serialno[1]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.273 ns  ; serno        ; temp_Penny_serialno[6]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.273 ns  ; serno        ; temp_Penny_serialno[7]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.294 ns  ; serno        ; temp_Penny_serialno[4]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.294 ns  ; serno        ; temp_Penny_serialno[5]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.351 ns  ; serno        ; temp_Merc_serialno[3]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.369 ns  ; spectrum_in  ; spectrum_data[6]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.370 ns  ; spectrum_in  ; spectrum_data[7]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.371 ns  ; spectrum_in  ; spectrum_data[14]                                       ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.371 ns  ; spectrum_in  ; spectrum_data[1]                                        ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.387 ns  ; serno        ; temp_Penny_serialno[3]                                  ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.387 ns  ; MDOUT        ; q[0]                                                    ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.457 ns  ; CDOUT_P      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.588 ns  ; serno        ; temp_Merc_serialno[7]                                   ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.616 ns  ; spectrum_in  ; spectrum_data[9]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.751 ns  ; serno        ; temp_Merc_serialno[0]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.797 ns  ; serno        ; temp_Merc_serialno[6]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.824 ns  ; serno        ; temp_Merc_serialno[4]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.824 ns  ; serno        ; temp_Merc_serialno[5]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.824 ns  ; serno        ; temp_Merc_serialno[2]                                   ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.827 ns  ; serno        ; temp_Penny_serialno[2]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.864 ns  ; spectrum_in  ; spectrum_data[5]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.878 ns  ; spectrum_in  ; spectrum_data[10]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.879 ns  ; spectrum_in  ; spectrum_data[8]                                        ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.881 ns  ; spectrum_in  ; spectrum_data[12]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -0.881 ns  ; spectrum_in  ; spectrum_data[13]                                       ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -1.002 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -1.127 ns  ; serno        ; temp_Merc_serialno[1]                                   ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; -1.191 ns  ; serno        ; temp_Penny_serialno[0]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -1.191 ns  ; serno        ; temp_Penny_serialno[1]                                  ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; -1.192 ns  ; serno        ; temp_Penny_serialno[6]                                  ; MCLK_12MHZ ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;              ;                                                         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 23.669 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.612 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.316 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.244 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.193 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 23.186 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.885 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.768 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.673 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 22.326 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.881 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.824 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.621 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 21.564 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 21.528 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.456 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.405 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.398 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.268 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 21.196 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 21.145 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 21.138 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 21.121 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; IFCLK      ;
; N/A   ; None         ; 21.097 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 21.076 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; IFCLK      ;
; N/A   ; None         ; 20.980 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.885 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.837 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.720 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.625 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 20.538 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.278 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.879 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; IFCLK      ;
; N/A   ; None         ; 19.622 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.599 ns  ; CC~reg0                                                                                                                        ; CC          ; IFCLK      ;
; N/A   ; None         ; 19.565 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~187_OTERM15                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.333 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; MCLK_12MHZ ;
; N/A   ; None         ; 19.288 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; MCLK_12MHZ ;
; N/A   ; None         ; 19.269 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~177_OTERM25                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.197 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~181_OTERM21                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.146 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~173_OTERM29                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.139 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~191_OTERM11                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 19.073 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; PCLK_12MHZ ;
; N/A   ; None         ; 19.033 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; IFCLK      ;
; N/A   ; None         ; 19.028 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; PCLK_12MHZ ;
; N/A   ; None         ; 18.838 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~189_OTERM13                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.721 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~175_OTERM27                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.626 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~185_OTERM17                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.279 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~183_OTERM19                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 18.091 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; MCLK_12MHZ ;
; N/A   ; None         ; 17.831 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; PCLK_12MHZ ;
; N/A   ; None         ; 17.811 ns  ; CC~reg0                                                                                                                        ; CC          ; MCLK_12MHZ ;
; N/A   ; None         ; 17.551 ns  ; CC~reg0                                                                                                                        ; CC          ; PCLK_12MHZ ;
; N/A   ; None         ; 17.245 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; MCLK_12MHZ ;
; N/A   ; None         ; 17.172 ns  ; got_sync                                                                                                                       ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 17.074 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 17.029 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 16.985 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; PCLK_12MHZ ;
; N/A   ; None         ; 15.832 ns  ; DFS0~reg0                                                                                                                      ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 15.579 ns  ; clock_s[2]                                                                                                                     ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 15.579 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; IFCLK      ;
; N/A   ; None         ; 15.552 ns  ; CC~reg0                                                                                                                        ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 15.271 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 15.044 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 14.986 ns  ; DFS1~reg0                                                                                                                      ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 14.837 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 14.746 ns  ; IFCLK_4                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 14.376 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 14.285 ns  ; conf[1]                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 14.270 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 14.145 ns  ; conf[0]                                                                                                                        ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 14.040 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 13.791 ns  ; clock_det:mercury_clock|flag                                                                                                   ; CLK_MCLK    ; MCLK_12MHZ ;
; N/A   ; None         ; 13.791 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; MCLK_12MHZ ;
; N/A   ; None         ; 13.753 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 13.726 ns  ; flash:flash_LED|LED                                                                                                            ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 13.558 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 13.549 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 13.531 ns  ; clock_det:penny_clock|flag                                                                                                     ; CLK_MCLK    ; PCLK_12MHZ ;
; N/A   ; None         ; 13.531 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; PCLK_12MHZ ;
; N/A   ; None         ; 13.454 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 13.237 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 12.900 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 12.885 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 12.755 ns  ; conf[1]                                                                                                                        ; DEBUG_LED1  ; IFCLK      ;
; N/A   ; None         ; 12.223 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 12.209 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 12.154 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 12.136 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_h7j1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 11.532 ns  ; clock_det:janus_clock|flag                                                                                                     ; CLK_MCLK    ; CLK_12MHZ  ;
; N/A   ; None         ; 11.532 ns  ; AK_reset~reg0                                                                                                                  ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 11.491 ns  ; SLEN                                                                                                                           ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 11.481 ns  ; SLEN                                                                                                                           ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.471 ns  ; SLEN                                                                                                                           ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 11.461 ns  ; SLEN                                                                                                                           ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 11.455 ns  ; SLEN                                                                                                                           ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 11.455 ns  ; SLEN                                                                                                                           ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.450 ns  ; SLEN                                                                                                                           ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 11.430 ns  ; SLEN                                                                                                                           ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 11.370 ns  ; conf[1]                                                                                                                        ; CLK_48MHZ   ; IFCLK      ;
; N/A   ; None         ; 11.004 ns  ; SLEN                                                                                                                           ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 11.004 ns  ; SLEN                                                                                                                           ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 10.994 ns  ; SLEN                                                                                                                           ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 10.984 ns  ; SLEN                                                                                                                           ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 10.976 ns  ; SLEN                                                                                                                           ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 10.976 ns  ; SLEN                                                                                                                           ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 10.976 ns  ; SLEN                                                                                                                           ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 10.875 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 10.840 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 10.619 ns  ; SLEN                                                                                                                           ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 10.593 ns  ; SLRD~reg0                                                                                                                      ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 10.581 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 10.566 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 10.472 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 10.265 ns  ; SLOE~reg0                                                                                                                      ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 10.249 ns  ; SLWR~reg0                                                                                                                      ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 10.169 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 10.137 ns  ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 10.072 ns  ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 9.972 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 9.807 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 9.776 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 9.767 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 9.762 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 9.744 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 9.488 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 9.453 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 9.284 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.528 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 7.432 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO      ; SPI_SCK    ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 11.654 ns       ; SDOBACK    ; FX2_PE1   ;
; N/A   ; None              ; 11.158 ns       ; FX2_PE3    ; TMS       ;
; N/A   ; None              ; 11.148 ns       ; FX2_PE2    ; TCK       ;
; N/A   ; None              ; 11.113 ns       ; FX2_PE0    ; TDO       ;
; N/A   ; None              ; 11.067 ns       ; MCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 10.148 ns       ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 9.183 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 8.833 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------+------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From         ; To                              ; To Clock   ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------+------------+
; N/A                                     ; None                                                ; 7.851 ns  ; serno        ; temp_Merc_serialno[7]           ; IFCLK      ;
; N/A                                     ; None                                                ; 7.425 ns  ; serno        ; temp_Merc_serialno[1]           ; IFCLK      ;
; N/A                                     ; None                                                ; 7.300 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                 ; IFCLK      ;
; N/A                                     ; None                                                ; 7.095 ns  ; serno        ; temp_Merc_serialno[6]           ; IFCLK      ;
; N/A                                     ; None                                                ; 7.049 ns  ; serno        ; temp_Merc_serialno[0]           ; IFCLK      ;
; N/A                                     ; None                                                ; 6.685 ns  ; serno        ; temp_Penny_serialno[3]          ; IFCLK      ;
; N/A                                     ; None                                                ; 6.669 ns  ; spectrum_in  ; spectrum_data[14]               ; IFCLK      ;
; N/A                                     ; None                                                ; 6.669 ns  ; spectrum_in  ; spectrum_data[1]                ; IFCLK      ;
; N/A                                     ; None                                                ; 6.668 ns  ; spectrum_in  ; spectrum_data[7]                ; IFCLK      ;
; N/A                                     ; None                                                ; 6.667 ns  ; spectrum_in  ; spectrum_data[6]                ; IFCLK      ;
; N/A                                     ; None                                                ; 6.571 ns  ; serno        ; temp_Penny_serialno[6]          ; IFCLK      ;
; N/A                                     ; None                                                ; 6.571 ns  ; serno        ; temp_Penny_serialno[7]          ; IFCLK      ;
; N/A                                     ; None                                                ; 6.570 ns  ; serno        ; temp_Penny_serialno[0]          ; IFCLK      ;
; N/A                                     ; None                                                ; 6.570 ns  ; serno        ; temp_Penny_serialno[1]          ; IFCLK      ;
; N/A                                     ; None                                                ; 6.260 ns  ; spectrum_in  ; spectrum_data[12]               ; IFCLK      ;
; N/A                                     ; None                                                ; 6.260 ns  ; spectrum_in  ; spectrum_data[13]               ; IFCLK      ;
; N/A                                     ; None                                                ; 6.258 ns  ; spectrum_in  ; spectrum_data[8]                ; IFCLK      ;
; N/A                                     ; None                                                ; 6.257 ns  ; spectrum_in  ; spectrum_data[10]               ; IFCLK      ;
; N/A                                     ; None                                                ; 6.243 ns  ; spectrum_in  ; spectrum_data[5]                ; IFCLK      ;
; N/A                                     ; None                                                ; 6.206 ns  ; serno        ; temp_Penny_serialno[2]          ; IFCLK      ;
; N/A                                     ; None                                                ; 6.203 ns  ; serno        ; temp_Merc_serialno[4]           ; IFCLK      ;
; N/A                                     ; None                                                ; 6.203 ns  ; serno        ; temp_Merc_serialno[5]           ; IFCLK      ;
; N/A                                     ; None                                                ; 6.203 ns  ; serno        ; temp_Merc_serialno[2]           ; IFCLK      ;
; N/A                                     ; None                                                ; 6.063 ns  ; serno        ; temp_Merc_serialno[7]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.995 ns  ; spectrum_in  ; spectrum_data[9]                ; IFCLK      ;
; N/A                                     ; None                                                ; 5.803 ns  ; serno        ; temp_Merc_serialno[7]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.766 ns  ; MDOUT        ; q[0]                            ; IFCLK      ;
; N/A                                     ; None                                                ; 5.730 ns  ; serno        ; temp_Merc_serialno[3]           ; IFCLK      ;
; N/A                                     ; None                                                ; 5.673 ns  ; serno        ; temp_Penny_serialno[4]          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.673 ns  ; serno        ; temp_Penny_serialno[5]          ; IFCLK      ;
; N/A                                     ; None                                                ; 5.637 ns  ; serno        ; temp_Merc_serialno[1]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.512 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                 ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.484 ns  ; spectrum_in  ; spectrum_data[3]                ; IFCLK      ;
; N/A                                     ; None                                                ; 5.482 ns  ; spectrum_in  ; spectrum_data[15]               ; IFCLK      ;
; N/A                                     ; None                                                ; 5.482 ns  ; spectrum_in  ; spectrum_data[4]                ; IFCLK      ;
; N/A                                     ; None                                                ; 5.417 ns  ; spectrum_in  ; spectrum_data[0]                ; IFCLK      ;
; N/A                                     ; None                                                ; 5.417 ns  ; spectrum_in  ; spectrum_data[2]                ; IFCLK      ;
; N/A                                     ; None                                                ; 5.417 ns  ; spectrum_in  ; spectrum_data[11]               ; IFCLK      ;
; N/A                                     ; None                                                ; 5.377 ns  ; serno        ; temp_Merc_serialno[1]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.307 ns  ; serno        ; temp_Merc_serialno[6]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.261 ns  ; serno        ; temp_Merc_serialno[0]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.252 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                 ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.235 ns  ; CDOUT_P      ; Tx_q[0]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 5.047 ns  ; serno        ; temp_Merc_serialno[6]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 5.008 ns  ; DOUT         ; q[0]                            ; IFCLK      ;
; N/A                                     ; None                                                ; 5.001 ns  ; serno        ; temp_Merc_serialno[0]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.897 ns  ; serno        ; temp_Penny_serialno[3]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.881 ns  ; spectrum_in  ; spectrum_data[14]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.881 ns  ; spectrum_in  ; spectrum_data[1]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.880 ns  ; spectrum_in  ; spectrum_data[7]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.879 ns  ; spectrum_in  ; spectrum_data[6]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.783 ns  ; serno        ; temp_Penny_serialno[6]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.783 ns  ; serno        ; temp_Penny_serialno[7]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.782 ns  ; serno        ; temp_Penny_serialno[0]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.782 ns  ; serno        ; temp_Penny_serialno[1]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.637 ns  ; serno        ; temp_Penny_serialno[3]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.621 ns  ; spectrum_in  ; spectrum_data[14]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.621 ns  ; spectrum_in  ; spectrum_data[1]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.620 ns  ; spectrum_in  ; spectrum_data[7]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.619 ns  ; spectrum_in  ; spectrum_data[6]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.523 ns  ; serno        ; temp_Penny_serialno[6]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.523 ns  ; serno        ; temp_Penny_serialno[7]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.522 ns  ; serno        ; temp_Penny_serialno[0]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.522 ns  ; serno        ; temp_Penny_serialno[1]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.490 ns  ; CDOUT        ; Tx_q[0]                         ; IFCLK      ;
; N/A                                     ; None                                                ; 4.472 ns  ; spectrum_in  ; spectrum_data[12]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.472 ns  ; spectrum_in  ; spectrum_data[13]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.470 ns  ; spectrum_in  ; spectrum_data[8]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.469 ns  ; spectrum_in  ; spectrum_data[10]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.455 ns  ; spectrum_in  ; spectrum_data[5]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.418 ns  ; serno        ; temp_Penny_serialno[2]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.415 ns  ; serno        ; temp_Merc_serialno[4]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.415 ns  ; serno        ; temp_Merc_serialno[5]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.415 ns  ; serno        ; temp_Merc_serialno[2]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.212 ns  ; spectrum_in  ; spectrum_data[12]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.212 ns  ; spectrum_in  ; spectrum_data[13]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.210 ns  ; spectrum_in  ; spectrum_data[8]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.209 ns  ; spectrum_in  ; spectrum_data[10]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.207 ns  ; spectrum_in  ; spectrum_data[9]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.195 ns  ; spectrum_in  ; spectrum_data[5]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.158 ns  ; serno        ; temp_Penny_serialno[2]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.155 ns  ; serno        ; temp_Merc_serialno[4]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.155 ns  ; serno        ; temp_Merc_serialno[5]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 4.155 ns  ; serno        ; temp_Merc_serialno[2]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.978 ns  ; MDOUT        ; q[0]                            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.947 ns  ; spectrum_in  ; spectrum_data[9]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.942 ns  ; serno        ; temp_Merc_serialno[3]           ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.885 ns  ; serno        ; temp_Penny_serialno[4]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.885 ns  ; serno        ; temp_Penny_serialno[5]          ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.804 ns  ; serno        ; temp_Merc_serialno[7]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.718 ns  ; MDOUT        ; q[0]                            ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.696 ns  ; spectrum_in  ; spectrum_data[3]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.694 ns  ; spectrum_in  ; spectrum_data[15]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.694 ns  ; spectrum_in  ; spectrum_data[4]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.682 ns  ; serno        ; temp_Merc_serialno[3]           ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.629 ns  ; spectrum_in  ; spectrum_data[0]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.629 ns  ; spectrum_in  ; spectrum_data[2]                ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.629 ns  ; spectrum_in  ; spectrum_data[11]               ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.625 ns  ; serno        ; temp_Penny_serialno[4]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.625 ns  ; serno        ; temp_Penny_serialno[5]          ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.447 ns  ; CDOUT_P      ; Tx_q[0]                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.436 ns  ; spectrum_in  ; spectrum_data[3]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.434 ns  ; spectrum_in  ; spectrum_data[15]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.434 ns  ; spectrum_in  ; spectrum_data[4]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.378 ns  ; serno        ; temp_Merc_serialno[1]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.369 ns  ; spectrum_in  ; spectrum_data[0]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.369 ns  ; spectrum_in  ; spectrum_data[2]                ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.369 ns  ; spectrum_in  ; spectrum_data[11]               ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.253 ns  ; ADC_OVERLOAD ; Tx_control_1[0]                 ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.220 ns  ; DOUT         ; q[0]                            ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.187 ns  ; CDOUT_P      ; Tx_q[0]                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 3.048 ns  ; serno        ; temp_Merc_serialno[6]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 3.002 ns  ; serno        ; temp_Merc_serialno[0]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.960 ns  ; DOUT         ; q[0]                            ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.702 ns  ; CDOUT        ; Tx_q[0]                         ; MCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.638 ns  ; serno        ; temp_Penny_serialno[3]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.622 ns  ; spectrum_in  ; spectrum_data[14]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.622 ns  ; spectrum_in  ; spectrum_data[1]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.621 ns  ; spectrum_in  ; spectrum_data[7]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.620 ns  ; spectrum_in  ; spectrum_data[6]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.524 ns  ; serno        ; temp_Penny_serialno[6]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.524 ns  ; serno        ; temp_Penny_serialno[7]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.523 ns  ; serno        ; temp_Penny_serialno[0]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.523 ns  ; serno        ; temp_Penny_serialno[1]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.442 ns  ; CDOUT        ; Tx_q[0]                         ; PCLK_12MHZ ;
; N/A                                     ; None                                                ; 2.213 ns  ; spectrum_in  ; spectrum_data[12]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.213 ns  ; spectrum_in  ; spectrum_data[13]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.211 ns  ; spectrum_in  ; spectrum_data[8]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.210 ns  ; spectrum_in  ; spectrum_data[10]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.196 ns  ; spectrum_in  ; spectrum_data[5]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.159 ns  ; serno        ; temp_Penny_serialno[2]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.156 ns  ; serno        ; temp_Merc_serialno[4]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.156 ns  ; serno        ; temp_Merc_serialno[5]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 2.156 ns  ; serno        ; temp_Merc_serialno[2]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.948 ns  ; spectrum_in  ; spectrum_data[9]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.719 ns  ; MDOUT        ; q[0]                            ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.683 ns  ; serno        ; temp_Merc_serialno[3]           ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.626 ns  ; serno        ; temp_Penny_serialno[4]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.626 ns  ; serno        ; temp_Penny_serialno[5]          ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.437 ns  ; spectrum_in  ; spectrum_data[3]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.435 ns  ; spectrum_in  ; spectrum_data[15]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.435 ns  ; spectrum_in  ; spectrum_data[4]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.370 ns  ; spectrum_in  ; spectrum_data[0]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.370 ns  ; spectrum_in  ; spectrum_data[2]                ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.370 ns  ; spectrum_in  ; spectrum_data[11]               ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 1.188 ns  ; CDOUT_P      ; Tx_q[0]                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.961 ns  ; DOUT         ; q[0]                            ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; 0.443 ns  ; CDOUT        ; Tx_q[0]                         ; CLK_12MHZ  ;
; N/A                                     ; None                                                ; -0.249 ns ; CLK_12MHZ    ; flash:flash_LED|LED             ; IFCLK      ;
; N/A                                     ; None                                                ; -1.214 ns ; PCLK_12MHZ   ; flash:flash_LED|LED             ; IFCLK      ;
; N/A                                     ; None                                                ; -1.603 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[15] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.603 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[14] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.603 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[18] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.603 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[19] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.603 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[17] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.603 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[16] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.603 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[13] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.603 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[11] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.603 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[12] ; IFCLK      ;
; N/A                                     ; None                                                ; -1.603 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[10] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.133 ns ; MCLK_12MHZ   ; flash:flash_LED|LED             ; IFCLK      ;
; N/A                                     ; None                                                ; -2.302 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[9]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.302 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[4]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.302 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[6]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.302 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[5]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.302 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[8]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.302 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[7]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.302 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[2]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.302 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[3]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.302 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[1]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.302 ns ; CLK_12MHZ    ; flash:flash_LED|error_count[0]  ; IFCLK      ;
; N/A                                     ; None                                                ; -2.568 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[15] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.568 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[14] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.568 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[18] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.568 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[19] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.568 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[17] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.568 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[16] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.568 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[13] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.568 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[11] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.568 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[12] ; IFCLK      ;
; N/A                                     ; None                                                ; -2.568 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[10] ; IFCLK      ;
; N/A                                     ; None                                                ; -3.267 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[9]  ; IFCLK      ;
; N/A                                     ; None                                                ; -3.267 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[4]  ; IFCLK      ;
; N/A                                     ; None                                                ; -3.267 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[6]  ; IFCLK      ;
; N/A                                     ; None                                                ; -3.267 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[5]  ; IFCLK      ;
; N/A                                     ; None                                                ; -3.267 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[8]  ; IFCLK      ;
; N/A                                     ; None                                                ; -3.267 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[7]  ; IFCLK      ;
; N/A                                     ; None                                                ; -3.267 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[2]  ; IFCLK      ;
; N/A                                     ; None                                                ; -3.267 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[3]  ; IFCLK      ;
; N/A                                     ; None                                                ; -3.267 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[1]  ; IFCLK      ;
; N/A                                     ; None                                                ; -3.267 ns ; PCLK_12MHZ   ; flash:flash_LED|error_count[0]  ; IFCLK      ;
; N/A                                     ; None                                                ; -3.487 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[15] ; IFCLK      ;
; N/A                                     ; None                                                ; -3.487 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[14] ; IFCLK      ;
; N/A                                     ; None                                                ; -3.487 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[18] ; IFCLK      ;
; N/A                                     ; None                                                ; -3.487 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[19] ; IFCLK      ;
; N/A                                     ; None                                                ; -3.487 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[17] ; IFCLK      ;
; N/A                                     ; None                                                ; -3.487 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[16] ; IFCLK      ;
; N/A                                     ; None                                                ; -3.487 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[13] ; IFCLK      ;
; N/A                                     ; None                                                ; -3.487 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[11] ; IFCLK      ;
; N/A                                     ; None                                                ; -3.487 ns ; MCLK_12MHZ   ; flash:flash_LED|error_count[12] ; IFCLK      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;              ;                                 ;            ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------+---------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sun Jan 18 16:39:51 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK_12MHZ" is an undefined clock
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "LRCLK~2" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "LRCLK~3" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "LRCLK~1" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "LRCLK~4" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "clock_det:mercury_clock|flag" as buffer
    Info: Detected gated clock "CLK_MCLK~2" as buffer
    Info: Detected ripple clock "clock_s[2]" as buffer
    Info: Detected ripple clock "clock_det:penny_clock|flag" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~3" as buffer
    Info: Detected gated clock "CLK_MCLK~1" as buffer
    Info: Detected ripple clock "clock_det:janus_clock|flag" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected gated clock "CLK_MCLK~4" as buffer
    Info: Detected gated clock "Equal0~80" as buffer
    Info: Detected ripple clock "IFCLK_4" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~0" as buffer
    Info: Detected gated clock "CLK_MCLK~5" as buffer
    Info: Detected gated clock "BCLK~30" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "CLK_MCLK~6" as buffer
    Info: Detected gated clock "BCLK~2" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 2.437 ns for clock "IFCLK" between source register "fifo_enable" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]"
    Info: Fmax is 62.66 MHz (period= 15.96 ns)
    Info: + Largest register to memory requirement is 7.830 ns
        Info: + Setup relationship between source and destination is 10.417 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.237 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 11.756 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
                Info: 2: + IC(2.120 ns) + CELL(0.970 ns) = 4.220 ns; Loc. = LCFF_X32_Y10_N21; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(0.399 ns) + CELL(0.970 ns) = 5.589 ns; Loc. = LCFF_X32_Y10_N15; Fanout = 5; REG Node = 'conf[1]'
                Info: 4: + IC(0.463 ns) + CELL(0.370 ns) = 6.422 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 5: + IC(0.652 ns) + CELL(0.206 ns) = 7.280 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(2.860 ns) + CELL(0.000 ns) = 10.140 ns; Loc. = CLKCTRL_G1; Fanout = 377; COMB Node = 'CLK_MCLK~6clkctrl'
                Info: 7: + IC(0.801 ns) + CELL(0.815 ns) = 11.756 ns; Loc. = M4K_X27_Y10; Fanout = 4; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]'
                Info: Total cell delay = 4.461 ns ( 37.95 % )
                Info: Total interconnect delay = 7.295 ns ( 62.05 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 13.993 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
                Info: 2: + IC(2.120 ns) + CELL(0.970 ns) = 4.220 ns; Loc. = LCFF_X32_Y10_N21; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(0.399 ns) + CELL(0.970 ns) = 5.589 ns; Loc. = LCFF_X32_Y10_N9; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.463 ns) + CELL(0.366 ns) = 6.418 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.665 ns) + CELL(0.206 ns) = 7.289 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.378 ns) + CELL(0.370 ns) = 8.037 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.369 ns) + CELL(0.206 ns) = 8.612 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(0.372 ns) + CELL(0.589 ns) = 9.573 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(2.860 ns) + CELL(0.000 ns) = 12.433 ns; Loc. = CLKCTRL_G1; Fanout = 377; COMB Node = 'CLK_MCLK~6clkctrl'
                Info: 10: + IC(0.894 ns) + CELL(0.666 ns) = 13.993 ns; Loc. = LCFF_X19_Y6_N17; Fanout = 3; REG Node = 'fifo_enable'
                Info: Total cell delay = 5.473 ns ( 39.11 % )
                Info: Total interconnect delay = 8.520 ns ( 60.89 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 5.393 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N17; Fanout = 3; REG Node = 'fifo_enable'
        Info: 2: + IC(1.537 ns) + CELL(0.650 ns) = 2.187 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 29; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|valid_rdreq'
        Info: 3: + IC(2.444 ns) + CELL(0.762 ns) = 5.393 ns; Loc. = M4K_X27_Y10; Fanout = 4; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]'
        Info: Total cell delay = 1.412 ns ( 26.18 % )
        Info: Total interconnect delay = 3.981 ns ( 73.82 % )
Info: Slack time is 32.654 ns for clock "CLK_12MHZ" between source register "fifo_enable" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]"
    Info: Fmax is 62.22 MHz (period= 16.072 ns)
    Info: + Largest register to memory requirement is 38.047 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 81.380 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.690 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.293 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination memory is 7.653 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.826 ns) + CELL(0.366 ns) = 3.177 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(2.860 ns) + CELL(0.000 ns) = 6.037 ns; Loc. = CLKCTRL_G1; Fanout = 377; COMB Node = 'CLK_MCLK~6clkctrl'
                Info: 4: + IC(0.801 ns) + CELL(0.815 ns) = 7.653 ns; Loc. = M4K_X27_Y10; Fanout = 4; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]'
                Info: Total cell delay = 2.166 ns ( 28.30 % )
                Info: Total interconnect delay = 5.487 ns ( 71.70 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 9.946 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.354 ns) + CELL(0.970 ns) = 3.309 ns; Loc. = LCFF_X33_Y14_N7; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.153 ns) + CELL(0.206 ns) = 4.668 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(0.652 ns) + CELL(0.206 ns) = 5.526 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(2.860 ns) + CELL(0.000 ns) = 8.386 ns; Loc. = CLKCTRL_G1; Fanout = 377; COMB Node = 'CLK_MCLK~6clkctrl'
                Info: 6: + IC(0.894 ns) + CELL(0.666 ns) = 9.946 ns; Loc. = LCFF_X19_Y6_N17; Fanout = 3; REG Node = 'fifo_enable'
                Info: Total cell delay = 3.033 ns ( 30.49 % )
                Info: Total interconnect delay = 6.913 ns ( 69.51 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 5.393 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N17; Fanout = 3; REG Node = 'fifo_enable'
        Info: 2: + IC(1.537 ns) + CELL(0.650 ns) = 2.187 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 29; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|valid_rdreq'
        Info: 3: + IC(2.444 ns) + CELL(0.762 ns) = 5.393 ns; Loc. = M4K_X27_Y10; Fanout = 4; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]'
        Info: Total cell delay = 1.412 ns ( 26.18 % )
        Info: Total interconnect delay = 3.981 ns ( 73.82 % )
Info: Slack time is 30.93 ns for clock "PCLK_12MHZ" between source register "fifo_enable" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]"
    Info: Fmax is 55.13 MHz (period= 18.14 ns)
    Info: + Largest register to memory requirement is 36.323 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 80.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 40.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.327 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination memory is 8.618 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.405 ns) + CELL(0.206 ns) = 2.606 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 3.181 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(0.372 ns) + CELL(0.589 ns) = 4.142 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(2.860 ns) + CELL(0.000 ns) = 7.002 ns; Loc. = CLKCTRL_G1; Fanout = 377; COMB Node = 'CLK_MCLK~6clkctrl'
                Info: 6: + IC(0.801 ns) + CELL(0.815 ns) = 8.618 ns; Loc. = M4K_X27_Y10; Fanout = 4; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]'
                Info: Total cell delay = 2.811 ns ( 32.62 % )
                Info: Total interconnect delay = 5.807 ns ( 67.38 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 11.945 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.950 ns) + CELL(0.970 ns) = 2.915 ns; Loc. = LCFF_X33_Y13_N9; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(1.156 ns) + CELL(0.623 ns) = 4.694 ns; Loc. = LCCOMB_X32_Y10_N4; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.671 ns) + CELL(0.624 ns) = 5.989 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.369 ns) + CELL(0.206 ns) = 6.564 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(0.372 ns) + CELL(0.589 ns) = 7.525 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(2.860 ns) + CELL(0.000 ns) = 10.385 ns; Loc. = CLKCTRL_G1; Fanout = 377; COMB Node = 'CLK_MCLK~6clkctrl'
                Info: 8: + IC(0.894 ns) + CELL(0.666 ns) = 11.945 ns; Loc. = LCFF_X19_Y6_N17; Fanout = 3; REG Node = 'fifo_enable'
                Info: Total cell delay = 4.673 ns ( 39.12 % )
                Info: Total interconnect delay = 7.272 ns ( 60.88 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 5.393 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N17; Fanout = 3; REG Node = 'fifo_enable'
        Info: 2: + IC(1.537 ns) + CELL(0.650 ns) = 2.187 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 29; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|valid_rdreq'
        Info: 3: + IC(2.444 ns) + CELL(0.762 ns) = 5.393 ns; Loc. = M4K_X27_Y10; Fanout = 4; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]'
        Info: Total cell delay = 1.412 ns ( 26.18 % )
        Info: Total interconnect delay = 3.981 ns ( 73.82 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 2.006 ns for clock "MCLK_12MHZ" between source register "fifo_enable" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]"
    Info: Fmax is 59.45 MHz (period= 16.822 ns)
    Info: + Largest register to memory requirement is 7.399 ns
        Info: + Setup relationship between source and destination is 10.417 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.668 ns
            Info: + Shortest clock path from clock "MCLK_12MHZ" to destination memory is 9.537 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.416 ns) + CELL(0.366 ns) = 2.777 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.378 ns) + CELL(0.370 ns) = 3.525 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 4.100 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(0.372 ns) + CELL(0.589 ns) = 5.061 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(2.860 ns) + CELL(0.000 ns) = 7.921 ns; Loc. = CLKCTRL_G1; Fanout = 377; COMB Node = 'CLK_MCLK~6clkctrl'
                Info: 7: + IC(0.801 ns) + CELL(0.815 ns) = 9.537 ns; Loc. = M4K_X27_Y10; Fanout = 4; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]'
                Info: Total cell delay = 3.341 ns ( 35.03 % )
                Info: Total interconnect delay = 6.196 ns ( 64.97 % )
            Info: - Longest clock path from clock "MCLK_12MHZ" to source register is 12.205 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.297 ns) + CELL(0.970 ns) = 3.262 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(1.162 ns) + CELL(0.206 ns) = 4.630 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.665 ns) + CELL(0.206 ns) = 5.501 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.378 ns) + CELL(0.370 ns) = 6.249 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.369 ns) + CELL(0.206 ns) = 6.824 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(0.372 ns) + CELL(0.589 ns) = 7.785 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(2.860 ns) + CELL(0.000 ns) = 10.645 ns; Loc. = CLKCTRL_G1; Fanout = 377; COMB Node = 'CLK_MCLK~6clkctrl'
                Info: 9: + IC(0.894 ns) + CELL(0.666 ns) = 12.205 ns; Loc. = LCFF_X19_Y6_N17; Fanout = 3; REG Node = 'fifo_enable'
                Info: Total cell delay = 4.208 ns ( 34.48 % )
                Info: Total interconnect delay = 7.997 ns ( 65.52 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 5.393 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N17; Fanout = 3; REG Node = 'fifo_enable'
        Info: 2: + IC(1.537 ns) + CELL(0.650 ns) = 2.187 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 29; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|valid_rdreq'
        Info: 3: + IC(2.444 ns) + CELL(0.762 ns) = 5.393 ns; Loc. = M4K_X27_Y10; Fanout = 4; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]'
        Info: Total cell delay = 1.412 ns ( 26.18 % )
        Info: Total interconnect delay = 3.981 ns ( 73.82 % )
Info: Slack time is 16.454 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]"
    Info: Fmax is 228.36 MHz (period= 4.379 ns)
    Info: + Largest register to register requirement is 20.568 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.934 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.273 ns) + CELL(0.666 ns) = 2.934 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]'
                Info: Total cell delay = 1.661 ns ( 56.61 % )
                Info: Total interconnect delay = 1.273 ns ( 43.39 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.935 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.274 ns) + CELL(0.666 ns) = 2.935 ns; Loc. = LCFF_X3_Y14_N29; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]'
                Info: Total cell delay = 1.661 ns ( 56.59 % )
                Info: Total interconnect delay = 1.274 ns ( 43.41 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.114 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y14_N29; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]'
        Info: 2: + IC(0.798 ns) + CELL(0.646 ns) = 1.444 ns; Loc. = LCCOMB_X3_Y14_N14; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector5~224'
        Info: 3: + IC(0.606 ns) + CELL(0.615 ns) = 2.665 ns; Loc. = LCCOMB_X3_Y14_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector5~225'
        Info: 4: + IC(0.989 ns) + CELL(0.460 ns) = 4.114 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]'
        Info: Total cell delay = 1.721 ns ( 41.83 % )
        Info: Total interconnect delay = 2.393 ns ( 58.17 % )
Info: Slack time is 17.203 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]"
    Info: Fmax is 275.48 MHz (period= 3.63 ns)
    Info: + Largest register to register requirement is 20.568 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.001 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X2_Y14_N29; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]'
                Info: Total cell delay = 1.806 ns ( 63.26 % )
                Info: Total interconnect delay = 1.049 ns ( 36.74 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.856 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.911 ns) + CELL(0.666 ns) = 2.856 ns; Loc. = LCFF_X4_Y14_N17; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.24 % )
                Info: Total interconnect delay = 1.050 ns ( 36.76 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.365 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y14_N17; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.476 ns) + CELL(0.499 ns) = 0.975 ns; Loc. = LCCOMB_X4_Y14_N26; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~31'
        Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 1.544 ns; Loc. = LCCOMB_X4_Y14_N20; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|always0~17'
        Info: 4: + IC(0.966 ns) + CELL(0.855 ns) = 3.365 ns; Loc. = LCFF_X2_Y14_N29; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]'
        Info: Total cell delay = 1.560 ns ( 46.36 % )
        Info: Total interconnect delay = 1.805 ns ( 53.64 % )
Info: Minimum slack time is -7.515 ns for clock "IFCLK" between source register "temp_Merc_serialno[7]" and destination register "Merc_serialno[7]"
    Info: + Shortest register to register delay is 0.735 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[7]'
        Info: 2: + IC(0.421 ns) + CELL(0.206 ns) = 0.627 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 1; COMB Node = 'Merc_serialno[7]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.735 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Merc_serialno[7]'
        Info: Total cell delay = 0.314 ns ( 42.72 % )
        Info: Total interconnect delay = 0.421 ns ( 57.28 % )
    Info: - Smallest register to register requirement is 8.250 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 8.248 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 19.933 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
                Info: 2: + IC(2.120 ns) + CELL(0.970 ns) = 4.220 ns; Loc. = LCFF_X32_Y10_N21; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(0.399 ns) + CELL(0.970 ns) = 5.589 ns; Loc. = LCFF_X32_Y10_N9; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.463 ns) + CELL(0.366 ns) = 6.418 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.665 ns) + CELL(0.206 ns) = 7.289 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.378 ns) + CELL(0.370 ns) = 8.037 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.369 ns) + CELL(0.206 ns) = 8.612 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(0.372 ns) + CELL(0.589 ns) = 9.573 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.343 ns) + CELL(0.970 ns) = 10.886 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 10: + IC(0.466 ns) + CELL(0.206 ns) = 11.558 ns; Loc. = LCCOMB_X33_Y10_N24; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 11: + IC(0.377 ns) + CELL(0.370 ns) = 12.305 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 12: + IC(0.705 ns) + CELL(0.000 ns) = 13.010 ns; Loc. = CLKCTRL_G6; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
                Info: 13: + IC(0.920 ns) + CELL(0.970 ns) = 14.900 ns; Loc. = LCFF_X33_Y14_N17; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 14: + IC(1.197 ns) + CELL(0.370 ns) = 16.467 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 15: + IC(0.362 ns) + CELL(0.206 ns) = 17.035 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 16: + IC(0.364 ns) + CELL(0.206 ns) = 17.605 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 12; COMB Node = 'LRCLK~4'
                Info: 17: + IC(0.759 ns) + CELL(0.000 ns) = 18.364 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'LRCLK~4clkctrl'
                Info: 18: + IC(0.903 ns) + CELL(0.666 ns) = 19.933 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Merc_serialno[7]'
                Info: Total cell delay = 8.771 ns ( 44.00 % )
                Info: Total interconnect delay = 11.162 ns ( 56.00 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 11.685 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
                Info: 2: + IC(2.120 ns) + CELL(0.970 ns) = 4.220 ns; Loc. = LCFF_X32_Y10_N21; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(0.399 ns) + CELL(0.970 ns) = 5.589 ns; Loc. = LCFF_X32_Y10_N15; Fanout = 5; REG Node = 'conf[1]'
                Info: 4: + IC(0.463 ns) + CELL(0.370 ns) = 6.422 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 5: + IC(0.652 ns) + CELL(0.206 ns) = 7.280 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(1.480 ns) + CELL(0.651 ns) = 9.411 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 7: + IC(0.705 ns) + CELL(0.000 ns) = 10.116 ns; Loc. = CLKCTRL_G6; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.903 ns) + CELL(0.666 ns) = 11.685 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[7]'
                Info: Total cell delay = 4.963 ns ( 42.47 % )
                Info: Total interconnect delay = 6.722 ns ( 57.53 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 459 path(s). See Report window for details.
Info: Minimum slack time is -7.571 ns for clock "CLK_12MHZ" between source register "temp_Merc_serialno[7]" and destination register "Merc_serialno[7]"
    Info: + Shortest register to register delay is 0.735 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[7]'
        Info: 2: + IC(0.421 ns) + CELL(0.206 ns) = 0.627 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 1; COMB Node = 'Merc_serialno[7]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.735 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Merc_serialno[7]'
        Info: Total cell delay = 0.314 ns ( 42.72 % )
        Info: Total interconnect delay = 0.421 ns ( 57.28 % )
    Info: - Smallest register to register requirement is 8.306 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 8.304 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 15.886 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.354 ns) + CELL(0.970 ns) = 3.309 ns; Loc. = LCFF_X33_Y14_N7; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.153 ns) + CELL(0.206 ns) = 4.668 ns; Loc. = LCCOMB_X32_Y10_N16; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(0.652 ns) + CELL(0.206 ns) = 5.526 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.343 ns) + CELL(0.970 ns) = 6.839 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 6: + IC(0.466 ns) + CELL(0.206 ns) = 7.511 ns; Loc. = LCCOMB_X33_Y10_N24; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 7: + IC(0.377 ns) + CELL(0.370 ns) = 8.258 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 8: + IC(0.705 ns) + CELL(0.000 ns) = 8.963 ns; Loc. = CLKCTRL_G6; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
                Info: 9: + IC(0.920 ns) + CELL(0.970 ns) = 10.853 ns; Loc. = LCFF_X33_Y14_N17; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 10: + IC(1.197 ns) + CELL(0.370 ns) = 12.420 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 11: + IC(0.362 ns) + CELL(0.206 ns) = 12.988 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 12: + IC(0.364 ns) + CELL(0.206 ns) = 13.558 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 12; COMB Node = 'LRCLK~4'
                Info: 13: + IC(0.759 ns) + CELL(0.000 ns) = 14.317 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'LRCLK~4clkctrl'
                Info: 14: + IC(0.903 ns) + CELL(0.666 ns) = 15.886 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Merc_serialno[7]'
                Info: Total cell delay = 6.331 ns ( 39.85 % )
                Info: Total interconnect delay = 9.555 ns ( 60.15 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 7.582 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.826 ns) + CELL(0.366 ns) = 3.177 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(1.480 ns) + CELL(0.651 ns) = 5.308 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 4: + IC(0.705 ns) + CELL(0.000 ns) = 6.013 ns; Loc. = CLKCTRL_G6; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
                Info: 5: + IC(0.903 ns) + CELL(0.666 ns) = 7.582 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[7]'
                Info: Total cell delay = 2.668 ns ( 35.19 % )
                Info: Total interconnect delay = 4.914 ns ( 64.81 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 477 path(s). See Report window for details.
Info: Minimum slack time is -8.605 ns for clock "PCLK_12MHZ" between source register "temp_Merc_serialno[7]" and destination register "Merc_serialno[7]"
    Info: + Shortest register to register delay is 0.735 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[7]'
        Info: 2: + IC(0.421 ns) + CELL(0.206 ns) = 0.627 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 1; COMB Node = 'Merc_serialno[7]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.735 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Merc_serialno[7]'
        Info: Total cell delay = 0.314 ns ( 42.72 % )
        Info: Total interconnect delay = 0.421 ns ( 57.28 % )
    Info: - Smallest register to register requirement is 9.340 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 9.338 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 17.885 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.950 ns) + CELL(0.970 ns) = 2.915 ns; Loc. = LCFF_X33_Y13_N9; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(1.156 ns) + CELL(0.623 ns) = 4.694 ns; Loc. = LCCOMB_X32_Y10_N4; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.671 ns) + CELL(0.624 ns) = 5.989 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.369 ns) + CELL(0.206 ns) = 6.564 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(0.372 ns) + CELL(0.589 ns) = 7.525 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.343 ns) + CELL(0.970 ns) = 8.838 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 8: + IC(0.466 ns) + CELL(0.206 ns) = 9.510 ns; Loc. = LCCOMB_X33_Y10_N24; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 9: + IC(0.377 ns) + CELL(0.370 ns) = 10.257 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 10: + IC(0.705 ns) + CELL(0.000 ns) = 10.962 ns; Loc. = CLKCTRL_G6; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
                Info: 11: + IC(0.920 ns) + CELL(0.970 ns) = 12.852 ns; Loc. = LCFF_X33_Y14_N17; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 12: + IC(1.197 ns) + CELL(0.370 ns) = 14.419 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 13: + IC(0.362 ns) + CELL(0.206 ns) = 14.987 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 14: + IC(0.364 ns) + CELL(0.206 ns) = 15.557 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 12; COMB Node = 'LRCLK~4'
                Info: 15: + IC(0.759 ns) + CELL(0.000 ns) = 16.316 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'LRCLK~4clkctrl'
                Info: 16: + IC(0.903 ns) + CELL(0.666 ns) = 17.885 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Merc_serialno[7]'
                Info: Total cell delay = 7.971 ns ( 44.57 % )
                Info: Total interconnect delay = 9.914 ns ( 55.43 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 8.547 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.405 ns) + CELL(0.206 ns) = 2.606 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 3.181 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(0.372 ns) + CELL(0.589 ns) = 4.142 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(1.480 ns) + CELL(0.651 ns) = 6.273 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 6: + IC(0.705 ns) + CELL(0.000 ns) = 6.978 ns; Loc. = CLKCTRL_G6; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
                Info: 7: + IC(0.903 ns) + CELL(0.666 ns) = 8.547 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[7]'
                Info: Total cell delay = 3.313 ns ( 38.76 % )
                Info: Total interconnect delay = 5.234 ns ( 61.24 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 644 path(s). See Report window for details.
Info: Minimum slack time is -7.946 ns for clock "MCLK_12MHZ" between source register "temp_Merc_serialno[7]" and destination register "Merc_serialno[7]"
    Info: + Shortest register to register delay is 0.735 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[7]'
        Info: 2: + IC(0.421 ns) + CELL(0.206 ns) = 0.627 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 1; COMB Node = 'Merc_serialno[7]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.735 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Merc_serialno[7]'
        Info: Total cell delay = 0.314 ns ( 42.72 % )
        Info: Total interconnect delay = 0.421 ns ( 57.28 % )
    Info: - Smallest register to register requirement is 8.681 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 8.679 ns
            Info: + Longest clock path from clock "MCLK_12MHZ" to destination register is 18.145 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.297 ns) + CELL(0.970 ns) = 3.262 ns; Loc. = LCFF_X32_Y13_N29; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(1.162 ns) + CELL(0.206 ns) = 4.630 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.665 ns) + CELL(0.206 ns) = 5.501 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.378 ns) + CELL(0.370 ns) = 6.249 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.369 ns) + CELL(0.206 ns) = 6.824 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(0.372 ns) + CELL(0.589 ns) = 7.785 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.343 ns) + CELL(0.970 ns) = 9.098 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 5; REG Node = 'AK_reset~reg0'
                Info: 9: + IC(0.466 ns) + CELL(0.206 ns) = 9.770 ns; Loc. = LCCOMB_X33_Y10_N24; Fanout = 1; COMB Node = 'BCLK~30'
                Info: 10: + IC(0.377 ns) + CELL(0.370 ns) = 10.517 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 11: + IC(0.705 ns) + CELL(0.000 ns) = 11.222 ns; Loc. = CLKCTRL_G6; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
                Info: 12: + IC(0.920 ns) + CELL(0.970 ns) = 13.112 ns; Loc. = LCFF_X33_Y14_N17; Fanout = 4; REG Node = 'DFS0~reg0'
                Info: 13: + IC(1.197 ns) + CELL(0.370 ns) = 14.679 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; COMB Node = 'LRCLK~2'
                Info: 14: + IC(0.362 ns) + CELL(0.206 ns) = 15.247 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'LRCLK~3'
                Info: 15: + IC(0.364 ns) + CELL(0.206 ns) = 15.817 ns; Loc. = LCCOMB_X33_Y10_N22; Fanout = 12; COMB Node = 'LRCLK~4'
                Info: 16: + IC(0.759 ns) + CELL(0.000 ns) = 16.576 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'LRCLK~4clkctrl'
                Info: 17: + IC(0.903 ns) + CELL(0.666 ns) = 18.145 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 1; REG Node = 'Merc_serialno[7]'
                Info: Total cell delay = 7.506 ns ( 41.37 % )
                Info: Total interconnect delay = 10.639 ns ( 58.63 % )
            Info: - Shortest clock path from clock "MCLK_12MHZ" to source register is 9.466 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.416 ns) + CELL(0.366 ns) = 2.777 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.378 ns) + CELL(0.370 ns) = 3.525 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 4.100 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(0.372 ns) + CELL(0.589 ns) = 5.061 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(1.480 ns) + CELL(0.651 ns) = 7.192 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 3; COMB Node = 'BCLK~2'
                Info: 7: + IC(0.705 ns) + CELL(0.000 ns) = 7.897 ns; Loc. = CLKCTRL_G6; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
                Info: 8: + IC(0.903 ns) + CELL(0.666 ns) = 9.466 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[7]'
                Info: Total cell delay = 3.843 ns ( 40.60 % )
                Info: Total interconnect delay = 5.623 ns ( 59.40 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement MCLK_12MHZ along 563 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N28; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]~338'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 2.987 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.326 ns) + CELL(0.666 ns) = 2.987 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 55.61 % )
                Info: Total interconnect delay = 1.326 ns ( 44.39 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 2.987 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.326 ns) + CELL(0.666 ns) = 2.987 ns; Loc. = LCFF_X1_Y14_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 55.61 % )
                Info: Total interconnect delay = 1.326 ns ( 44.39 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 912 ps for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 0.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y14_N17; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.454 ns) + CELL(0.460 ns) = 0.914 ns; Loc. = LCFF_X4_Y14_N27; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 50.33 % )
        Info: Total interconnect delay = 0.454 ns ( 49.67 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.856 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.911 ns) + CELL(0.666 ns) = 2.856 ns; Loc. = LCFF_X4_Y14_N27; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.24 % )
                Info: Total interconnect delay = 1.050 ns ( 36.76 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.856 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.911 ns) + CELL(0.666 ns) = 2.856 ns; Loc. = LCFF_X4_Y14_N17; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.24 % )
                Info: Total interconnect delay = 1.050 ns ( 36.76 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]" (data pin = "GPIO[21]", clock pin = "SPI_SCK") is 8.718 ns
    Info: + Longest pin to register delay is 11.745 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'GPIO[21]'
        Info: 2: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = IOC_X30_Y0_N2; Fanout = 2; COMB Node = 'GPIO[21]~2'
        Info: 3: + IC(8.058 ns) + CELL(0.370 ns) = 9.412 ns; Loc. = LCCOMB_X4_Y14_N18; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~244'
        Info: 4: + IC(0.675 ns) + CELL(0.206 ns) = 10.293 ns; Loc. = LCCOMB_X3_Y14_N2; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~245'
        Info: 5: + IC(0.992 ns) + CELL(0.460 ns) = 11.745 ns; Loc. = LCFF_X1_Y14_N7; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]'
        Info: Total cell delay = 2.020 ns ( 17.20 % )
        Info: Total interconnect delay = 9.725 ns ( 82.80 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 2.987 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(1.326 ns) + CELL(0.666 ns) = 2.987 ns; Loc. = LCFF_X1_Y14_N7; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]'
        Info: Total cell delay = 1.661 ns ( 55.61 % )
        Info: Total interconnect delay = 1.326 ns ( 44.39 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED3" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23" is 23.669 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 13.995 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
        Info: 2: + IC(2.120 ns) + CELL(0.970 ns) = 4.220 ns; Loc. = LCFF_X32_Y10_N21; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(0.399 ns) + CELL(0.970 ns) = 5.589 ns; Loc. = LCFF_X32_Y10_N9; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.463 ns) + CELL(0.366 ns) = 6.418 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.665 ns) + CELL(0.206 ns) = 7.289 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.378 ns) + CELL(0.370 ns) = 8.037 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.369 ns) + CELL(0.206 ns) = 8.612 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(0.372 ns) + CELL(0.589 ns) = 9.573 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(2.860 ns) + CELL(0.000 ns) = 12.433 ns; Loc. = CLKCTRL_G1; Fanout = 377; COMB Node = 'CLK_MCLK~6clkctrl'
        Info: 10: + IC(0.896 ns) + CELL(0.666 ns) = 13.995 ns; Loc. = LCFF_X21_Y7_N11; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23'
        Info: Total cell delay = 5.473 ns ( 39.11 % )
        Info: Total interconnect delay = 8.522 ns ( 60.89 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 9.370 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N11; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_91j1:auto_generated|op_1~179_OTERM23'
        Info: 2: + IC(0.467 ns) + CELL(0.651 ns) = 1.118 ns; Loc. = LCCOMB_X21_Y7_N26; Fanout = 1; COMB Node = 'LessThan0~226'
        Info: 3: + IC(0.366 ns) + CELL(0.624 ns) = 2.108 ns; Loc. = LCCOMB_X21_Y7_N24; Fanout = 2; COMB Node = 'LessThan0~227'
        Info: 4: + IC(1.082 ns) + CELL(0.651 ns) = 3.841 ns; Loc. = LCCOMB_X21_Y6_N4; Fanout = 1; COMB Node = 'have_sync~0'
        Info: 5: + IC(2.413 ns) + CELL(3.116 ns) = 9.370 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
        Info: Total cell delay = 5.042 ns ( 53.81 % )
        Info: Total interconnect delay = 4.328 ns ( 46.19 % )
Info: Longest tpd from source pin "SDOBACK" to destination pin "FX2_PE1" is 11.654 ns
    Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'
    Info: 2: + IC(7.563 ns) + CELL(3.076 ns) = 11.654 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'
    Info: Total cell delay = 4.091 ns ( 35.10 % )
    Info: Total interconnect delay = 7.563 ns ( 64.90 % )
Info: th for register "temp_Merc_serialno[7]" (data pin = "serno", clock pin = "IFCLK") is 7.851 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 14.579 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 5; CLK Node = 'IFCLK'
        Info: 2: + IC(2.120 ns) + CELL(0.970 ns) = 4.220 ns; Loc. = LCFF_X32_Y10_N21; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(0.399 ns) + CELL(0.970 ns) = 5.589 ns; Loc. = LCFF_X32_Y10_N9; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.463 ns) + CELL(0.366 ns) = 6.418 ns; Loc. = LCCOMB_X32_Y10_N22; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.665 ns) + CELL(0.206 ns) = 7.289 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.378 ns) + CELL(0.370 ns) = 8.037 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.369 ns) + CELL(0.206 ns) = 8.612 ns; Loc. = LCCOMB_X33_Y10_N28; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(0.372 ns) + CELL(0.589 ns) = 9.573 ns; Loc. = LCCOMB_X33_Y10_N14; Fanout = 11; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(0.343 ns) + CELL(0.970 ns) = 10.886 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 5; REG Node = 'AK_reset~reg0'
        Info: 10: + IC(0.466 ns) + CELL(0.206 ns) = 11.558 ns; Loc. = LCCOMB_X33_Y10_N24; Fanout = 1; COMB Node = 'BCLK~30'
        Info: 11: + IC(0.377 ns) + CELL(0.370 ns) = 12.305 ns; Loc. = LCCOMB_X33_Y10_N6; Fanout = 3; COMB Node = 'BCLK~2'
        Info: 12: + IC(0.705 ns) + CELL(0.000 ns) = 13.010 ns; Loc. = CLKCTRL_G6; Fanout = 305; COMB Node = 'BCLK~2clkctrl'
        Info: 13: + IC(0.903 ns) + CELL(0.666 ns) = 14.579 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[7]'
        Info: Total cell delay = 7.019 ns ( 48.14 % )
        Info: Total interconnect delay = 7.560 ns ( 51.86 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.034 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_179; Fanout = 16; PIN Node = 'serno'
        Info: 2: + IC(5.746 ns) + CELL(0.206 ns) = 6.926 ns; Loc. = LCCOMB_X19_Y15_N28; Fanout = 1; COMB Node = 'temp_Merc_serialno[7]~692'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.034 ns; Loc. = LCFF_X19_Y15_N29; Fanout = 2; REG Node = 'temp_Merc_serialno[7]'
        Info: Total cell delay = 1.288 ns ( 18.31 % )
        Info: Total interconnect delay = 5.746 ns ( 81.69 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 141 megabytes
    Info: Processing ended: Sun Jan 18 16:39:53 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


