

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Sun Mar 27 18:12:12 2022

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_prj
* Solution:       solution2
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      4.14|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1590|  1590|  1590|  1590|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_dct_1d2_fu_211  |dct_1d2  |   89|   89|   89|   89|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  728|  728|        91|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  728|  728|        91|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|      280|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        0|      1|       84|      229|    -|
|Memory           |        3|      -|        0|        0|    -|
|Multiplexer      |        -|      -|        -|      329|    -|
|Register         |        -|      -|       78|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        3|      1|      162|      838|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF | LUT |
    +--------------------+---------+---------+-------+----+-----+
    |grp_dct_1d2_fu_211  |dct_1d2  |        0|      1|  84|  229|
    +--------------------+---------+---------+-------+----+-----+
    |Total               |         |        0|      1|  84|  229|
    +--------------------+---------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |row_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |col_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |col_inbuf_U   |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                   |        3|  0|   0|   192|   48|     3|         3072|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_232_p2                   |     +    |      0|  0|  12|           4|           1|
    |i_5_fu_342_p2                   |     +    |      0|  0|  12|           4|           1|
    |i_6_fu_305_p2                   |     +    |      0|  0|  12|           4|           1|
    |i_7_fu_415_p2                   |     +    |      0|  0|  12|           4|           1|
    |indvar_flatten_next1_fu_354_p2  |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten_next_fu_244_p2   |     +    |      0|  0|  15|           7|           1|
    |j_2_fu_250_p2                   |     +    |      0|  0|  12|           4|           1|
    |j_3_fu_360_p2                   |     +    |      0|  0|  12|           4|           1|
    |tmp_10_fu_435_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_12_fu_404_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_3_fu_294_p2                 |     +    |      0|  0|  15|           8|           8|
    |tmp_5_fu_325_p2                 |     +    |      0|  0|  15|           8|           8|
    |exitcond_flatten1_fu_348_p2     |   icmp   |      0|  0|  11|           7|           8|
    |exitcond_flatten_fu_238_p2      |   icmp   |      0|  0|  11|           7|           8|
    |tmp_1_fu_256_p2                 |   icmp   |      0|  0|  11|           4|           5|
    |tmp_4_fu_336_p2                 |   icmp   |      0|  0|  11|           4|           5|
    |tmp_7_fu_366_p2                 |   icmp   |      0|  0|  11|           4|           5|
    |tmp_fu_226_p2                   |   icmp   |      0|  0|  11|           4|           5|
    |i_1_mid2_fu_262_p3              |  select  |      0|  0|   4|           1|           1|
    |i_3_mid2_fu_372_p3              |  select  |      0|  0|   4|           1|           1|
    |tmp_3_mid2_v_fu_270_p3          |  select  |      0|  0|   4|           1|           4|
    |tmp_9_mid2_v_fu_380_p3          |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                   |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_pp1                   |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   9|           2|           1|
    |ap_enable_reg_pp1_iter1         |    xor   |      0|  0|   9|           2|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 280|         110|          92|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |  15|          3|    1|          3|
    |ap_phi_mux_j_1_phi_fu_193_p4   |   9|          2|    4|          8|
    |ap_phi_mux_j_phi_fu_148_p4     |   9|          2|    4|          8|
    |col_inbuf_address0             |  15|          3|    6|         18|
    |col_inbuf_ce0                  |  15|          3|    1|          3|
    |col_outbuf_address0            |  15|          3|    6|         18|
    |col_outbuf_ce0                 |  15|          3|    1|          3|
    |col_outbuf_we0                 |   9|          2|    1|          2|
    |grp_dct_1d2_fu_211_dst_offset  |  15|          3|    4|         12|
    |grp_dct_1d2_fu_211_src_offset  |  15|          3|    4|         12|
    |grp_dct_1d2_fu_211_src_q0      |  15|          3|   16|         48|
    |i_1_reg_155                    |   9|          2|    4|          8|
    |i_2_reg_166                    |   9|          2|    4|          8|
    |i_3_reg_200                    |   9|          2|    4|          8|
    |i_reg_121                      |   9|          2|    4|          8|
    |in_block_ce0                   |   9|          2|    1|          2|
    |indvar_flatten1_reg_178        |   9|          2|    7|         14|
    |indvar_flatten_reg_133         |   9|          2|    7|         14|
    |j_1_reg_189                    |   9|          2|    4|          8|
    |j_reg_144                      |   9|          2|    4|          8|
    |row_outbuf_address0            |  15|          3|    6|         18|
    |row_outbuf_ce0                 |  15|          3|    1|          3|
    |row_outbuf_we0                 |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 329|         69|   97|        249|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |  1|   0|    1|          0|
    |ap_reg_grp_dct_1d2_fu_211_ap_start  |  1|   0|    1|          0|
    |exitcond_flatten1_reg_494           |  1|   0|    1|          0|
    |exitcond_flatten_reg_455            |  1|   0|    1|          0|
    |i_1_mid2_reg_464                    |  4|   0|    4|          0|
    |i_1_reg_155                         |  4|   0|    4|          0|
    |i_2_reg_166                         |  4|   0|    4|          0|
    |i_3_mid2_reg_503                    |  4|   0|    4|          0|
    |i_3_reg_200                         |  4|   0|    4|          0|
    |i_4_reg_450                         |  4|   0|    4|          0|
    |i_5_reg_489                         |  4|   0|    4|          0|
    |i_reg_121                           |  4|   0|    4|          0|
    |indvar_flatten1_reg_178             |  7|   0|    7|          0|
    |indvar_flatten_reg_133              |  7|   0|    7|          0|
    |j_1_reg_189                         |  4|   0|    4|          0|
    |j_reg_144                           |  4|   0|    4|          0|
    |tmp_3_mid2_v_reg_469                |  4|   0|    4|          0|
    |tmp_9_mid2_v_reg_508                |  4|   0|    4|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               | 78|   0|   78|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_address0   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce0        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q0         |  in |   16|  ap_memory |   in_block   |     array    |
|out_block_address0  | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0        | out |   16|  ap_memory |   out_block  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

