Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Nov 15 18:53:29 2020
| Host         : DJ00308 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (16962)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (16962)
----------------------------------
 There are 16962 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.041        0.000                      0               165671        0.038        0.000                      0               165671        3.000        0.000                       0                 16968  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
sys_clk_pin                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         
sysclk                             {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1        0.043        0.000                      0               165671        0.122        0.000                      0               165671        8.750        0.000                       0                 16964  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  
sysclk                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.041        0.000                      0               165671        0.122        0.000                      0               165671        8.750        0.000                       0                 16964  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1        0.041        0.000                      0               165671        0.038        0.000                      0               165671  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0          0.041        0.000                      0               165671        0.038        0.000                      0               165671  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.778ns  (logic 4.445ns (22.477%)  route 15.332ns (77.523%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 18.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.834    18.624    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X55Y120        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.538    18.246    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X55Y120        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]/C
                         clock pessimism              0.570    18.815    
                         clock uncertainty           -0.082    18.734    
    SLICE_X55Y120        FDRE (Setup_fdre_C_D)       -0.067    18.667    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]
  -------------------------------------------------------------------
                         required time                         18.667    
                         arrival time                         -18.624    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.913ns  (logic 4.585ns (23.027%)  route 15.328ns (76.973%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 18.245 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.637 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.637    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.971 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.779    14.750    design_1_i/cpu_0/inst/decoder0/data1[8]
    SLICE_X99Y73         LUT5 (Prop_lut5_I0_O)        0.303    15.053 r  design_1_i/cpu_0/inst/decoder0/branch_pc[9]_i_5/O
                         net (fo=1, routed)           1.656    16.709    design_1_i/cpu_0/inst/decoder0/branch_pc[9]_i_5_n_0
    SLICE_X77Y98         LUT6 (Prop_lut6_I5_O)        0.124    16.833 r  design_1_i/cpu_0/inst/decoder0/branch_pc[9]_i_1/O
                         net (fo=2, routed)           1.776    18.609    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[9]
    SLICE_X55Y121        LUT3 (Prop_lut3_I2_O)        0.150    18.759 r  design_1_i/cpu_0/inst/decoder0/alu_result[9]_i_1/O
                         net (fo=1, routed)           0.000    18.759    design_1_i/cpu_0/inst/execute0/D[9]
    SLICE_X55Y121        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.537    18.245    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X55Y121        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[9]/C
                         clock pessimism              0.570    18.814    
                         clock uncertainty           -0.082    18.733    
    SLICE_X55Y121        FDRE (Setup_fdre_C_D)        0.075    18.808    design_1_i/cpu_0/inst/execute0/alu_result_reg[9]
  -------------------------------------------------------------------
                         required time                         18.808    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.700ns  (logic 4.445ns (22.566%)  route 15.255ns (77.434%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 18.257 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.756    18.546    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X52Y108        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.549    18.257    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X52Y108        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_5/C
                         clock pessimism              0.554    18.810    
                         clock uncertainty           -0.082    18.729    
    SLICE_X52Y108        FDRE (Setup_fdre_C_D)       -0.028    18.701    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_5
  -------------------------------------------------------------------
                         required time                         18.701    
                         arrival time                         -18.546    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.635ns  (logic 3.324ns (16.932%)  route 16.310ns (83.068%))
  Logic Levels:           15  (LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 18.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.660    -1.159    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X53Y118        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/Q
                         net (fo=6944, routed)        3.067     2.364    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/A0
    SLICE_X12Y137        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.588     2.952 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/OA
    SLICE_X12Y137        MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F7.A/O
                         net (fo=1, routed)           0.000     3.166    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/O1
    SLICE_X12Y137        MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F8/O
                         net (fo=1, routed)           1.645     4.899    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I5_O)        0.319     5.218 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50/O
                         net (fo=1, routed)           0.000     5.218    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     5.463 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23/O
                         net (fo=2, routed)           1.018     6.481    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I5_O)        0.298     6.779 r  design_1_i/cpu_0/inst/datamem0/rd_data[3]_i_10/O
                         net (fo=1, routed)           0.609     7.389    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_3
    SLICE_X50Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.513 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5/O
                         net (fo=1, routed)           0.779     8.292    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2/O
                         net (fo=1, routed)           2.200    10.616    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_1/O
                         net (fo=4, routed)           0.327    11.067    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[3]
    SLICE_X92Y65         LUT6 (Prop_lut6_I2_O)        0.124    11.191 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_18/O
                         net (fo=111, routed)         1.282    12.473    design_1_i/cpu_0/inst/execute0/alu_result[0]_i_9_0
    SLICE_X96Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.597 r  design_1_i/cpu_0/inst/execute0/branch_pc[6]_i_10/O
                         net (fo=8, routed)           1.130    13.727    design_1_i/cpu_0/inst/execute0/pc2_reg[6]
    SLICE_X102Y62        LUT6 (Prop_lut6_I1_O)        0.124    13.851 r  design_1_i/cpu_0/inst/execute0/branch_pc[4]_i_7/O
                         net (fo=1, routed)           0.573    14.424    design_1_i/cpu_0/inst/decoder0/branch_pc_reg[3]_0
    SLICE_X103Y62        LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3/O
                         net (fo=1, routed)           0.597    15.145    design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I3_O)        0.124    15.269 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_1/O
                         net (fo=2, routed)           0.173    15.442    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[3]
    SLICE_X100Y62        LUT3 (Prop_lut3_I2_O)        0.124    15.566 r  design_1_i/cpu_0/inst/decoder0/alu_result[3]_i_1/O
                         net (fo=12, routed)          2.909    18.476    design_1_i/cpu_0/inst/execute0/D[3]
    SLICE_X53Y121        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.538    18.246    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X53Y121        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]/C
                         clock pessimism              0.570    18.815    
                         clock uncertainty           -0.082    18.734    
    SLICE_X53Y121        FDRE (Setup_fdre_C_D)       -0.058    18.676    design_1_i/cpu_0/inst/execute0/alu_result_reg[3]
  -------------------------------------------------------------------
                         required time                         18.676    
                         arrival time                         -18.476    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.757ns  (logic 4.445ns (22.501%)  route 15.312ns (77.499%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.813    18.603    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X41Y95         FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.801    18.508    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X41Y95         FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_9/C
                         clock pessimism              0.482    18.990    
                         clock uncertainty           -0.082    18.908    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)       -0.067    18.841    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_9
  -------------------------------------------------------------------
                         required time                         18.841    
                         arrival time                         -18.603    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.709ns  (logic 4.445ns (22.556%)  route 15.263ns (77.444%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.765    18.555    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X21Y80         FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.806    18.513    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X21Y80         FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_7/C
                         clock pessimism              0.482    18.995    
                         clock uncertainty           -0.082    18.913    
    SLICE_X21Y80         FDRE (Setup_fdre_C_D)       -0.081    18.832    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_7
  -------------------------------------------------------------------
                         required time                         18.832    
                         arrival time                         -18.555    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.515ns  (logic 3.324ns (17.035%)  route 16.190ns (82.965%))
  Logic Levels:           15  (LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 18.239 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.660    -1.159    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X53Y118        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/Q
                         net (fo=6944, routed)        3.067     2.364    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/A0
    SLICE_X12Y137        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.588     2.952 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/OA
    SLICE_X12Y137        MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F7.A/O
                         net (fo=1, routed)           0.000     3.166    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/O1
    SLICE_X12Y137        MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F8/O
                         net (fo=1, routed)           1.645     4.899    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I5_O)        0.319     5.218 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50/O
                         net (fo=1, routed)           0.000     5.218    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     5.463 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23/O
                         net (fo=2, routed)           1.018     6.481    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I5_O)        0.298     6.779 r  design_1_i/cpu_0/inst/datamem0/rd_data[3]_i_10/O
                         net (fo=1, routed)           0.609     7.389    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_3
    SLICE_X50Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.513 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5/O
                         net (fo=1, routed)           0.779     8.292    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2/O
                         net (fo=1, routed)           2.200    10.616    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_1/O
                         net (fo=4, routed)           0.327    11.067    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[3]
    SLICE_X92Y65         LUT6 (Prop_lut6_I2_O)        0.124    11.191 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_18/O
                         net (fo=111, routed)         1.282    12.473    design_1_i/cpu_0/inst/execute0/alu_result[0]_i_9_0
    SLICE_X96Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.597 r  design_1_i/cpu_0/inst/execute0/branch_pc[6]_i_10/O
                         net (fo=8, routed)           1.130    13.727    design_1_i/cpu_0/inst/execute0/pc2_reg[6]
    SLICE_X102Y62        LUT6 (Prop_lut6_I1_O)        0.124    13.851 r  design_1_i/cpu_0/inst/execute0/branch_pc[4]_i_7/O
                         net (fo=1, routed)           0.573    14.424    design_1_i/cpu_0/inst/decoder0/branch_pc_reg[3]_0
    SLICE_X103Y62        LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3/O
                         net (fo=1, routed)           0.597    15.145    design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I3_O)        0.124    15.269 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_1/O
                         net (fo=2, routed)           0.173    15.442    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[3]
    SLICE_X100Y62        LUT3 (Prop_lut3_I2_O)        0.124    15.566 r  design_1_i/cpu_0/inst/decoder0/alu_result[3]_i_1/O
                         net (fo=12, routed)          2.790    18.356    design_1_i/cpu_0/inst/execute0/D[3]
    SLICE_X77Y141        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.531    18.239    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X77Y141        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_5/C
                         clock pessimism              0.554    18.792    
                         clock uncertainty           -0.082    18.711    
    SLICE_X77Y141        FDRE (Setup_fdre_C_D)       -0.067    18.644    design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_5
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.440ns  (logic 4.445ns (22.868%)  route 14.994ns (77.132%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 18.241 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.496    18.286    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X89Y133        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.533    18.241    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X89Y133        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_4/C
                         clock pessimism              0.482    18.722    
                         clock uncertainty           -0.082    18.641    
    SLICE_X89Y133        FDRE (Setup_fdre_C_D)       -0.067    18.574    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_4
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.416ns  (logic 4.445ns (22.896%)  route 14.971ns (77.104%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 18.253 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.472    18.263    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X95Y139        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.545    18.253    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X95Y139        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_3/C
                         clock pessimism              0.482    18.734    
                         clock uncertainty           -0.082    18.653    
    SLICE_X95Y139        FDRE (Setup_fdre_C_D)       -0.081    18.572    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_3
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -18.263    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.504ns  (logic 3.324ns (17.045%)  route 16.180ns (82.955%))
  Logic Levels:           15  (LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 18.255 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.660    -1.159    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X53Y118        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/Q
                         net (fo=6944, routed)        3.067     2.364    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/A0
    SLICE_X12Y137        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.588     2.952 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/OA
    SLICE_X12Y137        MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F7.A/O
                         net (fo=1, routed)           0.000     3.166    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/O1
    SLICE_X12Y137        MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F8/O
                         net (fo=1, routed)           1.645     4.899    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I5_O)        0.319     5.218 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50/O
                         net (fo=1, routed)           0.000     5.218    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     5.463 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23/O
                         net (fo=2, routed)           1.018     6.481    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I5_O)        0.298     6.779 r  design_1_i/cpu_0/inst/datamem0/rd_data[3]_i_10/O
                         net (fo=1, routed)           0.609     7.389    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_3
    SLICE_X50Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.513 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5/O
                         net (fo=1, routed)           0.779     8.292    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2/O
                         net (fo=1, routed)           2.200    10.616    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_1/O
                         net (fo=4, routed)           0.327    11.067    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[3]
    SLICE_X92Y65         LUT6 (Prop_lut6_I2_O)        0.124    11.191 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_18/O
                         net (fo=111, routed)         1.282    12.473    design_1_i/cpu_0/inst/execute0/alu_result[0]_i_9_0
    SLICE_X96Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.597 r  design_1_i/cpu_0/inst/execute0/branch_pc[6]_i_10/O
                         net (fo=8, routed)           1.130    13.727    design_1_i/cpu_0/inst/execute0/pc2_reg[6]
    SLICE_X102Y62        LUT6 (Prop_lut6_I1_O)        0.124    13.851 r  design_1_i/cpu_0/inst/execute0/branch_pc[4]_i_7/O
                         net (fo=1, routed)           0.573    14.424    design_1_i/cpu_0/inst/decoder0/branch_pc_reg[3]_0
    SLICE_X103Y62        LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3/O
                         net (fo=1, routed)           0.597    15.145    design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I3_O)        0.124    15.269 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_1/O
                         net (fo=2, routed)           0.173    15.442    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[3]
    SLICE_X100Y62        LUT3 (Prop_lut3_I2_O)        0.124    15.566 r  design_1_i/cpu_0/inst/decoder0/alu_result[3]_i_1/O
                         net (fo=12, routed)          2.779    18.345    design_1_i/cpu_0/inst/execute0/D[3]
    SLICE_X49Y112        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.547    18.255    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X49Y112        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_4/C
                         clock pessimism              0.554    18.808    
                         clock uncertainty           -0.082    18.727    
    SLICE_X49Y112        FDRE (Setup_fdre_C_D)       -0.067    18.660    design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_4
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -18.345    
  -------------------------------------------------------------------
                         slack                                  0.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/decoder0/info_load_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/info_loadE_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.629    -0.670    design_1_i/cpu_0/inst/decoder0/sysclk
    SLICE_X83Y60         FDSE                                         r  design_1_i/cpu_0/inst/decoder0/info_load_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y60         FDSE (Prop_fdse_C_Q)         0.141    -0.529 r  design_1_i/cpu_0/inst/decoder0/info_load_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.473    design_1_i/cpu_0/inst/execute0/info_load[0]
    SLICE_X83Y60         FDSE                                         r  design_1_i/cpu_0/inst/execute0/info_loadE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.903    -0.911    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X83Y60         FDSE                                         r  design_1_i/cpu_0/inst/execute0/info_loadE_reg[2]/C
                         clock pessimism              0.241    -0.670    
    SLICE_X83Y60         FDSE (Hold_fdse_C_D)         0.075    -0.595    design_1_i/cpu_0/inst/execute0/info_loadE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.630    -0.669    design_1_i/cpu_0/inst/decoder0/sysclk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[4]/Q
                         net (fo=1, routed)           0.058    -0.470    design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]_2[4]
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.904    -0.910    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]/C
                         clock pessimism              0.241    -0.669    
    SLICE_X82Y57         FDRE (Hold_fdre_C_D)         0.071    -0.598    design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.630    -0.669    design_1_i/cpu_0/inst/decoder0/sysclk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[2]/Q
                         net (fo=1, routed)           0.065    -0.463    design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]_2[2]
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.904    -0.910    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[2]/C
                         clock pessimism              0.241    -0.669    
    SLICE_X82Y57         FDRE (Hold_fdre_C_D)         0.075    -0.594    design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/datamem0/rd_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.772%)  route 0.154ns (52.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.642    -0.657    design_1_i/cpu_0/inst/datamem0/sysclk
    SLICE_X95Y63         FDRE                                         r  design_1_i/cpu_0/inst/datamem0/rd_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  design_1_i/cpu_0/inst/datamem0/rd_data_reg[16]/Q
                         net (fo=6, routed)           0.154    -0.362    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/DIC0
    SLICE_X94Y62         RAMD32                                       r  design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.916    -0.898    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X94Y62         RAMD32                                       r  design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.257    -0.641    
    SLICE_X94Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.497    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/execute0/branch_pc_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/fetch0/npc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.189ns (64.659%)  route 0.103ns (35.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.638    -0.661    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X97Y70         FDRE                                         r  design_1_i/cpu_0/inst/execute0/branch_pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.520 r  design_1_i/cpu_0/inst/execute0/branch_pc_reg[28]/Q
                         net (fo=2, routed)           0.103    -0.417    design_1_i/cpu_0/inst/execute0/branch_pc[28]
    SLICE_X96Y70         LUT3 (Prop_lut3_I0_O)        0.048    -0.369 r  design_1_i/cpu_0/inst/execute0/npc[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    design_1_i/cpu_0/inst/fetch0/npc_reg[28]_0
    SLICE_X96Y70         FDRE                                         r  design_1_i/cpu_0/inst/fetch0/npc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.911    -0.903    design_1_i/cpu_0/inst/fetch0/sysclk
    SLICE_X96Y70         FDRE                                         r  design_1_i/cpu_0/inst/fetch0/npc_reg[28]/C
                         clock pessimism              0.255    -0.648    
    SLICE_X96Y70         FDRE (Hold_fdre_C_D)         0.131    -0.517    design_1_i/cpu_0/inst/fetch0/npc_reg[28]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/execute0/branch_pc_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/fetch0/npc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.641    -0.658    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X101Y69        FDRE                                         r  design_1_i/cpu_0/inst/execute0/branch_pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/cpu_0/inst/execute0/branch_pc_reg[29]/Q
                         net (fo=2, routed)           0.099    -0.418    design_1_i/cpu_0/inst/execute0/branch_pc[29]
    SLICE_X100Y69        LUT3 (Prop_lut3_I0_O)        0.045    -0.373 r  design_1_i/cpu_0/inst/execute0/npc[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    design_1_i/cpu_0/inst/fetch0/npc_reg[29]_0
    SLICE_X100Y69        FDRE                                         r  design_1_i/cpu_0/inst/fetch0/npc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.914    -0.900    design_1_i/cpu_0/inst/fetch0/sysclk
    SLICE_X100Y69        FDRE                                         r  design_1_i/cpu_0/inst/fetch0/npc_reg[29]/C
                         clock pessimism              0.255    -0.645    
    SLICE_X100Y69        FDRE (Hold_fdre_C_D)         0.120    -0.525    design_1_i/cpu_0/inst/fetch0/npc_reg[29]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/decoder0/info_store_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/info_storeE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.630    -0.669    design_1_i/cpu_0/inst/decoder0/sysclk
    SLICE_X84Y60         FDRE                                         r  design_1_i/cpu_0/inst/decoder0/info_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.505 r  design_1_i/cpu_0/inst/decoder0/info_store_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.449    design_1_i/cpu_0/inst/execute0/info_store[0]
    SLICE_X84Y60         FDRE                                         r  design_1_i/cpu_0/inst/execute0/info_storeE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.904    -0.910    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X84Y60         FDRE                                         r  design_1_i/cpu_0/inst/execute0/info_storeE_reg[0]/C
                         clock pessimism              0.241    -0.669    
    SLICE_X84Y60         FDRE (Hold_fdre_C_D)         0.060    -0.609    design_1_i/cpu_0/inst/execute0/info_storeE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/regfile0/reg2_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/rs2E_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.949%)  route 0.096ns (34.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.628    -0.671    design_1_i/cpu_0/inst/regfile0/sysclk
    SLICE_X86Y64         FDRE                                         r  design_1_i/cpu_0/inst/regfile0/reg2_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.530 r  design_1_i/cpu_0/inst/regfile0/reg2_data_reg[4]/Q
                         net (fo=2, routed)           0.096    -0.434    design_1_i/cpu_0/inst/decoder0/ans0_carry__6_i_15_1[4]
    SLICE_X87Y64         LUT6 (Prop_lut6_I2_O)        0.045    -0.389 r  design_1_i/cpu_0/inst/decoder0/rs2E[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    design_1_i/cpu_0/inst/execute0/rs2E_reg[6]_0[4]
    SLICE_X87Y64         FDRE                                         r  design_1_i/cpu_0/inst/execute0/rs2E_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.901    -0.913    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X87Y64         FDRE                                         r  design_1_i/cpu_0/inst/execute0/rs2E_reg[4]/C
                         clock pessimism              0.255    -0.658    
    SLICE_X87Y64         FDRE (Hold_fdre_C_D)         0.092    -0.566    design_1_i/cpu_0/inst/execute0/rs2E_reg[4]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.630    -0.669    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X83Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[3]/Q
                         net (fo=3, routed)           0.124    -0.404    design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[4]_1[3]
    SLICE_X83Y58         FDRE                                         r  design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.904    -0.910    design_1_i/cpu_0/inst/datamem0/sysclk
    SLICE_X83Y58         FDRE                                         r  design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[3]/C
                         clock pessimism              0.257    -0.653    
    SLICE_X83Y58         FDRE (Hold_fdre_C_D)         0.070    -0.583    design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[3]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/datamem0/rd_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.773%)  route 0.179ns (52.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.645    -0.654    design_1_i/cpu_0/inst/datamem0/sysclk
    SLICE_X98Y60         FDRE                                         r  design_1_i/cpu_0/inst/datamem0/rd_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  design_1_i/cpu_0/inst/datamem0/rd_data_reg[9]/Q
                         net (fo=6, routed)           0.179    -0.311    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/DIB1
    SLICE_X100Y59        RAMD32                                       r  design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.923    -0.891    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/WCLK
    SLICE_X100Y59        RAMD32                                       r  design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.277    -0.614    
    SLICE_X100Y59        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.490    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y12     design_1_i/cpu_0/inst/fetch0/ir_reg_0_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y12     design_1_i/cpu_0/inst/fetch0/ir_reg_0_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y10     design_1_i/cpu_0/inst/fetch0/ir_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10     design_1_i/cpu_0/inst/fetch0/ir_reg_0_20/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y11     design_1_i/cpu_0/inst/fetch0/ir_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y13     design_1_i/cpu_0/inst/fetch0/ir_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11     design_1_i/cpu_0/inst/fetch0/ir_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X6Y12     design_1_i/cpu_0/inst/fetch0/ir_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12     design_1_i/cpu_0/inst/fetch0/ir_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X6Y11     design_1_i/cpu_0/inst/fetch0/ir_reg_0_8/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y147    design_1_i/cpu_0/inst/datamem0/datamem_reg_11264_11519_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y147    design_1_i/cpu_0/inst/datamem0/datamem_reg_11264_11519_6_6/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y154    design_1_i/cpu_0/inst/datamem0/datamem_reg_11264_11519_7_7/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y154    design_1_i/cpu_0/inst/datamem0/datamem_reg_11264_11519_7_7/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y154    design_1_i/cpu_0/inst/datamem0/datamem_reg_11264_11519_7_7/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y154    design_1_i/cpu_0/inst/datamem0/datamem_reg_11264_11519_7_7/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y139    design_1_i/cpu_0/inst/datamem0/datamem_reg_13568_13823_17_17/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y139    design_1_i/cpu_0/inst/datamem0/datamem_reg_13568_13823_17_17/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y144    design_1_i/cpu_0/inst/datamem0/datamem_reg_13568_13823_18_18/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y144    design_1_i/cpu_0/inst/datamem0/datamem_reg_13568_13823_18_18/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X22Y72     design_1_i/cpu_0/inst/datamem0/datamem_reg_26368_26623_24_24/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X22Y72     design_1_i/cpu_0/inst/datamem0/datamem_reg_26368_26623_24_24/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X112Y128   design_1_i/cpu_0/inst/datamem0/datamem_reg_3584_3839_28_28/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X112Y128   design_1_i/cpu_0/inst/datamem0/datamem_reg_3584_3839_28_28/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y150    design_1_i/cpu_0/inst/datamem0/datamem_reg_15616_15871_2_2/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y150    design_1_i/cpu_0/inst/datamem0/datamem_reg_15616_15871_2_2/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y150    design_1_i/cpu_0/inst/datamem0/datamem_reg_15616_15871_2_2/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y150    design_1_i/cpu_0/inst/datamem0/datamem_reg_15616_15871_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y81     design_1_i/cpu_0/inst/datamem0/datamem_reg_26368_26623_26_26/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y81     design_1_i/cpu_0/inst/datamem0/datamem_reg_26368_26623_26_26/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.778ns  (logic 4.445ns (22.477%)  route 15.332ns (77.523%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 18.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.834    18.624    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X55Y120        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.538    18.246    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X55Y120        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]/C
                         clock pessimism              0.570    18.815    
                         clock uncertainty           -0.084    18.732    
    SLICE_X55Y120        FDRE (Setup_fdre_C_D)       -0.067    18.665    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]
  -------------------------------------------------------------------
                         required time                         18.665    
                         arrival time                         -18.624    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.913ns  (logic 4.585ns (23.027%)  route 15.328ns (76.973%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 18.245 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.637 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.637    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.971 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.779    14.750    design_1_i/cpu_0/inst/decoder0/data1[8]
    SLICE_X99Y73         LUT5 (Prop_lut5_I0_O)        0.303    15.053 r  design_1_i/cpu_0/inst/decoder0/branch_pc[9]_i_5/O
                         net (fo=1, routed)           1.656    16.709    design_1_i/cpu_0/inst/decoder0/branch_pc[9]_i_5_n_0
    SLICE_X77Y98         LUT6 (Prop_lut6_I5_O)        0.124    16.833 r  design_1_i/cpu_0/inst/decoder0/branch_pc[9]_i_1/O
                         net (fo=2, routed)           1.776    18.609    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[9]
    SLICE_X55Y121        LUT3 (Prop_lut3_I2_O)        0.150    18.759 r  design_1_i/cpu_0/inst/decoder0/alu_result[9]_i_1/O
                         net (fo=1, routed)           0.000    18.759    design_1_i/cpu_0/inst/execute0/D[9]
    SLICE_X55Y121        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.537    18.245    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X55Y121        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[9]/C
                         clock pessimism              0.570    18.814    
                         clock uncertainty           -0.084    18.731    
    SLICE_X55Y121        FDRE (Setup_fdre_C_D)        0.075    18.806    design_1_i/cpu_0/inst/execute0/alu_result_reg[9]
  -------------------------------------------------------------------
                         required time                         18.806    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.700ns  (logic 4.445ns (22.566%)  route 15.255ns (77.434%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 18.257 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.756    18.546    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X52Y108        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.549    18.257    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X52Y108        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_5/C
                         clock pessimism              0.554    18.810    
                         clock uncertainty           -0.084    18.727    
    SLICE_X52Y108        FDRE (Setup_fdre_C_D)       -0.028    18.699    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_5
  -------------------------------------------------------------------
                         required time                         18.699    
                         arrival time                         -18.546    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.635ns  (logic 3.324ns (16.932%)  route 16.310ns (83.068%))
  Logic Levels:           15  (LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 18.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.660    -1.159    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X53Y118        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/Q
                         net (fo=6944, routed)        3.067     2.364    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/A0
    SLICE_X12Y137        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.588     2.952 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/OA
    SLICE_X12Y137        MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F7.A/O
                         net (fo=1, routed)           0.000     3.166    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/O1
    SLICE_X12Y137        MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F8/O
                         net (fo=1, routed)           1.645     4.899    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I5_O)        0.319     5.218 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50/O
                         net (fo=1, routed)           0.000     5.218    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     5.463 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23/O
                         net (fo=2, routed)           1.018     6.481    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I5_O)        0.298     6.779 r  design_1_i/cpu_0/inst/datamem0/rd_data[3]_i_10/O
                         net (fo=1, routed)           0.609     7.389    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_3
    SLICE_X50Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.513 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5/O
                         net (fo=1, routed)           0.779     8.292    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2/O
                         net (fo=1, routed)           2.200    10.616    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_1/O
                         net (fo=4, routed)           0.327    11.067    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[3]
    SLICE_X92Y65         LUT6 (Prop_lut6_I2_O)        0.124    11.191 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_18/O
                         net (fo=111, routed)         1.282    12.473    design_1_i/cpu_0/inst/execute0/alu_result[0]_i_9_0
    SLICE_X96Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.597 r  design_1_i/cpu_0/inst/execute0/branch_pc[6]_i_10/O
                         net (fo=8, routed)           1.130    13.727    design_1_i/cpu_0/inst/execute0/pc2_reg[6]
    SLICE_X102Y62        LUT6 (Prop_lut6_I1_O)        0.124    13.851 r  design_1_i/cpu_0/inst/execute0/branch_pc[4]_i_7/O
                         net (fo=1, routed)           0.573    14.424    design_1_i/cpu_0/inst/decoder0/branch_pc_reg[3]_0
    SLICE_X103Y62        LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3/O
                         net (fo=1, routed)           0.597    15.145    design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I3_O)        0.124    15.269 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_1/O
                         net (fo=2, routed)           0.173    15.442    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[3]
    SLICE_X100Y62        LUT3 (Prop_lut3_I2_O)        0.124    15.566 r  design_1_i/cpu_0/inst/decoder0/alu_result[3]_i_1/O
                         net (fo=12, routed)          2.909    18.476    design_1_i/cpu_0/inst/execute0/D[3]
    SLICE_X53Y121        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.538    18.246    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X53Y121        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]/C
                         clock pessimism              0.570    18.815    
                         clock uncertainty           -0.084    18.732    
    SLICE_X53Y121        FDRE (Setup_fdre_C_D)       -0.058    18.674    design_1_i/cpu_0/inst/execute0/alu_result_reg[3]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -18.476    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.757ns  (logic 4.445ns (22.501%)  route 15.312ns (77.499%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.813    18.603    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X41Y95         FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.801    18.508    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X41Y95         FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_9/C
                         clock pessimism              0.482    18.990    
                         clock uncertainty           -0.084    18.906    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)       -0.067    18.839    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_9
  -------------------------------------------------------------------
                         required time                         18.839    
                         arrival time                         -18.603    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.709ns  (logic 4.445ns (22.556%)  route 15.263ns (77.444%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.765    18.555    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X21Y80         FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.806    18.513    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X21Y80         FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_7/C
                         clock pessimism              0.482    18.995    
                         clock uncertainty           -0.084    18.911    
    SLICE_X21Y80         FDRE (Setup_fdre_C_D)       -0.081    18.830    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_7
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                         -18.555    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.515ns  (logic 3.324ns (17.035%)  route 16.190ns (82.965%))
  Logic Levels:           15  (LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 18.239 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.660    -1.159    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X53Y118        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/Q
                         net (fo=6944, routed)        3.067     2.364    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/A0
    SLICE_X12Y137        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.588     2.952 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/OA
    SLICE_X12Y137        MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F7.A/O
                         net (fo=1, routed)           0.000     3.166    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/O1
    SLICE_X12Y137        MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F8/O
                         net (fo=1, routed)           1.645     4.899    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I5_O)        0.319     5.218 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50/O
                         net (fo=1, routed)           0.000     5.218    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     5.463 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23/O
                         net (fo=2, routed)           1.018     6.481    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I5_O)        0.298     6.779 r  design_1_i/cpu_0/inst/datamem0/rd_data[3]_i_10/O
                         net (fo=1, routed)           0.609     7.389    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_3
    SLICE_X50Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.513 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5/O
                         net (fo=1, routed)           0.779     8.292    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2/O
                         net (fo=1, routed)           2.200    10.616    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_1/O
                         net (fo=4, routed)           0.327    11.067    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[3]
    SLICE_X92Y65         LUT6 (Prop_lut6_I2_O)        0.124    11.191 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_18/O
                         net (fo=111, routed)         1.282    12.473    design_1_i/cpu_0/inst/execute0/alu_result[0]_i_9_0
    SLICE_X96Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.597 r  design_1_i/cpu_0/inst/execute0/branch_pc[6]_i_10/O
                         net (fo=8, routed)           1.130    13.727    design_1_i/cpu_0/inst/execute0/pc2_reg[6]
    SLICE_X102Y62        LUT6 (Prop_lut6_I1_O)        0.124    13.851 r  design_1_i/cpu_0/inst/execute0/branch_pc[4]_i_7/O
                         net (fo=1, routed)           0.573    14.424    design_1_i/cpu_0/inst/decoder0/branch_pc_reg[3]_0
    SLICE_X103Y62        LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3/O
                         net (fo=1, routed)           0.597    15.145    design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I3_O)        0.124    15.269 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_1/O
                         net (fo=2, routed)           0.173    15.442    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[3]
    SLICE_X100Y62        LUT3 (Prop_lut3_I2_O)        0.124    15.566 r  design_1_i/cpu_0/inst/decoder0/alu_result[3]_i_1/O
                         net (fo=12, routed)          2.790    18.356    design_1_i/cpu_0/inst/execute0/D[3]
    SLICE_X77Y141        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.531    18.239    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X77Y141        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_5/C
                         clock pessimism              0.554    18.792    
                         clock uncertainty           -0.084    18.709    
    SLICE_X77Y141        FDRE (Setup_fdre_C_D)       -0.067    18.642    design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_5
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.440ns  (logic 4.445ns (22.868%)  route 14.994ns (77.132%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 18.241 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.496    18.286    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X89Y133        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.533    18.241    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X89Y133        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_4/C
                         clock pessimism              0.482    18.722    
                         clock uncertainty           -0.084    18.639    
    SLICE_X89Y133        FDRE (Setup_fdre_C_D)       -0.067    18.572    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_4
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.416ns  (logic 4.445ns (22.896%)  route 14.971ns (77.104%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 18.253 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.472    18.263    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X95Y139        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.545    18.253    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X95Y139        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_3/C
                         clock pessimism              0.482    18.734    
                         clock uncertainty           -0.084    18.651    
    SLICE_X95Y139        FDRE (Setup_fdre_C_D)       -0.081    18.570    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_3
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -18.263    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.504ns  (logic 3.324ns (17.045%)  route 16.180ns (82.955%))
  Logic Levels:           15  (LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 18.255 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.660    -1.159    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X53Y118        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/Q
                         net (fo=6944, routed)        3.067     2.364    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/A0
    SLICE_X12Y137        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.588     2.952 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/OA
    SLICE_X12Y137        MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F7.A/O
                         net (fo=1, routed)           0.000     3.166    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/O1
    SLICE_X12Y137        MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F8/O
                         net (fo=1, routed)           1.645     4.899    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I5_O)        0.319     5.218 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50/O
                         net (fo=1, routed)           0.000     5.218    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     5.463 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23/O
                         net (fo=2, routed)           1.018     6.481    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I5_O)        0.298     6.779 r  design_1_i/cpu_0/inst/datamem0/rd_data[3]_i_10/O
                         net (fo=1, routed)           0.609     7.389    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_3
    SLICE_X50Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.513 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5/O
                         net (fo=1, routed)           0.779     8.292    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2/O
                         net (fo=1, routed)           2.200    10.616    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_1/O
                         net (fo=4, routed)           0.327    11.067    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[3]
    SLICE_X92Y65         LUT6 (Prop_lut6_I2_O)        0.124    11.191 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_18/O
                         net (fo=111, routed)         1.282    12.473    design_1_i/cpu_0/inst/execute0/alu_result[0]_i_9_0
    SLICE_X96Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.597 r  design_1_i/cpu_0/inst/execute0/branch_pc[6]_i_10/O
                         net (fo=8, routed)           1.130    13.727    design_1_i/cpu_0/inst/execute0/pc2_reg[6]
    SLICE_X102Y62        LUT6 (Prop_lut6_I1_O)        0.124    13.851 r  design_1_i/cpu_0/inst/execute0/branch_pc[4]_i_7/O
                         net (fo=1, routed)           0.573    14.424    design_1_i/cpu_0/inst/decoder0/branch_pc_reg[3]_0
    SLICE_X103Y62        LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3/O
                         net (fo=1, routed)           0.597    15.145    design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I3_O)        0.124    15.269 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_1/O
                         net (fo=2, routed)           0.173    15.442    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[3]
    SLICE_X100Y62        LUT3 (Prop_lut3_I2_O)        0.124    15.566 r  design_1_i/cpu_0/inst/decoder0/alu_result[3]_i_1/O
                         net (fo=12, routed)          2.779    18.345    design_1_i/cpu_0/inst/execute0/D[3]
    SLICE_X49Y112        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.547    18.255    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X49Y112        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_4/C
                         clock pessimism              0.554    18.808    
                         clock uncertainty           -0.084    18.725    
    SLICE_X49Y112        FDRE (Setup_fdre_C_D)       -0.067    18.658    design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_4
  -------------------------------------------------------------------
                         required time                         18.658    
                         arrival time                         -18.345    
  -------------------------------------------------------------------
                         slack                                  0.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/decoder0/info_load_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/info_loadE_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.629    -0.670    design_1_i/cpu_0/inst/decoder0/sysclk
    SLICE_X83Y60         FDSE                                         r  design_1_i/cpu_0/inst/decoder0/info_load_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y60         FDSE (Prop_fdse_C_Q)         0.141    -0.529 r  design_1_i/cpu_0/inst/decoder0/info_load_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.473    design_1_i/cpu_0/inst/execute0/info_load[0]
    SLICE_X83Y60         FDSE                                         r  design_1_i/cpu_0/inst/execute0/info_loadE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.903    -0.911    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X83Y60         FDSE                                         r  design_1_i/cpu_0/inst/execute0/info_loadE_reg[2]/C
                         clock pessimism              0.241    -0.670    
    SLICE_X83Y60         FDSE (Hold_fdse_C_D)         0.075    -0.595    design_1_i/cpu_0/inst/execute0/info_loadE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.630    -0.669    design_1_i/cpu_0/inst/decoder0/sysclk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[4]/Q
                         net (fo=1, routed)           0.058    -0.470    design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]_2[4]
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.904    -0.910    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]/C
                         clock pessimism              0.241    -0.669    
    SLICE_X82Y57         FDRE (Hold_fdre_C_D)         0.071    -0.598    design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.630    -0.669    design_1_i/cpu_0/inst/decoder0/sysclk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[2]/Q
                         net (fo=1, routed)           0.065    -0.463    design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]_2[2]
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.904    -0.910    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[2]/C
                         clock pessimism              0.241    -0.669    
    SLICE_X82Y57         FDRE (Hold_fdre_C_D)         0.075    -0.594    design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/datamem0/rd_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.772%)  route 0.154ns (52.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.642    -0.657    design_1_i/cpu_0/inst/datamem0/sysclk
    SLICE_X95Y63         FDRE                                         r  design_1_i/cpu_0/inst/datamem0/rd_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  design_1_i/cpu_0/inst/datamem0/rd_data_reg[16]/Q
                         net (fo=6, routed)           0.154    -0.362    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/DIC0
    SLICE_X94Y62         RAMD32                                       r  design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.916    -0.898    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X94Y62         RAMD32                                       r  design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.257    -0.641    
    SLICE_X94Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.497    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/execute0/branch_pc_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/fetch0/npc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.189ns (64.659%)  route 0.103ns (35.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.638    -0.661    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X97Y70         FDRE                                         r  design_1_i/cpu_0/inst/execute0/branch_pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.520 r  design_1_i/cpu_0/inst/execute0/branch_pc_reg[28]/Q
                         net (fo=2, routed)           0.103    -0.417    design_1_i/cpu_0/inst/execute0/branch_pc[28]
    SLICE_X96Y70         LUT3 (Prop_lut3_I0_O)        0.048    -0.369 r  design_1_i/cpu_0/inst/execute0/npc[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    design_1_i/cpu_0/inst/fetch0/npc_reg[28]_0
    SLICE_X96Y70         FDRE                                         r  design_1_i/cpu_0/inst/fetch0/npc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.911    -0.903    design_1_i/cpu_0/inst/fetch0/sysclk
    SLICE_X96Y70         FDRE                                         r  design_1_i/cpu_0/inst/fetch0/npc_reg[28]/C
                         clock pessimism              0.255    -0.648    
    SLICE_X96Y70         FDRE (Hold_fdre_C_D)         0.131    -0.517    design_1_i/cpu_0/inst/fetch0/npc_reg[28]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/execute0/branch_pc_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/fetch0/npc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.641    -0.658    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X101Y69        FDRE                                         r  design_1_i/cpu_0/inst/execute0/branch_pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/cpu_0/inst/execute0/branch_pc_reg[29]/Q
                         net (fo=2, routed)           0.099    -0.418    design_1_i/cpu_0/inst/execute0/branch_pc[29]
    SLICE_X100Y69        LUT3 (Prop_lut3_I0_O)        0.045    -0.373 r  design_1_i/cpu_0/inst/execute0/npc[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    design_1_i/cpu_0/inst/fetch0/npc_reg[29]_0
    SLICE_X100Y69        FDRE                                         r  design_1_i/cpu_0/inst/fetch0/npc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.914    -0.900    design_1_i/cpu_0/inst/fetch0/sysclk
    SLICE_X100Y69        FDRE                                         r  design_1_i/cpu_0/inst/fetch0/npc_reg[29]/C
                         clock pessimism              0.255    -0.645    
    SLICE_X100Y69        FDRE (Hold_fdre_C_D)         0.120    -0.525    design_1_i/cpu_0/inst/fetch0/npc_reg[29]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/decoder0/info_store_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/info_storeE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.630    -0.669    design_1_i/cpu_0/inst/decoder0/sysclk
    SLICE_X84Y60         FDRE                                         r  design_1_i/cpu_0/inst/decoder0/info_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.505 r  design_1_i/cpu_0/inst/decoder0/info_store_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.449    design_1_i/cpu_0/inst/execute0/info_store[0]
    SLICE_X84Y60         FDRE                                         r  design_1_i/cpu_0/inst/execute0/info_storeE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.904    -0.910    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X84Y60         FDRE                                         r  design_1_i/cpu_0/inst/execute0/info_storeE_reg[0]/C
                         clock pessimism              0.241    -0.669    
    SLICE_X84Y60         FDRE (Hold_fdre_C_D)         0.060    -0.609    design_1_i/cpu_0/inst/execute0/info_storeE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/regfile0/reg2_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/rs2E_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.949%)  route 0.096ns (34.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.628    -0.671    design_1_i/cpu_0/inst/regfile0/sysclk
    SLICE_X86Y64         FDRE                                         r  design_1_i/cpu_0/inst/regfile0/reg2_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.530 r  design_1_i/cpu_0/inst/regfile0/reg2_data_reg[4]/Q
                         net (fo=2, routed)           0.096    -0.434    design_1_i/cpu_0/inst/decoder0/ans0_carry__6_i_15_1[4]
    SLICE_X87Y64         LUT6 (Prop_lut6_I2_O)        0.045    -0.389 r  design_1_i/cpu_0/inst/decoder0/rs2E[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    design_1_i/cpu_0/inst/execute0/rs2E_reg[6]_0[4]
    SLICE_X87Y64         FDRE                                         r  design_1_i/cpu_0/inst/execute0/rs2E_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.901    -0.913    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X87Y64         FDRE                                         r  design_1_i/cpu_0/inst/execute0/rs2E_reg[4]/C
                         clock pessimism              0.255    -0.658    
    SLICE_X87Y64         FDRE (Hold_fdre_C_D)         0.092    -0.566    design_1_i/cpu_0/inst/execute0/rs2E_reg[4]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.630    -0.669    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X83Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[3]/Q
                         net (fo=3, routed)           0.124    -0.404    design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[4]_1[3]
    SLICE_X83Y58         FDRE                                         r  design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.904    -0.910    design_1_i/cpu_0/inst/datamem0/sysclk
    SLICE_X83Y58         FDRE                                         r  design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[3]/C
                         clock pessimism              0.257    -0.653    
    SLICE_X83Y58         FDRE (Hold_fdre_C_D)         0.070    -0.583    design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[3]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/datamem0/rd_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.773%)  route 0.179ns (52.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.645    -0.654    design_1_i/cpu_0/inst/datamem0/sysclk
    SLICE_X98Y60         FDRE                                         r  design_1_i/cpu_0/inst/datamem0/rd_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  design_1_i/cpu_0/inst/datamem0/rd_data_reg[9]/Q
                         net (fo=6, routed)           0.179    -0.311    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/DIB1
    SLICE_X100Y59        RAMD32                                       r  design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.923    -0.891    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/WCLK
    SLICE_X100Y59        RAMD32                                       r  design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.277    -0.614    
    SLICE_X100Y59        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.490    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y12     design_1_i/cpu_0/inst/fetch0/ir_reg_0_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y12     design_1_i/cpu_0/inst/fetch0/ir_reg_0_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y10     design_1_i/cpu_0/inst/fetch0/ir_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10     design_1_i/cpu_0/inst/fetch0/ir_reg_0_20/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y11     design_1_i/cpu_0/inst/fetch0/ir_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y13     design_1_i/cpu_0/inst/fetch0/ir_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11     design_1_i/cpu_0/inst/fetch0/ir_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X6Y12     design_1_i/cpu_0/inst/fetch0/ir_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12     design_1_i/cpu_0/inst/fetch0/ir_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X6Y11     design_1_i/cpu_0/inst/fetch0/ir_reg_0_8/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y147    design_1_i/cpu_0/inst/datamem0/datamem_reg_11264_11519_6_6/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X48Y147    design_1_i/cpu_0/inst/datamem0/datamem_reg_11264_11519_6_6/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y154    design_1_i/cpu_0/inst/datamem0/datamem_reg_11264_11519_7_7/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y154    design_1_i/cpu_0/inst/datamem0/datamem_reg_11264_11519_7_7/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y154    design_1_i/cpu_0/inst/datamem0/datamem_reg_11264_11519_7_7/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X52Y154    design_1_i/cpu_0/inst/datamem0/datamem_reg_11264_11519_7_7/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y139    design_1_i/cpu_0/inst/datamem0/datamem_reg_13568_13823_17_17/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y139    design_1_i/cpu_0/inst/datamem0/datamem_reg_13568_13823_17_17/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y144    design_1_i/cpu_0/inst/datamem0/datamem_reg_13568_13823_18_18/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y144    design_1_i/cpu_0/inst/datamem0/datamem_reg_13568_13823_18_18/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X22Y72     design_1_i/cpu_0/inst/datamem0/datamem_reg_26368_26623_24_24/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X22Y72     design_1_i/cpu_0/inst/datamem0/datamem_reg_26368_26623_24_24/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X112Y128   design_1_i/cpu_0/inst/datamem0/datamem_reg_3584_3839_28_28/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X112Y128   design_1_i/cpu_0/inst/datamem0/datamem_reg_3584_3839_28_28/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y150    design_1_i/cpu_0/inst/datamem0/datamem_reg_15616_15871_2_2/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y150    design_1_i/cpu_0/inst/datamem0/datamem_reg_15616_15871_2_2/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y150    design_1_i/cpu_0/inst/datamem0/datamem_reg_15616_15871_2_2/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X56Y150    design_1_i/cpu_0/inst/datamem0/datamem_reg_15616_15871_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y81     design_1_i/cpu_0/inst/datamem0/datamem_reg_26368_26623_26_26/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y81     design_1_i/cpu_0/inst/datamem0/datamem_reg_26368_26623_26_26/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.778ns  (logic 4.445ns (22.477%)  route 15.332ns (77.523%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 18.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.834    18.624    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X55Y120        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.538    18.246    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X55Y120        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]/C
                         clock pessimism              0.570    18.815    
                         clock uncertainty           -0.084    18.732    
    SLICE_X55Y120        FDRE (Setup_fdre_C_D)       -0.067    18.665    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]
  -------------------------------------------------------------------
                         required time                         18.665    
                         arrival time                         -18.624    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.913ns  (logic 4.585ns (23.027%)  route 15.328ns (76.973%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 18.245 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.637 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.637    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.971 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.779    14.750    design_1_i/cpu_0/inst/decoder0/data1[8]
    SLICE_X99Y73         LUT5 (Prop_lut5_I0_O)        0.303    15.053 r  design_1_i/cpu_0/inst/decoder0/branch_pc[9]_i_5/O
                         net (fo=1, routed)           1.656    16.709    design_1_i/cpu_0/inst/decoder0/branch_pc[9]_i_5_n_0
    SLICE_X77Y98         LUT6 (Prop_lut6_I5_O)        0.124    16.833 r  design_1_i/cpu_0/inst/decoder0/branch_pc[9]_i_1/O
                         net (fo=2, routed)           1.776    18.609    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[9]
    SLICE_X55Y121        LUT3 (Prop_lut3_I2_O)        0.150    18.759 r  design_1_i/cpu_0/inst/decoder0/alu_result[9]_i_1/O
                         net (fo=1, routed)           0.000    18.759    design_1_i/cpu_0/inst/execute0/D[9]
    SLICE_X55Y121        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.537    18.245    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X55Y121        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[9]/C
                         clock pessimism              0.570    18.814    
                         clock uncertainty           -0.084    18.731    
    SLICE_X55Y121        FDRE (Setup_fdre_C_D)        0.075    18.806    design_1_i/cpu_0/inst/execute0/alu_result_reg[9]
  -------------------------------------------------------------------
                         required time                         18.806    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.700ns  (logic 4.445ns (22.566%)  route 15.255ns (77.434%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 18.257 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.756    18.546    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X52Y108        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.549    18.257    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X52Y108        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_5/C
                         clock pessimism              0.554    18.810    
                         clock uncertainty           -0.084    18.727    
    SLICE_X52Y108        FDRE (Setup_fdre_C_D)       -0.028    18.699    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_5
  -------------------------------------------------------------------
                         required time                         18.699    
                         arrival time                         -18.546    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.635ns  (logic 3.324ns (16.932%)  route 16.310ns (83.068%))
  Logic Levels:           15  (LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 18.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.660    -1.159    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X53Y118        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/Q
                         net (fo=6944, routed)        3.067     2.364    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/A0
    SLICE_X12Y137        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.588     2.952 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/OA
    SLICE_X12Y137        MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F7.A/O
                         net (fo=1, routed)           0.000     3.166    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/O1
    SLICE_X12Y137        MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F8/O
                         net (fo=1, routed)           1.645     4.899    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I5_O)        0.319     5.218 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50/O
                         net (fo=1, routed)           0.000     5.218    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     5.463 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23/O
                         net (fo=2, routed)           1.018     6.481    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I5_O)        0.298     6.779 r  design_1_i/cpu_0/inst/datamem0/rd_data[3]_i_10/O
                         net (fo=1, routed)           0.609     7.389    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_3
    SLICE_X50Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.513 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5/O
                         net (fo=1, routed)           0.779     8.292    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2/O
                         net (fo=1, routed)           2.200    10.616    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_1/O
                         net (fo=4, routed)           0.327    11.067    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[3]
    SLICE_X92Y65         LUT6 (Prop_lut6_I2_O)        0.124    11.191 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_18/O
                         net (fo=111, routed)         1.282    12.473    design_1_i/cpu_0/inst/execute0/alu_result[0]_i_9_0
    SLICE_X96Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.597 r  design_1_i/cpu_0/inst/execute0/branch_pc[6]_i_10/O
                         net (fo=8, routed)           1.130    13.727    design_1_i/cpu_0/inst/execute0/pc2_reg[6]
    SLICE_X102Y62        LUT6 (Prop_lut6_I1_O)        0.124    13.851 r  design_1_i/cpu_0/inst/execute0/branch_pc[4]_i_7/O
                         net (fo=1, routed)           0.573    14.424    design_1_i/cpu_0/inst/decoder0/branch_pc_reg[3]_0
    SLICE_X103Y62        LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3/O
                         net (fo=1, routed)           0.597    15.145    design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I3_O)        0.124    15.269 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_1/O
                         net (fo=2, routed)           0.173    15.442    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[3]
    SLICE_X100Y62        LUT3 (Prop_lut3_I2_O)        0.124    15.566 r  design_1_i/cpu_0/inst/decoder0/alu_result[3]_i_1/O
                         net (fo=12, routed)          2.909    18.476    design_1_i/cpu_0/inst/execute0/D[3]
    SLICE_X53Y121        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.538    18.246    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X53Y121        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]/C
                         clock pessimism              0.570    18.815    
                         clock uncertainty           -0.084    18.732    
    SLICE_X53Y121        FDRE (Setup_fdre_C_D)       -0.058    18.674    design_1_i/cpu_0/inst/execute0/alu_result_reg[3]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -18.476    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.757ns  (logic 4.445ns (22.501%)  route 15.312ns (77.499%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.813    18.603    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X41Y95         FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.801    18.508    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X41Y95         FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_9/C
                         clock pessimism              0.482    18.990    
                         clock uncertainty           -0.084    18.906    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)       -0.067    18.839    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_9
  -------------------------------------------------------------------
                         required time                         18.839    
                         arrival time                         -18.603    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.709ns  (logic 4.445ns (22.556%)  route 15.263ns (77.444%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.765    18.555    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X21Y80         FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.806    18.513    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X21Y80         FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_7/C
                         clock pessimism              0.482    18.995    
                         clock uncertainty           -0.084    18.911    
    SLICE_X21Y80         FDRE (Setup_fdre_C_D)       -0.081    18.830    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_7
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                         -18.555    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.515ns  (logic 3.324ns (17.035%)  route 16.190ns (82.965%))
  Logic Levels:           15  (LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 18.239 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.660    -1.159    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X53Y118        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/Q
                         net (fo=6944, routed)        3.067     2.364    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/A0
    SLICE_X12Y137        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.588     2.952 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/OA
    SLICE_X12Y137        MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F7.A/O
                         net (fo=1, routed)           0.000     3.166    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/O1
    SLICE_X12Y137        MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F8/O
                         net (fo=1, routed)           1.645     4.899    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I5_O)        0.319     5.218 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50/O
                         net (fo=1, routed)           0.000     5.218    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     5.463 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23/O
                         net (fo=2, routed)           1.018     6.481    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I5_O)        0.298     6.779 r  design_1_i/cpu_0/inst/datamem0/rd_data[3]_i_10/O
                         net (fo=1, routed)           0.609     7.389    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_3
    SLICE_X50Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.513 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5/O
                         net (fo=1, routed)           0.779     8.292    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2/O
                         net (fo=1, routed)           2.200    10.616    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_1/O
                         net (fo=4, routed)           0.327    11.067    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[3]
    SLICE_X92Y65         LUT6 (Prop_lut6_I2_O)        0.124    11.191 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_18/O
                         net (fo=111, routed)         1.282    12.473    design_1_i/cpu_0/inst/execute0/alu_result[0]_i_9_0
    SLICE_X96Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.597 r  design_1_i/cpu_0/inst/execute0/branch_pc[6]_i_10/O
                         net (fo=8, routed)           1.130    13.727    design_1_i/cpu_0/inst/execute0/pc2_reg[6]
    SLICE_X102Y62        LUT6 (Prop_lut6_I1_O)        0.124    13.851 r  design_1_i/cpu_0/inst/execute0/branch_pc[4]_i_7/O
                         net (fo=1, routed)           0.573    14.424    design_1_i/cpu_0/inst/decoder0/branch_pc_reg[3]_0
    SLICE_X103Y62        LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3/O
                         net (fo=1, routed)           0.597    15.145    design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I3_O)        0.124    15.269 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_1/O
                         net (fo=2, routed)           0.173    15.442    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[3]
    SLICE_X100Y62        LUT3 (Prop_lut3_I2_O)        0.124    15.566 r  design_1_i/cpu_0/inst/decoder0/alu_result[3]_i_1/O
                         net (fo=12, routed)          2.790    18.356    design_1_i/cpu_0/inst/execute0/D[3]
    SLICE_X77Y141        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.531    18.239    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X77Y141        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_5/C
                         clock pessimism              0.554    18.792    
                         clock uncertainty           -0.084    18.709    
    SLICE_X77Y141        FDRE (Setup_fdre_C_D)       -0.067    18.642    design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_5
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.440ns  (logic 4.445ns (22.868%)  route 14.994ns (77.132%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 18.241 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.496    18.286    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X89Y133        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.533    18.241    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X89Y133        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_4/C
                         clock pessimism              0.482    18.722    
                         clock uncertainty           -0.084    18.639    
    SLICE_X89Y133        FDRE (Setup_fdre_C_D)       -0.067    18.572    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_4
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.416ns  (logic 4.445ns (22.896%)  route 14.971ns (77.104%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 18.253 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.472    18.263    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X95Y139        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.545    18.253    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X95Y139        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_3/C
                         clock pessimism              0.482    18.734    
                         clock uncertainty           -0.084    18.651    
    SLICE_X95Y139        FDRE (Setup_fdre_C_D)       -0.081    18.570    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_3
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -18.263    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.504ns  (logic 3.324ns (17.045%)  route 16.180ns (82.955%))
  Logic Levels:           15  (LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 18.255 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.660    -1.159    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X53Y118        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/Q
                         net (fo=6944, routed)        3.067     2.364    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/A0
    SLICE_X12Y137        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.588     2.952 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/OA
    SLICE_X12Y137        MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F7.A/O
                         net (fo=1, routed)           0.000     3.166    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/O1
    SLICE_X12Y137        MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F8/O
                         net (fo=1, routed)           1.645     4.899    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I5_O)        0.319     5.218 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50/O
                         net (fo=1, routed)           0.000     5.218    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     5.463 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23/O
                         net (fo=2, routed)           1.018     6.481    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I5_O)        0.298     6.779 r  design_1_i/cpu_0/inst/datamem0/rd_data[3]_i_10/O
                         net (fo=1, routed)           0.609     7.389    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_3
    SLICE_X50Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.513 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5/O
                         net (fo=1, routed)           0.779     8.292    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2/O
                         net (fo=1, routed)           2.200    10.616    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_1/O
                         net (fo=4, routed)           0.327    11.067    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[3]
    SLICE_X92Y65         LUT6 (Prop_lut6_I2_O)        0.124    11.191 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_18/O
                         net (fo=111, routed)         1.282    12.473    design_1_i/cpu_0/inst/execute0/alu_result[0]_i_9_0
    SLICE_X96Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.597 r  design_1_i/cpu_0/inst/execute0/branch_pc[6]_i_10/O
                         net (fo=8, routed)           1.130    13.727    design_1_i/cpu_0/inst/execute0/pc2_reg[6]
    SLICE_X102Y62        LUT6 (Prop_lut6_I1_O)        0.124    13.851 r  design_1_i/cpu_0/inst/execute0/branch_pc[4]_i_7/O
                         net (fo=1, routed)           0.573    14.424    design_1_i/cpu_0/inst/decoder0/branch_pc_reg[3]_0
    SLICE_X103Y62        LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3/O
                         net (fo=1, routed)           0.597    15.145    design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I3_O)        0.124    15.269 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_1/O
                         net (fo=2, routed)           0.173    15.442    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[3]
    SLICE_X100Y62        LUT3 (Prop_lut3_I2_O)        0.124    15.566 r  design_1_i/cpu_0/inst/decoder0/alu_result[3]_i_1/O
                         net (fo=12, routed)          2.779    18.345    design_1_i/cpu_0/inst/execute0/D[3]
    SLICE_X49Y112        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.547    18.255    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X49Y112        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_4/C
                         clock pessimism              0.554    18.808    
                         clock uncertainty           -0.084    18.725    
    SLICE_X49Y112        FDRE (Setup_fdre_C_D)       -0.067    18.658    design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_4
  -------------------------------------------------------------------
                         required time                         18.658    
                         arrival time                         -18.345    
  -------------------------------------------------------------------
                         slack                                  0.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/decoder0/info_load_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/info_loadE_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.629    -0.670    design_1_i/cpu_0/inst/decoder0/sysclk
    SLICE_X83Y60         FDSE                                         r  design_1_i/cpu_0/inst/decoder0/info_load_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y60         FDSE (Prop_fdse_C_Q)         0.141    -0.529 r  design_1_i/cpu_0/inst/decoder0/info_load_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.473    design_1_i/cpu_0/inst/execute0/info_load[0]
    SLICE_X83Y60         FDSE                                         r  design_1_i/cpu_0/inst/execute0/info_loadE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.903    -0.911    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X83Y60         FDSE                                         r  design_1_i/cpu_0/inst/execute0/info_loadE_reg[2]/C
                         clock pessimism              0.241    -0.670    
                         clock uncertainty            0.084    -0.587    
    SLICE_X83Y60         FDSE (Hold_fdse_C_D)         0.075    -0.512    design_1_i/cpu_0/inst/execute0/info_loadE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.630    -0.669    design_1_i/cpu_0/inst/decoder0/sysclk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[4]/Q
                         net (fo=1, routed)           0.058    -0.470    design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]_2[4]
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.904    -0.910    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]/C
                         clock pessimism              0.241    -0.669    
                         clock uncertainty            0.084    -0.586    
    SLICE_X82Y57         FDRE (Hold_fdre_C_D)         0.071    -0.515    design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.630    -0.669    design_1_i/cpu_0/inst/decoder0/sysclk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[2]/Q
                         net (fo=1, routed)           0.065    -0.463    design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]_2[2]
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.904    -0.910    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[2]/C
                         clock pessimism              0.241    -0.669    
                         clock uncertainty            0.084    -0.586    
    SLICE_X82Y57         FDRE (Hold_fdre_C_D)         0.075    -0.511    design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/datamem0/rd_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.772%)  route 0.154ns (52.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.642    -0.657    design_1_i/cpu_0/inst/datamem0/sysclk
    SLICE_X95Y63         FDRE                                         r  design_1_i/cpu_0/inst/datamem0/rd_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  design_1_i/cpu_0/inst/datamem0/rd_data_reg[16]/Q
                         net (fo=6, routed)           0.154    -0.362    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/DIC0
    SLICE_X94Y62         RAMD32                                       r  design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.916    -0.898    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X94Y62         RAMD32                                       r  design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.257    -0.641    
                         clock uncertainty            0.084    -0.558    
    SLICE_X94Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.414    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/execute0/branch_pc_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/fetch0/npc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.189ns (64.659%)  route 0.103ns (35.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.638    -0.661    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X97Y70         FDRE                                         r  design_1_i/cpu_0/inst/execute0/branch_pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.520 r  design_1_i/cpu_0/inst/execute0/branch_pc_reg[28]/Q
                         net (fo=2, routed)           0.103    -0.417    design_1_i/cpu_0/inst/execute0/branch_pc[28]
    SLICE_X96Y70         LUT3 (Prop_lut3_I0_O)        0.048    -0.369 r  design_1_i/cpu_0/inst/execute0/npc[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    design_1_i/cpu_0/inst/fetch0/npc_reg[28]_0
    SLICE_X96Y70         FDRE                                         r  design_1_i/cpu_0/inst/fetch0/npc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.911    -0.903    design_1_i/cpu_0/inst/fetch0/sysclk
    SLICE_X96Y70         FDRE                                         r  design_1_i/cpu_0/inst/fetch0/npc_reg[28]/C
                         clock pessimism              0.255    -0.648    
                         clock uncertainty            0.084    -0.565    
    SLICE_X96Y70         FDRE (Hold_fdre_C_D)         0.131    -0.434    design_1_i/cpu_0/inst/fetch0/npc_reg[28]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/execute0/branch_pc_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/fetch0/npc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.641    -0.658    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X101Y69        FDRE                                         r  design_1_i/cpu_0/inst/execute0/branch_pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/cpu_0/inst/execute0/branch_pc_reg[29]/Q
                         net (fo=2, routed)           0.099    -0.418    design_1_i/cpu_0/inst/execute0/branch_pc[29]
    SLICE_X100Y69        LUT3 (Prop_lut3_I0_O)        0.045    -0.373 r  design_1_i/cpu_0/inst/execute0/npc[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    design_1_i/cpu_0/inst/fetch0/npc_reg[29]_0
    SLICE_X100Y69        FDRE                                         r  design_1_i/cpu_0/inst/fetch0/npc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.914    -0.900    design_1_i/cpu_0/inst/fetch0/sysclk
    SLICE_X100Y69        FDRE                                         r  design_1_i/cpu_0/inst/fetch0/npc_reg[29]/C
                         clock pessimism              0.255    -0.645    
                         clock uncertainty            0.084    -0.562    
    SLICE_X100Y69        FDRE (Hold_fdre_C_D)         0.120    -0.442    design_1_i/cpu_0/inst/fetch0/npc_reg[29]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/decoder0/info_store_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/info_storeE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.630    -0.669    design_1_i/cpu_0/inst/decoder0/sysclk
    SLICE_X84Y60         FDRE                                         r  design_1_i/cpu_0/inst/decoder0/info_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.505 r  design_1_i/cpu_0/inst/decoder0/info_store_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.449    design_1_i/cpu_0/inst/execute0/info_store[0]
    SLICE_X84Y60         FDRE                                         r  design_1_i/cpu_0/inst/execute0/info_storeE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.904    -0.910    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X84Y60         FDRE                                         r  design_1_i/cpu_0/inst/execute0/info_storeE_reg[0]/C
                         clock pessimism              0.241    -0.669    
                         clock uncertainty            0.084    -0.586    
    SLICE_X84Y60         FDRE (Hold_fdre_C_D)         0.060    -0.526    design_1_i/cpu_0/inst/execute0/info_storeE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/regfile0/reg2_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/rs2E_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.949%)  route 0.096ns (34.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.628    -0.671    design_1_i/cpu_0/inst/regfile0/sysclk
    SLICE_X86Y64         FDRE                                         r  design_1_i/cpu_0/inst/regfile0/reg2_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.530 r  design_1_i/cpu_0/inst/regfile0/reg2_data_reg[4]/Q
                         net (fo=2, routed)           0.096    -0.434    design_1_i/cpu_0/inst/decoder0/ans0_carry__6_i_15_1[4]
    SLICE_X87Y64         LUT6 (Prop_lut6_I2_O)        0.045    -0.389 r  design_1_i/cpu_0/inst/decoder0/rs2E[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    design_1_i/cpu_0/inst/execute0/rs2E_reg[6]_0[4]
    SLICE_X87Y64         FDRE                                         r  design_1_i/cpu_0/inst/execute0/rs2E_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.901    -0.913    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X87Y64         FDRE                                         r  design_1_i/cpu_0/inst/execute0/rs2E_reg[4]/C
                         clock pessimism              0.255    -0.658    
                         clock uncertainty            0.084    -0.575    
    SLICE_X87Y64         FDRE (Hold_fdre_C_D)         0.092    -0.483    design_1_i/cpu_0/inst/execute0/rs2E_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.630    -0.669    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X83Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[3]/Q
                         net (fo=3, routed)           0.124    -0.404    design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[4]_1[3]
    SLICE_X83Y58         FDRE                                         r  design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.904    -0.910    design_1_i/cpu_0/inst/datamem0/sysclk
    SLICE_X83Y58         FDRE                                         r  design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[3]/C
                         clock pessimism              0.257    -0.653    
                         clock uncertainty            0.084    -0.570    
    SLICE_X83Y58         FDRE (Hold_fdre_C_D)         0.070    -0.500    design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/datamem0/rd_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.773%)  route 0.179ns (52.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.645    -0.654    design_1_i/cpu_0/inst/datamem0/sysclk
    SLICE_X98Y60         FDRE                                         r  design_1_i/cpu_0/inst/datamem0/rd_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  design_1_i/cpu_0/inst/datamem0/rd_data_reg[9]/Q
                         net (fo=6, routed)           0.179    -0.311    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/DIB1
    SLICE_X100Y59        RAMD32                                       r  design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.923    -0.891    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/WCLK
    SLICE_X100Y59        RAMD32                                       r  design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.277    -0.614    
                         clock uncertainty            0.084    -0.531    
    SLICE_X100Y59        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.407    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.096    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.778ns  (logic 4.445ns (22.477%)  route 15.332ns (77.523%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 18.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.834    18.624    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X55Y120        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.538    18.246    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X55Y120        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]/C
                         clock pessimism              0.570    18.815    
                         clock uncertainty           -0.084    18.732    
    SLICE_X55Y120        FDRE (Setup_fdre_C_D)       -0.067    18.665    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]
  -------------------------------------------------------------------
                         required time                         18.665    
                         arrival time                         -18.624    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.913ns  (logic 4.585ns (23.027%)  route 15.328ns (76.973%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 18.245 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.637 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.637    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.971 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.779    14.750    design_1_i/cpu_0/inst/decoder0/data1[8]
    SLICE_X99Y73         LUT5 (Prop_lut5_I0_O)        0.303    15.053 r  design_1_i/cpu_0/inst/decoder0/branch_pc[9]_i_5/O
                         net (fo=1, routed)           1.656    16.709    design_1_i/cpu_0/inst/decoder0/branch_pc[9]_i_5_n_0
    SLICE_X77Y98         LUT6 (Prop_lut6_I5_O)        0.124    16.833 r  design_1_i/cpu_0/inst/decoder0/branch_pc[9]_i_1/O
                         net (fo=2, routed)           1.776    18.609    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[9]
    SLICE_X55Y121        LUT3 (Prop_lut3_I2_O)        0.150    18.759 r  design_1_i/cpu_0/inst/decoder0/alu_result[9]_i_1/O
                         net (fo=1, routed)           0.000    18.759    design_1_i/cpu_0/inst/execute0/D[9]
    SLICE_X55Y121        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.537    18.245    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X55Y121        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[9]/C
                         clock pessimism              0.570    18.814    
                         clock uncertainty           -0.084    18.731    
    SLICE_X55Y121        FDRE (Setup_fdre_C_D)        0.075    18.806    design_1_i/cpu_0/inst/execute0/alu_result_reg[9]
  -------------------------------------------------------------------
                         required time                         18.806    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.700ns  (logic 4.445ns (22.566%)  route 15.255ns (77.434%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 18.257 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.756    18.546    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X52Y108        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.549    18.257    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X52Y108        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_5/C
                         clock pessimism              0.554    18.810    
                         clock uncertainty           -0.084    18.727    
    SLICE_X52Y108        FDRE (Setup_fdre_C_D)       -0.028    18.699    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_5
  -------------------------------------------------------------------
                         required time                         18.699    
                         arrival time                         -18.546    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.635ns  (logic 3.324ns (16.932%)  route 16.310ns (83.068%))
  Logic Levels:           15  (LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 18.246 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.660    -1.159    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X53Y118        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/Q
                         net (fo=6944, routed)        3.067     2.364    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/A0
    SLICE_X12Y137        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.588     2.952 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/OA
    SLICE_X12Y137        MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F7.A/O
                         net (fo=1, routed)           0.000     3.166    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/O1
    SLICE_X12Y137        MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F8/O
                         net (fo=1, routed)           1.645     4.899    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I5_O)        0.319     5.218 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50/O
                         net (fo=1, routed)           0.000     5.218    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     5.463 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23/O
                         net (fo=2, routed)           1.018     6.481    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I5_O)        0.298     6.779 r  design_1_i/cpu_0/inst/datamem0/rd_data[3]_i_10/O
                         net (fo=1, routed)           0.609     7.389    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_3
    SLICE_X50Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.513 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5/O
                         net (fo=1, routed)           0.779     8.292    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2/O
                         net (fo=1, routed)           2.200    10.616    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_1/O
                         net (fo=4, routed)           0.327    11.067    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[3]
    SLICE_X92Y65         LUT6 (Prop_lut6_I2_O)        0.124    11.191 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_18/O
                         net (fo=111, routed)         1.282    12.473    design_1_i/cpu_0/inst/execute0/alu_result[0]_i_9_0
    SLICE_X96Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.597 r  design_1_i/cpu_0/inst/execute0/branch_pc[6]_i_10/O
                         net (fo=8, routed)           1.130    13.727    design_1_i/cpu_0/inst/execute0/pc2_reg[6]
    SLICE_X102Y62        LUT6 (Prop_lut6_I1_O)        0.124    13.851 r  design_1_i/cpu_0/inst/execute0/branch_pc[4]_i_7/O
                         net (fo=1, routed)           0.573    14.424    design_1_i/cpu_0/inst/decoder0/branch_pc_reg[3]_0
    SLICE_X103Y62        LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3/O
                         net (fo=1, routed)           0.597    15.145    design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I3_O)        0.124    15.269 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_1/O
                         net (fo=2, routed)           0.173    15.442    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[3]
    SLICE_X100Y62        LUT3 (Prop_lut3_I2_O)        0.124    15.566 r  design_1_i/cpu_0/inst/decoder0/alu_result[3]_i_1/O
                         net (fo=12, routed)          2.909    18.476    design_1_i/cpu_0/inst/execute0/D[3]
    SLICE_X53Y121        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.538    18.246    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X53Y121        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]/C
                         clock pessimism              0.570    18.815    
                         clock uncertainty           -0.084    18.732    
    SLICE_X53Y121        FDRE (Setup_fdre_C_D)       -0.058    18.674    design_1_i/cpu_0/inst/execute0/alu_result_reg[3]
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -18.476    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.757ns  (logic 4.445ns (22.501%)  route 15.312ns (77.499%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.813    18.603    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X41Y95         FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.801    18.508    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X41Y95         FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_9/C
                         clock pessimism              0.482    18.990    
                         clock uncertainty           -0.084    18.906    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)       -0.067    18.839    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_9
  -------------------------------------------------------------------
                         required time                         18.839    
                         arrival time                         -18.603    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.709ns  (logic 4.445ns (22.556%)  route 15.263ns (77.444%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 18.513 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.765    18.555    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X21Y80         FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.806    18.513    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X21Y80         FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_7/C
                         clock pessimism              0.482    18.995    
                         clock uncertainty           -0.084    18.911    
    SLICE_X21Y80         FDRE (Setup_fdre_C_D)       -0.081    18.830    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_7
  -------------------------------------------------------------------
                         required time                         18.830    
                         arrival time                         -18.555    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.515ns  (logic 3.324ns (17.035%)  route 16.190ns (82.965%))
  Logic Levels:           15  (LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 18.239 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.660    -1.159    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X53Y118        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/Q
                         net (fo=6944, routed)        3.067     2.364    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/A0
    SLICE_X12Y137        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.588     2.952 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/OA
    SLICE_X12Y137        MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F7.A/O
                         net (fo=1, routed)           0.000     3.166    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/O1
    SLICE_X12Y137        MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F8/O
                         net (fo=1, routed)           1.645     4.899    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I5_O)        0.319     5.218 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50/O
                         net (fo=1, routed)           0.000     5.218    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     5.463 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23/O
                         net (fo=2, routed)           1.018     6.481    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I5_O)        0.298     6.779 r  design_1_i/cpu_0/inst/datamem0/rd_data[3]_i_10/O
                         net (fo=1, routed)           0.609     7.389    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_3
    SLICE_X50Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.513 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5/O
                         net (fo=1, routed)           0.779     8.292    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2/O
                         net (fo=1, routed)           2.200    10.616    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_1/O
                         net (fo=4, routed)           0.327    11.067    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[3]
    SLICE_X92Y65         LUT6 (Prop_lut6_I2_O)        0.124    11.191 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_18/O
                         net (fo=111, routed)         1.282    12.473    design_1_i/cpu_0/inst/execute0/alu_result[0]_i_9_0
    SLICE_X96Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.597 r  design_1_i/cpu_0/inst/execute0/branch_pc[6]_i_10/O
                         net (fo=8, routed)           1.130    13.727    design_1_i/cpu_0/inst/execute0/pc2_reg[6]
    SLICE_X102Y62        LUT6 (Prop_lut6_I1_O)        0.124    13.851 r  design_1_i/cpu_0/inst/execute0/branch_pc[4]_i_7/O
                         net (fo=1, routed)           0.573    14.424    design_1_i/cpu_0/inst/decoder0/branch_pc_reg[3]_0
    SLICE_X103Y62        LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3/O
                         net (fo=1, routed)           0.597    15.145    design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I3_O)        0.124    15.269 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_1/O
                         net (fo=2, routed)           0.173    15.442    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[3]
    SLICE_X100Y62        LUT3 (Prop_lut3_I2_O)        0.124    15.566 r  design_1_i/cpu_0/inst/decoder0/alu_result[3]_i_1/O
                         net (fo=12, routed)          2.790    18.356    design_1_i/cpu_0/inst/execute0/D[3]
    SLICE_X77Y141        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.531    18.239    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X77Y141        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_5/C
                         clock pessimism              0.554    18.792    
                         clock uncertainty           -0.084    18.709    
    SLICE_X77Y141        FDRE (Setup_fdre_C_D)       -0.067    18.642    design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_5
  -------------------------------------------------------------------
                         required time                         18.642    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.440ns  (logic 4.445ns (22.868%)  route 14.994ns (77.132%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 18.241 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.496    18.286    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X89Y133        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.533    18.241    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X89Y133        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_4/C
                         clock pessimism              0.482    18.722    
                         clock uncertainty           -0.084    18.639    
    SLICE_X89Y133        FDRE (Setup_fdre_C_D)       -0.067    18.572    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_4
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.416ns  (logic 4.445ns (22.896%)  route 14.971ns (77.104%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 18.253 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.154ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.665    -1.154    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X57Y114        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.698 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[4]/Q
                         net (fo=14198, routed)       3.434     2.736    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/A2
    SLICE_X88Y165        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.322     3.059 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     3.059    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/OA
    SLICE_X88Y165        MUXF7 (Prop_muxf7_I1_O)      0.214     3.273 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F7.A/O
                         net (fo=1, routed)           0.000     3.273    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/O1
    SLICE_X88Y165        MUXF8 (Prop_muxf8_I1_O)      0.088     3.361 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0/F8/O
                         net (fo=1, routed)           0.905     4.266    design_1_i/cpu_0/inst/datamem0/datamem_reg_6144_6399_0_0_n_0
    SLICE_X93Y151        LUT6 (Prop_lut6_I5_O)        0.319     4.585 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61/O
                         net (fo=1, routed)           0.000     4.585    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_61_n_0
    SLICE_X93Y151        MUXF7 (Prop_muxf7_I0_O)      0.212     4.797 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47/O
                         net (fo=1, routed)           0.000     4.797    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_47_n_0
    SLICE_X93Y151        MUXF8 (Prop_muxf8_I1_O)      0.094     4.891 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_0_0_i_22/O
                         net (fo=1, routed)           2.085     6.976    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7_0
    SLICE_X83Y102        LUT6 (Prop_lut6_I0_O)        0.316     7.292 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12/O
                         net (fo=1, routed)           0.000     7.292    design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_12_n_0
    SLICE_X83Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.504 r  design_1_i/cpu_0/inst/execute0/datamem_reg_0_255_0_0_i_7/O
                         net (fo=2, routed)           1.096     8.600    design_1_i/cpu_0/inst/execute0/alu0/rd_data_reg[0]_0
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.299     8.899 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4/O
                         net (fo=1, routed)           0.991     9.890    design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_4_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I4_O)        0.124    10.014 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[0]_i_1/O
                         net (fo=3, routed)           1.387    11.402    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[0]
    SLICE_X89Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.526 r  design_1_i/cpu_0/inst/decoder0/rs2E[0]_i_1/O
                         net (fo=3, routed)           0.325    11.851    design_1_i/cpu_0/inst/decoder0/D[0]
    SLICE_X88Y64         LUT3 (Prop_lut3_I0_O)        0.124    11.975 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_21/O
                         net (fo=41, routed)          0.891    12.867    design_1_i/cpu_0/inst/execute0/alu0/ans0_carry_0
    SLICE_X101Y63        LUT2 (Prop_lut2_I1_O)        0.124    12.991 r  design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.991    design_1_i/cpu_0/inst/execute0/alu0/i__carry_i_4__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.523 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.523    design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.857 r  design_1_i/cpu_0/inst/execute0/alu0/ans0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.570    14.427    design_1_i/cpu_0/inst/decoder0/data1[4]
    SLICE_X103Y61        LUT5 (Prop_lut5_I0_O)        0.303    14.730 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5/O
                         net (fo=1, routed)           0.649    15.379    design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_5_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I5_O)        0.124    15.503 r  design_1_i/cpu_0/inst/decoder0/branch_pc[5]_i_1/O
                         net (fo=2, routed)           0.164    15.666    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[5]
    SLICE_X101Y61        LUT3 (Prop_lut3_I2_O)        0.124    15.790 r  design_1_i/cpu_0/inst/decoder0/alu_result[5]_i_1/O
                         net (fo=12, routed)          2.472    18.263    design_1_i/cpu_0/inst/execute0/D[5]
    SLICE_X95Y139        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.545    18.253    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X95Y139        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_3/C
                         clock pessimism              0.482    18.734    
                         clock uncertainty           -0.084    18.651    
    SLICE_X95Y139        FDRE (Setup_fdre_C_D)       -0.081    18.570    design_1_i/cpu_0/inst/execute0/alu_result_reg[5]_replica_3
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -18.263    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.504ns  (logic 3.324ns (17.045%)  route 16.180ns (82.955%))
  Logic Levels:           15  (LUT3=1 LUT6=10 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 18.255 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.159ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.660    -1.159    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X53Y118        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.703 r  design_1_i/cpu_0/inst/execute0/alu_result_reg[2]/Q
                         net (fo=6944, routed)        3.067     2.364    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/A0
    SLICE_X12Y137        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.588     2.952 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/RAMS64E_A/O
                         net (fo=1, routed)           0.000     2.952    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/OA
    SLICE_X12Y137        MUXF7 (Prop_muxf7_I1_O)      0.214     3.166 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F7.A/O
                         net (fo=1, routed)           0.000     3.166    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/O1
    SLICE_X12Y137        MUXF8 (Prop_muxf8_I1_O)      0.088     3.254 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27/F8/O
                         net (fo=1, routed)           1.645     4.899    design_1_i/cpu_0/inst/datamem0/datamem_reg_9216_9471_27_27_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I5_O)        0.319     5.218 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50/O
                         net (fo=1, routed)           0.000     5.218    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_50_n_0
    SLICE_X41Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     5.463 r  design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23/O
                         net (fo=2, routed)           1.018     6.481    design_1_i/cpu_0/inst/datamem0/datamem_reg_0_255_27_27_i_23_n_0
    SLICE_X50Y117        LUT6 (Prop_lut6_I5_O)        0.298     6.779 r  design_1_i/cpu_0/inst/datamem0/rd_data[3]_i_10/O
                         net (fo=1, routed)           0.609     7.389    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_3
    SLICE_X50Y117        LUT6 (Prop_lut6_I1_O)        0.124     7.513 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5/O
                         net (fo=1, routed)           0.779     8.292    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_5_n_0
    SLICE_X50Y109        LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2/O
                         net (fo=1, routed)           2.200    10.616    design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  design_1_i/cpu_0/inst/execute0/alu0/rd_data[3]_i_1/O
                         net (fo=4, routed)           0.327    11.067    design_1_i/cpu_0/inst/decoder0/i__carry__2_i_5[3]
    SLICE_X92Y65         LUT6 (Prop_lut6_I2_O)        0.124    11.191 r  design_1_i/cpu_0/inst/decoder0/ans0_carry_i_18/O
                         net (fo=111, routed)         1.282    12.473    design_1_i/cpu_0/inst/execute0/alu_result[0]_i_9_0
    SLICE_X96Y66         LUT6 (Prop_lut6_I2_O)        0.124    12.597 r  design_1_i/cpu_0/inst/execute0/branch_pc[6]_i_10/O
                         net (fo=8, routed)           1.130    13.727    design_1_i/cpu_0/inst/execute0/pc2_reg[6]
    SLICE_X102Y62        LUT6 (Prop_lut6_I1_O)        0.124    13.851 r  design_1_i/cpu_0/inst/execute0/branch_pc[4]_i_7/O
                         net (fo=1, routed)           0.573    14.424    design_1_i/cpu_0/inst/decoder0/branch_pc_reg[3]_0
    SLICE_X103Y62        LUT6 (Prop_lut6_I1_O)        0.124    14.548 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3/O
                         net (fo=1, routed)           0.597    15.145    design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_3_n_0
    SLICE_X100Y62        LUT6 (Prop_lut6_I3_O)        0.124    15.269 r  design_1_i/cpu_0/inst/decoder0/branch_pc[3]_i_1/O
                         net (fo=2, routed)           0.173    15.442    design_1_i/cpu_0/inst/decoder0/alucode_reg[3]_0[3]
    SLICE_X100Y62        LUT3 (Prop_lut3_I2_O)        0.124    15.566 r  design_1_i/cpu_0/inst/decoder0/alu_result[3]_i_1/O
                         net (fo=12, routed)          2.779    18.345    design_1_i/cpu_0/inst/execute0/D[3]
    SLICE_X49Y112        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    14.893 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    16.616    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.707 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       1.547    18.255    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X49Y112        FDRE                                         r  design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_4/C
                         clock pessimism              0.554    18.808    
                         clock uncertainty           -0.084    18.725    
    SLICE_X49Y112        FDRE (Setup_fdre_C_D)       -0.067    18.658    design_1_i/cpu_0/inst/execute0/alu_result_reg[3]_replica_4
  -------------------------------------------------------------------
                         required time                         18.658    
                         arrival time                         -18.345    
  -------------------------------------------------------------------
                         slack                                  0.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/decoder0/info_load_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/info_loadE_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.629    -0.670    design_1_i/cpu_0/inst/decoder0/sysclk
    SLICE_X83Y60         FDSE                                         r  design_1_i/cpu_0/inst/decoder0/info_load_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y60         FDSE (Prop_fdse_C_Q)         0.141    -0.529 r  design_1_i/cpu_0/inst/decoder0/info_load_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.473    design_1_i/cpu_0/inst/execute0/info_load[0]
    SLICE_X83Y60         FDSE                                         r  design_1_i/cpu_0/inst/execute0/info_loadE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.903    -0.911    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X83Y60         FDSE                                         r  design_1_i/cpu_0/inst/execute0/info_loadE_reg[2]/C
                         clock pessimism              0.241    -0.670    
                         clock uncertainty            0.084    -0.587    
    SLICE_X83Y60         FDSE (Hold_fdse_C_D)         0.075    -0.512    design_1_i/cpu_0/inst/execute0/info_loadE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.630    -0.669    design_1_i/cpu_0/inst/decoder0/sysclk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[4]/Q
                         net (fo=1, routed)           0.058    -0.470    design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]_2[4]
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.904    -0.910    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]/C
                         clock pessimism              0.241    -0.669    
                         clock uncertainty            0.084    -0.586    
    SLICE_X82Y57         FDRE (Hold_fdre_C_D)         0.071    -0.515    design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.630    -0.669    design_1_i/cpu_0/inst/decoder0/sysclk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  design_1_i/cpu_0/inst/decoder0/dstreg_num_reg[2]/Q
                         net (fo=1, routed)           0.065    -0.463    design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[4]_2[2]
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.904    -0.910    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X82Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[2]/C
                         clock pessimism              0.241    -0.669    
                         clock uncertainty            0.084    -0.586    
    SLICE_X82Y57         FDRE (Hold_fdre_C_D)         0.075    -0.511    design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/datamem0/rd_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.772%)  route 0.154ns (52.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.642    -0.657    design_1_i/cpu_0/inst/datamem0/sysclk
    SLICE_X95Y63         FDRE                                         r  design_1_i/cpu_0/inst/datamem0/rd_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.516 r  design_1_i/cpu_0/inst/datamem0/rd_data_reg[16]/Q
                         net (fo=6, routed)           0.154    -0.362    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/DIC0
    SLICE_X94Y62         RAMD32                                       r  design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.916    -0.898    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/WCLK
    SLICE_X94Y62         RAMD32                                       r  design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.257    -0.641    
                         clock uncertainty            0.084    -0.558    
    SLICE_X94Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.414    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/execute0/branch_pc_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/fetch0/npc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.189ns (64.659%)  route 0.103ns (35.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.638    -0.661    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X97Y70         FDRE                                         r  design_1_i/cpu_0/inst/execute0/branch_pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.520 r  design_1_i/cpu_0/inst/execute0/branch_pc_reg[28]/Q
                         net (fo=2, routed)           0.103    -0.417    design_1_i/cpu_0/inst/execute0/branch_pc[28]
    SLICE_X96Y70         LUT3 (Prop_lut3_I0_O)        0.048    -0.369 r  design_1_i/cpu_0/inst/execute0/npc[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    design_1_i/cpu_0/inst/fetch0/npc_reg[28]_0
    SLICE_X96Y70         FDRE                                         r  design_1_i/cpu_0/inst/fetch0/npc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.911    -0.903    design_1_i/cpu_0/inst/fetch0/sysclk
    SLICE_X96Y70         FDRE                                         r  design_1_i/cpu_0/inst/fetch0/npc_reg[28]/C
                         clock pessimism              0.255    -0.648    
                         clock uncertainty            0.084    -0.565    
    SLICE_X96Y70         FDRE (Hold_fdre_C_D)         0.131    -0.434    design_1_i/cpu_0/inst/fetch0/npc_reg[28]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/execute0/branch_pc_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/fetch0/npc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.641    -0.658    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X101Y69        FDRE                                         r  design_1_i/cpu_0/inst/execute0/branch_pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  design_1_i/cpu_0/inst/execute0/branch_pc_reg[29]/Q
                         net (fo=2, routed)           0.099    -0.418    design_1_i/cpu_0/inst/execute0/branch_pc[29]
    SLICE_X100Y69        LUT3 (Prop_lut3_I0_O)        0.045    -0.373 r  design_1_i/cpu_0/inst/execute0/npc[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    design_1_i/cpu_0/inst/fetch0/npc_reg[29]_0
    SLICE_X100Y69        FDRE                                         r  design_1_i/cpu_0/inst/fetch0/npc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.914    -0.900    design_1_i/cpu_0/inst/fetch0/sysclk
    SLICE_X100Y69        FDRE                                         r  design_1_i/cpu_0/inst/fetch0/npc_reg[29]/C
                         clock pessimism              0.255    -0.645    
                         clock uncertainty            0.084    -0.562    
    SLICE_X100Y69        FDRE (Hold_fdre_C_D)         0.120    -0.442    design_1_i/cpu_0/inst/fetch0/npc_reg[29]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/decoder0/info_store_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/info_storeE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.630    -0.669    design_1_i/cpu_0/inst/decoder0/sysclk
    SLICE_X84Y60         FDRE                                         r  design_1_i/cpu_0/inst/decoder0/info_store_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.505 r  design_1_i/cpu_0/inst/decoder0/info_store_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.449    design_1_i/cpu_0/inst/execute0/info_store[0]
    SLICE_X84Y60         FDRE                                         r  design_1_i/cpu_0/inst/execute0/info_storeE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.904    -0.910    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X84Y60         FDRE                                         r  design_1_i/cpu_0/inst/execute0/info_storeE_reg[0]/C
                         clock pessimism              0.241    -0.669    
                         clock uncertainty            0.084    -0.586    
    SLICE_X84Y60         FDRE (Hold_fdre_C_D)         0.060    -0.526    design_1_i/cpu_0/inst/execute0/info_storeE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/regfile0/reg2_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/execute0/rs2E_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.949%)  route 0.096ns (34.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.628    -0.671    design_1_i/cpu_0/inst/regfile0/sysclk
    SLICE_X86Y64         FDRE                                         r  design_1_i/cpu_0/inst/regfile0/reg2_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.530 r  design_1_i/cpu_0/inst/regfile0/reg2_data_reg[4]/Q
                         net (fo=2, routed)           0.096    -0.434    design_1_i/cpu_0/inst/decoder0/ans0_carry__6_i_15_1[4]
    SLICE_X87Y64         LUT6 (Prop_lut6_I2_O)        0.045    -0.389 r  design_1_i/cpu_0/inst/decoder0/rs2E[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    design_1_i/cpu_0/inst/execute0/rs2E_reg[6]_0[4]
    SLICE_X87Y64         FDRE                                         r  design_1_i/cpu_0/inst/execute0/rs2E_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.901    -0.913    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X87Y64         FDRE                                         r  design_1_i/cpu_0/inst/execute0/rs2E_reg[4]/C
                         clock pessimism              0.255    -0.658    
                         clock uncertainty            0.084    -0.575    
    SLICE_X87Y64         FDRE (Hold_fdre_C_D)         0.092    -0.483    design_1_i/cpu_0/inst/execute0/rs2E_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.630    -0.669    design_1_i/cpu_0/inst/execute0/sysclk
    SLICE_X83Y57         FDRE                                         r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  design_1_i/cpu_0/inst/execute0/dstreg_addrE_reg[3]/Q
                         net (fo=3, routed)           0.124    -0.404    design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[4]_1[3]
    SLICE_X83Y58         FDRE                                         r  design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.904    -0.910    design_1_i/cpu_0/inst/datamem0/sysclk
    SLICE_X83Y58         FDRE                                         r  design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[3]/C
                         clock pessimism              0.257    -0.653    
                         clock uncertainty            0.084    -0.570    
    SLICE_X83Y58         FDRE (Hold_fdre_C_D)         0.070    -0.500    design_1_i/cpu_0/inst/datamem0/dst_addrD_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/cpu_0/inst/datamem0/rd_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.773%)  route 0.179ns (52.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.645    -0.654    design_1_i/cpu_0/inst/datamem0/sysclk
    SLICE_X98Y60         FDRE                                         r  design_1_i/cpu_0/inst/datamem0/rd_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  design_1_i/cpu_0/inst/datamem0/rd_data_reg[9]/Q
                         net (fo=6, routed)           0.179    -0.311    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/DIB1
    SLICE_X100Y59        RAMD32                                       r  design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16962, routed)       0.923    -0.891    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/WCLK
    SLICE_X100Y59        RAMD32                                       r  design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.277    -0.614    
                         clock uncertainty            0.084    -0.531    
    SLICE_X100Y59        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.407    design_1_i/cpu_0/inst/regfile0/register_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.096    





