{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1643808316944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1643808316944 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE5QGen3x4If128 5SGXEA7N2F45C2 " "Selected device 5SGXEA7N2F45C2 for design \"DE5QGen3x4If128\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1643808317062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643808317122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643808317122 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_8v62:auto_generated\|ram_block1a3 " "Atom \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\|altsyncram_8v62:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1643808317305 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_8v62:auto_generated|ram_block1a3"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1643808317305 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1643808318461 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ BB38 " "Pin ~ALTERA_DATA0~ is reserved at location BB38" {  } { { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/" { { 0 { 0 ""} 0 80630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1643808319148 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1643808319148 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1643808319151 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1643808319801 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1643808334908 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "9 " "9 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[0\] PCIE_TX_OUT\[0\](n) " "differential I/O pin \"PCIE_TX_OUT\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_OUT\[0\](n)\"." {  } { { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[0] } } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[0\]" } { 0 "PCIE_TX_OUT\[0\](n)" } } } } { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643808334974 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[1\] PCIE_TX_OUT\[1\](n) " "differential I/O pin \"PCIE_TX_OUT\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_OUT\[1\](n)\"." {  } { { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[1] } } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[1\]" } { 0 "PCIE_TX_OUT\[1\](n)" } } } } { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643808334974 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[2\] PCIE_TX_OUT\[2\](n) " "differential I/O pin \"PCIE_TX_OUT\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_OUT\[2\](n)\"." {  } { { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[2] } } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[2\]" } { 0 "PCIE_TX_OUT\[2\](n)" } } } } { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643808334974 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[3\] PCIE_TX_OUT\[3\](n) " "differential I/O pin \"PCIE_TX_OUT\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_TX_OUT\[3\](n)\"." {  } { { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[3] } } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[3\]" } { 0 "PCIE_TX_OUT\[3\](n)" } } } } { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_TX_OUT[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643808334974 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_REFCLK PCIE_REFCLK(n) " "differential I/O pin \"PCIE_REFCLK\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_REFCLK(n)\"." {  } { { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_REFCLK } } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK" } { 0 "PCIE_REFCLK(n)" } } } } { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_REFCLK(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643808334974 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[0\] PCIE_RX_IN\[0\](n) " "differential I/O pin \"PCIE_RX_IN\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_IN\[0\](n)\"." {  } { { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[0] } } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[0\]" } { 0 "PCIE_RX_IN\[0\](n)" } } } } { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[0](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643808334974 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[1\] PCIE_RX_IN\[1\](n) " "differential I/O pin \"PCIE_RX_IN\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_IN\[1\](n)\"." {  } { { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[1] } } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[1\]" } { 0 "PCIE_RX_IN\[1\](n)" } } } } { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[1](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643808334974 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[2\] PCIE_RX_IN\[2\](n) " "differential I/O pin \"PCIE_RX_IN\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_IN\[2\](n)\"." {  } { { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[2] } } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[2\]" } { 0 "PCIE_RX_IN\[2\](n)" } } } } { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[2](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643808334974 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[3\] PCIE_RX_IN\[3\](n) " "differential I/O pin \"PCIE_RX_IN\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"PCIE_RX_IN\[3\](n)\"." {  } { { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[3] } } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/ersin/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[3\]" } { 0 "PCIE_RX_IN\[3\](n)" } } } } { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ersin/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { PCIE_RX_IN[3](n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1643808334974 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1643808334974 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1643808335218 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1643808335589 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1643808335838 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1643808336772 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0 11777 global CLKCTRL_G0 " "QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0 with 11777 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1643808337065 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643808337065 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PCIE_REFCLK~input~FITTER_INSERTEDCLKENA0 1277 global CLKCTRL_G2 " "PCIE_REFCLK~input~FITTER_INSERTEDCLKENA0 with 1277 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1643808337065 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1643808337065 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643808337066 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1643808337244 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643808337269 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643808337326 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1643808337378 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1643808337378 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1643808337403 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1643808339655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1643808339655 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1643808339655 ""}
{ "Info" "ISTA_SDC_FOUND" "../constr/DE5QGen3x4If128.sdc " "Reading SDC File: '../constr/DE5QGen3x4If128.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643808339871 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 53 *\|reset_sync_pldclk_r\[*\] register " "Ignored filter at DE5QGen3x4If128.sdc(53): *\|reset_sync_pldclk_r\[*\] could not be matched with a register" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808339894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 53 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(53): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers *\|reset_sync_pldclk_r\[*\]\] " "set_false_path -to \[get_registers *\|reset_sync_pldclk_r\[*\]\]" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643808339894 ""}  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808339894 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 20 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 20 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 40 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6up\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[0\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[1\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6up\[2\]\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 4.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} " "create_clock -period 4.000 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1643808339952 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1643808339952 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1643808339956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 68 *altpcie_rs_serdes\|fifo_err_sync_r\[0\] register " "Ignored filter at DE5QGen3x4If128.sdc(68): *altpcie_rs_serdes\|fifo_err_sync_r\[0\] could not be matched with a register" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808339960 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to   \[get_registers *altpcie_rs_serdes\|fifo_err_sync_r\[0\]\] " "set_false_path -to   \[get_registers *altpcie_rs_serdes\|fifo_err_sync_r\[0\]\]" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643808339960 ""}  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808339960 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 72 *hip_ctrl* pin " "Ignored filter at DE5QGen3x4If128.sdc(72): *hip_ctrl* could not be matched with a pin" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 72 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(72): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\] " "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\]" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643808340089 ""}  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 76 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(76): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] could not be matched with a keeper" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 76 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(76): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] could not be matched with a keeper" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 76 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(76): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\]" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643808340090 ""}  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(76): Argument <to> is an empty collection" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 78 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk keeper " "Ignored filter at DE5QGen3x4If128.sdc(78): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk could not be matched with a keeper" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 78 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(78): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 78 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\]" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643808340091 ""}  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(78): Argument <to> is an empty collection" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 80 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 keeper " "Ignored filter at DE5QGen3x4If128.sdc(80): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 could not be matched with a keeper" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 80 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(80): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 80 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(80): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\]" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643808340091 ""}  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(80): Argument <to> is an empty collection" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 82 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk keeper " "Ignored filter at DE5QGen3x4If128.sdc(82): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk could not be matched with a keeper" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 82 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(82): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 82 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_wr_clk\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_req_rd_clk\|sync_regs\[*\]\}\]" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643808340092 ""}  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(82): Argument <to> is an empty collection" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 84 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(84): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\] could not be matched with a keeper" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 84 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(84): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\] could not be matched with a keeper" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 84 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_in_d0\[*\]\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_tls\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|data_out\[*\]\}\]" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643808340093 ""}  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(84): Argument <to> is an empty collection" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 86 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 keeper " "Ignored filter at DE5QGen3x4If128.sdc(86): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0 could not be matched with a keeper" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 86 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(86): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\] could not be matched with a keeper" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 86 Argument <from> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(86): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|req_rd_clk_d0\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hip_eq_dprio:sigtesten.hip_eq_dprio_inst\|altpcie_hip_vecsync2:vecsync_ltssm\|altpcie_hip_vecsync:altpcie_hip_vecsync2\|altpcie_hip_bitsync:u_ack_wr_clk\|sync_regs\[*\]\}\]" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643808340093 ""}  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(86): Argument <to> is an empty collection" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 89 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(89): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\] could not be matched with a keeper" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|test_out\[*\]\}\]" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643808340095 ""}  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 91 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(91): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\] could not be matched with a keeper" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqout\[*\]\}\]" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643808340095 ""}  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 93 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(93): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\] could not be matched with a keeper" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_eqber\[*\]\}\]" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643808340096 ""}  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 95 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(95): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\] could not be matched with a keeper" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_lf\[*\]\}\]" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643808340096 ""}  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE5QGen3x4If128.sdc 97 *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\] keeper " "Ignored filter at DE5QGen3x4If128.sdc(97): *\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\] could not be matched with a keeper" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE5QGen3x4If128.sdc 97 Argument <to> is an empty collection " "Ignored set_false_path at DE5QGen3x4If128.sdc(97): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\]\}\] " "set_false_path -from \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG122\}\] -to \[get_keepers \{*\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|hd_altpe3_hip_eq_bypass_ph3:sigtesten.ep_eq_bypass_ph3_inst\|test_dbg_farend_fs\[*\]\}\]" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1643808340096 ""}  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/constr/DE5QGen3x4If128.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643808340096 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sdc " "Reading SDC File: '/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643808340096 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc " "Reading SDC File: '/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643808340111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_pipen1b.sdc 34 *lmi_dout_r* register " "Ignored filter at altera_pcie_sv_hip_ast_pipen1b.sdc(34): *lmi_dout_r* could not be matched with a register" {  } { { "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643808340144 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc " "Reading SDC File: '/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643808340144 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643808340165 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643808340265 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1643808340265 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1643808340265 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1643808340265 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_channel_gate_128:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG22" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|wys~SYNC_DATA_REG11" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs " "Cell: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser  from: clk90b  to: clk33pcs" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG8" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118 " "From: pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG118" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1643808340317 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1643808340317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1643808340489 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1643808340505 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 70 clocks " "Found 70 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    osc_50MHz " "  20.000    osc_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  PCIE_REFCLK " "  10.000  PCIE_REFCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout " "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout " "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout " "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout " "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_clkmux_pcie.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.200 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs " "  13.200 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\] " "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\] " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\] " "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   2.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   8.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "  16.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\] " "  10.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "   0.400 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.250 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g " "   0.250 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[1\].pll.atx_pll.tx_pll\|clk010g" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv " "   4.000 pcie_system_inst\|pciegen3x4if128\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 sv_reconfig_pma_testbus_clk_0 " "  10.000 sv_reconfig_pma_testbus_clk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1643808340506 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1643808340506 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1643808342203 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "629 Block RAM " "Packed 629 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1643808342228 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1643808342228 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1643808342992 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1643808343160 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643808343460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1643808352748 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1643808352908 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1643808361069 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "246 " "Fitter has implemented the following 246 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1643808374380 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1643808374380 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "246 " "Fitter has implemented the following 246 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1643808374380 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1643808374380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643808374381 ""}
{ "Info" "IHSSI_RECONFIG_CONTROLLER_GROUPS_COUNT" "1 " "Found 1 Transceiver Reconfiguration Controllers" {  } {  } 0 184042 "Found %1!d! Transceiver Reconfiguration Controllers" 0 0 "Fitter" 0 -1 1643808384443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1643808384742 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1643808398698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643808398698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1643808403601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X11_Y35 X22_Y46 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y35 to location X22_Y46" {  } { { "loc" "" { Generic "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y35 to location X22_Y46"} { { 12 { 0 ""} 11 35 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1643808424049 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1643808424049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1643808430172 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1643808430172 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1643808430172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643808430176 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 26.12 " "Total time spent on timing analysis during the Fitter is 26.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1643808436892 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643808436964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643808438263 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643808438358 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643808439655 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643808448065 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1643808448802 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/bit/DE5QGen3x4If128.fit.smsg " "Generated suppressed messages file /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/bit/DE5QGen3x4If128.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1643808450028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 48 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5228 " "Peak virtual memory: 5228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643808453363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  2 08:27:33 2022 " "Processing ended: Wed Feb  2 08:27:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643808453363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:17 " "Elapsed time: 00:02:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643808453363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:39 " "Total CPU time (on all processors): 00:05:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643808453363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1643808453363 ""}
