module sync_fifo_layer2
#(
parameter WIDTH          = 16,
parameter DEPTH          = 1024,
parameter ADDR_WIDTH     = 10
)
(
input											clk,
input											rstn,
input											wr_en,
input	[WIDTH-1 : 0]				            wr_data,
input											rd_en,
output reg	[WIDTH-1 : 0]	                    rd_data,

output     	     								fifo_full,
output     	     								fifo_empty,
output                                          almost_full,
output                                          almost_empty


);


//reg
reg                                             buffer;

    //å®šä¹‰ï¿???ä¸?è®¡æ•°å™?ï¼Œç”¨äºåˆ¤æ–?ç©ºï????
    // reg [2 : 0] cnt; // $clog2(depth)=3 - 1 : 0

    //å®šä¹‰è¯»å†™åœ°å€
    reg [10 : 0] wr_ptr;
    reg [10 : 0] rd_ptr;

    //å®šä¹‰ï¿???ä¸?å®½åº¦ä¸ºä¸ºwidthï¼Œæ·±åº¦ä¸ºdepthçš„fifo
    reg [WIDTH - 1 : 0] fifo [DEPTH - 1 : 0]; 

    //å†™åœ°ï¿???æ“ä½œ
    always @ (posedge clk or negedge rstn) begin
        if(!rstn)
            wr_ptr <= 0;
        else if(wr_en && !fifo_full)    //å†™ä½¿èƒ½ï¼Œä¸”fifoæœ?å†™ï????
            wr_ptr <= wr_ptr + 1;
    end

    //è¯»åœ°ï¿???æ“ä½œ
    always @ (posedge clk or negedge rstn) begin
        if(!rstn)
            rd_ptr <= 0;
        // else if ((rd_data == 16'hFAF1)&&(buffer == 1'b1)) begin
        //     rd_ptr <= rd_ptr + 1;
        // end
        else if(rd_en && !fifo_empty)   //è¯»ä½¿èƒ½ï¼Œä¸”fifoä¸ä¸ºï¿???
            rd_ptr <= rd_ptr + 1;
    end

    //å†™æ•°ï¿???
    integer i;

    always @ (posedge clk or negedge rstn) begin
        if(!rstn) begin //å¤ä½æ¸…ç©ºfifo
            for(i = 0; i < DEPTH; i = i + 1)
                fifo[i] <= 0;
        end
        else if(wr_en && !fifo_full)  //å†™ä½¿èƒ½æ—¶å°†æ•°æ?å†™å…¥fifo ä¿?æ”?
            fifo[wr_ptr] <= wr_data;
        // else    //å¦åˆ™ä¿æŒ
        //     fifo[wr_ptr] <= fifo[wr_ptr];
    end

    always @(posedge clk or negedge rstn) begin
        if (!rstn) begin
            buffer <= 1'b0;
        end
        else if ((rd_data == 16'hFAF1)) begin
            buffer <= 1'b1;
        end
        else begin
            buffer <= 1'b0;
        end
    end



    //è¯»æ•°ï¿???
    always @ (posedge clk or negedge rstn) begin
        if(!rstn)
            rd_data <= 0;
        else if ((rd_data == 16'hFAF1)&&(buffer == 1'b1)) begin
            rd_data <= 16'hF1FA;
        end
        else if (rd_en  && !fifo_empty) //ä¿?æ”?
            rd_data <= fifo[rd_ptr];
        // else if ((fifo[rd_ptr] == 16'hF1FA)||(fifo[rd_ptr] == 16'hFAF1))
        //     rd_data <= fifo[rd_ptr];    //ä»fifoä¸?è¯»å–æ•°ï????
        else
        rd_data <= rd_data;
    end

    //è¾…åŠ©è®¡æ•°ï¼Œç”¨äºåˆ¤æ–?ç©ºï????
    // always @ (posedge clk or negedge rstn) begin
    //     if(!rstn)
    //         cnt <= 0;
    //     else if (wr_en && !rd_en && !fifo_full) //æœ‰æ•ˆçš„åªå†™å…¥
    //         cnt <= cnt + 1;
    //     else if (!wr_en && rd_en && !fifo_empty) //æœ‰æ•ˆçš„åªè¯»å–
    //         cnt <= cnt - 1;
    //     // else 
    //     //     cnt <= cnt;
    // end

    //ç©ºæ»¡åˆ¤æ–­
    // assign fifo_full = (cnt == depth)? 1'b1 : 1'b0;
    // assign fifo_empty = (cnt == 0) ? 1'b1 : 1'b0;

    assign fifo_full = ((wr_ptr[10] ^ rd_ptr[10]) && (wr_ptr[10 - 1 : 0] == rd_ptr[10 - 1 : 0])) ? 1'b1 : 1'b0;
    assign fifo_empty = (wr_ptr == rd_ptr) ? 1'b1 : 1'b0;
    assign almost_full = ((wr_ptr[10] ^ rd_ptr[10]) && ((wr_ptr[10 - 1 : 0] + 1)== rd_ptr[10 - 1 : 0])) ? 1'b1 : 1'b0;
    assign almost_empty = (wr_ptr == (rd_ptr + 1)) ? 1'b1 : 1'b0;
    
    

    
endmodule