.comment from next-pnr
.device 1k
.io_tile 1 0
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010001010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000011000000000
000000001000000000
000000000001000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000001100
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.logic_tile 1 1
000000000000000111100000000000001100000100000100000001
000000000000000000100000000000000000000000000000000000
101000000000000000000000000111101010100001010100000110
000000000000000000000000000111101000100010110011000011
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100010110000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000010000000000000000000000111100000000010000000000000
000001000000000000000000000000100000000000000000000001
000000000000001101100000000001011110101001000101100000
000000000000000101000000000111001010101110000010000111
000000000000000000000010100101001100110100010111000000
000000000000000101000000001011011000010100100010000011

.logic_tile 2 1
000000000000001000000000010101011100010000000000000000
000000000000001111000011100000011010101001000000000000
011000000000001000000110000101001001010000100000000000
000000000000000001000000000000011011101000000000000000
010001000000000001000011100000011100010100000000000000
110000100010000111100000000101001000010000100000000000
000000000000000000000000010000000001000000100110000001
000000000000000000000010000000001100000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000010
000000000000000001100111001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000010000000

.ramb_tile 3 1
000000000000001111100000000101101100000000
000000000000000111100011111101000000000000
011000000000001111100111010001001110000000
000000000000000111100011100111100000000000
110001000000000000000111111101001100000000
010010100000001111000111111011000000000000
000000000000011111100111101111101110000010
000100000000101111000000000111000000000000
000000000000000101000000011101001100000000
000000000000000000000010101101100000010000
000000000000000000000000010001001110100000
000001000000000000000011100001000000000000
000000000000000101000000001001101100000000
000000000000000111000000001001100000000001
010000000000001011100000001101101110000000
010000001000000111100000000001000000000000

.logic_tile 4 1
000000000000000101000000000000011000000100000100000000
000000000000000000100010110000010000000000000000000000
011000000000000000000110010000000000000000000100000000
000000001100000000000011100111000000000010000001000000
110000000000000001100000000001000000000010000000000000
000000000000000000000010011001000000000011000000000000
000000001101010000000000001000011100000100000000000000
000000000000100000000000001001011011010100100000000001
000000001000000000000000000000000000000000000100000001
000000000000000000000010010101000000000010000001000000
000000100000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000000111001011000000100000000000
000000000000000001000000000000011001101000010000000001
010000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 5 1
000000000000000000000000000101100000000000001000000000
000000100001000000000000000000000000000000000000001000
000000000000000111000000010000000001000000001000000000
000000000000000000100011100000001000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111100001000000001000000000
000000000010001111000011110000101011000000000000000000
000000000000000101000000000101100001000000001000000000
000000000000010000000000000000101001000000000000000000
000000000000000101000110100000000001000000001000000000
000000100010000000000000000000001101000000000000000000
000001001010000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000001001111100001010000000
000000000000000000000000000000001011111100000000000011

.logic_tile 6 1
000000000100000101000000000111100000000000001000000000
000000000000000000100000000000100000000000000000001000
011000000010100000000110100000000000000000001000000000
000000100001011101000000000000001010000000000000000000
000000000000001000000000000001001000001100111000000000
000000000000011111000000000000000000110011000000000000
000000001100000101000010100101101000001100111000000000
000000000000000000100100000000100000110011000000000000
000001000001000000000000000000001000001100111000000000
000000000000010000000000000000001111110011000000000000
000001001110100000000000000111101000001100111000000000
000010101101010000000000000000100000110011000000000000
000000000000000000000110100000001001001100110000000000
000010000000000000000000000000001010110011000000000000
010001000000000001100110010000011111000100000100000000
010010100001010000000010100000001001000000000000000000

.logic_tile 7 1
000000000000000111100111101001011110001101000000100000
000000000000001101000100001001000000001111000000000000
011001000000001000000110010001000000000010000000000000
000000100001000101000010000000000000000000000000000000
000000000000000000000000000000001000010110000000000000
000000000000010000000000000000011000000000000000000100
000000000000101000000000010000011000000100000100000000
000000000000010001000010000001000000000000000001000000
000001000000000000000000000101111000001100110000000000
000010100000000000000000000000110000110011000000000000
000000000000000000000000000000000000000000000000000000
000001000001011101000000000000000000000000000000000000
000001000000000000000000000001011010000100000110000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000010000010000111
010000000000001101000000000000000000000000000011100111

.logic_tile 8 1
000000000000000000000000001000000001000000000000000000
000000000000000000000000000001001001000000100000000000
011000101000001000000000000000000000000000000000000000
000000000000000111000010110000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000000000111111010000010000100000000
000000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000111011000000000000000000000
110000000000000001000000000000110000001000000000000000

.logic_tile 9 1
000000000000000000000000000011111110000000000000000000
000000000001010000000000000000110000001000000000100000
000000000000000000000000000000000001000000000010000000
000001000000100000000000000111001111000000100000000000
000000000000000000000000000111111110000000000000000000
000000000001010000000000000000100000001000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001111001100000000100000000000
000000000000000101000000000000011111010000000000000000
000010100000000000000000000000011110000000000000000000
000000000000000101000010101000000001000000000000000000
000000000000000101000000001111001100000000100001000000
000001000000100101100000000111100001000000000000000000
000010000000010101000000000000101100000000010000000100
000000000000001101100000000000001111010000000000000000
000000001000000101000010110000001111000000000000100000

.ramb_tile 10 1
000000000000001000000111101001001100000000
000000000000011111000000000101110000000000
011001000000001111000011000111101110000000
000010100000001111100111111101110000000000
110000000110010101100111100111001100100000
010000100001111001100111100101010000000000
000000000001010011100000011011101110000000
000000000000001111000011111001110000000000
000001000000000000000010100101101100000000
000000000000000001000010000001010000000000
000000000000000000000000001011001110000000
000000000000000000000010010001010000000000
000010100000101000000010100101001100000000
000101000000011111000000001101010000000000
010000000000000000000111101001101110000000
010100000000000000000000001101110000000000

.logic_tile 11 1
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000101000000010101111111000001001000100000000
000000100001000001000110111001010000000111000000000000
110000000000000000000010101000001100000100000100000000
010000000000000000000110111001010000000000000000000000
000000000000000000000000010001111001110000110100000000
000100000000000000000011101001011001110011110000000000
000000000001010000000110101001111100001101000100000000
000000000000000000000011111001110000001001000000000000
000000000000001000000110000000001010000110000000000000
000000000000000101000000001101010000000010000000100000
000000000000000000000000001001100001000001010100000000
000000000000000000000000000011101001000011010000000000
000000000000000101100000001000011000001100110000000000
000000000000000000000000001101000000110011000000000000

.logic_tile 12 1
000000000000000000000110110101100000000000001000000000
000000000000000000000010100000000000000000000000001000
011000001110000000000110000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
110000000000000101100000000001101000001100111000000000
110000000000000000000000000000100000110011000000000000
000000000000001000000000010001001000001100111000000000
000000000000000101000010100000100000110011000000000000
000000000000000000000000010101101000001100111000000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000011100111001000001100110000000000
000000000000000000000111110000100000110011000000100000
000000000000000000000000001011000000000000000100000000
000000000000000000000010111111100000000001000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000011100000010000000000000
000000000000000000000000000000000000000000000000000100
000000000000000000000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000000000000000000000010000000000001
000000000010000000000000000000001101000000000000000000
000000000000000000000000000011100000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000110101000000000000010000000000000
000000000000000000000010000011000000000000000000000000
000000000000001101000000010000000000000010000000000000
000000000000000101000010101111000000000000000000000000
000000000000000000000010110000000001000010000000000000
000000000000000000000010100000001110000000000000000000
000100000000000101100000000111000000000010000000000000
000000000000000000000000000000100000000000000000000001

.logic_tile 2 2
000001000000100000000000010000000001000000001000000000
000000100001000000000010000000001001000000000000001000
101010000000000000000011110000000001000000001000000000
000000000000000000000111100000001001000000000000000000
010000000000000000000000000000001000001100111110000000
100000000000100000000000000000001001110011000000000000
000000000001000000000000000111001000001100111100000000
000000000000100000000000000000100000110011000000000000
000000100010100000000000000000001001001100111100000000
000001000001010000000000000000001100110011000000000000
000000000000001000000110000111101000001100111100000000
000000000000000001000000000000000000110011000000000100
000000001110000000000110000111101000001100111100000000
000000000110000000000000000000100000110011000010000000
110000000000000001100000010000001001001100111100000000
100000000000000000000010000000001101110011000000000000

.ramt_tile 3 2
000000000000000111100010001101001110000000
000000000000000000100110000011010000100000
011000000000011111100000011011001100100000
000000001010100011000011100011010000000000
010000000000000000000111101111101110000000
110000001100000111000000000101010000100000
000000001010001111100010001001101100000010
000000000000001111100000000001110000000000
000000000000000000000000010001001110000000
000000000000000001000010101001010000010000
000000000000010011100000001111101100000000
000000000000101111000000000101010000010000
000000000000000000000000011111101110000000
000000000000010000000010101111110000100000
010000000000000001000011110101101100000010
010000000000001001000011011001110000000000

.logic_tile 4 2
000000000010000000000000000011111011000110100000000000
000000000000000000000000001101111111001111110000000001
101000000000000000000110000011100001000010100000000000
000000000000000000000000000000101111000001000000000000
010000001110000000000010000000000001000010100000000000
100000000000000000000100001111001101000010000000000000
000000000000000101000000010000011010000100000100000000
000000000000000000100011010000000000000000000001100001
000001000001001001100000000111011010010111100001000000
000010101000011001100010111101111101000111010000000000
000000000000000000000010100011001011010111100000000000
000000000000000000000110000111011011001011100010000000
000001000000000101000111010101101100010111100000000000
000000000000001101100010011101101110000111010000000001
110000000000000000000110011000000000001100110100000000
100000000000000000000111001001000000110011000000000001

.logic_tile 5 2
000000000000000000000000001101101001101110100000000001
000000000000010000000011111101001111011110100000010000
011000000001000000000010100000001110000100000100000010
000000001000000000000100000000010000000000000000000000
010000100000000000000111000001101110000000100000000000
110011000000000000000000000000111111101000010000000100
000000001101010000000010000000001000000100000100000000
000000000000100111000000000000010000000000000000000000
000000000000001000000000010000000000000000100100000000
000000000001010111000011010000001101000000000001000000
000000000000000000000000000000000000000000000000000000
000000000010000000010000000000000000000000000000000000
000000001000000000000110000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110000011000001001100110000000000
000000000001000000000000000000001010110011000000000000

.logic_tile 6 2
000000000100000000000000001101101110000101000100000010
000000100000010000000000001111000000001100000000000001
011000000000000000000000000111100000000000000100000000
000000000000000000000010101101100000000010000000000000
000000001010000000000010100101111110000000000000000000
000000000000000000000010100000100000001000000000000000
000001001111000111100000010101111111111111000000000000
000000100000101101000011100111011010110110000000000000
000000000000000111000000000101101110000010000010000000
000010101010000000100000000000000000000000000000000000
000000000000011000000000000001111110000000000100000000
000000000000100001000000000000110000000001000000000000
000000001010001000000000000011011110000000000000000000
000010100000000001000000000000000000001000000000000000
110001000000001000000110000111101010000100000100000000
010000100000000011000100000000110000000000000000000000

.logic_tile 7 2
000000000000000000000111110000001000000100000110000010
000000000000001101000110100000010000000000000000000100
101000000000101111000110001001001001000001000000000010
000000000001011111100100001011011001000000000000000000
000000000000001000000011101101101010000000000000100000
000000000000001001000100001101101111000000100000000000
000000000001000000000110111000000001000000000000000000
000000000000000001000110100111001010000000100000000010
000000000000000000000000000000001110000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000111000110000000011111010000000000000000
000000001010010000100000000000001010000000000000000000
000001000000100101000111010111100000000000000000000000
000010100000000000100011010000101011000000010000000000
000000100000001111100000011001101111010111100000000000
000000000000001111100010100001001100000111010000000000

.logic_tile 8 2
000010000000100111000010110011011100000110100000000000
000011100001001111000111111011011010001111110000000000
011000000000000000000110010001001010010111100000000000
000000000000000000000011111011001100000111010000000000
000000000000001111000110011011011100000110100000000000
000000000100000001000110001111001010001111110000000000
000000100001001101100111001111011010000000000000000010
000000100000101001000000001001011001000000100000000000
000000000000000011100111101101101011000000000000000010
000010000000000000100010001011011100000100000000000000
000000001110000011100111101101101010000000000000000000
000000000000001101100110101111011010000000100000000001
000001000000001001000000000000000001000000100100000010
000010000000001111000000000000001001000000000000000001
000000000000000111100111000001011110010111100000000000
000000000110000000100110110001101110001011100000000000

.logic_tile 9 2
000000000000001000000000000111101010000000000000000000
000000000000001001000000000011111010000000010010000000
000010000000000000000110011001100000000001000000000000
000001000000000000000110101001100000000000000000000100
000000000000100101000110001101111101010111100000000000
000000000000000000100110100101011101000111010000000000
000110000000101111000000010101011000000000000000000000
000100000001001111100010010000110000001000000000100000
000000100000000000000000001000000000000000000000000000
000000000000001101000000001001001000000000100000000100
000000000001000011100010000000011001010000000000000000
000000000000100101100010100000011011000000000000000000
000000000000000000000000011011111101010111100000000000
000000001010000000000010100011011010000111010000000000
000000000000100000000000010000011000000000000000000000
000000000000010000000010001111010000000100000000000000

.ramt_tile 10 2
000000001010000111000000000011111110000000
000000100001000111000011101001100000000000
011000000001010000000111001111001100000000
000000001100101001000011111001110000000000
010000000000000000000011101111011110000000
110010000000001111000111111001000000000000
000000000001000011100000000111001100100000
000000001000000000100000000101010000000000
000000000000000000000000011111011110000000
000010101111010000000010100101100000000000
000000000000101011100010000001101100000000
000000000000011111100011111101010000000000
000000000000001011100010010011111110000000
000000000000000111100011000001000000100000
110000000000100000000000000011101100000000
010000000001000001000000000001110000000000

.logic_tile 11 2
000000000000101101000111101011111010101000000110000010
000000000001010001000011111011101000010000000011000001
011000000000000001000110001101101010000000010000000000
000000000000000101100100001101001000000000000000000000
010000000000000111100010100001101000000110000000000000
010000000000000000000010100000010000000001000000100000
000000000000100001100000000011000000000010000000000000
000000000001000001000010101001000000000011000000000000
000000000000001000000000001000000000000010000000000000
000000000000001011000000001111000000000000000000100000
000010101110000000000110101001101010000000000000000000
000001000000000000000010101001011011001000000000000000
000001000000000001100000000101111101111111000001000000
000000000001000000000000000111011101110110000000000001
000000000000000000000010100000001111000100000000000000
000000000000000101000000000000001110000000000000000000

.logic_tile 12 2
000000000000000000000000010111100000000000001000000000
000000000000000000000011100000000000000000000000001000
000000000000000000000010100111000000000000001000000000
000000000000100000000000000000100000000000000000000000
000000000000000000000000010001100000000000001000000000
000000001010000000000011100000100000000000000000000000
000001000000001000000000000001000000000000001000000000
000010101010001111000000000000101111000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000100000000000010111000000000000001000000000
000000000001000000000010010000000000000000000000000000
000000001010000001100110010101100000000000001000000000
000000000000000000100110010000000000000000000000000000
000000000000001000000000000001001000111100001000000100
000000000000001001000000000000100000111100000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000101000011100001000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000101000010100000100000000000000000000000
000000000000000000000010100101000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000101000011100101100000000000001000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000101110000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 2 3
000000000100001000000000010000001000001100111100000000
000000000000000001000010000000001000110011000000110001
101010100000000001100000000101001000001100111100000000
000001000000000000000000000000000000110011000000100001
010000000000000001100000000000001000001100111110000001
100000000000000000000000000000001001110011000000000000
000100000000000000000000000111001000001100111110000000
000100000110000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111110000000
000000001000000000000000000000001100110011000000000000
000000000000001000000000000000001001001100111110000000
000000000000000001000000000000001000110011000000000000
000000000000100000000110000111101000001100111110000000
000000000001000000000000000000100000110011000000000000
110000000000000000000110010111101000001100111100000000
100000000000000000000010000000100000110011000000000001

.ramb_tile 3 3
010000000000001111100011100101101100000000
001000001000000111000011100101100000000000
011000000000001000000000010111101110000000
000000000000000011000011110101000000000000
110000000000000111000000001101101100000000
011000000010100111000000001011000000000000
000000000000000111100010000001001110010000
001000000000000111000111101111100000000000
000001000000000101100000011111001100010000
001000000000000000000010100101000000000000
000000000001010000000000011001001110000000
001000001110100000000011001111000000100000
000000000000001101100000011001001100010000
001000000000001011000011101001000000000000
010000000000000011100000000101101110000000
011000000000000000000010001001100000000000

.logic_tile 4 3
000000000000000111000010110000001100000100000100000000
000000000000000000000011110101001001010100100000000100
011000000000000000000011101000000001000010100000000000
000001001110100000000000000101001100000010000000000000
010000101110000111100111101000000000000010100000000000
110000000000000000100100000011001110000010000000000000
000000000000001000000010110000011010000010000000000000
000000000000001011000011010000010000000000000001000000
000000000001100111000011100011111010000110000000000000
000000000000100000100000000000010000000001000000000000
000000000000001111000000000000000000000010000000000000
000000000110000001100000000000001001000000000001000000
000000000000000001100000000011001110010100100101000000
000000000000010001000000000000101001001000000000000001
000000100000000000000000001000001000000100000110000010
000000000000000000000000001001011000000110100000000000

.logic_tile 5 3
000001000011000011100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000000000000000000011001101100000110100000000000
000000000000000000000011011101111100001111110000000000
110000100000000111000000001000000000000000000100000000
000001000000000000100011101111000000000010000010000000
000010100010000000000011111101100000000001010000000000
000001000000000000000011110111101111000001100000000000
000000000100000101100000000000001010000100000100000000
000000000000000000000011100000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000001100000
000000100000000000000000010000001111010000000000000000
000001000000000001000010100000001001000000000000000000
010000000000001000000110000101000000000000000100000000
000001001110100001000000000000000000000001000000000000

.logic_tile 6 3
000001000010000000000010100011111111010111100000000000
000000000000000101000100000111111000001011100000000000
011001000000000111000110010000011010000100000100000010
000000100000001111100010010000000000000000000011000101
000000000000001001100010100000001010010000000010000110
000000000000001001000000000000001101000000000001100000
000000000000101111100011111011111000000000000000000000
000000000001000001000010101101111110000000010000100000
000000000000000111000011111011011000101111000100000010
000000000000000000000010101101011011001111000000000000
000000000000000000000010010001000001000001100100000000
000000001010001111000110001001001010000000100000000001
000000000100001111100000001011011000010111100000000000
000000000001000001000000000011101010000111010000000000
000000000000000000000000001001000000000000000000000000
000000000000100000000011100101000000000001000000100000

.logic_tile 7 3
000001000010000101100011110111111100010111100000000000
000010100000000000000011111111101001001011100000000000
011010100000001000000111000011011111000110100000000000
000001000001001011000111010001001101001111110000000000
110001000000000000000011111000000000000000000100000000
010000001010000000000111100001000000000010000000000000
000000001110101000000000000111111100000110100000000000
000000000000010011000000001001101000001111110000000000
000000000000000000000010110101001100000000000000000000
000000000000000111000011100000110000001000000000000000
000000001110000111100111000000011000000000000000000000
000000000001000111100110001011010000000100000000000000
000000001000000000000010101001111100010111100000000000
000000000000000000000000001011111111001011100000000000
000000100000000001000111011000001010000100000010000000
000001100000010000000111010101010000000110000000000000

.logic_tile 8 3
000000000001010101000110111011000000000001000000000000
000000000000000000100011001001000000000000000000000000
101000000000000001100011001101011001010111100000000000
000000000000000111100010110111101010001011100000000000
010000000000000101000010110101001001000000000000000001
010000001110001101000110010111011011000100000000000000
000000100000001101100110011101011001000110100000000000
000000000000001011000111111011101100001111110000000000
000000000000000001000010000001000000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000100000011100010001001101011010111100000000000
000000000000000000100000001001011011001011100000000000
000000000000000001100010111001101010000000000000000100
000000000000000000000110100111011111000100000000000000
000001000000000001100000000101101010010000000000000000
000000100000001001000000001011001111000000000000000000

.logic_tile 9 3
000000000000000000000000001000000000000000000110000000
000000000001011001000011101111001111000010000000000000
011000000000000000000000001011001001000110100000000000
000000000000001001000000001101011010001111110000000000
000000000000000001000111100111011110000110100000000000
000000000000000000100000001101011000001111110000000000
000000000000000111100000010001100000000010100000000001
000000000000000011100011010000001111000001000000000000
000000001000000000000110000000000001000010100000000000
000000000000001001000000000101001000000010000000000000
000000000000001111000000001000000000000010100000000000
000000000000000011100000000111001101000010000000000010
000000000110000000000010001111011111010111100000000000
000000000000000111000110000011011110001011100000000000
010000001010001101100011101000001110000000000100000000
110000000000000001000110110011010000000010000010000000

.ramb_tile 10 3
010010000110010111000000000011111010000000
001001000000100001100010000101100000000000
011000000000001000000000010001011000000000
000000000000000101000011001111100000000000
010000000001010111100111001111111010000000
111000001110100001000100000101000000000000
000000001010101011100011100111011000000000
001000000011010101100100000111100000010000
000010101010000000000010001011011010000000
001001001110010000000100001001100000000000
000000001110000000000010011001011000000000
001000000010000000000011001111000000000000
000000000000000000000010001101011010000000
001010100000000111000011101101000000000000
110000000000001111100000010011111000000000
111000000000000111000011010001100000000000

.logic_tile 11 3
000010100000010000000010010001000000000000001000000000
000000000000000000000010000000100000000000000000001000
011000000000100000000110010111100000000000001000000000
000000000001000000000110000000100000000000000000000000
110000000000000000000000000000001001001100110000000000
110000000000000000000000000000001001110011000000000000
000000000000100000000000001111111000000000010000000000
000000000001010000000000001001111001000000000000000000
000000100000000000000110110011000000000000000000000000
000001001010000000000010100000100000000001000000000000
000001001110100001100110001001011000000010000000000000
000000100001000000000000001001110000000111000000000000
000000000000000000000111000011111100000000000100000001
000010000000000000000000001011100000000010000000000000
000000000000100000000011100001111111100000000000000001
000000100001010000000100001001111001000000000000000000

.logic_tile 12 3
000000000000000000000000001011001001000100000000000000
000000000000000000000000001111101001000000000000010000
011000000000001000000010110011000000000001000000000000
000000000000000101000010100011100000000000000000000000
000000000000000000000000000111100001000000100000000100
000000000000000000000000000000001101000000000000000000
000000000000000000000000001000011100000010000000000000
000000000000100000000000000111010000000000000000000000
000000000000000001100111000111100001000011110000000000
000000000000000000100011100111001101000010110000000000
000000000001100000000000010001111111000000010000000000
000000000001010000000010001011111001000000000000000000
000000000000000001100000000001111111011000110100000000
000000000000000000000000000111101101010100110000000000
010000000000001000000111101011100000000000000000000100
010000000000001011000100000111100000000011000000000100

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000111000000000101100000000000001000000000
001000000000000000100000000000100000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001111100000000001000000000000001000000000
001000000000001011000000000000000000000000000000000000
000000000000000111000011100101100000000000001000000000
001000000000000000100110000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001111000000000000000000
000000000000000000000010100101100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000101000000000000001000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000001110100000000000000000001000001100111100000001
001000000001010000000000000000001100110011000000010100
101000000000001000000111010000001000001100111100000000
000000000000000001000111010000001100110011000000100100
010000001110100000000000010101001000001100111100000000
101010000001000000000010000000100000110011000000000001
000000000000000000000000000111001000001100111100000000
001000000110000000000000000000100000110011000000000101
000000000000101001100000000000001001001100111110000000
001000000001010001000000000000001000110011000000000001
000000000000000000000110000001101000001100111010000000
001000000000000000000000000000100000110011000000000000
000000001100000000000110000001101000001100111000000100
001000000000000000000000000000100000110011000000000000
110000000000000000000000000000001001001100111100000100
101000000000000000000000000000001101110011000000000010

.ramt_tile 3 4
000000100010001000000111100011111010100000
000000000000001101000100000001100000000000
011010000000001101100111100011111000000000
000001001110001001100011000101100000100000
010000000001000111100011100111111010100000
110000001000001111100111100101000000000000
000110100000001111000011101001111000000000
000101000000001001100011111001100000010000
000000000000100000000000001001111010000000
000001001001000000000010010011000000010000
000010100000000000000011100111111000000001
000001000000001111000011101001100000000000
000000000000000000000000001101011010000001
000001000000100000000000001101100000000000
010000000000000000000010001011011000000000
110000001110000001000100001101100000000001

.logic_tile 4 4
010000001001000000000000000101000000000000000100000000
001000001011000000000000000000000000000001000000000000
011000000000000000000000000000001100000100000100000001
000000000000000000000000000000000000000000000000000000
110010100000001000000000000011000000000010000000000000
001000000010001001000000000000000000000000000001000000
000010100001000111100000000011101110010100000000000000
001001001111000000100000000000101010100000010000000000
000010101101101111000010001000000000000010000000000000
001000000000000001100100000111000000000000000001000000
000010100000000000000000000000011010000010000000000000
001001000000000111000010010000000000000000000001000000
000000000001010001000000001000000000000010000000000000
001000000110100000000000000011000000000000000001000000
010010100001010011100000000011101100010000100000000000
001001000000100000100000000000101101101000000000000000

.logic_tile 5 4
010000000000000000000110110001101011110100010110000011
001000000000000000000010010111111101010100100000100011
101010100000000000000111101111111101000010000000000000
000000000000000000000111111011101011000000000000000000
000000000001011000000010111001101011110100010110100111
001001000000001011000011001011101110010100100000100001
000000000100000000000110110001000001000000010000000000
001000000000000000000010000011101100000010110000100000
000000000000000011100000010001101001110100010110000001
001000000111010000100011001011111101010100100000000000
000000000000001111000111100000011001000100000100100001
001000001100000001000110100000011001000000000011000000
000001000000101011100000001111111001101001110111000010
001000100100011111000000001011111011000000110000000111
000000000000000111100111110011101011101101010111000000
001000000000000000100011100111111001001100000010100011

.logic_tile 6 4
010000000010000111100110101000000000000010000000100001
001010100000000001100111100011000000000000000000000000
101000100000000111100000000000001101000000100101000000
000001000000000101000010110000001111000000000010000100
000000000001110111100111111101000001000000000000000000
001010101000111101000011010011101000000000010000000000
000000000000000000010111101111101011000101010000000000
001000001110001001000010110111011100001001010000000000
000001000110001001100000001011001010000001000000000001
001010100000001011100000001101001001000000000000000000
000000000000000101100000001001101100100001010100000000
001010000110000011000000000001101001100010110001000000
000000000000000000000000011101101110100001010100000000
001000000000010000000011101001011010010001110001000011
000000000001011001000000000001001101100001010100000000
001000000100000101000011110001001011010001110001100000

.logic_tile 7 4
010000000000110001100011100001001010110011110100000000
001000100000110000000011101111011100100001010000000000
011000000000001000000000010011101010010100000000000000
000000000000001001000010000000001001101000010000000000
010000100000100011100111110001001011101011010100000000
111010100001010000100110101011011000000111010000000000
000001000001010000000111001000011100000000000000000000
001010100111100000000100000011010000000100000000000000
000001100000001000000000011111101110000110100000000000
001000000000010001000010001111111101000100000000000000
000000000000001111100000011011011000000001000000000000
001000000110001001100010101111011111010010100000000000
000000000000000000000010101001001011110011110100000000
001010100110000000000111101101011001100001010000000000
000000000001000000000110000001011110110110100100000000
001000000000100000000011101101111000110100010000000000

.logic_tile 8 4
010001001010000111100000000000011011010000000000000000
001010001100001001100011100000011001000000000000000000
011011100000000000000000010001011010000010100000000000
000011000000001111000010000000011000100001010001000000
000001100000100000000010101101100000000001000000000000
001000000000010001000100001001000000000000000010000000
000000000000001000000010100000001110000100000110000010
001000000000001111000011100000000000000000000011000011
000000001000001001100111001011001010000001000000000000
001000000000100101100010000011101011000000000000000000
000001000000001000000000001001011000000000000000000000
001010000000000101000010001111101100000000100000000100
000000100000000111000000000000000001000000100110000100
001001000000010000100010110000001101000000000000100101
000000001010101000000000011011001100000001000000000000
001000000101001111000010100111011111000000000000000000

.logic_tile 9 4
010000000111011101000111011011111101010111100000000000
001000000000101001100111111101101001001011100000000000
011001000000000000000000010011011001010111100000000000
000000101101010000000011111101111100000111010001000000
110010100000000001100110111111011100010111100000000000
111000000000001001100010011111101001001011100000000000
000000001010000000000110000001111111000110100000000000
001000000110000000000100000001101100001111110010000000
000000000000000101000000000011101111000110100000000000
001000000000000000000010100001001001001111110000000000
000001001000001011100010101101011000000110100000000000
001000100000000011000000000011011100001111110000000000
000000000000110000000011101001001010010111100000000000
001000000000100101000010011001101011001011100000000000
000000000000000101100110100011100000000000000100000000
001000000000000000000000000000000000000001000000000000

.ramt_tile 10 4
000010000000010011000111011011101100100000
000001000000100000100111011101110000000000
011000100000001011100000011011101000100000
000000000000100111100011110011110000000000
110000000000001001000011100111001100100000
110010100000001011000100001101110000000000
000000000001000001000011000001101000001000
000000000000000000000000001001010000000000
000000000001010111000110000101001100000010
000000001010101111100100000011010000000000
000000000001000111100010000101001000000000
000000001000000000000110010011010000000000
000010100001010111000111100001101100000010
000001000000100000000110100111010000000000
010001000000000000000000000001101000000000
110010000000000000000000000001110000000000

.logic_tile 11 4
010000000000010000000010101101100000000001110100000000
001000000100100000000100000001001100000010100001000000
011000000000001000000000000101001110000001010000000000
000001000000000001000000001101101111010000100000000000
110010000000111001100010110111011010001001000101000000
111001001010111001000010010101100000000111000000000000
000000001110011001100010101101111010111000100100000000
001001000000101001000000000101101101111000010000000000
000001000000011101000110000101001010001001010000000000
001011000000100001000000000011101110001000000000000000
000000000001000000000000010000011010010000100000000000
001000000000000000000010000011011011000000100000000000
000000000000000101000010010001001011010000000000000000
001000000000000000000010000111111111111000000000000000
000010000000000000000110001011111110001101000100000000
001001000000000000000000000101110000001001000000000000

.logic_tile 12 4
010000000000000101000000001111111011000000000000000000
001000000000000000100010101101111001000000100000000000
011000000000001101000000001000011100010100100100000000
000000000000010001000011100101011100010100000000000000
110000000001000101000110000101101110001101000110000000
111000000000101101100000001101010000000110000000000000
000000000000000101000010110101101000010000000000000000
001000000000100101100111010001011111111000000000000000
000000000000001001100000000001011100001000000000000000
001000000000000001000000001001011100010100100000000000
000000000000000000000110011000011110010100100100000000
001000000000000000000010000101001010010000100001000000
000000000000100000000111010001101100010000000000000000
001000000000000000000110000101001001110000010000000000
000011000000000001100000011001100001000001110110000000
001000000000000000000010010101001101000001010000000000

.io_tile 13 4
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100100010
000000000100110000
001000000100000000
000000000100000000
000000000000000000
000100000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
001000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000011100001000000001000000000
001000000000000000000000000000001001000000000000010000
000000000000000000000111110111000000000000001000000000
000000000000000000000111000000100000000000000000000000
000000000000000000000111100000000000000000001000000000
001000000000000000000100000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
001000000000000000000010100000000000000000000000000000
000000000000000101000000000000000001000000001000000000
001000000000000000000000000000001110000000000000000000
000000000000000000000010100111000001000000001000000000
001000000000000101010010000000101001000000000000000000
000000100000000000000000000101000001000000001000000000
001001000000000101000010100000101001000000000000000000

.logic_tile 2 5
010000000000000001100000000000001000001100111100000000
001000000000100000000000000000001100110011000000010110
101000000000001001100000000000001000001100111110000000
000000000000000001000000000000001000110011000000000000
010000100000000000000110000000001000001100111110000000
101000000000000000000000000000001101110011000000000100
000000000000000000000000000101001000001100111100000000
001000000000000000010000000000100000110011000001000100
000000001100001001000000010000001001001100111100000101
001000000000000001000010000000001000110011000000000000
000000000000000000000000000000001001001100111100000100
001000001110000000000000000000001000110011000000000100
000000000000000000000000000111101000001100110100000101
001000000000000000000000000000100000110011000000000000
110000000000000000000000010000000000000010000000000000
101000000000000000000010000011000000000000000000000000

.ramb_tile 3 5
010000000000001000000000010001111100100000
001000000000001111000011010001010000000000
011000000000001111100000011101011110000000
000000001010001101100011000011110000100000
110000100000001111100111101111111100000010
111001000000000111100100001001110000000000
000000000000001001000000001011111110000000
001001001010001111000010001101010000010000
000000000000000000000011101101011100000000
001000000100100000000100001011010000010000
000010100000001011100010101101011110000000
001000000000001011100010010101010000010000
000000001110100000000110100111011100000001
001000000001000000000010001001110000000000
010000100000000000000010110001111110000000
111001000110000000000011011011010000010000

.logic_tile 4 5
010000000000000011100000010001000000000000000100000000
001000000000000011000010000001001001000010000010000000
011000000000001011100010100000000000000010000000000000
000000000000000111000111110000001011000000000001000000
010000000000000000000011111111000001000011100000000000
111000001000010000000111111101001100000010000000000000
000000000000010000000011100000011101000110100000000000
001000001100000000000100000000011001000000000000000000
000000000000100000000000000001101110001100110000000000
001000001111010000000000000000000000110011000000000000
000010000000011000000110010001100000000010000010000000
001010100000000001000010000000100000000000000000000000
000000000000001000000000001111000000000010000000000000
001001000000000001000011100001100000000011000000100000
000000000010000000000000000001011011001000010101000001
001000000000000000000000000111011101100000010000000000

.logic_tile 5 5
010000001100100000000000010111111100110100010100000000
001000000001010111000011010001111101101000010001000010
101000000000001000000010110011111111100001010100000000
000000000110000001000111000011001111010001110000000000
000001000000100101000000010111011110111000100100000000
001010000001010000000011000001111110101000010000000000
000011000000000000000000011101011000000000000000000000
001000000000000000000010001101000000000001000000000001
000000000010000011100111101111101011101000010100000000
001000100001000000100011101001111111111000100000000000
000010000001001111000010010011111111101001110100000000
001000001000101011000010101011101001000000110000000000
000000001010000101000111011111101110101000010100000000
001000000000000011100111111111101001110100010000000000
000000000000010001000110111001001111111000100100000000
001001001010100000000010101111011100010100100000000000

.logic_tile 6 5
010000000000101000000000001000000000000000000000000000
001000000001010111000000001111001110000000100000000000
101010000010000101100000010001000000000000000100000000
000000000000000000000011110000000000000001000000000000
110000000000000101100000001000011000010000000010000001
011000000000000000000011101101001010000000000001000000
000000000110000111000110100001100000000000000100000000
001000000000010000000000000000100000000001000000000000
000001000100000000000010100000001100000100000100000000
001010100000000000000011010000010000000000000000000000
000011100000000000000000000101011011000000000010000000
001011000000010000000000000000011000000001000010000001
000001000000001111000010100111001011010000100010000100
001010100001001101100100001111011010000000100000000100
000000000000000000000010000101100000000000100000000000
001010000100000000000000000000001110000000000000000000

.logic_tile 7 5
010000000111010101100000010111001010110110100100000000
001000000000000000000011101111101010111000100000000000
011010000001000111000000011000011000000000000000000000
000001000000100000100010010001010000000100000000000000
010000000000101101000110000111100001000000000000000000
011000000000010001000000000000101001000000010000000000
000000000000001000000110010101111110100001010000000000
001000000000000101000010001011111010111010100000000000
000001000000000000000111000011111011101000010000000000
001010101010000000000100001101011111011101100000100000
000000001100000001100000000111101010101110000100000000
001000000000000000000010110001001111101101010000000000
000000001110100000000010110111011011101110000100000000
001000000000010000000110010101111101011110100000000000
000000000000000001100111000101101011111111000100000000
001000000000000000000011111111101010101001000000000000

.logic_tile 8 5
010000000000000101100000011000011011000010100000000000
001010100000100000000011110101001000010010100001000000
101000000100001001100010100101000000000000000100000000
000000000000101111100010100000000000000001000000100000
110001001010000101000000000000001100000100000100000100
011010000000000000000000000000010000000000000000000000
000000000000000101000111000001111110000000000000000000
001010100000000101100100000000100000001000000000000000
000000000000000000000010111011100001000000100010000000
001000000000000000000111000101001011000000110000000100
000000001010010111000000000111111101000000000000000000
001010100000100000100010000001111000000000010000000000
000000000001010000000010001000000000000000000000000000
001000000000100000000000001001001111000000100000000000
000000001000000111100111100001011011000110000000000010
001010100000000000100000000000101001101001000001000010

.logic_tile 9 5
010000001000000111000000001000000001000010000000000000
001000000000000000000010011011001100000010100000000001
011000000000010111000011110111100000000000000000000000
000000000000000000000110100000000000000001000000000000
010010100000000111100110001011101100000110100000000000
011001001110000000100010101111111010001111110000000000
000010100000000001100010100000001111000110100000000000
001001000000000000000000000000001001000000000000000000
000000001000100000000110011001000000000000000110000100
001010000000010000000110001101000000000001000000000100
000010000000000000000010111000000000000010100010000000
001000000000000001000111001001001111000010000000000000
000010101100000001000000010000000001000010100010000000
001001100000000000100011111101001010000010000000000000
010000000001000101000010100001101101000000000000000000
001000000000100000000000001101111000000100000000000000

.ramb_tile 10 5
010011100000000000000000011101011000000000
001010001110000000000011101001000000000000
011000101010000101100111000111011110000000
000000001100000000000111111101010000000000
110000000000000111000000000011011000000000
011000001110001111000011100101100000000000
000010100000100011100111111111111110000000
001011100001001001000111011001010000000100
000000100000001000000111100111111000000000
001000100000000101000110001001100000000100
000000000000000000000000011011011110000000
001001000000000000000010101101010000010000
000010001010010101100000011101111000000010
001000000000100000000011011101000000000000
010000000001000001000111110011111110000000
111000000000000000100011111111110000000000

.logic_tile 11 5
010000000000000111000011100101011100110000000110100000
001000000000000000000000001111101010111001010000000100
101000000000000011000011100111111011110000000110100000
000000000000001111100000001001111100111001010000000100
000000100110000001100010100001011000000100000110000001
001000000000000000100011100000110000000000000001000000
000000000000000001000010101101111100010000000000000000
001000000000000000000011110001011101000000000000000000
000000000000001000000010001011101000101001110100000000
001000000000000111000000000001011100000000110000000100
000000001100000111100000011000000000000010000000000000
001000000000000000000011101111000000000000000011000000
000000000000010111000011000011111010101101010100100000
001000001110100000100000001101011111001100000010000000
000001000000000000000111011111001110100001010100000000
001000100000100000000110100011011000010001110000000100

.logic_tile 12 5
010000000000001001100011111111001110001000000000000000
001000000000001011000110010101101110011100000000000000
011000000000000011100000001000000000000000000100000000
000101000000000000000011010101000000000010000000100000
000010000000000000000111000001011001000000000000000000
001001100000000000000100001101101001000100000000000000
000000000000001101000111000001000001000000010000000000
001000000000000001000011010001001111000001010000000000
000000000000000000000000000000000000000010000100000000
001000000000000000000000001001000000000000000000000000
000000000000100000000000000101011001000000000000000000
001000000001000000000000001001111000100000000000000000
000000000000001001100110011111000000000011010100000000
001000000000001101000010001101001111000010000000100000
000000001110100000000000011000000000000000000000000000
001000000000000000000010001101000000000010000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000001101000000000000001111000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000000000101000000000011000000000000001000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000101000110100001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 2 6
000000000000000101000000001000000000000010000000000000
000000000000000000000010001001000000000000000000000000
101000000000000000000000010000001010000100000100100000
000000000000000000000011010000000000000000000000000100
010000100000101111000000010000001010000010000000000000
010001000001001011000011010000010000000000000000000000
000000100000010000000000000000000000000010000000000000
000001000000000000000000000101000000000000000000000000
000001000000000000000000000000000000000010000000000000
000010100000000000000010000111000000000000000000000000
000000000001010001000000000000001100000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000001000000000000011100000010000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000010000000000000
100000000000000000000000000000001000000000000000000000

.ramt_tile 3 6
000000000000001000000111110001111010001000
000000000000001111000111000111010000000000
011000000000000111000111100001101010000000
000000000000001011000111100111100000000001
010000001110000001000000000101111010000001
010000000000000000000000000001010000000000
000000000000000111100000010101101010000000
000000000000000001100010011001000000010000
000000101110000001000010001001111010000000
000000000000000000100110000001110000000001
000000000000010011100000000111101010000000
000000001110000001100000001011100000100000
000000000000001111100011100011111010000000
000010000000000011000000001111010000010000
110000000000010000000010000011001010000000
010000000000100000000000000011100000010000

.logic_tile 4 6
000000000000000000000111110000000001000000100100000000
000000000000000000000111110000001001000000000000000000
011000000000000111100110000011011101010000000000000000
000000000000000000100111100000011010100001010000000000
010000000000000001100010000000001000000010000000000000
110000001000000000100000000000010000000000000000000100
000000000000001001100000001101011010000000000010000000
000000000000001111100000001001000000000100000000000101
000000000000001000000000000000000000000000100100000000
000001000010000001000000000000001100000000000000000010
000000000000000000000000000000001000000100000100000001
000000000000000000000010000000010000000000000000000010
000000000000000000000000011001100000000010000000000100
000010001000000000000011010101101010000000000010000010
000000000000000000000000000000000001000010100000000000
000000000000000000000000001111001000000010000000000000

.logic_tile 5 6
000000100000000111000011100001000000000000001000000000
000001000000000111000000000000100000000000000000001000
011000000000001000000111010000000001000000001000000000
000100000110001111000111010000001110000000000000000000
110010000000100000000010100111001000001100110000000000
110011000001000000000100000000000000110011000000000000
000001000001011001000000001000011000000010000010000000
000010100000101011000000001001000000000000000000000001
000000000000000000000000011001000000000010000100000100
000000100000000000000010101011000000000011000000000000
000000000000010000000010010101101100111111100000000001
000000001110000000000011000111011111101001000000000000
000000000000000000000010011011111010111110110100000001
000000001110001001000010000111101000110110110000000000
000000000001010111000000011001101010001000000000000000
000010000000100001100010111111110000001110000000000000

.logic_tile 6 6
000000000001010111000000000011011101000100000000000000
000000000000000000100010000000011110000000000000100101
101000000000010000000000010001101101000010000000000000
000000000100100111000011100111111100000000000000000000
010001000000000000000000000111100001000000010000100000
010010100000000000000000000011101000000000000000000000
000000000000001000000000001000000000000000000100000000
000000001010001111000000000101000000000010000000000000
000000001110000001100110110000001100000010000000000001
000001000100000111100110010000010000000000000000000000
000000000000010001000110001111100000000000000000000000
000000000000010000000100001011001100000001000010000010
000000000000010000000000000001000000000000000100000000
000000000000100001000000000000000000000001000000000000
000010000100010001100000011111100000000000000000000100
000000000000100000100011001011001100000000100000000011

.logic_tile 7 6
000000000001100111000011101111111100000110000100100010
000000000000010000000000001001100000001010000010000001
011000000000000000000111010000011101010010100000000000
000000000000000000000010001101011110000010000000000000
110000001000001001100110001000011100010110000100100010
100001000000001001000010111101001010000010000000000001
000000000000101000000110001111100000000010110010000000
000000001011010001000000001001001001000001010000000000
000000001010100000000010011001001111100010010000000000
000000000001000000000011011111011100010010100000000000
000001000000101111010011101111000001000000010100000000
000000000000001111000110100011001010000001110010000000
000000000000100101000000000011001010000001000000000000
000000001101000000000010101011100000000110000000000000
000110100000000101100010010101011101000110100000000000
000101000000000111000011011011101101001111110000000000

.logic_tile 8 6
000000000110000111000000010111000000000000000100000001
000001001010000000000010001111000000000001000000000100
011010100000000101000110001001011111000010000000000000
000000000111010000000000001011101001000000000000000000
000000001110000011100000001000000000000000000110000010
000000000000000000100011101111000000000010000001000111
000010101010000001100111110101101100000010100000000010
000001000000000000000011010000001011100001010000100000
000000000000001001100000000111011001000010100000000100
000000000000001101000000000000101010100001010000000000
000001000100001000000010001000011100000000100011000111
000010001100001101000000001101001100000000000000000110
000000000110010000000011001001000000000011010000000000
000000000000100001000010000101001010000011000001100000
000010101100000001000111000101100000000000000110000101
000001000000100000000100000000100000000001000011000100

.logic_tile 9 6
000000000000000000000110101000000000000000000110000000
000000000000000000000000001111000000000010000000000000
101010000000011000000000010000000000000000000100000000
000001000000100101000010101101000000000010000000000001
110000000000001000000000010101011111010110100010000000
110000000110000011000010000000001010100000000001100000
000000000000000101100010100000000000000000100100000000
000000000000000000000000000000001110000000000000100000
000010000000000001000000000001000000000000000100000000
000001001000000000000000000000100000000001000001000000
000000001110000000000000000000011000000100000100100000
000000000000000000000000000000010000000000000000000000
000000000000001000000010001000000000000000000100000000
000001000000001001000000000001000000000010000000000010
000000000000000000000110000101111010000001000000000000
000000000110000101000100000011100000001001000010000000

.ramt_tile 10 6
000000001010000000000111101011001100000000
000000000000000000000000000101010000001000
011000100000000011100011100111101110000000
000000000000000000000000000101010000010000
110010000000000111000000011101001100000000
010001000000001001000010011111110000010000
000000000000000111000111001011001110000000
000001000000000000000100000001010000000100
000000000000001101000110011111001100000000
000001001100001011000111111101110000010000
000000000000000000000011100011101110000000
000000000000001111000010101001110000000000
000000100000000111000110010011101100000000
000001001101010000100111000101110000000100
110000000000000101000111001111001110000000
010000001000000000000000001001010000000000

.logic_tile 11 6
000000000000000000000000010111100000000000001000000000
000000000000000000000010000000000000000000000000001000
011000000000000000000110000111000000000000001000000000
000000000000001001000000000000000000000000000000000000
000000001010000000000000000001101000001100111000000000
000000001100000000000000000000100000110011000000000000
000000100001000000000000000111101000001100111000000000
000000000010000000000000000000000000110011000000100000
000000000000000000000000000111101000001100111010000000
000000000110000000000000000000100000110011000000000000
000010000000000000000110100000001000001100111010000000
000000000000000000000000000000001111110011000000000000
000010000000000001000000000111001000001100110000000000
000000001100000001000010000000000000110011000000100000
010000000000000001000000001001000000000000000100000000
010000001110000001000010001011100000000001000000000000

.logic_tile 12 6
000000000000000000000000000101100000000000001000000000
000000000000000000010011100000000000000000000000001000
000000000000000000000110100101000000000000001000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000000010001100000000000001000000000
000000000000000111000011000000100000000000000000000000
000000100000000111000000000101100000000000001000000000
000000000100100111000000000000001011000000000000000000
000000000000000000000000000101000001000000001000000000
000100000000000000000000000000101001000000000000000000
000001001110100000000000000001000000000000001000000000
000010101110000000000000000000100000000000000000000000
000000100000000000000000000101000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000001000111100001010000100
000000000000000000000000000000001011111100000000100000

.io_tile 13 6
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000010100000001000111100001010000000
000000000000000000000100000000000000111100000000010000
011010000001010000000000000000011100000100000100000011
000001000000100000000000000000000000000000000011000001
010000000100000000000011101000000000000010000000000000
110000000000000000000000001011000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000010000000000000
000000000000001011000010000000001110000000000000000000
000000000000000000000000000000001110000010000000000000
000000000000000001000010000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 7
000000000000101001100111001000000000000010000000000000
000010000111000101000100000001000000000000000000000000
011000000000001000000010100000000001000000100100000000
000000001100001011000100000000001001000000000000000000
110000000000001111100110100001000001000001010000000000
000000000000001011100000001101001011000010010010000000
000000100000000000000010000101101111010100000000000000
000001000000000000000000000000111001100000010010000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000010000001
000000000000000000000011100000000000000010000000000000
000000000000000000000100000000001001000000000000000000
000001000000000000000010100101000000000010000000000000
000000100000000000000100000000000000000000000000000000
010000000000000000000000000001001011010110100000000000
000000000000000000000000000000001101100000000000000010

.ramb_tile 3 7
000001000000000000000000000000000000000000
000000110000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101110100000000000000000000000000000
000001000001010000000000000000000000000000
000001000000000000000000000000000000000000
000011000100000000000000000000000000000000
000000001001100000000000000000000000000000
000000000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000100001101000011111001011100110100010100000000
000000000000000011100011110011111010010100100000000000
101000000001010111100000001011101100101101010100000000
000000000000100000100000001101001001001100000000000100
000000000000000011100000011001101001101001110110000000
000000000000100000100011000011011101000000110000000000
000010100000001111100010110101111100110000000100000000
000001000000001011000111111001101011111001010000000000
000000000000000000000000001001001000100001010100000100
000000000000001111000011110011011000010001110000000000
000000000100001000000110101011101100101001000100000000
000000000000000011000011110101011001101110000000000100
000000000000010000000000000111001001100001010100000000
000000000010100001000000001001011100010001110000000000
000000000000000000000000000101111101111000100100000000
000000000010001111000000001001001110101000010000000001

.logic_tile 5 7
000000000000010000000111001000000000000000000100000000
000000000110100000000000000011000000000010000000000000
011010000000010000000010101011100001000000010000000000
000001100000100000000100000111101101000000000000000000
110000000001000000000000010000011110000100000110000100
000000000110000000000011010000010000000000000001000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000100000
000000100000001000000000000000011100000100000100000000
000001000000000001000000000000000000000000000000100000
000000000000001111100010010000000000000000000100000000
000000000000010101100010011101000000000010000000000000
000000001010000011000000000001101000001001000000000000
000000000000000000000000000011110000000101000000100000
010000000000000000000000010111000000000000010000000000
000000001110001101000011001001001011000001110000000000

.logic_tile 6 7
000001000001100101100000000111101100000100000010000000
000000100001111101000010110000100000000000000000000000
011010000000000000000000000000001110010010100000000000
000000000000000000000000000000001100000000000000000010
110000001110100101000000000111000000000011100010000000
000000000001010000000011100011001111000010000000000000
000000000000000101100000010111100001000001000000000000
000000000100000000000010001101001101000010100000000000
000001100000001111000000000000011010000100000100000000
000011100000001011100000000000010000000000000000000000
000000000001000001000111001001001010100000000010000000
000000000000100000000100000011101000000000000010000000
000000100000000001000110101000000000000000000100000000
000001000000001111000000000101000000000010000000100000
010000000000000001000000011001001010100000000010000010
000001001010000000000011010011001000000000000000000010

.logic_tile 7 7
000000000000100000000000000101000000000000001000000000
000000001011010000000000000000000000000000000000001000
101000100000001000000000000011000000000000001000000000
000001000000001001000000000000101100000000000000000000
110001000101000000000110000101001000001100111000000000
110010101110000101000110100000101101110011000000000000
000001100001010001000000000011001001001100111000000000
000000000001100000000000000000101111110011000000000000
000000100000100011000000010111001000001100111000000100
000000000101010001100010110000101100110011000000000000
000000000000000000000000000101101000001100110000000100
000010100000000000000000001111000000110011000000000000
000001000000010000000111110000000001000000100100000000
000000100000000000000110110000001000000000000000000100
000000000000000000000000010000001010000100000100000000
000001000000000000000010100000010000000000000000000100

.logic_tile 8 7
000000000000010111000000000001100001000001110100000000
000000000000100000000000000101001000000000010001000001
011001000000001001100010100101011110001101000100000001
000000100100000001000100000111010000000100000000000100
110100000000010111100010100000011101000000000000000000
100100001000000000100100000111011010000110100000000000
000000000000000101000011101101000001000000010110000000
000000000001011101000110100011001010000010110010000000
000010000001010111000000000001000000000000010100000001
000001000010000111000010000101001011000001110000000000
000000000001010001100010001101101100100001010000000000
000000000111011101100000001101111100100010010000000000
000000000000000001000000001000011110010010100100000000
000000001000001101000000000011001010000010000000000010
000010000001011000000110000011001011010000000100000000
000000000000001111000000000000001001100001010000100000

.logic_tile 9 7
000000001010000000000000000011111010000000000110000000
000000000000000000000000000000010000000001000000000000
011001000000001000000110000000011110000110100000000001
000000000000010001000000000000001011000000000000000000
000000000000110000000000010000000000000010100000000000
000000000001011001000010000111001100000010000000000000
000000100100000111100000011000001111010100000100000001
000000000000000000100011111101011110000100100010000000
000000100000001000000011100001101100001100110000000000
000000001000000111000100000000110000110011000000000000
000000000000000011100000000011000000000010100000000000
000000000000000000100000000000001010000001000000000000
000000000000000001000110000000011011000000100100000000
000000001100000000000000000000011111000000000010000000
010000000001000001100111000000011001000100000110000000
110000000000100001000100000000001011000000000010000000

.ramb_tile 10 7
000000000111000000000000000111011000000001
000000000001000111000011111001000000000000
011000000000001101100011101011011010000000
000001000000000011000100000011100000010000
010000000000000111100011100011111000100000
110000000000000000000000000001100000000000
000000000000001101100000001011111010000010
000000000000101011000000000101100000000000
000001100111010000000010000011011000000000
000010100000100001000110000101100000000000
000000000000001011100111101011011010000000
000000000010001111100010001111000000010000
000001000000100011100000011111011000000000
000010001110010001000010100001100000010000
110000100000000000000000011111011010000010
010000000000000000000011011001000000000000

.logic_tile 11 7
000000000000000000000000001001101100101011010000000000
000000000000000000000010111011111001100111010000000000
101001000000001001000110011000011110000000000100100000
000000000000000111100111110011010000000010000010000000
000000100000000000000010101101011011111000100100100000
000000000000001001000100001111001001101000010000000001
000000000000100000000000000001100000000000000100000000
000000000000010111000011110000000000000001000000000000
000000000000000000000110000101111000001101000010000000
000000100000000000000000001101110000001111000000000000
000010100001000111000000000111101110000100000100000000
000001000000000000000011110000110000000000000010000001
000000000000000000000111100001100001000000000100000000
000000000000000000000100000000001111000001000001100000
000000001000000000000110101011101000000000000000000000
000001000000000000000100001001110000000100000000000000

.logic_tile 12 7
000000000000010011100000011111001000111111000000000000
000000000000000000000011011011101110010111000000010100
011001000000001000000110101101011111101110000100000000
000000100000000001000000001111011001101101010000000000
010001000000000001100000001011000000001100110000000000
010000100110000011000000001101000000110011000000000000
000010000000000001100011111111101110101110000100000000
000000000000000000000010001001111110101101010000000000
000000000000001011100000001001011001110011110100000000
000000001110001111100011101111011000010010100000000000
000000001110100000000110001101111110111111000100000000
000000000001010000000010111001011010101001000000000000
000010100001010011100110011101111000101011010100000000
000001001010100111100010001111111101001011100000000000
000000001111000000000010101111101101101011010100000000
000000000001010000000111111011101001001011100000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000001
000010000000000000
010010010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000001011100001000000010000000000
000000000000000101000010011001101100000010110010000000
011000000000000000000000011101011110001000000000000000
000000000000000000000010001011000000001101000010000000
010000000000000101000000000000000000000010000000000000
010000000000000000100000000001000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000100000000111000000000000001100000110000000000000
000000000000000000000000000001000000000100000000000000
000000000000001000000111000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000101100110000000001010000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000010101001100001000000010000000000
000000000000000000000100000101101001000001110001000000
011000000000001001100110110111011011010000000000000000
000000000000000001000010000000001110100001010001000000
110000001100000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000111000000001101101110001000000010000000
000000000000000000100000000011010000001110000000000000
000001000000000000000000000000000001000000100100000000
000000100000000000000000000000001001000000000000000000
000000000000000101000000000000000000000000100100000000
000000000000000000100000000000001111000000000000000000
000000000000000001100011110001100000000000000100000000
000000000000000000100010000000000000000001000000000000
010000000000000000000000000001100000000000000100000000
000000000000001001000000000000000000000001000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000001000100100000000000000000000000000000

.logic_tile 4 8
000000000111010011100010100000011010000110000010000000
000000001000000101100011101011010000000010000000000000
011010100001000001100111000011111110001001000000000000
000000000000101001100110100011100000000101000000000000
010000001010000101000000000000000001000000000010000000
010000000000000001100000000101001010000000100000000000
000010000001010001100011110111111100000010000000000000
000001000000001101000011010101101000000000000000000000
000000000000000111000000010011101000000000100000000000
000010000010000000100011010001011111000000000000000000
000000000000010011100110111001111011000010000000000000
000000000000100001000110100101111001000000000000000000
000000000000100000000110011111111100001101000100000000
000000001001010000000010100001110000001000000000000010
000010000000000111000010000000011111010000000000000000
000000000000000000100010001111001000010010100000000000

.logic_tile 5 8
000000000000000000000000000000000001000000100100000000
000000000001000000000010110000001001000000000000000000
011000001100001000000110010000000001000000100100000100
000000000000001001000010000000001001000000000000000000
010001000001010000000000001000000000000000000100000000
010010000000100001000000001011000000000010000000000000
000000000000000001000000000101101111110011110000100000
000000000000000000000000001011001111010010100000000000
000000000000001001100011100101000001000000010000000000
000000000000010001000100000011001000000010110000100000
000000100000000000000000010000000000000000100100000000
000001001100000000000010110000001100000000000000100000
000010000000000111000000010111000000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000000011000000000000000100000000
000000001100000000000010010000000000000001000000000000

.logic_tile 6 8
000000000100000011100000001111111110010000000000000000
000000000001011101100000001111011011000000000000000000
101000000100001000000111111001000000000001000000000000
000000000000000001000011101011000000000000000001100010
000001001100100111000110001111111110100000000000000000
000000100000000000000000001111101011000000000000000000
000000000000000000000000000101001101000000110100000000
000100000100010000000000000001001001010110110000000000
000000100110001000000111100001000001000011010100000000
000001000000001011000000000011001110000001010000000000
000000000000000000000010101001100000000001000010000000
000000000110001111000100001011000000000000000010000000
000001000000000000000000001001001100101001000100000000
000010000000000000000010001001011100101110000000000000
000010100000000101000110010011101100001001010100000000
000001000100001001100010000001001111000111010000000000

.logic_tile 7 8
000001001110000111100000011001111010101010000000000000
000011000000000000100010010101101111010110000000000000
011000000100000111100111100000000001000010000000000001
000000001110001001000000000000001000000000000000000000
010000000000000000000111110000001100001100110000000000
110000000000000000000010110111000000110011000000000000
000010100110010001000010000001011111010100100100000000
000000000000001001000000000000111111000000010000100001
000000000001001001000010001001001101010111100000000000
000000000000000111000100001011011000000111010000000000
000000100000100000000000000011011001010111100000000000
000000000001001101000010001101001001010111010000100000
000001000000100101100110011111100000000001000100000000
000000100000010000100110001111001111000011010000100000
000010000000010000000011110101111100000110100000000000
000000000000010001000010000000101111001000000000100000

.logic_tile 8 8
000000000100000001100000001000000000000000000100000000
000000000001000101000000001001000000000010000000000000
011000100001010000000011100111000001000001000000000000
000001000000000000000110101101101011000001010000000001
010000001110000000000000010000000001000000100100000100
000000001010101111000011000000001011000000000000000000
000100100000000000000010110011101111100000010000000000
000011000000001001000010110011001010100010110000000000
000001000000100011000000000001011001110110000000000000
000000000101010000000011000111011100110000000000000000
000000000000101001100000000011000000000010110000000000
000000000000000011000000001101101010000010100001000000
000001000011000111100010000000000000000000000100000000
000010000000100000000000000001000000000010000000000000
010010100000001000000010001111011111110000000000000000
000001000000000011000100000011011110110110000000000000

.logic_tile 9 8
000000001101000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
011000000000001000000111111000000000000010000000000000
000000000000000111000111011011000000000000000000100000
010001000000001000000000000111111011000110100000000010
000000000000000001000000000011101011001111110000000000
000000000000001000000111010000000000000010000000000000
000000000000001111000010000000001010000000000000000001
000000000000000000000000000000011011000110100000000001
000000000000001001000000000000011110000000000000000000
000000000000000000000110000111111000000110000000000000
000000000000000000000000000000110000000001000000000000
000000000001011000000000000111000001000010100000000001
000000000000001111000000000000001001000001000000000000
010000000011010001100111001000000000000000000100000000
000000000000000000000011101001000000000010000000000010

.ramt_tile 10 8
000000001000001001100011100001001110000000
000000001110000011100111101101010000000100
011001100000001000000011110101101100010000
000010000110000111000011100111010000000000
010000001110100001000011110101101110000000
010010101111010000000011000001110000010000
000010000000010001100000010001101100100000
000001000000000000100011011001010000000000
000000000000000000000111011101001110000000
000000000000000111000010010111110000010000
000000000000000000000000000101001100100000
000000000000001111000000001011010000000000
000000000000001000000000010001101110000000
000001000000000011000010010011110000000001
110000000000000011100000001001101100001000
010000000000000111100000000111110000000000

.logic_tile 11 8
000000000001011111100000000001001110000000000100000000
000000000000010001100011111011000000001110000000000000
011000000000000000000011100001000000000000000101000000
000000001000000000000000000000100000000001000000000000
000000000000000000010000001101011111110110100110000000
000000000000000101000000001011011100010110100000000000
000010100000000000000111000011000000000010000000000000
000001000000000000000100000000101000000000000001000001
000000000000000000000000010001000000000000000000000001
000000000000000000000010001011000000000001000000000000
000000000000001000000000010001000000000010000000000000
000000000000100001000010000000000000000000000000000010
000000000000001000000000000001111111000000000000000000
000000100000000101000000000000101011100000000000000000
000000000000000000000000000011000001000001010000000000
000000000000000001000010000001101111000010110000000000

.logic_tile 12 8
000000000000010111100010101101101010010100000000000000
000000000000100000000011100011011011011101000000000000
011000000000000101000010101111111010110110100100000000
000000000010000101000010100011111100110100010000000000
110000000000000101000110011011011000101101010000000000
110000000010000000000010001011011001011000100000000000
000000000000110000000110110001101000010000100000000000
000000001001010111000011101001111000100000100000000000
000000000110000001100111000001011010000110100000000000
000000000000000000000000000101011001000000100000000000
000000001100001111000110010000000001000010000000000100
000000000000000001100010000000001110000000000000000001
000001000000000000000010000001011001100000010000000000
000010001111010000000100001001001000111101010000000000
000010000000000000000110000101111111110011110100000000
000000000000001111000100001011111101100001010010000000

.io_tile 13 8
000001110000000000
000000001000000000
000000000001100000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000110001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
011000000000000001100000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
110000000000001000000000010000001000000100000100000000
110000000000000001000010010000010000000000000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000010010101001010001101000000000000
000000000000000000000011001011100000001000000010000000
000010000000000000000000010000000000000000000100000000
000001000000000000000010001011000000000010000000000000
000000000000000000000010010000001110000100000100000000
000000000000000000000010000000010000000000000000000000
000010000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 2 9
000000001110000000000000011000001010010100000000000000
000000000000000000000010001101011001010000100010000000
011000000001011000000110100111011011000000100000000000
000000000000100001000000000000111001101000010010000000
110000000000000000000110110011100000000000000100000000
000010000000000000000010100000100000000001000000000000
000010100000000000000010010001100000000000000100000000
000000000000000000000110100000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000110001101111000001000000000000000
000000000000000000000000001101100000001110000010000000
000000000000000000000110001011100000000001110000000000
000000000000000000000000001101101011000000010010000000
010010000000000000000000010000000001000000100100000000
000001000000000000000011000000001111000000000000000000

.ramb_tile 3 9
000000100000001111000000000001101010000000
000000000000001111100000000001000000000100
011000100001011011100000011111001100000000
000001000000000111100011000111100000100000
010001001100101011100110100001001010000010
110000100000001001100100000101000000000000
000000000000000001000000001111101100000000
000000000000000000000010001101000000010000
000000000000000000000010001111101010000000
000000001000000111000000000001100000100000
000000000000000000000010001111001100000000
000000000000000001000100001011000000010000
000000001100000111100111101011001010000010
000000000000001001000000001001100000000000
010010100000000011100000000011101100000010
110000000000000111100010010111000000000000

.logic_tile 4 9
000000000000001111100111001111011011110000000100000000
000000000000000001100000000011101011111001010000000000
101000100100001000000111101001001110000010000000000000
000001001100000011000100000011011011000000000000000000
000000000000000000000000011011001111101101010100000000
000000000000000101000010000001001100001100000000000000
000000000000001000000010010011011101100001010100000000
000000001100000011000011100001101010010001110000000000
000000000000100001000000001111111011101001000100000000
000000001001000000000011110001011100011101000000000000
000000000000000001100000001011111111110100010100000000
000000000000000001000010101001001010010100100000000000
000000000001000000000110010000001011000110100001000000
000000000000111111010011100000001111000000000000000000
000000100000001111100110000011100000000010000000000000
000001000000000111100000001001100000000011000000000000

.logic_tile 5 9
000000000000000000000000001001111010100001110000000000
000000000000000000000000000101101110110100100000000000
011000000000000101000111001000000000000000100010000000
000000000110000000100100000011001101000010100000000000
010000000000001000000010000111100000000000000000000000
110000000000000011000000000000000000000001000000000000
000000000000001111100011101011011010111001010000000000
000000000000000001100111100101011010100001010010000000
000000000010001101100010100000011110000100000100000001
000000000000010001000000000000010000000000000000000010
000001100000000111000010001111011100000011010000000000
000011100010000000100111101011111110000001010000000000
000000000010000011100010001101111100000000100000000000
000000000000000111000100001011111111010110100000000000
000001000001100000000000001000000000000000000000000000
000010100001111101000010000001001100000000100000000000

.logic_tile 6 9
000000000000100000000010101011011101101011010100000000
000010000001000000000100000011111010010110100000000000
101000100000000111000000000011001111011001100100000000
000001000000000000000000001101111000001101100001000000
000010000001000000000110010101100001000000100000000001
000000101000100000000011001101001011000001010000000000
000000000000001111000111110111011110110000100000000000
000000000010010001000010101111001110100000000000000000
000000000100001101000011110000001110000100000000000000
000000000000001111000011000111000000000000000000100011
000010000000101000000111000101100000000000000100000000
000000000000010011000100000011000000000010000011000000
000000000000100101000010100001000001000001010000000010
000000000001001101100110000011101111000011010000000001
000010000001011011100010001000000001000000100100000000
000001100100100011100000001101001110000010100000000000

.logic_tile 7 9
000000000000000111010011100001011111010110100010000000
000000000000001111000010010000001011100000000000000000
011000000000001001000111101000011000000110100000000000
000000000010100101100000000001001010000100000000000000
110000000000000000000111101011100000000010110010000000
110000000000000111000100001101001000000010100000000000
000000100001000001000010010111101000010111100000000010
000001000000100001000011101001011101000111010000000000
000000000001010000000010001111011011001000010100000000
000000000010000001000000001011101100100000010011000000
000010100000001101100000010000001010000000000100000000
000000001100000001100010001111010000000010000010000001
000000000000000001000111100000001110000100000100000000
000000000000000000000110000011010000000000000001000000
000010100000011001000000001111011011000110100000000000
000000000000001011000000001101001001001111110000000001

.logic_tile 8 9
000000001010001000000000001101111111100010000000000000
000000000000000011000010101001001100000100010010000000
011000000100001000000000000000000000000010000000000000
000000000100000001000010100101000000000000000000000000
010000000000000000000000010101101011110011000000000000
000001000010010101000011011001101101000000000010000000
000000000010001000000000000000000000000000100110000000
000000001110000001000011110000001011000000000000000000
000000000000000000000111000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000001000000010000000000000001100000000010000000000000
000000000000100001000010000000100000000000000000000000
000000100000000000000000000011000000000000000100000010
000001100000000000000000000000100000000001000000000000
010010100000000000000000000000011000000010000000000000
000000001000100001000000000000000000000000000000000000

.logic_tile 9 9
000000001100000111000011110011100001000000001000000000
000000000000000111000011110000001010000000000000001000
000010000000000101100111000011100000000000001000000000
000000001110011111000000000000101011000000000000000000
000000000001000101100000000101100001000000001000000000
000000000000000000000011110000001011000000000000000000
000010100000001011100110110101000001000000001000000000
000001000000001011000011010000001011000000000000000000
000000000000100000000000000001100000000000001000000000
000000000001010000000000000000101000000000000000000000
000000000000000111100000010001000000000000001000000000
000001000000000000000011100000101001000000000000000000
000000001000100001000000000001100000000000001000000000
000000000000010000000000000000001110000000000000000000
000010100000010000000000000001100000000000001000000000
000001000000000000000000000000001000000000000000000000

.ramb_tile 10 9
000000000000100000000000001111011100100000
000000000000000000000011101111100000000000
011010000000000011100000011101111110100000
000001000000000111100011110001100000000000
010000000000000000000000000101011100000000
010010001110001111000011110111000000010000
000000000110000111100111111011111110000000
000000000000000001100111010101100000000100
000000001010101011100000000011111100000010
000000001001010011100000000011100000000000
000000000000000001100010001001111110100000
000000100000001001100011101101100000000000
000010100110000011000000001101011100000010
000000001100000000000010000101100000000000
110000000000010001100111000001111110000000
010000000000000000100000000011000000100000

.logic_tile 11 9
000000000111010000000110010101100000000000000100000000
000000000000100000000010000000100000000001000000000000
011001000000100111110000001111111101110011000000000000
000000000001000000100000000011101000000000000000000000
010000000000000000000000000000000000000000000100000100
000000000000000111000000000111000000000010000000000000
000000000001010000000110010000000000000000000100000001
000000000010100000000011010101000000000010000000000000
000000000000000000000011100000001000000010000010000000
000000000001000000000000000000010000000000000000000000
000000000000000111000000000000011010000010000010000000
000000000000000101000000000000010000000000000000000000
000000000000000111000000000000000000000010000010000000
000000001100000000100000000000001001000000000000000000
010000000000000000000111100000000000000000100100000000
000000000000000000000000000000001101000000000000000010

.logic_tile 12 9
000000000100000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
101000000000100000000011100101100000000000001000000000
000000000001010000000100000000000000000000000000000000
000000000000011111100111010101101000001100110000000000
000000001010100101000110000000000000110011000000000000
000001000001001111100011101000011100000000000110000100
000000100000000111100000001001000000000010000000100000
000000000010000000000000011000000001000000000110100010
000000001110000000000011101111001100000010000000000100
000001001100000000000000010000000000000010000000000000
000010100000000111000010010101000000000000000001000000
000010000000000000000000000111101011100010000000000000
000001100000000000000000001011001011001000100000000000
000000100000101000000011100101011101101110000010000000
000000000000000011000000001101111010101111010000000000

.io_tile 13 9
000000000000000000
000100000001100000
000001110000000000
000000001000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000010
000001010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000011100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
011000000000001011100110001000011011000100100000000000
000000000000000001100000000111001111000100000010000000
010000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111000000001111011001111000000000000000
000000000000000000100011111111101011011100000000000000
000001000000001000000000000001011000000000100000000000
000000000000000101000000000011101110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000001000110100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
010000000000000000000000000000000001000010000101000000
000000000000000001000010000000001001000000000000000001

.logic_tile 2 10
000000000000000000000110100000000000000000000100000011
000001000000000000000000001011000000000010000000000010
011010000000001011100111000101111000001101000000000000
000001100000000111100100001111100000001000000000100000
110000000000100111000000000001000000000000000100000000
110000000001000000100011110000100000000001000000000000
000011000000000111000010101101101101000110100000000000
000010001100001111000100001111001010000010100010000000
000010100000100001000010000011001100000110000000000000
000001000001001001000110000000010000000001000001000001
000010100000000000000000000011011110001101000110000011
000001000000000000000000001001010000001100000010000000
000010100000000000000010000101001100000110000000000000
000001000000000000000010000000110000000001000000000000
010100000000000000000110001101001101000000000000000000
000100000000000000000010001001011000001000000000000000

.ramt_tile 3 10
000000101100001000000000001011111000000000
000000000000001111000000000001010000100000
011000000000000111100110000111111010000000
000000000000001011100100001111110000000001
010000000000100111100111000011111000000010
110000000001000001000110000001110000000000
000010100000001101100110001111011010000000
000001000110101111100100000001010000010000
000000000000000001000000000101011000000010
000000000000001111100000000011010000000000
000000000000011101000010001111111010000001
000000001100000011000100000101010000000000
000000100000100001000000011101011000000000
000000001000000000000011000101110000000001
110010100000000111100111100101011010000010
010001001010000000100100000011010000000000

.logic_tile 4 10
000010000010000001100011110000011101010000000000000000
000000000010100000000010000000011000000000000000000000
011000000000011000000000010111000000000000100000000000
000000001110100111000010001011001110000010110000000000
010000000000001000000010000101101101101001010100100000
110010000000011011000010111001101111101001110011000000
000010000000001001000010010111111101111100000000000000
000000001110001001000011110001011010111000000001000000
000000000000001101100010101001001100111001110010000001
000000000000000001000010101001101100111000110000000010
000010100000100000000010100101111010000110100000000010
000001000011000101000010101111101010001111110000000000
000000000000000101000110000000001011010010100000000000
000000001000000101000010111111011110000000000000000000
000100001100000101000011101011011101000000000000000000
000000000000000000000110100101101111000001000000000000

.logic_tile 5 10
000000001000010011100010101000001000000000000000000000
000000000000101101000110111001010000000010000000000000
101001000000010000000010100101011010000010000000000010
000100100000100000000010110011100000000000000011000011
001010100000001101000110110001011010101000010000000000
000001000010000001100010010001111101111000110001000000
000000000000100011100000000111000000000000000010000000
000000000111000000100010010000101111000001000000000010
000000000000001111000111100001001100001011000100000000
000000000000000101100110000111010000000110000000000000
000000000001001000000010000111001001101101010100000000
000000000000100001000000000001011101101001010000000000
000000000000000001000010111000011000000000000010000101
000000000000000000000110000011010000000100000000000000
000001000000010000000000000011001010001001000001000000
000000001010100000000000001101001010101001000000000000

.logic_tile 6 10
000000000000000111100000001011111001010110000000000000
000010000000001111100000001001001101000000000000000000
011000000000000001110110000101111110000000000010000000
000000000101000000000011100000110000001000000011000000
110001001100000000000110000101111000000100000100000001
110010100000000001000011100000111011101000010000000100
000000101110000000000010111000011110000000000010000011
000000000000000000000011101011000000000100000001000100
000000100000000000000011100001011110010100100100000100
000000000000000000000011100000011011001000000000000000
000000001100000001000110100001001110001110000000000000
000000000000000000100110111111001011001111000000000000
000000000000000101000011000000001010000010000000100000
000010000100000000100010111011000000000110000000000000
000011000000001001000110000000001011010100100100000011
000000000000100001100110011011011110000000100000000000

.logic_tile 7 10
000000000000000101000000000011001100000110100000000000
000010100000000111100000000011011011001111110000000000
011000100000000000000000011101100000000001110100000000
000001001100000000000011010011001000000000010000000001
110000000000000101000010000011100000000000010100000000
100000000000000101000010100111001111000010110010000011
000100000001011001100111000111111000101001110000000000
000000000000101011000100000011111010000000010000000000
000010100000001111100010000011111100000000100100000001
000001000000000111100000000000101000101000010010000000
000000001000010011100110000101111000101001110000000000
000000000000000000100000000011111011000000010000000000
000000000000011001100110000111011100010110000100000001
000000000110000001000000000000001010000001000010000010
000000100000000001000010001001111110100010010000000000
000000100010000000000000000101101100010010100000000000

.logic_tile 8 10
000000001010000011100010100111011010000000000100000001
000000000000000000100000000000110000000001000011000000
101010100000110000000011101000000001000000000110000001
000001100100110000000110100111001011000010000000000000
000000000000000000000011100101100000000000000110000000
000000101100000000000000001101100000000010000000000000
000000000000000111000000010000000000000010000000000000
000000001000000000100011110000001001000000000000000000
000000000110000000000000000111000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000001000001110000100000100000001
000000000001010000000010001101000000000000000000100000
000000001000001101000000000000000001000010000000000000
000010100000001101100010000000001001000000000000000000
000000000000000000000000001101111100101011010000000000
000000000000100001000000001001011000000001000000000000

.logic_tile 9 10
000000000000001000000110100011100001000000001000000000
000000001000001101000000000000101110000000000000010000
000000000000001011100111000011100000000000001000000000
000000001000001011100100000000101011000000000000000000
000000000000000000000000010111100001000000001000000000
000001000010100000000011100000001000000000000000000000
000000000010001111000011110101100000000000001000000000
000010000010000101000010100000001001000000000000000000
000000100001010000000000000101100001000000001000000000
000001001100000000000010110000001011000000000000000000
000000100000100000000010000001000001000000001000000000
000000000000010000000010000000001000000000000000000000
000000000000000000000010000001100000000000001000000000
000001000000000000000000000000101101000000000000000000
000000000000001001000000000111000001000000001000000000
000000000000001011000000000000101011000000000000000000

.ramt_tile 10 10
000000000000000000000000000001111000100000
000000000000000111000011101001100000000000
011000000000000011100011100111001010000000
000000000010000000000000000101110000000010
110000000000001111100111101011011000100000
010000001000000011000000001011100000000000
000000000000000011100000001101001010000000
000001001000000111100011110011010000000100
000001001110000111000011101011011000000000
000010001000000000100010000101000000000100
000000000000001001000000011111001010000000
000000000000001111100010111101010000010000
000010100000100111100011100111011000000000
000100100001011001000100000001000000000100
110000100000010001000000001011101010000000
110000000100000000000000000101010000010000

.logic_tile 11 10
000000000000000000000000010000011010000100000100100000
000000000000000000000010110000000000000000000000000000
011010100000000000000110000111100000000010000000000000
000100000000000000000000000000000000000000000001000000
010000001000001101000110000001111010100000000000000000
000000000000000001000010000101111011000000000000000100
000000000001000000000000010001011110111111000000000000
000000001110001111000010011101101100000000000000000000
000000000000010101000011100000011100000100000100000000
000000001100100000000000000000010000000000000000000000
000000000001010000000010001000000000000000000100000000
000000001000000000000100001111000000000010000000000000
000000100000010111000010100000001010000010000001000000
000001000000000000000000000000000000000000000000000000
010000000000001001100000000111001111100010000000000000
000001000000010001000010001011011110001000100000000000

.logic_tile 12 10
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
011000000001000000000000000101100000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011110101001000001100111100000000
000000000000000000000010000000100000110011000001000000
000000100000100101100110000000001000001100111100000000
000000000101010000100000000000001101110011000001000100
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001100110011000001000000
000000000000001000000000010111101000001100111100000110
000000001000000001000010000000000000110011000010000000
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001101110011000001100000
011000000000100001100000000101101000001100111100000000
000000001100000000000000000000100000110011000001000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000100000000000101100110000000011101000000100000000000
000100000000000000100011001001011000000000000000000100
011000000000010001100000000000000000000000000000000000
000000001100100011000010110000000000000000000000000000
010000000000000111000011110011101111000110000000000001
110000000010000000100010110101011110000100000000000000
000000000000000000010000001000000000000000000000000000
000000000000000000000000000001001011000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000111100000000000000000000100000000
000000001110000000100000000001000000000010000000000000
000000000000000000000000001000011100000000000000000000
000000000000000000000010010001011001000100000000000100
000000000001010001000000000001111000000001110000000000
000000000000100000100000000001101001000000100000000000

.logic_tile 2 11
000000100001001000000000000011111010001000000000000000
000000000000000111000010101001001101001100000000000000
011010100000000001000111011011000001000001110000000001
000001001111010101100111101001001000000001010000000010
110000000000011011100000001101100000000010000000000000
000000001110000001000011100001100000000011000000000000
000010100000001111000011100000011100000100000100100000
000001000000000111000110100000000000000000000000000000
000100000001000101000000000000011100000100000100000000
000100000000000001100011100000010000000000000000000010
000010000000001001100110000101011001110101000000000000
000001001100000001000000000111011111000101110000000000
000000000001001000000000000000001011010010100000000000
000001000000001011000000000001011011000010000000000000
010010100111010000000000010101101000101001110100000000
000000000000000000000011000011011010111001110000000000

.ramb_tile 3 11
010000000000001000000010010111011110000000
001000000000001111000110101111110000100000
011000000001011000000111001001111100000001
000000000000101011000100001001010000000000
010000001100000111100000000101011110000000
011000000000000000100010000011110000000000
000000000000111111000111101101111100000000
001000001111110111100100000111110000010000
000000000001001000000000010101111110010000
001010000000000011000011000001010000000000
000000000000010000000010011101011100000010
001000001100000000000010011011010000000000
000000000000010111100011000001011110000000
001000000000110001000011101011110000000000
010110000000101000000000010111011100000000
111101000000011101000010010111010000000000

.logic_tile 4 11
000000000000100111100111010001101101010000100000000100
000000000111010000000011100000101110000000010001000010
101000000000000011100010101001111010010110000010000000
000000000000001101100100000101011000000010000000000000
000000001110101111100111100011011001000110000010000011
000000001011000111100111101011111111000001000001000010
000000000000001111000010111101001001000000000000000000
000000000000000111000011111111011100000001000000000000
000011101100000101100010101001011010010110100000100000
000010100000000000000011100101111011001111110000000000
000000100000001101100010100000000001000000000111000010
000001000000000011000100000101001000000010000000000000
000000000100000011100000001101011100000110100000000000
000010000000000000000000000011111110001111110000000010
000000000000000011100010011000000000000000000100000000
000000000000000000000010100001000000000010000001000000

.logic_tile 5 11
000000000000000001100111100000000000000000100101000000
000000000000000101000011100000001001000000000001100000
011000000000011000010000010000000000000000000101000000
000000000001100111000011110011000000000010000011000000
010000000000000000000110010000000001000000100100100001
110001000000000000000111000000001010000000000000000001
000000100000100111100000000000000000000000100100000000
000011000000010000000000000000001101000000000001100111
000000000001010001000010000000000000000000000100000100
000010000000000000100100000111000000000010000000000100
000000000000000000000000000000011000000100000100100000
000000000000000000000000000000000000000000000001000111
000000000000000001000000000000001010000100000100100000
000000000000010000000000000000010000000000000001000001
000000000000000000000000000001011000001001000000000000
000000100000000000000000000001011001001000000000000000

.logic_tile 6 11
000000000000001000000010110000000000000000100010000100
000000000001001011000111010111001101000000000000000100
011000001010001111100110001011101011101001110001000000
000000000000001001000000000001001101101000100000000000
110010000000000101000110000000000001000010100000000000
110010000000011001100011100001001101000010000010000000
000000001110000000000011101101011010000000010100100000
000000000000010111000000001001111011110000010000000010
000000000000001101000000010001001111101000000000000000
000000000000001001100011100101101000111001110000000000
000000000000001000000010011000000000000000100100000000
000010000000000001000010010101001011000000000000000110
000001001010001001100010000011001010111101110000000000
000000100000000111100000000011001101111110100000100000
000000001110000000000000000001000000000000100100000000
000000000000100000000000000000101011000000000010100000

.logic_tile 7 11
000000000001000000000010010101101101010111100000000000
000000100010001111000110100101101010000111010000000000
011010000011000111010011110101101100001001000100000000
000000001110000111100010000111100000001010000000000010
110000000000000001000111100000000001000010100000000000
100000000110000011100000001001001001000010000010000000
000000000000000011100110011111111101010111100000000000
000010000000010000100111111001111101001011100000000000
000000000000001001000000000011001000010111100000000010
000000000000000011000000000001011010000111010000000000
000000000000000000000010000011101011010111100000000000
000001001110000000000010001111111101000111010000000000
000000000000000001100000011000000000000010100010000000
000000000000001111100011110001001110000010000010000000
000000000000000000000111100101011101000110100000000000
000000000100000000000000000101011000001111110000000001

.logic_tile 8 11
000000000000000011100011100101101011100010000000000000
000100000001010001100111110011011001001000100001000000
011000100100000000000111010111001110000000000000000000
000011000000000111000111100000100000001000000000000000
010000001000010000010111100000011010000010000000000000
110000000001000000000110000000000000000000000000000000
000000000000000111000111101101111010000110100000000000
000000000000001101100100001001011000001111110000000000
000000100000000000000000000000001001000010000100000000
000011000000000011000000000000011100000000000010000000
000000000000101001000000000001011101010111100000000000
000000000111010001000011110001111001001011100000000000
000000000000000011000010000111100000000010000000000000
000000001000000000000010000000000000000000000000000000
010110000000100000000000001001001110010111100000000000
010000000111010001000000000011001111001011100000000010

.logic_tile 9 11
000001100001000111000000010111000001000000001000000000
000000001000001111000011110000101110000000000000010000
000001000001011111000000010111100000000000001000000000
000010100000000111000011110000101011000000000000000000
000000001000010000000000000101100000000000001000000000
000000000000100000000011000000001000000000000000000000
000010000000001000000011110001100001000000001000000000
000000000100001111000010100000001000000000000000000000
000000000001000000000000010011100001000000001000000000
000000100100000000000011010000101011000000000000000000
000000000000000000000111000001000001000000001000000000
000000000000000000000100000000101011000000000000000000
000000101110000000000000000111100000000000001000000000
000001000010000000000010000000001101000000000000000000
000000000000010001000010000001100000000000001000000000
000010000000000001000000000000101000000000000000000000

.ramb_tile 10 11
010001000000001011100111100111011010000001
001010000000000011100100001111100000000000
011000100000001000000111000111101010000001
000001000010101011000111100011100000000000
110000100110000111100011101111011010100000
011000100000001001100100000001000000000000
000000100000000011100111100001101010000001
001001001000001111000100000101100000000000
000000000000000111000000000001111010100000
001001000000100000000010000001100000000000
000000000001000000000000001101001010100000
001010000000100001000000001111100000000000
000000000000001000000111001001011010000000
001000001100000011000110010101100000000001
110000000000100000000010010101101010100000
011000001010000000000011010001100000000000

.logic_tile 11 11
000000000000000000000000000011011000100010000000000000
000000000000000000000010110011111001000100010000000000
101000000001010111100110000111111011101011010000000000
000000000100100000000100000011001011000111010000000000
010000000000000000000000000000000000000010000000000000
100000000000001101000000000000001001000000000001000000
000000000001010101000010100000011010000010000001000000
000000100000000101000110110000010000000000000000000000
000000000000001101100010100001100000000000000100000001
000000000000001101000000000111000000000010000000000000
000001000000110000000000000111000000000000000100100000
000000000000010000000000000111000000000001000000000100
000000000000000111100000000101100000000010000000000000
000000001110000001100000000000000000000000000000000010
000000000010000101000000000000000000000010000000000000
000010100000000000000000000101000000000000000001000000

.logic_tile 12 11
000000000000000000000000000101001000001100111110000000
000000000000000000000000000000000000110011000001010100
011010000000000000000110010000001000001100111100000000
000000000000000000000010000000001100110011000001100000
000000000000001000000000010101001000001100111100100000
000000000000000001000010000000100000110011000001000000
000001000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000001100000
000010000000010001100000000111101000001100111100000000
000011000000100000000000000000000000110011000001000100
001010101100000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000011100000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001001110011000011000000
010001001000001001100000000000001001001100111110000100
000010000000000001000000000000001001110011000010000000

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000001010000000000
000011011000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100010010
000011010100010000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000101100011100011111001001011100000000000
001000000000000000100011101001011010101011110000000000
011000000000001111000010100111101101000010000000000000
000000000000000001100010100000001111000000010000000000
110000000000000111000111100011101000011111110000000000
111000000000001001100010110011011001111111010000000000
000000000000000001100010000011101010000000000000000000
001000000000001111100110111111100000000100000000000000
000000000000000000000000000101011011101001010000000000
001000000000001001000000000101111111010000000000000000
000000000000000001000000000001111000010111110000000000
001000000000000001100010010101101000000111010000000000
000000000000000000000111010001101011101011010000000010
001000000000000000000110001101011111010111110000000000
000000000000001001100111001101111101100000010100000000
001000000000001011000010100101101110110000100010100000

.logic_tile 2 12
010000000000010000000111100001001110010100000000000000
001000000000000000000010010000101100100000010001000000
011000000000000111100111001101011100110000000000000000
000000000000000111000111000011101001000000110010000001
110000000000000000000110101011000001000001000110000000
111000000000000000000000000111001001000011100000000000
000000000000000000000010000001111110000100000100000000
001000000000000000000010100000011100101000010000000000
000000000000000001000110001011011000001000000100000100
001000001000001011100000001011000000001110000000000000
000010000000000001000000011000001110000000100110000000
001001000000000001100010001111001100000110100000000000
000000000000001011100111100001101100000100000100000000
001000000000000011100100000000111001101000010000000000
000000000000000001100110101000011010000110100110000000
001000000000000000000111101101011100000000100000000000

.ramt_tile 3 12
000000000000000000000000010001111100000001
000001000010000000000011011001000000000000
011000000000001001100000000011001010100000
000000000000000011100000001101100000000000
010000000000100111000111011011111100000000
110000000000000000000111000101100000000000
000001000000000011100111011011101010000000
000011000000001011100110110111000000100000
000000000001000001000011101011011100000000
000000001000001001000110011111100000000000
000001000001010011100010001011001010000000
000000000000101001000000000101000000100000
000000000000000000000111001101111100000000
000000000000000000000000001101100000000000
010000000000000000000011100111001010000000
010000000110000001000100000011100000000000

.logic_tile 4 12
010000000000001001100000010001000000000010000000000000
001000000000001001100010100001001011000000000000000001
011000100000001011000111111111111001010111100000000000
000001000000001011100010100101011000001011100001000000
000000000000101101000110000000011000000010000000000000
001000000000011111000111100000011010000000000001000000
000010000000011000000011111011011111000110100000000000
001000000001111011000010010001111010001111110010000000
000010000010000000000000001101001010100000000110000111
001001000000000000000011101101011110000000000000000001
000000000001000011100010011001111101010111100000000000
001001000000000000000010010001011111000111010010000000
000000000001110001000000001011111000010111100010000000
001000000000110000000000000001001001000111010000000000
010010000000000011100110001000000001000000000010000001
001001000000000000100110111011001011000000100000000000

.logic_tile 5 12
010001000110000111000010101001100000000000000100000000
001010100000010000000010100011000000000010000001100000
101000000001000111100111100101101110101000010000000000
000110000000000000000000000001011100110100000000000000
000010100000000101000010101001100000000000000111000000
001000000000000101000000001111000000000010000001000001
000011101110101111000110100101001010000010000000000000
001011100110000101000000000101011101000000000000000001
000101000000000101100010100001100000000000100110000000
001110100000000000000011100000001101000000000001000001
000000000011000000000000001101011011101001000010000000
001000000000101111000000000101011110000110000000000000
000010000000000101000110100001001010000010100000000000
001001000000000000000000001001101110000010000000000001
000000000001100000000011101000000001000000000100000000
001000000000100101000000001001001000000010000000100001

.logic_tile 6 12
010010000110000000000111000011111011000110100000000001
001011100001000111000111110111011010001111110000000000
011000000000001111100010100101000000000000000101100000
000000000000001011000110100000100000000001000000000100
110000000000000000000110001000011001000100000010000000
111000000001001001000010001101011100010100000000000000
000000000000000001000010011001000000000001010100100000
001000000110000001000010110001101001000011010001000000
000000000000000000000111001111111110000010000000000000
001000000000000101000100000001011000000000000000000000
000000001110001011100000000000000000000000000001000000
001101000000000001000000000000000000000000000010000000
000000000000000101100111100101001100000000000000000000
001010100000000000100000000000010000001000000000000000
000100000000100000000000000011011001111100000000000000
001000000000000001000010001101011010101100000010000000

.logic_tile 7 12
010010100000000001100010100101011110000000000000000000
001001000000001101000000000000110000001000000000000001
011000000001001111100000000001100000000010110000000000
000000000000100011000000000111001101000000010000000000
110000001010000111000010101111111011000110100000000000
111000000000000101000110000101001101001111110000000000
000000001010000011100111010001001100000110000100000100
001000000000000001000110100000011000000001010010000010
000000000000000011100110000101000001000000000000000000
001000000000001001000010000000101011000000010000000000
000100101111000000000000001101001010000000000000000000
001001001110100101000010001101011010000000010000000001
000001001000100000000011101001101001000000000000000010
001010100010010011000100001111011100001000000000000000
000000000001011000000110000000001100000000000000000000
001000000000001011000010000011000000000100000000000000

.logic_tile 8 12
010000000000001101000111000000011001010000000000000000
001000000000000001000100000000001101000000000000000000
011011000000100111100111100001001010010000000010000000
000010000000010000000100000011011011000000000000000000
010000000000000111000010110101111000010111100000000000
001000000000000111000011101011011100000111010000000000
000000000000000101000000000011001011010111100000000000
001000000000000111000011110101001010000111010000000000
000000001001001101000000010001000000000000000100000000
001000100000101011000011000000100000000001000000000000
000010100001010001100010110011000001000000000000000000
001001000000100101000010110000001110000000010000000000
000000001000000111000000000001011101000000000000000000
001000000000000000100000000111011010000000100000000001
010000000000000001100000001011111111000000000000000000
001000000000000001100000001101001100000100000010000000

.logic_tile 9 12
010000100000000000000000000011100001000000001000000000
001000000000000000000000000000101110000000000000010000
000000000000011111000000000111100000000000001000000000
000000000000000111000010010000101111000000000000000000
000000000000001111000000000101100001000000001000000000
001000000010001111000011100000101000000000000000000000
000000000000000111100111010101100001000000001000000000
001000001100000001100111100000001000000000000000000000
000000100001000000000000000111000001000000001000000000
001000001110000000000000000000001001000000000000000000
000000000000000000000011100111000000000000001000000000
001001000110000000000000000000101011000000000000000000
000000101010000000000111000101000001000000001000000000
001000000010000001000110000000001011000000000000000000
000010000001010001000111000101000001000000001000000000
001001000000100000000000000000001010000000000000000000

.ramt_tile 10 12
000000000111000000000011101011101100001000
000000000000000000000010011001100000000000
011010000001000000000111101111101110000000
000000000110000000000111100111100000010000
010000000000001000000010001001001100000000
110000000010000011000000000101100000000001
000000000000000011100000000011001110010000
000000000000000000000000000101000000000000
000000000000001111000111011001101100000010
000000000100100011000011001011100000000000
000000000001011011100111010011001110000000
000000000000101111100111011011100000010000
000000100001010111000000001111001100000000
000000101000100001000000000111000000100000
110000000001011111000011101001001110000000
010001000010000011000100000011100000000100

.logic_tile 11 12
010000000000000101010010100011100000000000000100000000
001100000000000101000100000000100000000001000000000000
011001001100000000000110000001001110100000000000000000
000000000000000000000000000001001001000000000000000000
010000000000000001100000001000000000000000000100000000
001000000000000000000000000111000000000010000000000000
000000000001110101000000000101100000000010000010000000
001000000010100000100000000000000000000000000000000000
000010000000000101100000010011011000000010000000000000
001001000000000000000011010000010000001000000000000000
000000000001100000000011100101011111100000000000000000
001000001001010000000000000111011110000000010000000000
000000100000001001000000000111000000000000000110000000
001001001110000001100011100000100000000001000000000000
010000000000001011000110100000001100000100000100000000
001000000000000001100000000000010000000000000000000000

.logic_tile 12 12
010000000000000000000000000000001000001100111100000000
001000000000000000000000000000001100110011000011010100
011000001100000001100000000101001000001100111100100000
000000100000000000000000000000000000110011000001000000
000000000000000001100110010101001000001100111100000000
001000000000000000000010000000100000110011000000000100
000000000000000000000000010101001000001100111110000000
001010101010010000000010000000100000110011000001000000
000000000010001000000000000000001001001100111100000000
001000000000000001000000000000001100110011000001000100
000000000000101000000110000000001001001100111110000100
001100000001000001000000000000001000110011000000000000
000000001110000000000000000101101000001100111110000100
001000001010000000000000000000100000110011000001000000
010001000000100000000000000000001001001100111100000100
001000000111000000000000000000001101110011000001000000

.io_tile 13 12
000001110100000010
000000001100010000
000010000100000000
000010110100000001
000000000100000010
000000000100110000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000111100001000000001000000000
001000000000000000000000000000101001000000000000000000
011000000000000101000011110101001000001100111110000000
000000000000000000000110000000000000110011000010100000
000001000000001001100000000000001000001100110100000000
001000100000001011000000001011000000110011000010000000
000000000000001000000000000000001111010000000000000000
001000000000000011000010110000001100000000000000000000
000000000000000000000000011101111001000000000000000000
001000001000000000000010000011001101100001000000000000
000000000000000001000000011011111101000000110000000000
001000000000000101000010100001101001000000000000000000
000000000000000001000110001111100000001100110100000000
001000000000000000000000001001100000110011000010100000
010010000000000101100000001111101110001001010000000000
001000000000000000000010001101011010001001000000000000

.logic_tile 2 13
010000000000000001100011101001001110101000010100000000
001000001000000111000010011001101111100000000000000010
011000000000000111100011101101011010000001010000000000
000000000000000000100110111111101101101000010000000000
000001000000001101100110011011101010110000000100000000
001000100000000111000010100111101101101000000000000000
000000000000000111100000010001011100011001110000000000
001000000000000000000010101011001100101001110000000000
000000100000001011100111010101011010000010000011000101
001001000000001001000010000000111010000000000000100000
000000000000000000000110001001001101001000000000000000
001000000000000001000000000001101001000000000000000000
000000000000001011100110010111011100000100000000000000
001000000000000001100110000000110000000001000000000000
000000000000000001100000010111000000000000000000000000
001000000000000000100011000000001000000001000000000000

.ramb_tile 3 13
010000000000001000000111101101001000000000
001000000000000011000100001111110000010000
011000000000000111100110111111101010010000
000000000000000000000111101011010000000000
110100000000010011100111100001101000000000
011100000000000000100111100001110000100000
000000100000000111000000000011101010000000
001001000000000000000000000111110000100000
000000000000000000000111111111101000000000
001000000000000000000010101001010000001000
000000000000000000000011110111001010010000
001000000000000000000011011011010000000000
000000000000001111100010000001101000000000
001000000000001101000000000101010000000000
010000000000000111000110101111001010000010
111000000000001001100111111111110000000000

.logic_tile 4 13
010000000000001111000000001101101111000110100010000000
001000000000000011000000001111001011001111110000000000
101000000000001000000000010001111000000100000100100000
000001000000001011000011100000010000000000000001000000
000001000001101000000000001011100000000010000000000000
001000100001010111000011110101100000000011000000000000
000000000000000001100111111101111100000110100000000000
001000000000000111000111010111101011001111110000100000
000001000000000001000000000000001011000100000111000001
001000001110000000000000000000001000000000000000100000
000000000000001000000110000001000000000010100000000100
001000001000001001000000000000001100000001000000000000
000000000100000000000000001101111111010111100000000001
001000001010001101000000001101111110001011100000000000
000000000000000001000010000001000000000010000010000000
001000000000001101000011100001000000000011000000000000

.logic_tile 5 13
010000001110101011110010111001000001000011100100000000
001000000001001011000010000011001101000001010000000000
011001000000000000000110001101101101010111100000000000
000000000000001101000000001111011010001011100000000000
010000000000000000000010011111000001000000100000000000
111000101100000000000111010001001111000000000000000000
000000000000100111000110100001001000010000000000000000
001000000000000001000100001101011111000000000000000001
000000000001011000000111001011001000000110000000000000
001000000000100001000010001111110000000010000000000100
000001000010101000000011100111000001000000000000000000
001000000001010001000110000000101001000000010001000000
000001000000101000000010100000001111000000100000000000
001010101111011001000010110000001111000000000000000001
000000000000101000000110001101101101101000000000000000
001000100000001001000111111011101110111000100000000000

.logic_tile 6 13
010000001010101011000000010001111101010111100000000000
001000000000011111000011110101101101001011100000000000
011010000110001011100011000001000000000000000100000000
000000000110000111100100000000100000000001000000100000
010000000000001001000111001001011101010111100000000000
111000000000000011000000000001001101001011100010000000
000000000000000111000111100000001110000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000111000111100000000000000110000000
001010100111010000000100000000000000000001000000000000
000000100000100001000000000000011111010000000000000000
001001000000000000000011010000011100000000000000000000
000000000000000101000000001111001100000110100000000000
001000000000000000000010000111111000001111110000000000
000010100000100001000010001101111010111111010000000000
001000000001011111100000000001011010111001010000000010

.logic_tile 7 13
010000000000000000000000000111100000000000000100100000
001000000000000000000011110011100000000001000010000100
011000000000000011100111010101011001000001000000000000
000000001100000000000010001101011100000000000000000000
000000000000100111100011100001111011010111100000000000
001000000001000000100110101001001100000111010000000000
000000000000001000000010011000001110000000000000000000
001010101000100111000011011101010000000100000000000000
000001000000001000000000000000011110000000000100000000
001000100000000001000010001011000000000010000000100000
000000101100000001100000001000011110000000000000000000
001001000000001001000000001001000000000100000000000000
000000000000100000000010000000000001000000000000000000
001000000001010000000000001111001011000000100000000000
010010000010001001000000000101001110000000000000000000
001000000000000001000010000000110000001000000000000000

.logic_tile 8 13
010000000000000111100110001001101010010111100000000000
001000000000000000000010100111001010000111010000000000
011000000000000011000000010000000001000000100100000000
000000000000010111110011110000001111000000000001000000
110010000000011111100010100111011111000001000000000001
011001000000101111100000001101001101000000000000000000
000100001100000000010000000001111111000110100000000000
001100000000000000000011110001101100001111110000000000
000000100000001000000011101011100000000001000000000000
001011100010000101000111111111100000000000000000000000
000010100000000111000011010001011000000001000000000010
001001000001000000000010101001101111000000000000000000
000001000000001000000111010111100000000000010000000000
001010000000000001000110101111101100000000000000000010
000000000000001101100011111111111000010111100000000000
001000000000001001100111101101011101001011100000000000

.logic_tile 9 13
010000000001101000000110010001001001111100010100000000
001000000000011111000011101001101001111100000000010000
011000000001010000000000000000001011010000000000000000
000000001110000000000010110000011111000000000000000000
000000000000001000000111000011100000000000000000000000
001000000011011111000100000000001011000000010000000000
000010100001010000000000001111011110100010110000000000
001001000000110000000000000111001010101001110000000000
000000000001000101100000000000011100000000000000000000
001000001000000000000000001101010000000100000000000000
000000001100000101000110100001000000000010000000000000
001000000000000000000010100000000000000000000000100000
000000000000000111000000000000001100010000000000000000
001000000000000000000000000000001011000000000000000000
000000000001010001000000010011101010000000000000000000
001000000000000111100010100000110000001000000000000000

.ramb_tile 10 13
010000000001011111000000000111011100000000
001000001010101111000000001011110000000100
011000000000001000000011000101111100000000
000000000000001011000000000001110000000000
010000000001001000000011001101011100100000
111000000000000011000000000011010000000000
000001000000000001000111111111111100100000
001000001110000011100011011001110000000000
000010000100000000000000010111111100000000
001001001010100000000011011111010000010000
000000001110001000000110101001011100000000
001000000000001011000010001101010000010000
000000000000001001000111000101111100000000
001000000110000011000010000111010000000000
010100000001000000000011100001111100000000
111000000000000111000000000111010000000000

.logic_tile 11 13
010000000000001011100000001011011100001000000000000000
001000000000000001000000000111010000000001000000000000
011000000000001101000000010001001101100000000000000000
000001000000010001000010010001001000000000000001000000
010000000000000000000000011000011010000110000001000000
001000000000000111000011111111010000000010000000000000
000010100010011011100000011001111001110110100000000000
001001000000001001100010000101011111111000100000000000
000000100000000001000010000000001100000100000100000000
001000000000000101000000000000010000000000000001000000
000000001111010000000110100000000000000000100100000000
001001000000000000000010000000001011000000000000000000
000000000000000000000000001000001010000110000000000000
001000000000000000000000000101000000000010000000000000
010000000000000001100110000011111010000110000000000000
001000000000000000000010100000100000000001000000100000

.logic_tile 12 13
010000000000010000000000010000001000001100111101000010
001000000000000000000010000000001100110011000001010000
011000000000000001100000010111001000001100111100000000
000100000110000000000010000000000000110011000001000100
000000000000000000000000000000001000001100111110000000
001000000000000000000000000000001001110011000000000100
000000000000001000000000000111001000001100111100000000
001000000000000001000000000000100000110011000001000100
000000000000001000000000000101101000001100111110000100
001000000000000001000000000000000000110011000000000000
000000000000100000000110000000001001001100111100000000
001000000001000000000000000000001000110011000001000000
000000000001000001100110000000001001001100111100000000
001000000000100000000000000000001001110011000011000000
010000000000000000000000001000001000001100110100000000
001000000000000000000000001011000000110011000001000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000001001100010100011111000110000000000000000
000000000000000111000011101111101010000000110000000000
011000000000000101000111000000000000000000100100000000
000000000000001101100111100000001101000000000000000000
010000000000001111100011110001001110000110000000000000
110000000000000111000010001001110000001000000000000000
000000000000000101000010100001111111010010100000100000
000000000000000101000000000000011100000001010000000000
000000001110000000000110001001011000000000010000000000
000000000000000000000000000011011000000000000000000000
000000000000001001100010100011111000000001000000000000
000000000000000101000000000001011010000011000000000000
000100000000001101100110100111011111000010100000000000
000100000000100001000010000111001001000010000000000000
000000000000001000000110101101111010101011010000000000
000000000000000001000000000101011011000111010000000000

.logic_tile 2 14
000000000000000000000110010011101000110011000000000000
000000000000001001000010000111111101010010000000000000
000000000000000101000111110011011001001111000000000000
000000000000000000100111101001111101101000000000000000
000001000000001111000011100001100000000011100000000000
000000100000100001100011100101101011000010000000000000
000000000000000111000111110101101101110100010000000001
000000000000000101100111101111001000110110110000000000
000000000000000000000111010101100000000001000000000000
000000001000001001000011010001000000000000000000100000
000000000000000000000010001001001110000001000000000000
000000000000000000000000001111100000001001000000000100
000000000001000001000010100011001011001001010000000000
000001000000100000000110001101111011000001010000000010
000000000000000000000000010111001111011111110000000000
000000000000000000000011000101101011010011000000000000

.ramt_tile 3 14
000000000010000001100111111111011000000000
000000000010010000100111010011100000000000
011000000000001001100111100011011010000001
000000000000000011100000001001110000000000
010000000000000111100111001001011000000000
010000000000001001100010001011000000000001
000000000000000101100010011101011010000000
000000000000000000100111101101010000010000
000001000000000000000000000111011000000000
000000000000001111000010000011000000000000
000000000000001000000000011111111010000001
000000000000001101000011011001010000000000
000000000000001000000000001101011000000000
000000000000000101000011010101100000000001
010000000000000111000000000101011010000001
010000000000000000100000000101110000000000

.logic_tile 4 14
000000000000000000000111100101011110000100000101100000
000000000000001111000100000000010000000000000000000001
101000000000000000000111111011111110000000000000000000
000000000000000111000011011001101011010000000000000000
000000000000101000000111110001101111000000010000000000
000000000001011111000010011011101101000000000000000000
000000000000000000000000001011001110010110110000000000
000000000000000000000000001011001001010001110000000001
000000000000001000000000010101000000000000000110000000
000000000000001011000011111101000000000010000001100000
000000000000000101100110110001100000000000000100000000
000000000000000000000010100101100000000001000010100100
000000000000001001100000001000001010000000000110000000
000000000000000101000000000001000000000010000000100000
000000000000000011100000001001001110001101000000000000
000000000000000000100010000011000000001111000001000000

.logic_tile 5 14
000000001100000011100110010000011110000100000100000000
000000000000001001100110000000000000000000000001000000
011001000000010000000111000011001000010010110000000000
000000000000000000000110101011011011001011100001000100
010100000000000000000111001000000001000000100000000000
110100000000000000000110000101001111000000000000000000
000001000000001101000111001111000001000010100000000000
000000000000000011000000000101101001000010010000000000
000000001100001000000110000000000000000000100100000000
000000100000001011000000000000001000000000000000000000
000001000000000000000000000101100000000000010000000000
000010001010010000000000001001101000000000000001000000
000000000000001101100011100111000000000000000100000000
000000000000000001000010000000100000000001000000000000
000001000010000000000111000001101110000000000000000100
000000000000000001000100000000101110101000010000000000

.logic_tile 6 14
000000000000001000000010100111111101100011110001000000
000010100000000101000000001011111000000011110000000000
011000000011011000000110001000000000000000000000000000
000000000000010111000100000101001001000010000000000000
010000001001011101000111110001000000000000000000000000
110000001100100101100111110001100000000001000000000000
000000000000001000000111001011011100001000000000000000
000000000000010101000110101111100000000000000000000000
000000000000000000000110011011100000000000000010000100
000000000001010000000010000001100000000010000000000000
000000000001011000000010010101011010101001010100000000
000010000000000111000010101101011010101101010000000010
000000000000000001100010001101111000000000000000000000
000000000000000000100000001011111110000000010000000000
000000000001001000000000010000001111010000100000000000
000000100000100001000010011011011110010100100010100000

.logic_tile 7 14
000000000000000101000010100000000001000000000000000000
000000000000000000000111100101001000000000100000000000
011000000000001000000000011111000000000011010010000000
000000001000000111000011110101001000000011000000000000
010000000000001001000011000111001100010111100000000001
110001000000000001100010101001101010000111010000000000
000000000000100000000111110111101111000000000000000000
000000000000000111000011011101011111000100000000000000
000000000000100111000011101111001000000000000000000000
000000001001000111000010001111011101000000010000000000
000000000000000011000000001000000000000000100100000100
000000000000000000000000001101001101000010100000000000
000001000000001011000110100000011111010000000000000000
000000100000001001000110000000001001000000000000000000
000000000000000001100110110101101101010000000000000000
000000001000000001100010100101101100000000000000000000

.logic_tile 8 14
000001000000001000000000010000001101010000100110000000
000010100000000011000011100011011010000010100000100000
011010100000000011100111100000001101000000100100000001
000000000000000000100110010101001001010100100000000100
110000000000000000000000010001100000000001000000000000
100000000001001101000010000001000000000000000000000000
000000000000001111100010101011101001001111110000000000
000000000100000011100000001111111010001001110000000000
000000001110001000000110001111001011000000000000000000
000010100000011001000010001101111001000000100000000000
000000000000000000000000001011000000000001000010000000
000000000110000000000010000111100000000000000000000000
000001000000000000000011111000011110000000000000000000
000010100000000000000010100111000000000100000000000000
000000000000000111000000011000001110000000000000000000
000000000001000011100010110111010000000100000000000000

.logic_tile 9 14
000000000000000111100000011011000000000001000000000000
000000000000000000100011110101000000000000000000000100
011000000001011111100000000101000000000010000000100000
000000000000000111100000000000000000000000000000000000
010000000000001111100110000011100001000000000000000000
010001000000001111000000000000101010000000010000000000
000000000000001111100000011000001110000000000000000000
000000000100001111000011100101000000000100000000000000
000000000000100101100000000101011100000000000000000000
000000001001000011000000001101001100000000010000000000
000000000000000001100110100000011011010000000000000000
000000000000000001000000000000001110000000000000000000
000000000001001111000000001001111011110000000000000000
000000000010001101100000000001011100000000000000000000
000010100000001000000000000000000000000000100110000000
000000000000000101000000000111001000000000000000000001

.ramt_tile 10 14
000010000001011011100111011011111010000000
000001000000100111100011011101110000010000
011010100010000011100000010011111000000000
000000000010001111100010010001110000000000
010000001000000000000011000111111010001000
010000000000000000000000000111110000000000
000010000001110111000011110001111000100000
000000001000001011000010010111010000000000
000000000000000000000000000101111010000000
000001000001000000000000001101010000000000
000000000000000000000010000001011000000000
000000000000000000000011111001010000000000
000000000110001011100000001111011010000000
000000000000000011000011110101110000000000
110000000000100001000111101111111000000000
110010100000000000000011100001110000000000

.logic_tile 11 14
000000000000001001000000001001011110101011010000000000
000000000000000001100000001101011101000001000000000000
011000000100000000000111101111100000000000010100000000
000000000000010000000100000011001011000001110000100001
110000000000001000000010011111011000101101010000000000
100000000001001011000010001101111101001000000000000000
000000000001010001100010000111011010110011000000000000
000000000000001001100000000101101110000000000001000000
000010000000001000000011110000001100000110000000000000
000001000000000111000011011101010000000010000000000000
000000000010000011100000000001011101000100000100000000
000000000000000000100011100000011100101000010000100100
000000000001010101000010000000011010010000100000000000
000000000000100101100010000111001100000000100010000000
000000000100000001000000010000000000000010000010000000
000001001100000000100010000111000000000000000000000000

.logic_tile 12 14
000000000000001001100000001001001011100000000000000000
000000000000001111000000000011011101000000000000000000
011000000010100111000011101101111000100010100000000000
000000000000000101000010111101101010101000100000000000
010000000000001000000000011101111000100010000000000000
000000000000000011000010001001011101000100010000000000
000010100100001000000010111000000000000010000000000000
000000000000000001000110000101000000000000000001000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010110000001000000000000000000000
000000000000001000000000010000011000000010000000000000
000000000100001011000011000000010000000000000001000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000001000000
011000000100100000000000000000011010000010000010000000
000000001011000000000000000000010000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000110000001100000000000000100000000
000000000000000000000110110000101100000001001011000000
011000000000000101000010101011000000000000000100000000
000000000000000000100100000101000000000010000011000000
000000000000000000000010100001100000000000000100000000
000000000000000000000100000000001100000001000010100000
000000000000000000000000000111011111000110110000000000
000000000000001101000000001001111101010011100000000000
000000100000001000000110100011101001000100100000000000
000000000000000101000000000000111110100001000000000000
000000000000000000000110100111100000000000000000000000
000000000000001001000000001011100000000011000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000000001001001100000010000000000010
110000000000000001100010000101001100000000000110000000
010000000000000000000000000000100000000001000001000000

.logic_tile 2 15
000000000000000011000110110001000000000001110000000000
000000000000001101000011110111001100000000110000000000
011000000000000101000010110000011001010000100000000000
000000000000001111100110001101001101010100000000000000
000000000000001011100010101101101101000000000000000000
000000000000000111000111101111101101000010000000000100
000000000000000111000110010001111010000010100100000000
000000000000000000000010000000111001001001000000000000
000000000000000101100110100000011100000100000110000000
000000000000000001100000000000010000000000000000000000
000000000001010000000110000101101001101110000000000000
000000000000100000000111001011011111101111010000000011
000000000000000101100000000001111000111101110010000001
000000000001000000100000001101011000111111110010000001
000000000000000000000110100101000000000000000000000000
000000000000000000000110110101000000000010000000000000

.ramb_tile 3 15
000000000000000000000111100000000000000000
000000000000000000000100001101001010000000
011000000000001011100111000000000001000000
000000000010000111100100001001001001000000
110000000000000101100011100000000000000000
110000000000000000100011110111000000000000
000000100000001011100011101011100000000000
000000000000001111000100000001000000000000
000010100000000000000000001000000000000000
000000000000000000000000000001000000000000
000000000000010000000000001000000000000000
000001000000100101000000000101000000000000
000000001100000001000010101000000000000000
000000000000000000000000001101000000000000
010000000000000000000000000000000000000000
110000000000000000000000001101000000000000

.logic_tile 4 15
000000000000000001100110001011001100000000100000000000
000010100000000000100000001111101011101000010000000000
011000000000001111100110001111000001000000100000000000
000001000000000001100100000111001101000001110000000000
000000100000000001100011111011001010010100000000000000
000000001000000111000010001111001111100000010000000000
000000000000000001100000010011011000000010000000000000
000000001000000000100011001101000000000000000000000000
000000000000001111100011100111011111001101000000000000
000000000000000001100100000111011111001000000000000000
000000000000000000000010001111101010000000100110000000
000000000000000011000000000001101001000000000001000000
000100000000000111100010000001011011000100000110000000
000101001110000001100000000000011100101000010000000000
000000000000001000000110001101111100100000110000000000
000000000000000101000011001001001100110000110000000000

.logic_tile 5 15
000000000000000001100000000111111010010001110000000000
000010100000001111000010010001111101110110110001000000
011000000000000101000010111000000000001100110110000000
000001001000000101000011100011001000110011000000100001
000000000000000001100000000101101100001011110000000000
000000000000000101100000001001101010001010100001000000
000000000000001101000000001111000000000001000101100000
000000000000000011100011100101000000000000000000000000
000000001110000101000000001001111011110000110000000000
000000000010000000000011100011111111100000110000000000
000000000000001111000000010101111000000100000010000000
000000000010000101100010100000010000000000000000000000
000000000001100011000000001001111000110011110000000000
000000000011010000000000001011011010110001010000000000
010000100000000001000110011111111000010110100000000000
000000000000000000000010000001001010001001010000000000

.logic_tile 6 15
000000000000000101000000001001011110100000000000000000
000000000000000000100010010111001100110110100000000000
011000000000000000000000000000000000000000000000000000
000000001110000000000000000011001011000000100000000010
110000000000001001100000000011100001000010100000000000
110000000000000001100010000000101011000000010000000000
000001000000011000000111000000000000000010000000000000
000000100000100001000110110101001011000010100010000000
000000000000001001100000010101100001000001010100000000
000000001000001001100010100101101101000001100000000000
000001000000100101000010010111000001000000000000000000
000010100000000000100011000000001100000001000001000000
000000001100000011100011100101100001000001010110000000
000001000000000000000000001011001101000001100000100000
000001000000001101100000000001000001000000000001000000
000010000000101001100000000000101100000001000000000000

.logic_tile 7 15
000000000000101000000010110011000000000001000000000000
000000000001010001000010100111000000000000000000000000
011000000000000111000010100011111010000001000000000010
000000000000000000100011111001100000000110000000000000
010000000000000000000011100001111011000010100010000100
010000000000000000000111100000001101100001010000000000
000000000000000111100000011000011000000000000000000000
000000000000010101100010110111010000000100000000000000
000000000000000011100110100011011010010000000000000000
000000000000000001000000000001111100000000000000000000
000010100001010000000000010111100000000000000100000000
000000001110000000000010110000100000000001000000000010
000000101000000001000000000000011111010100000000000000
000000000000000000000000001101011101000100000010100000
010000000000000000000011111011100000000001000000000000
000000000000001111000010011001101011000010100000000000

.logic_tile 8 15
000000000000000000000011110011001000101110000000000000
000000001110001001010010100101011011101000000000000000
011000000000000111100111101000001110010100000100100000
000000000000000000000011101001001011010000100010000000
110000000000000101110010011011011110101110000000000000
100001000000000000000010001101001011101000000000000000
000000000001000000000110100001000000000001000000000000
000010000000000101000000001011000000000000000000000000
000000000000000111000010000001111001010100000100000000
000000000000000001000000000000101110100000010011000000
000000000000000000000000001101001000100100010000000000
000000000000000001000000001111111100010100100000000000
000000000000000101100000000101101111010110100000000000
000000000000000000000010000000011001100000000000000100
000000100110000001100000000011011100001110000000000001
000001100000001011000010001111000000000110000000000000

.logic_tile 9 15
000000100000000000000111001011011001010000000000000000
000000000000001101000000000101101011000000000000000000
011000000000000011100011111111001100001001000110000000
000000000001011101000010101101010000000101000000000000
110000001101010000000111000000011100010100000110000000
100010100000100000000111101011001000010000100000000000
000000000010000111000111000000001010010000000000000000
000000000000000101000110110000011110000000000000000000
000000000000100001000110001111101001010110000000000000
000000000011010000000011110111011001111111010000000010
000000000000000001100000001001101100001001000100000000
000010100000000101000000001001010000001010000010000000
000000000000000111100000010101101011000000000000000000
000000000010000001000011100000011100001001010000000001
000000000000000011100000000000001100000110100100000001
000000000000000111000000001111011100000100000010000000

.ramb_tile 10 15
000000000000001000000010010001111010000000
000000000000001011000111011001000000100000
011000000000001111100111001111011000000000
000000000000001001100111110011000000000000
110000000110001111100111001111011010100000
010000000000000011110000000111000000000000
000000100000001001000011110101111000100000
000001000001001001000011101001100000000000
000000000000000000000000000001111010100000
000010100000000000000010011101100000000000
000000001010000011100000001001111000000000
000000000001010000100000001111100000000001
000000000000000001000000000101111010000000
000000000000001111000000000001100000000000
010000000001010011000000010101011000000000
110000000100000000100011010101000000000000

.logic_tile 11 15
000000000000000000000000001001100000000001000010000000
000000000000000000000011100101101110000010100000000000
011000000000001000000110101000000000000010100000000000
000010000000000001000000000101001011000010000000000100
110000000000000111100000011000000001000010100000000000
100000000000000111100010001011001100000010000000000000
000000000010000111000011111111001000001011000010000000
000000000000000101000010101101010000000011000000000000
000000000000001000000010001111001010101110000000000000
000000000000000011000000001101101010101000000000000000
000000000000000111100111111011000001000001110110000000
000010000000000111100011001111001101000000100000100001
000000000000001001000000001111001101110110000000000000
000000000000000001000010011101011111110000000000000000
000001000000000000000010010011011001010000100110000010
000000100000000000000110000000001100101000000000000000

.logic_tile 12 15
000000000000000001100011100000001100000100000100000000
000000000001000000000111110000000000000000000000000000
011001000001000000000000000000000000000000100100000000
000000000100000000000000000000001101000000000000000000
010000000000000011100000000001011110100010000000100000
000010100000000000000000001111001010000100010000000000
000000000000000000000000000001000000000000000100000000
000001000000000000000000000000100000000001000000000000
000000000000010101000010100000000000000010000000000000
000000000000100000100100000000001111000000000001000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001000000000000001000000
000000000000000000000110000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
010010000000000000000111100111100000000000000100000000
000000000000000011000100000000100000000001000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000101000000000101000000000000001000000000
000000000000000101000000000000100000000000000000001000
011000000000000000000010100001000000000000001000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000110100101101000001100111000000000
110010100000000000000110100000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000111000010100000001001110011000000000000
000000000000000000000000000001001000001100110000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000001000000000001100110000000000
000000000000000000000000000101001011110011000000000000
000100000000000000000000010111000000000000000100000000
000100000000000000000010100000100000000001000000000000
000000000000000000000000000001000000000000100010000000
000000000000000000000000000000001011000001000000000000

.logic_tile 2 16
000000000000000000000000011000000000000000000100000000
000000000000000101000011111111000000000010000010000101
011000000000000011100000000001000000000000000100000000
000000000000000000000010100000000000000001000000000000
000000100000000001100110000000011100000000100000000000
000000000000000000000010100000001111000000000010000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000001000000000000000000000001100001000001010000000010
000010100010100000000000001101001110000000010000000000
000000000000000111000000000001101001111100100100000000
000000000000000000000000001101111111111110100000000010
000000000000000000000110100000000000000000100100000000
000000001000000000000000000000001010000000000000000000
010000000000000001100110010101000000000000000100000000
000000000000000000000010000000100000000001000001100001

.ramt_tile 3 16
000000010000001001100111111000000000000000
000001010000101001100110010011001000000000
011000010000000000000110000000000001000000
000000010000001111000100001001001001000000
010000000001010000000010000000000000000000
110000000000100000000000001111000000000000
000000000000001000000000001111000000000000
000000000000001001000000001111000000000000
000010000000000000000000001000000000000000
000001000000000000000000000111000000000000
000000000000001000000000000000000000000000
000000000000001011000000000001000000000000
000000000000000001100011100000000000000000
000000000000000000100000001001000000000000
010000000000000111000000011000000000000000
010000000000000000000011010101000000000000

.logic_tile 4 16
000000000000000000000000000111100000000000000101000000
000000000000000000000010000000000000000001000001000000
011000000000000000000000011011111010000000010100000001
000000000000000000000010000111101101101001110001000000
000000000000000000000010010000011010000100000100000000
000000000010000000000011100000010000000000000000000000
000000000000000101000000000000011001010000100000000000
000000000000000001000010101101011101010100000000000000
000000000000100111000110000111001011000000100000000000
000000000001011111000100000000111110101000010000000000
000000000000000000000110010000001100000100000000000000
000000000000001001000010100000001110000000000001000000
000101000000001000000011010000011111010000100100000000
000110100000001101000010001111011100010000000000000000
000000000000000011100000000001001011001001000100000000
000000000000001001100010000011111010010110000000000000

.logic_tile 5 16
000000000000000000000111000111100000000000001000000000
000000000000000000000100000000000000000000000000001000
011000000000001000000000000000000001000000001000000000
000000000000001111000000000000001100000000000000000000
000000000000000000000000000011001001001100111000000000
000000000000100000000000000000101000110011000000000001
000000000000000001000000000001101001001100111010000000
000000000000000000000000000000001111110011000000000000
000001100000000111100111101111001000001100110010000000
000010000000000000100100000001100000110011000000000000
000000000000000011100000000111000000000011000010000000
000000000000000000100000001001000000000001000000000000
000001000000000101100000000000001100000100000100000000
000000100000000000000011100000000000000000000000000000
010000000000000000000000000000000001000010000000000000
110000000000000111000010010000001110000000000001000000

.logic_tile 6 16
000000000000001000000111110111000000000001000110000000
000000000000000001000111111111101100000011100000000000
011000000000001011100000010111100000001100110000000000
000000000001000011100011001001000000110011000011000000
010000001101010001000000001011011000000100000000000000
010000000000100000100000000001101101000000000000000000
000000000000000000000110001101100000000001100100000000
000000000000000000000111111101101111000010100000000100
000000000000000000000111010000000000000000000000000000
000000000000000111000111000000000000000000000000000000
000000000000000001100000000000011001000000000000000000
000000000000000000000000000111011000000010000000000000
000000001110001000000110000111101110000000100100000000
000000000000101011000011000000011000101000010010000000
000000000000001001000000001101000000000000110000000000
000000000000001011100000000011001111000001110010000100

.logic_tile 7 16
000001000000000111100000010000000000000000000000000000
000010100000000001100010100000000000000000000000000000
011000000000000000000010001101111101100011110000000000
000000000000000101000100000101101001000011110000000000
010000000000000111000000001000001111010000100000000000
000000000000000000100000000111011000000000100010000010
000000000010000011000111100101011111000110000010000000
000000000000001001000100000000001110101001000000000000
000000000000000000000011101001011000001000000010000000
000000000000000000000010000101011000000000000000000000
000000000000000000000000000011000000000000000100000001
000000000000000011000000000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000001001000011100000000000000000000000000000
010000000000001101100000000000001000000000100000000000
000000000000001101100000001011011110010110100010000000

.logic_tile 8 16
000001000000000000000110101001000001000001010100000000
000000100000000000000011110101101000000010010000000000
011000000000000000000010110001111001010000100100000000
000000000000001001000010010000011111000001010000000000
110000000000001001100000010011111001010000000100000000
110000000000000001000010000000111000101001000000000000
000000000000001001100000011011100001000000100000000000
000000000000000001000011101101101110000000110000000000
000000000000000000000110010000011101010100000000000000
000000000001000000000010101001001101000100000000000000
000000000000000101100010000001101010010100000100000000
000000000000000000100011000000001101001001000000000000
000000000001000000000011101101101010000100000100000000
000000000000000000000100000001010000001110000000000000
000000000000000000000000010011011000000101000110000000
000000000000000111000010000101100000000110000000100000

.logic_tile 9 16
000000000000000000000110101001001110101010000000000000
000000001000000000000000001001111010010110000000000000
011000000000001111100111111001101010100010010000000000
000000000000001011000111100101001111100001010010000000
010001000000000011000011111011001010000100000000000000
110010000000000101100110001101000000001100000000000000
000000000000001000000111010011000000000010000000000000
000000000000000101000011010000100000000000000000000010
000000000000000101100000010111011000101110000000000000
000000000000001001000011100011111010101000000000000000
000000001010000000000000001101011110100100010010000000
000000000000000000000000001101011111010100100000000000
000000000000000001000000010111001010101011010000000000
000000101001010000000011000111111010000010000000000000
000000000000000000000110001000000000000000000110000000
000000000000000000000100000001000000000010000000000010

.ramt_tile 10 16
000000000000100000000111011001101010000000
000000000000010000000110011111010000000001
011000000000000011000000001011001000000000
000000000000000000000000000011010000000000
110000000000000011100000010101101010100000
110000000000000000000010010101110000000000
000000000000001001000000000011101000100000
000000000000001111100011101001010000000000
000000000000001000000111001101101010000000
000000000000000111000010011011010000000000
000000000000001011100000000111001000000000
000000000000000011000011101011010000010000
000000000000000011100010000111001010000000
000000000000000001000000001011010000100000
110000000000000111100011111101101000000000
110000000000000000000011011111010000010000

.logic_tile 11 16
000000000000000000000010011101101001101000100000000000
000010100001000000000011100101111011101000010000000000
011000000000000011100010100111100001000001010100000000
000000000000000000100010011111101000000001100001000001
110000000000000000000010101001111010001000000100000001
100000000000001111000011111001000000001110000000000000
000000000000001011000111111000011111010000100100000000
000000000000000001100011010001001001010100000000100010
000010000000001000000000000111101001101001000000000000
000001000000000001000000001101011010101010000000000000
000000000000000000000010000001011100101110000000000000
000000000000001001000110011001101010010100000000000000
000000000000000000000000000011111000010000000100000100
000000001000000000000011110000101100100001010000100000
000000000000000001100110001000011100010100000100000000
000000000000001001000000000001011011010000100000000010

.logic_tile 12 16
000000000000000011100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000101100000000010000000100000
000000000000000000000000000000100000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001100110010101111010100010000000100000
000000000000000000000010101001101000000100010000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000100000
000000000000000000000111001000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000010000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000101011000000000
000000001000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
80230e1300ef80230e1300ef80230e1300ef80230e1303b713370eb305b70f37
002300238e03859300ef00238e0300ef00ef00ef00ef00ef00ef00ef00ef00ef
00ef002300238e03859300ef002300238e03859300ef002300238e03859300ef
859300ef002300238e03859300ef002300238e03859300ef002300238e038593
8e03859300ef002300238e03859300ef002300238e03859300ef002300238e03
000000000000f06f0eb380e70eb31ee38e93006f00ef00230e1300ef00230023
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
01c300d0128001c30240134001c30240140001c3024000f00000000000c000a0
01c301cf000500450f0001cf00050fc010001040108010c011001140118011c0
0a0001c301cf000500450b4001c301cf000500450c8001c301cf000500450dc0
0045064001c301cf00050045078001c301cf0005004508c001c301cf00050045
00050045028001c301cf0005004503c001c301cf00050045050001c301cf0005
000000000000ffdf000000000000ffd3001e0140008001cf07a0014001c301cf
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 i_clk$SB_IO_IN
.sym 1 wb_rst_$glb_sr
.sym 2 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6737_$glb_ce
.sym 3 wb_clk_$glb_clk
.sym 4 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6163_$glb_ce
.sym 5 i_clk$SB_IO_IN_$glb_clk
.sym 6 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7583_$glb_ce
.sym 7 $abc$8861$auto$rtlil.cc:1969:NotGate$8535_$glb_sr
.sym 8 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775_$glb_ce
.sym 37 i_clk$SB_IO_IN
.sym 39 clock_gen.pll.rst_reg[0]
.sym 40 adr[8]
.sym 44 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[8]
.sym 45 adr[5]
.sym 46 adr[4]
.sym 47 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[14]
.sym 48 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[4]
.sym 49 $add$src/servant_1.2.1/service/service.v:157$113_Y[2]
.sym 50 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[7]
.sym 51 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[5]
.sym 52 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[3]
.sym 53 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[6]
.sym 54 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[12]
.sym 66 adr[5]
.sym 72 adr[5]
.sym 74 adr[4]
.sym 80 adr[5]
.sym 90 adr[4]
.sym 95 adr[8]
.sym 102 adr[4]
.sym 113 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 124 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[5]
.sym 133 i_clk$SB_IO_IN
.sym 218 $PACKER_VCC_NET
.sym 322 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[3]
.sym 323 my_adr[13]
.sym 335 my_adr[14]
.sym 357 my_adr[15]
.sym 436 dat[11]
.sym 437 my_adr[21]
.sym 438 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[10]
.sym 449 $add$src/servant_1.2.1/service/service.v:157$113_Y[22]
.sym 480 adr[7]
.sym 487 i_clk$SB_IO_IN
.sym 527 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 552 dat[7]
.sym 553 $PACKER_VCC_NET
.sym 557 my_adr[28]
.sym 595 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 633 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 634 servant.mdu_rs1[30]
.sym 635 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[28]
.sym 636 servant.mdu_rs1[19]
.sym 637 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[29]
.sym 638 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[31]
.sym 639 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[30]
.sym 642 data_to_ble[6]
.sym 648 adr[6]
.sym 746 $abc$8861$wb_mem_adr[21]_new_
.sym 747 $abc$8861$wb_mem_adr[23]_new_
.sym 748 $abc$8861$auto$rtlil.cc:1969:NotGate$8535
.sym 749 servant.mdu_rs1[20]
.sym 750 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6163
.sym 752 servant.mdu_rs1[21]
.sym 753 servant.mdu_rs1[22]
.sym 781 servant.mdu_rs1[19]
.sym 789 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7328
.sym 794 servant.mdu_rs1[30]
.sym 821 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 823 my_adr[1]
.sym 830 $abc$8861$auto$rtlil.cc:1969:NotGate$8535
.sym 836 i_clk$SB_IO_IN
.sym 854 $abc$8861$auto$rtlil.cc:1969:NotGate$8535
.sym 860 servant.mdu_rs1[24]
.sym 861 servant.mdu_rs1[23]
.sym 862 servant.mdu_rs1[27]
.sym 863 servant.mdu_rs1[28]
.sym 864 $abc$8861$wb_mem_adr[24]_new_
.sym 865 servant.mdu_rs1[29]
.sym 866 servant.mdu_rs1[26]
.sym 867 servant.mdu_rs1[25]
.sym 872 i_clk$SB_IO_IN
.sym 894 $abc$8861$wb_mem_adr[30]_new_
.sym 938 $abc$8861$wb_mem_adr[22]_new_
.sym 944 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6163
.sym 970 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6163
.sym 975 $abc$8861$new_n2048_
.sym 977 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$733_Y
.sym 978 $abc$8861$new_n1885_
.sym 981 servant.wb_timer_rdt[1]
.sym 1007 to_pc$SB_IO_OUT
.sym 1054 to_pc$SB_IO_OUT
.sym 1088 $abc$8861$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 1090 $abc$8861$new_n1658_
.sym 1091 $abc$8861$techmap\servant.cpu.cpu.mem_if.$and$src/serv_1.2.1/rtl/serv_mem_if.v:46$360_Y_new_
.sym 1093 servant.cpu.cpu.mem_if.signbit
.sym 1094 $abc$8861$servant.cpu.cpu.ctrl.i_utype_new_
.sym 1095 $abc$8861$new_n2038_
.sym 1103 adr[2]
.sym 1113 rx_done
.sym 1115 servant.wb_timer_rdt[1]
.sym 1118 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7025
.sym 1122 dat[25]
.sym 1128 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 1132 servant.cpu.cpu.state.misalign_trap_sync
.sym 1137 servant.cpu.cpu.bufreg_en
.sym 1140 servant.cpu.cpu.bufreg_en
.sym 1166 dat[29]
.sym 1202 $abc$8861$new_n2039_
.sym 1203 $abc$8861$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 1204 $abc$8861$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$485_Y_new_
.sym 1205 $abc$8861$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$486_Y_new_
.sym 1206 $abc$8861$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$442_Y_new_
.sym 1207 $abc$8861$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 1208 servant.cpu.cpu.mem_if.dat_valid
.sym 1209 servant.cpu.cpu.csr.mstatus_mie
.sym 1211 servant.mdu_op[2]
.sym 1213 servant.cpu.cpu.decode.opcode[2]
.sym 1232 $abc$8861$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 1233 servant.cpu.cpu.branch_op
.sym 1242 $abc$8861$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 1249 servant.mdu_op[0]
.sym 1253 servant.cpu.cpu.decode.opcode[0]
.sym 1262 servant.cpu.cpu.branch_op
.sym 1289 to_pc$SB_IO_OUT
.sym 1304 to_pc$SB_IO_OUT
.sym 1317 servant.cpu.cpu.mem_bytecnt[0]
.sym 1318 servant.cpu.cpu.mem_bytecnt[1]
.sym 1319 $abc$8861$servant.cpu.cpu.alu.i_buf_new_
.sym 1320 $abc$8861$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$438_Y_new_
.sym 1321 $abc$8861$new_n1461_
.sym 1322 servant.cpu.cpu.state.o_cnt[2]
.sym 1323 $abc$8861$new_n2036_
.sym 1325 dat[30]
.sym 1326 $abc$8861$ram.o_wb_rdt[16]_new_inv_
.sym 1329 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 1331 adr[7]
.sym 1341 dat[20]
.sym 1354 dat[19]
.sym 1359 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7397
.sym 1360 servant.cpu.rreg0[2]
.sym 1371 servant.cpu.cpu.csr.mstatus_mie
.sym 1391 dat[20]
.sym 1392 servant.cpu.rreg0[4]
.sym 1394 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7124
.sym 1430 $abc$8861$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$426_Y_new_
.sym 1431 servant.cpu.cpu.alu.cmp_r
.sym 1432 $abc$8861$new_n1479_
.sym 1433 servant.cpu.cpu.alu_cmp
.sym 1434 $abc$8861$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$429_Y_new_
.sym 1435 $abc$8861$new_n1527_
.sym 1436 $abc$8861$new_n2035_
.sym 1437 servant.cpu.wdata0
.sym 1438 dat[18]
.sym 1441 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[4]
.sym 1457 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[1]
.sym 1462 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 1463 servant.cpu.cpu.state.o_cnt[2]
.sym 1507 servant.cpu.cpu.mem_bytecnt[0]
.sym 1544 servant.cpu.raddr[0]
.sym 1545 servant.cpu.raddr[3]
.sym 1546 servant.cpu.rf_ram_if.rcnt[0]
.sym 1547 $abc$8861$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 1548 $abc$8861$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$416_Y_new_inv_
.sym 1549 $abc$8861$auto$alumacc.cc:474:replace_alu$1420.lcu.p[0]_new_
.sym 1550 servant.cpu.raddr[1]
.sym 1551 servant.cpu.raddr[2]
.sym 1552 dat[28]
.sym 1660 $abc$8861$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$269_Y[2]
.sym 1661 $abc$8861$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$269_Y[3]
.sym 1662 $abc$8861$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$269_Y[4]
.sym 1663 $abc$8861$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$269_Y[0]
.sym 1664 servant.cpu.rf_ram_if.rdata1
.sym 1665 servant.cpu.waddr[0]
.sym 1685 servant.cpu.cpu.state.stage_two_req
.sym 1690 servant.cpu.rf_ram_if.wdata0_r
.sym 1701 servant.cpu.raddr[2]
.sym 1704 servant.cpu.raddr[0]
.sym 1706 servant.cpu.raddr[3]
.sym 1719 servant.cpu.raddr[2]
.sym 1724 servant.cpu.cpu.cnt_en
.sym 1772 servant.cpu.rf_ram_if.rtrig1
.sym 1807 servant.cpu.waddr[0]
.sym 1811 servant.cpu.cpu.state.o_cnt_r[2]
.sym 1848 $PACKER_GND_NET
.sym 1864 $PACKER_GND_NET
.sym 1879 $abc$8861$wb_mem_adr[8]_new_
.sym 1880 $abc$8861$wb_mem_adr[5]_new_
.sym 1881 $abc$8861$wb_mem_adr[4]_new_
.sym 1882 servant.mdu_rs1[3]
.sym 1883 servant.mdu_rs1[6]
.sym 1884 servant.mdu_rs1[4]
.sym 1885 servant.mdu_rs1[5]
.sym 1886 servant.mdu_rs1[7]
.sym 1897 adr[8]
.sym 1899 adr[8]
.sym 1900 servant.mdu_op[0]
.sym 1924 rx_done
.sym 1936 adr[5]
.sym 1942 $PACKER_GND_NET
.sym 1955 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[14]
.sym 1970 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 1978 rx_done
.sym 1986 clock_gen.pll.locked
.sym 1987 $abc$8861$wb_mem_adr[4]_new_
.sym 1988 my_adr[4]
.sym 1993 $abc$8861$wb_mem_adr[8]_new_
.sym 1994 $abc$8861$wb_mem_adr[5]_new_
.sym 1997 my_adr[5]
.sym 2000 my_adr[8]
.sym 2005 clock_gen.pll.locked
.sym 2008 $abc$8861$wb_mem_adr[8]_new_
.sym 2009 my_adr[8]
.sym 2010 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 2011 rx_done
.sym 2033 my_adr[8]
.sym 2038 $abc$8861$wb_mem_adr[5]_new_
.sym 2039 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 2040 rx_done
.sym 2041 my_adr[5]
.sym 2044 my_adr[4]
.sym 2045 rx_done
.sym 2046 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 2047 $abc$8861$wb_mem_adr[4]_new_
.sym 2049 wb_clk_$glb_clk
.sym 2052 clock_gen.pll.locked
.sym 2065 my_adr[3]
.sym 2066 my_adr[4]
.sym 2067 my_adr[5]
.sym 2068 my_adr[6]
.sym 2069 my_adr[7]
.sym 2070 my_adr[8]
.sym 2075 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[4]
.sym 2078 servant.mdu_rs1[3]
.sym 2079 adr[8]
.sym 2080 servant.mdu_rs1[7]
.sym 2082 servant.wb_ibus_adr[4]
.sym 2083 $PACKER_VCC_NET
.sym 2092 adr[5]
.sym 2094 adr[4]
.sym 2095 servant.mdu_rs1[8]
.sym 2096 clock_gen.pll.rst_reg[0]
.sym 2098 servant.cpu.cpu.bufreg_en
.sym 2103 my_adr[2]
.sym 2110 adr[8]
.sym 2112 servant.wb_ibus_adr[8]
.sym 2113 $add$src/servant_1.2.1/service/service.v:157$113_Y[2]
.sym 2116 adr[8]
.sym 2120 my_adr[6]
.sym 2121 $PACKER_VCC_NET
.sym 2122 my_adr[9]
.sym 2124 my_adr[10]
.sym 2125 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[8]
.sym 2127 adr[5]
.sym 2129 adr[4]
.sym 2142 $PACKER_VCC_NET
.sym 2170 my_adr[2]
.sym 2171 my_adr[4]
.sym 2172 my_adr[5]
.sym 2173 my_adr[14]
.sym 2174 my_adr[7]
.sym 2178 my_adr[3]
.sym 2179 my_adr[12]
.sym 2181 my_adr[6]
.sym 2188 my_adr[14]
.sym 2191 my_adr[4]
.sym 2199 my_adr[2]
.sym 2204 my_adr[7]
.sym 2209 my_adr[5]
.sym 2215 my_adr[3]
.sym 2223 my_adr[6]
.sym 2228 my_adr[12]
.sym 2234 my_adr[9]
.sym 2235 my_adr[10]
.sym 2236 my_adr[11]
.sym 2237 my_adr[12]
.sym 2238 my_adr[13]
.sym 2239 my_adr[14]
.sym 2240 my_adr[15]
.sym 2241 my_adr[16]
.sym 2244 adr[8]
.sym 2246 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[12]
.sym 2247 my_adr[7]
.sym 2248 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[9]
.sym 2249 rx_done
.sym 2250 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[13]
.sym 2251 my_adr[1]
.sym 2252 adr[2]
.sym 2257 my_adr[3]
.sym 2260 my_adr[22]
.sym 2261 my_adr[23]
.sym 2264 my_adr[18]
.sym 2269 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[12]
.sym 2288 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[4]
.sym 2290 $auto$alumacc.cc:474:replace_alu$1403.C[1]
.sym 2291 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[5]
.sym 2293 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[6]
.sym 2297 $add$src/servant_1.2.1/service/service.v:157$113_Y[2]
.sym 2298 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[7]
.sym 2300 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[3]
.sym 2302 $add$src/servant_1.2.1/service/service.v:157$113_Y[1]
.sym 2319 $nextpnr_ICESTORM_LC_1$O
.sym 2321 $auto$alumacc.cc:474:replace_alu$1403.C[1]
.sym 2325 $auto$alumacc.cc:474:replace_alu$1403.C[2]
.sym 2327 $add$src/servant_1.2.1/service/service.v:157$113_Y[1]
.sym 2331 $auto$alumacc.cc:474:replace_alu$1403.C[3]
.sym 2333 $add$src/servant_1.2.1/service/service.v:157$113_Y[2]
.sym 2337 $auto$alumacc.cc:474:replace_alu$1403.C[4]
.sym 2339 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[3]
.sym 2343 $auto$alumacc.cc:474:replace_alu$1403.C[5]
.sym 2345 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[4]
.sym 2349 $auto$alumacc.cc:474:replace_alu$1403.C[6]
.sym 2351 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[5]
.sym 2355 $auto$alumacc.cc:474:replace_alu$1403.C[7]
.sym 2358 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[6]
.sym 2361 $auto$alumacc.cc:474:replace_alu$1403.C[8]
.sym 2363 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[7]
.sym 2369 my_adr[17]
.sym 2370 my_adr[18]
.sym 2371 my_adr[19]
.sym 2372 my_adr[20]
.sym 2373 my_adr[21]
.sym 2374 $add$src/servant_1.2.1/service/service.v:157$113_Y[22]
.sym 2375 $add$src/servant_1.2.1/service/service.v:157$113_Y[23]
.sym 2376 my_adr[24]
.sym 2377 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[6]
.sym 2383 adr[5]
.sym 2384 my_adr[12]
.sym 2386 $auto$alumacc.cc:474:replace_alu$1403.C[1]
.sym 2387 $PACKER_GND_NET
.sym 2390 $add$src/servant_1.2.1/service/service.v:157$113_Y[1]
.sym 2392 my_adr[11]
.sym 2394 adr[5]
.sym 2395 servant.cpu.cpu.bufreg_en
.sym 2396 my_adr[2]
.sym 2397 adr[4]
.sym 2399 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[22]
.sym 2402 my_adr[17]
.sym 2404 my_adr[18]
.sym 2417 $auto$alumacc.cc:474:replace_alu$1403.C[8]
.sym 2423 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[10]
.sym 2430 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[14]
.sym 2431 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[15]
.sym 2435 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[13]
.sym 2436 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[8]
.sym 2437 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[11]
.sym 2445 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[9]
.sym 2453 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[12]
.sym 2454 $auto$alumacc.cc:474:replace_alu$1403.C[9]
.sym 2456 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[8]
.sym 2460 $auto$alumacc.cc:474:replace_alu$1403.C[10]
.sym 2463 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[9]
.sym 2466 $auto$alumacc.cc:474:replace_alu$1403.C[11]
.sym 2468 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[10]
.sym 2472 $auto$alumacc.cc:474:replace_alu$1403.C[12]
.sym 2474 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[11]
.sym 2478 $auto$alumacc.cc:474:replace_alu$1403.C[13]
.sym 2481 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[12]
.sym 2484 $auto$alumacc.cc:474:replace_alu$1403.C[14]
.sym 2486 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[13]
.sym 2490 $auto$alumacc.cc:474:replace_alu$1403.C[15]
.sym 2492 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[14]
.sym 2496 $auto$alumacc.cc:474:replace_alu$1403.C[16]
.sym 2498 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[15]
.sym 2504 my_adr[25]
.sym 2505 my_adr[26]
.sym 2506 my_adr[27]
.sym 2507 my_adr[28]
.sym 2508 my_adr[29]
.sym 2509 my_adr[30]
.sym 2510 my_adr[31]
.sym 2511 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[9]
.sym 2513 dat[12]
.sym 2514 servant.mdu_rs1[30]
.sym 2516 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[12]
.sym 2517 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[10]
.sym 2522 adr[6]
.sym 2523 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[13]
.sym 2525 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[11]
.sym 2526 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[8]
.sym 2527 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[15]
.sym 2528 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 2529 servant.cpu.rreg0[3]
.sym 2530 my_adr[20]
.sym 2531 my_adr[30]
.sym 2533 $add$src/servant_1.2.1/service/service.v:157$113_Y[2]
.sym 2536 $add$src/servant_1.2.1/service/service.v:157$113_Y[23]
.sym 2537 my_adr[25]
.sym 2538 my_adr[24]
.sym 2547 servant.cpu.cpu.bufreg_en
.sym 2552 $auto$alumacc.cc:474:replace_alu$1403.C[16]
.sym 2563 $PACKER_VCC_NET
.sym 2564 $PACKER_VCC_NET
.sym 2568 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 2575 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[18]
.sym 2578 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[16]
.sym 2581 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[20]
.sym 2583 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[22]
.sym 2584 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[17]
.sym 2585 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[21]
.sym 2587 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[19]
.sym 2589 $auto$alumacc.cc:474:replace_alu$1403.C[17]
.sym 2591 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[16]
.sym 2592 $PACKER_VCC_NET
.sym 2595 $auto$alumacc.cc:474:replace_alu$1403.C[18]
.sym 2597 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[17]
.sym 2601 $auto$alumacc.cc:474:replace_alu$1403.C[19]
.sym 2604 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[18]
.sym 2607 $auto$alumacc.cc:474:replace_alu$1403.C[20]
.sym 2610 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[19]
.sym 2613 $auto$alumacc.cc:474:replace_alu$1403.C[21]
.sym 2615 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[20]
.sym 2619 $auto$alumacc.cc:474:replace_alu$1403.C[22]
.sym 2622 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[21]
.sym 2625 $auto$alumacc.cc:474:replace_alu$1403.C[23]
.sym 2627 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[22]
.sym 2628 $PACKER_VCC_NET
.sym 2631 $auto$alumacc.cc:474:replace_alu$1403.C[24]
.sym 2633 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 2634 $PACKER_VCC_NET
.sym 2639 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[20]
.sym 2640 my_adr[2]
.sym 2641 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[18]
.sym 2642 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[17]
.sym 2643 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[21]
.sym 2644 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[16]
.sym 2645 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[19]
.sym 2646 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[26]
.sym 2647 dat[7]
.sym 2648 rx_from_ble.data_index[1]
.sym 2651 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[4]
.sym 2655 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[5]
.sym 2656 adr[9]
.sym 2659 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[7]
.sym 2660 my_adr[26]
.sym 2661 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[0]
.sym 2662 my_adr[27]
.sym 2663 my_adr[27]
.sym 2665 my_adr[28]
.sym 2667 my_adr[29]
.sym 2668 adr[5]
.sym 2669 my_adr[30]
.sym 2670 servant.mdu_rs1[30]
.sym 2671 my_adr[31]
.sym 2674 my_adr[2]
.sym 2683 $PACKER_VCC_NET
.sym 2687 $auto$alumacc.cc:474:replace_alu$1403.C[24]
.sym 2696 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[29]
.sym 2702 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[28]
.sym 2705 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[31]
.sym 2706 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[30]
.sym 2708 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[27]
.sym 2713 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[24]
.sym 2715 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[26]
.sym 2722 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[25]
.sym 2724 $auto$alumacc.cc:474:replace_alu$1403.C[25]
.sym 2726 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[24]
.sym 2730 $auto$alumacc.cc:474:replace_alu$1403.C[26]
.sym 2733 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[25]
.sym 2736 $auto$alumacc.cc:474:replace_alu$1403.C[27]
.sym 2738 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[26]
.sym 2742 $auto$alumacc.cc:474:replace_alu$1403.C[28]
.sym 2744 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[27]
.sym 2748 $auto$alumacc.cc:474:replace_alu$1403.C[29]
.sym 2750 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[28]
.sym 2754 $auto$alumacc.cc:474:replace_alu$1403.C[30]
.sym 2756 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[29]
.sym 2760 $auto$alumacc.cc:474:replace_alu$1403.C[31]
.sym 2762 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[30]
.sym 2766 $nextpnr_ICESTORM_LC_2$I3
.sym 2768 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[31]
.sym 2774 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[27]
.sym 2775 servant.wb_ibus_adr[19]
.sym 2776 $abc$8861$wb_mem_adr[19]_new_
.sym 2777 $abc$8861$wb_mem_adr[20]_new_
.sym 2778 servant.wb_ibus_adr[18]
.sym 2779 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[24]
.sym 2780 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[25]
.sym 2781 $abc$8861$auto$dff2dffe.cc:175:make_patterns_logic$6202
.sym 2785 servant.cpu.cpu.mem_if.dat_valid
.sym 2791 servant.cpu.cpu.bufreg_en
.sym 2792 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[14]
.sym 2794 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[15]
.sym 2797 adr[2]
.sym 2804 adr[6]
.sym 2808 servant.mdu_rs1[30]
.sym 2810 servant.mdu_rs1[31]
.sym 2822 $nextpnr_ICESTORM_LC_2$I3
.sym 2830 servant.mdu_rs1[20]
.sym 2838 servant.cpu.cpu.bufreg_en
.sym 2847 servant.mdu_rs1[31]
.sym 2849 my_adr[28]
.sym 2851 my_adr[29]
.sym 2853 my_adr[30]
.sym 2855 my_adr[31]
.sym 2863 $nextpnr_ICESTORM_LC_2$I3
.sym 2869 servant.mdu_rs1[31]
.sym 2872 my_adr[28]
.sym 2878 servant.mdu_rs1[20]
.sym 2885 my_adr[29]
.sym 2892 my_adr[31]
.sym 2899 my_adr[30]
.sym 2906 servant.cpu.cpu.bufreg_en
.sym 2907 i_clk$SB_IO_IN_$glb_clk
.sym 2909 $abc$8861$wb_mem_adr[22]_new_
.sym 2910 $abc$8861$wb_mem_adr[30]_new_
.sym 2911 servant.wb_ibus_adr[24]
.sym 2912 $abc$8861$wb_mem_adr[29]_new_
.sym 2913 servant.wb_ibus_adr[21]
.sym 2914 servant.wb_ibus_adr[23]
.sym 2915 servant.wb_ibus_adr[22]
.sym 2916 servant.wb_ibus_adr[20]
.sym 2921 servant.cpu.cpu.new_irq
.sym 2925 servant.mdu_rs1[30]
.sym 2927 recieve
.sym 2931 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 2934 servant.cpu.cpu.bufreg_en
.sym 2935 adr[5]
.sym 2937 adr[4]
.sym 2940 servant.cpu.cpu.bufreg_en
.sym 2941 servant.cpu.cpu.bufreg_en
.sym 2942 adr[5]
.sym 2946 servant.cpu.cpu.new_irq
.sym 2948 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 2950 recieve
.sym 2962 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 2964 servant.cpu.cpu.bufreg_en
.sym 2968 servant.mdu_rs1[21]
.sym 2971 servant.mdu_rs1[23]
.sym 2979 recieve
.sym 2982 servant.wb_ibus_adr[21]
.sym 2985 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 2991 servant.wb_ibus_adr[23]
.sym 2993 servant.mdu_rs1[22]
.sym 2995 servant.mdu_rs1[21]
.sym 2996 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 2997 servant.wb_ibus_adr[21]
.sym 3001 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 3002 servant.mdu_rs1[23]
.sym 3004 servant.wb_ibus_adr[23]
.sym 3007 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 3016 servant.mdu_rs1[21]
.sym 3019 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 3022 recieve
.sym 3031 servant.mdu_rs1[22]
.sym 3040 servant.mdu_rs1[23]
.sym 3041 servant.cpu.cpu.bufreg_en
.sym 3042 i_clk$SB_IO_IN_$glb_clk
.sym 3044 $abc$8861$wb_mem_adr[27]_new_
.sym 3045 $abc$8861$wb_mem_adr[25]_new_
.sym 3046 servant.wb_ibus_adr[27]
.sym 3047 servant.wb_ibus_adr[25]
.sym 3048 servant.wb_ibus_adr[26]
.sym 3049 $abc$8861$wb_mem_adr[26]_new_
.sym 3050 $abc$8861$wb_mem_adr[28]_new_
.sym 3051 servant.wb_ibus_adr[28]
.sym 3056 $abc$8861$wb_mem_adr[21]_new_
.sym 3057 servant.cpu.cpu.bufreg_en
.sym 3059 $abc$8861$wb_mem_adr[29]_new_
.sym 3060 $abc$8861$wb_mem_adr[23]_new_
.sym 3068 servant.wb_ibus_adr[0]
.sym 3069 servant.cpu.cpu.branch_op
.sym 3070 servant.cpu.rreg0[3]
.sym 3071 servant.cpu.cpu.decode.opcode[2]
.sym 3072 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 3073 servant.cpu.cpu.branch_op
.sym 3074 $abc$8861$wb_mem_adr[31]_new_
.sym 3075 servant.wb_ibus_adr[29]
.sym 3076 servant.cpu.cpu.decode.opcode[2]
.sym 3077 servant.mdu_op[1]
.sym 3078 servant.cpu.cpu.decode.opcode[0]
.sym 3087 servant.cpu.cpu.mem_if.dat_valid
.sym 3100 servant.mdu_rs1[28]
.sym 3102 servant.mdu_rs1[29]
.sym 3105 servant.mdu_rs1[24]
.sym 3107 servant.wb_ibus_adr[24]
.sym 3112 servant.mdu_rs1[25]
.sym 3115 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 3116 servant.mdu_rs1[30]
.sym 3119 servant.mdu_rs1[26]
.sym 3123 servant.mdu_rs1[27]
.sym 3124 servant.cpu.cpu.bufreg_en
.sym 3130 servant.mdu_rs1[25]
.sym 3136 servant.mdu_rs1[24]
.sym 3145 servant.mdu_rs1[28]
.sym 3148 servant.mdu_rs1[29]
.sym 3154 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 3155 servant.wb_ibus_adr[24]
.sym 3157 servant.mdu_rs1[24]
.sym 3160 servant.mdu_rs1[30]
.sym 3169 servant.mdu_rs1[27]
.sym 3175 servant.mdu_rs1[26]
.sym 3176 servant.cpu.cpu.bufreg_en
.sym 3177 i_clk$SB_IO_IN_$glb_clk
.sym 3179 servant.cpu.cpu.state.init_done
.sym 3180 $abc$8861$wb_mem_adr[31]_new_
.sym 3181 servant.cpu.cpu.jump
.sym 3182 $abc$8861$wb_mem_sel[3]_new_inv_
.sym 3183 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 3184 servant.cpu.cpu.state.misalign_trap_sync
.sym 3185 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 3186 $abc$8861$new_n1886_
.sym 3192 $abc$8861$wb_mem_adr[28]_new_
.sym 3194 dat[17]
.sym 3195 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[5]
.sym 3199 servant.cpu.cpu.decode.opcode[1]
.sym 3201 $abc$8861$wb_mem_adr[24]_new_
.sym 3202 dat[21]
.sym 3206 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 3209 servant.cpu.cpu.rs2_addr[0]
.sym 3212 $abc$8861$new_n1658_
.sym 3217 servant.cpu.cpu.csr.mstatus_mie
.sym 3220 $abc$8861$servant.cpu.cpu.ctrl.i_utype_new_
.sym 3221 servant.cpu.cpu.branch_op
.sym 3222 servant.cpu.cpu.decode.opcode[1]
.sym 3223 $PACKER_VCC_NET
.sym 3224 $abc$8861$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 3235 $abc$8861$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 3236 $abc$8861$new_n1885_
.sym 3237 servant.cpu.cpu.new_irq
.sym 3239 servant.wb_timer_rdt[1]
.sym 3243 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7025
.sym 3245 servant.cpu.cpu.decode.opcode[1]
.sym 3246 servant.cpu.cpu.alu_cmp
.sym 3248 servant.cpu.cpu.state.init_done
.sym 3257 servant.cpu.cpu.branch_op
.sym 3259 servant.mdu_op[0]
.sym 3260 servant.cpu.cpu.decode.opcode[2]
.sym 3262 servant.cpu.cpu.decode.opcode[0]
.sym 3271 servant.cpu.cpu.decode.opcode[2]
.sym 3273 servant.cpu.cpu.decode.opcode[0]
.sym 3274 servant.cpu.cpu.decode.opcode[1]
.sym 3283 servant.cpu.cpu.decode.opcode[0]
.sym 3284 servant.mdu_op[0]
.sym 3285 servant.cpu.cpu.alu_cmp
.sym 3286 $abc$8861$new_n1885_
.sym 3289 servant.cpu.cpu.state.init_done
.sym 3290 $abc$8861$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 3291 servant.cpu.cpu.branch_op
.sym 3292 servant.cpu.cpu.new_irq
.sym 3309 servant.wb_timer_rdt[1]
.sym 3311 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7025
.sym 3312 i_clk$SB_IO_IN_$glb_clk
.sym 3313 wb_rst_$glb_sr
.sym 3314 $abc$8861$new_n1657_
.sym 3315 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7397
.sym 3316 $abc$8861$techmap$techmap1660\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 3317 servant.wb_ibus_adr[29]
.sym 3318 servant.wb_ibus_adr[30]
.sym 3319 $abc$8861$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 3320 $abc$8861$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$506_Y_new_inv_
.sym 3321 servant.wb_ibus_adr[31]
.sym 3323 adr[8]
.sym 3326 adr[6]
.sym 3327 servant.mdu_rs1[31]
.sym 3330 $abc$8861$new_n2048_
.sym 3331 $abc$8861$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 3333 servant.cpu.cpu.decode.opcode[1]
.sym 3334 servant.cpu.cpu.alu_cmp
.sym 3337 servant.cpu.cpu.bufreg_en
.sym 3338 servant.cpu.cpu.csr.mstatus_mpie
.sym 3340 adr[6]
.sym 3341 wb_mem_rdt[13]
.sym 3345 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3346 wb_mem_rdt[14]
.sym 3347 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3349 servant.wb_timer_rdt[1]
.sym 3350 servant.cpu.cpu.state.o_cnt[2]
.sym 3356 servant.cpu.cpu.mem_bytecnt[0]
.sym 3357 servant.cpu.cpu.alu_cmp
.sym 3360 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7385
.sym 3368 servant.cpu.cpu.bufreg2_q
.sym 3369 servant.cpu.cpu.branch_op
.sym 3370 $abc$8861$techmap\servant.cpu.cpu.mem_if.$and$src/serv_1.2.1/rtl/serv_mem_if.v:46$360_Y_new_
.sym 3371 servant.cpu.cpu.decode.opcode[2]
.sym 3372 servant.cpu.cpu.mem_if.signbit
.sym 3373 servant.cpu.cpu.mem_if.dat_valid
.sym 3376 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 3377 servant.mdu_op[2]
.sym 3378 servant.cpu.cpu.mem_if.dat_valid
.sym 3388 $abc$8861$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 3390 servant.cpu.cpu.decode.opcode[0]
.sym 3393 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 3396 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 3400 servant.cpu.cpu.branch_op
.sym 3402 servant.cpu.cpu.decode.opcode[2]
.sym 3403 servant.cpu.cpu.decode.opcode[0]
.sym 3412 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 3413 $abc$8861$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 3414 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 3415 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 3418 servant.cpu.cpu.mem_if.signbit
.sym 3420 servant.mdu_op[2]
.sym 3430 servant.cpu.cpu.bufreg2_q
.sym 3436 servant.cpu.cpu.decode.opcode[2]
.sym 3438 servant.cpu.cpu.branch_op
.sym 3439 servant.cpu.cpu.decode.opcode[0]
.sym 3442 servant.cpu.cpu.bufreg2_q
.sym 3443 servant.cpu.cpu.mem_if.dat_valid
.sym 3444 $abc$8861$techmap\servant.cpu.cpu.mem_if.$and$src/serv_1.2.1/rtl/serv_mem_if.v:46$360_Y_new_
.sym 3445 servant.cpu.cpu.decode.opcode[2]
.sym 3446 servant.cpu.cpu.mem_if.dat_valid
.sym 3447 i_clk$SB_IO_IN_$glb_clk
.sym 3449 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7124
.sym 3450 $abc$8861$new_n1512_
.sym 3451 servant.cpu.rreg0[1]
.sym 3452 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 3453 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 3454 servant.cpu.rreg0[2]
.sym 3455 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 3456 servant.cpu.rreg0[4]
.sym 3457 servant.mdu_op[0]
.sym 3458 servant.cpu.cpu.bufreg2_q
.sym 3462 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 3464 recieve
.sym 3465 servant.mdu_op[2]
.sym 3466 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 3468 servant.mdu_op[2]
.sym 3472 dat[23]
.sym 3474 servant.cpu.cpu.bufreg_en
.sym 3475 adr[5]
.sym 3477 servant.wb_dbus_we
.sym 3478 servant.mdu_rs1[0]
.sym 3479 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 3480 servant.cpu.cpu.bufreg_en
.sym 3481 $abc$8861$ram.o_wb_rdt[17]_new_inv_
.sym 3482 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 3483 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3485 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 3488 servant.mdu_op[2]
.sym 3491 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 3492 servant.cpu.cpu.cnt_en
.sym 3495 servant.mdu_op[2]
.sym 3503 servant.mdu_rs1[0]
.sym 3504 servant.cpu.cpu.branch_op
.sym 3505 servant.cpu.cpu.decode.opcode[1]
.sym 3506 $abc$8861$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$442_Y_new_
.sym 3507 servant.mdu_op[0]
.sym 3508 $abc$8861$servant.cpu.cpu.ctrl.i_utype_new_
.sym 3509 $abc$8861$new_n2038_
.sym 3510 servant.cpu.cpu.bufreg_en
.sym 3511 $abc$8861$servant.cpu.cpu.bufreg.i_imm_new_
.sym 3512 servant.cpu.cpu.mem_bytecnt[1]
.sym 3513 servant.mdu_op[1]
.sym 3514 servant.cpu.cpu.csr_in
.sym 3515 $abc$8861$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 3516 servant.cpu.cpu.state.o_cnt[2]
.sym 3517 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 3518 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 3522 servant.cpu.cpu.csr.mstatus_mpie
.sym 3523 servant.cpu.cpu.decode.opcode[0]
.sym 3524 servant.cpu.cpu.decode.opcode[2]
.sym 3528 $abc$8861$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$485_Y_new_
.sym 3529 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7385
.sym 3530 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 3531 $abc$8861$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 3532 $abc$8861$auto$alumacc.cc:474:replace_alu$1447.lcu.p[0]_new_
.sym 3533 servant.cpu.cpu.mem_bytecnt[0]
.sym 3535 servant.cpu.cpu.branch_op
.sym 3536 servant.cpu.cpu.decode.opcode[0]
.sym 3537 $abc$8861$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 3538 $abc$8861$new_n2038_
.sym 3542 $abc$8861$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 3543 $abc$8861$auto$alumacc.cc:474:replace_alu$1447.lcu.p[0]_new_
.sym 3544 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 3547 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 3548 servant.cpu.cpu.decode.opcode[0]
.sym 3549 servant.cpu.cpu.branch_op
.sym 3550 servant.cpu.cpu.decode.opcode[1]
.sym 3553 $abc$8861$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$485_Y_new_
.sym 3554 servant.cpu.cpu.decode.opcode[2]
.sym 3556 $abc$8861$servant.cpu.cpu.bufreg.i_imm_new_
.sym 3559 $abc$8861$servant.cpu.cpu.bufreg.i_imm_new_
.sym 3560 servant.cpu.cpu.mem_bytecnt[1]
.sym 3561 servant.cpu.cpu.mem_bytecnt[0]
.sym 3562 servant.cpu.cpu.state.o_cnt[2]
.sym 3565 servant.cpu.cpu.bufreg_en
.sym 3566 $abc$8861$servant.cpu.cpu.ctrl.i_utype_new_
.sym 3567 servant.mdu_rs1[0]
.sym 3568 $abc$8861$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$442_Y_new_
.sym 3571 servant.mdu_op[1]
.sym 3572 servant.mdu_op[0]
.sym 3573 servant.cpu.cpu.mem_bytecnt[0]
.sym 3574 servant.cpu.cpu.mem_bytecnt[1]
.sym 3577 servant.cpu.cpu.csr_in
.sym 3578 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 3579 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 3580 servant.cpu.cpu.csr.mstatus_mpie
.sym 3581 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7385
.sym 3582 i_clk$SB_IO_IN_$glb_clk
.sym 3584 servant.cpu.cpu.bufreg.c_r
.sym 3585 $abc$8861$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 3586 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 3587 $abc$8861$new_n1476_
.sym 3588 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3589 $abc$8861$new_n2040_
.sym 3590 $abc$8861$auto$alumacc.cc:474:replace_alu$1447.lcu.p[0]_new_
.sym 3591 $abc$8861$servant.cpu.cpu.ctrl.offset_a_new_
.sym 3593 servant.mdu_rs1[0]
.sym 3596 wb_mem_rdt[12]
.sym 3597 $abc$8861$servant.cpu.cpu.bufreg.i_imm_new_
.sym 3598 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[9]
.sym 3599 servant.mdu_op[1]
.sym 3601 dat[28]
.sym 3602 servant.cpu.cpu.csr_in
.sym 3603 servant.mdu_op[0]
.sym 3605 adr[6]
.sym 3607 servant.cpu.rreg0[1]
.sym 3608 servant.cpu.cpu.branch_op
.sym 3609 servant.cpu.cpu.decode.opcode[0]
.sym 3610 servant.cpu.cpu.decode.opcode[2]
.sym 3612 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 3614 servant.cpu.cpu.branch_op
.sym 3615 servant.cpu.cpu.decode.opcode[0]
.sym 3616 servant.wb_ibus_adr[0]
.sym 3618 servant.cpu.rreg0[3]
.sym 3628 servant.cpu.rf_ram_if.rcnt[0]
.sym 3642 $abc$8861$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 3643 servant.cpu.cpu.state.o_cnt[2]
.sym 3644 servant.cpu.cpu.branch_op
.sym 3645 $abc$8861$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 3646 servant.cpu.cpu.mem_bytecnt[0]
.sym 3649 $abc$8861$servant.cpu.cpu.ctrl.i_utype_new_
.sym 3651 $abc$8861$new_n2035_
.sym 3655 servant.cpu.cpu.mem_bytecnt[1]
.sym 3657 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 3658 servant.cpu.cpu.bufreg_en
.sym 3659 $abc$8861$auto$alumacc.cc:474:replace_alu$1447.lcu.p[0]_new_
.sym 3662 servant.mdu_rs1[0]
.sym 3664 $abc$8861$servant.cpu.cpu.alu.i_buf_new_
.sym 3666 $abc$8861$new_n2040_
.sym 3667 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3669 $auto$alumacc.cc:474:replace_alu$1450.C[1]
.sym 3671 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3672 servant.cpu.cpu.state.o_cnt[2]
.sym 3675 $auto$alumacc.cc:474:replace_alu$1450.C[2]
.sym 3677 servant.cpu.cpu.mem_bytecnt[0]
.sym 3679 $auto$alumacc.cc:474:replace_alu$1450.C[1]
.sym 3682 servant.cpu.cpu.mem_bytecnt[1]
.sym 3685 $auto$alumacc.cc:474:replace_alu$1450.C[2]
.sym 3690 servant.cpu.cpu.bufreg_en
.sym 3691 servant.mdu_rs1[0]
.sym 3694 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 3695 $abc$8861$servant.cpu.cpu.ctrl.i_utype_new_
.sym 3696 $abc$8861$auto$alumacc.cc:474:replace_alu$1447.lcu.p[0]_new_
.sym 3697 $abc$8861$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 3700 $abc$8861$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 3701 $abc$8861$auto$alumacc.cc:474:replace_alu$1447.lcu.p[0]_new_
.sym 3702 servant.cpu.cpu.branch_op
.sym 3703 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 3706 servant.cpu.cpu.state.o_cnt[2]
.sym 3707 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3712 $abc$8861$new_n2035_
.sym 3713 $abc$8861$new_n2040_
.sym 3714 $abc$8861$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 3715 $abc$8861$servant.cpu.cpu.alu.i_buf_new_
.sym 3717 i_clk$SB_IO_IN_$glb_clk
.sym 3718 wb_rst_$glb_sr
.sym 3719 $abc$8861$new_n2045_
.sym 3720 $abc$8861$servant.cpu.cpu.alu.result_bool_new_
.sym 3721 $abc$8861$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:223$659_Y_new_inv_
.sym 3722 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 3723 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 3724 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 3725 $abc$8861$auto$alumacc.cc:474:replace_alu$1432.AA[0]_new_
.sym 3726 $abc$8861$new_n2046_
.sym 3731 servant.cpu.cpu.decode.opcode[1]
.sym 3734 adr[7]
.sym 3735 servant.cpu.cpu.mem_bytecnt[0]
.sym 3736 servant.cpu.cpu.csr.mstatus_mie
.sym 3737 servant.cpu.cpu.mem_bytecnt[1]
.sym 3738 dat[17]
.sym 3739 adr[9]
.sym 3740 servant.cpu.cpu.branch_op
.sym 3741 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$287_Y_new_inv_
.sym 3742 dat[21]
.sym 3744 servant.cpu.raddr[1]
.sym 3745 servant.cpu.rdata0
.sym 3746 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 3747 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3749 servant.cpu.rf_ram_if.wcnt[0]
.sym 3750 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 3752 servant.cpu.rf_ram_if.rtrig1
.sym 3754 servant.cpu.rdata0
.sym 3763 $PACKER_VCC_NET
.sym 3772 servant.mdu_op[1]
.sym 3773 servant.cpu.cpu.alu.cmp_r
.sym 3774 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 3775 $abc$8861$servant.cpu.cpu.alu.i_buf_new_
.sym 3776 $abc$8861$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$416_Y_new_inv_
.sym 3777 $abc$8861$auto$alumacc.cc:474:replace_alu$1420.lcu.p[0]_new_
.sym 3778 servant.mdu_op[2]
.sym 3779 servant.mdu_op[2]
.sym 3780 servant.mdu_op[1]
.sym 3781 $abc$8861$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$604_Y_new_
.sym 3782 $abc$8861$new_n1479_
.sym 3783 servant.cpu.cpu.cnt_en
.sym 3784 $abc$8861$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$438_Y_new_
.sym 3785 $abc$8861$new_n1461_
.sym 3787 $abc$8861$new_n2036_
.sym 3791 servant.cpu.cpu.alu_cmp
.sym 3792 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 3793 $abc$8861$new_n1527_
.sym 3795 $abc$8861$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 3796 $abc$8861$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$426_Y_new_
.sym 3797 $abc$8861$servant.cpu.cpu.alu.result_bool_new_
.sym 3798 servant.cpu.cpu.branch_op
.sym 3799 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 3800 $abc$8861$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$429_Y_new_
.sym 3803 $abc$8861$new_n2046_
.sym 3805 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 3806 $abc$8861$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 3807 $abc$8861$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$604_Y_new_
.sym 3808 $abc$8861$auto$alumacc.cc:474:replace_alu$1420.lcu.p[0]_new_
.sym 3813 servant.cpu.cpu.alu_cmp
.sym 3817 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 3818 $abc$8861$servant.cpu.cpu.alu.i_buf_new_
.sym 3820 servant.cpu.cpu.branch_op
.sym 3824 $abc$8861$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$416_Y_new_inv_
.sym 3825 $abc$8861$new_n1527_
.sym 3826 $abc$8861$new_n2046_
.sym 3829 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 3830 servant.cpu.cpu.alu.cmp_r
.sym 3831 servant.mdu_op[1]
.sym 3832 servant.mdu_op[2]
.sym 3835 servant.cpu.cpu.alu.cmp_r
.sym 3836 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 3837 servant.mdu_op[1]
.sym 3838 servant.mdu_op[2]
.sym 3841 $abc$8861$servant.cpu.cpu.alu.result_bool_new_
.sym 3842 $abc$8861$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$426_Y_new_
.sym 3843 servant.mdu_op[2]
.sym 3844 $abc$8861$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$429_Y_new_
.sym 3847 $abc$8861$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$438_Y_new_
.sym 3848 $abc$8861$new_n1461_
.sym 3849 $abc$8861$new_n1479_
.sym 3850 $abc$8861$new_n2036_
.sym 3851 servant.cpu.cpu.cnt_en
.sym 3852 i_clk$SB_IO_IN_$glb_clk
.sym 3854 servant.cpu.rf_rreq
.sym 3855 servant.cpu.wdata[1]
.sym 3856 servant.cpu.rf_wreq
.sym 3857 servant.cpu.cpu.alu.add_cy_r
.sym 3858 servant.cpu.rf_ram_if.wdata0_r
.sym 3859 $abc$8861$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 3860 servant.cpu.cpu.cnt_en
.sym 3861 $abc$8861$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 3863 adr[8]
.sym 3866 adr[6]
.sym 3868 servant.cpu.cpu.decode.opcode[1]
.sym 3869 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7385
.sym 3871 servant.mdu_op[1]
.sym 3873 dat[29]
.sym 3874 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7523
.sym 3875 servant.cpu.cpu.state.o_cnt[2]
.sym 3876 servant.mdu_op[1]
.sym 3877 $abc$8861$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$604_Y_new_
.sym 3880 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3909 $abc$8861$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$269_Y[2]
.sym 3910 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 3912 $abc$8861$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$269_Y[0]
.sym 3914 servant.cpu.waddr[0]
.sym 3918 $abc$8861$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$269_Y[3]
.sym 3919 $abc$8861$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$269_Y[4]
.sym 3923 servant.cpu.rf_rreq
.sym 3926 servant.cpu.cpu.alu.add_cy_r
.sym 3927 servant.cpu.rf_wreq
.sym 3930 $abc$8861$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 3934 servant.cpu.cpu.alu.add_cy_r
.sym 3936 $abc$8861$auto$alumacc.cc:474:replace_alu$1420.lcu.p[0]_new_
.sym 3938 servant.cpu.rdata0
.sym 3941 servant.cpu.waddr[0]
.sym 3942 servant.cpu.rf_rreq
.sym 3946 $abc$8861$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$269_Y[4]
.sym 3947 servant.cpu.rf_rreq
.sym 3953 $abc$8861$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$269_Y[0]
.sym 3954 servant.cpu.rf_rreq
.sym 3958 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 3959 servant.cpu.cpu.alu.add_cy_r
.sym 3960 $abc$8861$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 3961 servant.cpu.rdata0
.sym 3965 $abc$8861$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 3966 $abc$8861$auto$alumacc.cc:474:replace_alu$1420.lcu.p[0]_new_
.sym 3967 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 3970 servant.cpu.cpu.alu.add_cy_r
.sym 3971 servant.cpu.rdata0
.sym 3976 $abc$8861$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$269_Y[2]
.sym 3978 servant.cpu.rf_rreq
.sym 3983 $abc$8861$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$269_Y[3]
.sym 3985 servant.cpu.rf_rreq
.sym 3987 i_clk$SB_IO_IN_$glb_clk
.sym 3988 servant.cpu.rf_wreq
.sym 3989 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3990 servant.cpu.rf_ram_if.rreq_r
.sym 3991 servant.cpu.rdata[1]
.sym 3992 servant.cpu.cpu.state.o_cnt_r[1]
.sym 3993 $abc$8861$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$493_Y_new_
.sym 3994 servant.cpu.cpu.state.o_cnt_r[0]
.sym 3995 servant.cpu.rf_ram_if.rgnt
.sym 3996 servant.cpu.cpu.state.o_cnt_r[2]
.sym 4001 servant.cpu.raddr[0]
.sym 4002 servant.cpu.cpu.cnt_en
.sym 4005 servant.cpu.raddr[3]
.sym 4007 servant.cpu.rf_ram_if.rcnt[0]
.sym 4010 servant.cpu.rf_ram.regzero
.sym 4013 servant.cpu.rf_wreq
.sym 4022 servant.cpu.cpu.state.o_cnt_r[3]
.sym 4042 servant.cpu.raddr[0]
.sym 4043 servant.cpu.raddr[3]
.sym 4049 servant.cpu.raddr[2]
.sym 4052 servant.cpu.rf_ram_if.rcnt[0]
.sym 4053 servant.cpu.rf_ram_if.rtrig1
.sym 4054 $PACKER_VCC_NET
.sym 4056 servant.cpu.raddr[1]
.sym 4068 servant.cpu.rdata[1]
.sym 4074 $nextpnr_ICESTORM_LC_4$O
.sym 4076 servant.cpu.rf_ram_if.rcnt[0]
.sym 4080 $auto$alumacc.cc:474:replace_alu$1453.C[2]
.sym 4082 servant.cpu.raddr[0]
.sym 4086 $auto$alumacc.cc:474:replace_alu$1453.C[3]
.sym 4088 servant.cpu.raddr[1]
.sym 4090 $auto$alumacc.cc:474:replace_alu$1453.C[2]
.sym 4092 $auto$alumacc.cc:474:replace_alu$1453.C[4]
.sym 4095 servant.cpu.raddr[2]
.sym 4096 $auto$alumacc.cc:474:replace_alu$1453.C[3]
.sym 4100 servant.cpu.raddr[3]
.sym 4102 $auto$alumacc.cc:474:replace_alu$1453.C[4]
.sym 4105 $PACKER_VCC_NET
.sym 4107 servant.cpu.rf_ram_if.rcnt[0]
.sym 4112 servant.cpu.rdata[1]
.sym 4118 servant.cpu.raddr[0]
.sym 4119 servant.cpu.rf_ram_if.rcnt[0]
.sym 4121 servant.cpu.rf_ram_if.rtrig1
.sym 4122 i_clk$SB_IO_IN_$glb_clk
.sym 4141 servant.mdu_rs1[30]
.sym 4149 servant.cpu.rf_ram_if.rcnt[0]
.sym 4153 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$739_Y_new_
.sym 4165 servant.cpu.rf_ram.regzero
.sym 4211 $PACKER_VCC_NET
.sym 4233 $PACKER_VCC_NET
.sym 4237 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[0]
.sym 4238 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[1]
.sym 4239 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[2]
.sym 4240 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[3]
.sym 4241 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[4]
.sym 4242 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[5]
.sym 4243 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[6]
.sym 4244 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[7]
.sym 4259 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[22]
.sym 4279 servant.wb_ibus_adr[4]
.sym 4281 servant.wb_ibus_adr[5]
.sym 4283 servant.mdu_rs1[6]
.sym 4286 servant.mdu_rs1[7]
.sym 4287 servant.mdu_rs1[8]
.sym 4288 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 4290 servant.cpu.cpu.bufreg_en
.sym 4293 servant.mdu_rs1[5]
.sym 4300 servant.mdu_rs1[4]
.sym 4302 servant.wb_ibus_adr[8]
.sym 4313 servant.mdu_rs1[8]
.sym 4314 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 4315 servant.wb_ibus_adr[8]
.sym 4319 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 4320 servant.mdu_rs1[5]
.sym 4321 servant.wb_ibus_adr[5]
.sym 4324 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 4326 servant.wb_ibus_adr[4]
.sym 4327 servant.mdu_rs1[4]
.sym 4332 servant.mdu_rs1[4]
.sym 4339 servant.mdu_rs1[7]
.sym 4342 servant.mdu_rs1[5]
.sym 4350 servant.mdu_rs1[6]
.sym 4354 servant.mdu_rs1[8]
.sym 4358 servant.cpu.cpu.bufreg_en
.sym 4359 i_clk$SB_IO_IN_$glb_clk
.sym 4365 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[8]
.sym 4366 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[9]
.sym 4367 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[10]
.sym 4368 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[11]
.sym 4369 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[12]
.sym 4370 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[13]
.sym 4371 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[14]
.sym 4372 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[15]
.sym 4377 dat[7]
.sym 4378 $PACKER_VCC_NET
.sym 4379 servant.wb_ibus_adr[5]
.sym 4380 $PACKER_VCC_NET
.sym 4381 adr[6]
.sym 4382 adr[8]
.sym 4383 adr[7]
.sym 4385 adr[2]
.sym 4386 dat[4]
.sym 4387 adr[9]
.sym 4388 dat[0]
.sym 4398 $PACKER_VCC_NET
.sym 4405 servant.mdu_rs1[3]
.sym 4407 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 4410 $PACKER_VCC_NET
.sym 4411 dat[8]
.sym 4420 dat[3]
.sym 4424 adr[3]
.sym 4425 adr[2]
.sym 4426 dat[3]
.sym 4427 adr[9]
.sym 4428 dat[2]
.sym 4429 my_adr[11]
.sym 4430 dat[0]
.sym 4434 dat[6]
.sym 4436 servant.mdu_rs1[6]
.sym 4444 my_adr[3]
.sym 4448 my_adr[1]
.sym 4449 my_adr[2]
.sym 4462 my_adr[5]
.sym 4465 my_adr[8]
.sym 4469 my_adr[4]
.sym 4471 my_adr[6]
.sym 4472 my_adr[7]
.sym 4474 $nextpnr_ICESTORM_LC_16$O
.sym 4477 my_adr[1]
.sym 4480 $auto$alumacc.cc:474:replace_alu$1408.C[3]
.sym 4483 my_adr[2]
.sym 4486 $auto$alumacc.cc:474:replace_alu$1408.C[4]
.sym 4489 my_adr[3]
.sym 4490 $auto$alumacc.cc:474:replace_alu$1408.C[3]
.sym 4492 $auto$alumacc.cc:474:replace_alu$1408.C[5]
.sym 4494 my_adr[4]
.sym 4496 $auto$alumacc.cc:474:replace_alu$1408.C[4]
.sym 4498 $auto$alumacc.cc:474:replace_alu$1408.C[6]
.sym 4501 my_adr[5]
.sym 4502 $auto$alumacc.cc:474:replace_alu$1408.C[5]
.sym 4504 $auto$alumacc.cc:474:replace_alu$1408.C[7]
.sym 4506 my_adr[6]
.sym 4508 $auto$alumacc.cc:474:replace_alu$1408.C[6]
.sym 4510 $auto$alumacc.cc:474:replace_alu$1408.C[8]
.sym 4512 my_adr[7]
.sym 4514 $auto$alumacc.cc:474:replace_alu$1408.C[7]
.sym 4516 $auto$alumacc.cc:474:replace_alu$1408.C[9]
.sym 4519 my_adr[8]
.sym 4520 $auto$alumacc.cc:474:replace_alu$1408.C[8]
.sym 4521 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6163_$glb_ce
.sym 4522 wb_clk_$glb_clk
.sym 4523 $abc$8861$auto$rtlil.cc:1969:NotGate$8535_$glb_sr
.sym 4524 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[0]
.sym 4525 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[1]
.sym 4526 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[2]
.sym 4527 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[3]
.sym 4528 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[4]
.sym 4529 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[5]
.sym 4530 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[6]
.sym 4531 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[7]
.sym 4536 adr[5]
.sym 4537 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[14]
.sym 4538 clock_gen.pll.rst_reg[0]
.sym 4540 adr[4]
.sym 4541 dat[11]
.sym 4542 dat[12]
.sym 4543 servant.mdu_rs1[8]
.sym 4545 my_adr[2]
.sym 4546 adr[4]
.sym 4547 adr[7]
.sym 4548 my_adr[25]
.sym 4550 dat[14]
.sym 4551 my_adr[24]
.sym 4552 dat[1]
.sym 4553 my_adr[17]
.sym 4554 dat[14]
.sym 4555 adr[4]
.sym 4556 my_adr[9]
.sym 4557 dat[4]
.sym 4558 my_adr[10]
.sym 4559 adr[8]
.sym 4560 $auto$alumacc.cc:474:replace_alu$1408.C[9]
.sym 4565 my_adr[9]
.sym 4567 my_adr[11]
.sym 4570 my_adr[14]
.sym 4574 my_adr[10]
.sym 4585 my_adr[13]
.sym 4592 my_adr[12]
.sym 4595 my_adr[15]
.sym 4596 my_adr[16]
.sym 4597 $auto$alumacc.cc:474:replace_alu$1408.C[10]
.sym 4600 my_adr[9]
.sym 4601 $auto$alumacc.cc:474:replace_alu$1408.C[9]
.sym 4603 $auto$alumacc.cc:474:replace_alu$1408.C[11]
.sym 4605 my_adr[10]
.sym 4607 $auto$alumacc.cc:474:replace_alu$1408.C[10]
.sym 4609 $auto$alumacc.cc:474:replace_alu$1408.C[12]
.sym 4612 my_adr[11]
.sym 4613 $auto$alumacc.cc:474:replace_alu$1408.C[11]
.sym 4615 $auto$alumacc.cc:474:replace_alu$1408.C[13]
.sym 4617 my_adr[12]
.sym 4619 $auto$alumacc.cc:474:replace_alu$1408.C[12]
.sym 4621 $auto$alumacc.cc:474:replace_alu$1408.C[14]
.sym 4624 my_adr[13]
.sym 4625 $auto$alumacc.cc:474:replace_alu$1408.C[13]
.sym 4627 $auto$alumacc.cc:474:replace_alu$1408.C[15]
.sym 4630 my_adr[14]
.sym 4631 $auto$alumacc.cc:474:replace_alu$1408.C[14]
.sym 4633 $auto$alumacc.cc:474:replace_alu$1408.C[16]
.sym 4635 my_adr[15]
.sym 4637 $auto$alumacc.cc:474:replace_alu$1408.C[15]
.sym 4639 $auto$alumacc.cc:474:replace_alu$1408.C[17]
.sym 4641 my_adr[16]
.sym 4643 $auto$alumacc.cc:474:replace_alu$1408.C[16]
.sym 4644 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6163_$glb_ce
.sym 4645 wb_clk_$glb_clk
.sym 4646 $abc$8861$auto$rtlil.cc:1969:NotGate$8535_$glb_sr
.sym 4647 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[8]
.sym 4648 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[9]
.sym 4649 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[10]
.sym 4650 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[11]
.sym 4651 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[12]
.sym 4652 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[13]
.sym 4653 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[14]
.sym 4654 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[15]
.sym 4655 servant.cpu.rreg0[0]
.sym 4657 servant.cpu.cpu.state.misalign_trap_sync
.sym 4658 servant.cpu.rreg0[0]
.sym 4659 adr[6]
.sym 4660 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 4662 adr[8]
.sym 4666 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 4667 servant.cpu.rreg0[3]
.sym 4668 servant.wb_ibus_adr[8]
.sym 4671 servant.mdu_rs1[3]
.sym 4674 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 4678 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 4680 $PACKER_VCC_NET
.sym 4682 my_adr[16]
.sym 4683 $auto$alumacc.cc:474:replace_alu$1408.C[17]
.sym 4692 my_adr[21]
.sym 4694 my_adr[22]
.sym 4695 my_adr[23]
.sym 4698 my_adr[19]
.sym 4704 my_adr[17]
.sym 4705 my_adr[18]
.sym 4711 my_adr[24]
.sym 4715 my_adr[20]
.sym 4720 $auto$alumacc.cc:474:replace_alu$1408.C[18]
.sym 4723 my_adr[17]
.sym 4724 $auto$alumacc.cc:474:replace_alu$1408.C[17]
.sym 4726 $auto$alumacc.cc:474:replace_alu$1408.C[19]
.sym 4729 my_adr[18]
.sym 4730 $auto$alumacc.cc:474:replace_alu$1408.C[18]
.sym 4732 $auto$alumacc.cc:474:replace_alu$1408.C[20]
.sym 4734 my_adr[19]
.sym 4736 $auto$alumacc.cc:474:replace_alu$1408.C[19]
.sym 4738 $auto$alumacc.cc:474:replace_alu$1408.C[21]
.sym 4740 my_adr[20]
.sym 4742 $auto$alumacc.cc:474:replace_alu$1408.C[20]
.sym 4744 $auto$alumacc.cc:474:replace_alu$1408.C[22]
.sym 4747 my_adr[21]
.sym 4748 $auto$alumacc.cc:474:replace_alu$1408.C[21]
.sym 4750 $auto$alumacc.cc:474:replace_alu$1408.C[23]
.sym 4752 my_adr[22]
.sym 4754 $auto$alumacc.cc:474:replace_alu$1408.C[22]
.sym 4756 $auto$alumacc.cc:474:replace_alu$1408.C[24]
.sym 4758 my_adr[23]
.sym 4760 $auto$alumacc.cc:474:replace_alu$1408.C[23]
.sym 4762 $auto$alumacc.cc:474:replace_alu$1408.C[25]
.sym 4765 my_adr[24]
.sym 4766 $auto$alumacc.cc:474:replace_alu$1408.C[24]
.sym 4767 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6163_$glb_ce
.sym 4768 wb_clk_$glb_clk
.sym 4769 $abc$8861$auto$rtlil.cc:1969:NotGate$8535_$glb_sr
.sym 4770 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[0]
.sym 4771 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[1]
.sym 4772 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[2]
.sym 4773 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[3]
.sym 4774 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[4]
.sym 4775 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[5]
.sym 4776 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[6]
.sym 4777 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[7]
.sym 4779 adr[9]
.sym 4783 my_adr[10]
.sym 4784 adr[4]
.sym 4785 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[11]
.sym 4786 adr[5]
.sym 4787 my_adr[2]
.sym 4788 adr[4]
.sym 4789 my_adr[9]
.sym 4790 adr[7]
.sym 4791 dat[11]
.sym 4792 my_adr[6]
.sym 4794 my_adr[29]
.sym 4795 my_adr[19]
.sym 4797 my_adr[20]
.sym 4798 my_adr[31]
.sym 4799 my_adr[21]
.sym 4800 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 4801 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7397
.sym 4803 dat[8]
.sym 4804 dat[9]
.sym 4805 dat[8]
.sym 4806 $auto$alumacc.cc:474:replace_alu$1408.C[25]
.sym 4812 my_adr[26]
.sym 4815 my_adr[29]
.sym 4816 my_adr[30]
.sym 4822 my_adr[28]
.sym 4827 my_adr[25]
.sym 4828 my_adr[9]
.sym 4829 my_adr[27]
.sym 4841 my_adr[31]
.sym 4843 $auto$alumacc.cc:474:replace_alu$1408.C[26]
.sym 4846 my_adr[25]
.sym 4847 $auto$alumacc.cc:474:replace_alu$1408.C[25]
.sym 4849 $auto$alumacc.cc:474:replace_alu$1408.C[27]
.sym 4852 my_adr[26]
.sym 4853 $auto$alumacc.cc:474:replace_alu$1408.C[26]
.sym 4855 $auto$alumacc.cc:474:replace_alu$1408.C[28]
.sym 4858 my_adr[27]
.sym 4859 $auto$alumacc.cc:474:replace_alu$1408.C[27]
.sym 4861 $auto$alumacc.cc:474:replace_alu$1408.C[29]
.sym 4863 my_adr[28]
.sym 4865 $auto$alumacc.cc:474:replace_alu$1408.C[28]
.sym 4867 $auto$alumacc.cc:474:replace_alu$1408.C[30]
.sym 4870 my_adr[29]
.sym 4871 $auto$alumacc.cc:474:replace_alu$1408.C[29]
.sym 4873 $auto$alumacc.cc:474:replace_alu$1408.C[31]
.sym 4876 my_adr[30]
.sym 4877 $auto$alumacc.cc:474:replace_alu$1408.C[30]
.sym 4881 my_adr[31]
.sym 4883 $auto$alumacc.cc:474:replace_alu$1408.C[31]
.sym 4886 my_adr[9]
.sym 4890 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6163_$glb_ce
.sym 4891 wb_clk_$glb_clk
.sym 4892 $abc$8861$auto$rtlil.cc:1969:NotGate$8535_$glb_sr
.sym 4893 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[8]
.sym 4894 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[9]
.sym 4895 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[10]
.sym 4896 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[11]
.sym 4897 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[12]
.sym 4898 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[13]
.sym 4899 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[14]
.sym 4900 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[15]
.sym 4906 adr[6]
.sym 4907 my_adr[22]
.sym 4908 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[3]
.sym 4909 my_adr[23]
.sym 4911 dat[5]
.sym 4912 adr[2]
.sym 4913 dat[1]
.sym 4914 my_adr[18]
.sym 4915 dat[0]
.sym 4916 adr[7]
.sym 4917 dat[3]
.sym 4918 adr[3]
.sym 4919 dat[2]
.sym 4920 $abc$8861$auto$dff2dffe.cc:175:make_patterns_logic$6202
.sym 4924 adr[3]
.sym 4926 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[8]
.sym 4928 adr[2]
.sym 4935 my_adr[26]
.sym 4936 $abc$8861$auto$dff2dffe.cc:175:make_patterns_logic$6202
.sym 4940 my_adr[20]
.sym 4942 my_adr[17]
.sym 4943 $add$src/servant_1.2.1/service/service.v:157$113_Y[2]
.sym 4944 my_adr[18]
.sym 4952 my_adr[16]
.sym 4955 my_adr[19]
.sym 4959 my_adr[21]
.sym 4967 my_adr[20]
.sym 4976 $add$src/servant_1.2.1/service/service.v:157$113_Y[2]
.sym 4982 my_adr[18]
.sym 4985 my_adr[17]
.sym 4991 my_adr[21]
.sym 5000 my_adr[16]
.sym 5006 my_adr[19]
.sym 5011 my_adr[26]
.sym 5013 $abc$8861$auto$dff2dffe.cc:175:make_patterns_logic$6202
.sym 5014 wb_clk_$glb_clk
.sym 5015 $abc$8861$auto$rtlil.cc:1969:NotGate$8535_$glb_sr
.sym 5027 servant.cpu.cpu.state.init_done
.sym 5030 dat[12]
.sym 5031 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[11]
.sym 5035 adr[4]
.sym 5036 adr[5]
.sym 5038 dat[11]
.sym 5040 adr[8]
.sym 5041 dat[14]
.sym 5042 my_adr[28]
.sym 5045 my_adr[25]
.sym 5046 dat[14]
.sym 5047 adr[8]
.sym 5048 adr[4]
.sym 5051 my_adr[24]
.sym 5057 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 5058 servant.wb_ibus_adr[19]
.sym 5060 my_adr[24]
.sym 5061 my_adr[27]
.sym 5064 servant.wb_ibus_adr[20]
.sym 5065 my_adr[25]
.sym 5066 recieve
.sym 5068 servant.mdu_rs1[19]
.sym 5072 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 5080 my_adr[1]
.sym 5084 servant.mdu_rs1[20]
.sym 5090 my_adr[27]
.sym 5098 servant.wb_ibus_adr[20]
.sym 5102 servant.mdu_rs1[19]
.sym 5103 servant.wb_ibus_adr[19]
.sym 5104 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 5109 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 5110 servant.wb_ibus_adr[20]
.sym 5111 servant.mdu_rs1[20]
.sym 5115 servant.wb_ibus_adr[19]
.sym 5122 my_adr[24]
.sym 5127 my_adr[25]
.sym 5133 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 5134 my_adr[1]
.sym 5135 recieve
.sym 5136 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7583_$glb_ce
.sym 5137 i_clk$SB_IO_IN_$glb_clk
.sym 5138 wb_rst_$glb_sr
.sym 5151 $abc$8861$wb_mem_adr[31]_new_
.sym 5152 servant.wb_ibus_adr[0]
.sym 5155 my_adr[30]
.sym 5157 $abc$8861$wb_mem_adr[19]_new_
.sym 5159 $abc$8861$wb_mem_adr[20]_new_
.sym 5161 servant.wb_ibus_adr[18]
.sym 5162 $add$src/servant_1.2.1/service/service.v:157$113_Y[23]
.sym 5163 servant.cpu.cpu.state.init_done
.sym 5164 dat[16]
.sym 5167 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[0]
.sym 5168 servant.wb_ibus_adr[18]
.sym 5169 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 5171 $abc$8861$ram.we[3]_new_
.sym 5172 $PACKER_VCC_NET
.sym 5173 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 5174 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 5183 servant.wb_ibus_adr[25]
.sym 5184 servant.wb_ibus_adr[21]
.sym 5185 servant.wb_ibus_adr[23]
.sym 5186 servant.wb_ibus_adr[22]
.sym 5187 servant.mdu_rs1[22]
.sym 5193 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 5201 servant.mdu_rs1[29]
.sym 5205 servant.mdu_rs1[30]
.sym 5206 servant.wb_ibus_adr[24]
.sym 5207 servant.wb_ibus_adr[29]
.sym 5208 servant.wb_ibus_adr[30]
.sym 5213 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 5214 servant.mdu_rs1[22]
.sym 5215 servant.wb_ibus_adr[22]
.sym 5220 servant.mdu_rs1[30]
.sym 5221 servant.wb_ibus_adr[30]
.sym 5222 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 5228 servant.wb_ibus_adr[25]
.sym 5231 servant.mdu_rs1[29]
.sym 5232 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 5234 servant.wb_ibus_adr[29]
.sym 5239 servant.wb_ibus_adr[22]
.sym 5245 servant.wb_ibus_adr[24]
.sym 5250 servant.wb_ibus_adr[23]
.sym 5256 servant.wb_ibus_adr[21]
.sym 5259 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7583_$glb_ce
.sym 5260 i_clk$SB_IO_IN_$glb_clk
.sym 5261 wb_rst_$glb_sr
.sym 5262 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[0]
.sym 5263 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[1]
.sym 5264 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[2]
.sym 5265 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[3]
.sym 5266 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[4]
.sym 5267 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[5]
.sym 5268 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[6]
.sym 5269 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[7]
.sym 5273 $abc$8861$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$493_Y_new_
.sym 5275 servant.wb_ibus_adr[13]
.sym 5280 adr[5]
.sym 5281 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 5282 servant.mdu_rs1[30]
.sym 5288 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7397
.sym 5291 servant.cpu.cpu.state.init_done
.sym 5292 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 5293 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7328
.sym 5294 servant.wb_ibus_adr[30]
.sym 5295 servant.wb_ibus_ack
.sym 5296 servant.mdu_op[0]
.sym 5305 servant.wb_ibus_adr[27]
.sym 5307 servant.wb_ibus_adr[26]
.sym 5310 servant.mdu_rs1[25]
.sym 5313 servant.mdu_rs1[27]
.sym 5314 servant.mdu_rs1[28]
.sym 5317 servant.mdu_rs1[26]
.sym 5318 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 5326 servant.wb_ibus_adr[28]
.sym 5330 servant.wb_ibus_adr[25]
.sym 5333 servant.wb_ibus_adr[29]
.sym 5336 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 5338 servant.wb_ibus_adr[27]
.sym 5339 servant.mdu_rs1[27]
.sym 5343 servant.wb_ibus_adr[25]
.sym 5344 servant.mdu_rs1[25]
.sym 5345 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 5349 servant.wb_ibus_adr[28]
.sym 5355 servant.wb_ibus_adr[26]
.sym 5362 servant.wb_ibus_adr[27]
.sym 5366 servant.mdu_rs1[26]
.sym 5367 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 5369 servant.wb_ibus_adr[26]
.sym 5372 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 5373 servant.wb_ibus_adr[28]
.sym 5374 servant.mdu_rs1[28]
.sym 5380 servant.wb_ibus_adr[29]
.sym 5382 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7583_$glb_ce
.sym 5383 i_clk$SB_IO_IN_$glb_clk
.sym 5384 wb_rst_$glb_sr
.sym 5385 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[8]
.sym 5386 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[9]
.sym 5387 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[10]
.sym 5388 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[11]
.sym 5389 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[12]
.sym 5390 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[13]
.sym 5391 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[14]
.sym 5392 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[15]
.sym 5393 $abc$8861$techmap$techmap1664\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 5397 $abc$8861$wb_mem_adr[27]_new_
.sym 5398 adr[6]
.sym 5399 $abc$8861$wb_mem_adr[26]_new_
.sym 5400 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[3]
.sym 5401 $abc$8861$wb_mem_adr[25]_new_
.sym 5402 servant.wb_timer_rdt[1]
.sym 5404 adr[2]
.sym 5407 wb_mem_rdt[13]
.sym 5408 wb_mem_rdt[14]
.sym 5409 dat[17]
.sym 5410 dat[19]
.sym 5411 servant.cpu.cpu.state.misalign_trap_sync
.sym 5412 adr[3]
.sym 5413 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 5414 $PACKER_VCC_NET
.sym 5415 $abc$8861$ram.o_wb_rdt[19]_new_inv_
.sym 5416 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7397
.sym 5417 adr[3]
.sym 5418 servant.mdu_rs1[1]
.sym 5419 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 5420 adr[2]
.sym 5429 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$733_Y
.sym 5430 servant.mdu_rs1[31]
.sym 5431 servant.cpu.cpu.branch_op
.sym 5433 servant.cpu.cpu.decode.opcode[2]
.sym 5435 $abc$8861$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$705_Y_new_inv_
.sym 5436 $abc$8861$ram.we[2]_new_
.sym 5438 servant.mdu_rs1[0]
.sym 5439 servant.mdu_op[1]
.sym 5441 servant.wb_ibus_adr[31]
.sym 5442 servant.mdu_rs1[1]
.sym 5443 $abc$8861$ram.we[3]_new_
.sym 5444 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 5445 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 5452 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 5453 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7328
.sym 5456 servant.mdu_op[0]
.sym 5457 $abc$8861$new_n1886_
.sym 5459 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 5465 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 5466 servant.wb_ibus_adr[31]
.sym 5468 servant.mdu_rs1[31]
.sym 5472 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$733_Y
.sym 5477 servant.mdu_op[0]
.sym 5478 servant.mdu_op[1]
.sym 5479 servant.mdu_rs1[0]
.sym 5480 servant.mdu_rs1[1]
.sym 5484 $abc$8861$ram.we[3]_new_
.sym 5486 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 5489 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$733_Y
.sym 5490 servant.mdu_rs1[1]
.sym 5492 $abc$8861$new_n1886_
.sym 5496 $abc$8861$ram.we[2]_new_
.sym 5498 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 5501 servant.cpu.cpu.decode.opcode[2]
.sym 5502 $abc$8861$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$705_Y_new_inv_
.sym 5503 servant.cpu.cpu.branch_op
.sym 5504 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 5505 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7328
.sym 5506 i_clk$SB_IO_IN_$glb_clk
.sym 5507 wb_rst_$glb_sr
.sym 5508 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[0]
.sym 5509 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[1]
.sym 5510 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[2]
.sym 5511 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[3]
.sym 5512 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[4]
.sym 5513 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[5]
.sym 5514 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[6]
.sym 5515 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[7]
.sym 5517 $abc$8861$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$700_Y_new_inv_
.sym 5518 $abc$8861$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$700_Y_new_inv_
.sym 5520 servant.cpu.cpu.bufreg_en
.sym 5521 $abc$8861$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$705_Y_new_inv_
.sym 5522 servant.cpu.cpu.state.misalign_trap_sync
.sym 5523 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[11]
.sym 5524 $abc$8861$ram.we[2]_new_
.sym 5526 servant.mdu_rs1[0]
.sym 5527 adr[4]
.sym 5528 $abc$8861$wb_mem_sel[3]_new_inv_
.sym 5529 servant.cpu.cpu.bufreg_sh_signed
.sym 5530 adr[5]
.sym 5531 adr[7]
.sym 5532 servant.cpu.cpu.bufreg.c_r
.sym 5533 adr[4]
.sym 5535 adr[8]
.sym 5536 servant.cpu.cpu.cnt_en
.sym 5537 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 5540 adr[8]
.sym 5549 $abc$8861$servant.cpu.cpu.immdec.signbit_new_
.sym 5551 servant.cpu.cpu.jump
.sym 5553 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 5554 servant.cpu.cpu.cnt_en
.sym 5555 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 5556 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 5557 $abc$8861$new_n1657_
.sym 5558 servant.wb_ibus_adr[0]
.sym 5559 servant.cpu.cpu.rs2_addr[0]
.sym 5561 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 5562 $abc$8861$new_n1658_
.sym 5563 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 5564 servant.cpu.cpu.branch_op
.sym 5565 servant.wb_ibus_ack
.sym 5566 $abc$8861$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 5567 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 5569 servant.wb_ibus_adr[30]
.sym 5570 $abc$8861$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 5572 servant.wb_ibus_adr[31]
.sym 5573 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5579 servant.cpu.cpu.state.o_cnt_r[2]
.sym 5582 servant.cpu.cpu.jump
.sym 5583 $abc$8861$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 5584 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 5585 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 5588 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 5589 servant.wb_ibus_ack
.sym 5590 servant.cpu.cpu.cnt_en
.sym 5594 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 5595 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 5603 servant.wb_ibus_adr[30]
.sym 5609 servant.wb_ibus_adr[31]
.sym 5612 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5613 servant.wb_ibus_adr[0]
.sym 5614 servant.cpu.cpu.state.o_cnt_r[2]
.sym 5615 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 5618 $abc$8861$servant.cpu.cpu.immdec.signbit_new_
.sym 5620 servant.cpu.cpu.branch_op
.sym 5621 servant.cpu.cpu.rs2_addr[0]
.sym 5624 $abc$8861$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 5625 $abc$8861$new_n1658_
.sym 5626 $abc$8861$new_n1657_
.sym 5627 servant.cpu.cpu.jump
.sym 5628 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7583_$glb_ce
.sym 5629 i_clk$SB_IO_IN_$glb_clk
.sym 5630 wb_rst_$glb_sr
.sym 5631 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[8]
.sym 5632 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[9]
.sym 5633 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[10]
.sym 5634 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[11]
.sym 5635 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[12]
.sym 5636 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[13]
.sym 5637 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[14]
.sym 5638 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[15]
.sym 5640 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[22]
.sym 5644 dat[20]
.sym 5645 dat[19]
.sym 5646 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[3]
.sym 5647 dat[24]
.sym 5648 servant.mdu_op[1]
.sym 5649 dat[21]
.sym 5650 adr[6]
.sym 5651 servant.cpu.cpu.decode.opcode[0]
.sym 5652 servant.cpu.cpu.branch_op
.sym 5653 $abc$8861$servant.cpu.cpu.immdec.signbit_new_
.sym 5654 servant.cpu.cpu.decode.opcode[2]
.sym 5655 servant.cpu.cpu.ebreak
.sym 5657 dat[31]
.sym 5659 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 5660 $PACKER_VCC_NET
.sym 5661 dat[16]
.sym 5663 servant.wb_ibus_ack
.sym 5664 $PACKER_VCC_NET
.sym 5665 $abc$8861$new_n1512_
.sym 5666 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 5674 servant.wb_ibus_ack
.sym 5675 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 5676 wb_mem_rdt[14]
.sym 5677 wb_mem_rdt[12]
.sym 5678 $abc$8861$ram.o_wb_rdt[16]_new_inv_
.sym 5679 wb_mem_rdt[13]
.sym 5683 $abc$8861$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$486_Y_new_
.sym 5686 $abc$8861$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$506_Y_new_inv_
.sym 5687 $abc$8861$ram.o_wb_rdt[19]_new_inv_
.sym 5688 $abc$8861$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$493_Y_new_
.sym 5689 servant.wb_ibus_ack
.sym 5691 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 5692 servant.cpu.cpu.bufreg.c_r
.sym 5693 $abc$8861$auto$alumacc.cc:474:replace_alu$1432.AA[0]_new_
.sym 5694 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 5696 servant.cpu.cpu.bufreg_en
.sym 5697 $abc$8861$ram.o_wb_rdt[17]_new_inv_
.sym 5699 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7397
.sym 5701 servant.cpu.rreg0[2]
.sym 5702 servant.cpu.rreg0[3]
.sym 5703 servant.cpu.rreg0[0]
.sym 5706 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 5707 $abc$8861$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$493_Y_new_
.sym 5708 servant.cpu.cpu.bufreg_en
.sym 5711 $abc$8861$auto$alumacc.cc:474:replace_alu$1432.AA[0]_new_
.sym 5712 $abc$8861$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$486_Y_new_
.sym 5713 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 5714 servant.cpu.cpu.bufreg.c_r
.sym 5717 servant.cpu.rreg0[2]
.sym 5718 servant.wb_ibus_ack
.sym 5719 $abc$8861$ram.o_wb_rdt[16]_new_inv_
.sym 5724 wb_mem_rdt[14]
.sym 5725 servant.wb_ibus_ack
.sym 5726 servant.cpu.rreg0[0]
.sym 5729 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 5730 servant.wb_ibus_ack
.sym 5732 wb_mem_rdt[12]
.sym 5735 servant.cpu.rreg0[3]
.sym 5737 servant.wb_ibus_ack
.sym 5738 $abc$8861$ram.o_wb_rdt[17]_new_inv_
.sym 5742 wb_mem_rdt[13]
.sym 5743 servant.wb_ibus_ack
.sym 5744 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 5747 $abc$8861$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$506_Y_new_inv_
.sym 5749 servant.wb_ibus_ack
.sym 5750 $abc$8861$ram.o_wb_rdt[19]_new_inv_
.sym 5751 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7397
.sym 5752 i_clk$SB_IO_IN_$glb_clk
.sym 5754 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[0]
.sym 5755 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[1]
.sym 5756 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[2]
.sym 5757 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[3]
.sym 5758 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[4]
.sym 5759 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[5]
.sym 5760 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[6]
.sym 5761 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[7]
.sym 5766 servant.cpu.cpu.cnt_done
.sym 5767 dat[20]
.sym 5768 $abc$8861$new_n1435_
.sym 5769 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 5770 $abc$8861$new_n1512_
.sym 5772 $abc$8861$new_n1429_
.sym 5773 dat[19]
.sym 5774 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 5775 servant.cpu.cpu.rs2_addr[0]
.sym 5778 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5779 $abc$8861$auto$alumacc.cc:474:replace_alu$1432.AA[0]_new_
.sym 5781 servant.mdu_op[0]
.sym 5782 $PACKER_VCC_NET
.sym 5783 servant.mdu_op[2]
.sym 5784 $abc$8861$new_n1466_
.sym 5785 servant.cpu.cpu.state.o_cnt_r[2]
.sym 5786 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 5787 servant.wb_ibus_ack
.sym 5788 $abc$8861$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 5789 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5795 servant.wb_dbus_we
.sym 5796 $abc$8861$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 5797 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 5798 servant.cpu.cpu.bufreg_en
.sym 5800 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$287_Y_new_inv_
.sym 5801 $abc$8861$auto$alumacc.cc:474:replace_alu$1432.AA[0]_new_
.sym 5802 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$289_Y_new_
.sym 5803 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 5804 servant.cpu.cpu.mem_bytecnt[0]
.sym 5805 servant.cpu.cpu.mem_bytecnt[1]
.sym 5806 $abc$8861$new_n1476_
.sym 5808 servant.cpu.cpu.decode.opcode[1]
.sym 5809 servant.cpu.cpu.state.o_cnt[2]
.sym 5811 $abc$8861$new_n2039_
.sym 5812 servant.cpu.cpu.branch_op
.sym 5813 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 5814 servant.cpu.cpu.decode.opcode[2]
.sym 5815 servant.cpu.cpu.ebreak
.sym 5818 $abc$8861$servant.cpu.cpu.ctrl.offset_a_new_
.sym 5819 servant.cpu.cpu.bufreg.c_r
.sym 5820 servant.wb_ibus_adr[0]
.sym 5821 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 5822 $abc$8861$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$486_Y_new_
.sym 5824 $abc$8861$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 5825 servant.cpu.cpu.decode.opcode[0]
.sym 5828 $abc$8861$auto$alumacc.cc:474:replace_alu$1432.AA[0]_new_
.sym 5829 servant.cpu.cpu.bufreg_en
.sym 5830 $abc$8861$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$486_Y_new_
.sym 5831 servant.cpu.cpu.bufreg.c_r
.sym 5834 servant.cpu.cpu.decode.opcode[0]
.sym 5835 $abc$8861$new_n1476_
.sym 5836 servant.cpu.cpu.decode.opcode[2]
.sym 5837 servant.cpu.cpu.decode.opcode[1]
.sym 5840 $abc$8861$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 5841 $abc$8861$servant.cpu.cpu.ctrl.offset_a_new_
.sym 5842 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 5843 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 5846 servant.cpu.cpu.decode.opcode[2]
.sym 5847 servant.wb_dbus_we
.sym 5848 servant.cpu.cpu.branch_op
.sym 5849 servant.cpu.cpu.ebreak
.sym 5853 servant.cpu.cpu.mem_bytecnt[1]
.sym 5854 servant.cpu.cpu.mem_bytecnt[0]
.sym 5855 servant.cpu.cpu.state.o_cnt[2]
.sym 5858 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$287_Y_new_inv_
.sym 5859 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 5860 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$289_Y_new_
.sym 5861 $abc$8861$new_n2039_
.sym 5865 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 5867 $abc$8861$servant.cpu.cpu.ctrl.offset_a_new_
.sym 5871 servant.wb_ibus_adr[0]
.sym 5872 $abc$8861$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 5875 i_clk$SB_IO_IN_$glb_clk
.sym 5877 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[8]
.sym 5878 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[9]
.sym 5879 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[10]
.sym 5880 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[11]
.sym 5881 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[12]
.sym 5882 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[13]
.sym 5883 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[14]
.sym 5884 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[15]
.sym 5885 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5886 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[5]
.sym 5889 dat[22]
.sym 5890 servant.cpu.cpu.csr.mstatus_mpie
.sym 5891 dat[26]
.sym 5892 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7553
.sym 5894 adr[6]
.sym 5896 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[0]
.sym 5897 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 5898 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$289_Y_new_
.sym 5899 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 5902 servant.cpu.waddr[3]
.sym 5903 dat[19]
.sym 5904 servant.cpu.waddr[9]
.sym 5905 servant.cpu.cpu.state.o_cnt_r[2]
.sym 5908 servant.cpu.waddr[0]
.sym 5910 $abc$8861$new_n1465_
.sym 5911 servant.cpu.cpu.state.o_cnt_r[0]
.sym 5912 adr[3]
.sym 5918 servant.cpu.cpu.state.o_cnt_r[0]
.sym 5920 $abc$8861$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:223$659_Y_new_inv_
.sym 5921 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5923 $abc$8861$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 5924 servant.mdu_op[1]
.sym 5925 servant.cpu.cpu.decode.opcode[1]
.sym 5926 $abc$8861$new_n2045_
.sym 5927 servant.cpu.cpu.decode.opcode[2]
.sym 5928 servant.cpu.cpu.branch_op
.sym 5929 servant.cpu.cpu.decode.opcode[0]
.sym 5930 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5931 servant.wb_dbus_we
.sym 5932 servant.mdu_op[1]
.sym 5933 servant.cpu.cpu.decode.opcode[1]
.sym 5934 $abc$8861$new_n1465_
.sym 5936 servant.cpu.rdata0
.sym 5937 servant.cpu.rdata0
.sym 5941 servant.mdu_op[0]
.sym 5943 servant.mdu_op[2]
.sym 5944 $abc$8861$new_n1466_
.sym 5945 $abc$8861$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 5948 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 5951 servant.mdu_op[2]
.sym 5952 servant.mdu_op[0]
.sym 5953 servant.cpu.rdata0
.sym 5954 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5957 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5958 servant.cpu.rdata0
.sym 5959 servant.mdu_op[0]
.sym 5960 servant.mdu_op[1]
.sym 5963 servant.cpu.cpu.decode.opcode[2]
.sym 5964 servant.cpu.cpu.decode.opcode[1]
.sym 5965 servant.cpu.cpu.decode.opcode[0]
.sym 5969 $abc$8861$new_n1466_
.sym 5970 servant.wb_dbus_we
.sym 5971 $abc$8861$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 5972 $abc$8861$new_n1465_
.sym 5975 servant.cpu.cpu.state.o_cnt_r[0]
.sym 5976 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5981 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 5982 $abc$8861$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:223$659_Y_new_inv_
.sym 5984 servant.mdu_op[2]
.sym 5987 servant.cpu.cpu.decode.opcode[0]
.sym 5988 servant.cpu.rdata0
.sym 5989 servant.cpu.cpu.decode.opcode[1]
.sym 5990 servant.cpu.cpu.branch_op
.sym 5993 $abc$8861$new_n2045_
.sym 5994 $abc$8861$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 5995 servant.mdu_op[1]
.sym 5996 servant.mdu_op[2]
.sym 6003 servant.cpu.rf_ram.rdata[0]
.sym 6008 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7568
.sym 6012 dat[29]
.sym 6013 servant.cpu.cpu.decode.opcode[2]
.sym 6015 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[11]
.sym 6016 adr[7]
.sym 6017 adr[5]
.sym 6018 dat[27]
.sym 6019 servant.wb_dbus_we
.sym 6020 adr[3]
.sym 6021 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 6023 $abc$8861$ram.o_wb_rdt[17]_new_inv_
.sym 6026 adr[4]
.sym 6028 servant.cpu.cpu.cnt_en
.sym 6041 servant.cpu.cpu.state.o_cnt_r[3]
.sym 6042 servant.cpu.cpu.state.stage_two_req
.sym 6043 servant.cpu.rf_ram.regzero
.sym 6044 $abc$8861$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 6045 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 6046 servant.cpu.cpu.state.o_cnt_r[0]
.sym 6047 servant.cpu.cpu.cnt_en
.sym 6048 servant.cpu.cpu.state.o_cnt_r[2]
.sym 6049 $abc$8861$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$614_Y_new_inv_
.sym 6050 servant.cpu.cpu.branch_op
.sym 6051 servant.cpu.rf_ram_if.wcnt[0]
.sym 6052 servant.cpu.cpu.state.o_cnt_r[1]
.sym 6054 servant.cpu.rf_ram_if.rtrig1
.sym 6055 servant.cpu.cpu.cnt_en
.sym 6056 $abc$8861$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 6057 servant.wb_ibus_ack
.sym 6058 servant.cpu.cpu.state.misalign_trap_sync
.sym 6060 servant.cpu.rf_ram.rdata[0]
.sym 6063 $abc$8861$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$700_Y_new_inv_
.sym 6064 servant.cpu.wdata0
.sym 6066 servant.cpu.cpu.state.misalign_trap_sync
.sym 6071 servant.cpu.rf_ram_if.rdata1
.sym 6072 servant.cpu.cpu.state.init_done
.sym 6074 servant.cpu.cpu.state.misalign_trap_sync
.sym 6075 servant.cpu.cpu.state.stage_two_req
.sym 6076 servant.wb_ibus_ack
.sym 6080 servant.cpu.rf_ram_if.wcnt[0]
.sym 6082 servant.cpu.wdata0
.sym 6083 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 6086 servant.cpu.cpu.state.init_done
.sym 6087 servant.cpu.cpu.cnt_en
.sym 6088 $abc$8861$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$700_Y_new_inv_
.sym 6089 servant.cpu.cpu.state.misalign_trap_sync
.sym 6093 servant.cpu.cpu.cnt_en
.sym 6094 $abc$8861$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 6095 $abc$8861$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 6101 servant.cpu.wdata0
.sym 6104 servant.cpu.rf_ram.rdata[0]
.sym 6105 servant.cpu.rf_ram_if.rtrig1
.sym 6106 servant.cpu.rf_ram_if.rdata1
.sym 6107 servant.cpu.rf_ram.regzero
.sym 6110 servant.cpu.cpu.state.o_cnt_r[1]
.sym 6111 servant.cpu.cpu.state.o_cnt_r[0]
.sym 6112 servant.cpu.cpu.state.o_cnt_r[3]
.sym 6113 servant.cpu.cpu.state.o_cnt_r[2]
.sym 6116 $abc$8861$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$614_Y_new_inv_
.sym 6117 servant.cpu.cpu.branch_op
.sym 6121 i_clk$SB_IO_IN_$glb_clk
.sym 6126 servant.cpu.rf_ram.rdata[1]
.sym 6136 servant.cpu.waddr[4]
.sym 6138 servant.cpu.raddr[2]
.sym 6139 servant.cpu.rf_ram.regzero
.sym 6140 servant.cpu.cpu.rs2_addr[4]
.sym 6141 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 6143 servant.cpu.waddr[1]
.sym 6145 $abc$8861$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$614_Y_new_inv_
.sym 6146 servant.cpu.waddr[5]
.sym 6154 $abc$8861$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 6155 servant.cpu.cpu.state.o_cnt_r[3]
.sym 6156 servant.cpu.cpu.cnt_en
.sym 6164 servant.cpu.rf_rreq
.sym 6166 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$739_Y_new_
.sym 6169 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 6170 servant.cpu.cpu.cnt_en
.sym 6173 servant.cpu.rf_ram_if.rreq_r
.sym 6174 servant.cpu.rf_wreq
.sym 6175 servant.cpu.cpu.state.o_cnt_r[1]
.sym 6185 servant.cpu.rf_ram.regzero
.sym 6191 servant.cpu.rf_ram.rdata[1]
.sym 6193 servant.cpu.cpu.state.o_cnt_r[0]
.sym 6194 servant.cpu.rf_ram_if.rgnt
.sym 6195 servant.cpu.cpu.state.o_cnt_r[2]
.sym 6197 servant.cpu.cpu.state.o_cnt_r[2]
.sym 6204 servant.cpu.rf_rreq
.sym 6211 servant.cpu.rf_ram.rdata[1]
.sym 6212 servant.cpu.rf_ram.regzero
.sym 6216 servant.cpu.cpu.state.o_cnt_r[0]
.sym 6221 servant.cpu.cpu.state.o_cnt_r[1]
.sym 6222 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 6223 servant.cpu.cpu.state.o_cnt_r[0]
.sym 6227 servant.cpu.rf_wreq
.sym 6228 servant.cpu.cpu.cnt_en
.sym 6229 servant.cpu.rf_ram_if.rgnt
.sym 6230 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$739_Y_new_
.sym 6235 servant.cpu.rf_ram_if.rreq_r
.sym 6240 servant.cpu.cpu.state.o_cnt_r[1]
.sym 6244 i_clk$SB_IO_IN_$glb_clk
.sym 6245 wb_rst_$glb_sr
.sym 6254 servant.cpu.cpu.state.o_cnt_r[3]
.sym 6256 servant.cpu.rdata0
.sym 6257 $abc$8861$auto$rtlil.cc:1969:NotGate$8765
.sym 6258 servant.cpu.rf_ram_if.wcnt[0]
.sym 6260 servant.cpu.rdata[1]
.sym 6262 servant.cpu.raddr[1]
.sym 6264 servant.cpu.rf_ram_if.rtrig1
.sym 6266 servant.cpu.raddr[0]
.sym 6268 servant.cpu.raddr[3]
.sym 6273 servant.cpu.raddr[2]
.sym 6275 servant.cpu.raddr[4]
.sym 6277 servant.cpu.cpu.state.o_cnt_r[2]
.sym 6346 servant.wb_ibus_adr[6]
.sym 6347 servant.wb_ibus_adr[5]
.sym 6348 $abc$8861$techmap$techmap1658\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1657_Y
.sym 6349 $abc$8861$wb_mem_adr[7]_new_
.sym 6350 servant.wb_ibus_adr[4]
.sym 6352 $abc$8861$wb_mem_adr[6]_new_
.sym 6353 servant.wb_ibus_adr[7]
.sym 6379 dat[6]
.sym 6386 dat[5]
.sym 6387 adr[7]
.sym 6388 dat[1]
.sym 6390 $PACKER_VCC_NET
.sym 6391 adr[9]
.sym 6392 adr[8]
.sym 6393 dat[6]
.sym 6394 dat[2]
.sym 6396 dat[4]
.sym 6397 adr[2]
.sym 6398 dat[0]
.sym 6399 dat[7]
.sym 6401 adr[6]
.sym 6403 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[0]
.sym 6404 $abc$8861$techmap$techmap1658\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1657_Y
.sym 6408 adr[4]
.sym 6410 adr[3]
.sym 6411 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[0]
.sym 6414 adr[5]
.sym 6415 dat[3]
.sym 6422 $abc$8861$new_n1387_
.sym 6423 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[0]
.sym 6424 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[1]
.sym 6425 my_adr[1]
.sym 6426 $abc$8861$new_n1357_
.sym 6427 $abc$8861$new_n1345_
.sym 6428 $abc$8861$new_n1351_
.sym 6429 my_adr[0]
.sym 6430 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[0]
.sym 6431 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[0]
.sym 6432 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[0]
.sym 6433 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[0]
.sym 6434 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[0]
.sym 6435 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[0]
.sym 6436 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[0]
.sym 6437 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[0]
.sym 6438 adr[2]
.sym 6439 adr[3]
.sym 6441 adr[4]
.sym 6442 adr[5]
.sym 6443 adr[6]
.sym 6444 adr[7]
.sym 6445 adr[8]
.sym 6446 adr[9]
.sym 6449 i_clk$SB_IO_IN_$glb_clk
.sym 6450 $abc$8861$techmap$techmap1658\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1657_Y
.sym 6451 dat[0]
.sym 6452 dat[1]
.sym 6453 dat[2]
.sym 6454 dat[3]
.sym 6455 dat[4]
.sym 6456 dat[5]
.sym 6457 dat[6]
.sym 6458 dat[7]
.sym 6459 $PACKER_VCC_NET
.sym 6463 adr[5]
.sym 6464 dat[2]
.sym 6468 dat[1]
.sym 6469 servant.mdu_rs1[6]
.sym 6471 dat[1]
.sym 6472 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 6474 dat[5]
.sym 6481 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[6]
.sym 6486 dat[15]
.sym 6490 dat[9]
.sym 6492 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[3]
.sym 6496 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 6502 dat[13]
.sym 6504 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[11]
.sym 6505 my_adr[1]
.sym 6506 $abc$8861$ram.we[0]_new_
.sym 6508 $abc$8861$ram.we[1]_new_
.sym 6509 adr[6]
.sym 6512 $abc$8861$ram.o_wb_rdt[18]_new_inv_
.sym 6513 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[15]
.sym 6514 $abc$8861$ram.we[0]_new_
.sym 6516 adr[9]
.sym 6517 adr[7]
.sym 6518 servant.cpu.rreg0[4]
.sym 6529 dat[12]
.sym 6530 adr[6]
.sym 6531 adr[9]
.sym 6532 $PACKER_VCC_NET
.sym 6533 adr[5]
.sym 6534 dat[11]
.sym 6536 dat[8]
.sym 6539 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 6540 adr[7]
.sym 6541 adr[4]
.sym 6543 dat[15]
.sym 6544 dat[9]
.sym 6546 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[1]
.sym 6548 adr[2]
.sym 6549 adr[3]
.sym 6554 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[1]
.sym 6556 dat[10]
.sym 6557 dat[13]
.sym 6558 dat[14]
.sym 6559 adr[8]
.sym 6560 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 6561 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 6562 $abc$8861$techmap$techmap1662\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 6563 $auto$alumacc.cc:474:replace_alu$1403.C[1]
.sym 6564 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 6565 $add$src/servant_1.2.1/service/service.v:157$113_Y[1]
.sym 6566 servant.cpu.rreg0[0]
.sym 6567 servant.cpu.rreg0[3]
.sym 6568 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[1]
.sym 6569 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[1]
.sym 6570 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[1]
.sym 6571 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[1]
.sym 6572 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[1]
.sym 6573 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[1]
.sym 6574 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[1]
.sym 6575 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[1]
.sym 6576 adr[2]
.sym 6577 adr[3]
.sym 6579 adr[4]
.sym 6580 adr[5]
.sym 6581 adr[6]
.sym 6582 adr[7]
.sym 6583 adr[8]
.sym 6584 adr[9]
.sym 6587 i_clk$SB_IO_IN_$glb_clk
.sym 6588 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 6589 $PACKER_VCC_NET
.sym 6590 dat[10]
.sym 6591 dat[11]
.sym 6592 dat[12]
.sym 6593 dat[13]
.sym 6594 dat[14]
.sym 6595 dat[15]
.sym 6596 dat[8]
.sym 6597 dat[9]
.sym 6602 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[8]
.sym 6605 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 6606 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 6608 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[10]
.sym 6612 $PACKER_VCC_NET
.sym 6614 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 6617 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[15]
.sym 6618 $PACKER_VCC_NET
.sym 6619 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 6620 dat[7]
.sym 6621 adr[5]
.sym 6622 dat[10]
.sym 6623 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 6630 dat[5]
.sym 6631 dat[6]
.sym 6632 dat[3]
.sym 6633 adr[9]
.sym 6634 $PACKER_VCC_NET
.sym 6636 adr[8]
.sym 6638 adr[3]
.sym 6639 adr[2]
.sym 6642 dat[2]
.sym 6643 adr[6]
.sym 6644 dat[0]
.sym 6645 dat[7]
.sym 6647 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 6648 $abc$8861$techmap$techmap1662\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 6652 adr[4]
.sym 6654 dat[4]
.sym 6655 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 6656 adr[5]
.sym 6659 dat[1]
.sym 6660 adr[7]
.sym 6662 servant.wb_ibus_adr[2]
.sym 6663 servant.wb_ibus_adr[1]
.sym 6664 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[10]
.sym 6665 $abc$8861$wb_mem_adr[3]_new_
.sym 6666 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[13]
.sym 6667 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[11]
.sym 6668 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[15]
.sym 6669 $abc$8861$wb_mem_adr[2]_new_
.sym 6670 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 6671 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 6672 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 6673 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 6674 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 6675 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 6676 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 6677 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 6678 adr[2]
.sym 6679 adr[3]
.sym 6681 adr[4]
.sym 6682 adr[5]
.sym 6683 adr[6]
.sym 6684 adr[7]
.sym 6685 adr[8]
.sym 6686 adr[9]
.sym 6689 i_clk$SB_IO_IN_$glb_clk
.sym 6690 $abc$8861$techmap$techmap1662\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 6691 dat[0]
.sym 6692 dat[1]
.sym 6693 dat[2]
.sym 6694 dat[3]
.sym 6695 dat[4]
.sym 6696 dat[5]
.sym 6697 dat[6]
.sym 6698 dat[7]
.sym 6699 $PACKER_VCC_NET
.sym 6700 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[4]
.sym 6705 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 6706 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[5]
.sym 6707 $PACKER_VCC_NET
.sym 6708 dat[8]
.sym 6710 wb_mem_rdt[20]
.sym 6711 dat[8]
.sym 6712 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7397
.sym 6713 servant.wb_ibus_ack
.sym 6714 dat[5]
.sym 6715 dat[6]
.sym 6716 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[1]
.sym 6718 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[9]
.sym 6721 dat[10]
.sym 6722 dat[6]
.sym 6723 $abc$8861$ram.o_wb_rdt[15]_new_inv_
.sym 6724 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[12]
.sym 6725 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[2]
.sym 6727 dat[15]
.sym 6732 adr[2]
.sym 6735 adr[7]
.sym 6736 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 6737 dat[12]
.sym 6738 dat[11]
.sym 6739 adr[5]
.sym 6740 adr[3]
.sym 6741 adr[4]
.sym 6742 dat[14]
.sym 6743 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 6744 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 6745 $PACKER_VCC_NET
.sym 6746 adr[9]
.sym 6747 adr[8]
.sym 6750 dat[15]
.sym 6752 adr[6]
.sym 6754 dat[9]
.sym 6755 dat[8]
.sym 6760 dat[10]
.sym 6763 dat[13]
.sym 6764 rx_from_ble.data_index[0]
.sym 6765 my_adr[22]
.sym 6766 $abc$8861$new_n1931_
.sym 6767 $abc$8861$techmap$techmap1668\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 6768 $abc$8861$auto$wreduce.cc:455:run$1318[0]
.sym 6769 my_adr[23]
.sym 6770 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[1]
.sym 6771 rx_from_ble.data_index[1]
.sym 6772 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 6773 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 6774 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 6775 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 6776 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 6777 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 6778 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 6779 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 6780 adr[2]
.sym 6781 adr[3]
.sym 6783 adr[4]
.sym 6784 adr[5]
.sym 6785 adr[6]
.sym 6786 adr[7]
.sym 6787 adr[8]
.sym 6788 adr[9]
.sym 6791 i_clk$SB_IO_IN_$glb_clk
.sym 6792 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 6793 $PACKER_VCC_NET
.sym 6794 dat[10]
.sym 6795 dat[11]
.sym 6796 dat[12]
.sym 6797 dat[13]
.sym 6798 dat[14]
.sym 6799 dat[15]
.sym 6800 dat[8]
.sym 6801 dat[9]
.sym 6802 adr[2]
.sym 6805 adr[2]
.sym 6806 adr[3]
.sym 6807 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[8]
.sym 6809 dat[0]
.sym 6810 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[9]
.sym 6811 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 6812 adr[2]
.sym 6813 $PACKER_VCC_NET
.sym 6814 adr[9]
.sym 6815 dat[3]
.sym 6816 my_adr[11]
.sym 6817 dat[2]
.sym 6818 $PACKER_VCC_NET
.sym 6819 my_adr[13]
.sym 6821 my_adr[14]
.sym 6822 dat[13]
.sym 6824 my_adr[1]
.sym 6825 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[13]
.sym 6826 my_adr[15]
.sym 6827 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[14]
.sym 6828 servant.mdu_rs1[19]
.sym 6829 dat[13]
.sym 6834 adr[2]
.sym 6836 adr[8]
.sym 6838 dat[7]
.sym 6839 dat[0]
.sym 6840 adr[4]
.sym 6842 dat[4]
.sym 6843 dat[5]
.sym 6845 dat[1]
.sym 6846 adr[7]
.sym 6847 $PACKER_VCC_NET
.sym 6848 adr[5]
.sym 6853 adr[9]
.sym 6854 dat[3]
.sym 6855 adr[3]
.sym 6856 adr[6]
.sym 6857 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[0]
.sym 6860 dat[6]
.sym 6861 $abc$8861$techmap$techmap1668\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 6864 dat[2]
.sym 6865 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[0]
.sym 6866 servant.mdu_rs1[18]
.sym 6867 $abc$8861$wb_mem_adr[18]_new_
.sym 6868 to_pc$SB_IO_OUT
.sym 6869 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 6870 servant.mdu_rs1[17]
.sym 6871 servant.mdu_rs1[2]
.sym 6872 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 6873 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[0]
.sym 6874 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[0]
.sym 6875 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[0]
.sym 6876 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[0]
.sym 6877 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[0]
.sym 6878 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[0]
.sym 6879 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[0]
.sym 6880 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[0]
.sym 6881 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[0]
.sym 6882 adr[2]
.sym 6883 adr[3]
.sym 6885 adr[4]
.sym 6886 adr[5]
.sym 6887 adr[6]
.sym 6888 adr[7]
.sym 6889 adr[8]
.sym 6890 adr[9]
.sym 6893 i_clk$SB_IO_IN_$glb_clk
.sym 6894 $abc$8861$techmap$techmap1668\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 6895 dat[0]
.sym 6896 dat[1]
.sym 6897 dat[2]
.sym 6898 dat[3]
.sym 6899 dat[4]
.sym 6900 dat[5]
.sym 6901 dat[6]
.sym 6902 dat[7]
.sym 6903 $PACKER_VCC_NET
.sym 6909 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 6910 my_adr[17]
.sym 6911 my_adr[10]
.sym 6912 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[1]
.sym 6917 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[22]
.sym 6918 dat[4]
.sym 6920 $abc$8861$wb_mem_adr[30]_new_
.sym 6922 adr[6]
.sym 6923 servant.cpu.rreg0[4]
.sym 6924 my_adr[21]
.sym 6925 rx_done
.sym 6926 $abc$8861$ram.we[1]_new_
.sym 6927 rx_done
.sym 6928 adr[9]
.sym 6929 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[6]
.sym 6930 adr[7]
.sym 6931 $abc$8861$ram.we[0]_new_
.sym 6936 adr[4]
.sym 6938 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 6939 adr[5]
.sym 6940 adr[6]
.sym 6941 dat[8]
.sym 6942 dat[9]
.sym 6943 dat[12]
.sym 6945 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[1]
.sym 6948 dat[10]
.sym 6949 dat[11]
.sym 6950 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[1]
.sym 6953 adr[9]
.sym 6954 dat[15]
.sym 6955 adr[7]
.sym 6956 $PACKER_VCC_NET
.sym 6957 dat[14]
.sym 6960 adr[3]
.sym 6961 adr[2]
.sym 6963 adr[8]
.sym 6967 dat[13]
.sym 6968 adr[15]
.sym 6969 adr[31]
.sym 6970 adr[20]
.sym 6971 adr[14]
.sym 6972 adr[13]
.sym 6973 adr[30]
.sym 6974 adr[29]
.sym 6975 adr[19]
.sym 6976 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[1]
.sym 6977 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[1]
.sym 6978 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[1]
.sym 6979 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[1]
.sym 6980 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[1]
.sym 6981 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[1]
.sym 6982 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[1]
.sym 6983 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[1]
.sym 6984 adr[2]
.sym 6985 adr[3]
.sym 6987 adr[4]
.sym 6988 adr[5]
.sym 6989 adr[6]
.sym 6990 adr[7]
.sym 6991 adr[8]
.sym 6992 adr[9]
.sym 6995 i_clk$SB_IO_IN_$glb_clk
.sym 6996 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 6997 $PACKER_VCC_NET
.sym 6998 dat[10]
.sym 6999 dat[11]
.sym 7000 dat[12]
.sym 7001 dat[13]
.sym 7002 dat[14]
.sym 7003 dat[15]
.sym 7004 dat[8]
.sym 7005 dat[9]
.sym 7011 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 7012 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[13]
.sym 7013 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 7016 my_adr[16]
.sym 7017 servant.cpu.cpu.csr.mcause3_0[3]
.sym 7018 $abc$8861$auto$ice40_ffinit.cc:141:execute$8455
.sym 7019 servant.mdu_rs1[3]
.sym 7020 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 7021 servant.wb_ibus_adr[18]
.sym 7022 to_pc$SB_IO_OUT
.sym 7023 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[10]
.sym 7024 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 7025 adr[30]
.sym 7026 $PACKER_VCC_NET
.sym 7027 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 7028 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7391
.sym 7029 adr[5]
.sym 7030 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 7031 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 7032 dat[22]
.sym 7033 adr[31]
.sym 7070 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7071 $abc$8861$wb_mem_adr[13]_new_
.sym 7072 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1831[3]_new_inv_
.sym 7073 $abc$8861$new_n1314_
.sym 7074 $abc$8861$new_n1313_
.sym 7075 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[7]_new_inv_
.sym 7076 servant.cpu.cpu.immdec.imm7
.sym 7077 $abc$8861$wb_mem_adr[14]_new_
.sym 7112 my_adr[19]
.sym 7114 servant.mdu_rs1[30]
.sym 7115 my_adr[31]
.sym 7117 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7328
.sym 7119 dat[8]
.sym 7120 dat[9]
.sym 7121 my_adr[29]
.sym 7122 my_adr[20]
.sym 7123 adr[20]
.sym 7124 dat[23]
.sym 7125 dat[28]
.sym 7126 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[9]
.sym 7127 dat[30]
.sym 7128 adr[13]
.sym 7129 servant.mdu_rs1[31]
.sym 7133 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[2]
.sym 7135 $abc$8861$ram.we[2]_new_
.sym 7172 adr[26]
.sym 7173 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[6]_new_inv_
.sym 7174 adr[27]
.sym 7175 adr[25]
.sym 7176 adr[28]
.sym 7177 adr[24]
.sym 7178 $abc$8861$techmap$techmap1664\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 7179 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7215 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6719
.sym 7217 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 7219 servant.cpu.cpu.state.misalign_trap_sync
.sym 7220 $PACKER_VCC_NET
.sym 7221 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7224 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7355
.sym 7225 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1831[3]_new_inv_
.sym 7226 servant.cpu.cpu.cnt_done
.sym 7227 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[14]
.sym 7228 servant.wb_ibus_adr[0]
.sym 7229 dat[18]
.sym 7230 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[6]
.sym 7231 dat[27]
.sym 7232 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[7]
.sym 7233 servant.cpu.cpu.cnt_en
.sym 7235 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[10]
.sym 7237 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 7242 adr[2]
.sym 7243 dat[18]
.sym 7246 adr[6]
.sym 7247 dat[16]
.sym 7248 adr[8]
.sym 7250 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7251 adr[4]
.sym 7253 $abc$8861$techmap$techmap1664\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 7255 $PACKER_VCC_NET
.sym 7256 adr[5]
.sym 7258 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7261 dat[22]
.sym 7262 dat[23]
.sym 7265 adr[7]
.sym 7266 adr[9]
.sym 7267 dat[21]
.sym 7269 dat[17]
.sym 7270 adr[3]
.sym 7271 dat[19]
.sym 7272 dat[20]
.sym 7274 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$719_Y_new_
.sym 7275 $abc$8861$new_n1302_
.sym 7276 servant.mdu_rs1[31]
.sym 7277 $abc$8861$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 7278 servant.cpu.cpu.bufreg_en
.sym 7279 $abc$8861$new_n1640_
.sym 7280 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$712_Y_new_
.sym 7281 $abc$8861$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 7282 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7283 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7284 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7285 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7286 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7287 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7288 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7289 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 7290 adr[2]
.sym 7291 adr[3]
.sym 7293 adr[4]
.sym 7294 adr[5]
.sym 7295 adr[6]
.sym 7296 adr[7]
.sym 7297 adr[8]
.sym 7298 adr[9]
.sym 7301 i_clk$SB_IO_IN_$glb_clk
.sym 7302 $abc$8861$techmap$techmap1664\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 7303 dat[16]
.sym 7304 dat[17]
.sym 7305 dat[18]
.sym 7306 dat[19]
.sym 7307 dat[20]
.sym 7308 dat[21]
.sym 7309 dat[22]
.sym 7310 dat[23]
.sym 7311 $PACKER_VCC_NET
.sym 7317 dat[18]
.sym 7318 my_adr[24]
.sym 7320 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[1]
.sym 7321 my_adr[28]
.sym 7322 my_adr[25]
.sym 7323 servant.cpu.cpu.cnt_en
.sym 7325 dat[14]
.sym 7326 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[4]
.sym 7328 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[12]
.sym 7329 rx_done
.sym 7330 $PACKER_VCC_NET
.sym 7331 adr[7]
.sym 7332 adr[9]
.sym 7334 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[15]
.sym 7335 servant.cpu.rreg0[4]
.sym 7336 adr[9]
.sym 7337 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 7338 dat[20]
.sym 7344 adr[4]
.sym 7348 adr[2]
.sym 7349 adr[5]
.sym 7351 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7352 dat[28]
.sym 7353 dat[31]
.sym 7354 dat[30]
.sym 7355 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 7356 adr[7]
.sym 7357 adr[8]
.sym 7359 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7360 adr[6]
.sym 7361 adr[9]
.sym 7364 $PACKER_VCC_NET
.sym 7365 dat[24]
.sym 7367 dat[26]
.sym 7369 dat[27]
.sym 7370 adr[3]
.sym 7373 dat[29]
.sym 7375 dat[25]
.sym 7376 $abc$8861$servant.cpu.cpu.immdec.signbit_new_
.sym 7377 $abc$8861$new_n1466_
.sym 7378 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 7379 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$704_Y_new_
.sym 7380 $abc$8861$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 7381 dat[24]
.sym 7382 $abc$8861$new_n1440_
.sym 7383 recieve
.sym 7384 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7385 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7386 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7387 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7388 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7389 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7390 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7391 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 7392 adr[2]
.sym 7393 adr[3]
.sym 7395 adr[4]
.sym 7396 adr[5]
.sym 7397 adr[6]
.sym 7398 adr[7]
.sym 7399 adr[8]
.sym 7400 adr[9]
.sym 7403 i_clk$SB_IO_IN_$glb_clk
.sym 7404 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 7405 $PACKER_VCC_NET
.sym 7406 dat[26]
.sym 7407 dat[27]
.sym 7408 dat[28]
.sym 7409 dat[29]
.sym 7410 dat[30]
.sym 7411 dat[31]
.sym 7412 dat[24]
.sym 7413 dat[25]
.sym 7418 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[8]
.sym 7419 servant.cpu.cpu.state.init_done
.sym 7420 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 7421 $abc$8861$new_n1512_
.sym 7423 servant.wb_ibus_ack
.sym 7424 $abc$8861$ram.we[3]_new_
.sym 7425 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[0]
.sym 7427 dat[16]
.sym 7429 dat[31]
.sym 7430 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 7431 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 7432 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[5]
.sym 7433 dat[26]
.sym 7434 servant.cpu.cpu.immdec.imm31
.sym 7435 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 7436 servant.cpu.cpu.state.o_cnt[2]
.sym 7437 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[13]
.sym 7438 adr[5]
.sym 7439 dat[22]
.sym 7440 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[1]
.sym 7441 servant.cpu.cpu.mem_bytecnt[0]
.sym 7446 adr[6]
.sym 7448 $abc$8861$techmap$techmap1660\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 7449 dat[22]
.sym 7450 dat[17]
.sym 7453 adr[3]
.sym 7455 dat[21]
.sym 7456 dat[18]
.sym 7458 dat[20]
.sym 7459 $PACKER_VCC_NET
.sym 7461 dat[19]
.sym 7462 adr[4]
.sym 7464 adr[8]
.sym 7468 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7469 adr[7]
.sym 7470 adr[9]
.sym 7471 dat[23]
.sym 7472 dat[16]
.sym 7473 adr[2]
.sym 7474 adr[5]
.sym 7476 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7478 $abc$8861$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$604_Y_new_
.sym 7479 $abc$8861$new_n1435_
.sym 7480 $abc$8861$servant.cpu.cpu.bufreg.i_imm_new_
.sym 7481 $abc$8861$new_n1566_
.sym 7482 servant.cpu.cpu.cnt_done
.sym 7483 $abc$8861$new_n1423_
.sym 7484 $abc$8861$new_n1429_
.sym 7485 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 7486 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7487 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7488 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7489 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7490 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7491 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7492 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7493 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 7494 adr[2]
.sym 7495 adr[3]
.sym 7497 adr[4]
.sym 7498 adr[5]
.sym 7499 adr[6]
.sym 7500 adr[7]
.sym 7501 adr[8]
.sym 7502 adr[9]
.sym 7505 i_clk$SB_IO_IN_$glb_clk
.sym 7506 $abc$8861$techmap$techmap1660\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 7507 dat[16]
.sym 7508 dat[17]
.sym 7509 dat[18]
.sym 7510 dat[19]
.sym 7511 dat[20]
.sym 7512 dat[21]
.sym 7513 dat[22]
.sym 7514 dat[23]
.sym 7515 $PACKER_VCC_NET
.sym 7516 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[4]
.sym 7517 dat[24]
.sym 7518 dat[24]
.sym 7520 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[0]
.sym 7521 servant.cpu.cpu.rd_addr[0]
.sym 7522 servant.mdu_op[2]
.sym 7523 servant.cpu.cpu.state.o_cnt_r[2]
.sym 7525 servant.wb_ibus_ack
.sym 7526 servant.cpu.cpu.state.init_done
.sym 7527 $PACKER_VCC_NET
.sym 7528 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 7529 $abc$8861$new_n1466_
.sym 7530 servant.mdu_op[0]
.sym 7531 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 7532 rx_done
.sym 7533 dat[28]
.sym 7534 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[9]
.sym 7535 dat[30]
.sym 7536 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[10]
.sym 7537 $abc$8861$ram.we[2]_new_
.sym 7538 servant.cpu.cpu.state.misalign_trap_sync
.sym 7539 dat[23]
.sym 7540 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[8]
.sym 7541 dat[29]
.sym 7542 $abc$8861$new_n1595_
.sym 7543 dat[25]
.sym 7550 adr[2]
.sym 7552 $PACKER_VCC_NET
.sym 7553 dat[24]
.sym 7557 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7558 adr[3]
.sym 7559 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 7560 adr[7]
.sym 7561 adr[4]
.sym 7562 dat[30]
.sym 7563 adr[8]
.sym 7564 dat[29]
.sym 7565 adr[9]
.sym 7566 dat[25]
.sym 7567 dat[28]
.sym 7568 dat[27]
.sym 7569 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7571 dat[26]
.sym 7575 dat[31]
.sym 7576 adr[5]
.sym 7579 adr[6]
.sym 7580 $abc$8861$new_n1573_
.sym 7581 dat[26]
.sym 7582 $abc$8861$techmap$techmap1667\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1666_Y
.sym 7583 $abc$8861$new_n1595_
.sym 7584 dat[22]
.sym 7585 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 7586 $abc$8861$new_n1580_
.sym 7587 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 7588 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7589 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7590 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7591 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7592 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7593 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7594 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7595 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 7596 adr[2]
.sym 7597 adr[3]
.sym 7599 adr[4]
.sym 7600 adr[5]
.sym 7601 adr[6]
.sym 7602 adr[7]
.sym 7603 adr[8]
.sym 7604 adr[9]
.sym 7607 i_clk$SB_IO_IN_$glb_clk
.sym 7608 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 7609 $PACKER_VCC_NET
.sym 7610 dat[26]
.sym 7611 dat[27]
.sym 7612 dat[28]
.sym 7613 dat[29]
.sym 7614 dat[30]
.sym 7615 dat[31]
.sym 7616 dat[24]
.sym 7617 dat[25]
.sym 7619 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[11]
.sym 7622 dat[19]
.sym 7624 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[13]
.sym 7626 $abc$8861$new_n1465_
.sym 7627 servant.mdu_rs1[1]
.sym 7628 wb_mem_dat[17]
.sym 7629 servant.cpu.cpu.state.o_cnt_r[2]
.sym 7630 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[11]
.sym 7631 $abc$8861$ram.o_wb_rdt[19]_new_inv_
.sym 7632 dat[17]
.sym 7634 dat[27]
.sym 7635 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[14]
.sym 7636 wb_mem_dat[25]
.sym 7638 servant.cpu.cpu.cnt_done
.sym 7639 servant.cpu.cpu.rs2_addr[0]
.sym 7640 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[7]
.sym 7641 servant.wb_ibus_adr[0]
.sym 7642 wb_mem_dat[27]
.sym 7645 servant.cpu.cpu.cnt_en
.sym 7650 adr[4]
.sym 7653 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 7655 dat[22]
.sym 7656 adr[6]
.sym 7657 dat[18]
.sym 7659 adr[8]
.sym 7660 dat[16]
.sym 7661 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 7663 $PACKER_VCC_NET
.sym 7668 $abc$8861$techmap$techmap1667\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1666_Y
.sym 7669 adr[7]
.sym 7672 dat[19]
.sym 7673 adr[3]
.sym 7674 adr[5]
.sym 7675 dat[21]
.sym 7677 dat[23]
.sym 7678 dat[20]
.sym 7679 dat[17]
.sym 7680 adr[9]
.sym 7681 adr[2]
.sym 7682 dat[28]
.sym 7683 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$302_Y_new_
.sym 7684 $abc$8861$new_n1298_
.sym 7685 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$287_Y_new_inv_
.sym 7686 dat[29]
.sym 7687 dat[25]
.sym 7688 dat[27]
.sym 7689 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7385
.sym 7690 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 7691 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 7692 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 7693 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 7694 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 7695 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 7696 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 7697 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 7698 adr[2]
.sym 7699 adr[3]
.sym 7701 adr[4]
.sym 7702 adr[5]
.sym 7703 adr[6]
.sym 7704 adr[7]
.sym 7705 adr[8]
.sym 7706 adr[9]
.sym 7709 i_clk$SB_IO_IN_$glb_clk
.sym 7710 $abc$8861$techmap$techmap1667\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1666_Y
.sym 7711 dat[16]
.sym 7712 dat[17]
.sym 7713 dat[18]
.sym 7714 dat[19]
.sym 7715 dat[20]
.sym 7716 dat[21]
.sym 7717 dat[22]
.sym 7718 dat[23]
.sym 7719 $PACKER_VCC_NET
.sym 7720 adr[5]
.sym 7726 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 7729 wb_mem_dat[26]
.sym 7730 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[2]
.sym 7731 $abc$8861$new_n1573_
.sym 7732 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[3]
.sym 7733 servant.cpu.cpu.csr.mcause31
.sym 7737 adr[9]
.sym 7738 $PACKER_VCC_NET
.sym 7739 dat[25]
.sym 7740 servant.cpu.rreg0[2]
.sym 7741 servant.cpu.waddr[2]
.sym 7742 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 7743 servant.cpu.rreg0[4]
.sym 7744 dat[20]
.sym 7745 servant.cpu.cpu.csr.mstatus_mie
.sym 7746 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[9]
.sym 7753 dat[26]
.sym 7754 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 7755 adr[3]
.sym 7756 $PACKER_VCC_NET
.sym 7757 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 7759 adr[7]
.sym 7760 adr[9]
.sym 7761 dat[27]
.sym 7762 dat[30]
.sym 7763 dat[31]
.sym 7765 adr[8]
.sym 7766 adr[5]
.sym 7767 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 7768 adr[6]
.sym 7770 dat[25]
.sym 7772 adr[2]
.sym 7774 adr[4]
.sym 7776 dat[28]
.sym 7778 dat[24]
.sym 7781 dat[29]
.sym 7784 servant.cpu.raddr[8]
.sym 7785 servant.cpu.raddr[5]
.sym 7786 servant.cpu.raddr[6]
.sym 7787 $abc$8861$new_n1323_
.sym 7788 servant.cpu.raddr[7]
.sym 7789 servant.cpu.rf_ram.regzero
.sym 7790 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 7791 servant.cpu.raddr[9]
.sym 7792 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 7793 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 7794 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 7795 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 7796 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 7797 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 7798 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 7799 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 7800 adr[2]
.sym 7801 adr[3]
.sym 7803 adr[4]
.sym 7804 adr[5]
.sym 7805 adr[6]
.sym 7806 adr[7]
.sym 7807 adr[8]
.sym 7808 adr[9]
.sym 7811 i_clk$SB_IO_IN_$glb_clk
.sym 7812 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 7813 $PACKER_VCC_NET
.sym 7814 dat[26]
.sym 7815 dat[27]
.sym 7816 dat[28]
.sym 7817 dat[29]
.sym 7818 dat[30]
.sym 7819 dat[31]
.sym 7820 dat[24]
.sym 7821 dat[25]
.sym 7827 servant.cpu.cpu.cnt_en
.sym 7828 servant.cpu.cpu.csr_in
.sym 7830 servant.cpu.cpu.state.o_cnt_r[3]
.sym 7833 rx_done
.sym 7834 $abc$8861$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 7836 servant.cpu.cpu.ebreak
.sym 7839 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 7844 servant.cpu.cpu.mem_bytecnt[0]
.sym 7845 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[13]
.sym 7849 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[15]
.sym 7857 servant.cpu.waddr[1]
.sym 7858 servant.cpu.waddr[4]
.sym 7859 servant.cpu.waddr[3]
.sym 7861 servant.cpu.waddr[9]
.sym 7863 servant.cpu.waddr[8]
.sym 7864 servant.cpu.waddr[7]
.sym 7865 servant.cpu.waddr[0]
.sym 7866 servant.cpu.waddr[5]
.sym 7867 $PACKER_VCC_NET
.sym 7869 servant.cpu.waddr[6]
.sym 7874 servant.cpu.wdata[0]
.sym 7879 servant.cpu.waddr[2]
.sym 7881 servant.cpu.wen
.sym 7886 servant.cpu.rf_ram_if.rtrig1
.sym 7887 servant.cpu.rdata0
.sym 7888 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 7889 servant.cpu.wen
.sym 7890 servant.cpu.wdata[0]
.sym 7891 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$739_Y_new_
.sym 7892 servant.cpu.rf_ram_if.wen1_r
.sym 7893 servant.cpu.rf_ram_if.wen0_r
.sym 7902 servant.cpu.waddr[0]
.sym 7903 servant.cpu.waddr[1]
.sym 7905 servant.cpu.waddr[2]
.sym 7906 servant.cpu.waddr[3]
.sym 7907 servant.cpu.waddr[4]
.sym 7908 servant.cpu.waddr[5]
.sym 7909 servant.cpu.waddr[6]
.sym 7910 servant.cpu.waddr[7]
.sym 7911 servant.cpu.waddr[8]
.sym 7912 servant.cpu.waddr[9]
.sym 7913 i_clk$SB_IO_IN_$glb_clk
.sym 7914 servant.cpu.wen
.sym 7918 servant.cpu.wdata[0]
.sym 7923 $PACKER_VCC_NET
.sym 7925 servant.cpu.waddr[8]
.sym 7930 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 7932 servant.cpu.waddr[7]
.sym 7935 $PACKER_VCC_NET
.sym 7937 servant.cpu.waddr[6]
.sym 7938 servant.cpu.raddr[4]
.sym 7956 servant.cpu.raddr[8]
.sym 7957 servant.cpu.raddr[5]
.sym 7958 servant.cpu.raddr[6]
.sym 7959 servant.cpu.raddr[1]
.sym 7960 $PACKER_VCC_NET
.sym 7963 servant.cpu.raddr[9]
.sym 7967 $PACKER_VCC_NET
.sym 7968 servant.cpu.raddr[7]
.sym 7976 servant.cpu.raddr[0]
.sym 7981 servant.cpu.wdata[1]
.sym 7983 servant.cpu.raddr[2]
.sym 7985 servant.cpu.raddr[4]
.sym 7986 servant.cpu.raddr[3]
.sym 8000 servant.cpu.raddr[0]
.sym 8001 servant.cpu.raddr[1]
.sym 8003 servant.cpu.raddr[2]
.sym 8004 servant.cpu.raddr[3]
.sym 8005 servant.cpu.raddr[4]
.sym 8006 servant.cpu.raddr[5]
.sym 8007 servant.cpu.raddr[6]
.sym 8008 servant.cpu.raddr[7]
.sym 8009 servant.cpu.raddr[8]
.sym 8010 servant.cpu.raddr[9]
.sym 8011 i_clk$SB_IO_IN_$glb_clk
.sym 8012 $PACKER_VCC_NET
.sym 8013 $PACKER_VCC_NET
.sym 8015 servant.cpu.wdata[1]
.sym 8026 servant.cpu.waddr[3]
.sym 8030 servant.cpu.waddr[9]
.sym 8032 $PACKER_VCC_NET
.sym 8039 servant.cpu.rf_ram_if.wdata0_r
.sym 8043 servant.cpu.cpu.cnt_en
.sym 8125 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 8136 servant.cpu.rreg0[3]
.sym 8139 $abc$8861$servant.cpu.cpu.immdec.signbit_new_
.sym 8161 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[0]
.sym 8162 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[1]
.sym 8166 servant.mdu_rs1[6]
.sym 8167 servant.wb_ibus_adr[7]
.sym 8169 servant.wb_ibus_adr[5]
.sym 8170 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 8178 servant.wb_ibus_adr[8]
.sym 8182 servant.mdu_rs1[7]
.sym 8184 servant.wb_ibus_adr[6]
.sym 8196 servant.wb_ibus_adr[7]
.sym 8199 servant.wb_ibus_adr[6]
.sym 8205 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[1]
.sym 8206 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[0]
.sym 8211 servant.wb_ibus_adr[7]
.sym 8213 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 8214 servant.mdu_rs1[7]
.sym 8217 servant.wb_ibus_adr[5]
.sym 8230 servant.wb_ibus_adr[6]
.sym 8231 servant.mdu_rs1[6]
.sym 8232 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 8236 servant.wb_ibus_adr[8]
.sym 8239 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7583_$glb_ce
.sym 8240 i_clk$SB_IO_IN_$glb_clk
.sym 8241 wb_rst_$glb_sr
.sym 8246 $abc$8861$techmap\tx_to_pc.$procmux$1160_Y[0]_new_inv_
.sym 8247 servant.mdu_rs1[15]
.sym 8248 $abc$8861$wb_mem_adr[16]_new_
.sym 8249 servant.mdu_rs1[16]
.sym 8250 servant.mdu_rs1[8]
.sym 8253 $abc$8861$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$157_Y[0]
.sym 8259 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 8261 $PACKER_VCC_NET
.sym 8263 tx_to_pc.clock_count[4]
.sym 8267 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[5]
.sym 8276 servant.cpu.cpu.bufreg_en
.sym 8288 servant.wb_ibus_adr[4]
.sym 8289 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 8290 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 8297 tx_to_pc.data_index[0]
.sym 8298 servant.wb_ibus_adr[8]
.sym 8299 $PACKER_GND_NET
.sym 8302 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 8303 $abc$8861$wb_mem_adr[7]_new_
.sym 8305 servant.cpu.rreg0[1]
.sym 8306 adr[6]
.sym 8307 servant.wb_ibus_adr[10]
.sym 8309 $abc$8861$new_n1387_
.sym 8310 $abc$8861$wb_mem_adr[6]_new_
.sym 8312 servant.mdu_rs1[9]
.sym 8330 my_adr[0]
.sym 8334 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 8336 $add$src/servant_1.2.1/service/service.v:157$113_Y[1]
.sym 8337 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 8339 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[0]
.sym 8340 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[1]
.sym 8341 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[2]
.sym 8345 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 8346 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[7]
.sym 8347 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[0]
.sym 8348 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[1]
.sym 8349 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[2]
.sym 8350 $abc$8861$ram.we[1]_new_
.sym 8353 $abc$8861$ram.we[0]_new_
.sym 8354 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[7]
.sym 8356 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 8357 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[7]
.sym 8358 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[7]
.sym 8359 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 8363 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 8364 $abc$8861$ram.we[0]_new_
.sym 8368 $abc$8861$ram.we[1]_new_
.sym 8370 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 8377 $add$src/servant_1.2.1/service/service.v:157$113_Y[1]
.sym 8380 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 8381 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[2]
.sym 8382 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[2]
.sym 8383 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 8386 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[0]
.sym 8387 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[0]
.sym 8388 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 8389 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 8392 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 8393 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 8394 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[1]
.sym 8395 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[1]
.sym 8398 my_adr[0]
.sym 8402 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6163_$glb_ce
.sym 8403 wb_clk_$glb_clk
.sym 8404 $abc$8861$auto$rtlil.cc:1969:NotGate$8535_$glb_sr
.sym 8405 servant.wb_ibus_adr[3]
.sym 8406 $abc$8861$new_n1399_
.sym 8407 servant.wb_ibus_adr[15]
.sym 8408 $abc$8861$wb_mem_adr[9]_new_
.sym 8409 servant.wb_ibus_adr[9]
.sym 8410 servant.wb_ibus_adr[8]
.sym 8411 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[75]_new_
.sym 8412 servant.wb_ibus_adr[16]
.sym 8413 $abc$8861$new_n1357_
.sym 8417 $abc$8861$auto$rtlil.cc:1969:NotGate$8627
.sym 8418 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[2]
.sym 8419 $abc$8861$new_n1345_
.sym 8422 dat[9]
.sym 8423 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[3]
.sym 8425 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[6]
.sym 8426 dat[15]
.sym 8427 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[9]
.sym 8428 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[12]
.sym 8429 $abc$8861$wb_mem_adr[16]_new_
.sym 8431 adr[9]
.sym 8432 my_adr[1]
.sym 8433 adr[7]
.sym 8434 servant.mdu_rs1[3]
.sym 8435 adr[8]
.sym 8436 servant.wb_ibus_adr[1]
.sym 8437 adr[6]
.sym 8438 $abc$8861$new_n1351_
.sym 8439 $abc$8861$wb_mem_adr[17]_new_
.sym 8440 my_adr[0]
.sym 8447 $abc$8861$ram.o_wb_rdt[18]_new_inv_
.sym 8448 servant.wb_ibus_ack
.sym 8449 my_adr[1]
.sym 8453 servant.cpu.rreg0[4]
.sym 8455 wb_mem_rdt[20]
.sym 8457 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7397
.sym 8458 $abc$8861$ram.we[0]_new_
.sym 8460 $abc$8861$ram.we[1]_new_
.sym 8461 my_adr[0]
.sym 8463 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 8465 $abc$8861$ram.o_wb_rdt[15]_new_inv_
.sym 8466 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 8467 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 8470 servant.cpu.rreg0[1]
.sym 8471 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 8479 wb_mem_rdt[20]
.sym 8481 servant.wb_ibus_ack
.sym 8482 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 8485 $abc$8861$ram.we[0]_new_
.sym 8487 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 8491 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 8493 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 8500 my_adr[0]
.sym 8504 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 8506 $abc$8861$ram.we[1]_new_
.sym 8511 my_adr[1]
.sym 8516 $abc$8861$ram.o_wb_rdt[15]_new_inv_
.sym 8517 servant.wb_ibus_ack
.sym 8518 servant.cpu.rreg0[1]
.sym 8521 servant.cpu.rreg0[4]
.sym 8523 $abc$8861$ram.o_wb_rdt[18]_new_inv_
.sym 8524 servant.wb_ibus_ack
.sym 8525 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7397
.sym 8526 i_clk$SB_IO_IN_$glb_clk
.sym 8528 adr[7]
.sym 8529 $abc$8861$new_n1312_
.sym 8530 adr[6]
.sym 8531 $abc$8861$wb_mem_adr[17]_new_
.sym 8532 adr[3]
.sym 8533 dat[11]
.sym 8534 adr[2]
.sym 8535 adr[9]
.sym 8538 $abc$8861$new_n1640_
.sym 8542 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 8543 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[13]
.sym 8546 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[11]
.sym 8549 $PACKER_VCC_NET
.sym 8550 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[14]
.sym 8551 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 8552 my_adr[7]
.sym 8553 servant.cpu.cpu.bufreg_en
.sym 8554 servant.cpu.cpu.bufreg_en
.sym 8555 my_adr[3]
.sym 8556 rx_done
.sym 8557 adr[2]
.sym 8558 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[13]
.sym 8560 servant.mdu_rs1[17]
.sym 8561 servant.cpu.rreg0[0]
.sym 8562 servant.mdu_rs1[2]
.sym 8563 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[14]
.sym 8577 servant.wb_ibus_adr[3]
.sym 8582 my_adr[11]
.sym 8585 servant.wb_ibus_adr[2]
.sym 8586 my_adr[10]
.sym 8588 servant.mdu_rs1[2]
.sym 8589 my_adr[15]
.sym 8591 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 8594 servant.mdu_rs1[3]
.sym 8598 my_adr[13]
.sym 8603 servant.wb_ibus_adr[3]
.sym 8611 servant.wb_ibus_adr[2]
.sym 8615 my_adr[10]
.sym 8621 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 8622 servant.wb_ibus_adr[3]
.sym 8623 servant.mdu_rs1[3]
.sym 8626 my_adr[13]
.sym 8635 my_adr[11]
.sym 8638 my_adr[15]
.sym 8645 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 8646 servant.mdu_rs1[2]
.sym 8647 servant.wb_ibus_adr[2]
.sym 8648 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7583_$glb_ce
.sym 8649 i_clk$SB_IO_IN_$glb_clk
.sym 8650 wb_rst_$glb_sr
.sym 8651 dat[4]
.sym 8652 adr[11]
.sym 8653 adr[18]
.sym 8654 $abc$8861$new_n1311_
.sym 8655 adr[1]
.sym 8656 adr[10]
.sym 8657 adr[0]
.sym 8658 adr[12]
.sym 8661 dat[24]
.sym 8662 servant.cpu.cpu.cnt_done
.sym 8663 rx_done
.sym 8664 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[10]
.sym 8665 rx_done
.sym 8666 $abc$8861$ram.o_wb_rdt[18]_new_inv_
.sym 8667 $add$src/servant_1.2.1/service/service.v:157$113_Y[22]
.sym 8668 adr[9]
.sym 8670 adr[7]
.sym 8671 wb_mem_dat[12]
.sym 8672 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[15]
.sym 8673 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[6]
.sym 8674 adr[6]
.sym 8675 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 8676 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 8677 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 8678 servant.mdu_rs1[30]
.sym 8679 servant.cpu.cpu.new_irq
.sym 8680 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$322_Y_new_inv_
.sym 8681 rx_from_ble.data_index[1]
.sym 8682 tx_to_pc.data_index[0]
.sym 8683 my_adr[11]
.sym 8684 servant.wb_ibus_adr[17]
.sym 8685 my_adr[12]
.sym 8686 servant.wb_ibus_adr[15]
.sym 8692 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 8693 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 8694 $abc$8861$new_n1931_
.sym 8696 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 8697 $PACKER_VCC_NET
.sym 8698 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 8699 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[0]
.sym 8702 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[22]
.sym 8703 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6563
.sym 8707 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 8712 $abc$8861$auto$wreduce.cc:455:run$1318[0]
.sym 8714 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[1]
.sym 8715 rx_from_ble.data_index[1]
.sym 8716 rx_from_ble.data_index[0]
.sym 8718 $abc$8861$ram.we[1]_new_
.sym 8725 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 8726 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 8727 $abc$8861$new_n1931_
.sym 8733 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[22]
.sym 8737 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 8738 rx_from_ble.data_index[0]
.sym 8739 $abc$8861$auto$wreduce.cc:455:run$1318[0]
.sym 8745 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[0]
.sym 8746 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[1]
.sym 8750 $PACKER_VCC_NET
.sym 8752 rx_from_ble.data_index[0]
.sym 8756 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 8761 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 8762 $abc$8861$ram.we[1]_new_
.sym 8767 rx_from_ble.data_index[0]
.sym 8768 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 8769 rx_from_ble.data_index[1]
.sym 8770 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 8771 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6563
.sym 8772 i_clk$SB_IO_IN_$glb_clk
.sym 8776 $abc$8861$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$157_Y[2]
.sym 8777 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 8778 servant.cpu.cpu.csr.mcause3_0[1]
.sym 8779 $abc$8861$techmap\tx_to_pc.$procmux$1160_Y[2]_new_inv_
.sym 8780 servant.cpu.cpu.csr.mcause3_0[2]
.sym 8781 $abc$8861$wb_mem_adr[10]_new_
.sym 8786 rx_from_ble.data_index[0]
.sym 8787 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 8788 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 8790 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 8791 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6563
.sym 8792 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 8793 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[10]
.sym 8794 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 8795 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 8796 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[15]
.sym 8797 dat[10]
.sym 8798 $abc$8861$wb_mem_adr[11]_new_
.sym 8799 adr[6]
.sym 8800 servant.mdu_rs1[2]
.sym 8802 $abc$8861$wb_mem_adr[29]_new_
.sym 8804 from_ble[4]
.sym 8805 $abc$8861$new_n1906_
.sym 8806 servant.cpu.rreg0[1]
.sym 8807 $abc$8861$wb_mem_adr[12]_new_
.sym 8808 servant.wb_ibus_adr[10]
.sym 8809 servant.mdu_rs1[9]
.sym 8817 servant.mdu_rs1[3]
.sym 8818 $abc$8861$auto$ice40_ffinit.cc:141:execute$8455
.sym 8820 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 8821 servant.mdu_rs1[19]
.sym 8822 adr[12]
.sym 8824 adr[11]
.sym 8826 servant.cpu.cpu.bufreg_en
.sym 8827 servant.wb_ibus_adr[18]
.sym 8828 adr[10]
.sym 8831 servant.mdu_rs1[18]
.sym 8837 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 8841 $abc$8861$ram.we[0]_new_
.sym 8850 servant.mdu_rs1[19]
.sym 8855 servant.mdu_rs1[18]
.sym 8856 servant.wb_ibus_adr[18]
.sym 8857 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 8863 $abc$8861$auto$ice40_ffinit.cc:141:execute$8455
.sym 8866 adr[12]
.sym 8867 adr[11]
.sym 8869 adr[10]
.sym 8874 servant.mdu_rs1[18]
.sym 8881 servant.mdu_rs1[3]
.sym 8884 adr[10]
.sym 8885 adr[12]
.sym 8886 adr[11]
.sym 8890 $abc$8861$ram.we[0]_new_
.sym 8892 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 8894 servant.cpu.cpu.bufreg_en
.sym 8895 i_clk$SB_IO_IN_$glb_clk
.sym 8897 servant.wb_ibus_adr[11]
.sym 8898 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1836[0]_new_inv_
.sym 8899 servant.wb_ibus_adr[0]
.sym 8900 servant.wb_ibus_adr[10]
.sym 8901 servant.wb_ibus_adr[17]
.sym 8902 servant.wb_ibus_adr[14]
.sym 8903 $abc$8861$wb_mem_adr[11]_new_
.sym 8904 $abc$8861$wb_mem_adr[15]_new_
.sym 8911 dat[15]
.sym 8912 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 8913 dat[6]
.sym 8915 dat[10]
.sym 8917 $abc$8861$ram.o_wb_rdt[15]_new_inv_
.sym 8918 data_to_ble[3]
.sym 8920 servant.mdu_rs1[31]
.sym 8921 adr[7]
.sym 8922 servant.cpu.cpu.immdec.imm7
.sym 8923 adr[9]
.sym 8924 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 8925 servant.cpu.cpu.csr.mcause3_0[1]
.sym 8927 my_adr[26]
.sym 8928 servant.wb_ibus_adr[1]
.sym 8929 my_adr[27]
.sym 8930 adr[7]
.sym 8931 wb_mem_rdt[7]
.sym 8932 adr[8]
.sym 8938 my_adr[13]
.sym 8939 $abc$8861$wb_mem_adr[13]_new_
.sym 8940 my_adr[29]
.sym 8941 rx_done
.sym 8943 my_adr[20]
.sym 8947 my_adr[15]
.sym 8948 my_adr[14]
.sym 8950 $abc$8861$wb_mem_adr[30]_new_
.sym 8951 my_adr[19]
.sym 8952 my_adr[31]
.sym 8953 $abc$8861$wb_mem_adr[14]_new_
.sym 8954 $abc$8861$wb_mem_adr[31]_new_
.sym 8956 my_adr[30]
.sym 8958 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 8960 $abc$8861$wb_mem_adr[20]_new_
.sym 8961 $abc$8861$wb_mem_adr[15]_new_
.sym 8962 $abc$8861$wb_mem_adr[29]_new_
.sym 8966 $abc$8861$wb_mem_adr[19]_new_
.sym 8971 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 8972 rx_done
.sym 8973 my_adr[15]
.sym 8974 $abc$8861$wb_mem_adr[15]_new_
.sym 8977 my_adr[31]
.sym 8978 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 8979 rx_done
.sym 8980 $abc$8861$wb_mem_adr[31]_new_
.sym 8983 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 8984 my_adr[20]
.sym 8985 $abc$8861$wb_mem_adr[20]_new_
.sym 8986 rx_done
.sym 8989 rx_done
.sym 8990 $abc$8861$wb_mem_adr[14]_new_
.sym 8991 my_adr[14]
.sym 8992 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 8995 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 8996 $abc$8861$wb_mem_adr[13]_new_
.sym 8997 my_adr[13]
.sym 8998 rx_done
.sym 9001 $abc$8861$wb_mem_adr[30]_new_
.sym 9002 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 9003 rx_done
.sym 9004 my_adr[30]
.sym 9007 my_adr[29]
.sym 9008 $abc$8861$wb_mem_adr[29]_new_
.sym 9009 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 9010 rx_done
.sym 9013 rx_done
.sym 9014 my_adr[19]
.sym 9015 $abc$8861$wb_mem_adr[19]_new_
.sym 9016 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 9018 wb_clk_$glb_clk
.sym 9020 servant.mdu_rs1[12]
.sym 9021 servant.mdu_rs1[10]
.sym 9022 servant.mdu_rs1[14]
.sym 9023 $abc$8861$new_n1906_
.sym 9024 $abc$8861$wb_mem_adr[12]_new_
.sym 9025 servant.mdu_rs1[9]
.sym 9026 servant.mdu_rs1[13]
.sym 9027 servant.mdu_rs1[11]
.sym 9032 wb_mem_dat[4]
.sym 9033 servant.cpu.cpu.cnt_done
.sym 9036 $0\tx_active[0:0]
.sym 9039 dat[13]
.sym 9040 $0\pc_active[0:0]
.sym 9042 dat[18]
.sym 9043 servant.wb_ibus_adr[0]
.sym 9044 rx_done
.sym 9046 servant.cpu.cpu.bufreg_en
.sym 9047 $abc$8861$new_n2048_
.sym 9048 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 9049 servant.wb_ibus_ack
.sym 9050 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9052 servant.cpu.cpu.bufreg_en
.sym 9053 servant.cpu.rreg0[0]
.sym 9054 rx_done
.sym 9055 adr[19]
.sym 9061 adr[15]
.sym 9062 adr[9]
.sym 9063 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7391
.sym 9064 adr[14]
.sym 9065 servant.wb_ibus_ack
.sym 9066 servant.wb_ibus_adr[14]
.sym 9067 adr[29]
.sym 9068 adr[30]
.sym 9069 adr[6]
.sym 9070 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[6]_new_inv_
.sym 9073 adr[28]
.sym 9074 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[7]_new_inv_
.sym 9075 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 9076 adr[31]
.sym 9078 servant.wb_ibus_adr[13]
.sym 9079 $abc$8861$ram.we[2]_new_
.sym 9081 adr[7]
.sym 9082 adr[13]
.sym 9083 servant.mdu_rs1[13]
.sym 9084 $abc$8861$servant.cpu.cpu.immdec.signbit_new_
.sym 9087 servant.mdu_rs1[14]
.sym 9088 $abc$8861$new_n1314_
.sym 9090 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 9091 wb_mem_rdt[7]
.sym 9092 adr[8]
.sym 9094 $abc$8861$ram.we[2]_new_
.sym 9097 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 9100 servant.wb_ibus_adr[13]
.sym 9101 servant.mdu_rs1[13]
.sym 9103 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 9106 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[6]_new_inv_
.sym 9108 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[7]_new_inv_
.sym 9112 adr[6]
.sym 9113 adr[8]
.sym 9114 adr[9]
.sym 9115 adr[7]
.sym 9118 adr[15]
.sym 9119 adr[13]
.sym 9120 $abc$8861$new_n1314_
.sym 9121 adr[14]
.sym 9124 adr[28]
.sym 9125 adr[29]
.sym 9126 adr[30]
.sym 9127 adr[31]
.sym 9130 servant.wb_ibus_ack
.sym 9131 wb_mem_rdt[7]
.sym 9133 $abc$8861$servant.cpu.cpu.immdec.signbit_new_
.sym 9136 servant.mdu_rs1[14]
.sym 9138 servant.wb_ibus_adr[14]
.sym 9139 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 9140 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7391
.sym 9141 i_clk$SB_IO_IN_$glb_clk
.sym 9143 $abc$8861$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$512_Y_new_
.sym 9144 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7391
.sym 9145 servant.cpu.cpu.bufreg_en
.sym 9146 $abc$8861$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$513_Y_new_
.sym 9147 servant.cpu.cpu.decode.opcode[0]
.sym 9148 $abc$8861$wb_mem_sel[1]_new_inv_
.sym 9149 $abc$8861$and$src/servant_1.2.1/service/service.v:184$136_Y[2]_new_
.sym 9150 $abc$8861$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$190_Y_new_
.sym 9156 $abc$8861$wb_mem_adr[30]_new_
.sym 9157 $abc$8861$ram.we[0]_new_
.sym 9158 my_adr[21]
.sym 9159 $abc$8861$ram.we[1]_new_
.sym 9160 $PACKER_VCC_NET
.sym 9161 $abc$8861$wb_mem_adr[22]_new_
.sym 9163 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[12]
.sym 9165 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 9167 $abc$8861$servant.cpu.cpu.immdec.signbit_new_
.sym 9168 servant.cpu.cpu.new_irq
.sym 9169 tx_to_pc.data_index[0]
.sym 9170 wb_mem_rdt[4]
.sym 9171 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 9172 servant.wb_dbus_we
.sym 9176 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$322_Y_new_inv_
.sym 9178 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 9184 adr[26]
.sym 9185 my_adr[25]
.sym 9187 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 9188 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 9191 my_adr[24]
.sym 9192 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 9194 adr[27]
.sym 9196 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 9198 my_adr[28]
.sym 9199 my_adr[26]
.sym 9201 my_adr[27]
.sym 9202 $abc$8861$wb_mem_adr[25]_new_
.sym 9204 rx_done
.sym 9205 adr[24]
.sym 9206 $abc$8861$ram.we[3]_new_
.sym 9208 $abc$8861$wb_mem_adr[27]_new_
.sym 9210 $abc$8861$wb_mem_adr[26]_new_
.sym 9211 adr[25]
.sym 9212 $abc$8861$wb_mem_adr[28]_new_
.sym 9213 $abc$8861$wb_mem_adr[24]_new_
.sym 9215 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 9217 rx_done
.sym 9218 $abc$8861$wb_mem_adr[26]_new_
.sym 9219 my_adr[26]
.sym 9220 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 9223 adr[24]
.sym 9224 adr[26]
.sym 9225 adr[27]
.sym 9226 adr[25]
.sym 9229 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 9230 my_adr[27]
.sym 9231 rx_done
.sym 9232 $abc$8861$wb_mem_adr[27]_new_
.sym 9235 my_adr[25]
.sym 9236 $abc$8861$wb_mem_adr[25]_new_
.sym 9237 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 9238 rx_done
.sym 9241 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 9242 $abc$8861$wb_mem_adr[28]_new_
.sym 9243 rx_done
.sym 9244 my_adr[28]
.sym 9247 my_adr[24]
.sym 9248 rx_done
.sym 9249 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 9250 $abc$8861$wb_mem_adr[24]_new_
.sym 9255 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 9256 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 9259 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 9260 $abc$8861$ram.we[3]_new_
.sym 9264 wb_clk_$glb_clk
.sym 9266 $abc$8861$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 9267 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 9268 $abc$8861$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$705_Y_new_inv_
.sym 9269 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 9270 sel[3]
.sym 9271 we
.sym 9272 $abc$8861$ram.we[3]_new_
.sym 9273 $abc$8861$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$700_Y_new_inv_
.sym 9274 dat[18]
.sym 9277 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 9279 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9280 cyc
.sym 9281 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[13]
.sym 9284 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 9285 tx_to_ble.data_index[1]
.sym 9286 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6641
.sym 9287 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7391
.sym 9288 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 9289 tx_to_ble.data_index[0]
.sym 9290 servant.cpu.cpu.bufreg_en
.sym 9291 $abc$8861$new_n1440_
.sym 9292 servant.wb_timer_rdt[0]
.sym 9293 adr[6]
.sym 9294 servant.mdu_op[0]
.sym 9296 wb_mem_rdt[12]
.sym 9297 servant.mdu_rs1[2]
.sym 9298 servant.cpu.rreg0[1]
.sym 9299 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 9300 servant.mdu_op[1]
.sym 9301 servant.cpu.cpu.new_irq
.sym 9308 $abc$8861$new_n1302_
.sym 9309 servant.mdu_rs1[31]
.sym 9310 servant.cpu.cpu.cnt_en
.sym 9311 servant.cpu.cpu.state.init_done
.sym 9313 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$712_Y_new_
.sym 9315 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[2]
.sym 9317 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 9318 servant.cpu.cpu.bufreg_en
.sym 9319 servant.cpu.cpu.decode.opcode[0]
.sym 9320 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 9321 $abc$8861$new_n1512_
.sym 9322 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9323 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$719_Y_new_
.sym 9324 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 9325 servant.wb_dbus_we
.sym 9326 servant.mdu_op[1]
.sym 9327 servant.cpu.cpu.decode.opcode[1]
.sym 9329 servant.cpu.cpu.decode.opcode[2]
.sym 9330 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$718_Y_new_
.sym 9331 servant.mdu_op[0]
.sym 9332 servant.mdu_op[2]
.sym 9333 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[2]
.sym 9334 $abc$8861$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 9336 servant.cpu.cpu.branch_op
.sym 9337 servant.cpu.cpu.decode.opcode[2]
.sym 9338 servant.cpu.cpu.bufreg_sh_signed
.sym 9342 servant.cpu.cpu.state.init_done
.sym 9343 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$718_Y_new_
.sym 9346 servant.mdu_op[1]
.sym 9347 servant.mdu_op[2]
.sym 9348 servant.mdu_op[0]
.sym 9352 servant.mdu_rs1[31]
.sym 9353 $abc$8861$new_n1512_
.sym 9354 servant.cpu.cpu.bufreg_sh_signed
.sym 9355 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 9358 $abc$8861$new_n1302_
.sym 9359 servant.cpu.cpu.branch_op
.sym 9360 servant.cpu.cpu.decode.opcode[0]
.sym 9361 servant.cpu.cpu.decode.opcode[2]
.sym 9364 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$712_Y_new_
.sym 9365 servant.cpu.cpu.cnt_en
.sym 9366 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$719_Y_new_
.sym 9367 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 9370 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[2]
.sym 9371 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9372 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[2]
.sym 9373 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 9376 $abc$8861$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 9378 servant.cpu.cpu.branch_op
.sym 9379 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 9382 servant.cpu.cpu.decode.opcode[0]
.sym 9383 servant.wb_dbus_we
.sym 9384 servant.cpu.cpu.decode.opcode[2]
.sym 9385 servant.cpu.cpu.decode.opcode[1]
.sym 9386 servant.cpu.cpu.bufreg_en
.sym 9387 i_clk$SB_IO_IN_$glb_clk
.sym 9389 servant.mdu_op[0]
.sym 9390 servant.mdu_op[2]
.sym 9391 servant.wb_dbus_we
.sym 9392 servant.mdu_op[1]
.sym 9393 servant.cpu.cpu.decode.opcode[1]
.sym 9394 servant.cpu.cpu.branch_op
.sym 9395 servant.cpu.cpu.decode.opcode[2]
.sym 9396 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$718_Y_new_
.sym 9399 servant.cpu.rreg0[3]
.sym 9401 dat[23]
.sym 9402 dat[29]
.sym 9403 $abc$8861$ram.we[2]_new_
.sym 9404 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 9405 dat[30]
.sym 9406 dat[25]
.sym 9407 servant.mdu_rs1[31]
.sym 9408 dat[28]
.sym 9410 rx_done
.sym 9411 dat[23]
.sym 9413 servant.cpu.cpu.csr.mcause3_0[1]
.sym 9414 servant.cpu.cpu.decode.opcode[1]
.sym 9415 dat[21]
.sym 9416 servant.cpu.cpu.branch_op
.sym 9417 dat[17]
.sym 9418 servant.cpu.cpu.mem_bytecnt[1]
.sym 9419 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[5]
.sym 9420 adr[9]
.sym 9421 $abc$8861$ram.we[3]_new_
.sym 9422 servant.cpu.cpu.mem_bytecnt[0]
.sym 9423 adr[7]
.sym 9424 servant.cpu.cpu.mem_bytecnt[1]
.sym 9431 servant.cpu.cpu.rs2_addr[0]
.sym 9432 servant.cpu.cpu.cnt_en
.sym 9433 servant.wb_ibus_adr[0]
.sym 9434 servant.cpu.cpu.cnt_done
.sym 9435 rx_done
.sym 9437 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 9438 wb_mem_dat[24]
.sym 9439 servant.cpu.cpu.state.init_done
.sym 9440 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[15]
.sym 9441 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 9442 servant.cpu.cpu.rd_addr[0]
.sym 9443 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 9444 servant.cpu.cpu.state.o_cnt_r[2]
.sym 9445 $abc$8861$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 9447 servant.mdu_op[2]
.sym 9448 servant.cpu.cpu.state.misalign_trap_sync
.sym 9449 $abc$8861$new_n1159_
.sym 9450 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 9451 servant.cpu.cpu.branch_op
.sym 9453 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[15]
.sym 9455 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9459 servant.cpu.cpu.immdec.imm31
.sym 9460 servant.cpu.cpu.decode.opcode[2]
.sym 9461 servant.cpu.cpu.new_irq
.sym 9464 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 9465 servant.cpu.cpu.immdec.imm31
.sym 9466 servant.mdu_op[2]
.sym 9469 servant.cpu.cpu.rd_addr[0]
.sym 9470 servant.cpu.cpu.cnt_done
.sym 9471 servant.cpu.cpu.rs2_addr[0]
.sym 9472 $abc$8861$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 9475 servant.cpu.cpu.state.misalign_trap_sync
.sym 9476 $abc$8861$new_n1159_
.sym 9477 servant.cpu.cpu.new_irq
.sym 9478 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 9481 servant.cpu.cpu.decode.opcode[2]
.sym 9482 servant.cpu.cpu.state.init_done
.sym 9483 servant.cpu.cpu.branch_op
.sym 9484 servant.cpu.cpu.cnt_en
.sym 9487 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 9488 servant.wb_ibus_adr[0]
.sym 9489 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 9490 servant.cpu.cpu.state.o_cnt_r[2]
.sym 9493 wb_mem_dat[24]
.sym 9495 rx_done
.sym 9499 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 9500 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[15]
.sym 9501 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9502 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[15]
.sym 9505 rx_done
.sym 9510 wb_clk_$glb_clk
.sym 9512 dat[17]
.sym 9513 $abc$8861$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 9514 dat[20]
.sym 9515 $abc$8861$new_n1159_
.sym 9516 dat[19]
.sym 9517 $abc$8861$new_n1465_
.sym 9518 $abc$8861$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$614_Y_new_inv_
.sym 9519 dat[21]
.sym 9521 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[17]
.sym 9524 wb_mem_rdt[5]
.sym 9525 wb_mem_rdt[6]
.sym 9526 servant.cpu.cpu.cnt_en
.sym 9527 wb_mem_dat[5]
.sym 9528 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[10]
.sym 9530 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 9531 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[6]
.sym 9532 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[14]
.sym 9533 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[7]
.sym 9534 wb_mem_dat[24]
.sym 9535 servant.cpu.cpu.rs2_addr[0]
.sym 9536 servant.cpu.cpu.cnt_done
.sym 9537 adr[6]
.sym 9538 servant.mdu_op[1]
.sym 9539 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 9540 servant.cpu.cpu.decode.opcode[1]
.sym 9541 servant.cpu.rreg0[0]
.sym 9542 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 9544 $abc$8861$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$604_Y_new_
.sym 9545 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 9546 servant.wb_ibus_ack
.sym 9547 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9553 servant.mdu_op[0]
.sym 9554 servant.mdu_op[2]
.sym 9555 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[10]
.sym 9557 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9558 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 9559 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[14]
.sym 9560 $abc$8861$new_n1465_
.sym 9561 servant.cpu.cpu.state.o_cnt_r[2]
.sym 9562 $abc$8861$new_n1466_
.sym 9563 servant.cpu.cpu.state.o_cnt[2]
.sym 9564 servant.mdu_op[1]
.sym 9565 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9567 servant.cpu.cpu.decode.opcode[2]
.sym 9568 servant.cpu.cpu.mem_bytecnt[0]
.sym 9571 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[7]
.sym 9574 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[10]
.sym 9575 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[6]
.sym 9576 servant.cpu.cpu.branch_op
.sym 9578 servant.cpu.cpu.mem_bytecnt[1]
.sym 9582 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[14]
.sym 9583 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[6]
.sym 9584 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[7]
.sym 9586 servant.mdu_op[0]
.sym 9587 servant.mdu_op[2]
.sym 9588 servant.mdu_op[1]
.sym 9592 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9593 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[14]
.sym 9594 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 9595 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[14]
.sym 9600 $abc$8861$new_n1466_
.sym 9601 $abc$8861$new_n1465_
.sym 9604 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 9605 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[7]
.sym 9606 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9607 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[7]
.sym 9610 servant.cpu.cpu.mem_bytecnt[0]
.sym 9611 servant.cpu.cpu.state.o_cnt_r[2]
.sym 9612 servant.cpu.cpu.mem_bytecnt[1]
.sym 9613 servant.cpu.cpu.state.o_cnt[2]
.sym 9616 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 9617 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9618 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[6]
.sym 9619 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[6]
.sym 9622 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9623 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[10]
.sym 9624 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[10]
.sym 9625 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 9628 servant.cpu.cpu.branch_op
.sym 9630 servant.cpu.cpu.decode.opcode[2]
.sym 9633 i_clk$SB_IO_IN_$glb_clk
.sym 9634 wb_rst_$glb_sr
.sym 9635 servant.cpu.cpu.csr.mcause3_0[0]
.sym 9636 $abc$8861$new_n1649_
.sym 9637 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$621_Y_new_
.sym 9638 $abc$8861$auto$simplemap.cc:250:simplemap_eqne$7561[1]_new_
.sym 9639 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$322_Y_new_inv_
.sym 9640 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$289_Y_new_
.sym 9641 $abc$8861$servant.cpu.cpu.decode.csr_op_new_
.sym 9642 $abc$8861$servant.cpu.cpu.csr.mcause_new_
.sym 9647 rx_done
.sym 9649 $abc$8861$new_n1423_
.sym 9650 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7124
.sym 9651 wb_mem_dat[21]
.sym 9654 servant.cpu.rreg0[2]
.sym 9655 $abc$8861$new_n1566_
.sym 9656 dat[25]
.sym 9658 dat[20]
.sym 9659 dat[22]
.sym 9660 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$322_Y_new_inv_
.sym 9661 servant.cpu.cpu.new_irq
.sym 9662 servant.mdu_op[2]
.sym 9663 $abc$8861$new_n1580_
.sym 9664 servant.cpu.cpu.cnt_done
.sym 9665 wb_mem_dat[19]
.sym 9666 servant.cpu.cpu.state.stage_two_req
.sym 9669 wb_mem_dat[28]
.sym 9670 wb_mem_dat[20]
.sym 9676 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 9677 $abc$8861$ram.we[2]_new_
.sym 9680 rx_done
.sym 9682 wb_mem_dat[26]
.sym 9684 wb_mem_dat[22]
.sym 9686 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9688 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[8]
.sym 9689 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 9690 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[9]
.sym 9691 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 9693 $abc$8861$ram.we[3]_new_
.sym 9696 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[12]
.sym 9699 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 9700 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[8]
.sym 9704 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[12]
.sym 9705 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 9706 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[9]
.sym 9707 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9709 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9710 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[8]
.sym 9711 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 9712 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[8]
.sym 9716 rx_done
.sym 9718 wb_mem_dat[26]
.sym 9721 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 9722 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 9727 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[12]
.sym 9728 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 9729 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9730 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[12]
.sym 9735 rx_done
.sym 9736 wb_mem_dat[22]
.sym 9740 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 9741 $abc$8861$ram.we[3]_new_
.sym 9745 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 9746 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[9]
.sym 9747 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 9748 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[9]
.sym 9751 $abc$8861$ram.we[2]_new_
.sym 9752 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 9756 wb_clk_$glb_clk
.sym 9758 servant.cpu.cpu.ebreak
.sym 9759 servant.cpu.cpu.csr_in
.sym 9760 $abc$8861$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$384_Y_new_inv_
.sym 9761 $abc$8861$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$278_Y_new_
.sym 9762 servant.cpu.cpu.decode.op26
.sym 9763 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 9764 servant.cpu.cpu.decode.op22
.sym 9765 $abc$8861$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 9766 dat[22]
.sym 9770 servant.cpu.cpu.immdec.imm31
.sym 9772 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[15]
.sym 9774 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 9775 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[5]
.sym 9776 wb_mem_rdt[31]
.sym 9777 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[1]
.sym 9778 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[13]
.sym 9780 wb_mem_dat[22]
.sym 9784 $abc$8861$new_n1922_
.sym 9785 servant.cpu.rreg0[1]
.sym 9786 servant.cpu.cpu.rs2_addr[3]
.sym 9787 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 9788 servant.wb_timer_rdt[0]
.sym 9789 servant.cpu.cpu.rs2_addr[2]
.sym 9790 dat[28]
.sym 9791 servant.mdu_op[0]
.sym 9792 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 9793 servant.cpu.cpu.csr_in
.sym 9799 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7553
.sym 9802 $abc$8861$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 9803 wb_mem_dat[27]
.sym 9805 wb_mem_dat[25]
.sym 9806 servant.cpu.cpu.state.o_cnt_r[3]
.sym 9807 rx_done
.sym 9809 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$621_Y_new_
.sym 9810 wb_mem_dat[29]
.sym 9815 servant.cpu.cpu.csr.mstatus_mie
.sym 9817 servant.cpu.cpu.state.o_cnt[2]
.sym 9820 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 9821 servant.cpu.cpu.decode.op22
.sym 9822 $abc$8861$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 9823 servant.cpu.cpu.ebreak
.sym 9824 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$302_Y_new_
.sym 9828 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 9829 wb_mem_dat[28]
.sym 9833 rx_done
.sym 9835 wb_mem_dat[28]
.sym 9838 servant.cpu.cpu.state.o_cnt_r[3]
.sym 9839 servant.cpu.cpu.decode.op22
.sym 9840 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$621_Y_new_
.sym 9841 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 9844 servant.cpu.cpu.state.o_cnt[2]
.sym 9845 servant.cpu.cpu.state.o_cnt_r[3]
.sym 9846 servant.cpu.cpu.decode.op22
.sym 9847 servant.cpu.cpu.ebreak
.sym 9850 $abc$8861$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 9851 servant.cpu.cpu.csr.mstatus_mie
.sym 9852 $abc$8861$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 9853 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$302_Y_new_
.sym 9856 wb_mem_dat[29]
.sym 9857 rx_done
.sym 9862 rx_done
.sym 9863 wb_mem_dat[25]
.sym 9868 wb_mem_dat[27]
.sym 9871 rx_done
.sym 9874 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 9875 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7553
.sym 9877 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$302_Y_new_
.sym 9879 wb_clk_$glb_clk
.sym 9881 servant.cpu.raddr[4]
.sym 9882 servant.wb_timer_rdt[0]
.sym 9883 servant.cpu.waddr[4]
.sym 9884 servant.cpu.cpu.state.stage_two_req
.sym 9885 $abc$8861$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 9886 servant.cpu.waddr[7]
.sym 9887 $abc$8861$new_n2024_
.sym 9888 $abc$8861$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$402_Y[1]_new_inv_
.sym 9893 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7553
.sym 9895 dat[25]
.sym 9896 wb_mem_dat[29]
.sym 9900 $abc$8861$new_n1595_
.sym 9908 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$287_Y_new_inv_
.sym 9912 servant.cpu.rdata0
.sym 9915 $abc$8861$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 9923 servant.cpu.cpu.csr_in
.sym 9925 $abc$8861$new_n1323_
.sym 9926 servant.cpu.raddr[7]
.sym 9927 servant.cpu.raddr[4]
.sym 9929 $abc$8861$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 9930 servant.cpu.rreg0[2]
.sym 9931 servant.cpu.raddr[5]
.sym 9932 servant.cpu.raddr[6]
.sym 9933 servant.cpu.rreg0[4]
.sym 9935 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 9936 servant.wb_ibus_adr[0]
.sym 9938 servant.cpu.raddr[8]
.sym 9939 servant.cpu.rf_ram_if.rcnt[0]
.sym 9941 servant.cpu.cpu.rs2_addr[4]
.sym 9942 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 9945 servant.cpu.rreg0[1]
.sym 9946 servant.cpu.cpu.rs2_addr[3]
.sym 9947 servant.cpu.rf_ram_if.rcnt[0]
.sym 9949 servant.cpu.cpu.rs2_addr[2]
.sym 9950 $abc$8861$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 9952 servant.cpu.rreg0[3]
.sym 9953 servant.cpu.raddr[9]
.sym 9955 servant.cpu.raddr[9]
.sym 9956 servant.cpu.cpu.rs2_addr[4]
.sym 9957 servant.cpu.rreg0[4]
.sym 9958 servant.cpu.rf_ram_if.rcnt[0]
.sym 9961 $abc$8861$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 9962 servant.cpu.rf_ram_if.rcnt[0]
.sym 9963 servant.cpu.rreg0[1]
.sym 9967 servant.cpu.raddr[9]
.sym 9968 servant.cpu.rf_ram_if.rcnt[0]
.sym 9969 servant.cpu.cpu.rs2_addr[2]
.sym 9970 servant.cpu.rreg0[2]
.sym 9973 servant.cpu.raddr[6]
.sym 9974 servant.cpu.raddr[8]
.sym 9976 servant.cpu.raddr[7]
.sym 9979 servant.cpu.rf_ram_if.rcnt[0]
.sym 9980 servant.cpu.cpu.rs2_addr[3]
.sym 9981 servant.cpu.raddr[9]
.sym 9982 servant.cpu.rreg0[3]
.sym 9985 servant.cpu.raddr[4]
.sym 9986 servant.cpu.raddr[9]
.sym 9987 $abc$8861$new_n1323_
.sym 9988 servant.cpu.raddr[5]
.sym 9992 servant.cpu.cpu.csr_in
.sym 9993 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 9994 servant.wb_ibus_adr[0]
.sym 9997 $abc$8861$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 9998 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 9999 servant.cpu.rf_ram_if.rcnt[0]
.sym 10000 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 10002 i_clk$SB_IO_IN_$glb_clk
.sym 10006 servant.cpu.waddr[1]
.sym 10007 servant.cpu.waddr[2]
.sym 10008 servant.cpu.waddr[3]
.sym 10009 servant.cpu.waddr[9]
.sym 10010 servant.cpu.rf_ram_if.rdata0[1]
.sym 10011 $abc$8861$auto$rtlil.cc:1969:NotGate$8765
.sym 10013 $abc$8861$new_n1640_
.sym 10016 servant.cpu.cpu.cnt_en
.sym 10018 wb_mem_dat[25]
.sym 10021 servant.cpu.cpu.rd_addr[3]
.sym 10022 servant.cpu.cpu.rs2_addr[0]
.sym 10025 servant.wb_timer_rdt[0]
.sym 10027 wb_mem_dat[27]
.sym 10031 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 10034 servant.cpu.rreg0[0]
.sym 10047 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 10051 servant.cpu.rf_ram_if.wen1_r
.sym 10055 servant.cpu.rf_ram_if.wcnt[0]
.sym 10056 $abc$8861$new_n1922_
.sym 10057 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 10058 servant.cpu.rf_ram.regzero
.sym 10059 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 10061 servant.cpu.cpu.state.o_cnt_r[3]
.sym 10062 servant.cpu.cpu.cnt_en
.sym 10064 servant.cpu.rf_ram.rdata[0]
.sym 10065 servant.cpu.cpu.cnt_en
.sym 10067 servant.cpu.rf_ram_if.rdata0[1]
.sym 10068 servant.cpu.rf_ram_if.wen0_r
.sym 10069 servant.cpu.cpu.cnt_done
.sym 10071 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 10072 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 10073 servant.cpu.rf_ram_if.rcnt[0]
.sym 10074 servant.cpu.rf_ram_if.wdata0_r
.sym 10075 $abc$8861$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 10079 servant.cpu.rf_ram_if.rcnt[0]
.sym 10084 servant.cpu.rf_ram_if.rcnt[0]
.sym 10085 servant.cpu.rf_ram_if.rdata0[1]
.sym 10086 servant.cpu.rf_ram.rdata[0]
.sym 10087 servant.cpu.rf_ram.regzero
.sym 10093 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 10096 servant.cpu.rf_ram_if.wcnt[0]
.sym 10098 servant.cpu.rf_ram_if.wen0_r
.sym 10099 servant.cpu.rf_ram_if.wen1_r
.sym 10103 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 10104 servant.cpu.rf_ram_if.wdata0_r
.sym 10105 servant.cpu.rf_ram_if.wcnt[0]
.sym 10110 servant.cpu.cpu.cnt_done
.sym 10111 servant.cpu.cpu.state.o_cnt_r[3]
.sym 10114 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 10116 servant.cpu.cpu.cnt_en
.sym 10117 $abc$8861$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 10120 servant.cpu.cpu.cnt_en
.sym 10121 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 10122 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 10123 $abc$8861$new_n1922_
.sym 10125 i_clk$SB_IO_IN_$glb_clk
.sym 10132 dat[24]
.sym 10137 servant.cpu.rf_ram_if.wcnt[0]
.sym 10138 servant.cpu.waddr[2]
.sym 10145 dat[25]
.sym 10146 $PACKER_VCC_NET
.sym 10147 servant.cpu.cpu.cnt_en
.sym 10148 servant.cpu.raddr[0]
.sym 10153 servant.cpu.raddr[3]
.sym 10155 servant.cpu.rf_ram_if.rcnt[0]
.sym 10228 $abc$8861$auto$wreduce.cc:455:run$1321[2]
.sym 10229 $abc$8861$auto$wreduce.cc:455:run$1321[3]
.sym 10230 $abc$8861$auto$wreduce.cc:455:run$1321[4]
.sym 10231 $abc$8861$auto$wreduce.cc:455:run$1321[5]
.sym 10232 $abc$8861$auto$wreduce.cc:455:run$1321[6]
.sym 10233 tx_to_pc.clock_count[5]
.sym 10237 adr[6]
.sym 10242 servant.wb_ibus_adr[0]
.sym 10243 servant.mdu_rs1[10]
.sym 10245 adr[2]
.sym 10248 servant.mdu_rs1[15]
.sym 10249 $PACKER_GND_NET
.sym 10250 adr[7]
.sym 10273 tx_to_pc.clock_count[1]
.sym 10274 tx_to_pc.clock_count[4]
.sym 10280 tx_to_pc.clock_count[0]
.sym 10282 $PACKER_VCC_NET
.sym 10285 tx_to_pc.clock_count[2]
.sym 10289 tx_to_pc.clock_count[6]
.sym 10291 tx_to_pc.clock_count[5]
.sym 10299 tx_to_pc.clock_count[3]
.sym 10300 $nextpnr_ICESTORM_LC_10$O
.sym 10302 tx_to_pc.clock_count[0]
.sym 10306 $auto$alumacc.cc:474:replace_alu$1375.C[2]
.sym 10309 tx_to_pc.clock_count[1]
.sym 10312 $auto$alumacc.cc:474:replace_alu$1375.C[3]
.sym 10314 tx_to_pc.clock_count[2]
.sym 10318 $auto$alumacc.cc:474:replace_alu$1375.C[4]
.sym 10320 tx_to_pc.clock_count[3]
.sym 10321 $PACKER_VCC_NET
.sym 10324 $auto$alumacc.cc:474:replace_alu$1375.C[5]
.sym 10326 $PACKER_VCC_NET
.sym 10327 tx_to_pc.clock_count[4]
.sym 10330 $auto$alumacc.cc:474:replace_alu$1375.C[6]
.sym 10333 tx_to_pc.clock_count[5]
.sym 10336 $nextpnr_ICESTORM_LC_11$I3
.sym 10338 tx_to_pc.clock_count[6]
.sym 10342 $nextpnr_ICESTORM_LC_11$COUT
.sym 10345 $PACKER_VCC_NET
.sym 10346 $nextpnr_ICESTORM_LC_11$I3
.sym 10352 wb_clk
.sym 10354 tx_to_pc.state[1]
.sym 10355 tx_to_pc.clock_count[2]
.sym 10356 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[62]_new_
.sym 10357 $abc$8861$new_n1767_
.sym 10358 $abc$8861$auto$rtlil.cc:1969:NotGate$8627
.sym 10359 tx_to_pc.clock_count[6]
.sym 10360 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[50]_new_
.sym 10361 tx_to_pc.clock_count[3]
.sym 10366 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[4]
.sym 10368 adr[8]
.sym 10370 adr[8]
.sym 10372 tx_to_pc.clock_count[0]
.sym 10373 tx_to_pc.clock_count[1]
.sym 10374 $PACKER_VCC_NET
.sym 10376 adr[9]
.sym 10377 adr[6]
.sym 10385 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 10388 $abc$8861$techmap\tx_to_pc.$procmux$1135_Y[0]_new_
.sym 10399 $abc$8861$techmap\tx_to_pc.$procmux$1160_Y[0]_new_inv_
.sym 10408 adr[7]
.sym 10409 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6659
.sym 10410 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2568_new_
.sym 10413 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[11]
.sym 10414 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 10417 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 10419 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[11]_new_inv_
.sym 10420 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 10424 $PACKER_VCC_NET
.sym 10426 $nextpnr_ICESTORM_LC_11$COUT
.sym 10433 servant.mdu_rs1[17]
.sym 10438 servant.wb_ibus_adr[16]
.sym 10442 servant.cpu.cpu.bufreg_en
.sym 10443 tx_to_pc.data_index[0]
.sym 10446 $abc$8861$techmap\tx_to_pc.$procmux$1135_Y[0]_new_
.sym 10447 $PACKER_VCC_NET
.sym 10449 servant.mdu_rs1[9]
.sym 10457 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 10458 servant.mdu_rs1[16]
.sym 10462 $abc$8861$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$157_Y[0]
.sym 10464 $abc$8861$techmap\tx_to_pc.$procmux$1135_Y[0]_new_
.sym 10465 tx_to_pc.data_index[0]
.sym 10466 $abc$8861$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$157_Y[0]
.sym 10467 $nextpnr_ICESTORM_LC_11$COUT
.sym 10473 servant.mdu_rs1[16]
.sym 10477 servant.wb_ibus_adr[16]
.sym 10478 servant.mdu_rs1[16]
.sym 10479 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 10485 servant.mdu_rs1[17]
.sym 10490 servant.mdu_rs1[9]
.sym 10507 $PACKER_VCC_NET
.sym 10508 tx_to_pc.data_index[0]
.sym 10510 servant.cpu.cpu.bufreg_en
.sym 10511 i_clk$SB_IO_IN_$glb_clk
.sym 10513 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5068[1]_new_inv_
.sym 10514 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 10515 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 10516 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[11]_new_inv_
.sym 10517 tx_to_pc.state[0]
.sym 10518 $abc$8861$auto$ice40_ffinit.cc:141:execute$8455
.sym 10519 $abc$8861$new_n1556_
.sym 10520 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2568_new_
.sym 10524 adr[6]
.sym 10525 pc_active
.sym 10527 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[9]
.sym 10528 rx_done
.sym 10529 servant.mdu_rs1[17]
.sym 10530 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[14]
.sym 10532 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 10535 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[12]
.sym 10537 dat[4]
.sym 10538 adr[2]
.sym 10539 dat[0]
.sym 10540 adr[9]
.sym 10542 adr[7]
.sym 10543 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[29]_new_
.sym 10544 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 10546 adr[6]
.sym 10548 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 10555 servant.wb_ibus_adr[4]
.sym 10560 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 10563 servant.wb_ibus_adr[17]
.sym 10564 servant.wb_ibus_adr[10]
.sym 10568 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[13]
.sym 10569 servant.mdu_rs1[9]
.sym 10571 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 10572 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[13]
.sym 10578 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[11]
.sym 10580 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 10582 servant.wb_ibus_adr[9]
.sym 10585 servant.wb_ibus_adr[16]
.sym 10588 servant.wb_ibus_adr[4]
.sym 10593 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[13]
.sym 10594 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 10595 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 10596 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[13]
.sym 10599 servant.wb_ibus_adr[16]
.sym 10605 servant.wb_ibus_adr[9]
.sym 10606 servant.mdu_rs1[9]
.sym 10607 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 10614 servant.wb_ibus_adr[10]
.sym 10617 servant.wb_ibus_adr[9]
.sym 10625 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 10626 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[11]
.sym 10630 servant.wb_ibus_adr[17]
.sym 10633 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7583_$glb_ce
.sym 10634 i_clk$SB_IO_IN_$glb_clk
.sym 10635 wb_rst_$glb_sr
.sym 10636 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6659
.sym 10637 dat[12]
.sym 10638 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 10639 $abc$8861$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$153.buffer[0]_new_inv_
.sym 10640 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[13]_new_inv_
.sym 10641 dat[3]
.sym 10642 dat[2]
.sym 10643 dat[0]
.sym 10648 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 10649 servant.wb_ibus_adr[17]
.sym 10650 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7322
.sym 10654 servant.wb_ibus_adr[15]
.sym 10656 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7322
.sym 10657 rx_from_ble.data_index[1]
.sym 10659 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 10660 adr[3]
.sym 10662 dat[11]
.sym 10663 wb_mem_dat[4]
.sym 10664 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 10665 $abc$8861$techmap\tx_to_pc.$procmux$1135_Y[0]_new_
.sym 10666 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 10667 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 10668 adr[7]
.sym 10669 rx_done
.sym 10670 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[11]
.sym 10671 dat[12]
.sym 10679 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 10680 $abc$8861$wb_mem_adr[3]_new_
.sym 10683 wb_mem_dat[11]
.sym 10684 rx_done
.sym 10685 $abc$8861$wb_mem_adr[6]_new_
.sym 10687 $abc$8861$wb_mem_adr[7]_new_
.sym 10688 $abc$8861$wb_mem_adr[9]_new_
.sym 10691 adr[2]
.sym 10692 $abc$8861$wb_mem_adr[2]_new_
.sym 10694 servant.mdu_rs1[17]
.sym 10695 my_adr[3]
.sym 10697 adr[3]
.sym 10698 servant.wb_ibus_adr[17]
.sym 10699 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10700 adr[4]
.sym 10701 my_adr[9]
.sym 10702 my_adr[7]
.sym 10706 my_adr[6]
.sym 10707 my_adr[2]
.sym 10708 adr[5]
.sym 10710 my_adr[7]
.sym 10711 rx_done
.sym 10712 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10713 $abc$8861$wb_mem_adr[7]_new_
.sym 10716 adr[4]
.sym 10717 adr[5]
.sym 10718 adr[2]
.sym 10719 adr[3]
.sym 10722 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10723 rx_done
.sym 10724 my_adr[6]
.sym 10725 $abc$8861$wb_mem_adr[6]_new_
.sym 10728 servant.mdu_rs1[17]
.sym 10729 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 10730 servant.wb_ibus_adr[17]
.sym 10734 my_adr[3]
.sym 10735 rx_done
.sym 10736 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10737 $abc$8861$wb_mem_adr[3]_new_
.sym 10742 rx_done
.sym 10743 wb_mem_dat[11]
.sym 10746 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10747 my_adr[2]
.sym 10748 $abc$8861$wb_mem_adr[2]_new_
.sym 10749 rx_done
.sym 10752 my_adr[9]
.sym 10753 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10754 rx_done
.sym 10755 $abc$8861$wb_mem_adr[9]_new_
.sym 10757 wb_clk_$glb_clk
.sym 10759 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[61]_new_
.sym 10760 data_to[0]
.sym 10761 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 10762 data_to[7]
.sym 10763 data_to[2]
.sym 10764 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 10765 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10766 $abc$8861$new_n1770_
.sym 10767 from_ble[3]
.sym 10771 wb_mem_dat[3]
.sym 10773 dat[11]
.sym 10774 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[8]
.sym 10775 $abc$8861$new_n1398_
.sym 10776 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 10777 from_ble[0]
.sym 10779 wb_mem_dat[11]
.sym 10780 from_ble[4]
.sym 10781 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[12]
.sym 10782 $abc$8861$new_n1387_
.sym 10784 adr[6]
.sym 10786 servant.cpu.cpu.branch_op
.sym 10787 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 10788 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10789 $abc$8861$techmap\tx_to_pc.$procmux$1160_Y[0]_new_inv_
.sym 10790 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7523
.sym 10791 tx_to_pc.data_index[1]
.sym 10792 adr[2]
.sym 10793 adr[8]
.sym 10794 adr[9]
.sym 10800 rx_done
.sym 10802 my_adr[0]
.sym 10804 adr[1]
.sym 10806 servant.wb_ibus_adr[1]
.sym 10807 $abc$8861$wb_mem_adr[10]_new_
.sym 10809 $abc$8861$new_n1312_
.sym 10810 my_adr[1]
.sym 10814 adr[0]
.sym 10817 my_adr[11]
.sym 10818 from_ble[4]
.sym 10819 my_adr[10]
.sym 10820 $abc$8861$wb_mem_adr[11]_new_
.sym 10821 $abc$8861$wb_mem_adr[12]_new_
.sym 10822 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10823 wb_mem_dat[4]
.sym 10824 servant.wb_ibus_adr[0]
.sym 10825 $abc$8861$wb_mem_adr[18]_new_
.sym 10826 my_adr[18]
.sym 10827 my_adr[12]
.sym 10829 rx_done
.sym 10830 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10831 $abc$8861$new_n1770_
.sym 10833 rx_done
.sym 10834 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10835 from_ble[4]
.sym 10836 wb_mem_dat[4]
.sym 10839 my_adr[11]
.sym 10840 $abc$8861$wb_mem_adr[11]_new_
.sym 10841 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10842 rx_done
.sym 10845 rx_done
.sym 10846 my_adr[18]
.sym 10847 $abc$8861$wb_mem_adr[18]_new_
.sym 10848 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10851 adr[0]
.sym 10852 $abc$8861$new_n1312_
.sym 10854 adr[1]
.sym 10857 servant.wb_ibus_adr[1]
.sym 10858 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10859 $abc$8861$new_n1770_
.sym 10860 my_adr[1]
.sym 10863 my_adr[10]
.sym 10864 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10865 $abc$8861$wb_mem_adr[10]_new_
.sym 10866 rx_done
.sym 10869 $abc$8861$new_n1770_
.sym 10870 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10871 my_adr[0]
.sym 10872 servant.wb_ibus_adr[0]
.sym 10875 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10876 rx_done
.sym 10877 $abc$8861$wb_mem_adr[12]_new_
.sym 10878 my_adr[12]
.sym 10880 wb_clk_$glb_clk
.sym 10882 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 10883 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[4]_new_inv_
.sym 10884 $abc$8861$techmap\tx_to_pc.$procmux$1135_Y[0]_new_
.sym 10885 data_to[6]
.sym 10886 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6719
.sym 10887 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 10888 data_to[4]
.sym 10889 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 10895 $abc$8861$wb_mem_adr[16]_new_
.sym 10896 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[5]
.sym 10897 wb_mem_rdt[7]
.sym 10898 $abc$8861$new_n1351_
.sym 10899 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[4]
.sym 10901 $abc$8861$wb_mem_adr[17]_new_
.sym 10902 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[7]
.sym 10903 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 10904 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[0]
.sym 10905 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 10906 servant.wb_ibus_adr[13]
.sym 10907 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 10908 $abc$8861$techmap\tx_to_pc.$procmux$1160_Y[2]_new_inv_
.sym 10909 $abc$8861$new_n1311_
.sym 10910 servant.cpu.cpu.csr.mcause3_0[2]
.sym 10911 wb_mem_rdt[3]
.sym 10912 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[11]_new_inv_
.sym 10913 tx_to_pc.data_index[0]
.sym 10914 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 10915 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 10916 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2568_new_
.sym 10917 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 10923 servant.cpu.cpu.new_irq
.sym 10924 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$322_Y_new_inv_
.sym 10926 tx_to_pc.data_index[0]
.sym 10927 servant.mdu_rs1[31]
.sym 10929 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 10930 servant.mdu_rs1[30]
.sym 10934 servant.wb_ibus_adr[10]
.sym 10935 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 10936 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 10941 $abc$8861$techmap\tx_to_pc.$procmux$1135_Y[0]_new_
.sym 10945 $abc$8861$new_n1906_
.sym 10946 servant.cpu.cpu.branch_op
.sym 10947 tx_to_pc.data_index[2]
.sym 10949 $abc$8861$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$157_Y[2]
.sym 10950 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7523
.sym 10951 tx_to_pc.data_index[1]
.sym 10952 servant.cpu.cpu.csr.mcause3_0[3]
.sym 10953 servant.mdu_rs1[10]
.sym 10955 $nextpnr_ICESTORM_LC_14$O
.sym 10957 tx_to_pc.data_index[0]
.sym 10961 $auto$alumacc.cc:474:replace_alu$1417.C[2]
.sym 10964 tx_to_pc.data_index[1]
.sym 10969 tx_to_pc.data_index[2]
.sym 10971 $auto$alumacc.cc:474:replace_alu$1417.C[2]
.sym 10974 servant.mdu_rs1[30]
.sym 10977 servant.mdu_rs1[31]
.sym 10980 $abc$8861$new_n1906_
.sym 10981 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$322_Y_new_inv_
.sym 10986 tx_to_pc.data_index[2]
.sym 10987 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 10988 $abc$8861$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$157_Y[2]
.sym 10989 $abc$8861$techmap\tx_to_pc.$procmux$1135_Y[0]_new_
.sym 10992 servant.cpu.cpu.csr.mcause3_0[3]
.sym 10993 servant.cpu.cpu.branch_op
.sym 10994 servant.cpu.cpu.new_irq
.sym 10995 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 10998 servant.mdu_rs1[10]
.sym 10999 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 11001 servant.wb_ibus_adr[10]
.sym 11002 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7523
.sym 11003 i_clk$SB_IO_IN_$glb_clk
.sym 11005 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7547
.sym 11006 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7328
.sym 11007 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 11008 $abc$8861$ram.o_wb_rdt[11]_new_inv_
.sym 11009 servant.wb_ibus_adr[12]
.sym 11010 $0\tx_active[0:0]
.sym 11011 servant.wb_ibus_adr[13]
.sym 11012 $0\pc_active[0:0]
.sym 11018 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 11020 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 11022 adr[19]
.sym 11024 rx_done
.sym 11025 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[15]
.sym 11026 servant.wb_timer_rdt[2]
.sym 11028 wb_mem_rdt[6]
.sym 11030 adr[2]
.sym 11031 servant.wb_ibus_ack
.sym 11032 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 11033 tx_to_pc.data_index[2]
.sym 11034 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 11035 $abc$8861$ram.we[0]_new_
.sym 11036 $abc$8861$ram.o_wb_rdt[8]_new_inv_
.sym 11037 servant.cpu.cpu.decode.opcode[0]
.sym 11038 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 11039 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 11040 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 11049 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 11053 servant.mdu_rs1[11]
.sym 11056 servant.wb_ibus_adr[15]
.sym 11062 servant.wb_ibus_adr[11]
.sym 11066 servant.wb_ibus_adr[12]
.sym 11067 servant.wb_ibus_adr[18]
.sym 11068 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 11069 $abc$8861$new_n1311_
.sym 11071 servant.mdu_rs1[15]
.sym 11074 $abc$8861$new_n1313_
.sym 11076 servant.wb_ibus_adr[1]
.sym 11079 servant.wb_ibus_adr[12]
.sym 11085 $abc$8861$new_n1313_
.sym 11086 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 11087 $abc$8861$new_n1311_
.sym 11094 servant.wb_ibus_adr[1]
.sym 11100 servant.wb_ibus_adr[11]
.sym 11106 servant.wb_ibus_adr[18]
.sym 11109 servant.wb_ibus_adr[15]
.sym 11115 servant.wb_ibus_adr[11]
.sym 11116 servant.mdu_rs1[11]
.sym 11118 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 11121 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 11122 servant.mdu_rs1[15]
.sym 11123 servant.wb_ibus_adr[15]
.sym 11125 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7583_$glb_ce
.sym 11126 i_clk$SB_IO_IN_$glb_clk
.sym 11127 wb_rst_$glb_sr
.sym 11128 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[5]_new_inv_
.sym 11129 $abc$8861$ram.we[0]_new_
.sym 11130 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1896[5]_new_inv_
.sym 11131 adr[23]
.sym 11132 sel[1]
.sym 11133 $abc$8861$ram.we[1]_new_
.sym 11134 adr[21]
.sym 11135 adr[22]
.sym 11138 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 11140 servant.cpu.cpu.new_irq
.sym 11142 servant.mdu_rs1[30]
.sym 11144 wb_mem_rdt[4]
.sym 11146 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 11147 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7547
.sym 11151 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 11152 adr[3]
.sym 11154 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 11155 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 11157 adr[3]
.sym 11158 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 11159 wb_mem_dat[4]
.sym 11160 adr[7]
.sym 11161 rx_done
.sym 11162 wb_mem_rdt[2]
.sym 11163 servant.mdu_rs1[0]
.sym 11171 servant.cpu.cpu.bufreg_en
.sym 11173 servant.wb_ibus_adr[12]
.sym 11175 servant.mdu_rs1[13]
.sym 11176 servant.mdu_rs1[11]
.sym 11177 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 11182 servant.cpu.cpu.csr.mcause3_0[2]
.sym 11185 servant.mdu_rs1[12]
.sym 11186 servant.mdu_rs1[10]
.sym 11188 servant.cpu.cpu.state.misalign_trap_sync
.sym 11191 servant.mdu_rs1[15]
.sym 11194 servant.wb_dbus_we
.sym 11195 servant.mdu_rs1[14]
.sym 11199 servant.cpu.cpu.branch_op
.sym 11204 servant.mdu_rs1[13]
.sym 11210 servant.mdu_rs1[11]
.sym 11214 servant.mdu_rs1[15]
.sym 11220 servant.cpu.cpu.state.misalign_trap_sync
.sym 11221 servant.cpu.cpu.csr.mcause3_0[2]
.sym 11222 servant.cpu.cpu.branch_op
.sym 11223 servant.wb_dbus_we
.sym 11226 servant.mdu_rs1[12]
.sym 11227 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 11228 servant.wb_ibus_adr[12]
.sym 11234 servant.mdu_rs1[10]
.sym 11239 servant.mdu_rs1[14]
.sym 11245 servant.mdu_rs1[12]
.sym 11248 servant.cpu.cpu.bufreg_en
.sym 11249 i_clk$SB_IO_IN_$glb_clk
.sym 11251 sel[0]
.sym 11252 cyc
.sym 11253 $abc$8861$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 11254 $abc$8861$new_n1678_
.sym 11255 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 11256 dat[14]
.sym 11257 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7355
.sym 11258 sel[2]
.sym 11260 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[9]
.sym 11265 servant.cpu.cpu.new_irq
.sym 11267 $abc$8861$wb_mem_adr[23]_new_
.sym 11268 $abc$8861$wb_mem_adr[21]_new_
.sym 11272 wb_mem_rdt[12]
.sym 11273 servant.wb_timer_rdt[0]
.sym 11275 servant.cpu.cpu.decode.opcode[0]
.sym 11276 adr[6]
.sym 11277 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7523
.sym 11278 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 11280 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 11281 servant.mdu_op[1]
.sym 11282 tx_to_pc.data_index[1]
.sym 11283 $add$src/servant_1.2.1/service/service.v:157$113_Y[23]
.sym 11284 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 11285 servant.cpu.cpu.branch_op
.sym 11286 $abc$8861$techmap\tx_to_pc.$procmux$1160_Y[0]_new_inv_
.sym 11297 we
.sym 11299 $abc$8861$new_n2048_
.sym 11300 servant.cpu.cpu.immdec.imm7
.sym 11303 servant.wb_ibus_ack
.sym 11304 servant.cpu.cpu.decode.opcode[0]
.sym 11305 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 11306 rx_done
.sym 11307 servant.cpu.cpu.branch_op
.sym 11308 $abc$8861$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$512_Y_new_
.sym 11309 cyc
.sym 11311 servant.wb_ibus_ack
.sym 11313 servant.cpu.cpu.cnt_en
.sym 11314 servant.mdu_op[1]
.sym 11315 servant.mdu_rs1[0]
.sym 11316 servant.mdu_op[0]
.sym 11317 $abc$8861$servant.cpu.cpu.immdec.signbit_new_
.sym 11319 servant.mdu_rs1[1]
.sym 11320 servant.cpu.cpu.bufreg_en
.sym 11322 wb_mem_rdt[2]
.sym 11325 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 11326 $abc$8861$new_n2048_
.sym 11327 $abc$8861$servant.cpu.cpu.immdec.signbit_new_
.sym 11328 servant.cpu.cpu.decode.opcode[0]
.sym 11331 servant.cpu.cpu.cnt_en
.sym 11333 servant.wb_ibus_ack
.sym 11338 servant.cpu.cpu.bufreg_en
.sym 11343 servant.cpu.cpu.decode.opcode[0]
.sym 11344 $abc$8861$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$512_Y_new_
.sym 11345 servant.cpu.cpu.immdec.imm7
.sym 11346 servant.cpu.cpu.branch_op
.sym 11352 wb_mem_rdt[2]
.sym 11355 servant.mdu_rs1[0]
.sym 11356 servant.mdu_rs1[1]
.sym 11357 servant.mdu_op[0]
.sym 11358 servant.mdu_op[1]
.sym 11361 servant.mdu_op[1]
.sym 11362 rx_done
.sym 11363 servant.mdu_rs1[1]
.sym 11364 servant.mdu_rs1[0]
.sym 11367 we
.sym 11369 cyc
.sym 11371 servant.wb_ibus_ack
.sym 11372 i_clk$SB_IO_IN_$glb_clk
.sym 11374 $abc$8861$new_n1880_
.sym 11375 $abc$8861$ram.we[2]_new_
.sym 11376 servant.cpu.cpu.rd_addr[0]
.sym 11377 servant.wb_ibus_ack
.sym 11378 servant.cpu.cpu.rd_addr[2]
.sym 11379 $abc$8861$new_n1881_
.sym 11380 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7025
.sym 11381 servant.cpu.cpu.rd_addr[1]
.sym 11388 dat[17]
.sym 11390 wb_mem_dat[6]
.sym 11394 $abc$8861$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$513_Y_new_
.sym 11395 servant.cpu.cpu.branch_op
.sym 11396 dat[21]
.sym 11398 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775
.sym 11399 servant.cpu.cpu.cnt_done
.sym 11400 tx_to_pc.data_index[0]
.sym 11401 servant.mdu_rs1[0]
.sym 11402 $abc$8861$ram.we[3]_new_
.sym 11403 wb_mem_rdt[3]
.sym 11404 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2568_new_
.sym 11405 servant.mdu_rs1[1]
.sym 11406 $abc$8861$techmap\tx_to_pc.$procmux$1160_Y[2]_new_inv_
.sym 11407 servant.wb_dbus_we
.sym 11408 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 11409 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 11415 servant.mdu_op[0]
.sym 11416 rx_done
.sym 11417 servant.wb_dbus_we
.sym 11418 servant.mdu_op[1]
.sym 11421 servant.cpu.cpu.decode.opcode[2]
.sym 11422 $abc$8861$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$190_Y_new_
.sym 11423 $abc$8861$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11424 servant.mdu_op[2]
.sym 11425 $abc$8861$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 11426 $abc$8861$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 11428 servant.cpu.cpu.new_irq
.sym 11429 servant.mdu_rs1[1]
.sym 11431 $abc$8861$new_n1880_
.sym 11432 servant.cpu.cpu.state.init_done
.sym 11433 servant.mdu_rs1[0]
.sym 11434 $abc$8861$wb_mem_sel[3]_new_inv_
.sym 11435 sel[3]
.sym 11438 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 11440 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 11441 $abc$8861$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$705_Y_new_inv_
.sym 11442 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$704_Y_new_
.sym 11448 servant.cpu.cpu.decode.opcode[2]
.sym 11451 servant.mdu_op[1]
.sym 11454 servant.cpu.cpu.state.init_done
.sym 11455 $abc$8861$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 11457 servant.cpu.cpu.new_irq
.sym 11460 servant.mdu_op[0]
.sym 11461 servant.mdu_op[1]
.sym 11462 servant.mdu_rs1[0]
.sym 11463 servant.mdu_rs1[1]
.sym 11467 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$704_Y_new_
.sym 11468 $abc$8861$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$705_Y_new_inv_
.sym 11472 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 11473 rx_done
.sym 11475 $abc$8861$wb_mem_sel[3]_new_inv_
.sym 11478 rx_done
.sym 11479 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 11480 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 11481 servant.wb_dbus_we
.sym 11484 sel[3]
.sym 11487 $abc$8861$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$190_Y_new_
.sym 11490 $abc$8861$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 11491 $abc$8861$new_n1880_
.sym 11492 $abc$8861$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11493 servant.mdu_op[2]
.sym 11495 wb_clk_$glb_clk
.sym 11497 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 11498 servant.cpu.cpu.bufreg2_q
.sym 11499 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[1]
.sym 11500 tx_to_pc.data_index[1]
.sym 11501 $abc$8861$new_n2041_
.sym 11502 tx_to_pc.data_index[2]
.sym 11503 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775
.sym 11504 tx_to_pc.data_index[0]
.sym 11510 servant.mdu_rs1[31]
.sym 11512 servant.wb_ibus_ack
.sym 11513 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 11514 wb_mem_rdt[7]
.sym 11515 $abc$8861$ram.o_wb_rdt[9]_new_inv_
.sym 11518 $abc$8861$ram.we[2]_new_
.sym 11519 servant.wb_timer_rdt[4]
.sym 11521 servant.cpu.cpu.rd_addr[0]
.sym 11522 servant.cpu.cpu.decode.opcode[0]
.sym 11523 servant.wb_ibus_ack
.sym 11524 tx_to_pc.data_index[2]
.sym 11525 servant.cpu.cpu.rd_addr[2]
.sym 11526 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[3]
.sym 11527 servant.wb_timer_rdt[0]
.sym 11528 $abc$8861$ram.o_wb_rdt[8]_new_inv_
.sym 11529 wb_mem_rdt[14]
.sym 11530 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 11531 wb_mem_rdt[13]
.sym 11532 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 11538 $abc$8861$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11539 servant.mdu_op[2]
.sym 11540 wb_mem_rdt[12]
.sym 11541 servant.cpu.cpu.state.stage_two_req
.sym 11542 wb_mem_rdt[6]
.sym 11544 wb_mem_dat[5]
.sym 11548 wb_mem_rdt[4]
.sym 11549 servant.wb_ibus_ack
.sym 11551 wb_mem_rdt[5]
.sym 11555 wb_mem_rdt[14]
.sym 11557 wb_mem_rdt[13]
.sym 11563 wb_mem_rdt[3]
.sym 11573 wb_mem_rdt[12]
.sym 11577 wb_mem_rdt[14]
.sym 11585 wb_mem_rdt[5]
.sym 11591 wb_mem_rdt[13]
.sym 11595 wb_mem_rdt[3]
.sym 11604 wb_mem_rdt[6]
.sym 11610 wb_mem_rdt[4]
.sym 11613 servant.mdu_op[2]
.sym 11614 $abc$8861$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11615 servant.cpu.cpu.state.stage_two_req
.sym 11616 wb_mem_dat[5]
.sym 11617 servant.wb_ibus_ack
.sym 11618 i_clk$SB_IO_IN_$glb_clk
.sym 11620 $abc$8861$new_n1588_
.sym 11621 servant.mdu_rs1[0]
.sym 11622 $abc$8861$new_n1922_
.sym 11623 servant.mdu_rs1[1]
.sym 11624 $abc$8861$new_n1923_
.sym 11625 $PACKER_GND_NET
.sym 11626 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[91]_new_
.sym 11627 $abc$8861$auto$dff2dffe.cc:175:make_patterns_logic$7801
.sym 11632 wb_mem_dat[16]
.sym 11635 servant.cpu.cpu.state.stage_two_req
.sym 11636 servant.mdu_op[2]
.sym 11637 tx_to_pc.data_index[0]
.sym 11638 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 11639 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 11640 dat[22]
.sym 11643 dat[23]
.sym 11644 adr[3]
.sym 11645 servant.wb_dbus_we
.sym 11646 servant.cpu.cpu.state.misalign_trap_sync
.sym 11647 servant.mdu_op[1]
.sym 11648 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[11]
.sym 11649 dat[27]
.sym 11650 servant.cpu.cpu.bufreg_sh_signed
.sym 11651 servant.cpu.cpu.branch_op
.sym 11652 adr[7]
.sym 11653 servant.cpu.cpu.decode.opcode[2]
.sym 11654 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[11]
.sym 11655 servant.mdu_rs1[0]
.sym 11662 servant.cpu.cpu.mem_bytecnt[1]
.sym 11663 servant.wb_dbus_we
.sym 11664 servant.mdu_op[1]
.sym 11666 rx_done
.sym 11668 wb_mem_dat[21]
.sym 11669 servant.mdu_op[0]
.sym 11670 servant.mdu_op[2]
.sym 11672 servant.mdu_op[1]
.sym 11673 servant.cpu.cpu.cnt_done
.sym 11674 servant.cpu.cpu.mem_bytecnt[0]
.sym 11676 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 11678 servant.mdu_rs1[0]
.sym 11679 wb_mem_dat[19]
.sym 11680 servant.cpu.cpu.decode.op21
.sym 11681 wb_mem_dat[17]
.sym 11686 servant.cpu.cpu.bufreg_sh_signed
.sym 11688 servant.mdu_rs1[1]
.sym 11689 servant.cpu.cpu.immdec.imm31
.sym 11692 wb_mem_dat[20]
.sym 11694 wb_mem_dat[17]
.sym 11695 rx_done
.sym 11700 servant.cpu.cpu.mem_bytecnt[1]
.sym 11701 servant.cpu.cpu.mem_bytecnt[0]
.sym 11702 servant.mdu_rs1[0]
.sym 11703 servant.mdu_rs1[1]
.sym 11706 wb_mem_dat[20]
.sym 11707 rx_done
.sym 11712 servant.mdu_op[0]
.sym 11713 servant.mdu_op[2]
.sym 11714 servant.cpu.cpu.decode.op21
.sym 11715 servant.mdu_op[1]
.sym 11719 rx_done
.sym 11720 wb_mem_dat[19]
.sym 11724 servant.cpu.cpu.cnt_done
.sym 11725 servant.mdu_op[2]
.sym 11726 servant.cpu.cpu.immdec.imm31
.sym 11727 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 11730 servant.wb_dbus_we
.sym 11731 servant.mdu_op[1]
.sym 11732 servant.cpu.cpu.bufreg_sh_signed
.sym 11733 servant.mdu_op[0]
.sym 11736 wb_mem_dat[21]
.sym 11738 rx_done
.sym 11741 wb_clk_$glb_clk
.sym 11743 $abc$8861$new_n1411_
.sym 11744 servant.cpu.cpu.bufreg_sh_signed
.sym 11745 $abc$8861$new_n1417_
.sym 11746 servant.cpu.cpu.decode.op21
.sym 11747 servant.cpu.cpu.immdec.imm31
.sym 11748 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[80]_new_
.sym 11749 $abc$8861$new_n1648_
.sym 11750 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 11752 $PACKER_GND_NET
.sym 11755 servant.mdu_rs1[2]
.sym 11756 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[9]
.sym 11759 dat[28]
.sym 11760 $abc$8861$auto$dff2dffe.cc:175:make_patterns_logic$7801
.sym 11763 $abc$8861$new_n1440_
.sym 11766 $abc$8861$new_n1922_
.sym 11768 dat[20]
.sym 11769 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7523
.sym 11770 $abc$8861$new_n1159_
.sym 11772 dat[19]
.sym 11773 wb_mem_rdt[22]
.sym 11775 wb_mem_rdt[20]
.sym 11776 $abc$8861$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$614_Y_new_inv_
.sym 11777 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[3]
.sym 11778 dat[21]
.sym 11784 servant.cpu.cpu.mem_bytecnt[0]
.sym 11785 servant.cpu.cpu.csr.mcause3_0[1]
.sym 11786 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$621_Y_new_
.sym 11787 $abc$8861$new_n1159_
.sym 11788 servant.cpu.cpu.decode.op26
.sym 11791 $abc$8861$servant.cpu.cpu.csr.mcause_new_
.sym 11794 servant.cpu.cpu.mem_bytecnt[1]
.sym 11795 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7523
.sym 11796 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[3]
.sym 11797 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 11799 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 11800 servant.cpu.cpu.csr.mcause3_0[0]
.sym 11802 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 11803 servant.cpu.cpu.new_irq
.sym 11804 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$322_Y_new_inv_
.sym 11806 servant.cpu.cpu.state.misalign_trap_sync
.sym 11807 servant.cpu.cpu.csr.mcause31
.sym 11808 $abc$8861$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$604_Y_new_
.sym 11810 $abc$8861$new_n1298_
.sym 11811 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$309_Y_new_
.sym 11812 servant.cpu.cpu.cnt_done
.sym 11814 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[3]
.sym 11815 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 11817 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$322_Y_new_inv_
.sym 11818 servant.cpu.cpu.csr.mcause3_0[1]
.sym 11819 servant.cpu.cpu.state.misalign_trap_sync
.sym 11823 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[3]
.sym 11824 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 11825 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[3]
.sym 11826 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 11829 servant.cpu.cpu.decode.op26
.sym 11830 $abc$8861$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$604_Y_new_
.sym 11831 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 11835 servant.cpu.cpu.mem_bytecnt[1]
.sym 11836 servant.cpu.cpu.mem_bytecnt[0]
.sym 11837 $abc$8861$new_n1298_
.sym 11838 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$621_Y_new_
.sym 11841 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 11842 servant.cpu.cpu.new_irq
.sym 11844 $abc$8861$new_n1159_
.sym 11848 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$309_Y_new_
.sym 11849 $abc$8861$servant.cpu.cpu.csr.mcause_new_
.sym 11855 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 11856 $abc$8861$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$604_Y_new_
.sym 11859 servant.cpu.cpu.csr.mcause31
.sym 11860 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 11861 servant.cpu.cpu.cnt_done
.sym 11862 servant.cpu.cpu.csr.mcause3_0[0]
.sym 11863 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7523
.sym 11864 i_clk$SB_IO_IN_$glb_clk
.sym 11866 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7568
.sym 11867 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$617_Y_new_
.sym 11868 $abc$8861$new_n1496_
.sym 11869 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$309_Y_new_
.sym 11870 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7553
.sym 11871 servant.cpu.cpu.csr.mcause3_0[3]
.sym 11872 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[3]_new_inv_
.sym 11873 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7523
.sym 11874 $abc$8861$techmap$techmap1672\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 11879 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[5]
.sym 11881 dat[17]
.sym 11882 servant.cpu.cpu.branch_op
.sym 11883 servant.cpu.cpu.csr.mstatus_mie
.sym 11885 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 11887 wb_mem_rdt[30]
.sym 11889 dat[21]
.sym 11890 servant.cpu.cpu.rs2_addr[0]
.sym 11893 $abc$8861$auto$simplemap.cc:250:simplemap_eqne$7561[1]_new_
.sym 11894 $abc$8861$auto$rtlil.cc:1969:NotGate$8765
.sym 11895 servant.wb_dbus_we
.sym 11897 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 11899 $abc$8861$servant.cpu.cpu.decode.csr_op_new_
.sym 11900 wb_mem_rdt[26]
.sym 11907 wb_mem_rdt[26]
.sym 11908 $abc$8861$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$604_Y_new_
.sym 11909 $abc$8861$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$384_Y_new_inv_
.sym 11910 servant.cpu.cpu.decode.op21
.sym 11913 $abc$8861$servant.cpu.cpu.decode.csr_op_new_
.sym 11914 servant.mdu_op[2]
.sym 11917 servant.mdu_op[1]
.sym 11918 servant.wb_ibus_ack
.sym 11919 servant.cpu.rreg0[0]
.sym 11920 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$289_Y_new_
.sym 11922 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 11923 servant.mdu_op[0]
.sym 11926 $abc$8861$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$278_Y_new_
.sym 11931 servant.cpu.cpu.ebreak
.sym 11932 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$617_Y_new_
.sym 11933 wb_mem_rdt[22]
.sym 11934 servant.cpu.rdata0
.sym 11935 wb_mem_rdt[20]
.sym 11938 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$287_Y_new_inv_
.sym 11943 wb_mem_rdt[20]
.sym 11946 $abc$8861$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$278_Y_new_
.sym 11947 servant.mdu_op[0]
.sym 11948 servant.mdu_op[1]
.sym 11949 $abc$8861$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$384_Y_new_inv_
.sym 11952 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$289_Y_new_
.sym 11954 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$287_Y_new_inv_
.sym 11958 servant.cpu.rreg0[0]
.sym 11959 servant.cpu.rdata0
.sym 11960 servant.mdu_op[2]
.sym 11966 wb_mem_rdt[26]
.sym 11970 servant.cpu.cpu.decode.op21
.sym 11971 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 11972 $abc$8861$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$604_Y_new_
.sym 11977 wb_mem_rdt[22]
.sym 11983 $abc$8861$servant.cpu.cpu.decode.csr_op_new_
.sym 11984 servant.cpu.cpu.ebreak
.sym 11985 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$617_Y_new_
.sym 11986 servant.wb_ibus_ack
.sym 11987 i_clk$SB_IO_IN_$glb_clk
.sym 11989 $abc$8861$new_n1454_
.sym 11990 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$316_Y_new_
.sym 11991 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7559
.sym 11992 servant.cpu.waddr[5]
.sym 11993 servant.cpu.cpu.rs2_addr[1]
.sym 11994 servant.cpu.waddr[6]
.sym 11995 servant.cpu.cpu.rs2_addr[0]
.sym 11996 servant.cpu.waddr[8]
.sym 11997 adr[6]
.sym 12002 servant.cpu.cpu.cnt_done
.sym 12006 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7523
.sym 12009 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7523
.sym 12010 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 12013 servant.cpu.cpu.rd_addr[2]
.sym 12014 servant.cpu.cpu.decode.opcode[0]
.sym 12017 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7553
.sym 12020 servant.wb_ibus_ack
.sym 12021 servant.cpu.cpu.rd_addr[0]
.sym 12023 servant.wb_timer_rdt[0]
.sym 12030 servant.cpu.rf_ram_if.rcnt[0]
.sym 12031 servant.wb_timer_rdt[0]
.sym 12032 servant.cpu.cpu.rd_addr[0]
.sym 12034 servant.cpu.cpu.decode.op26
.sym 12035 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 12036 servant.cpu.cpu.rd_addr[3]
.sym 12037 $abc$8861$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 12038 servant.cpu.cpu.ebreak
.sym 12039 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$617_Y_new_
.sym 12042 servant.cpu.cpu.cnt_done
.sym 12043 servant.cpu.waddr[9]
.sym 12044 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 12047 servant.cpu.rf_ram_if.wcnt[0]
.sym 12048 servant.cpu.rreg0[0]
.sym 12050 servant.cpu.cpu.rs2_addr[1]
.sym 12051 $PACKER_VCC_NET
.sym 12052 servant.cpu.cpu.rs2_addr[0]
.sym 12055 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 12059 $abc$8861$servant.cpu.cpu.decode.csr_op_new_
.sym 12060 $abc$8861$new_n2024_
.sym 12061 $abc$8861$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$402_Y[1]_new_inv_
.sym 12063 servant.cpu.rf_ram_if.rcnt[0]
.sym 12064 $abc$8861$new_n2024_
.sym 12065 servant.cpu.rreg0[0]
.sym 12066 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 12069 $PACKER_VCC_NET
.sym 12071 servant.wb_timer_rdt[0]
.sym 12075 servant.cpu.cpu.rd_addr[0]
.sym 12076 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 12077 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$617_Y_new_
.sym 12078 servant.cpu.rf_ram_if.wcnt[0]
.sym 12081 servant.cpu.cpu.cnt_done
.sym 12082 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 12087 servant.cpu.cpu.rs2_addr[1]
.sym 12088 $abc$8861$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 12089 $abc$8861$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$402_Y[1]_new_inv_
.sym 12090 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 12094 servant.cpu.waddr[9]
.sym 12096 servant.cpu.cpu.rd_addr[3]
.sym 12099 servant.cpu.cpu.rs2_addr[0]
.sym 12100 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 12101 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$617_Y_new_
.sym 12102 $abc$8861$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 12105 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 12106 $abc$8861$servant.cpu.cpu.decode.csr_op_new_
.sym 12107 servant.cpu.cpu.ebreak
.sym 12108 servant.cpu.cpu.decode.op26
.sym 12110 i_clk$SB_IO_IN_$glb_clk
.sym 12111 wb_rst_$glb_sr
.sym 12112 servant.cpu.cpu.rs2_addr[3]
.sym 12113 servant.cpu.rf_ram_if.wcnt[0]
.sym 12114 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 12115 servant.cpu.cpu.rs2_addr[4]
.sym 12117 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 12118 servant.cpu.cpu.rs2_addr[2]
.sym 12119 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7451
.sym 12124 servant.cpu.rf_ram_if.rcnt[0]
.sym 12127 $abc$8861$new_n1580_
.sym 12128 wb_mem_dat[19]
.sym 12130 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 12131 wb_mem_dat[20]
.sym 12132 wb_mem_dat[28]
.sym 12133 dat[22]
.sym 12139 servant.cpu.cpu.branch_op
.sym 12143 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7451
.sym 12145 servant.wb_dbus_we
.sym 12146 servant.cpu.cpu.decode.opcode[2]
.sym 12156 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 12157 $PACKER_VCC_NET
.sym 12166 $abc$8861$auto$rtlil.cc:1969:NotGate$8765
.sym 12170 servant.cpu.rdata[1]
.sym 12172 servant.cpu.raddr[1]
.sym 12174 servant.cpu.raddr[0]
.sym 12178 servant.cpu.rf_ram_if.wcnt[0]
.sym 12179 servant.cpu.raddr[3]
.sym 12181 servant.cpu.rf_ram_if.rcnt[0]
.sym 12183 servant.cpu.raddr[2]
.sym 12185 $nextpnr_ICESTORM_LC_3$O
.sym 12187 servant.cpu.rf_ram_if.rcnt[0]
.sym 12191 $auto$alumacc.cc:474:replace_alu$1456.C[2]
.sym 12194 servant.cpu.raddr[0]
.sym 12197 $auto$alumacc.cc:474:replace_alu$1456.C[3]
.sym 12199 servant.cpu.raddr[1]
.sym 12200 $PACKER_VCC_NET
.sym 12201 $auto$alumacc.cc:474:replace_alu$1456.C[2]
.sym 12203 $auto$alumacc.cc:474:replace_alu$1456.C[4]
.sym 12205 $PACKER_VCC_NET
.sym 12206 servant.cpu.raddr[2]
.sym 12207 $auto$alumacc.cc:474:replace_alu$1456.C[3]
.sym 12210 $PACKER_VCC_NET
.sym 12211 servant.cpu.raddr[3]
.sym 12213 $auto$alumacc.cc:474:replace_alu$1456.C[4]
.sym 12216 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 12217 servant.cpu.rf_ram_if.wcnt[0]
.sym 12225 servant.cpu.rdata[1]
.sym 12230 servant.cpu.rf_ram_if.rcnt[0]
.sym 12233 i_clk$SB_IO_IN_$glb_clk
.sym 12234 $abc$8861$auto$rtlil.cc:1969:NotGate$8765
.sym 12243 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7034
.sym 12244 servant.cpu.cpu.rs2_addr[2]
.sym 12248 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7451
.sym 12250 servant.cpu.cpu.rs2_addr[3]
.sym 12251 servant.cpu.rf_ram_if.rcnt[0]
.sym 12252 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7451
.sym 12254 dat[28]
.sym 12255 wb_mem_rdt[22]
.sym 12256 servant.cpu.waddr[1]
.sym 12257 servant.cpu.cpu.rs2_addr[4]
.sym 12259 $abc$8861$ram.o_wb_rdt[23]_new_inv_
.sym 12265 servant.cpu.raddr[2]
.sym 12309 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7583
.sym 12329 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7583
.sym 12335 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6707
.sym 12336 wb_rst
.sym 12337 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7583
.sym 12338 tx_to_pc.clock_count[4]
.sym 12339 $abc$8861$auto$wreduce.cc:455:run$1321[0]
.sym 12341 tx_to_pc.clock_count[0]
.sym 12342 $PACKER_VCC_NET
.sym 12347 tx_to_pc.state[0]
.sym 12354 tx_to_pc.state[1]
.sym 12356 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 12358 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 12365 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 12369 wb_clk
.sym 12378 tx_to_pc.clock_count[2]
.sym 12381 $abc$8861$auto$rtlil.cc:1969:NotGate$8627
.sym 12384 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 12385 tx_to_pc.clock_count[1]
.sym 12390 tx_to_pc.clock_count[6]
.sym 12392 tx_to_pc.clock_count[3]
.sym 12404 tx_to_pc.clock_count[4]
.sym 12406 $abc$8861$auto$wreduce.cc:455:run$1321[5]
.sym 12407 tx_to_pc.clock_count[0]
.sym 12408 tx_to_pc.clock_count[5]
.sym 12409 $nextpnr_ICESTORM_LC_7$O
.sym 12411 tx_to_pc.clock_count[0]
.sym 12415 $auto$alumacc.cc:474:replace_alu$1423.C[2]
.sym 12418 tx_to_pc.clock_count[1]
.sym 12421 $auto$alumacc.cc:474:replace_alu$1423.C[3]
.sym 12423 tx_to_pc.clock_count[2]
.sym 12425 $auto$alumacc.cc:474:replace_alu$1423.C[2]
.sym 12427 $auto$alumacc.cc:474:replace_alu$1423.C[4]
.sym 12429 tx_to_pc.clock_count[3]
.sym 12431 $auto$alumacc.cc:474:replace_alu$1423.C[3]
.sym 12433 $auto$alumacc.cc:474:replace_alu$1423.C[5]
.sym 12436 tx_to_pc.clock_count[4]
.sym 12437 $auto$alumacc.cc:474:replace_alu$1423.C[4]
.sym 12439 $auto$alumacc.cc:474:replace_alu$1423.C[6]
.sym 12441 tx_to_pc.clock_count[5]
.sym 12443 $auto$alumacc.cc:474:replace_alu$1423.C[5]
.sym 12448 tx_to_pc.clock_count[6]
.sym 12449 $auto$alumacc.cc:474:replace_alu$1423.C[6]
.sym 12454 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 12455 $abc$8861$auto$wreduce.cc:455:run$1321[5]
.sym 12457 i_clk$SB_IO_IN_$glb_clk
.sym 12458 $abc$8861$auto$rtlil.cc:1969:NotGate$8627
.sym 12463 clock_gen.pll.rst_reg[1]
.sym 12464 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[14]_new_inv_
.sym 12465 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[2]_new_inv_
.sym 12466 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[60]_new_
.sym 12467 pc_active
.sym 12468 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[57]_new_
.sym 12469 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[27]_new_
.sym 12470 $abc$8861$new_n1405_
.sym 12474 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 12475 dat[7]
.sym 12476 dat[4]
.sym 12480 $PACKER_VCC_NET
.sym 12482 adr[2]
.sym 12483 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 12484 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[29]_new_
.sym 12485 dat[0]
.sym 12486 adr[7]
.sym 12487 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6707
.sym 12493 $PACKER_VCC_NET
.sym 12496 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[2]_new_inv_
.sym 12508 servant.wb_ibus_ack
.sym 12511 $PACKER_VCC_NET
.sym 12517 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7583
.sym 12519 $abc$8861$new_n1356_
.sym 12520 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[9]
.sym 12525 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[10]
.sym 12526 tx_to_pc.state[1]
.sym 12527 clock_gen.pll.rst_reg[1]
.sym 12528 $PACKER_VCC_NET
.sym 12529 $0\pc_active[0:0]
.sym 12546 $abc$8861$auto$wreduce.cc:455:run$1321[6]
.sym 12550 $abc$8861$auto$wreduce.cc:455:run$1321[2]
.sym 12551 $abc$8861$auto$wreduce.cc:455:run$1321[3]
.sym 12552 tx_to_pc.state[0]
.sym 12553 pc_active
.sym 12554 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[14]
.sym 12557 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[2]
.sym 12560 $abc$8861$auto$rtlil.cc:1969:NotGate$8627
.sym 12564 tx_to_pc.state[1]
.sym 12568 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 12571 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 12573 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 12574 tx_to_pc.state[0]
.sym 12576 tx_to_pc.state[1]
.sym 12579 $abc$8861$auto$wreduce.cc:455:run$1321[2]
.sym 12580 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 12586 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[14]
.sym 12588 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 12591 tx_to_pc.state[1]
.sym 12592 pc_active
.sym 12593 tx_to_pc.state[0]
.sym 12594 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 12598 tx_to_pc.state[0]
.sym 12600 tx_to_pc.state[1]
.sym 12604 $abc$8861$auto$wreduce.cc:455:run$1321[6]
.sym 12606 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 12610 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[2]
.sym 12612 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 12616 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 12618 $abc$8861$auto$wreduce.cc:455:run$1321[3]
.sym 12620 i_clk$SB_IO_IN_$glb_clk
.sym 12621 $abc$8861$auto$rtlil.cc:1969:NotGate$8627
.sym 12622 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$4988[2]_new_inv_
.sym 12623 $abc$8861$new_n1535_
.sym 12624 servant.cpu.cpu.state.ibus_cyc
.sym 12625 $abc$8861$new_n1549_
.sym 12626 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[69]_new_
.sym 12627 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[67]_new_
.sym 12628 $abc$8861$new_n1541_
.sym 12629 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7322
.sym 12632 $0\pc_active[0:0]
.sym 12634 adr[5]
.sym 12635 adr[3]
.sym 12636 adr[4]
.sym 12637 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[3]
.sym 12638 adr[7]
.sym 12640 adr[4]
.sym 12641 clock_gen.pll.rst_reg[1]
.sym 12642 clock_gen.pll.rst_reg[0]
.sym 12644 rx_done
.sym 12645 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[14]
.sym 12647 dat[2]
.sym 12649 data_to[5]
.sym 12651 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6659
.sym 12652 data_to[1]
.sym 12653 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 12655 $abc$8861$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$153.$4\buffer[7:0][0]_new_inv_
.sym 12656 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 12663 tx_to_pc.state[1]
.sym 12666 $abc$8861$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$153.buffer[0]_new_inv_
.sym 12667 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[11]
.sym 12668 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[11]
.sym 12669 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[27]_new_
.sym 12670 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2568_new_
.sym 12671 clock_gen.pll.rst_reg[1]
.sym 12672 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 12674 $abc$8861$new_n1767_
.sym 12675 tx_to_pc.state[0]
.sym 12676 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 12677 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[75]_new_
.sym 12678 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 12680 $abc$8861$techmap\tx_to_pc.$procmux$1135_Y[0]_new_
.sym 12681 servant.cpu.cpu.state.ibus_cyc
.sym 12682 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 12683 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[11]
.sym 12685 $abc$8861$new_n1556_
.sym 12686 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 12687 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5068[1]_new_inv_
.sym 12688 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 12693 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[11]
.sym 12696 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 12697 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 12698 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[11]
.sym 12699 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[11]
.sym 12705 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 12710 servant.cpu.cpu.state.ibus_cyc
.sym 12711 clock_gen.pll.rst_reg[1]
.sym 12714 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[75]_new_
.sym 12715 $abc$8861$new_n1556_
.sym 12716 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5068[1]_new_inv_
.sym 12717 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[27]_new_
.sym 12720 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 12721 $abc$8861$techmap\tx_to_pc.$procmux$1135_Y[0]_new_
.sym 12722 $abc$8861$new_n1767_
.sym 12723 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2568_new_
.sym 12726 $abc$8861$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$153.buffer[0]_new_inv_
.sym 12727 tx_to_pc.state[1]
.sym 12728 tx_to_pc.state[0]
.sym 12732 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[11]
.sym 12733 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 12734 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 12735 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[11]
.sym 12738 tx_to_pc.state[0]
.sym 12739 tx_to_pc.state[1]
.sym 12743 i_clk$SB_IO_IN_$glb_clk
.sym 12745 $abc$8861$auto$ice40_ffinit.cc:141:execute$8519
.sym 12746 $abc$8861$new_n1124_
.sym 12747 $abc$8861$auto$ice40_ffinit.cc:141:execute$8527
.sym 12748 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[54]_new_
.sym 12749 $abc$8861$new_n1105_
.sym 12750 $abc$8861$new_n1104_
.sym 12751 $abc$8861$auto$ice40_ffinit.cc:141:execute$8511
.sym 12752 $abc$8861$auto$ice40_ffinit.cc:141:execute$8515
.sym 12756 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7355
.sym 12757 adr[6]
.sym 12758 adr[2]
.sym 12759 adr[9]
.sym 12760 adr[8]
.sym 12761 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 12763 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[11]
.sym 12764 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[11]
.sym 12766 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[14]
.sym 12769 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[13]_new_inv_
.sym 12770 wb_mem_dat[0]
.sym 12771 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 12772 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 12773 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[8]
.sym 12774 wb_mem_dat[2]
.sym 12775 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[2]_new_inv_
.sym 12776 $abc$8861$auto$ice40_ffinit.cc:141:execute$8455
.sym 12777 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[10]
.sym 12778 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 12779 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 12780 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[13]
.sym 12786 wb_mem_dat[0]
.sym 12787 from_ble[0]
.sym 12788 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[29]_new_
.sym 12789 from_ble[3]
.sym 12790 tx_to_pc.state[0]
.sym 12791 wb_mem_dat[3]
.sym 12792 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 12794 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[61]_new_
.sym 12795 from_ble[2]
.sym 12796 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 12797 tx_to_pc.data_index[0]
.sym 12798 wb_mem_dat[2]
.sym 12800 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 12801 $abc$8861$new_n1398_
.sym 12802 rx_done
.sym 12803 $abc$8861$new_n1399_
.sym 12806 tx_to_pc.state[1]
.sym 12807 $abc$8861$new_n1104_
.sym 12812 rx_done
.sym 12814 $abc$8861$new_n1105_
.sym 12815 $abc$8861$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$153.$4\buffer[7:0][0]_new_inv_
.sym 12816 wb_mem_dat[12]
.sym 12819 tx_to_pc.state[1]
.sym 12827 wb_mem_dat[12]
.sym 12828 rx_done
.sym 12831 tx_to_pc.state[1]
.sym 12832 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 12833 tx_to_pc.state[0]
.sym 12837 $abc$8861$new_n1105_
.sym 12838 $abc$8861$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$153.$4\buffer[7:0][0]_new_inv_
.sym 12839 $abc$8861$new_n1104_
.sym 12840 tx_to_pc.data_index[0]
.sym 12843 $abc$8861$new_n1398_
.sym 12844 $abc$8861$new_n1399_
.sym 12845 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[29]_new_
.sym 12846 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[61]_new_
.sym 12849 wb_mem_dat[3]
.sym 12850 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 12851 from_ble[3]
.sym 12852 rx_done
.sym 12855 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 12856 wb_mem_dat[2]
.sym 12857 from_ble[2]
.sym 12858 rx_done
.sym 12861 from_ble[0]
.sym 12862 wb_mem_dat[0]
.sym 12863 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 12864 rx_done
.sym 12866 wb_clk_$glb_clk
.sym 12868 $abc$8861$auto$ice40_ffinit.cc:141:execute$8503
.sym 12869 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[49]_new_
.sym 12870 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[55]_new_
.sym 12871 $abc$8861$new_n2020_
.sym 12872 $abc$8861$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$153.$4\buffer[7:0][0]_new_inv_
.sym 12873 $abc$8861$auto$ice40_ffinit.cc:141:execute$8523
.sym 12874 $abc$8861$auto$ice40_ffinit.cc:141:execute$8499
.sym 12875 $abc$8861$auto$ice40_ffinit.cc:141:execute$8507
.sym 12880 adr[4]
.sym 12881 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 12882 wb_mem_rdt[3]
.sym 12883 tx_to_pc.data_index[0]
.sym 12884 dat[12]
.sym 12885 dat[11]
.sym 12886 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 12887 adr[5]
.sym 12888 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6659
.sym 12889 adr[4]
.sym 12891 from_ble[2]
.sym 12892 servant.wb_ibus_ack
.sym 12893 adr[16]
.sym 12894 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7328
.sym 12895 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 12896 adr[17]
.sym 12897 servant.mdu_rs1[30]
.sym 12898 tx_to_pc.data_index[1]
.sym 12899 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[2]
.sym 12900 $PACKER_VCC_NET
.sym 12901 dat[2]
.sym 12902 tx_to_pc.data_index[2]
.sym 12903 wb_mem_rdt[20]
.sym 12909 wb_mem_rdt[0]
.sym 12914 adr[10]
.sym 12915 wb_mem_rdt[7]
.sym 12918 adr[11]
.sym 12919 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 12922 rx_done
.sym 12924 adr[12]
.sym 12927 $0\pc_active[0:0]
.sym 12928 wb_mem_rdt[2]
.sym 12933 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 12934 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 12936 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 12940 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[13]
.sym 12942 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[13]
.sym 12944 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 12949 wb_mem_rdt[0]
.sym 12954 adr[12]
.sym 12956 adr[11]
.sym 12957 adr[10]
.sym 12961 wb_mem_rdt[7]
.sym 12969 wb_mem_rdt[2]
.sym 12973 adr[11]
.sym 12974 adr[10]
.sym 12975 adr[12]
.sym 12978 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 12979 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 12980 rx_done
.sym 12981 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 12985 rx_done
.sym 12986 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 12988 $0\pc_active[0:0]
.sym 12989 wb_clk_$glb_clk
.sym 12991 wb_mem_dat[0]
.sym 12992 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 12993 wb_mem_dat[2]
.sym 12994 wb_mem_rdt[2]
.sym 12995 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 12996 wb_mem_dat[10]
.sym 12997 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 12998 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 13001 servant.cpu.cpu.rd_addr[1]
.sym 13003 $abc$8861$ram.o_wb_rdt[8]_new_inv_
.sym 13004 dat[5]
.sym 13005 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 13006 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[3]
.sym 13007 adr[6]
.sym 13008 dat[1]
.sym 13010 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[8]
.sym 13011 adr[2]
.sym 13012 $abc$8861$ram.we[0]_new_
.sym 13013 wb_mem_rdt[0]
.sym 13014 dat[0]
.sym 13015 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6719
.sym 13016 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1831[3]_new_inv_
.sym 13017 $abc$8861$ram.we[0]_new_
.sym 13018 $0\pc_active[0:0]
.sym 13019 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 13020 clock_gen.pll.rst_reg[1]
.sym 13021 $PACKER_VCC_NET
.sym 13022 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 13023 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 13024 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[11]
.sym 13025 clock_gen.pll.rst_reg[1]
.sym 13026 $abc$8861$new_n1663_
.sym 13033 wb_mem_rdt[4]
.sym 13034 $0\pc_active[0:0]
.sym 13036 tx_to_pc.data_index[1]
.sym 13038 adr[19]
.sym 13044 wb_mem_rdt[6]
.sym 13048 tx_to_pc.data_index[2]
.sym 13049 adr[11]
.sym 13050 adr[18]
.sym 13051 tx_to_pc.state[0]
.sym 13053 adr[16]
.sym 13055 adr[12]
.sym 13056 adr[17]
.sym 13061 adr[10]
.sym 13062 tx_to_pc.data_index[0]
.sym 13066 adr[11]
.sym 13067 adr[10]
.sym 13068 adr[12]
.sym 13071 adr[17]
.sym 13072 adr[19]
.sym 13073 adr[16]
.sym 13074 adr[18]
.sym 13077 tx_to_pc.data_index[2]
.sym 13078 tx_to_pc.data_index[0]
.sym 13079 tx_to_pc.data_index[1]
.sym 13083 wb_mem_rdt[6]
.sym 13092 tx_to_pc.state[0]
.sym 13095 adr[12]
.sym 13096 adr[10]
.sym 13097 adr[11]
.sym 13102 wb_mem_rdt[4]
.sym 13107 adr[12]
.sym 13108 adr[10]
.sym 13109 adr[11]
.sym 13111 $0\pc_active[0:0]
.sym 13112 wb_clk_$glb_clk
.sym 13116 $abc$8861$auto$wreduce.cc:455:run$1319[2]
.sym 13117 $abc$8861$auto$wreduce.cc:455:run$1319[3]
.sym 13118 $abc$8861$auto$wreduce.cc:455:run$1319[4]
.sym 13119 $abc$8861$auto$wreduce.cc:455:run$1319[5]
.sym 13120 data_to[1]
.sym 13121 data_to[5]
.sym 13127 wb_mem_rdt[4]
.sym 13128 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 13129 wb_mem_rdt[2]
.sym 13130 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 13131 adr[7]
.sym 13133 data_to_ble[5]
.sym 13134 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 13135 adr[3]
.sym 13138 servant.cpu.cpu.rd_addr[4]
.sym 13139 servant.cpu.cpu.new_irq
.sym 13140 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 13141 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 13143 data_to[1]
.sym 13144 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[22]
.sym 13145 data_to[5]
.sym 13146 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 13147 servant.wb_dbus_ack
.sym 13148 servant.cpu.cpu.rd_addr[3]
.sym 13149 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 13155 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[5]_new_inv_
.sym 13156 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1836[0]_new_inv_
.sym 13157 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1896[5]_new_inv_
.sym 13164 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[4]_new_inv_
.sym 13165 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[11]_new_inv_
.sym 13168 servant.wb_ibus_adr[14]
.sym 13169 servant.wb_ibus_adr[13]
.sym 13171 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 13172 servant.cpu.cpu.cnt_done
.sym 13176 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1831[3]_new_inv_
.sym 13178 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 13179 wb_mem_dat[4]
.sym 13180 clock_gen.pll.rst_reg[1]
.sym 13182 $abc$8861$auto$wreduce.cc:455:run$1319[3]
.sym 13184 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[11]
.sym 13185 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 13189 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 13191 servant.cpu.cpu.cnt_done
.sym 13196 servant.cpu.cpu.cnt_done
.sym 13197 clock_gen.pll.rst_reg[1]
.sym 13200 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 13201 wb_mem_dat[4]
.sym 13202 $abc$8861$auto$wreduce.cc:455:run$1319[3]
.sym 13206 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[11]_new_inv_
.sym 13207 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[11]
.sym 13208 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 13215 servant.wb_ibus_adr[13]
.sym 13218 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1831[3]_new_inv_
.sym 13219 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1896[5]_new_inv_
.sym 13220 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1836[0]_new_inv_
.sym 13221 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[4]_new_inv_
.sym 13224 servant.wb_ibus_adr[14]
.sym 13230 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1831[3]_new_inv_
.sym 13231 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[5]_new_inv_
.sym 13232 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1836[0]_new_inv_
.sym 13233 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[4]_new_inv_
.sym 13234 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7583_$glb_ce
.sym 13235 i_clk$SB_IO_IN_$glb_clk
.sym 13236 wb_rst_$glb_sr
.sym 13237 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 13238 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6641
.sym 13239 $abc$8861$auto$wreduce.cc:455:run$1319[0]
.sym 13240 servant.cpu.cpu.rd_addr[3]
.sym 13241 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 13242 $abc$8861$new_n1663_
.sym 13243 servant.cpu.cpu.rd_addr[4]
.sym 13244 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 13249 adr[6]
.sym 13251 $0\tx_active[0:0]
.sym 13253 adr[2]
.sym 13255 adr[9]
.sym 13256 adr[8]
.sym 13257 adr[6]
.sym 13259 wb_mem_dat[6]
.sym 13262 clock_gen.pll.rst_reg[1]
.sym 13265 $abc$8861$auto$wreduce.cc:455:run$1319[4]
.sym 13266 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[13]_new_inv_
.sym 13267 $abc$8861$auto$wreduce.cc:455:run$1319[5]
.sym 13268 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[8]
.sym 13269 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 13270 $abc$8861$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 13271 servant.cpu.cpu.csr.mcause3_0[3]
.sym 13272 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 13278 sel[0]
.sym 13279 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 13282 sel[1]
.sym 13284 $abc$8861$wb_mem_adr[21]_new_
.sym 13285 $abc$8861$wb_mem_adr[23]_new_
.sym 13287 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 13289 adr[23]
.sym 13294 rx_done
.sym 13297 my_adr[21]
.sym 13298 $abc$8861$wb_mem_adr[22]_new_
.sym 13301 $abc$8861$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$190_Y_new_
.sym 13304 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[22]
.sym 13306 adr[20]
.sym 13307 $abc$8861$wb_mem_sel[1]_new_inv_
.sym 13308 adr[21]
.sym 13309 adr[22]
.sym 13311 adr[22]
.sym 13312 adr[20]
.sym 13313 adr[23]
.sym 13314 adr[21]
.sym 13317 $abc$8861$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$190_Y_new_
.sym 13318 sel[0]
.sym 13323 adr[22]
.sym 13324 adr[21]
.sym 13325 adr[23]
.sym 13326 adr[20]
.sym 13329 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 13330 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 13331 $abc$8861$wb_mem_adr[23]_new_
.sym 13332 rx_done
.sym 13335 rx_done
.sym 13336 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 13337 $abc$8861$wb_mem_sel[1]_new_inv_
.sym 13341 $abc$8861$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$190_Y_new_
.sym 13342 sel[1]
.sym 13347 $abc$8861$wb_mem_adr[21]_new_
.sym 13348 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 13349 rx_done
.sym 13350 my_adr[21]
.sym 13353 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 13354 $abc$8861$wb_mem_adr[22]_new_
.sym 13355 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[22]
.sym 13356 rx_done
.sym 13358 wb_clk_$glb_clk
.sym 13360 wb_mem_rdt[13]
.sym 13361 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 13362 wb_mem_rdt[14]
.sym 13363 $abc$8861$new_n1572_
.sym 13364 tx_to_ble.data_index[1]
.sym 13365 tx_to_ble.data_index[2]
.sym 13366 tx_to_ble.data_index[0]
.sym 13367 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 13369 servant.wb_gpio_rdt
.sym 13371 i_clk$SB_IO_IN
.sym 13372 tx_to_ble.state[0]
.sym 13373 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775
.sym 13374 $abc$8861$ram.we[1]_new_
.sym 13376 servant.mdu_rs1[30]
.sym 13377 $abc$8861$techmap\tx_to_pc.$procmux$1160_Y[2]_new_inv_
.sym 13378 wb_mem_rdt[3]
.sym 13379 $abc$8861$ram.we[3]_new_
.sym 13381 adr[5]
.sym 13383 servant.mdu_rs1[30]
.sym 13384 servant.wb_timer_rdt[8]
.sym 13385 $PACKER_VCC_NET
.sym 13386 servant.mdu_rs1[30]
.sym 13387 servant.wb_timer_rdt[14]
.sym 13388 wb_mem_dat[9]
.sym 13389 servant.wb_dbus_ack
.sym 13390 tx_to_pc.data_index[1]
.sym 13392 adr[20]
.sym 13393 servant.cpu.cpu.rd_addr[0]
.sym 13394 tx_to_pc.data_index[2]
.sym 13395 servant.wb_ibus_ack
.sym 13404 servant.wb_ibus_ack
.sym 13406 rx_done
.sym 13411 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 13412 $abc$8861$new_n1678_
.sym 13413 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 13414 rx_done
.sym 13415 $abc$8861$and$src/servant_1.2.1/service/service.v:184$136_Y[2]_new_
.sym 13416 wb_mem_dat[6]
.sym 13417 servant.cpu.cpu.cnt_en
.sym 13418 wb_mem_dat[14]
.sym 13419 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 13420 servant.mdu_rs1[1]
.sym 13421 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 13424 servant.mdu_rs1[0]
.sym 13425 $abc$8861$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 13426 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 13427 $abc$8861$auto$wreduce.cc:455:run$1319[5]
.sym 13428 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 13429 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 13430 servant.cpu.cpu.cnt_done
.sym 13432 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 13434 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 13435 servant.mdu_rs1[1]
.sym 13436 rx_done
.sym 13437 servant.mdu_rs1[0]
.sym 13440 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 13441 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 13442 rx_done
.sym 13443 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 13446 $abc$8861$new_n1678_
.sym 13447 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 13448 wb_mem_dat[6]
.sym 13452 $abc$8861$auto$wreduce.cc:455:run$1319[5]
.sym 13453 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 13454 $abc$8861$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 13455 servant.cpu.cpu.cnt_done
.sym 13458 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 13461 $abc$8861$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 13464 wb_mem_dat[14]
.sym 13465 rx_done
.sym 13470 servant.cpu.cpu.cnt_en
.sym 13471 servant.wb_ibus_ack
.sym 13472 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 13476 $abc$8861$and$src/servant_1.2.1/service/service.v:184$136_Y[2]_new_
.sym 13478 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 13481 wb_clk_$glb_clk
.sym 13483 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 13484 wb_mem_dat[14]
.sym 13485 wb_mem_dat[13]
.sym 13486 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 13487 wb_mem_dat[8]
.sym 13488 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 13489 wb_mem_dat[4]
.sym 13490 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 13493 servant.wb_ibus_ack
.sym 13495 servant.wb_timer_rdt[0]
.sym 13497 dat[14]
.sym 13498 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 13499 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 13500 servant.wb_timer_rdt[1]
.sym 13501 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 13502 wb_mem_rdt[13]
.sym 13503 $abc$8861$techmap\tx_to_ble.$procmux$1160_Y[2]_new_inv_
.sym 13504 servant.wb_timer_rdt[0]
.sym 13506 wb_mem_rdt[14]
.sym 13507 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[13]
.sym 13508 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[11]
.sym 13509 $PACKER_VCC_NET
.sym 13510 wb_mem_dat[0]
.sym 13511 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 13512 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 13513 servant.cpu.cpu.rd_addr[1]
.sym 13514 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6719
.sym 13515 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 13516 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7355
.sym 13517 clock_gen.pll.rst_reg[1]
.sym 13518 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[10]
.sym 13524 servant.cpu.cpu.bufreg_sh_signed
.sym 13525 $abc$8861$ram.o_wb_rdt[9]_new_inv_
.sym 13529 $abc$8861$new_n1881_
.sym 13530 servant.cpu.cpu.branch_op
.sym 13531 servant.cpu.cpu.rd_addr[1]
.sym 13532 clock_gen.pll.rst_reg[1]
.sym 13534 servant.mdu_op[1]
.sym 13535 servant.wb_ibus_ack
.sym 13538 wb_mem_rdt[7]
.sym 13539 sel[2]
.sym 13542 servant.wb_timer_rdt[0]
.sym 13543 $abc$8861$ram.o_wb_rdt[8]_new_inv_
.sym 13545 servant.wb_dbus_ack
.sym 13546 servant.cpu.cpu.decode.opcode[2]
.sym 13547 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 13549 servant.mdu_op[2]
.sym 13550 servant.wb_dbus_we
.sym 13551 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7355
.sym 13552 servant.cpu.cpu.rd_addr[2]
.sym 13553 wb_mem_ack
.sym 13554 servant.cpu.cpu.rd_addr[3]
.sym 13555 $abc$8861$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$190_Y_new_
.sym 13557 servant.cpu.cpu.branch_op
.sym 13558 servant.wb_dbus_ack
.sym 13559 servant.cpu.cpu.decode.opcode[2]
.sym 13560 $abc$8861$new_n1881_
.sym 13564 sel[2]
.sym 13566 $abc$8861$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$190_Y_new_
.sym 13570 wb_mem_rdt[7]
.sym 13571 servant.wb_ibus_ack
.sym 13572 servant.cpu.cpu.rd_addr[1]
.sym 13575 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 13578 wb_mem_ack
.sym 13582 $abc$8861$ram.o_wb_rdt[9]_new_inv_
.sym 13583 servant.wb_ibus_ack
.sym 13584 servant.cpu.cpu.rd_addr[3]
.sym 13587 servant.wb_dbus_we
.sym 13588 servant.cpu.cpu.bufreg_sh_signed
.sym 13589 servant.mdu_op[1]
.sym 13590 servant.mdu_op[2]
.sym 13593 servant.wb_timer_rdt[0]
.sym 13596 clock_gen.pll.rst_reg[1]
.sym 13599 $abc$8861$ram.o_wb_rdt[8]_new_inv_
.sym 13601 servant.cpu.cpu.rd_addr[2]
.sym 13602 servant.wb_ibus_ack
.sym 13603 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7355
.sym 13604 i_clk$SB_IO_IN_$glb_clk
.sym 13606 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5348[1]_new_inv_
.sym 13607 wb_mem_dat[15]
.sym 13608 $abc$8861$techmap$techmap1653\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 13609 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5308[2]_new_inv_
.sym 13610 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5228[1]_new_inv_
.sym 13611 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5284[2]_new_inv_
.sym 13612 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 13613 $abc$8861$new_n1410_
.sym 13618 servant.cpu.cpu.bufreg_sh_signed
.sym 13619 wb_mem_dat[4]
.sym 13622 $abc$8861$ram.we[2]_new_
.sym 13623 adr[7]
.sym 13624 adr[3]
.sym 13628 dat[23]
.sym 13629 dat[27]
.sym 13630 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[4]
.sym 13631 servant.wb_dbus_ack
.sym 13632 servant.cpu.cpu.new_irq
.sym 13633 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[1]
.sym 13634 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 13635 $abc$8861$new_n1588_
.sym 13636 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[5]
.sym 13637 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 13638 servant.cpu.cpu.rd_addr[4]
.sym 13639 wb_mem_ack
.sym 13640 servant.cpu.cpu.rd_addr[3]
.sym 13647 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 13649 $abc$8861$techmap\tx_to_pc.$procmux$1160_Y[0]_new_inv_
.sym 13650 servant.mdu_rs1[1]
.sym 13651 wb_mem_dat[8]
.sym 13652 wb_mem_dat[16]
.sym 13654 tx_to_pc.data_index[0]
.sym 13655 servant.wb_dbus_ack
.sym 13656 servant.mdu_rs1[0]
.sym 13657 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2568_new_
.sym 13658 tx_to_pc.data_index[1]
.sym 13659 $abc$8861$techmap\tx_to_pc.$procmux$1160_Y[2]_new_inv_
.sym 13662 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 13663 $abc$8861$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 13664 $abc$8861$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 13665 servant.cpu.cpu.cnt_en
.sym 13667 $abc$8861$new_n2041_
.sym 13669 $abc$8861$ram.we[3]_new_
.sym 13670 wb_mem_dat[0]
.sym 13671 wb_mem_dat[24]
.sym 13672 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 13674 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6719
.sym 13680 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 13682 servant.cpu.cpu.cnt_en
.sym 13686 wb_mem_dat[16]
.sym 13687 $abc$8861$new_n2041_
.sym 13688 wb_mem_dat[0]
.sym 13689 servant.mdu_rs1[0]
.sym 13692 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 13694 $abc$8861$ram.we[3]_new_
.sym 13698 tx_to_pc.data_index[0]
.sym 13699 tx_to_pc.data_index[1]
.sym 13700 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2568_new_
.sym 13701 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 13704 servant.mdu_rs1[0]
.sym 13705 servant.mdu_rs1[1]
.sym 13706 wb_mem_dat[8]
.sym 13707 wb_mem_dat[24]
.sym 13710 $abc$8861$techmap\tx_to_pc.$procmux$1160_Y[2]_new_inv_
.sym 13712 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2568_new_
.sym 13716 $abc$8861$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 13717 $abc$8861$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 13718 servant.cpu.cpu.cnt_en
.sym 13719 servant.wb_dbus_ack
.sym 13723 $abc$8861$techmap\tx_to_pc.$procmux$1160_Y[0]_new_inv_
.sym 13724 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2568_new_
.sym 13726 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6719
.sym 13727 i_clk$SB_IO_IN_$glb_clk
.sym 13729 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[93]_new_
.sym 13730 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 13731 $abc$8861$new_n1416_
.sym 13732 wb_mem_dat[1]
.sym 13733 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[81]_new_
.sym 13734 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[11]_new_inv_
.sym 13735 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[10]_new_inv_
.sym 13736 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[58]_new_
.sym 13742 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 13743 dat[24]
.sym 13744 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[11]
.sym 13745 dat[24]
.sym 13746 dat[21]
.sym 13747 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[1]
.sym 13748 dat[20]
.sym 13749 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[14]
.sym 13751 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$3275[8]_new_
.sym 13752 $add$src/servant_1.2.1/service/service.v:157$113_Y[23]
.sym 13753 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[10]
.sym 13754 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 13755 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[11]
.sym 13756 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 13757 rx_done
.sym 13759 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[3]
.sym 13761 $abc$8861$ram.we[3]_new_
.sym 13762 $abc$8861$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 13763 servant.cpu.cpu.csr.mcause3_0[3]
.sym 13764 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[0]
.sym 13770 servant.cpu.cpu.rd_addr[2]
.sym 13772 $abc$8861$new_n1512_
.sym 13773 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 13774 servant.cpu.cpu.rd_addr[0]
.sym 13775 servant.mdu_rs1[2]
.sym 13776 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775
.sym 13777 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 13778 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 13780 wb_mem_dat[0]
.sym 13781 servant.mdu_rs1[1]
.sym 13782 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 13783 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 13784 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[11]
.sym 13785 servant.cpu.cpu.rd_addr[1]
.sym 13786 servant.wb_dbus_ack
.sym 13789 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[11]
.sym 13790 $abc$8861$new_n1923_
.sym 13791 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[11]
.sym 13795 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 13797 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7124
.sym 13798 servant.cpu.cpu.rd_addr[4]
.sym 13800 servant.cpu.cpu.rd_addr[3]
.sym 13803 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 13804 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[11]
.sym 13805 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 13806 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[11]
.sym 13810 servant.mdu_rs1[1]
.sym 13815 servant.cpu.cpu.rd_addr[1]
.sym 13817 $abc$8861$new_n1923_
.sym 13818 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 13821 servant.mdu_rs1[2]
.sym 13822 $abc$8861$new_n1512_
.sym 13823 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 13827 servant.cpu.cpu.rd_addr[0]
.sym 13828 servant.cpu.cpu.rd_addr[4]
.sym 13829 servant.cpu.cpu.rd_addr[2]
.sym 13830 servant.cpu.cpu.rd_addr[3]
.sym 13840 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 13842 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[11]
.sym 13845 wb_mem_dat[0]
.sym 13846 servant.wb_dbus_ack
.sym 13847 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 13848 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775
.sym 13849 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7124
.sym 13850 i_clk$SB_IO_IN_$glb_clk
.sym 13852 servant.wb_dbus_ack
.sym 13853 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[5]_new_inv_
.sym 13854 $abc$8861$new_n1627_
.sym 13855 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[27]_new_
.sym 13856 wb_mem_ack
.sym 13857 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[53]_new_
.sym 13858 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[21]_new_
.sym 13859 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[19]_new_
.sym 13862 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 13864 $abc$8861$new_n1429_
.sym 13865 $abc$8861$new_n1435_
.sym 13866 $PACKER_GND_NET
.sym 13868 $abc$8861$new_n1512_
.sym 13871 dat[19]
.sym 13875 dat[20]
.sym 13876 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[5]
.sym 13877 $PACKER_VCC_NET
.sym 13878 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$316_Y_new_
.sym 13879 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 13882 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[2]
.sym 13883 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 13884 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[5]
.sym 13885 servant.wb_dbus_ack
.sym 13887 servant.wb_ibus_ack
.sym 13893 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 13894 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[5]
.sym 13895 wb_mem_rdt[30]
.sym 13897 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[5]
.sym 13898 servant.wb_dbus_we
.sym 13900 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[4]
.sym 13901 servant.cpu.cpu.decode.opcode[0]
.sym 13902 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[4]
.sym 13904 servant.wb_ibus_ack
.sym 13906 servant.cpu.cpu.decode.opcode[2]
.sym 13908 servant.cpu.cpu.branch_op
.sym 13912 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[3]
.sym 13914 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 13915 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 13918 wb_mem_rdt[21]
.sym 13919 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[3]
.sym 13921 wb_mem_rdt[31]
.sym 13922 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 13924 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[0]
.sym 13926 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[4]
.sym 13927 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[4]
.sym 13928 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 13929 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 13933 wb_mem_rdt[30]
.sym 13938 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[5]
.sym 13939 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[5]
.sym 13940 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 13941 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 13947 wb_mem_rdt[21]
.sym 13951 wb_mem_rdt[31]
.sym 13958 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 13959 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[0]
.sym 13962 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 13963 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[3]
.sym 13964 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 13965 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[3]
.sym 13968 servant.wb_dbus_we
.sym 13969 servant.cpu.cpu.decode.opcode[2]
.sym 13970 servant.cpu.cpu.decode.opcode[0]
.sym 13971 servant.cpu.cpu.branch_op
.sym 13972 servant.wb_ibus_ack
.sym 13973 i_clk$SB_IO_IN_$glb_clk
.sym 13975 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[72]_new_
.sym 13976 wb_mem_rdt[21]
.sym 13977 $abc$8861$new_n1641_
.sym 13978 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[0]_new_inv_
.sym 13979 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[4]_new_inv_
.sym 13980 servant.cpu.cpu.csr.mcause31
.sym 13981 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[51]_new_
.sym 13982 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[8]_new_inv_
.sym 13988 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[0]
.sym 13989 servant.cpu.cpu.csr.mstatus_mpie
.sym 13991 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7553
.sym 13992 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[15]
.sym 13993 $abc$8861$new_n1417_
.sym 13995 dat[26]
.sym 13996 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[10]
.sym 13997 dat[22]
.sym 13999 $abc$8861$ram.o_wb_rdt[19]_new_inv_
.sym 14002 clock_gen.pll.rst_reg[1]
.sym 14005 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[8]
.sym 14006 $PACKER_VCC_NET
.sym 14008 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 14009 $PACKER_VCC_NET
.sym 14016 servant.cpu.cpu.ebreak
.sym 14019 servant.cpu.cpu.decode.op21
.sym 14020 servant.cpu.cpu.cnt_done
.sym 14023 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[19]_new_
.sym 14024 servant.cpu.cpu.ebreak
.sym 14025 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$316_Y_new_
.sym 14026 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 14027 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7523
.sym 14028 servant.cpu.cpu.decode.op26
.sym 14030 $abc$8861$new_n1648_
.sym 14031 $abc$8861$new_n1159_
.sym 14034 $abc$8861$new_n1496_
.sym 14035 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$309_Y_new_
.sym 14036 servant.cpu.cpu.cnt_en
.sym 14038 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[51]_new_
.sym 14039 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 14041 $abc$8861$new_n1649_
.sym 14043 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 14044 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7553
.sym 14046 $abc$8861$servant.cpu.cpu.decode.csr_op_new_
.sym 14049 $abc$8861$new_n1496_
.sym 14050 $abc$8861$servant.cpu.cpu.decode.csr_op_new_
.sym 14051 servant.cpu.cpu.cnt_done
.sym 14052 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 14055 servant.cpu.cpu.decode.op26
.sym 14057 servant.cpu.cpu.decode.op21
.sym 14061 servant.cpu.cpu.ebreak
.sym 14062 servant.cpu.cpu.decode.op21
.sym 14067 $abc$8861$servant.cpu.cpu.decode.csr_op_new_
.sym 14068 $abc$8861$new_n1496_
.sym 14070 servant.cpu.cpu.cnt_en
.sym 14073 servant.cpu.cpu.cnt_done
.sym 14074 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 14079 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 14080 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$316_Y_new_
.sym 14081 servant.cpu.cpu.ebreak
.sym 14082 $abc$8861$new_n1159_
.sym 14085 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[51]_new_
.sym 14086 $abc$8861$new_n1648_
.sym 14087 $abc$8861$new_n1649_
.sym 14088 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[19]_new_
.sym 14091 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$309_Y_new_
.sym 14093 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7553
.sym 14094 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 14095 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7523
.sym 14096 i_clk$SB_IO_IN_$glb_clk
.sym 14098 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[18]_new_
.sym 14099 $abc$8861$ram.o_wb_rdt[16]_new_inv_
.sym 14100 wb_mem_rdt[20]
.sym 14101 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[52]_new_
.sym 14102 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[2]_new_inv_
.sym 14103 servant.cpu.cpu.csr.mie_mtie
.sym 14104 $abc$8861$ram.o_wb_rdt[19]_new_inv_
.sym 14105 $abc$8861$ram.o_wb_rdt[24]_new_inv_
.sym 14110 dat[27]
.sym 14111 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[8]
.sym 14113 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[3]
.sym 14114 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[24]_new_
.sym 14116 dat[27]
.sym 14117 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[0]
.sym 14119 wb_mem_rdt[21]
.sym 14120 dat[29]
.sym 14121 $abc$8861$ram.o_wb_rdt[17]_new_inv_
.sym 14122 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[2]
.sym 14126 $abc$8861$new_n1573_
.sym 14127 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[2]
.sym 14128 servant.cpu.cpu.csr.mcause31
.sym 14129 servant.cpu.cpu.new_irq
.sym 14130 servant.cpu.cpu.rd_addr[4]
.sym 14140 servant.cpu.rf_ram_if.wcnt[0]
.sym 14141 servant.cpu.cpu.rd_addr[4]
.sym 14147 $abc$8861$new_n1454_
.sym 14148 wb_mem_rdt[21]
.sym 14149 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 14151 servant.cpu.cpu.rs2_addr[1]
.sym 14153 servant.cpu.cpu.rs2_addr[2]
.sym 14154 $abc$8861$auto$simplemap.cc:250:simplemap_eqne$7561[1]_new_
.sym 14155 servant.cpu.cpu.ebreak
.sym 14156 servant.cpu.cpu.csr_in
.sym 14157 wb_mem_rdt[20]
.sym 14160 servant.cpu.waddr[9]
.sym 14161 servant.wb_ibus_ack
.sym 14162 clock_gen.pll.rst_reg[1]
.sym 14164 servant.cpu.cpu.rd_addr[2]
.sym 14166 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7451
.sym 14167 servant.cpu.cpu.decode.op26
.sym 14168 servant.cpu.cpu.rd_addr[1]
.sym 14172 servant.cpu.cpu.rd_addr[1]
.sym 14173 servant.cpu.rf_ram_if.wcnt[0]
.sym 14174 servant.cpu.cpu.ebreak
.sym 14175 servant.cpu.cpu.decode.op26
.sym 14178 servant.cpu.cpu.csr_in
.sym 14180 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 14185 clock_gen.pll.rst_reg[1]
.sym 14186 $abc$8861$auto$simplemap.cc:250:simplemap_eqne$7561[1]_new_
.sym 14190 $abc$8861$new_n1454_
.sym 14192 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 14196 wb_mem_rdt[21]
.sym 14197 servant.cpu.cpu.rs2_addr[2]
.sym 14198 servant.wb_ibus_ack
.sym 14203 servant.cpu.cpu.rd_addr[2]
.sym 14204 servant.cpu.waddr[9]
.sym 14208 wb_mem_rdt[20]
.sym 14209 servant.cpu.cpu.rs2_addr[1]
.sym 14210 servant.wb_ibus_ack
.sym 14215 servant.cpu.cpu.rd_addr[4]
.sym 14216 servant.cpu.waddr[9]
.sym 14218 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7451
.sym 14219 i_clk$SB_IO_IN_$glb_clk
.sym 14222 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6737
.sym 14223 $abc$8861$ram.o_wb_rdt[18]_new_inv_
.sym 14224 wb_mem_rdt[26]
.sym 14225 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7034
.sym 14226 servant.timer.mtimecmp[16]
.sym 14228 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7487
.sym 14234 $abc$8861$ram.o_wb_rdt[19]_new_inv_
.sym 14235 dat[21]
.sym 14240 $abc$8861$ram.o_wb_rdt[23]_new_inv_
.sym 14241 servant.cpu.waddr[5]
.sym 14242 wb_mem_rdt[22]
.sym 14243 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[0]
.sym 14244 wb_mem_rdt[20]
.sym 14245 servant.cpu.cpu.cnt_en
.sym 14256 servant.cpu.cpu.csr_in
.sym 14262 servant.cpu.cpu.rs2_addr[3]
.sym 14264 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7451
.sym 14265 servant.cpu.rf_ram_if.rcnt[0]
.sym 14266 servant.wb_dbus_we
.sym 14267 servant.cpu.cpu.decode.opcode[0]
.sym 14268 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 14271 servant.cpu.cpu.cnt_en
.sym 14276 servant.cpu.cpu.immdec.imm30_25[0]
.sym 14277 $abc$8861$ram.o_wb_rdt[24]_new_inv_
.sym 14278 $abc$8861$ram.o_wb_rdt[23]_new_inv_
.sym 14280 servant.cpu.cpu.branch_op
.sym 14281 servant.cpu.cpu.decode.opcode[2]
.sym 14283 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 14286 servant.wb_dbus_we
.sym 14288 servant.wb_ibus_ack
.sym 14289 servant.cpu.cpu.rs2_addr[4]
.sym 14290 wb_mem_rdt[22]
.sym 14291 $PACKER_VCC_NET
.sym 14295 servant.cpu.cpu.rs2_addr[4]
.sym 14296 servant.wb_ibus_ack
.sym 14297 $abc$8861$ram.o_wb_rdt[23]_new_inv_
.sym 14301 servant.cpu.rf_ram_if.rcnt[0]
.sym 14302 $PACKER_VCC_NET
.sym 14307 servant.wb_dbus_we
.sym 14308 servant.cpu.cpu.decode.opcode[2]
.sym 14309 servant.cpu.cpu.branch_op
.sym 14310 servant.cpu.cpu.decode.opcode[0]
.sym 14313 servant.cpu.cpu.immdec.imm30_25[0]
.sym 14314 $abc$8861$ram.o_wb_rdt[24]_new_inv_
.sym 14315 servant.wb_ibus_ack
.sym 14325 servant.wb_dbus_we
.sym 14327 servant.cpu.cpu.decode.opcode[0]
.sym 14328 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 14332 wb_mem_rdt[22]
.sym 14333 servant.cpu.cpu.rs2_addr[3]
.sym 14334 servant.wb_ibus_ack
.sym 14337 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 14338 servant.cpu.cpu.cnt_en
.sym 14339 servant.wb_ibus_ack
.sym 14341 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7451
.sym 14342 i_clk$SB_IO_IN_$glb_clk
.sym 14354 servant.wb_dbus_we
.sym 14355 wb_mem_rdt[26]
.sym 14356 servant.cpu.rf_ram_if.wcnt[0]
.sym 14357 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7487
.sym 14358 servant.wb_dbus_we
.sym 14360 servant.cpu.cpu.immdec.imm30_25[0]
.sym 14370 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[2]
.sym 14371 servant.wb_ibus_ack
.sym 14373 $PACKER_VCC_NET
.sym 14388 i_clk$SB_IO_IN
.sym 14405 i_clk$SB_IO_IN
.sym 14418 wb_rst
.sym 14429 wb_rst
.sym 14444 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[18]_new_
.sym 14448 tx_to_pc.clock_count[1]
.sym 14451 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[30]_new_
.sym 14458 $PACKER_VCC_NET
.sym 14463 clock_gen.pll.rst_reg[1]
.sym 14466 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[14]_new_inv_
.sym 14477 dat[6]
.sym 14486 clock_gen.pll.rst_reg[1]
.sym 14487 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 14489 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 14490 $abc$8861$auto$wreduce.cc:455:run$1321[4]
.sym 14492 tx_to_pc.clock_count[0]
.sym 14493 $PACKER_VCC_NET
.sym 14498 $abc$8861$auto$wreduce.cc:455:run$1321[0]
.sym 14500 tx_to_pc.clock_count[0]
.sym 14506 $abc$8861$auto$rtlil.cc:1969:NotGate$8627
.sym 14514 $abc$8861$auto$rtlil.cc:1969:NotGate$8627
.sym 14519 tx_to_pc.clock_count[0]
.sym 14520 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 14522 $abc$8861$auto$rtlil.cc:1969:NotGate$8627
.sym 14526 clock_gen.pll.rst_reg[1]
.sym 14533 clock_gen.pll.rst_reg[1]
.sym 14534 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 14537 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 14540 $abc$8861$auto$wreduce.cc:455:run$1321[4]
.sym 14544 tx_to_pc.clock_count[0]
.sym 14546 $PACKER_VCC_NET
.sym 14556 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 14558 $abc$8861$auto$wreduce.cc:455:run$1321[0]
.sym 14566 i_clk$SB_IO_IN_$glb_clk
.sym 14567 $abc$8861$auto$rtlil.cc:1969:NotGate$8627
.sym 14572 $abc$8861$new_n1542_
.sym 14573 $abc$8861$new_n1363_
.sym 14574 $abc$8861$new_n1375_
.sym 14575 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[12]_new_inv_
.sym 14576 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[5]_new_inv_
.sym 14577 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[9]_new_inv_
.sym 14578 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 14579 $abc$8861$new_n1393_
.sym 14584 dat[5]
.sym 14585 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[2]
.sym 14588 dat[1]
.sym 14591 dat[2]
.sym 14592 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6707
.sym 14595 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 14601 $abc$8861$auto$rtlil.cc:1969:NotGate$8627
.sym 14603 $PACKER_VCC_NET
.sym 14605 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 14606 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[60]_new_
.sym 14615 $0\pc_active[0:0]
.sym 14617 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 14621 $PACKER_VCC_NET
.sym 14626 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[10]
.sym 14628 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[9]
.sym 14635 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 14636 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[8]
.sym 14638 $PACKER_VCC_NET
.sym 14649 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$4988[2]_new_inv_
.sym 14651 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[62]_new_
.sym 14652 clock_gen.pll.rst_reg[0]
.sym 14653 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[14]
.sym 14654 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[14]
.sym 14656 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[30]_new_
.sym 14657 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[18]_new_
.sym 14660 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[11]
.sym 14661 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 14663 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[50]_new_
.sym 14664 $abc$8861$new_n1357_
.sym 14670 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 14672 $abc$8861$new_n1405_
.sym 14674 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 14675 $0\pc_active[0:0]
.sym 14676 $abc$8861$new_n1356_
.sym 14677 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[12]
.sym 14678 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[9]
.sym 14679 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 14685 clock_gen.pll.rst_reg[0]
.sym 14688 $abc$8861$new_n1405_
.sym 14689 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$4988[2]_new_inv_
.sym 14690 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[30]_new_
.sym 14691 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[62]_new_
.sym 14694 $abc$8861$new_n1357_
.sym 14695 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[50]_new_
.sym 14696 $abc$8861$new_n1356_
.sym 14697 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[18]_new_
.sym 14700 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[12]
.sym 14702 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 14709 $0\pc_active[0:0]
.sym 14714 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 14715 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[9]
.sym 14719 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 14720 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[11]
.sym 14724 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[14]
.sym 14725 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[14]
.sym 14726 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 14727 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 14729 wb_clk_$glb_clk
.sym 14731 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[52]_new_
.sym 14732 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5060[2]_new_inv_
.sym 14733 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[10]_new_inv_
.sym 14734 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5076[2]_new_inv_
.sym 14735 data_to[3]
.sym 14736 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5028[2]_new_inv_
.sym 14737 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[6]_new_inv_
.sym 14738 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[3]_new_inv_
.sym 14742 wb_mem_dat[0]
.sym 14746 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 14748 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[11]
.sym 14750 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[14]
.sym 14752 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[12]
.sym 14754 $PACKER_VCC_NET
.sym 14755 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 14756 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[5]
.sym 14758 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[5]
.sym 14761 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[24]_new_
.sym 14765 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[10]
.sym 14773 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 14774 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[14]
.sym 14775 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[10]
.sym 14776 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7583
.sym 14778 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[3]
.sym 14779 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[9]
.sym 14782 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[5]
.sym 14783 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7328
.sym 14784 servant.wb_ibus_ack
.sym 14788 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[8]
.sym 14790 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7322
.sym 14791 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 14792 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[10]
.sym 14793 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[14]
.sym 14794 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[9]
.sym 14795 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 14799 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 14801 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[8]
.sym 14802 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 14803 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 14805 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 14806 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 14807 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[14]
.sym 14808 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[14]
.sym 14811 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 14812 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[8]
.sym 14813 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 14814 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[8]
.sym 14817 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7583
.sym 14823 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[10]
.sym 14824 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 14825 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 14826 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[10]
.sym 14830 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[5]
.sym 14832 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 14835 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 14838 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[3]
.sym 14841 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[9]
.sym 14842 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[9]
.sym 14843 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 14844 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 14847 servant.wb_ibus_ack
.sym 14850 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7328
.sym 14851 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7322
.sym 14852 i_clk$SB_IO_IN_$glb_clk
.sym 14854 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[58]_new_
.sym 14855 wb_mem_rdt[3]
.sym 14856 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[56]_new_
.sym 14857 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 14858 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[0]_new_inv_
.sym 14859 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[8]_new_inv_
.sym 14860 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 14861 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[7]_new_inv_
.sym 14864 wb_mem_dat[1]
.sym 14865 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5228[1]_new_inv_
.sym 14866 $PACKER_VCC_NET
.sym 14867 dat[2]
.sym 14868 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[5]
.sym 14869 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[6]
.sym 14870 dat[8]
.sym 14871 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7328
.sym 14873 $abc$8861$auto$wreduce.cc:455:run$1320[3]
.sym 14874 adr[16]
.sym 14875 $abc$8861$auto$wreduce.cc:455:run$1320[6]
.sym 14876 dat[5]
.sym 14877 dat[6]
.sym 14878 dat[15]
.sym 14879 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[12]
.sym 14880 $abc$8861$new_n1345_
.sym 14881 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[8]_new_inv_
.sym 14882 $PACKER_VCC_NET
.sym 14883 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 14884 data_to_ble[3]
.sym 14886 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[6]_new_inv_
.sym 14888 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 14889 $PACKER_VCC_NET
.sym 14896 $abc$8861$new_n1124_
.sym 14897 data_to[1]
.sym 14898 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 14899 data_to[3]
.sym 14901 $abc$8861$auto$ice40_ffinit.cc:141:execute$8511
.sym 14904 tx_to_pc.state[1]
.sym 14905 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 14906 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6659
.sym 14910 data_to[5]
.sym 14911 $abc$8861$auto$ice40_ffinit.cc:141:execute$8519
.sym 14913 $abc$8861$auto$ice40_ffinit.cc:141:execute$8527
.sym 14915 tx_to_pc.state[0]
.sym 14916 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[6]
.sym 14917 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 14921 tx_to_pc.data_index[1]
.sym 14922 data_to[7]
.sym 14925 tx_to_pc.data_index[2]
.sym 14926 $abc$8861$auto$ice40_ffinit.cc:141:execute$8515
.sym 14928 data_to[7]
.sym 14929 $abc$8861$new_n1124_
.sym 14930 $abc$8861$auto$ice40_ffinit.cc:141:execute$8519
.sym 14931 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 14935 tx_to_pc.state[0]
.sym 14936 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 14937 tx_to_pc.state[1]
.sym 14940 $abc$8861$auto$ice40_ffinit.cc:141:execute$8527
.sym 14941 $abc$8861$new_n1124_
.sym 14942 data_to[3]
.sym 14943 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 14946 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[6]
.sym 14949 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 14952 $abc$8861$auto$ice40_ffinit.cc:141:execute$8515
.sym 14953 tx_to_pc.data_index[2]
.sym 14954 $abc$8861$auto$ice40_ffinit.cc:141:execute$8527
.sym 14955 tx_to_pc.data_index[1]
.sym 14958 tx_to_pc.data_index[2]
.sym 14959 $abc$8861$auto$ice40_ffinit.cc:141:execute$8519
.sym 14960 tx_to_pc.data_index[1]
.sym 14961 $abc$8861$auto$ice40_ffinit.cc:141:execute$8511
.sym 14964 data_to[5]
.sym 14965 $abc$8861$new_n1124_
.sym 14966 $abc$8861$auto$ice40_ffinit.cc:141:execute$8511
.sym 14967 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 14970 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 14971 data_to[1]
.sym 14972 $abc$8861$new_n1124_
.sym 14973 $abc$8861$auto$ice40_ffinit.cc:141:execute$8515
.sym 14974 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6659
.sym 14975 i_clk$SB_IO_IN_$glb_clk
.sym 14977 wb_mem_rdt[0]
.sym 14978 data_to_ble[3]
.sym 14979 data_to_ble[2]
.sym 14980 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[48]_new_
.sym 14981 $abc$8861$ram.o_wb_rdt[8]_new_inv_
.sym 14982 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[1]_new_inv_
.sym 14983 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[63]_new_
.sym 14984 wb_mem_rdt[7]
.sym 14988 wb_mem_dat[2]
.sym 14989 adr[3]
.sym 14990 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[10]
.sym 14991 $abc$8861$new_n1356_
.sym 14992 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 14993 dat[0]
.sym 14994 dat[3]
.sym 14995 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[3]
.sym 14996 $PACKER_VCC_NET
.sym 14997 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 14999 $abc$8861$ram.we[0]_new_
.sym 15000 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[8]
.sym 15001 wb_mem_rdt[6]
.sym 15002 $abc$8861$ram.o_wb_rdt[8]_new_inv_
.sym 15003 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 15004 $0\tx_active[0:0]
.sym 15005 wb_mem_dat[5]
.sym 15006 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[6]
.sym 15007 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[5]
.sym 15008 $0\pc_active[0:0]
.sym 15009 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 15010 wb_mem_dat[4]
.sym 15011 wb_mem_rdt[5]
.sym 15012 servant.wb_timer_rdt[10]
.sym 15019 data_to[0]
.sym 15020 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6659
.sym 15023 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[1]
.sym 15024 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 15026 $abc$8861$auto$ice40_ffinit.cc:141:execute$8503
.sym 15027 $abc$8861$new_n1124_
.sym 15029 $abc$8861$new_n2020_
.sym 15030 data_to[2]
.sym 15032 $abc$8861$auto$ice40_ffinit.cc:141:execute$8499
.sym 15033 $abc$8861$auto$ice40_ffinit.cc:141:execute$8507
.sym 15037 tx_to_pc.data_index[2]
.sym 15039 $abc$8861$auto$ice40_ffinit.cc:141:execute$8523
.sym 15040 data_to[4]
.sym 15044 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 15045 data_to[6]
.sym 15047 $abc$8861$auto$ice40_ffinit.cc:141:execute$8523
.sym 15048 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[7]
.sym 15049 tx_to_pc.data_index[1]
.sym 15051 data_to[6]
.sym 15052 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 15053 $abc$8861$new_n1124_
.sym 15054 $abc$8861$auto$ice40_ffinit.cc:141:execute$8503
.sym 15057 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[1]
.sym 15060 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 15064 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[7]
.sym 15065 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 15069 tx_to_pc.data_index[2]
.sym 15070 $abc$8861$auto$ice40_ffinit.cc:141:execute$8507
.sym 15071 $abc$8861$auto$ice40_ffinit.cc:141:execute$8503
.sym 15072 tx_to_pc.data_index[1]
.sym 15075 $abc$8861$new_n2020_
.sym 15076 $abc$8861$auto$ice40_ffinit.cc:141:execute$8523
.sym 15077 tx_to_pc.data_index[1]
.sym 15078 $abc$8861$auto$ice40_ffinit.cc:141:execute$8499
.sym 15081 data_to[0]
.sym 15082 $abc$8861$auto$ice40_ffinit.cc:141:execute$8523
.sym 15083 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 15084 $abc$8861$new_n1124_
.sym 15087 $abc$8861$new_n1124_
.sym 15088 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 15089 data_to[4]
.sym 15090 $abc$8861$auto$ice40_ffinit.cc:141:execute$8499
.sym 15093 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 15094 $abc$8861$auto$ice40_ffinit.cc:141:execute$8507
.sym 15095 data_to[2]
.sym 15096 $abc$8861$new_n1124_
.sym 15097 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6659
.sym 15098 i_clk$SB_IO_IN_$glb_clk
.sym 15100 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 15101 $abc$8861$new_n1340_
.sym 15102 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 15103 wb_mem_rdt[5]
.sym 15104 wb_mem_rdt[1]
.sym 15105 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 15106 wb_mem_rdt[6]
.sym 15107 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 15111 wb_mem_rdt[20]
.sym 15112 servant.cpu.cpu.new_irq
.sym 15113 my_adr[17]
.sym 15114 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6659
.sym 15115 dat[4]
.sym 15116 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[0]
.sym 15118 $abc$8861$techmap$techmap1659\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 15119 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[1]
.sym 15120 dat[2]
.sym 15121 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[7]
.sym 15123 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[0]
.sym 15125 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 15126 wb_mem_dat[12]
.sym 15127 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 15128 servant.wb_timer_rdt[11]
.sym 15129 wb_mem_dat[8]
.sym 15130 wb_mem_dat[1]
.sym 15131 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 15132 wb_mem_dat[0]
.sym 15133 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 15134 $abc$8861$ram.o_wb_rdt[18]_new_inv_
.sym 15135 $PACKER_VCC_NET
.sym 15142 servant.mdu_rs1[30]
.sym 15144 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[2]
.sym 15147 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 15148 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[2]_new_inv_
.sym 15149 wb_mem_rdt[0]
.sym 15150 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 15151 $abc$8861$auto$wreduce.cc:455:run$1319[2]
.sym 15152 wb_mem_rdt[2]
.sym 15153 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 15156 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 15159 $abc$8861$new_n1663_
.sym 15160 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 15161 servant.mdu_rs1[31]
.sym 15162 servant.wb_dbus_ack
.sym 15163 wb_mem_dat[3]
.sym 15164 servant.wb_timer_rdt[2]
.sym 15166 wb_mem_dat[11]
.sym 15167 $abc$8861$ram.o_wb_rdt[10]_new_inv_
.sym 15169 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 15170 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 15171 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 15172 servant.wb_timer_rdt[10]
.sym 15174 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 15175 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 15177 servant.wb_dbus_ack
.sym 15180 $abc$8861$auto$wreduce.cc:455:run$1319[2]
.sym 15182 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 15183 wb_mem_dat[3]
.sym 15186 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 15188 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 15189 servant.wb_dbus_ack
.sym 15192 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[2]_new_inv_
.sym 15193 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 15194 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[2]
.sym 15198 servant.wb_timer_rdt[10]
.sym 15199 servant.mdu_rs1[30]
.sym 15200 servant.mdu_rs1[31]
.sym 15201 $abc$8861$ram.o_wb_rdt[10]_new_inv_
.sym 15204 servant.wb_dbus_ack
.sym 15205 wb_mem_dat[11]
.sym 15206 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 15210 $abc$8861$new_n1663_
.sym 15211 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 15213 wb_mem_rdt[0]
.sym 15216 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 15217 wb_mem_rdt[2]
.sym 15218 servant.wb_timer_rdt[2]
.sym 15219 servant.mdu_rs1[31]
.sym 15220 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775_$glb_ce
.sym 15221 i_clk$SB_IO_IN_$glb_clk
.sym 15223 wb_mem_dat[6]
.sym 15224 wb_mem_dat[11]
.sym 15225 $abc$8861$ram.o_wb_rdt[10]_new_inv_
.sym 15226 wb_mem_dat[9]
.sym 15227 wb_mem_dat[7]
.sym 15228 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 15229 wb_mem_dat[3]
.sym 15230 wb_mem_dat[12]
.sym 15232 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 15233 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 15234 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[10]_new_inv_
.sym 15235 wb_mem_dat[0]
.sym 15237 wb_mem_dat[10]
.sym 15238 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 15239 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 15240 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 15241 my_adr[16]
.sym 15244 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 15245 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 15246 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 15247 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 15248 wb_mem_dat[2]
.sym 15249 servant.wb_timer_rdt[3]
.sym 15250 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 15251 wb_mem_rdt[1]
.sym 15252 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 15253 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 15254 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6641
.sym 15255 servant.cpu.cpu.immdec.imm30_25[0]
.sym 15256 $abc$8861$techmap\tx_to_ble.$procmux$1160_Y[0]_new_inv_
.sym 15257 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 15258 wb_mem_dat[11]
.sym 15268 wb_mem_rdt[1]
.sym 15272 wb_mem_dat[0]
.sym 15274 wb_mem_dat[2]
.sym 15275 wb_mem_rdt[5]
.sym 15277 wb_mem_dat[5]
.sym 15280 wb_mem_dat[4]
.sym 15281 wb_mem_dat[1]
.sym 15282 $PACKER_VCC_NET
.sym 15290 $PACKER_VCC_NET
.sym 15291 $0\pc_active[0:0]
.sym 15294 wb_mem_dat[3]
.sym 15296 $nextpnr_ICESTORM_LC_0$O
.sym 15298 wb_mem_dat[0]
.sym 15302 $auto$alumacc.cc:474:replace_alu$1435.C[2]
.sym 15304 $PACKER_VCC_NET
.sym 15305 wb_mem_dat[1]
.sym 15308 $auto$alumacc.cc:474:replace_alu$1435.C[3]
.sym 15310 wb_mem_dat[2]
.sym 15311 $PACKER_VCC_NET
.sym 15312 $auto$alumacc.cc:474:replace_alu$1435.C[2]
.sym 15314 $auto$alumacc.cc:474:replace_alu$1435.C[4]
.sym 15316 $PACKER_VCC_NET
.sym 15317 wb_mem_dat[3]
.sym 15318 $auto$alumacc.cc:474:replace_alu$1435.C[3]
.sym 15320 $auto$alumacc.cc:474:replace_alu$1435.C[5]
.sym 15322 $PACKER_VCC_NET
.sym 15323 wb_mem_dat[4]
.sym 15324 $auto$alumacc.cc:474:replace_alu$1435.C[4]
.sym 15327 $PACKER_VCC_NET
.sym 15328 wb_mem_dat[5]
.sym 15330 $auto$alumacc.cc:474:replace_alu$1435.C[5]
.sym 15335 wb_mem_rdt[1]
.sym 15342 wb_mem_rdt[5]
.sym 15343 $0\pc_active[0:0]
.sym 15344 wb_clk_$glb_clk
.sym 15346 servant.timer.mtimecmp[3]
.sym 15347 $abc$8861$ram.o_wb_rdt[9]_new_inv_
.sym 15348 servant.timer.mtimecmp[12]
.sym 15349 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 15350 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 15351 wb_mem_rdt[12]
.sym 15352 servant.timer.mtimecmp[6]
.sym 15353 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 15358 adr[17]
.sym 15359 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[2]
.sym 15360 dat[9]
.sym 15361 wb_mem_dat[9]
.sym 15362 dat[2]
.sym 15363 $PACKER_VCC_NET
.sym 15364 servant.wb_dbus_ack
.sym 15365 dat[8]
.sym 15366 tx_to_ble.clock_count[0]
.sym 15368 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 15369 $PACKER_VCC_NET
.sym 15370 $PACKER_VCC_NET
.sym 15371 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 15372 wb_mem_rdt[4]
.sym 15374 wb_mem_dat[13]
.sym 15375 servant.mdu_rs1[31]
.sym 15376 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2422_new_
.sym 15378 $abc$8861$ram.o_wb_rdt[15]_new_inv_
.sym 15379 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[8]
.sym 15380 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 15381 dat[15]
.sym 15388 wb_mem_rdt[3]
.sym 15389 $abc$8861$ram.o_wb_rdt[10]_new_inv_
.sym 15391 servant.mdu_rs1[31]
.sym 15392 tx_to_ble.state[0]
.sym 15394 servant.mdu_rs1[30]
.sym 15397 servant.wb_gpio_rdt
.sym 15398 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7355
.sym 15399 servant.mdu_rs1[31]
.sym 15400 servant.wb_timer_rdt[11]
.sym 15402 wb_mem_dat[1]
.sym 15403 servant.wb_timer_rdt[0]
.sym 15404 wb_mem_dat[0]
.sym 15406 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 15407 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 15409 servant.wb_timer_rdt[3]
.sym 15412 $PACKER_VCC_NET
.sym 15413 $abc$8861$auto$wreduce.cc:455:run$1319[0]
.sym 15414 $abc$8861$ram.o_wb_rdt[11]_new_inv_
.sym 15415 servant.cpu.cpu.immdec.imm30_25[0]
.sym 15417 servant.cpu.cpu.rd_addr[4]
.sym 15418 servant.wb_ibus_ack
.sym 15420 servant.wb_timer_rdt[11]
.sym 15421 servant.mdu_rs1[30]
.sym 15422 $abc$8861$ram.o_wb_rdt[11]_new_inv_
.sym 15423 servant.mdu_rs1[31]
.sym 15428 tx_to_ble.state[0]
.sym 15432 $PACKER_VCC_NET
.sym 15435 wb_mem_dat[0]
.sym 15439 $abc$8861$ram.o_wb_rdt[10]_new_inv_
.sym 15440 servant.cpu.cpu.rd_addr[4]
.sym 15441 servant.wb_ibus_ack
.sym 15444 servant.wb_timer_rdt[3]
.sym 15445 wb_mem_rdt[3]
.sym 15446 servant.mdu_rs1[31]
.sym 15447 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 15450 servant.wb_gpio_rdt
.sym 15451 servant.wb_timer_rdt[0]
.sym 15452 servant.mdu_rs1[30]
.sym 15453 servant.mdu_rs1[31]
.sym 15456 servant.wb_ibus_ack
.sym 15457 servant.cpu.cpu.immdec.imm30_25[0]
.sym 15458 $abc$8861$ram.o_wb_rdt[11]_new_inv_
.sym 15463 wb_mem_dat[1]
.sym 15464 $abc$8861$auto$wreduce.cc:455:run$1319[0]
.sym 15465 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 15466 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7355
.sym 15467 i_clk$SB_IO_IN_$glb_clk
.sym 15469 $abc$8861$new_n1178_
.sym 15470 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[3]
.sym 15471 $abc$8861$new_n1192_
.sym 15472 servant.timer.mtimecmp[11]
.sym 15473 servant.timer.mtimecmp[2]
.sym 15474 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[6]
.sym 15475 servant.timer.mtimecmp[15]
.sym 15476 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[2]
.sym 15479 $abc$8861$new_n1572_
.sym 15481 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1831[3]_new_inv_
.sym 15482 $PACKER_VCC_NET
.sym 15484 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7355
.sym 15486 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[11]
.sym 15490 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[13]
.sym 15491 servant.timer.mtimecmp[8]
.sym 15492 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 15493 wb_mem_rdt[6]
.sym 15494 wb_mem_dat[4]
.sym 15495 wb_mem_dat[15]
.sym 15496 servant.cpu.cpu.rd_addr[3]
.sym 15497 wb_mem_dat[5]
.sym 15499 wb_mem_rdt[5]
.sym 15500 wb_mem_dat[31]
.sym 15501 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 15502 $abc$8861$ram.o_wb_rdt[8]_new_inv_
.sym 15503 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 15504 servant.wb_timer_rdt[13]
.sym 15510 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[14]
.sym 15511 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[13]_new_inv_
.sym 15512 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 15513 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[8]
.sym 15514 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 15515 wb_mem_dat[5]
.sym 15517 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 15518 $abc$8861$auto$wreduce.cc:455:run$1319[4]
.sym 15521 $abc$8861$techmap\tx_to_ble.$procmux$1160_Y[2]_new_inv_
.sym 15522 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 15523 wb_mem_rdt[1]
.sym 15524 servant.wb_timer_rdt[1]
.sym 15525 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 15526 $abc$8861$techmap\tx_to_ble.$procmux$1160_Y[0]_new_inv_
.sym 15529 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 15530 tx_to_ble.data_index[1]
.sym 15531 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[14]_new_inv_
.sym 15532 tx_to_ble.data_index[0]
.sym 15535 servant.mdu_rs1[31]
.sym 15536 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2422_new_
.sym 15537 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6641
.sym 15538 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[13]
.sym 15539 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[8]
.sym 15544 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[13]_new_inv_
.sym 15545 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 15546 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[13]
.sym 15549 wb_mem_dat[5]
.sym 15551 $abc$8861$auto$wreduce.cc:455:run$1319[4]
.sym 15552 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 15555 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 15556 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[14]_new_inv_
.sym 15557 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[14]
.sym 15561 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[8]
.sym 15562 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[8]
.sym 15563 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 15564 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 15567 tx_to_ble.data_index[0]
.sym 15568 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2422_new_
.sym 15569 tx_to_ble.data_index[1]
.sym 15570 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 15573 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2422_new_
.sym 15576 $abc$8861$techmap\tx_to_ble.$procmux$1160_Y[2]_new_inv_
.sym 15579 $abc$8861$techmap\tx_to_ble.$procmux$1160_Y[0]_new_inv_
.sym 15582 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2422_new_
.sym 15585 servant.wb_timer_rdt[1]
.sym 15586 servant.mdu_rs1[31]
.sym 15587 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 15588 wb_mem_rdt[1]
.sym 15589 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6641
.sym 15590 i_clk$SB_IO_IN_$glb_clk
.sym 15592 dat[23]
.sym 15593 dat[16]
.sym 15594 dat[31]
.sym 15595 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[11]
.sym 15596 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[12]
.sym 15597 dat[15]
.sym 15598 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[15]
.sym 15599 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 15604 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[14]
.sym 15606 tx_to_ble.data_index[2]
.sym 15607 servant.timer.mtimecmp[11]
.sym 15608 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[22]
.sym 15613 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[5]
.sym 15614 tx_to_ble.data_index[1]
.sym 15616 wb_mem_dat[8]
.sym 15617 wb_mem_dat[0]
.sym 15618 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 15619 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 15620 wb_mem_dat[4]
.sym 15621 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 15622 wb_mem_dat[1]
.sym 15623 tx_to_ble.data_index[2]
.sym 15624 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 15625 $abc$8861$ram.o_wb_rdt[18]_new_inv_
.sym 15626 wb_mem_dat[14]
.sym 15627 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 15633 wb_mem_dat[9]
.sym 15634 wb_mem_dat[15]
.sym 15639 servant.mdu_rs1[30]
.sym 15641 wb_mem_rdt[13]
.sym 15642 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 15643 wb_mem_rdt[14]
.sym 15644 wb_mem_rdt[4]
.sym 15645 servant.wb_timer_rdt[8]
.sym 15646 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 15648 servant.wb_timer_rdt[14]
.sym 15649 servant.wb_timer_rdt[4]
.sym 15650 servant.mdu_rs1[31]
.sym 15652 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 15654 servant.wb_dbus_ack
.sym 15656 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 15657 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 15658 wb_mem_dat[14]
.sym 15660 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 15662 $abc$8861$ram.o_wb_rdt[8]_new_inv_
.sym 15664 servant.wb_timer_rdt[13]
.sym 15666 servant.wb_timer_rdt[4]
.sym 15667 servant.mdu_rs1[31]
.sym 15668 wb_mem_rdt[4]
.sym 15669 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 15672 servant.wb_dbus_ack
.sym 15673 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 15674 wb_mem_dat[15]
.sym 15678 wb_mem_dat[14]
.sym 15679 servant.wb_dbus_ack
.sym 15680 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 15684 servant.mdu_rs1[31]
.sym 15685 servant.wb_timer_rdt[13]
.sym 15686 wb_mem_rdt[13]
.sym 15687 servant.mdu_rs1[30]
.sym 15691 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 15692 wb_mem_dat[9]
.sym 15693 servant.wb_dbus_ack
.sym 15696 servant.mdu_rs1[31]
.sym 15697 servant.wb_timer_rdt[14]
.sym 15698 wb_mem_rdt[14]
.sym 15699 servant.mdu_rs1[30]
.sym 15703 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 15704 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 15705 servant.wb_dbus_ack
.sym 15708 servant.wb_timer_rdt[8]
.sym 15709 servant.mdu_rs1[30]
.sym 15710 servant.mdu_rs1[31]
.sym 15711 $abc$8861$ram.o_wb_rdt[8]_new_inv_
.sym 15712 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775_$glb_ce
.sym 15713 i_clk$SB_IO_IN_$glb_clk
.sym 15715 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$3275[8]_new_
.sym 15716 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[78]_new_
.sym 15717 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[14]
.sym 15718 $abc$8861$new_n1422_
.sym 15719 tx_to_ble.clock_count[1]
.sym 15720 $abc$8861$new_n1434_
.sym 15721 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[21]
.sym 15722 $abc$8861$new_n1579_
.sym 15726 clock_gen.pll.rst_reg[1]
.sym 15727 $abc$8861$ram.we[3]_new_
.sym 15728 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[10]
.sym 15730 rx_done
.sym 15733 wb_mem_dat[13]
.sym 15736 dat[16]
.sym 15737 wb_mem_dat[8]
.sym 15738 dat[31]
.sym 15739 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 15740 wb_mem_dat[13]
.sym 15741 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[5]
.sym 15743 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[1]
.sym 15744 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[1]
.sym 15745 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[5]
.sym 15746 servant.cpu.cpu.immdec.imm30_25[0]
.sym 15747 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 15748 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[0]
.sym 15749 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[13]
.sym 15750 cyc
.sym 15756 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[0]
.sym 15758 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[1]
.sym 15759 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[0]
.sym 15760 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 15761 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[4]
.sym 15762 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 15763 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[10]
.sym 15764 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[4]
.sym 15765 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 15767 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[7]
.sym 15769 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[11]
.sym 15770 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[11]
.sym 15771 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 15772 servant.wb_dbus_ack
.sym 15773 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 15778 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 15779 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 15780 wb_mem_dat[16]
.sym 15781 $abc$8861$ram.we[2]_new_
.sym 15782 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[7]
.sym 15787 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[10]
.sym 15789 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 15790 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[11]
.sym 15791 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[11]
.sym 15792 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 15795 wb_mem_dat[16]
.sym 15796 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 15798 servant.wb_dbus_ack
.sym 15801 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[1]
.sym 15803 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 15807 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[10]
.sym 15808 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[10]
.sym 15809 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 15810 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 15813 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[0]
.sym 15814 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 15815 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 15816 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[0]
.sym 15819 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[7]
.sym 15820 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 15821 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 15822 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[7]
.sym 15825 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 15827 $abc$8861$ram.we[2]_new_
.sym 15831 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[4]
.sym 15832 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 15833 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[4]
.sym 15834 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 15835 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775_$glb_ce
.sym 15836 i_clk$SB_IO_IN_$glb_clk
.sym 15838 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[70]_new_
.sym 15839 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[6]_new_inv_
.sym 15840 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5292[1]_new_inv_
.sym 15841 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5236[1]_new_inv_
.sym 15842 servant.timer.mtimecmp[14]
.sym 15843 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[55]_new_
.sym 15844 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[14]_new_inv_
.sym 15845 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[7]_new_inv_
.sym 15850 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[0]
.sym 15851 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[2]
.sym 15852 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[6]
.sym 15853 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[7]
.sym 15855 servant.wb_timer_rdt[15]
.sym 15856 $abc$8861$techmap$techmap1653\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 15857 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[4]
.sym 15858 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6629
.sym 15859 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[5]
.sym 15860 servant.wb_timer_rdt[8]
.sym 15861 servant.wb_timer_rdt[14]
.sym 15862 $PACKER_VCC_NET
.sym 15863 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[15]
.sym 15864 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 15865 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[13]
.sym 15867 servant.mdu_rs1[31]
.sym 15869 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 15870 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[93]_new_
.sym 15871 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 15872 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 15873 $abc$8861$new_n1410_
.sym 15879 servant.wb_dbus_ack
.sym 15880 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 15882 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5308[2]_new_inv_
.sym 15883 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 15884 $abc$8861$new_n1429_
.sym 15887 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5348[1]_new_inv_
.sym 15888 $abc$8861$new_n1588_
.sym 15889 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 15890 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[27]_new_
.sym 15891 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 15892 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 15893 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[91]_new_
.sym 15894 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[1]
.sym 15895 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 15896 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[10]
.sym 15897 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 15898 wb_mem_dat[1]
.sym 15899 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[26]_new_
.sym 15901 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[5]
.sym 15903 wb_mem_dat[2]
.sym 15906 $abc$8861$auto$dff2dffe.cc:175:make_patterns_logic$7801
.sym 15907 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[5]
.sym 15909 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[13]
.sym 15910 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[58]_new_
.sym 15913 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 15915 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[13]
.sym 15918 wb_mem_dat[2]
.sym 15919 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 15920 wb_mem_dat[1]
.sym 15924 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 15925 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[5]
.sym 15926 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[5]
.sym 15927 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 15931 servant.wb_dbus_ack
.sym 15932 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 15933 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 15937 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 15938 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[1]
.sym 15942 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[91]_new_
.sym 15943 $abc$8861$new_n1588_
.sym 15944 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5348[1]_new_inv_
.sym 15945 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[27]_new_
.sym 15948 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[58]_new_
.sym 15949 $abc$8861$new_n1429_
.sym 15950 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[26]_new_
.sym 15951 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5308[2]_new_inv_
.sym 15954 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[10]
.sym 15957 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 15958 $abc$8861$auto$dff2dffe.cc:175:make_patterns_logic$7801
.sym 15959 i_clk$SB_IO_IN_$glb_clk
.sym 15961 $abc$8861$new_n1634_
.sym 15962 servant.cpu.cpu.csr.mstatus_mpie
.sym 15963 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[1]_new_inv_
.sym 15964 $abc$8861$new_n1602_
.sym 15965 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[26]_new_
.sym 15966 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[13]_new_inv_
.sym 15967 servant.cpu.cpu.csr.timer_irq
.sym 15968 $abc$8861$new_n1441_
.sym 15971 $abc$8861$ram.o_wb_rdt[16]_new_inv_
.sym 15973 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[6]
.sym 15974 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[8]
.sym 15975 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[13]
.sym 15976 dat[17]
.sym 15978 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[7]_new_inv_
.sym 15979 dat[17]
.sym 15980 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[10]
.sym 15981 wb_mem_dat[1]
.sym 15982 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[6]_new_inv_
.sym 15983 wb_mem_dat[17]
.sym 15984 $PACKER_VCC_NET
.sym 15985 servant.wb_timer_rdt[0]
.sym 15986 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 15987 wb_mem_dat[31]
.sym 15988 wb_mem_dat[24]
.sym 15989 wb_mem_dat[5]
.sym 15991 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 15992 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[11]_new_inv_
.sym 15993 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 15994 $abc$8861$new_n1641_
.sym 15995 servant.cpu.cpu.csr.mie_mtie
.sym 15996 servant.cpu.cpu.rd_addr[3]
.sym 16004 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[0]
.sym 16007 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 16008 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[21]_new_
.sym 16009 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[5]
.sym 16011 $abc$8861$new_n1417_
.sym 16012 $abc$8861$new_n1416_
.sym 16013 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[3]
.sym 16014 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[0]
.sym 16016 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[11]
.sym 16017 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[5]
.sym 16018 servant.wb_dbus_ack
.sym 16020 cyc
.sym 16022 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 16023 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[53]_new_
.sym 16029 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 16030 wb_mem_ack
.sym 16031 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 16032 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 16035 servant.wb_dbus_ack
.sym 16036 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 16041 $abc$8861$new_n1416_
.sym 16042 $abc$8861$new_n1417_
.sym 16043 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[53]_new_
.sym 16044 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[21]_new_
.sym 16047 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[0]
.sym 16048 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 16049 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 16050 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[0]
.sym 16053 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[11]
.sym 16056 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 16059 cyc
.sym 16062 wb_mem_ack
.sym 16065 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[5]
.sym 16068 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 16071 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 16073 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[5]
.sym 16078 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[3]
.sym 16080 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 16082 i_clk$SB_IO_IN_$glb_clk
.sym 16083 wb_rst_$glb_sr
.sym 16084 wb_mem_dat[5]
.sym 16085 wb_mem_dat[16]
.sym 16086 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[63]_new_
.sym 16087 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 16088 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[15]_new_inv_
.sym 16089 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[24]_new_
.sym 16090 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[16]_new_
.sym 16091 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[20]_new_
.sym 16096 servant.wb_dbus_ack
.sym 16097 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[2]
.sym 16099 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 16100 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[0]
.sym 16101 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[3]
.sym 16102 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[1]
.sym 16103 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 16104 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 16105 wb_mem_dat[26]
.sym 16108 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 16109 wb_mem_dat[0]
.sym 16112 $abc$8861$ram.o_wb_rdt[18]_new_inv_
.sym 16113 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 16115 servant.wb_timer_rdt[16]
.sym 16117 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[13]
.sym 16118 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[15]
.sym 16119 wb_mem_dat[16]
.sym 16126 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[5]_new_inv_
.sym 16127 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[2]
.sym 16128 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[52]_new_
.sym 16129 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[8]
.sym 16131 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[3]
.sym 16133 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[72]_new_
.sym 16134 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 16135 $abc$8861$new_n1627_
.sym 16136 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7568
.sym 16137 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[5]
.sym 16139 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$316_Y_new_
.sym 16140 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[24]_new_
.sym 16141 $abc$8861$new_n1573_
.sym 16142 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[2]
.sym 16143 $abc$8861$new_n1410_
.sym 16144 servant.cpu.cpu.new_irq
.sym 16146 $abc$8861$new_n1572_
.sym 16149 $abc$8861$new_n1411_
.sym 16150 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 16151 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 16152 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5228[1]_new_inv_
.sym 16153 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 16154 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[80]_new_
.sym 16155 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[16]_new_
.sym 16156 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[20]_new_
.sym 16158 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 16160 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[8]
.sym 16164 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[5]
.sym 16165 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 16166 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[5]_new_inv_
.sym 16170 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[2]
.sym 16171 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 16172 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 16173 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[2]
.sym 16176 $abc$8861$new_n1627_
.sym 16177 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[80]_new_
.sym 16178 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[16]_new_
.sym 16179 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5228[1]_new_inv_
.sym 16182 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[20]_new_
.sym 16183 $abc$8861$new_n1411_
.sym 16184 $abc$8861$new_n1410_
.sym 16185 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[52]_new_
.sym 16188 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$316_Y_new_
.sym 16190 servant.cpu.cpu.new_irq
.sym 16196 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[3]
.sym 16197 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 16200 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[72]_new_
.sym 16201 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[24]_new_
.sym 16202 $abc$8861$new_n1572_
.sym 16203 $abc$8861$new_n1573_
.sym 16204 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7568
.sym 16205 i_clk$SB_IO_IN_$glb_clk
.sym 16207 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 16208 wb_mem_dat[24]
.sym 16209 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 16210 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[50]_new_
.sym 16211 wb_mem_dat[20]
.sym 16212 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 16213 wb_mem_rdt[31]
.sym 16214 wb_mem_rdt[30]
.sym 16220 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[12]
.sym 16221 wb_mem_dat[17]
.sym 16223 dat[31]
.sym 16224 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[11]
.sym 16226 wb_mem_dat[5]
.sym 16227 rx_from_ble.clock_count[6]
.sym 16228 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[3]
.sym 16229 $abc$8861$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 16230 $abc$8861$ram.we[3]_new_
.sym 16233 servant.cpu.cpu.immdec.imm30_25[0]
.sym 16236 wb_mem_rdt[31]
.sym 16238 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[4]
.sym 16248 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[18]_new_
.sym 16250 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7559
.sym 16251 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[0]_new_inv_
.sym 16253 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[4]
.sym 16254 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[4]
.sym 16255 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[8]_new_inv_
.sym 16258 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[8]
.sym 16259 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[3]
.sym 16260 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[4]_new_inv_
.sym 16261 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[0]
.sym 16262 $abc$8861$new_n1640_
.sym 16264 $abc$8861$new_n1641_
.sym 16265 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[2]
.sym 16267 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[50]_new_
.sym 16270 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 16273 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 16276 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 16278 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[3]_new_inv_
.sym 16279 servant.cpu.cpu.csr_in
.sym 16281 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 16282 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[2]
.sym 16287 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[0]_new_inv_
.sym 16288 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 16290 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[0]
.sym 16294 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[4]
.sym 16295 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 16296 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[4]_new_inv_
.sym 16299 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 16302 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[4]
.sym 16305 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[18]_new_
.sym 16306 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[50]_new_
.sym 16307 $abc$8861$new_n1641_
.sym 16308 $abc$8861$new_n1640_
.sym 16312 servant.cpu.cpu.csr_in
.sym 16317 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[3]
.sym 16319 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 16320 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[3]_new_inv_
.sym 16323 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[8]_new_inv_
.sym 16324 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 16325 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[8]
.sym 16327 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7559
.sym 16328 i_clk$SB_IO_IN_$glb_clk
.sym 16329 wb_rst_$glb_sr
.sym 16330 servant.cpu.cpu.immdec.imm30_25[1]
.sym 16331 servant.cpu.cpu.immdec.imm30_25[3]
.sym 16332 servant.cpu.cpu.immdec.imm30_25[5]
.sym 16333 $abc$8861$ram.o_wb_rdt[27]_new_inv_
.sym 16334 $abc$8861$ram.o_wb_rdt[29]_new_inv_
.sym 16335 servant.cpu.cpu.immdec.imm30_25[2]
.sym 16336 servant.cpu.cpu.immdec.imm30_25[4]
.sym 16337 servant.cpu.cpu.immdec.imm30_25[0]
.sym 16342 wb_mem_dat[21]
.sym 16343 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[2]
.sym 16344 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 16346 servant.wb_dbus_ack
.sym 16347 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[3]
.sym 16348 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[5]
.sym 16349 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[4]
.sym 16350 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[4]
.sym 16353 wb_mem_dat[26]
.sym 16355 servant.mdu_rs1[31]
.sym 16356 servant.timer.mtimecmp[16]
.sym 16359 servant.mdu_rs1[31]
.sym 16360 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 16371 servant.mdu_rs1[31]
.sym 16372 servant.wb_dbus_we
.sym 16373 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 16375 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[2]_new_inv_
.sym 16378 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 16380 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[10]
.sym 16383 servant.mdu_rs1[31]
.sym 16384 servant.mdu_rs1[30]
.sym 16386 servant.wb_dbus_we
.sym 16389 wb_mem_dat[16]
.sym 16390 servant.wb_ibus_ack
.sym 16391 clock_gen.pll.rst_reg[1]
.sym 16395 servant.cpu.cpu.cnt_en
.sym 16397 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[2]
.sym 16399 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[10]_new_inv_
.sym 16400 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 16410 servant.mdu_rs1[31]
.sym 16411 servant.wb_dbus_we
.sym 16412 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 16413 clock_gen.pll.rst_reg[1]
.sym 16416 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 16418 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[2]_new_inv_
.sym 16419 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[2]
.sym 16423 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[10]
.sym 16424 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[10]_new_inv_
.sym 16425 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 16428 servant.mdu_rs1[30]
.sym 16429 servant.wb_dbus_we
.sym 16430 servant.mdu_rs1[31]
.sym 16431 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 16435 wb_mem_dat[16]
.sym 16446 servant.wb_ibus_ack
.sym 16448 servant.cpu.cpu.cnt_en
.sym 16449 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 16450 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6737_$glb_ce
.sym 16451 i_clk$SB_IO_IN_$glb_clk
.sym 16452 wb_rst_$glb_sr
.sym 16461 $PACKER_VCC_NET
.sym 16462 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[10]
.sym 16463 servant.timer.mtimecmp[16]
.sym 16465 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 16466 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[11]
.sym 16467 $abc$8861$ram.o_wb_rdt[18]_new_inv_
.sym 16469 q$SB_IO_OUT
.sym 16477 servant.cpu.cpu.cnt_en
.sym 16481 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[11]_new_inv_
.sym 16497 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6737
.sym 16508 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6737
.sym 16553 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[31]_new_
.sym 16554 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[24]_new_
.sym 16555 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[20]_new_
.sym 16556 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[25]_new_
.sym 16557 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[21]_new_
.sym 16558 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[29]_new_
.sym 16559 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[28]_new_
.sym 16560 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[17]_new_
.sym 16564 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[5]_new_inv_
.sym 16565 data_to_ble[2]
.sym 16568 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 16572 servant.timer.mtimecmp[12]
.sym 16574 $abc$8861$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 16575 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 16576 wb_mem_rdt[7]
.sym 16599 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[2]
.sym 16601 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 16606 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6707
.sym 16607 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 16608 $abc$8861$auto$rtlil.cc:1969:NotGate$8627
.sym 16622 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[14]
.sym 16623 tx_to_pc.clock_count[1]
.sym 16628 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[2]
.sym 16630 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 16653 tx_to_pc.clock_count[1]
.sym 16655 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 16671 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[14]
.sym 16673 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 16674 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6707
.sym 16675 i_clk$SB_IO_IN_$glb_clk
.sym 16676 $abc$8861$auto$rtlil.cc:1969:NotGate$8627
.sym 16681 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[4]_new_inv_
.sym 16682 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[23]_new_
.sym 16683 $abc$8861$new_n1381_
.sym 16684 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[19]_new_
.sym 16685 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[16]_new_
.sym 16686 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[22]_new_
.sym 16687 $abc$8861$new_n1369_
.sym 16688 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[26]_new_
.sym 16691 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[12]_new_inv_
.sym 16694 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 16702 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[24]_new_
.sym 16711 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[17]_new_
.sym 16713 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[31]_new_
.sym 16716 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[14]
.sym 16721 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[9]
.sym 16726 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[28]_new_
.sym 16734 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[19]_new_
.sym 16736 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[16]_new_
.sym 16737 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 16738 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[12]
.sym 16742 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 16745 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[10]_new_inv_
.sym 16746 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[8]
.sym 16747 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[23]_new_
.sym 16758 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[3]
.sym 16759 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 16760 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[12]
.sym 16761 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5076[2]_new_inv_
.sym 16764 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 16765 $abc$8861$new_n1393_
.sym 16766 $abc$8861$new_n1542_
.sym 16767 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 16768 $abc$8861$new_n1375_
.sym 16769 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[25]_new_
.sym 16770 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[21]_new_
.sym 16771 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[57]_new_
.sym 16773 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[60]_new_
.sym 16775 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 16776 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[9]
.sym 16777 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[3]
.sym 16778 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[69]_new_
.sym 16779 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[5]
.sym 16780 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5020[1]_new_inv_
.sym 16781 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[9]
.sym 16782 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 16783 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[28]_new_
.sym 16787 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[12]
.sym 16788 $abc$8861$new_n1541_
.sym 16789 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[5]
.sym 16791 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[9]
.sym 16792 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 16793 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 16794 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[9]
.sym 16797 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[3]
.sym 16798 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[3]
.sym 16799 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 16800 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 16803 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[5]
.sym 16804 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 16805 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 16806 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[5]
.sym 16809 $abc$8861$new_n1393_
.sym 16810 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[28]_new_
.sym 16811 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5076[2]_new_inv_
.sym 16812 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[60]_new_
.sym 16815 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5020[1]_new_inv_
.sym 16816 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[21]_new_
.sym 16817 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[69]_new_
.sym 16818 $abc$8861$new_n1375_
.sym 16821 $abc$8861$new_n1541_
.sym 16822 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[57]_new_
.sym 16823 $abc$8861$new_n1542_
.sym 16824 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[25]_new_
.sym 16829 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 16833 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 16834 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[12]
.sym 16835 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 16836 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[12]
.sym 16838 i_clk$SB_IO_IN_$glb_clk
.sym 16840 tx_to_ble.clock_count[6]
.sym 16841 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5012[2]_new_inv_
.sym 16842 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5004[1]_new_inv_
.sym 16843 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[1]
.sym 16844 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[0]
.sym 16845 $abc$8861$techmap$techmap1669\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 16846 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5020[1]_new_inv_
.sym 16847 tx_to_ble.clock_count[3]
.sym 16852 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[3]
.sym 16856 $PACKER_VCC_NET
.sym 16857 dat[9]
.sym 16860 dat[15]
.sym 16862 dat[10]
.sym 16863 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[6]
.sym 16865 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[4]
.sym 16866 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 16867 adr[8]
.sym 16869 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[5]
.sym 16871 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[9]_new_inv_
.sym 16872 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[4]
.sym 16873 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 16875 adr[8]
.sym 16882 wb_mem_rdt[3]
.sym 16883 $0\pc_active[0:0]
.sym 16884 $abc$8861$new_n1549_
.sym 16885 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 16886 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[22]_new_
.sym 16887 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 16888 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[6]
.sym 16889 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[58]_new_
.sym 16890 $abc$8861$new_n1363_
.sym 16891 $abc$8861$new_n1381_
.sym 16892 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 16893 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[10]
.sym 16894 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[67]_new_
.sym 16895 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[6]
.sym 16896 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[26]_new_
.sym 16898 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[4]
.sym 16900 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[19]_new_
.sym 16902 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[12]
.sym 16904 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[12]
.sym 16906 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5060[2]_new_inv_
.sym 16907 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5004[1]_new_inv_
.sym 16908 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[54]_new_
.sym 16909 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[10]
.sym 16910 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5028[2]_new_inv_
.sym 16914 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 16915 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[4]
.sym 16920 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[10]
.sym 16921 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 16922 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[10]
.sym 16923 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 16926 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5060[2]_new_inv_
.sym 16927 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[58]_new_
.sym 16928 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[26]_new_
.sym 16929 $abc$8861$new_n1549_
.sym 16932 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[12]
.sym 16933 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 16934 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[12]
.sym 16935 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 16939 wb_mem_rdt[3]
.sym 16944 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[6]
.sym 16945 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 16946 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[6]
.sym 16947 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 16950 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5028[2]_new_inv_
.sym 16951 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[22]_new_
.sym 16952 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[54]_new_
.sym 16953 $abc$8861$new_n1381_
.sym 16956 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[19]_new_
.sym 16957 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[67]_new_
.sym 16958 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5004[1]_new_inv_
.sym 16959 $abc$8861$new_n1363_
.sym 16960 $0\pc_active[0:0]
.sym 16961 wb_clk_$glb_clk
.sym 16963 $abc$8861$new_n1386_
.sym 16964 $abc$8861$new_n1356_
.sym 16965 $abc$8861$new_n1620_
.sym 16966 $abc$8861$new_n1398_
.sym 16967 $abc$8861$new_n1344_
.sym 16968 $abc$8861$new_n1350_
.sym 16969 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5044[2]_new_inv_
.sym 16970 servant.cpu.cpu.csr.timer_irq_r
.sym 16973 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 16974 servant.timer.mtimecmp[15]
.sym 16980 tx_to_ble.clock_count[3]
.sym 16982 tx_to_ble.clock_count[6]
.sym 16985 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 16988 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[4]_new_inv_
.sym 16989 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[17]_new_
.sym 16990 wb_mem_rdt[7]
.sym 16991 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 16992 servant.cpu.cpu.csr.timer_irq
.sym 16993 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[9]
.sym 16994 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[15]
.sym 16995 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[10]
.sym 16996 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[31]_new_
.sym 16997 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17004 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17005 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[3]
.sym 17006 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[24]_new_
.sym 17008 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[56]_new_
.sym 17010 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 17012 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[16]_new_
.sym 17015 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[48]_new_
.sym 17016 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[8]
.sym 17018 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[10]
.sym 17019 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[3]_new_inv_
.sym 17020 $abc$8861$new_n1386_
.sym 17021 $abc$8861$new_n1535_
.sym 17022 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[23]_new_
.sym 17023 $abc$8861$new_n1345_
.sym 17024 $abc$8861$new_n1344_
.sym 17026 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 17029 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 17030 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[55]_new_
.sym 17032 $abc$8861$new_n1387_
.sym 17034 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5044[2]_new_inv_
.sym 17039 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 17040 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[10]
.sym 17044 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17045 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[3]
.sym 17046 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[3]_new_inv_
.sym 17049 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 17050 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[8]
.sym 17058 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 17061 $abc$8861$new_n1344_
.sym 17062 $abc$8861$new_n1345_
.sym 17063 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[48]_new_
.sym 17064 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[16]_new_
.sym 17067 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5044[2]_new_inv_
.sym 17068 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[24]_new_
.sym 17069 $abc$8861$new_n1535_
.sym 17070 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[56]_new_
.sym 17075 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 17079 $abc$8861$new_n1387_
.sym 17080 $abc$8861$new_n1386_
.sym 17081 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[55]_new_
.sym 17082 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[23]_new_
.sym 17084 i_clk$SB_IO_IN_$glb_clk
.sym 17086 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7574
.sym 17087 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[13]
.sym 17088 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5092[2]_new_inv_
.sym 17089 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[1]
.sym 17090 servant.cpu.cpu.new_irq
.sym 17091 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[0]
.sym 17092 $abc$8861$techmap$techmap1659\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 17093 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[15]_new_inv_
.sym 17097 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 17098 adr[6]
.sym 17099 adr[7]
.sym 17100 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[9]
.sym 17101 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 17102 rx_done
.sym 17103 wb_mem_dat[12]
.sym 17104 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[56]_new_
.sym 17105 $add$src/servant_1.2.1/service/service.v:157$113_Y[22]
.sym 17106 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 17107 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[15]
.sym 17108 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[8]
.sym 17109 rx_done
.sym 17111 servant.cpu.cpu.new_irq
.sym 17113 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 17114 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 17115 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 17116 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[1]
.sym 17117 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7547
.sym 17118 wb_mem_rdt[4]
.sym 17119 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 17120 data_to_ble[0]
.sym 17121 servant.mdu_rs1[30]
.sym 17128 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[49]_new_
.sym 17129 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[7]
.sym 17131 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[0]
.sym 17132 $abc$8861$new_n1350_
.sym 17133 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 17134 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[7]_new_inv_
.sym 17136 wb_mem_rdt[3]
.sym 17139 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[0]_new_inv_
.sym 17140 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17142 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[8]_new_inv_
.sym 17145 $0\tx_active[0:0]
.sym 17146 wb_mem_rdt[2]
.sym 17148 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[8]
.sym 17149 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[17]_new_
.sym 17154 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[15]
.sym 17156 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[0]
.sym 17158 $abc$8861$new_n1351_
.sym 17160 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17162 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[0]
.sym 17163 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[0]_new_inv_
.sym 17167 wb_mem_rdt[3]
.sym 17175 wb_mem_rdt[2]
.sym 17179 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 17181 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[0]
.sym 17184 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17185 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[8]
.sym 17186 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[8]_new_inv_
.sym 17190 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[49]_new_
.sym 17191 $abc$8861$new_n1351_
.sym 17192 $abc$8861$new_n1350_
.sym 17193 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[17]_new_
.sym 17196 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 17198 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[15]
.sym 17203 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[7]
.sym 17204 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[7]_new_inv_
.sym 17205 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17206 $0\tx_active[0:0]
.sym 17207 wb_clk_$glb_clk
.sym 17209 data_to_ble[7]
.sym 17210 data_to_ble[4]
.sym 17211 wb_mem_rdt[4]
.sym 17212 data_to_ble[0]
.sym 17213 data_to_ble[5]
.sym 17214 data_to_ble[6]
.sym 17215 data_to_ble[1]
.sym 17216 $abc$8861$ram.o_wb_rdt[15]_new_inv_
.sym 17219 wb_mem_rdt[5]
.sym 17221 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 17222 dat[10]
.sym 17223 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 17224 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 17225 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[5]
.sym 17226 rx_from_ble.data_index[0]
.sym 17227 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[15]
.sym 17230 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6563
.sym 17231 $abc$8861$techmap\tx_to_ble.$procmux$1160_Y[0]_new_inv_
.sym 17233 dat[11]
.sym 17234 wb_mem_dat[3]
.sym 17235 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17236 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[10]
.sym 17237 servant.cpu.cpu.new_irq
.sym 17238 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[10]_new_inv_
.sym 17239 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 17240 wb_mem_dat[11]
.sym 17243 dat[15]
.sym 17251 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[6]
.sym 17252 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 17255 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[1]_new_inv_
.sym 17257 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 17259 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[6]_new_inv_
.sym 17260 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[5]
.sym 17263 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17264 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 17265 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 17266 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[5]_new_inv_
.sym 17267 $abc$8861$new_n1340_
.sym 17270 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 17273 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 17274 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 17276 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[1]
.sym 17277 $abc$8861$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 17279 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 17281 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 17283 $abc$8861$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 17284 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 17289 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 17290 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 17291 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 17292 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 17295 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 17302 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17303 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[5]
.sym 17304 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[5]_new_inv_
.sym 17308 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[1]
.sym 17309 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17310 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[1]_new_inv_
.sym 17313 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 17315 $abc$8861$new_n1340_
.sym 17316 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 17319 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17320 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[6]
.sym 17321 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[6]_new_inv_
.sym 17326 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 17330 i_clk$SB_IO_IN_$glb_clk
.sym 17332 tx_to_ble.clock_count[4]
.sym 17333 $abc$8861$techmap$techmap1654\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 17334 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[1]
.sym 17335 tx_to_ble.state[1]
.sym 17336 $abc$8861$auto$wreduce.cc:455:run$1320[0]
.sym 17337 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[0]
.sym 17338 tx_to_ble.clock_count[5]
.sym 17339 tx_to_ble.clock_count[0]
.sym 17342 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[13]_new_inv_
.sym 17344 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[12]
.sym 17345 dat[15]
.sym 17346 data_to_ble[3]
.sym 17349 $abc$8861$ram.o_wb_rdt[15]_new_inv_
.sym 17350 $PACKER_VCC_NET
.sym 17351 data_to_ble[7]
.sym 17352 dat[6]
.sym 17353 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2422_new_
.sym 17354 dat[10]
.sym 17355 wb_mem_rdt[4]
.sym 17356 wb_mem_dat[7]
.sym 17357 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 17358 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 17359 adr[8]
.sym 17360 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[0]
.sym 17362 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[4]
.sym 17363 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[9]_new_inv_
.sym 17364 wb_mem_dat[6]
.sym 17366 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 17374 wb_mem_dat[8]
.sym 17377 wb_mem_dat[7]
.sym 17378 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 17380 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 17382 servant.wb_dbus_ack
.sym 17384 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 17385 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 17386 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17387 wb_mem_rdt[6]
.sym 17388 servant.wb_timer_rdt[6]
.sym 17389 wb_mem_dat[13]
.sym 17390 servant.mdu_rs1[31]
.sym 17391 servant.mdu_rs1[30]
.sym 17393 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 17394 wb_mem_dat[10]
.sym 17396 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[10]
.sym 17397 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 17398 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[10]_new_inv_
.sym 17401 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 17404 wb_mem_dat[12]
.sym 17406 servant.wb_dbus_ack
.sym 17407 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 17408 wb_mem_dat[7]
.sym 17412 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 17413 servant.wb_dbus_ack
.sym 17415 wb_mem_dat[12]
.sym 17418 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[10]_new_inv_
.sym 17420 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17421 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[10]
.sym 17424 wb_mem_dat[10]
.sym 17425 servant.wb_dbus_ack
.sym 17426 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 17430 servant.wb_dbus_ack
.sym 17431 wb_mem_dat[8]
.sym 17432 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 17436 wb_mem_rdt[6]
.sym 17437 servant.wb_timer_rdt[6]
.sym 17438 servant.mdu_rs1[31]
.sym 17439 servant.mdu_rs1[30]
.sym 17442 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 17444 servant.wb_dbus_ack
.sym 17445 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 17449 wb_mem_dat[13]
.sym 17450 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 17451 servant.wb_dbus_ack
.sym 17452 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775_$glb_ce
.sym 17453 i_clk$SB_IO_IN_$glb_clk
.sym 17455 servant.timer.mtimecmp[8]
.sym 17456 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[4]
.sym 17457 $abc$8861$new_n1594_
.sym 17458 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[8]
.sym 17459 $abc$8861$techmap$techmap1663\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 17460 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 17461 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 17462 servant.timer.mtimecmp[4]
.sym 17463 data_to_ble[2]
.sym 17467 dat[18]
.sym 17468 tx_to_ble.clock_count[5]
.sym 17469 servant.wb_timer_rdt[10]
.sym 17470 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 17471 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[5]
.sym 17472 tx_to_ble.clock_count[0]
.sym 17473 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[6]
.sym 17474 tx_to_ble.clock_count[4]
.sym 17475 wb_mem_dat[9]
.sym 17476 servant.wb_timer_rdt[6]
.sym 17477 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 17478 dat[13]
.sym 17479 servant.wb_timer_rdt[2]
.sym 17480 $abc$8861$auto$wreduce.cc:455:run$1320[4]
.sym 17481 servant.wb_timer_rdt[3]
.sym 17482 $abc$8861$auto$wreduce.cc:455:run$1320[5]
.sym 17483 servant.wb_timer_rdt[4]
.sym 17484 servant.wb_timer_rdt[7]
.sym 17485 $abc$8861$ram.we[2]_new_
.sym 17486 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[5]
.sym 17487 servant.wb_timer_rdt[6]
.sym 17488 servant.cpu.cpu.csr.timer_irq
.sym 17489 $abc$8861$ram.o_wb_rdt[9]_new_inv_
.sym 17490 wb_mem_rdt[7]
.sym 17496 wb_mem_dat[6]
.sym 17497 $abc$8861$ram.o_wb_rdt[9]_new_inv_
.sym 17502 wb_mem_dat[3]
.sym 17503 servant.wb_timer_rdt[9]
.sym 17504 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[12]
.sym 17506 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17508 servant.wb_timer_rdt[7]
.sym 17510 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[9]
.sym 17511 wb_mem_dat[12]
.sym 17513 wb_mem_rdt[7]
.sym 17514 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[12]_new_inv_
.sym 17516 servant.mdu_rs1[31]
.sym 17517 wb_mem_rdt[12]
.sym 17521 servant.mdu_rs1[30]
.sym 17523 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[9]_new_inv_
.sym 17524 servant.mdu_rs1[31]
.sym 17527 servant.wb_timer_rdt[12]
.sym 17529 wb_mem_dat[3]
.sym 17535 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17536 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[9]_new_inv_
.sym 17537 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[9]
.sym 17543 wb_mem_dat[12]
.sym 17547 wb_mem_rdt[7]
.sym 17548 servant.mdu_rs1[31]
.sym 17549 servant.wb_timer_rdt[7]
.sym 17550 servant.mdu_rs1[30]
.sym 17553 servant.mdu_rs1[30]
.sym 17554 $abc$8861$ram.o_wb_rdt[9]_new_inv_
.sym 17555 servant.mdu_rs1[31]
.sym 17556 servant.wb_timer_rdt[9]
.sym 17559 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17560 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[12]_new_inv_
.sym 17561 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[12]
.sym 17565 wb_mem_dat[6]
.sym 17571 wb_mem_rdt[12]
.sym 17572 servant.mdu_rs1[30]
.sym 17573 servant.mdu_rs1[31]
.sym 17574 servant.wb_timer_rdt[12]
.sym 17575 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6737_$glb_ce
.sym 17576 i_clk$SB_IO_IN_$glb_clk
.sym 17577 wb_rst_$glb_sr
.sym 17589 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 17590 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[12]
.sym 17591 wb_mem_dat[8]
.sym 17592 wb_mem_dat[4]
.sym 17594 $abc$8861$ram.we[1]_new_
.sym 17595 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 17596 $PACKER_VCC_NET
.sym 17597 servant.wb_timer_rdt[11]
.sym 17598 tx_to_ble.data_index[2]
.sym 17599 servant.wb_timer_rdt[9]
.sym 17600 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17601 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[12]
.sym 17602 servant.wb_timer_rdt[10]
.sym 17603 servant.wb_timer_rdt[13]
.sym 17604 servant.mdu_rs1[30]
.sym 17605 servant.wb_timer_rdt[14]
.sym 17606 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 17607 dat[23]
.sym 17608 wb_mem_dat[23]
.sym 17609 dat[16]
.sym 17610 wb_mem_dat[16]
.sym 17611 servant.wb_timer_rdt[11]
.sym 17612 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 17613 servant.wb_timer_rdt[12]
.sym 17619 wb_mem_dat[2]
.sym 17621 servant.timer.mtimecmp[12]
.sym 17623 servant.timer.mtimecmp[2]
.sym 17625 servant.timer.mtimecmp[6]
.sym 17627 servant.timer.mtimecmp[3]
.sym 17629 wb_mem_dat[11]
.sym 17631 servant.timer.mtimecmp[2]
.sym 17633 servant.wb_timer_rdt[12]
.sym 17638 wb_mem_dat[15]
.sym 17639 servant.wb_timer_rdt[2]
.sym 17641 servant.wb_timer_rdt[3]
.sym 17647 servant.wb_timer_rdt[6]
.sym 17652 servant.timer.mtimecmp[6]
.sym 17653 servant.timer.mtimecmp[2]
.sym 17654 servant.wb_timer_rdt[2]
.sym 17655 servant.wb_timer_rdt[6]
.sym 17658 servant.timer.mtimecmp[3]
.sym 17664 servant.timer.mtimecmp[12]
.sym 17665 servant.wb_timer_rdt[12]
.sym 17666 servant.wb_timer_rdt[3]
.sym 17667 servant.timer.mtimecmp[3]
.sym 17672 wb_mem_dat[11]
.sym 17676 wb_mem_dat[2]
.sym 17683 servant.timer.mtimecmp[6]
.sym 17689 wb_mem_dat[15]
.sym 17697 servant.timer.mtimecmp[2]
.sym 17698 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6737_$glb_ce
.sym 17699 i_clk$SB_IO_IN_$glb_clk
.sym 17700 wb_rst_$glb_sr
.sym 17713 $abc$8861$new_n1178_
.sym 17714 tx_to_ble.data_index[1]
.sym 17715 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[1]
.sym 17716 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 17717 servant.wb_timer_rdt[8]
.sym 17718 servant.wb_timer_rdt[3]
.sym 17719 $abc$8861$new_n1192_
.sym 17720 wb_mem_dat[13]
.sym 17721 servant.wb_timer_rdt[12]
.sym 17722 servant.wb_timer_rdt[5]
.sym 17723 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[0]
.sym 17724 tx_to_ble.data_index[0]
.sym 17726 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[9]
.sym 17727 dat[15]
.sym 17728 $abc$8861$new_n1579_
.sym 17730 servant.wb_timer_rdt[23]
.sym 17731 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[9]
.sym 17732 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[14]
.sym 17733 servant.timer.mtimecmp[21]
.sym 17734 servant.wb_timer_rdt[19]
.sym 17735 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17736 servant.wb_timer_rdt[20]
.sym 17743 $abc$8861$ram.o_wb_rdt[15]_new_inv_
.sym 17745 servant.timer.mtimecmp[11]
.sym 17748 servant.timer.mtimecmp[15]
.sym 17749 servant.mdu_rs1[31]
.sym 17753 wb_mem_dat[31]
.sym 17755 servant.wb_timer_rdt[15]
.sym 17756 rx_done
.sym 17764 servant.mdu_rs1[30]
.sym 17766 servant.timer.mtimecmp[12]
.sym 17767 wb_mem_dat[15]
.sym 17768 wb_mem_dat[23]
.sym 17770 wb_mem_dat[16]
.sym 17776 wb_mem_dat[23]
.sym 17778 rx_done
.sym 17781 wb_mem_dat[16]
.sym 17783 rx_done
.sym 17787 wb_mem_dat[31]
.sym 17788 rx_done
.sym 17795 servant.timer.mtimecmp[11]
.sym 17800 servant.timer.mtimecmp[12]
.sym 17805 rx_done
.sym 17808 wb_mem_dat[15]
.sym 17813 servant.timer.mtimecmp[15]
.sym 17817 servant.mdu_rs1[31]
.sym 17818 servant.wb_timer_rdt[15]
.sym 17819 $abc$8861$ram.o_wb_rdt[15]_new_inv_
.sym 17820 servant.mdu_rs1[30]
.sym 17822 wb_clk_$glb_clk
.sym 17836 dat[23]
.sym 17837 dat[28]
.sym 17838 $abc$8861$ram.we[2]_new_
.sym 17839 dat[30]
.sym 17840 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[13]
.sym 17841 dat[25]
.sym 17843 servant.wb_timer_rdt[15]
.sym 17844 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[15]
.sym 17845 servant.mdu_rs1[31]
.sym 17846 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[8]
.sym 17847 dat[29]
.sym 17848 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[10]
.sym 17849 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 17850 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[2]
.sym 17851 servant.wb_timer_rdt[30]
.sym 17853 servant.wb_timer_rdt[31]
.sym 17854 servant.wb_timer_rdt[29]
.sym 17855 $abc$8861$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$513_Y_new_
.sym 17856 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[7]
.sym 17857 servant.wb_timer_rdt[27]
.sym 17858 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 17859 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[22]
.sym 17865 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 17866 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 17867 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[14]
.sym 17868 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 17869 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 17871 servant.wb_timer_rdt[15]
.sym 17872 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 17875 servant.wb_timer_rdt[14]
.sym 17876 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6629
.sym 17877 servant.timer.mtimecmp[14]
.sym 17878 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[6]
.sym 17880 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[6]
.sym 17881 servant.timer.mtimecmp[15]
.sym 17885 tx_to_ble.clock_count[1]
.sym 17886 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[9]
.sym 17887 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[14]
.sym 17890 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 17891 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[9]
.sym 17892 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[14]
.sym 17893 servant.timer.mtimecmp[21]
.sym 17898 servant.timer.mtimecmp[15]
.sym 17899 servant.timer.mtimecmp[14]
.sym 17900 servant.wb_timer_rdt[15]
.sym 17901 servant.wb_timer_rdt[14]
.sym 17905 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[14]
.sym 17907 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 17913 servant.timer.mtimecmp[14]
.sym 17916 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 17917 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[6]
.sym 17918 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 17919 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[6]
.sym 17924 tx_to_ble.clock_count[1]
.sym 17925 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 17928 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 17929 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[14]
.sym 17930 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 17931 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[14]
.sym 17935 servant.timer.mtimecmp[21]
.sym 17940 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[9]
.sym 17941 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 17942 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[9]
.sym 17943 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 17944 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6629
.sym 17945 i_clk$SB_IO_IN_$glb_clk
.sym 17946 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 17957 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 17960 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[19]
.sym 17961 servant.wb_timer_rdt[13]
.sym 17962 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[23]
.sym 17963 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[14]
.sym 17964 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 17965 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 17966 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[6]
.sym 17967 servant.wb_timer_rdt[0]
.sym 17968 servant.wb_timer_rdt[21]
.sym 17969 tx_to_ble.clock_count[1]
.sym 17970 servant.wb_timer_rdt[18]
.sym 17971 servant.mdu_rs1[31]
.sym 17972 servant.cpu.cpu.csr.timer_irq
.sym 17973 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[5]
.sym 17974 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[20]
.sym 17976 servant.wb_ibus_ack
.sym 17977 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[25]
.sym 17978 servant.mdu_rs1[31]
.sym 17980 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[1]_new_inv_
.sym 17981 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[29]
.sym 17982 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[8]
.sym 17988 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[70]_new_
.sym 17989 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[78]_new_
.sym 17991 wb_mem_dat[14]
.sym 17993 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[6]
.sym 17995 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[13]
.sym 17996 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[1]
.sym 17997 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[1]
.sym 17998 $abc$8861$new_n1423_
.sym 17999 $abc$8861$new_n1422_
.sym 18000 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 18001 $abc$8861$new_n1434_
.sym 18002 $abc$8861$new_n1566_
.sym 18004 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 18005 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[22]_new_
.sym 18006 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[13]
.sym 18008 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[23]_new_
.sym 18009 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[55]_new_
.sym 18010 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 18011 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[30]_new_
.sym 18013 $abc$8861$new_n1435_
.sym 18016 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[7]
.sym 18017 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5284[2]_new_inv_
.sym 18023 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 18024 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[6]
.sym 18027 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[22]_new_
.sym 18028 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[70]_new_
.sym 18029 $abc$8861$new_n1423_
.sym 18030 $abc$8861$new_n1422_
.sym 18033 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[13]
.sym 18034 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 18035 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 18036 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[13]
.sym 18039 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[1]
.sym 18040 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 18041 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 18042 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[1]
.sym 18046 wb_mem_dat[14]
.sym 18052 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 18053 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[7]
.sym 18057 $abc$8861$new_n1435_
.sym 18058 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[78]_new_
.sym 18059 $abc$8861$new_n1434_
.sym 18060 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[30]_new_
.sym 18063 $abc$8861$new_n1566_
.sym 18064 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[23]_new_
.sym 18065 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[55]_new_
.sym 18066 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5284[2]_new_inv_
.sym 18067 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6737_$glb_ce
.sym 18068 i_clk$SB_IO_IN_$glb_clk
.sym 18069 wb_rst_$glb_sr
.sym 18070 servant.timer_irq
.sym 18071 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[22]_new_
.sym 18072 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[29]_new_
.sym 18073 $abc$8861$new_n2103_
.sym 18074 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[23]_new_
.sym 18075 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[22]
.sym 18076 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[17]_new_
.sym 18077 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[30]_new_
.sym 18082 servant.wb_timer_rdt[16]
.sym 18083 servant.wb_timer_rdt[26]
.sym 18084 $abc$8861$new_n1423_
.sym 18085 wb_mem_dat[21]
.sym 18086 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[13]
.sym 18087 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[26]
.sym 18089 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[30]
.sym 18090 $abc$8861$new_n1566_
.sym 18091 dat[25]
.sym 18092 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[27]
.sym 18093 rx_done
.sym 18095 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[18]
.sym 18096 servant.mdu_rs1[30]
.sym 18097 dat[16]
.sym 18098 $abc$8861$new_n1580_
.sym 18099 dat[23]
.sym 18100 wb_mem_dat[23]
.sym 18101 wb_mem_dat[16]
.sym 18103 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[14]_new_inv_
.sym 18104 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 18105 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[24]
.sym 18112 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[13]
.sym 18113 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5292[1]_new_inv_
.sym 18114 $abc$8861$new_n1602_
.sym 18115 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[93]_new_
.sym 18116 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[1]
.sym 18117 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 18119 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 18120 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[1]
.sym 18122 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5236[1]_new_inv_
.sym 18125 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[15]
.sym 18127 servant.timer_irq
.sym 18129 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7553
.sym 18130 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[15]
.sym 18132 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[13]
.sym 18133 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[17]_new_
.sym 18134 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18135 $abc$8861$new_n1634_
.sym 18137 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[29]_new_
.sym 18138 servant.cpu.cpu.csr.mie_mtie
.sym 18139 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[81]_new_
.sym 18140 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 18141 servant.cpu.cpu.csr.mstatus_mie
.sym 18142 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[10]
.sym 18144 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 18145 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[1]
.sym 18146 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[1]
.sym 18147 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 18152 servant.cpu.cpu.csr.mstatus_mie
.sym 18156 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5236[1]_new_inv_
.sym 18157 $abc$8861$new_n1634_
.sym 18158 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[17]_new_
.sym 18159 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[81]_new_
.sym 18162 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[13]
.sym 18163 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 18164 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[13]
.sym 18165 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 18168 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[10]
.sym 18169 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18174 $abc$8861$new_n1602_
.sym 18175 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5292[1]_new_inv_
.sym 18176 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[29]_new_
.sym 18177 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[93]_new_
.sym 18180 servant.cpu.cpu.csr.mie_mtie
.sym 18181 servant.cpu.cpu.csr.mstatus_mie
.sym 18182 servant.timer_irq
.sym 18186 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[15]
.sym 18187 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 18188 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[15]
.sym 18189 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 18190 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7553
.sym 18191 i_clk$SB_IO_IN_$glb_clk
.sym 18193 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[25]_new_
.sym 18194 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[20]
.sym 18195 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[31]_new_
.sym 18196 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[76]_new_
.sym 18197 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[12]_new_inv_
.sym 18198 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[28]_new_
.sym 18199 $abc$8861$new_n2102_
.sym 18200 rx_from_ble.clock_count[6]
.sym 18201 servant.wb_timer_rdt[24]
.sym 18204 servant.wb_timer_rdt[24]
.sym 18205 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[4]
.sym 18209 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[5]
.sym 18212 servant.timer.mtimecmp[22]
.sym 18213 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[15]
.sym 18215 wb_mem_dat[22]
.sym 18216 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[13]
.sym 18217 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[14]
.sym 18220 $abc$8861$new_n1579_
.sym 18222 servant.timer.mtimecmp[21]
.sym 18223 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 18224 $abc$8861$new_n1440_
.sym 18225 servant.wb_timer_rdt[22]
.sym 18226 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[25]_new_
.sym 18227 servant.wb_timer_rdt[20]
.sym 18228 wb_mem_dat[29]
.sym 18234 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[15]
.sym 18236 servant.wb_timer_rdt[5]
.sym 18239 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 18240 $abc$8861$new_n1440_
.sym 18241 wb_mem_dat[17]
.sym 18242 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 18244 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[63]_new_
.sym 18246 servant.mdu_rs1[31]
.sym 18247 $abc$8861$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 18249 $abc$8861$new_n1441_
.sym 18250 servant.wb_dbus_ack
.sym 18252 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[8]
.sym 18253 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 18256 servant.mdu_rs1[30]
.sym 18260 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[31]_new_
.sym 18261 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[4]
.sym 18262 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18263 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[0]
.sym 18264 wb_mem_rdt[5]
.sym 18267 servant.wb_dbus_ack
.sym 18269 $abc$8861$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 18270 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 18273 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 18275 wb_mem_dat[17]
.sym 18276 servant.wb_dbus_ack
.sym 18279 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[15]
.sym 18280 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 18285 wb_mem_rdt[5]
.sym 18286 servant.mdu_rs1[30]
.sym 18287 servant.mdu_rs1[31]
.sym 18288 servant.wb_timer_rdt[5]
.sym 18291 $abc$8861$new_n1441_
.sym 18292 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[31]_new_
.sym 18293 $abc$8861$new_n1440_
.sym 18294 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[63]_new_
.sym 18297 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18298 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[8]
.sym 18303 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[0]
.sym 18306 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18309 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18312 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[4]
.sym 18313 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775_$glb_ce
.sym 18314 i_clk$SB_IO_IN_$glb_clk
.sym 18316 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[9]_new_inv_
.sym 18317 wb_mem_dat[25]
.sym 18318 wb_mem_dat[27]
.sym 18319 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[57]_new_
.sym 18320 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 18321 wb_mem_dat[28]
.sym 18322 $abc$8861$ram.o_wb_rdt[28]_new_inv_
.sym 18323 wb_mem_dat[31]
.sym 18328 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18329 servant.wb_timer_rdt[16]
.sym 18330 servant.wb_timer_rdt[5]
.sym 18331 wb_mem_dat[29]
.sym 18332 dat[30]
.sym 18333 $abc$8861$new_n1198_
.sym 18334 $abc$8861$auto$wreduce.cc:455:run$1317[6]
.sym 18335 $abc$8861$new_n1595_
.sym 18336 dat[25]
.sym 18337 $PACKER_VCC_NET
.sym 18338 servant.timer.mtimecmp[16]
.sym 18339 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 18340 servant.wb_timer_rdt[29]
.sym 18342 servant.wb_timer_rdt[30]
.sym 18343 $abc$8861$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$513_Y_new_
.sym 18344 servant.wb_timer_rdt[31]
.sym 18346 wb_mem_rdt[30]
.sym 18350 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[2]
.sym 18357 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[2]
.sym 18359 wb_mem_rdt[20]
.sym 18360 servant.wb_timer_rdt[16]
.sym 18362 wb_mem_dat[21]
.sym 18363 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[15]
.sym 18364 servant.wb_dbus_ack
.sym 18366 $abc$8861$ram.o_wb_rdt[16]_new_inv_
.sym 18367 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 18368 servant.mdu_rs1[30]
.sym 18369 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[15]_new_inv_
.sym 18372 $abc$8861$ram.o_wb_rdt[24]_new_inv_
.sym 18373 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[14]_new_inv_
.sym 18374 servant.mdu_rs1[31]
.sym 18376 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 18377 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[14]
.sym 18382 wb_mem_dat[25]
.sym 18383 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 18385 servant.wb_timer_rdt[24]
.sym 18386 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 18387 servant.wb_timer_rdt[20]
.sym 18390 $abc$8861$ram.o_wb_rdt[16]_new_inv_
.sym 18391 servant.mdu_rs1[31]
.sym 18392 servant.mdu_rs1[30]
.sym 18393 servant.wb_timer_rdt[16]
.sym 18396 servant.wb_dbus_ack
.sym 18398 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 18399 wb_mem_dat[25]
.sym 18402 $abc$8861$ram.o_wb_rdt[24]_new_inv_
.sym 18403 servant.mdu_rs1[31]
.sym 18404 servant.mdu_rs1[30]
.sym 18405 servant.wb_timer_rdt[24]
.sym 18408 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 18409 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[2]
.sym 18415 servant.wb_dbus_ack
.sym 18416 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 18417 wb_mem_dat[21]
.sym 18420 servant.wb_timer_rdt[20]
.sym 18421 servant.mdu_rs1[30]
.sym 18422 servant.mdu_rs1[31]
.sym 18423 wb_mem_rdt[20]
.sym 18427 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[15]_new_inv_
.sym 18428 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[15]
.sym 18429 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 18432 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 18433 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[14]_new_inv_
.sym 18435 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[14]
.sym 18436 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775_$glb_ce
.sym 18437 i_clk$SB_IO_IN_$glb_clk
.sym 18439 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 18440 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 18441 $abc$8861$ram.o_wb_rdt[25]_new_inv_
.sym 18442 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[16]
.sym 18443 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 18444 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 18445 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 18446 q$SB_IO_OUT
.sym 18451 dat[18]
.sym 18455 wb_mem_dat[24]
.sym 18456 wb_mem_dat[31]
.sym 18460 wb_mem_dat[25]
.sym 18461 wb_mem_dat[20]
.sym 18462 wb_mem_dat[27]
.sym 18466 servant.mdu_rs1[31]
.sym 18468 servant.wb_ibus_ack
.sym 18471 servant.mdu_rs1[31]
.sym 18482 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[13]
.sym 18483 wb_mem_rdt[26]
.sym 18484 servant.wb_ibus_ack
.sym 18486 $abc$8861$ram.o_wb_rdt[28]_new_inv_
.sym 18487 wb_mem_rdt[30]
.sym 18488 servant.cpu.cpu.immdec.imm30_25[1]
.sym 18489 servant.cpu.cpu.immdec.imm30_25[3]
.sym 18490 servant.cpu.cpu.immdec.imm30_25[5]
.sym 18492 $abc$8861$ram.o_wb_rdt[29]_new_inv_
.sym 18493 servant.cpu.cpu.immdec.imm30_25[2]
.sym 18494 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[11]
.sym 18498 $abc$8861$ram.o_wb_rdt[25]_new_inv_
.sym 18499 $abc$8861$ram.o_wb_rdt[27]_new_inv_
.sym 18501 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[13]_new_inv_
.sym 18502 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 18503 $abc$8861$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$513_Y_new_
.sym 18507 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7487
.sym 18508 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[11]_new_inv_
.sym 18510 servant.cpu.cpu.immdec.imm30_25[4]
.sym 18513 servant.cpu.cpu.immdec.imm30_25[2]
.sym 18514 wb_mem_rdt[26]
.sym 18515 servant.wb_ibus_ack
.sym 18520 servant.wb_ibus_ack
.sym 18521 servant.cpu.cpu.immdec.imm30_25[4]
.sym 18522 $abc$8861$ram.o_wb_rdt[28]_new_inv_
.sym 18526 $abc$8861$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$513_Y_new_
.sym 18527 servant.wb_ibus_ack
.sym 18528 wb_mem_rdt[30]
.sym 18531 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[11]
.sym 18532 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 18533 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[11]_new_inv_
.sym 18537 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[13]
.sym 18539 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 18540 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[13]_new_inv_
.sym 18544 servant.wb_ibus_ack
.sym 18545 $abc$8861$ram.o_wb_rdt[27]_new_inv_
.sym 18546 servant.cpu.cpu.immdec.imm30_25[3]
.sym 18549 servant.wb_ibus_ack
.sym 18550 $abc$8861$ram.o_wb_rdt[29]_new_inv_
.sym 18552 servant.cpu.cpu.immdec.imm30_25[5]
.sym 18555 servant.cpu.cpu.immdec.imm30_25[1]
.sym 18556 $abc$8861$ram.o_wb_rdt[25]_new_inv_
.sym 18558 servant.wb_ibus_ack
.sym 18559 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7487
.sym 18560 i_clk$SB_IO_IN_$glb_clk
.sym 18570 wb_mem_dat[0]
.sym 18572 servant.wb_timer_rdt[28]
.sym 18574 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[13]
.sym 18575 servant.wb_timer_rdt[27]
.sym 18578 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[15]
.sym 18580 dat[25]
.sym 18661 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[0]
.sym 18662 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[1]
.sym 18663 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[2]
.sym 18664 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[3]
.sym 18665 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[4]
.sym 18666 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[5]
.sym 18667 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[6]
.sym 18668 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[7]
.sym 18720 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[9]
.sym 18723 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[12]
.sym 18724 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[13]
.sym 18726 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[15]
.sym 18727 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[8]
.sym 18728 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[1]
.sym 18731 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[4]
.sym 18732 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[5]
.sym 18733 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18737 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[15]
.sym 18739 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18742 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[8]
.sym 18744 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18749 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18751 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[4]
.sym 18754 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18756 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[9]
.sym 18762 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[5]
.sym 18763 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18766 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18768 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[13]
.sym 18773 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18774 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[12]
.sym 18780 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18781 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[1]
.sym 18789 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[8]
.sym 18790 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[9]
.sym 18791 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[10]
.sym 18792 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[11]
.sym 18793 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[12]
.sym 18794 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[13]
.sym 18795 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[14]
.sym 18796 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[15]
.sym 18804 adr[9]
.sym 18805 $PACKER_VCC_NET
.sym 18808 adr[6]
.sym 18809 adr[8]
.sym 18812 $PACKER_VCC_NET
.sym 18823 adr[3]
.sym 18830 adr[6]
.sym 18832 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 18834 adr[9]
.sym 18835 adr[8]
.sym 18837 adr[6]
.sym 18838 adr[2]
.sym 18842 $abc$8861$techmap$techmap1669\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 18844 adr[4]
.sym 18846 dat[12]
.sym 18850 $abc$8861$ram.we[1]_new_
.sym 18852 dat[11]
.sym 18853 dat[12]
.sym 18854 adr[5]
.sym 18855 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[1]
.sym 18856 adr[2]
.sym 18860 $PACKER_VCC_NET
.sym 18866 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[0]
.sym 18872 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18873 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[7]
.sym 18875 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5012[2]_new_inv_
.sym 18876 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[20]_new_
.sym 18877 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[3]
.sym 18878 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[6]
.sym 18879 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 18880 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[6]
.sym 18882 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[52]_new_
.sym 18886 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[4]
.sym 18887 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[4]
.sym 18888 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[6]
.sym 18889 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 18892 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[10]
.sym 18896 $abc$8861$new_n1369_
.sym 18899 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[52]_new_
.sym 18900 $abc$8861$new_n1369_
.sym 18901 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5012[2]_new_inv_
.sym 18902 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[20]_new_
.sym 18905 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[7]
.sym 18906 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18911 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 18912 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[6]
.sym 18913 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[6]
.sym 18914 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 18918 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[3]
.sym 18920 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18923 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18925 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[0]
.sym 18931 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[6]
.sym 18932 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18935 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[4]
.sym 18936 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[4]
.sym 18937 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 18938 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 18941 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[10]
.sym 18944 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 18948 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[0]
.sym 18949 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[1]
.sym 18950 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[2]
.sym 18951 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[3]
.sym 18952 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[4]
.sym 18953 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[5]
.sym 18954 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[6]
.sym 18955 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[7]
.sym 18956 $abc$8861$new_n1247_
.sym 18959 $abc$8861$new_n1247_
.sym 18960 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[4]_new_inv_
.sym 18961 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[14]
.sym 18967 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 18970 rx_done
.sym 18972 $abc$8861$ram.we[0]_new_
.sym 18973 dat[14]
.sym 18976 $PACKER_VCC_NET
.sym 18977 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 18979 dat[7]
.sym 18980 rx_from_ble.clock_count[6]
.sym 18981 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[4]
.sym 18982 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[3]
.sym 18989 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[3]
.sym 18991 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 18993 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 18998 $abc$8861$ram.we[0]_new_
.sym 19000 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[3]
.sym 19001 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[4]
.sym 19002 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 19003 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 19005 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[4]
.sym 19008 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[1]
.sym 19009 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[5]
.sym 19010 $abc$8861$auto$wreduce.cc:455:run$1320[3]
.sym 19013 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 19015 $abc$8861$ram.we[1]_new_
.sym 19016 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 19017 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[0]
.sym 19018 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[5]
.sym 19019 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 19020 $abc$8861$auto$wreduce.cc:455:run$1320[6]
.sym 19022 $abc$8861$auto$wreduce.cc:455:run$1320[6]
.sym 19024 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 19028 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 19029 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[4]
.sym 19030 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[4]
.sym 19031 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 19034 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[3]
.sym 19035 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 19036 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[3]
.sym 19037 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 19041 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 19042 $abc$8861$ram.we[1]_new_
.sym 19046 $abc$8861$ram.we[0]_new_
.sym 19048 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 19052 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[0]
.sym 19054 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[1]
.sym 19058 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[5]
.sym 19059 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 19060 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[5]
.sym 19061 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 19064 $abc$8861$auto$wreduce.cc:455:run$1320[3]
.sym 19067 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 19069 i_clk$SB_IO_IN_$glb_clk
.sym 19070 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 19071 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[8]
.sym 19072 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[9]
.sym 19073 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[10]
.sym 19074 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[11]
.sym 19075 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[12]
.sym 19076 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[13]
.sym 19077 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[14]
.sym 19078 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[15]
.sym 19085 rx_from_ble.data_index[1]
.sym 19086 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[3]
.sym 19087 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7322
.sym 19092 rx_from_ble.data_index[1]
.sym 19095 clock_gen.pll.rst_reg[1]
.sym 19096 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[8]
.sym 19097 adr[7]
.sym 19098 adr[5]
.sym 19099 adr[5]
.sym 19100 adr[4]
.sym 19101 adr[3]
.sym 19102 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 19103 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[15]
.sym 19105 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[3]
.sym 19106 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 19112 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[0]
.sym 19113 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[13]
.sym 19114 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[15]
.sym 19115 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[8]
.sym 19118 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 19120 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[8]
.sym 19121 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[1]
.sym 19122 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[2]
.sym 19123 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 19127 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[7]
.sym 19129 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[1]
.sym 19130 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[2]
.sym 19132 servant.cpu.cpu.csr.timer_irq
.sym 19133 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 19135 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[7]
.sym 19136 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[0]
.sym 19138 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 19139 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7547
.sym 19141 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[13]
.sym 19143 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[15]
.sym 19145 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[7]
.sym 19146 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[7]
.sym 19147 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 19148 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 19151 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[2]
.sym 19152 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[2]
.sym 19153 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 19154 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 19157 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[15]
.sym 19158 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 19159 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[15]
.sym 19160 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 19163 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[13]
.sym 19164 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 19165 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 19166 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[13]
.sym 19169 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[0]
.sym 19170 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 19171 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 19172 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[0]
.sym 19175 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 19176 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[1]
.sym 19177 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[1]
.sym 19178 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 19181 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 19182 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[8]
.sym 19183 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 19184 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[8]
.sym 19188 servant.cpu.cpu.csr.timer_irq
.sym 19191 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7547
.sym 19192 i_clk$SB_IO_IN_$glb_clk
.sym 19194 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[0]
.sym 19195 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[1]
.sym 19196 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[2]
.sym 19197 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[3]
.sym 19198 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[4]
.sym 19199 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[5]
.sym 19200 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[6]
.sym 19201 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[7]
.sym 19207 dat[11]
.sym 19209 dat[15]
.sym 19214 $abc$8861$new_n1398_
.sym 19215 from_ble[4]
.sym 19216 from_ble[0]
.sym 19218 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[14]
.sym 19219 data_to_ble[1]
.sym 19220 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[11]
.sym 19221 adr[6]
.sym 19223 adr[8]
.sym 19224 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 19225 $0\tx_active[0:0]
.sym 19226 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7574
.sym 19227 adr[2]
.sym 19228 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[11]
.sym 19229 adr[9]
.sym 19236 servant.cpu.cpu.csr.timer_irq
.sym 19237 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7574
.sym 19240 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[31]_new_
.sym 19241 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[63]_new_
.sym 19242 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 19244 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[15]
.sym 19245 $abc$8861$new_n1620_
.sym 19246 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[1]
.sym 19248 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[0]
.sym 19250 servant.cpu.cpu.csr.timer_irq_r
.sym 19253 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5092[2]_new_inv_
.sym 19254 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 19255 clock_gen.pll.rst_reg[1]
.sym 19257 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7547
.sym 19258 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 19260 $abc$8861$ram.we[1]_new_
.sym 19261 $abc$8861$ram.we[0]_new_
.sym 19264 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[13]
.sym 19266 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[15]
.sym 19268 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7547
.sym 19270 clock_gen.pll.rst_reg[1]
.sym 19275 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[13]
.sym 19280 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[15]
.sym 19281 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 19282 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[15]
.sym 19283 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 19288 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 19289 $abc$8861$ram.we[1]_new_
.sym 19292 servant.cpu.cpu.csr.timer_irq_r
.sym 19293 servant.cpu.cpu.csr.timer_irq
.sym 19298 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 19300 $abc$8861$ram.we[0]_new_
.sym 19304 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[1]
.sym 19306 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[0]
.sym 19310 $abc$8861$new_n1620_
.sym 19311 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[63]_new_
.sym 19312 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[31]_new_
.sym 19313 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5092[2]_new_inv_
.sym 19314 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7574
.sym 19315 i_clk$SB_IO_IN_$glb_clk
.sym 19316 wb_rst_$glb_sr
.sym 19317 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[8]
.sym 19318 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[9]
.sym 19319 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[10]
.sym 19320 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[11]
.sym 19321 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[12]
.sym 19322 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[13]
.sym 19323 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[14]
.sym 19324 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[15]
.sym 19330 $abc$8861$wb_mem_adr[16]_new_
.sym 19331 adr[8]
.sym 19337 wb_mem_dat[7]
.sym 19338 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 19339 $abc$8861$wb_mem_adr[17]_new_
.sym 19340 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 19341 adr[5]
.sym 19342 adr[4]
.sym 19344 dat[12]
.sym 19345 adr[4]
.sym 19346 $abc$8861$ram.we[1]_new_
.sym 19347 adr[4]
.sym 19348 $abc$8861$techmap$techmap1654\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 19349 tx_to_ble.state[0]
.sym 19350 dat[11]
.sym 19351 data_to_ble[4]
.sym 19352 tx_to_ble.state[1]
.sym 19361 wb_mem_rdt[5]
.sym 19362 wb_mem_rdt[1]
.sym 19364 wb_mem_rdt[6]
.sym 19366 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[4]_new_inv_
.sym 19368 wb_mem_rdt[4]
.sym 19371 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 19373 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[15]_new_inv_
.sym 19375 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[15]
.sym 19382 wb_mem_rdt[0]
.sym 19385 $0\tx_active[0:0]
.sym 19386 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[4]
.sym 19389 wb_mem_rdt[7]
.sym 19391 wb_mem_rdt[7]
.sym 19397 wb_mem_rdt[4]
.sym 19404 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[4]_new_inv_
.sym 19405 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 19406 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[4]
.sym 19411 wb_mem_rdt[0]
.sym 19416 wb_mem_rdt[5]
.sym 19424 wb_mem_rdt[6]
.sym 19427 wb_mem_rdt[1]
.sym 19433 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[15]
.sym 19434 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[15]_new_inv_
.sym 19436 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 19437 $0\tx_active[0:0]
.sym 19438 wb_clk_$glb_clk
.sym 19440 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[0]
.sym 19441 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[1]
.sym 19442 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[2]
.sym 19443 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[3]
.sym 19444 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[4]
.sym 19445 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[5]
.sym 19446 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[6]
.sym 19447 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[7]
.sym 19451 $abc$8861$new_n1594_
.sym 19452 $abc$8861$auto$wreduce.cc:455:run$1320[4]
.sym 19456 $abc$8861$auto$wreduce.cc:455:run$1320[5]
.sym 19461 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[9]
.sym 19463 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[10]
.sym 19464 dat[7]
.sym 19465 $abc$8861$ram.we[0]_new_
.sym 19466 dat[10]
.sym 19467 servant.timer.mtimecmp[4]
.sym 19468 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[8]
.sym 19469 dat[14]
.sym 19470 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 19471 adr[2]
.sym 19472 rx_from_ble.clock_count[6]
.sym 19474 adr[2]
.sym 19475 dat[14]
.sym 19485 $abc$8861$auto$wreduce.cc:455:run$1320[0]
.sym 19488 tx_to_ble.clock_count[0]
.sym 19489 $abc$8861$ram.we[0]_new_
.sym 19491 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[1]
.sym 19494 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 19495 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 19497 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 19500 $PACKER_VCC_NET
.sym 19502 $abc$8861$auto$wreduce.cc:455:run$1320[4]
.sym 19506 $abc$8861$ram.we[1]_new_
.sym 19508 tx_to_ble.state[1]
.sym 19509 tx_to_ble.state[0]
.sym 19510 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[0]
.sym 19512 $abc$8861$auto$wreduce.cc:455:run$1320[5]
.sym 19515 $abc$8861$auto$wreduce.cc:455:run$1320[4]
.sym 19517 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 19522 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[1]
.sym 19523 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[0]
.sym 19526 $abc$8861$ram.we[1]_new_
.sym 19528 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 19532 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 19534 tx_to_ble.state[0]
.sym 19535 tx_to_ble.state[1]
.sym 19539 tx_to_ble.clock_count[0]
.sym 19541 $PACKER_VCC_NET
.sym 19545 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 19546 $abc$8861$ram.we[0]_new_
.sym 19552 $abc$8861$auto$wreduce.cc:455:run$1320[5]
.sym 19553 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 19558 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 19559 $abc$8861$auto$wreduce.cc:455:run$1320[0]
.sym 19561 i_clk$SB_IO_IN_$glb_clk
.sym 19562 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 19563 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[8]
.sym 19564 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[9]
.sym 19565 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[10]
.sym 19566 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[11]
.sym 19567 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[12]
.sym 19568 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[13]
.sym 19569 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[14]
.sym 19570 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[15]
.sym 19575 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6629
.sym 19576 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7547
.sym 19582 data_to_ble[0]
.sym 19583 tx_to_ble.state[1]
.sym 19584 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[1]
.sym 19587 $abc$8861$techmap$techmap1663\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 19588 adr[3]
.sym 19589 adr[7]
.sym 19591 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 19592 servant.wb_timer_rdt[6]
.sym 19593 $abc$8861$techmap$techmap1663\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 19594 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[15]
.sym 19595 dat[23]
.sym 19596 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[12]
.sym 19597 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[3]
.sym 19598 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 19608 wb_mem_dat[8]
.sym 19610 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 19611 wb_mem_dat[4]
.sym 19612 servant.timer.mtimecmp[8]
.sym 19616 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[12]
.sym 19618 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 19619 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 19620 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[12]
.sym 19627 servant.timer.mtimecmp[4]
.sym 19628 $abc$8861$ram.we[3]_new_
.sym 19633 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 19634 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 19635 $abc$8861$ram.we[2]_new_
.sym 19637 wb_mem_dat[8]
.sym 19643 servant.timer.mtimecmp[4]
.sym 19649 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[12]
.sym 19650 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 19651 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 19652 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[12]
.sym 19657 servant.timer.mtimecmp[8]
.sym 19663 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 19664 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 19668 $abc$8861$ram.we[2]_new_
.sym 19670 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 19674 $abc$8861$ram.we[3]_new_
.sym 19675 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 19679 wb_mem_dat[4]
.sym 19683 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6737_$glb_ce
.sym 19684 i_clk$SB_IO_IN_$glb_clk
.sym 19685 wb_rst_$glb_sr
.sym 19686 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[0]
.sym 19687 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[1]
.sym 19688 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[2]
.sym 19689 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[3]
.sym 19690 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[4]
.sym 19691 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[5]
.sym 19692 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[6]
.sym 19693 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[7]
.sym 19699 dat[11]
.sym 19703 dat[15]
.sym 19709 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[10]
.sym 19710 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[14]
.sym 19711 adr[6]
.sym 19712 servant.wb_timer_rdt[9]
.sym 19713 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[8]
.sym 19714 adr[8]
.sym 19716 adr[2]
.sym 19717 servant.wb_timer_rdt[15]
.sym 19718 adr[9]
.sym 19719 servant.wb_timer_rdt[8]
.sym 19720 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[11]
.sym 19721 dat[24]
.sym 19727 servant.wb_timer_rdt[4]
.sym 19728 servant.wb_timer_rdt[7]
.sym 19729 servant.wb_timer_rdt[5]
.sym 19730 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[5]
.sym 19731 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[7]
.sym 19732 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[6]
.sym 19734 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[4]
.sym 19736 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[3]
.sym 19737 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[1]
.sym 19739 servant.wb_timer_rdt[2]
.sym 19740 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[0]
.sym 19741 servant.wb_timer_rdt[3]
.sym 19742 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[2]
.sym 19748 servant.wb_timer_rdt[0]
.sym 19749 servant.wb_timer_rdt[1]
.sym 19752 servant.wb_timer_rdt[6]
.sym 19759 $auto$alumacc.cc:474:replace_alu$1385.C[1]
.sym 19761 servant.wb_timer_rdt[0]
.sym 19762 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[0]
.sym 19765 $auto$alumacc.cc:474:replace_alu$1385.C[2]
.sym 19767 servant.wb_timer_rdt[1]
.sym 19768 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[1]
.sym 19771 $auto$alumacc.cc:474:replace_alu$1385.C[3]
.sym 19773 servant.wb_timer_rdt[2]
.sym 19774 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[2]
.sym 19777 $auto$alumacc.cc:474:replace_alu$1385.C[4]
.sym 19779 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[3]
.sym 19780 servant.wb_timer_rdt[3]
.sym 19783 $auto$alumacc.cc:474:replace_alu$1385.C[5]
.sym 19785 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[4]
.sym 19786 servant.wb_timer_rdt[4]
.sym 19789 $auto$alumacc.cc:474:replace_alu$1385.C[6]
.sym 19791 servant.wb_timer_rdt[5]
.sym 19792 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[5]
.sym 19795 $auto$alumacc.cc:474:replace_alu$1385.C[7]
.sym 19797 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[6]
.sym 19798 servant.wb_timer_rdt[6]
.sym 19801 $auto$alumacc.cc:474:replace_alu$1385.C[8]
.sym 19803 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[7]
.sym 19804 servant.wb_timer_rdt[7]
.sym 19809 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[8]
.sym 19810 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[9]
.sym 19811 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[10]
.sym 19812 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[11]
.sym 19813 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[12]
.sym 19814 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[13]
.sym 19815 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[14]
.sym 19816 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[15]
.sym 19821 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[0]
.sym 19822 wb_mem_dat[7]
.sym 19823 dat[17]
.sym 19824 dat[21]
.sym 19825 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[1]
.sym 19826 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[7]
.sym 19827 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[7]
.sym 19830 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[10]
.sym 19831 adr[8]
.sym 19832 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[2]
.sym 19833 adr[4]
.sym 19834 adr[5]
.sym 19835 adr[5]
.sym 19836 dat[20]
.sym 19837 adr[4]
.sym 19838 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[31]
.sym 19839 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[16]
.sym 19841 servant.wb_timer_rdt[22]
.sym 19842 servant.wb_timer_rdt[16]
.sym 19843 dat[19]
.sym 19844 servant.wb_timer_rdt[17]
.sym 19845 $auto$alumacc.cc:474:replace_alu$1385.C[8]
.sym 19850 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[13]
.sym 19853 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[11]
.sym 19854 servant.wb_timer_rdt[10]
.sym 19855 servant.wb_timer_rdt[13]
.sym 19857 servant.wb_timer_rdt[14]
.sym 19860 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[9]
.sym 19862 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[12]
.sym 19863 servant.wb_timer_rdt[11]
.sym 19864 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[15]
.sym 19865 servant.wb_timer_rdt[12]
.sym 19868 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[14]
.sym 19872 servant.wb_timer_rdt[9]
.sym 19873 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[8]
.sym 19877 servant.wb_timer_rdt[15]
.sym 19878 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[10]
.sym 19879 servant.wb_timer_rdt[8]
.sym 19882 $auto$alumacc.cc:474:replace_alu$1385.C[9]
.sym 19884 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[8]
.sym 19885 servant.wb_timer_rdt[8]
.sym 19888 $auto$alumacc.cc:474:replace_alu$1385.C[10]
.sym 19890 servant.wb_timer_rdt[9]
.sym 19891 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[9]
.sym 19894 $auto$alumacc.cc:474:replace_alu$1385.C[11]
.sym 19896 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[10]
.sym 19897 servant.wb_timer_rdt[10]
.sym 19900 $auto$alumacc.cc:474:replace_alu$1385.C[12]
.sym 19902 servant.wb_timer_rdt[11]
.sym 19903 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[11]
.sym 19906 $auto$alumacc.cc:474:replace_alu$1385.C[13]
.sym 19908 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[12]
.sym 19909 servant.wb_timer_rdt[12]
.sym 19912 $auto$alumacc.cc:474:replace_alu$1385.C[14]
.sym 19914 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[13]
.sym 19915 servant.wb_timer_rdt[13]
.sym 19918 $auto$alumacc.cc:474:replace_alu$1385.C[15]
.sym 19920 servant.wb_timer_rdt[14]
.sym 19921 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[14]
.sym 19924 $auto$alumacc.cc:474:replace_alu$1385.C[16]
.sym 19926 servant.wb_timer_rdt[15]
.sym 19927 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[15]
.sym 19932 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[0]
.sym 19933 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[1]
.sym 19934 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[2]
.sym 19935 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[3]
.sym 19936 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[4]
.sym 19937 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[5]
.sym 19938 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[6]
.sym 19939 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[7]
.sym 19940 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[13]
.sym 19945 servant.wb_timer_rdt[2]
.sym 19946 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[9]
.sym 19947 servant.wb_timer_rdt[7]
.sym 19949 servant.wb_timer_rdt[3]
.sym 19951 servant.wb_timer_rdt[4]
.sym 19955 servant.wb_timer_rdt[6]
.sym 19956 rx_from_ble.clock_count[6]
.sym 19957 dat[18]
.sym 19958 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[15]
.sym 19959 dat[22]
.sym 19960 servant.wb_timer_rdt[28]
.sym 19962 servant.wb_timer_rdt[25]
.sym 19963 dat[26]
.sym 19965 servant.wb_timer_rdt[24]
.sym 19966 adr[2]
.sym 19967 q$SB_IO_OUT
.sym 19968 $auto$alumacc.cc:474:replace_alu$1385.C[16]
.sym 19973 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[18]
.sym 19974 servant.wb_timer_rdt[23]
.sym 19975 servant.wb_timer_rdt[21]
.sym 19977 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[19]
.sym 19978 servant.wb_timer_rdt[19]
.sym 19979 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[23]
.sym 19983 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[17]
.sym 19985 servant.wb_timer_rdt[18]
.sym 19987 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[21]
.sym 19988 servant.wb_timer_rdt[20]
.sym 19991 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[22]
.sym 19996 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[20]
.sym 19999 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[16]
.sym 20001 servant.wb_timer_rdt[22]
.sym 20002 servant.wb_timer_rdt[16]
.sym 20004 servant.wb_timer_rdt[17]
.sym 20005 $auto$alumacc.cc:474:replace_alu$1385.C[17]
.sym 20007 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[16]
.sym 20008 servant.wb_timer_rdt[16]
.sym 20011 $auto$alumacc.cc:474:replace_alu$1385.C[18]
.sym 20013 servant.wb_timer_rdt[17]
.sym 20014 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[17]
.sym 20017 $auto$alumacc.cc:474:replace_alu$1385.C[19]
.sym 20019 servant.wb_timer_rdt[18]
.sym 20020 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[18]
.sym 20023 $auto$alumacc.cc:474:replace_alu$1385.C[20]
.sym 20025 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[19]
.sym 20026 servant.wb_timer_rdt[19]
.sym 20029 $auto$alumacc.cc:474:replace_alu$1385.C[21]
.sym 20031 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[20]
.sym 20032 servant.wb_timer_rdt[20]
.sym 20035 $auto$alumacc.cc:474:replace_alu$1385.C[22]
.sym 20037 servant.wb_timer_rdt[21]
.sym 20038 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[21]
.sym 20041 $auto$alumacc.cc:474:replace_alu$1385.C[23]
.sym 20043 servant.wb_timer_rdt[22]
.sym 20044 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[22]
.sym 20047 $auto$alumacc.cc:474:replace_alu$1385.C[24]
.sym 20049 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[23]
.sym 20050 servant.wb_timer_rdt[23]
.sym 20055 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[8]
.sym 20056 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[9]
.sym 20057 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[10]
.sym 20058 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[11]
.sym 20059 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[12]
.sym 20060 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[13]
.sym 20061 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[14]
.sym 20062 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[15]
.sym 20067 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[18]
.sym 20068 servant.wb_timer_rdt[10]
.sym 20069 dat[23]
.sym 20072 servant.wb_timer_rdt[11]
.sym 20073 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 20074 servant.wb_timer_rdt[12]
.sym 20075 dat[22]
.sym 20076 servant.wb_timer_rdt[13]
.sym 20078 servant.wb_timer_rdt[14]
.sym 20079 dat[23]
.sym 20080 dat[27]
.sym 20081 adr[7]
.sym 20082 dat[29]
.sym 20083 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[0]
.sym 20084 adr[3]
.sym 20086 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[28]
.sym 20087 adr[3]
.sym 20088 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[8]
.sym 20089 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[3]
.sym 20090 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 20091 $auto$alumacc.cc:474:replace_alu$1385.C[24]
.sym 20100 servant.wb_timer_rdt[26]
.sym 20101 servant.wb_timer_rdt[27]
.sym 20102 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[28]
.sym 20104 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[30]
.sym 20105 servant.wb_timer_rdt[31]
.sym 20106 servant.wb_timer_rdt[29]
.sym 20108 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[31]
.sym 20109 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[27]
.sym 20110 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[26]
.sym 20111 servant.wb_timer_rdt[30]
.sym 20119 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[24]
.sym 20120 servant.wb_timer_rdt[28]
.sym 20122 servant.wb_timer_rdt[25]
.sym 20123 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[29]
.sym 20125 servant.wb_timer_rdt[24]
.sym 20127 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[25]
.sym 20128 $auto$alumacc.cc:474:replace_alu$1385.C[25]
.sym 20130 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[24]
.sym 20131 servant.wb_timer_rdt[24]
.sym 20134 $auto$alumacc.cc:474:replace_alu$1385.C[26]
.sym 20136 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[25]
.sym 20137 servant.wb_timer_rdt[25]
.sym 20140 $auto$alumacc.cc:474:replace_alu$1385.C[27]
.sym 20142 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[26]
.sym 20143 servant.wb_timer_rdt[26]
.sym 20146 $auto$alumacc.cc:474:replace_alu$1385.C[28]
.sym 20148 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[27]
.sym 20149 servant.wb_timer_rdt[27]
.sym 20152 $auto$alumacc.cc:474:replace_alu$1385.C[29]
.sym 20154 servant.wb_timer_rdt[28]
.sym 20155 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[28]
.sym 20158 $auto$alumacc.cc:474:replace_alu$1385.C[30]
.sym 20160 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[29]
.sym 20161 servant.wb_timer_rdt[29]
.sym 20164 $auto$alumacc.cc:474:replace_alu$1385.C[31]
.sym 20166 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[30]
.sym 20167 servant.wb_timer_rdt[30]
.sym 20170 $abc$8861$auto$alumacc.cc:491:replace_alu$1387[31]
.sym 20172 servant.wb_timer_rdt[31]
.sym 20173 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[31]
.sym 20178 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[0]
.sym 20179 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[1]
.sym 20180 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[2]
.sym 20181 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[3]
.sym 20182 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[4]
.sym 20183 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[5]
.sym 20184 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[6]
.sym 20185 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[7]
.sym 20191 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[14]
.sym 20192 dat[28]
.sym 20193 servant.wb_timer_rdt[23]
.sym 20195 servant.wb_timer_rdt[19]
.sym 20196 servant.timer.mtimecmp[21]
.sym 20197 servant.wb_timer_rdt[20]
.sym 20199 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[9]
.sym 20201 servant.wb_timer_rdt[22]
.sym 20202 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$3275[8]_new_
.sym 20203 adr[9]
.sym 20204 adr[6]
.sym 20205 dat[24]
.sym 20207 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[1]
.sym 20210 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 20211 adr[8]
.sym 20213 adr[2]
.sym 20214 $abc$8861$auto$alumacc.cc:491:replace_alu$1387[31]
.sym 20219 servant.timer.mtimecmp[22]
.sym 20221 $abc$8861$new_n2116_
.sym 20222 $abc$8861$new_n2103_
.sym 20225 $abc$8861$new_n2102_
.sym 20227 servant.timer.mtimecmp[22]
.sym 20230 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 20236 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[1]
.sym 20240 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[13]
.sym 20241 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[14]
.sym 20242 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[7]
.sym 20244 servant.timer.mtimecmp[21]
.sym 20247 servant.wb_timer_rdt[22]
.sym 20248 servant.wb_timer_rdt[21]
.sym 20249 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[6]
.sym 20252 $abc$8861$new_n2116_
.sym 20253 $abc$8861$new_n2103_
.sym 20254 $abc$8861$new_n2102_
.sym 20255 $abc$8861$auto$alumacc.cc:491:replace_alu$1387[31]
.sym 20260 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[6]
.sym 20261 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 20265 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[13]
.sym 20266 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 20270 servant.wb_timer_rdt[22]
.sym 20271 servant.timer.mtimecmp[21]
.sym 20272 servant.timer.mtimecmp[22]
.sym 20273 servant.wb_timer_rdt[21]
.sym 20276 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 20279 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[7]
.sym 20283 servant.timer.mtimecmp[22]
.sym 20290 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 20291 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[1]
.sym 20295 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[14]
.sym 20297 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 20299 i_clk$SB_IO_IN_$glb_clk
.sym 20301 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[8]
.sym 20302 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[9]
.sym 20303 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[10]
.sym 20304 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[11]
.sym 20305 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[12]
.sym 20306 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[13]
.sym 20307 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[14]
.sym 20308 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[15]
.sym 20315 $abc$8861$new_n2116_
.sym 20316 servant.wb_timer_rdt[31]
.sym 20317 dat[17]
.sym 20318 servant.wb_timer_rdt[27]
.sym 20320 dat[21]
.sym 20322 servant.wb_timer_rdt[29]
.sym 20324 servant.wb_timer_rdt[30]
.sym 20325 adr[4]
.sym 20326 adr[5]
.sym 20328 dat[20]
.sym 20329 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[9]
.sym 20331 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[16]
.sym 20333 dat[20]
.sym 20334 servant.wb_timer_rdt[21]
.sym 20335 adr[5]
.sym 20336 dat[19]
.sym 20343 $abc$8861$auto$wreduce.cc:455:run$1317[6]
.sym 20344 $PACKER_VCC_NET
.sym 20346 servant.wb_timer_rdt[16]
.sym 20347 servant.timer.mtimecmp[16]
.sym 20350 $abc$8861$new_n1595_
.sym 20351 servant.timer.mtimecmp[20]
.sym 20353 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[76]_new_
.sym 20354 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 20355 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 20356 $abc$8861$new_n1198_
.sym 20358 $abc$8861$new_n1594_
.sym 20359 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[9]
.sym 20362 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$3275[8]_new_
.sym 20363 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[28]_new_
.sym 20365 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[15]
.sym 20366 $abc$8861$new_n1247_
.sym 20367 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[12]
.sym 20370 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[12]
.sym 20375 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 20376 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[9]
.sym 20382 servant.timer.mtimecmp[20]
.sym 20388 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[15]
.sym 20389 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 20393 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 20396 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[12]
.sym 20399 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[76]_new_
.sym 20400 $abc$8861$new_n1595_
.sym 20401 $abc$8861$new_n1594_
.sym 20402 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[28]_new_
.sym 20407 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[12]
.sym 20408 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 20411 servant.wb_timer_rdt[16]
.sym 20412 servant.timer.mtimecmp[16]
.sym 20413 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$3275[8]_new_
.sym 20414 $abc$8861$new_n1198_
.sym 20417 $abc$8861$new_n1247_
.sym 20419 $abc$8861$auto$wreduce.cc:455:run$1317[6]
.sym 20421 $PACKER_VCC_NET
.sym 20422 i_clk$SB_IO_IN_$glb_clk
.sym 20424 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[0]
.sym 20425 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[1]
.sym 20426 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[2]
.sym 20427 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[3]
.sym 20428 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[4]
.sym 20429 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[5]
.sym 20430 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[6]
.sym 20431 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[7]
.sym 20441 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[5]
.sym 20443 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[8]
.sym 20444 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[29]
.sym 20445 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[25]
.sym 20446 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[1]_new_inv_
.sym 20447 servant.timer.mtimecmp[20]
.sym 20448 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[10]
.sym 20451 q$SB_IO_OUT
.sym 20453 servant.wb_timer_rdt[25]
.sym 20454 wb_mem_dat[31]
.sym 20458 dat[26]
.sym 20459 rx_from_ble.clock_count[6]
.sym 20465 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 20468 servant.mdu_rs1[30]
.sym 20469 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 20470 $abc$8861$new_n1580_
.sym 20471 wb_mem_rdt[31]
.sym 20472 wb_mem_dat[29]
.sym 20475 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 20476 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 20477 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[12]_new_inv_
.sym 20478 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[25]_new_
.sym 20479 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 20480 $abc$8861$new_n1579_
.sym 20482 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 20483 servant.wb_dbus_ack
.sym 20484 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[57]_new_
.sym 20485 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[12]
.sym 20486 wb_mem_dat[28]
.sym 20489 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[9]
.sym 20490 wb_mem_dat[26]
.sym 20491 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 20493 servant.mdu_rs1[31]
.sym 20494 servant.wb_timer_rdt[31]
.sym 20498 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[25]_new_
.sym 20499 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[57]_new_
.sym 20500 $abc$8861$new_n1579_
.sym 20501 $abc$8861$new_n1580_
.sym 20504 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 20505 wb_mem_dat[26]
.sym 20507 servant.wb_dbus_ack
.sym 20510 servant.wb_dbus_ack
.sym 20512 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 20513 wb_mem_dat[28]
.sym 20518 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[9]
.sym 20519 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 20522 servant.wb_timer_rdt[31]
.sym 20523 servant.mdu_rs1[31]
.sym 20524 wb_mem_rdt[31]
.sym 20525 servant.mdu_rs1[30]
.sym 20528 wb_mem_dat[29]
.sym 20529 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 20531 servant.wb_dbus_ack
.sym 20535 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[12]_new_inv_
.sym 20536 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[12]
.sym 20537 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 20540 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 20542 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 20543 servant.wb_dbus_ack
.sym 20544 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775_$glb_ce
.sym 20545 i_clk$SB_IO_IN_$glb_clk
.sym 20547 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[8]
.sym 20548 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[9]
.sym 20549 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[10]
.sym 20550 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[11]
.sym 20551 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[12]
.sym 20552 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[13]
.sym 20553 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[14]
.sym 20554 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[15]
.sym 20561 wb_mem_dat[28]
.sym 20563 wb_mem_dat[23]
.sym 20564 dat[22]
.sym 20565 dat[23]
.sym 20566 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[24]
.sym 20567 wb_mem_dat[19]
.sym 20568 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[18]
.sym 20569 dat[16]
.sym 20571 dat[29]
.sym 20572 adr[3]
.sym 20573 adr[7]
.sym 20575 adr[3]
.sym 20576 dat[27]
.sym 20580 $abc$8861$ram.o_wb_rdt[28]_new_inv_
.sym 20591 $abc$8861$ram.o_wb_rdt[27]_new_inv_
.sym 20592 servant.wb_timer_rdt[29]
.sym 20593 wb_mem_dat[0]
.sym 20594 servant.wb_timer_rdt[27]
.sym 20595 servant.wb_timer_rdt[28]
.sym 20596 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[9]_new_inv_
.sym 20597 servant.mdu_rs1[30]
.sym 20598 $abc$8861$ram.o_wb_rdt[25]_new_inv_
.sym 20599 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7034
.sym 20600 $abc$8861$ram.o_wb_rdt[29]_new_inv_
.sym 20602 servant.wb_timer_rdt[30]
.sym 20603 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 20604 $abc$8861$ram.o_wb_rdt[28]_new_inv_
.sym 20605 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[9]
.sym 20606 servant.timer.mtimecmp[16]
.sym 20613 servant.wb_timer_rdt[25]
.sym 20614 servant.mdu_rs1[31]
.sym 20619 wb_mem_rdt[30]
.sym 20621 servant.wb_timer_rdt[27]
.sym 20622 $abc$8861$ram.o_wb_rdt[27]_new_inv_
.sym 20623 servant.mdu_rs1[30]
.sym 20624 servant.mdu_rs1[31]
.sym 20627 $abc$8861$ram.o_wb_rdt[29]_new_inv_
.sym 20628 servant.wb_timer_rdt[29]
.sym 20629 servant.mdu_rs1[31]
.sym 20630 servant.mdu_rs1[30]
.sym 20633 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 20634 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[9]
.sym 20636 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[9]_new_inv_
.sym 20640 servant.timer.mtimecmp[16]
.sym 20645 $abc$8861$ram.o_wb_rdt[28]_new_inv_
.sym 20646 servant.mdu_rs1[31]
.sym 20647 servant.mdu_rs1[30]
.sym 20648 servant.wb_timer_rdt[28]
.sym 20651 servant.wb_timer_rdt[30]
.sym 20652 servant.mdu_rs1[30]
.sym 20653 servant.mdu_rs1[31]
.sym 20654 wb_mem_rdt[30]
.sym 20657 servant.wb_timer_rdt[25]
.sym 20658 servant.mdu_rs1[31]
.sym 20659 servant.mdu_rs1[30]
.sym 20660 $abc$8861$ram.o_wb_rdt[25]_new_inv_
.sym 20663 wb_mem_dat[0]
.sym 20667 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7034
.sym 20668 i_clk$SB_IO_IN_$glb_clk
.sym 20679 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[14]
.sym 20680 wb_mem_dat[29]
.sym 20681 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7451
.sym 20682 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 20683 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7034
.sym 20689 dat[28]
.sym 20692 adr[9]
.sym 20700 adr[6]
.sym 20701 adr[2]
.sym 20771 rx_from_ble.clock_count[5]
.sym 20772 rx_from_ble.clock_count[3]
.sym 20773 rx_from_ble.clock_count[1]
.sym 20774 rx_from_ble.clock_count[0]
.sym 20775 $abc$8861$techmap$techmap1655\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 20776 rx_from_ble.clock_count[4]
.sym 20777 $abc$8861$auto$wreduce.cc:455:run$1317[0]
.sym 20804 wb_clk
.sym 20810 adr[6]
.sym 20813 dat[0]
.sym 20814 $PACKER_VCC_NET
.sym 20815 adr[7]
.sym 20816 dat[7]
.sym 20817 adr[5]
.sym 20818 dat[6]
.sym 20819 adr[4]
.sym 20820 adr[3]
.sym 20821 adr[8]
.sym 20822 dat[4]
.sym 20823 adr[2]
.sym 20824 adr[9]
.sym 20826 dat[5]
.sym 20828 $abc$8861$techmap$techmap1655\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 20829 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[0]
.sym 20832 dat[3]
.sym 20834 dat[2]
.sym 20837 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[0]
.sym 20841 dat[1]
.sym 20846 rx_done
.sym 20847 $abc$8861$auto$simplemap.cc:256:simplemap_eqne$2579_new_inv_
.sym 20848 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[1]
.sym 20849 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[0]
.sym 20850 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6557
.sym 20851 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$2585[0]_new_inv_
.sym 20852 $abc$8861$new_n1247_
.sym 20853 $abc$8861$new_n1241_
.sym 20854 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[0]
.sym 20855 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[0]
.sym 20856 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[0]
.sym 20857 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[0]
.sym 20858 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[0]
.sym 20859 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[0]
.sym 20860 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[0]
.sym 20861 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[0]
.sym 20862 adr[2]
.sym 20863 adr[3]
.sym 20865 adr[4]
.sym 20866 adr[5]
.sym 20867 adr[6]
.sym 20868 adr[7]
.sym 20869 adr[8]
.sym 20870 adr[9]
.sym 20873 i_clk$SB_IO_IN_$glb_clk
.sym 20874 $abc$8861$techmap$techmap1655\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 20875 dat[0]
.sym 20876 dat[1]
.sym 20877 dat[2]
.sym 20878 dat[3]
.sym 20879 dat[4]
.sym 20880 dat[5]
.sym 20881 dat[6]
.sym 20882 dat[7]
.sym 20883 $PACKER_VCC_NET
.sym 20885 adr[4]
.sym 20886 adr[4]
.sym 20891 dat[0]
.sym 20892 rx_from_ble.clock_count[6]
.sym 20893 $PACKER_VCC_NET
.sym 20894 dat[4]
.sym 20895 adr[7]
.sym 20896 dat[7]
.sym 20902 $abc$8861$techmap$techmap1655\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 20914 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6557
.sym 20917 dat[6]
.sym 20919 dat[8]
.sym 20924 dat[9]
.sym 20925 dat[6]
.sym 20927 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[1]
.sym 20930 dat[13]
.sym 20932 dat[3]
.sym 20933 dat[0]
.sym 20935 $PACKER_VCC_NET
.sym 20936 dat[13]
.sym 20938 dat[3]
.sym 20940 $abc$8861$ram.we[0]_new_
.sym 20946 dat[5]
.sym 20952 adr[8]
.sym 20953 adr[9]
.sym 20954 adr[2]
.sym 20956 dat[13]
.sym 20958 adr[4]
.sym 20959 adr[3]
.sym 20960 adr[5]
.sym 20962 adr[7]
.sym 20963 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 20965 adr[6]
.sym 20970 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[1]
.sym 20972 $PACKER_VCC_NET
.sym 20973 dat[14]
.sym 20974 dat[15]
.sym 20975 dat[8]
.sym 20976 dat[10]
.sym 20977 dat[11]
.sym 20978 dat[12]
.sym 20979 dat[9]
.sym 20980 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[1]
.sym 20986 $abc$8861$auto$wreduce.cc:455:run$1318[2]
.sym 20987 $abc$8861$new_n1266_
.sym 20988 $abc$8861$auto$rtlil.cc:1969:NotGate$8597
.sym 20989 $abc$8861$new_n1934_
.sym 20990 rx_from_ble.data_index[2]
.sym 20991 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 20992 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[1]
.sym 20993 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[1]
.sym 20994 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[1]
.sym 20995 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[1]
.sym 20996 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[1]
.sym 20997 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[1]
.sym 20998 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[1]
.sym 20999 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[1]
.sym 21000 adr[2]
.sym 21001 adr[3]
.sym 21003 adr[4]
.sym 21004 adr[5]
.sym 21005 adr[6]
.sym 21006 adr[7]
.sym 21007 adr[8]
.sym 21008 adr[9]
.sym 21011 i_clk$SB_IO_IN_$glb_clk
.sym 21012 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 21013 $PACKER_VCC_NET
.sym 21014 dat[10]
.sym 21015 dat[11]
.sym 21016 dat[12]
.sym 21017 dat[13]
.sym 21018 dat[14]
.sym 21019 dat[15]
.sym 21020 dat[8]
.sym 21021 dat[9]
.sym 21026 adr[5]
.sym 21027 clock_gen.pll.rst_reg[1]
.sym 21030 adr[7]
.sym 21031 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 21033 rx_done
.sym 21034 adr[4]
.sym 21036 adr[5]
.sym 21039 dat[5]
.sym 21040 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6563
.sym 21041 dat[1]
.sym 21048 dat[4]
.sym 21049 $abc$8861$techmap$techmap1659\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 21054 dat[5]
.sym 21055 adr[9]
.sym 21056 dat[1]
.sym 21058 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[0]
.sym 21060 adr[6]
.sym 21062 dat[6]
.sym 21063 adr[2]
.sym 21065 $abc$8861$techmap$techmap1669\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 21066 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[0]
.sym 21067 adr[4]
.sym 21069 adr[8]
.sym 21073 dat[4]
.sym 21076 dat[7]
.sym 21077 dat[0]
.sym 21078 adr[5]
.sym 21080 adr[3]
.sym 21081 dat[3]
.sym 21082 dat[2]
.sym 21083 $PACKER_VCC_NET
.sym 21084 adr[7]
.sym 21086 from_ble[0]
.sym 21087 $abc$8861$techmap$techmap\rx_from_ble.$procmux$974.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 21088 from_ble[3]
.sym 21089 from_ble[7]
.sym 21090 $abc$8861$techmap$techmap\rx_from_ble.$procmux$1037.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 21091 $abc$8861$new_n1277_
.sym 21092 $abc$8861$techmap$techmap\rx_from_ble.$procmux$1015.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 21093 from_ble[1]
.sym 21094 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[0]
.sym 21095 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[0]
.sym 21096 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[0]
.sym 21097 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[0]
.sym 21098 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[0]
.sym 21099 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[0]
.sym 21100 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[0]
.sym 21101 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[0]
.sym 21102 adr[2]
.sym 21103 adr[3]
.sym 21105 adr[4]
.sym 21106 adr[5]
.sym 21107 adr[6]
.sym 21108 adr[7]
.sym 21109 adr[8]
.sym 21110 adr[9]
.sym 21113 i_clk$SB_IO_IN_$glb_clk
.sym 21114 $abc$8861$techmap$techmap1669\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 21115 dat[0]
.sym 21116 dat[1]
.sym 21117 dat[2]
.sym 21118 dat[3]
.sym 21119 dat[4]
.sym 21120 dat[5]
.sym 21121 dat[6]
.sym 21122 dat[7]
.sym 21123 $PACKER_VCC_NET
.sym 21129 adr[9]
.sym 21137 adr[8]
.sym 21138 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[11]
.sym 21139 adr[2]
.sym 21140 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[12]
.sym 21144 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[14]
.sym 21145 my_adr[16]
.sym 21146 wb_mem_dat[5]
.sym 21147 rx_done
.sym 21148 rx_from_ble.clock_count[6]
.sym 21151 wb_mem_dat[10]
.sym 21157 adr[9]
.sym 21158 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[1]
.sym 21159 adr[5]
.sym 21160 dat[11]
.sym 21161 dat[14]
.sym 21162 dat[15]
.sym 21164 dat[12]
.sym 21165 dat[13]
.sym 21167 adr[4]
.sym 21169 $PACKER_VCC_NET
.sym 21171 adr[2]
.sym 21172 adr[6]
.sym 21173 adr[7]
.sym 21175 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[1]
.sym 21177 adr[3]
.sym 21178 dat[9]
.sym 21179 dat[8]
.sym 21181 adr[8]
.sym 21182 dat[10]
.sym 21183 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 21188 dat[5]
.sym 21189 dat[1]
.sym 21190 dat[10]
.sym 21191 $abc$8861$new_n1272_
.sym 21192 adr[17]
.sym 21193 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6563
.sym 21194 dat[7]
.sym 21195 adr[16]
.sym 21196 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[1]
.sym 21197 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[1]
.sym 21198 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[1]
.sym 21199 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[1]
.sym 21200 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[1]
.sym 21201 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[1]
.sym 21202 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[1]
.sym 21203 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[1]
.sym 21204 adr[2]
.sym 21205 adr[3]
.sym 21207 adr[4]
.sym 21208 adr[5]
.sym 21209 adr[6]
.sym 21210 adr[7]
.sym 21211 adr[8]
.sym 21212 adr[9]
.sym 21215 i_clk$SB_IO_IN_$glb_clk
.sym 21216 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 21217 $PACKER_VCC_NET
.sym 21218 dat[10]
.sym 21219 dat[11]
.sym 21220 dat[12]
.sym 21221 dat[13]
.sym 21222 dat[14]
.sym 21223 dat[15]
.sym 21224 dat[8]
.sym 21225 dat[9]
.sym 21235 adr[4]
.sym 21238 from_ble[2]
.sym 21242 $abc$8861$auto$wreduce.cc:455:run$1320[6]
.sym 21243 adr[17]
.sym 21244 dat[9]
.sym 21245 dat[8]
.sym 21246 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[6]
.sym 21247 dat[6]
.sym 21249 adr[16]
.sym 21251 dat[5]
.sym 21252 $abc$8861$auto$wreduce.cc:455:run$1320[3]
.sym 21253 dat[1]
.sym 21260 adr[6]
.sym 21263 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[0]
.sym 21264 adr[2]
.sym 21265 adr[5]
.sym 21266 dat[0]
.sym 21267 adr[4]
.sym 21268 adr[3]
.sym 21270 dat[6]
.sym 21271 $PACKER_VCC_NET
.sym 21272 adr[7]
.sym 21273 adr[8]
.sym 21274 dat[5]
.sym 21276 $abc$8861$techmap$techmap1659\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 21277 dat[2]
.sym 21280 dat[7]
.sym 21283 dat[1]
.sym 21284 adr[9]
.sym 21287 dat[3]
.sym 21288 dat[4]
.sym 21289 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[0]
.sym 21292 $abc$8861$auto$wreduce.cc:455:run$1320[2]
.sym 21293 $abc$8861$auto$wreduce.cc:455:run$1320[3]
.sym 21294 $abc$8861$auto$wreduce.cc:455:run$1320[4]
.sym 21295 $abc$8861$auto$wreduce.cc:455:run$1320[5]
.sym 21296 $abc$8861$auto$wreduce.cc:455:run$1320[6]
.sym 21297 tx_to_ble.clock_count[2]
.sym 21298 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[0]
.sym 21299 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[0]
.sym 21300 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[0]
.sym 21301 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[0]
.sym 21302 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[0]
.sym 21303 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[0]
.sym 21304 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[0]
.sym 21305 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[0]
.sym 21306 adr[2]
.sym 21307 adr[3]
.sym 21309 adr[4]
.sym 21310 adr[5]
.sym 21311 adr[6]
.sym 21312 adr[7]
.sym 21313 adr[8]
.sym 21314 adr[9]
.sym 21317 i_clk$SB_IO_IN_$glb_clk
.sym 21318 $abc$8861$techmap$techmap1659\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 21319 dat[0]
.sym 21320 dat[1]
.sym 21321 dat[2]
.sym 21322 dat[3]
.sym 21323 dat[4]
.sym 21324 dat[5]
.sym 21325 dat[6]
.sym 21326 dat[7]
.sym 21327 $PACKER_VCC_NET
.sym 21332 dat[0]
.sym 21333 dat[7]
.sym 21334 adr[6]
.sym 21339 dat[5]
.sym 21340 adr[2]
.sym 21341 dat[1]
.sym 21343 dat[10]
.sym 21344 dat[13]
.sym 21345 adr[3]
.sym 21346 dat[3]
.sym 21347 wb_mem_dat[1]
.sym 21348 dat[0]
.sym 21352 from_ble[6]
.sym 21353 dat[3]
.sym 21355 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[3]
.sym 21363 adr[7]
.sym 21365 adr[5]
.sym 21367 adr[9]
.sym 21368 adr[3]
.sym 21369 adr[8]
.sym 21370 dat[10]
.sym 21373 adr[2]
.sym 21375 adr[6]
.sym 21376 dat[11]
.sym 21377 dat[8]
.sym 21378 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 21379 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[1]
.sym 21380 $PACKER_VCC_NET
.sym 21382 dat[13]
.sym 21383 dat[14]
.sym 21385 dat[15]
.sym 21386 dat[12]
.sym 21387 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[1]
.sym 21389 dat[9]
.sym 21391 adr[4]
.sym 21392 $abc$8861$new_n1763_
.sym 21393 dat[8]
.sym 21394 dat[6]
.sym 21395 tx_active
.sym 21396 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6629
.sym 21397 dat[9]
.sym 21398 dat[13]
.sym 21399 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 21400 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[1]
.sym 21401 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[1]
.sym 21402 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[1]
.sym 21403 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[1]
.sym 21404 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[1]
.sym 21405 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[1]
.sym 21406 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[1]
.sym 21407 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[1]
.sym 21408 adr[2]
.sym 21409 adr[3]
.sym 21411 adr[4]
.sym 21412 adr[5]
.sym 21413 adr[6]
.sym 21414 adr[7]
.sym 21415 adr[8]
.sym 21416 adr[9]
.sym 21419 i_clk$SB_IO_IN_$glb_clk
.sym 21420 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 21421 $PACKER_VCC_NET
.sym 21422 dat[10]
.sym 21423 dat[11]
.sym 21424 dat[12]
.sym 21425 dat[13]
.sym 21426 dat[14]
.sym 21427 dat[15]
.sym 21428 dat[8]
.sym 21429 dat[9]
.sym 21435 data_to_ble[5]
.sym 21437 adr[7]
.sym 21442 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 21447 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[14]
.sym 21449 tx_to_ble.data_index[1]
.sym 21451 adr[5]
.sym 21452 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[7]
.sym 21454 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[0]
.sym 21456 dat[4]
.sym 21457 tx_to_ble.data_index[2]
.sym 21462 adr[4]
.sym 21464 adr[2]
.sym 21466 adr[8]
.sym 21467 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[0]
.sym 21469 adr[9]
.sym 21471 adr[6]
.sym 21473 $abc$8861$techmap$techmap1654\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 21474 adr[5]
.sym 21475 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[0]
.sym 21478 dat[5]
.sym 21480 dat[1]
.sym 21481 dat[4]
.sym 21482 $PACKER_VCC_NET
.sym 21483 adr[3]
.sym 21484 dat[3]
.sym 21485 dat[2]
.sym 21486 dat[0]
.sym 21487 dat[7]
.sym 21488 dat[6]
.sym 21492 adr[7]
.sym 21494 $abc$8861$auto$ice40_ffinit.cc:141:execute$8459
.sym 21495 servant.wb_gpio_rdt
.sym 21496 tx_to_ble.state[0]
.sym 21497 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 21498 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2422_new_
.sym 21499 o_data$SB_IO_OUT
.sym 21500 $abc$8861$techmap\tx_to_ble.$procmux$1135_Y[0]_new_
.sym 21501 $abc$8861$new_n1115_
.sym 21502 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[0]
.sym 21503 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[0]
.sym 21504 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[0]
.sym 21505 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[0]
.sym 21506 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[0]
.sym 21507 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[0]
.sym 21508 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[0]
.sym 21509 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[0]
.sym 21510 adr[2]
.sym 21511 adr[3]
.sym 21513 adr[4]
.sym 21514 adr[5]
.sym 21515 adr[6]
.sym 21516 adr[7]
.sym 21517 adr[8]
.sym 21518 adr[9]
.sym 21521 i_clk$SB_IO_IN_$glb_clk
.sym 21522 $abc$8861$techmap$techmap1654\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 21523 dat[0]
.sym 21524 dat[1]
.sym 21525 dat[2]
.sym 21526 dat[3]
.sym 21527 dat[4]
.sym 21528 dat[5]
.sym 21529 dat[6]
.sym 21530 dat[7]
.sym 21531 $PACKER_VCC_NET
.sym 21534 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[9]
.sym 21537 $0\tx_active[0:0]
.sym 21539 wb_mem_dat[6]
.sym 21540 adr[2]
.sym 21544 data_to_ble[1]
.sym 21545 adr[9]
.sym 21547 adr[6]
.sym 21549 servant.timer.mtimecmp[13]
.sym 21550 wb_mem_dat[10]
.sym 21551 dat[20]
.sym 21552 wb_mem_dat[0]
.sym 21553 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 21554 dat[16]
.sym 21555 rx_done
.sym 21556 rx_from_ble.clock_count[6]
.sym 21557 wb_mem_dat[8]
.sym 21558 wb_mem_dat[5]
.sym 21559 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 21564 adr[4]
.sym 21565 dat[8]
.sym 21566 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 21567 adr[5]
.sym 21568 dat[11]
.sym 21570 dat[15]
.sym 21571 dat[14]
.sym 21573 dat[13]
.sym 21574 dat[12]
.sym 21575 adr[2]
.sym 21577 dat[9]
.sym 21578 dat[10]
.sym 21580 adr[8]
.sym 21582 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[1]
.sym 21583 adr[7]
.sym 21584 $PACKER_VCC_NET
.sym 21588 adr[3]
.sym 21590 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[1]
.sym 21592 adr[9]
.sym 21593 adr[6]
.sym 21596 servant.timer.mtimecmp[10]
.sym 21597 $abc$8861$new_n1182_
.sym 21598 servant.timer.mtimecmp[7]
.sym 21599 servant.timer.mtimecmp[0]
.sym 21600 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[0]
.sym 21601 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[1]
.sym 21602 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[7]
.sym 21603 servant.timer.mtimecmp[1]
.sym 21604 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[1]
.sym 21605 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[1]
.sym 21606 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[1]
.sym 21607 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[1]
.sym 21608 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[1]
.sym 21609 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[1]
.sym 21610 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[1]
.sym 21611 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[1]
.sym 21612 adr[2]
.sym 21613 adr[3]
.sym 21615 adr[4]
.sym 21616 adr[5]
.sym 21617 adr[6]
.sym 21618 adr[7]
.sym 21619 adr[8]
.sym 21620 adr[9]
.sym 21623 i_clk$SB_IO_IN_$glb_clk
.sym 21624 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 21625 $PACKER_VCC_NET
.sym 21626 dat[10]
.sym 21627 dat[11]
.sym 21628 dat[12]
.sym 21629 dat[13]
.sym 21630 dat[14]
.sym 21631 dat[15]
.sym 21632 dat[8]
.sym 21633 dat[9]
.sym 21639 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775
.sym 21643 adr[5]
.sym 21644 tx_to_ble.state[1]
.sym 21645 data_to_ble[4]
.sym 21649 tx_to_ble.state[0]
.sym 21650 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[4]
.sym 21654 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[6]
.sym 21657 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6629
.sym 21658 $PACKER_VCC_NET
.sym 21659 $PACKER_VCC_NET
.sym 21661 $abc$8861$techmap$techmap1653\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 21668 $abc$8861$techmap$techmap1663\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 21670 dat[23]
.sym 21671 adr[3]
.sym 21672 dat[21]
.sym 21674 dat[18]
.sym 21676 dat[22]
.sym 21678 adr[5]
.sym 21679 adr[8]
.sym 21680 adr[7]
.sym 21681 dat[17]
.sym 21682 adr[6]
.sym 21683 adr[9]
.sym 21686 $PACKER_VCC_NET
.sym 21687 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21688 dat[19]
.sym 21689 dat[20]
.sym 21691 adr[4]
.sym 21692 dat[16]
.sym 21695 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21697 adr[2]
.sym 21698 servant.timer.mtimecmp[13]
.sym 21699 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[9]
.sym 21700 $abc$8861$new_n2115_
.sym 21701 $abc$8861$new_n2113_
.sym 21702 servant.timer.mtimecmp[30]
.sym 21703 servant.timer.mtimecmp[9]
.sym 21704 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[13]
.sym 21705 $abc$8861$new_n2114_
.sym 21706 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21707 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21708 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21709 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21710 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21711 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21712 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21713 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 21714 adr[2]
.sym 21715 adr[3]
.sym 21717 adr[4]
.sym 21718 adr[5]
.sym 21719 adr[6]
.sym 21720 adr[7]
.sym 21721 adr[8]
.sym 21722 adr[9]
.sym 21725 i_clk$SB_IO_IN_$glb_clk
.sym 21726 $abc$8861$techmap$techmap1663\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 21727 dat[16]
.sym 21728 dat[17]
.sym 21729 dat[18]
.sym 21730 dat[19]
.sym 21731 dat[20]
.sym 21732 dat[21]
.sym 21733 dat[22]
.sym 21734 dat[23]
.sym 21735 $PACKER_VCC_NET
.sym 21740 dat[18]
.sym 21741 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 21742 servant.wb_timer_rdt[0]
.sym 21744 dat[22]
.sym 21745 q$SB_IO_OUT
.sym 21748 $abc$8861$techmap\tx_to_ble.$procmux$1160_Y[2]_new_inv_
.sym 21749 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 21750 servant.timer.mtimecmp[4]
.sym 21752 $PACKER_VCC_NET
.sym 21753 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[6]
.sym 21754 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 21756 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[10]
.sym 21759 wb_mem_dat[1]
.sym 21760 q$SB_IO_OUT
.sym 21761 servant.timer.mtimecmp[8]
.sym 21763 dat[17]
.sym 21768 adr[8]
.sym 21770 adr[2]
.sym 21773 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21775 dat[24]
.sym 21776 adr[3]
.sym 21777 dat[27]
.sym 21779 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21780 adr[9]
.sym 21781 adr[6]
.sym 21782 adr[7]
.sym 21785 dat[28]
.sym 21786 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 21787 dat[26]
.sym 21788 dat[31]
.sym 21789 adr[5]
.sym 21790 adr[4]
.sym 21792 dat[30]
.sym 21793 dat[29]
.sym 21795 dat[25]
.sym 21797 $PACKER_VCC_NET
.sym 21800 $abc$8861$new_n1189_
.sym 21801 $abc$8861$new_n1187_
.sym 21802 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[19]
.sym 21803 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[17]
.sym 21804 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 21805 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[22]
.sym 21806 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[30]
.sym 21807 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[23]
.sym 21808 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21809 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21810 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21811 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21812 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21813 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21814 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21815 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21816 adr[2]
.sym 21817 adr[3]
.sym 21819 adr[4]
.sym 21820 adr[5]
.sym 21821 adr[6]
.sym 21822 adr[7]
.sym 21823 adr[8]
.sym 21824 adr[9]
.sym 21827 i_clk$SB_IO_IN_$glb_clk
.sym 21828 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 21829 $PACKER_VCC_NET
.sym 21830 dat[26]
.sym 21831 dat[27]
.sym 21832 dat[28]
.sym 21833 dat[29]
.sym 21834 dat[30]
.sym 21835 dat[31]
.sym 21836 dat[24]
.sym 21837 dat[25]
.sym 21839 servant.wb_timer_rdt[1]
.sym 21845 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 21848 servant.wb_timer_rdt[6]
.sym 21850 adr[7]
.sym 21851 $abc$8861$techmap$techmap1663\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 21853 dat[27]
.sym 21854 $abc$8861$new_n2115_
.sym 21855 adr[5]
.sym 21857 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[22]
.sym 21858 dat[30]
.sym 21859 servant.timer.mtimecmp[11]
.sym 21861 servant.wb_timer_rdt[30]
.sym 21862 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[0]
.sym 21864 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[1]
.sym 21870 adr[6]
.sym 21871 adr[9]
.sym 21873 dat[22]
.sym 21874 adr[4]
.sym 21876 dat[19]
.sym 21877 dat[20]
.sym 21878 adr[5]
.sym 21879 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 21881 dat[21]
.sym 21882 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 21883 adr[8]
.sym 21885 dat[23]
.sym 21887 adr[3]
.sym 21888 $abc$8861$techmap$techmap1653\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 21890 $PACKER_VCC_NET
.sym 21894 dat[18]
.sym 21896 dat[16]
.sym 21897 adr[2]
.sym 21900 adr[7]
.sym 21901 dat[17]
.sym 21902 servant.timer.mtimecmp[23]
.sym 21903 $abc$8861$new_n2026_
.sym 21904 servant.timer.mtimecmp[19]
.sym 21905 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[31]
.sym 21906 $abc$8861$auto$alumacc.cc:490:replace_alu$1386[17]_new_
.sym 21907 $abc$8861$new_n2027_
.sym 21908 servant.timer.mtimecmp[21]
.sym 21909 servant.timer.mtimecmp[17]
.sym 21910 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 21911 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 21912 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 21913 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 21914 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 21915 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 21916 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 21917 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 21918 adr[2]
.sym 21919 adr[3]
.sym 21921 adr[4]
.sym 21922 adr[5]
.sym 21923 adr[6]
.sym 21924 adr[7]
.sym 21925 adr[8]
.sym 21926 adr[9]
.sym 21929 i_clk$SB_IO_IN_$glb_clk
.sym 21930 $abc$8861$techmap$techmap1653\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 21931 dat[16]
.sym 21932 dat[17]
.sym 21933 dat[18]
.sym 21934 dat[19]
.sym 21935 dat[20]
.sym 21936 dat[21]
.sym 21937 dat[22]
.sym 21938 dat[23]
.sym 21939 $PACKER_VCC_NET
.sym 21944 $add$src/servant_1.2.1/service/service.v:157$113_Y[23]
.sym 21946 servant.wb_timer_rdt[9]
.sym 21949 dat[21]
.sym 21950 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 21952 servant.wb_timer_rdt[15]
.sym 21954 servant.wb_timer_rdt[8]
.sym 21956 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[12]
.sym 21957 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 21958 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[0]
.sym 21959 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[3]
.sym 21960 $abc$8861$ram.we[3]_new_
.sym 21961 adr[8]
.sym 21962 dat[16]
.sym 21963 rx_from_ble.clock_count[6]
.sym 21964 dat[31]
.sym 21965 servant.timer.mtimecmp[13]
.sym 21966 wb_mem_dat[5]
.sym 21967 wb_mem_dat[17]
.sym 21974 dat[31]
.sym 21975 dat[26]
.sym 21978 adr[2]
.sym 21979 dat[28]
.sym 21980 adr[5]
.sym 21983 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 21985 adr[4]
.sym 21988 dat[27]
.sym 21989 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[1]
.sym 21990 dat[29]
.sym 21991 adr[7]
.sym 21992 $PACKER_VCC_NET
.sym 21993 adr[9]
.sym 21994 adr[6]
.sym 21995 dat[24]
.sym 21996 dat[30]
.sym 21997 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[1]
.sym 22000 adr[3]
.sym 22001 adr[8]
.sym 22003 dat[25]
.sym 22004 $abc$8861$new_n1191_
.sym 22005 $abc$8861$new_n2116_
.sym 22006 $abc$8861$techmap$techmap1672\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 22007 $abc$8861$new_n1185_
.sym 22008 servant.timer.mtimecmp[22]
.sym 22009 servant.timer.mtimecmp[31]
.sym 22010 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[1]
.sym 22011 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[0]
.sym 22012 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[1]
.sym 22013 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[1]
.sym 22014 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[1]
.sym 22015 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[1]
.sym 22016 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[1]
.sym 22017 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[1]
.sym 22018 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[1]
.sym 22019 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[1]
.sym 22020 adr[2]
.sym 22021 adr[3]
.sym 22023 adr[4]
.sym 22024 adr[5]
.sym 22025 adr[6]
.sym 22026 adr[7]
.sym 22027 adr[8]
.sym 22028 adr[9]
.sym 22031 i_clk$SB_IO_IN_$glb_clk
.sym 22032 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 22033 $PACKER_VCC_NET
.sym 22034 dat[26]
.sym 22035 dat[27]
.sym 22036 dat[28]
.sym 22037 dat[29]
.sym 22038 dat[30]
.sym 22039 dat[31]
.sym 22040 dat[24]
.sym 22041 dat[25]
.sym 22047 $PACKER_GND_NET
.sym 22048 servant.wb_timer_rdt[17]
.sym 22049 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[31]
.sym 22050 servant.wb_timer_rdt[21]
.sym 22052 servant.wb_timer_rdt[22]
.sym 22056 servant.wb_timer_rdt[16]
.sym 22057 dat[20]
.sym 22058 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[4]
.sym 22061 dat[24]
.sym 22062 $PACKER_VCC_NET
.sym 22064 wb_mem_dat[21]
.sym 22067 $PACKER_VCC_NET
.sym 22068 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[5]
.sym 22069 wb_mem_dat[23]
.sym 22074 dat[21]
.sym 22075 adr[3]
.sym 22078 dat[23]
.sym 22081 adr[5]
.sym 22082 dat[18]
.sym 22085 $abc$8861$techmap$techmap1672\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 22086 dat[22]
.sym 22087 $PACKER_VCC_NET
.sym 22088 adr[7]
.sym 22089 dat[17]
.sym 22092 adr[2]
.sym 22094 adr[4]
.sym 22096 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[0]
.sym 22097 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[0]
.sym 22098 adr[9]
.sym 22099 adr[8]
.sym 22100 dat[16]
.sym 22101 adr[6]
.sym 22102 dat[20]
.sym 22105 dat[19]
.sym 22106 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 22107 wb_mem_dat[21]
.sym 22108 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 22109 $abc$8861$new_n1198_
.sym 22110 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 22111 wb_mem_dat[17]
.sym 22112 $abc$8861$ram.o_wb_rdt[17]_new_inv_
.sym 22113 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[29]
.sym 22114 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[0]
.sym 22115 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[0]
.sym 22116 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[0]
.sym 22117 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[0]
.sym 22118 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[0]
.sym 22119 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[0]
.sym 22120 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[0]
.sym 22121 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[0]
.sym 22122 adr[2]
.sym 22123 adr[3]
.sym 22125 adr[4]
.sym 22126 adr[5]
.sym 22127 adr[6]
.sym 22128 adr[7]
.sym 22129 adr[8]
.sym 22130 adr[9]
.sym 22133 i_clk$SB_IO_IN_$glb_clk
.sym 22134 $abc$8861$techmap$techmap1672\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 22135 dat[16]
.sym 22136 dat[17]
.sym 22137 dat[18]
.sym 22138 dat[19]
.sym 22139 dat[20]
.sym 22140 dat[21]
.sym 22141 dat[22]
.sym 22142 dat[23]
.sym 22143 $PACKER_VCC_NET
.sym 22146 adr[4]
.sym 22148 servant.wb_timer_rdt[28]
.sym 22150 servant.wb_timer_rdt[25]
.sym 22157 wb_mem_dat[31]
.sym 22158 servant.wb_timer_rdt[24]
.sym 22160 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[8]
.sym 22163 wb_mem_dat[17]
.sym 22164 servant.wb_timer_rdt[19]
.sym 22165 dat[17]
.sym 22166 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[6]_new_inv_
.sym 22167 q$SB_IO_OUT
.sym 22169 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[7]_new_inv_
.sym 22171 servant.mdu_rs1[30]
.sym 22176 dat[29]
.sym 22177 adr[3]
.sym 22178 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 22179 adr[7]
.sym 22180 dat[27]
.sym 22181 adr[9]
.sym 22182 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[1]
.sym 22187 adr[6]
.sym 22188 dat[28]
.sym 22189 adr[8]
.sym 22190 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[1]
.sym 22191 adr[2]
.sym 22198 dat[25]
.sym 22199 dat[24]
.sym 22200 adr[5]
.sym 22201 adr[4]
.sym 22202 dat[30]
.sym 22205 $PACKER_VCC_NET
.sym 22206 dat[26]
.sym 22207 dat[31]
.sym 22208 $abc$8861$ram.o_wb_rdt[23]_new_inv_
.sym 22209 $abc$8861$techmap$techmap1661\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 22210 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 22211 wb_mem_rdt[22]
.sym 22212 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 22213 wb_mem_dat[23]
.sym 22214 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 22215 wb_mem_dat[19]
.sym 22216 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[1]
.sym 22217 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[1]
.sym 22218 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[1]
.sym 22219 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[1]
.sym 22220 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[1]
.sym 22221 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[1]
.sym 22222 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[1]
.sym 22223 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[1]
.sym 22224 adr[2]
.sym 22225 adr[3]
.sym 22227 adr[4]
.sym 22228 adr[5]
.sym 22229 adr[6]
.sym 22230 adr[7]
.sym 22231 adr[8]
.sym 22232 adr[9]
.sym 22235 i_clk$SB_IO_IN_$glb_clk
.sym 22236 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 22237 $PACKER_VCC_NET
.sym 22238 dat[26]
.sym 22239 dat[27]
.sym 22240 dat[28]
.sym 22241 dat[29]
.sym 22242 dat[30]
.sym 22243 dat[31]
.sym 22244 dat[24]
.sym 22245 dat[25]
.sym 22251 $abc$8861$ram.o_wb_rdt[17]_new_inv_
.sym 22252 wb_mem_rdt[21]
.sym 22256 dat[27]
.sym 22258 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[28]
.sym 22260 dat[29]
.sym 22262 wb_mem_dat[26]
.sym 22263 servant.wb_dbus_ack
.sym 22264 servant.wb_timer_rdt[26]
.sym 22266 dat[30]
.sym 22269 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 22271 adr[5]
.sym 22272 wb_mem_dat[18]
.sym 22273 $abc$8861$techmap$techmap1661\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 22278 adr[8]
.sym 22280 adr[2]
.sym 22281 adr[5]
.sym 22282 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 22283 dat[16]
.sym 22284 dat[21]
.sym 22285 dat[20]
.sym 22286 adr[9]
.sym 22287 dat[23]
.sym 22289 adr[6]
.sym 22290 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 22291 $PACKER_VCC_NET
.sym 22292 dat[22]
.sym 22293 dat[19]
.sym 22296 $abc$8861$techmap$techmap1661\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 22299 adr[3]
.sym 22302 dat[18]
.sym 22303 dat[17]
.sym 22307 adr[4]
.sym 22308 adr[7]
.sym 22310 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 22311 wb_mem_dat[29]
.sym 22312 wb_mem_dat[22]
.sym 22313 wb_mem_dat[18]
.sym 22314 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 22315 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 22316 wb_mem_dat[26]
.sym 22317 wb_mem_dat[30]
.sym 22318 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 22319 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 22320 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 22321 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 22322 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 22323 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 22324 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 22325 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 22326 adr[2]
.sym 22327 adr[3]
.sym 22329 adr[4]
.sym 22330 adr[5]
.sym 22331 adr[6]
.sym 22332 adr[7]
.sym 22333 adr[8]
.sym 22334 adr[9]
.sym 22337 i_clk$SB_IO_IN_$glb_clk
.sym 22338 $abc$8861$techmap$techmap1661\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1652_Y
.sym 22339 dat[16]
.sym 22340 dat[17]
.sym 22341 dat[18]
.sym 22342 dat[19]
.sym 22343 dat[20]
.sym 22344 dat[21]
.sym 22345 dat[22]
.sym 22346 dat[23]
.sym 22347 $PACKER_VCC_NET
.sym 22352 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[0]
.sym 22355 wb_mem_rdt[22]
.sym 22358 $abc$8861$ram.o_wb_rdt[19]_new_inv_
.sym 22359 $abc$8861$ram.o_wb_rdt[23]_new_inv_
.sym 22360 dat[21]
.sym 22368 dat[31]
.sym 22372 $abc$8861$ram.we[3]_new_
.sym 22375 adr[8]
.sym 22382 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 22383 adr[5]
.sym 22385 dat[24]
.sym 22389 adr[4]
.sym 22390 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 22392 dat[28]
.sym 22393 dat[31]
.sym 22394 dat[26]
.sym 22396 dat[25]
.sym 22398 adr[8]
.sym 22399 adr[7]
.sym 22400 dat[27]
.sym 22401 adr[3]
.sym 22402 adr[6]
.sym 22404 dat[30]
.sym 22405 dat[29]
.sym 22407 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 22409 $PACKER_VCC_NET
.sym 22410 adr[9]
.sym 22411 adr[2]
.sym 22416 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 22417 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 22418 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 22419 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 22420 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 22421 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 22422 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 22423 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 22424 adr[2]
.sym 22425 adr[3]
.sym 22427 adr[4]
.sym 22428 adr[5]
.sym 22429 adr[6]
.sym 22430 adr[7]
.sym 22431 adr[8]
.sym 22432 adr[9]
.sym 22435 i_clk$SB_IO_IN_$glb_clk
.sym 22436 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 22437 $PACKER_VCC_NET
.sym 22438 dat[26]
.sym 22439 dat[27]
.sym 22440 dat[28]
.sym 22441 dat[29]
.sym 22442 dat[30]
.sym 22443 dat[31]
.sym 22444 dat[24]
.sym 22445 dat[25]
.sym 22454 wb_mem_rdt[26]
.sym 22470 wb_mem_dat[26]
.sym 22544 $abc$8861$auto$wreduce.cc:455:run$1317[2]
.sym 22545 $abc$8861$auto$wreduce.cc:455:run$1317[3]
.sym 22546 $abc$8861$auto$wreduce.cc:455:run$1317[4]
.sym 22547 $abc$8861$auto$wreduce.cc:455:run$1317[5]
.sym 22548 $abc$8861$auto$wreduce.cc:455:run$1317[6]
.sym 22549 rx_from_ble.clock_count[2]
.sym 22561 rx_done
.sym 22563 servant.timer.mtimecmp[7]
.sym 22566 dat[20]
.sym 22587 rx_from_ble.clock_count[1]
.sym 22588 rx_from_ble.clock_count[0]
.sym 22590 $abc$8861$new_n1247_
.sym 22591 $abc$8861$new_n1241_
.sym 22594 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[1]
.sym 22595 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[0]
.sym 22598 $PACKER_VCC_NET
.sym 22602 $PACKER_VCC_NET
.sym 22603 $abc$8861$auto$wreduce.cc:455:run$1317[3]
.sym 22604 $abc$8861$auto$wreduce.cc:455:run$1317[4]
.sym 22607 $abc$8861$auto$wreduce.cc:455:run$1317[0]
.sym 22613 $abc$8861$auto$wreduce.cc:455:run$1317[5]
.sym 22623 $abc$8861$new_n1241_
.sym 22624 $abc$8861$auto$wreduce.cc:455:run$1317[5]
.sym 22626 $abc$8861$new_n1247_
.sym 22629 $abc$8861$new_n1247_
.sym 22632 $abc$8861$auto$wreduce.cc:455:run$1317[3]
.sym 22635 rx_from_ble.clock_count[1]
.sym 22636 rx_from_ble.clock_count[0]
.sym 22637 $abc$8861$new_n1241_
.sym 22638 $abc$8861$new_n1247_
.sym 22641 $abc$8861$new_n1247_
.sym 22642 $abc$8861$new_n1241_
.sym 22644 $abc$8861$auto$wreduce.cc:455:run$1317[0]
.sym 22647 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[1]
.sym 22650 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[0]
.sym 22653 $abc$8861$auto$wreduce.cc:455:run$1317[4]
.sym 22654 $abc$8861$new_n1241_
.sym 22655 $abc$8861$new_n1247_
.sym 22659 $PACKER_VCC_NET
.sym 22662 rx_from_ble.clock_count[0]
.sym 22663 $PACKER_VCC_NET
.sym 22664 i_clk$SB_IO_IN_$glb_clk
.sym 22677 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 22681 adr[5]
.sym 22698 $abc$8861$auto$wreduce.cc:455:run$1317[6]
.sym 22703 rx_from_ble.state[0]
.sym 22729 $abc$8861$ram.we[1]_new_
.sym 22733 rx_done
.sym 22747 rx_done
.sym 22748 rx_from_ble.clock_count[5]
.sym 22749 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6557
.sym 22750 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 22751 rx_from_ble.clock_count[0]
.sym 22752 $abc$8861$ram.we[1]_new_
.sym 22754 rx_from_ble.clock_count[2]
.sym 22756 rx_from_ble.clock_count[6]
.sym 22757 rx_from_ble.clock_count[3]
.sym 22758 rx_from_ble.clock_count[1]
.sym 22759 rx_from_ble.state[0]
.sym 22760 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$2585[0]_new_inv_
.sym 22761 rx_from_ble.clock_count[4]
.sym 22763 $abc$8861$ram.we[0]_new_
.sym 22769 rx_from_ble.state[1]
.sym 22770 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 22772 $abc$8861$auto$simplemap.cc:256:simplemap_eqne$2579_new_inv_
.sym 22775 $abc$8861$new_n1257_
.sym 22778 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6467
.sym 22780 rx_from_ble.state[1]
.sym 22781 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 22782 rx_done
.sym 22783 rx_from_ble.state[0]
.sym 22786 rx_from_ble.clock_count[4]
.sym 22787 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$2585[0]_new_inv_
.sym 22788 rx_from_ble.clock_count[5]
.sym 22789 rx_from_ble.clock_count[6]
.sym 22793 $abc$8861$ram.we[1]_new_
.sym 22795 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 22798 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 22799 $abc$8861$ram.we[0]_new_
.sym 22804 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6467
.sym 22810 rx_from_ble.clock_count[2]
.sym 22811 rx_from_ble.clock_count[0]
.sym 22812 rx_from_ble.clock_count[3]
.sym 22813 rx_from_ble.clock_count[1]
.sym 22816 $abc$8861$auto$simplemap.cc:256:simplemap_eqne$2579_new_inv_
.sym 22817 rx_from_ble.state[0]
.sym 22818 rx_from_ble.state[1]
.sym 22819 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 22824 $abc$8861$new_n1257_
.sym 22825 $abc$8861$auto$simplemap.cc:256:simplemap_eqne$2579_new_inv_
.sym 22826 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6557
.sym 22827 i_clk$SB_IO_IN_$glb_clk
.sym 22829 $abc$8861$new_n1260_
.sym 22830 $abc$8861$techmap\rx_from_ble.$procmux$1092_Y[1]_new_
.sym 22831 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 22832 $abc$8861$auto$rtlil.cc:1969:NotGate$8597
.sym 22833 $abc$8861$new_n1257_
.sym 22834 $abc$8861$new_n1275_
.sym 22835 rx_from_ble.state[1]
.sym 22836 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6467
.sym 22841 rx_done
.sym 22844 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 22845 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6557
.sym 22852 rx_from_ble.clock_count[6]
.sym 22855 rx_from_ble.data_index[0]
.sym 22857 rx_from_ble.data_index[2]
.sym 22859 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 22860 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6467
.sym 22862 $abc$8861$new_n1247_
.sym 22863 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 22872 $abc$8861$auto$wreduce.cc:455:run$1318[2]
.sym 22873 rx_from_ble.data_index[0]
.sym 22876 rx_from_ble.data_index[2]
.sym 22877 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 22888 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 22889 $abc$8861$auto$rtlil.cc:1969:NotGate$8597
.sym 22891 $abc$8861$new_n1934_
.sym 22893 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 22897 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6563
.sym 22901 rx_from_ble.data_index[1]
.sym 22902 $nextpnr_ICESTORM_LC_17$O
.sym 22904 rx_from_ble.data_index[0]
.sym 22908 $auto$alumacc.cc:474:replace_alu$1414.C[2]
.sym 22910 rx_from_ble.data_index[1]
.sym 22917 rx_from_ble.data_index[2]
.sym 22918 $auto$alumacc.cc:474:replace_alu$1414.C[2]
.sym 22921 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 22922 rx_from_ble.data_index[1]
.sym 22923 rx_from_ble.data_index[0]
.sym 22924 rx_from_ble.data_index[2]
.sym 22928 $abc$8861$auto$rtlil.cc:1969:NotGate$8597
.sym 22933 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 22934 $abc$8861$auto$wreduce.cc:455:run$1318[2]
.sym 22936 rx_from_ble.data_index[2]
.sym 22939 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 22940 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 22942 $abc$8861$new_n1934_
.sym 22945 rx_from_ble.data_index[0]
.sym 22946 rx_from_ble.data_index[2]
.sym 22947 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 22948 rx_from_ble.data_index[1]
.sym 22949 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6563
.sym 22950 i_clk$SB_IO_IN_$glb_clk
.sym 22952 $abc$8861$new_n1263_
.sym 22953 from_ble[5]
.sym 22954 from_ble[6]
.sym 22955 $abc$8861$techmap$techmap\rx_from_ble.$procmux$920.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 22956 $abc$8861$techmap$techmap\rx_from_ble.$procmux$994.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 22957 from_ble[4]
.sym 22958 $abc$8861$techmap$techmap\rx_from_ble.$procmux$937.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 22959 from_ble[2]
.sym 22975 dat[6]
.sym 22976 rx_from_ble.state[0]
.sym 22979 $PACKER_VCC_NET
.sym 22981 $abc$8861$auto$wreduce.cc:455:run$1317[6]
.sym 22982 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 22984 dat[9]
.sym 22985 dat[10]
.sym 22986 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6467
.sym 22996 $abc$8861$new_n1272_
.sym 22997 $abc$8861$techmap$techmap\rx_from_ble.$procmux$1037.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 23001 $abc$8861$new_n1260_
.sym 23002 $abc$8861$techmap$techmap\rx_from_ble.$procmux$974.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 23003 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 23004 $abc$8861$new_n1266_
.sym 23005 $abc$8861$new_n1257_
.sym 23006 $abc$8861$new_n1277_
.sym 23008 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 23009 from_ble[0]
.sym 23010 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 23012 from_ble[7]
.sym 23015 $abc$8861$techmap$techmap\rx_from_ble.$procmux$1015.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 23018 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 23019 from_ble[3]
.sym 23020 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6467
.sym 23024 from_ble[1]
.sym 23026 $abc$8861$techmap$techmap\rx_from_ble.$procmux$1037.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 23027 $abc$8861$new_n1257_
.sym 23028 from_ble[0]
.sym 23032 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 23033 $abc$8861$new_n1266_
.sym 23034 from_ble[3]
.sym 23035 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 23038 $abc$8861$techmap$techmap\rx_from_ble.$procmux$974.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 23039 from_ble[3]
.sym 23041 $abc$8861$new_n1257_
.sym 23044 $abc$8861$new_n1257_
.sym 23045 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 23046 from_ble[7]
.sym 23047 $abc$8861$new_n1277_
.sym 23050 from_ble[0]
.sym 23051 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 23052 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 23053 $abc$8861$new_n1260_
.sym 23056 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 23058 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 23059 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 23062 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 23063 $abc$8861$new_n1272_
.sym 23064 from_ble[1]
.sym 23065 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 23068 $abc$8861$new_n1257_
.sym 23069 $abc$8861$techmap$techmap\rx_from_ble.$procmux$1015.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 23071 from_ble[1]
.sym 23072 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6467
.sym 23073 i_clk$SB_IO_IN_$glb_clk
.sym 23075 $abc$8861$techmap$techmap\rx_from_ble.$procmux$955.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 23076 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 23077 $abc$8861$new_n1269_
.sym 23078 $abc$8861$new_n1759_
.sym 23079 $auto$ice40_ffinit.cc:140:execute$8470
.sym 23080 $abc$8861$new_n1282_
.sym 23081 rx_from_ble.state[0]
.sym 23082 rx_from_ble.data_index[1]
.sym 23094 dat[0]
.sym 23095 dat[3]
.sym 23098 from_ble[6]
.sym 23099 data_to_ble[6]
.sym 23101 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 23102 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 23103 tx_to_ble.clock_count[6]
.sym 23104 tx_to_ble.clock_count[1]
.sym 23105 tx_to_ble.clock_count[5]
.sym 23107 tx_to_ble.clock_count[0]
.sym 23108 tx_to_ble.clock_count[3]
.sym 23109 tx_to_ble.clock_count[4]
.sym 23110 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6581
.sym 23117 my_adr[16]
.sym 23119 rx_done
.sym 23120 my_adr[17]
.sym 23121 rx_from_ble.data_index[1]
.sym 23123 wb_mem_dat[10]
.sym 23125 from_ble[5]
.sym 23126 wb_mem_dat[5]
.sym 23127 from_ble[7]
.sym 23129 rx_from_ble.data_index[2]
.sym 23130 wb_mem_dat[7]
.sym 23131 from_ble[1]
.sym 23132 $abc$8861$wb_mem_adr[17]_new_
.sym 23135 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 23137 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 23138 rx_from_ble.data_index[0]
.sym 23141 $abc$8861$wb_mem_adr[16]_new_
.sym 23143 rx_done
.sym 23146 rx_from_ble.state[0]
.sym 23147 wb_mem_dat[1]
.sym 23149 rx_done
.sym 23150 wb_mem_dat[5]
.sym 23151 from_ble[5]
.sym 23152 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 23155 rx_done
.sym 23156 wb_mem_dat[1]
.sym 23157 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 23158 from_ble[1]
.sym 23162 rx_done
.sym 23164 wb_mem_dat[10]
.sym 23167 rx_from_ble.data_index[1]
.sym 23168 rx_from_ble.data_index[2]
.sym 23169 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 23170 rx_from_ble.data_index[0]
.sym 23173 my_adr[17]
.sym 23174 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 23175 $abc$8861$wb_mem_adr[17]_new_
.sym 23176 rx_done
.sym 23179 rx_from_ble.state[0]
.sym 23185 from_ble[7]
.sym 23186 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 23187 rx_done
.sym 23188 wb_mem_dat[7]
.sym 23191 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 23192 $abc$8861$wb_mem_adr[16]_new_
.sym 23193 my_adr[16]
.sym 23194 rx_done
.sym 23196 wb_clk_$glb_clk
.sym 23205 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 23212 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6563
.sym 23216 my_adr[17]
.sym 23218 wb_mem_dat[7]
.sym 23225 $abc$8861$ram.we[1]_new_
.sym 23226 $add$src/servant_1.2.1/service/service.v:157$113_Y[22]
.sym 23227 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 23230 rx_done
.sym 23232 o_data$SB_IO_OUT
.sym 23233 $PACKER_VCC_NET
.sym 23241 $abc$8861$auto$wreduce.cc:455:run$1320[2]
.sym 23243 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 23246 tx_to_ble.clock_count[2]
.sym 23262 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 23263 tx_to_ble.clock_count[6]
.sym 23264 tx_to_ble.clock_count[1]
.sym 23265 tx_to_ble.clock_count[5]
.sym 23267 tx_to_ble.clock_count[0]
.sym 23268 tx_to_ble.clock_count[3]
.sym 23269 tx_to_ble.clock_count[4]
.sym 23271 $nextpnr_ICESTORM_LC_15$O
.sym 23273 tx_to_ble.clock_count[0]
.sym 23277 $auto$alumacc.cc:474:replace_alu$1438.C[2]
.sym 23279 tx_to_ble.clock_count[1]
.sym 23283 $auto$alumacc.cc:474:replace_alu$1438.C[3]
.sym 23285 tx_to_ble.clock_count[2]
.sym 23287 $auto$alumacc.cc:474:replace_alu$1438.C[2]
.sym 23289 $auto$alumacc.cc:474:replace_alu$1438.C[4]
.sym 23291 tx_to_ble.clock_count[3]
.sym 23293 $auto$alumacc.cc:474:replace_alu$1438.C[3]
.sym 23295 $auto$alumacc.cc:474:replace_alu$1438.C[5]
.sym 23297 tx_to_ble.clock_count[4]
.sym 23299 $auto$alumacc.cc:474:replace_alu$1438.C[4]
.sym 23301 $auto$alumacc.cc:474:replace_alu$1438.C[6]
.sym 23304 tx_to_ble.clock_count[5]
.sym 23305 $auto$alumacc.cc:474:replace_alu$1438.C[5]
.sym 23309 tx_to_ble.clock_count[6]
.sym 23311 $auto$alumacc.cc:474:replace_alu$1438.C[6]
.sym 23314 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 23315 $abc$8861$auto$wreduce.cc:455:run$1320[2]
.sym 23319 i_clk$SB_IO_IN_$glb_clk
.sym 23320 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 23321 $abc$8861$techmap\tx_to_ble.$procmux$1160_Y[0]_new_inv_
.sym 23322 $abc$8861$auto$ice40_ffinit.cc:141:execute$8463
.sym 23323 $abc$8861$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$157_Y[0]
.sym 23324 $abc$8861$auto$ice40_ffinit.cc:141:execute$8479
.sym 23325 $abc$8861$auto$ice40_ffinit.cc:141:execute$8491
.sym 23326 $abc$8861$auto$ice40_ffinit.cc:141:execute$8475
.sym 23327 $abc$8861$auto$ice40_ffinit.cc:141:execute$8531
.sym 23328 $abc$8861$auto$ice40_ffinit.cc:141:execute$8495
.sym 23339 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 23346 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 23349 wb_mem_dat[13]
.sym 23350 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 23351 tx_to_ble.data_index[1]
.sym 23353 tx_to_ble.data_index[0]
.sym 23354 $abc$8861$techmap\tx_to_ble.$procmux$1160_Y[0]_new_inv_
.sym 23355 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 23364 tx_to_ble.state[0]
.sym 23366 $0\tx_active[0:0]
.sym 23367 wb_mem_dat[13]
.sym 23368 wb_mem_dat[6]
.sym 23369 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 23370 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 23373 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 23374 from_ble[6]
.sym 23376 tx_to_ble.clock_count[0]
.sym 23381 tx_active
.sym 23383 wb_mem_dat[8]
.sym 23384 tx_to_ble.state[1]
.sym 23389 wb_mem_dat[9]
.sym 23393 rx_done
.sym 23395 tx_to_ble.state[1]
.sym 23396 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 23397 tx_to_ble.state[0]
.sym 23398 tx_active
.sym 23401 wb_mem_dat[8]
.sym 23404 rx_done
.sym 23407 rx_done
.sym 23408 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 23409 wb_mem_dat[6]
.sym 23410 from_ble[6]
.sym 23414 $0\tx_active[0:0]
.sym 23419 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 23420 tx_to_ble.clock_count[0]
.sym 23422 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 23426 rx_done
.sym 23428 wb_mem_dat[9]
.sym 23432 wb_mem_dat[13]
.sym 23433 rx_done
.sym 23437 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 23438 tx_to_ble.state[1]
.sym 23440 tx_to_ble.state[0]
.sym 23442 wb_clk_$glb_clk
.sym 23444 $abc$8861$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$153.buffer[0]_new_inv_
.sym 23445 $abc$8861$auto$ice40_ffinit.cc:141:execute$8487
.sym 23446 $abc$8861$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$153.$4\buffer[7:0][0]_new_inv_
.sym 23447 $abc$8861$new_n1111_
.sym 23448 $abc$8861$new_n1112_
.sym 23449 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6581
.sym 23450 $abc$8861$new_n2022_
.sym 23451 $abc$8861$auto$ice40_ffinit.cc:141:execute$8483
.sym 23456 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6629
.sym 23458 dat[9]
.sym 23460 dat[8]
.sym 23464 tx_to_ble.clock_count[0]
.sym 23468 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2422_new_
.sym 23469 dat[6]
.sym 23470 data_to_ble[3]
.sym 23471 servant.timer.mtimecmp[1]
.sym 23472 data_to_ble[7]
.sym 23473 $abc$8861$auto$wreduce.cc:455:run$1317[6]
.sym 23474 data_to_ble[5]
.sym 23475 dat[9]
.sym 23478 dat[30]
.sym 23479 servant.timer.mtimecmp[0]
.sym 23485 $abc$8861$auto$ice40_ffinit.cc:141:execute$8459
.sym 23486 tx_to_ble.state[1]
.sym 23487 q$SB_IO_OUT
.sym 23492 tx_to_ble.data_index[2]
.sym 23493 $abc$8861$new_n1763_
.sym 23500 tx_to_ble.data_index[1]
.sym 23503 tx_to_ble.state[0]
.sym 23505 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2422_new_
.sym 23507 $abc$8861$techmap\tx_to_ble.$procmux$1135_Y[0]_new_
.sym 23509 $abc$8861$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$153.buffer[0]_new_inv_
.sym 23513 tx_to_ble.data_index[0]
.sym 23515 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 23518 tx_to_ble.state[0]
.sym 23519 tx_to_ble.state[1]
.sym 23521 $abc$8861$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$153.buffer[0]_new_inv_
.sym 23525 q$SB_IO_OUT
.sym 23530 $abc$8861$techmap\tx_to_ble.$procmux$1135_Y[0]_new_
.sym 23531 $abc$8861$new_n1763_
.sym 23532 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2422_new_
.sym 23533 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 23537 tx_to_ble.state[0]
.sym 23538 tx_to_ble.state[1]
.sym 23542 tx_to_ble.state[0]
.sym 23543 tx_to_ble.state[1]
.sym 23549 $abc$8861$auto$ice40_ffinit.cc:141:execute$8459
.sym 23555 tx_to_ble.data_index[2]
.sym 23556 tx_to_ble.data_index[1]
.sym 23557 tx_to_ble.data_index[0]
.sym 23560 tx_to_ble.state[1]
.sym 23561 tx_to_ble.state[0]
.sym 23562 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 23565 i_clk$SB_IO_IN_$glb_clk
.sym 23569 $abc$8861$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$157_Y[2]
.sym 23570 dat[30]
.sym 23571 dat[18]
.sym 23572 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[10]
.sym 23573 $abc$8861$new_n2109_
.sym 23574 $abc$8861$techmap\tx_to_ble.$procmux$1160_Y[2]_new_inv_
.sym 23583 q$SB_IO_OUT
.sym 23584 $abc$8861$auto$ice40_ffinit.cc:141:execute$8483
.sym 23590 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 23591 servant.wb_timer_rdt[6]
.sym 23592 dat[18]
.sym 23593 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 23594 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 23596 servant.wb_timer_rdt[10]
.sym 23597 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6581
.sym 23598 servant.wb_timer_rdt[0]
.sym 23600 tx_to_ble.clock_count[1]
.sym 23601 wb_mem_dat[9]
.sym 23602 servant.wb_timer_rdt[13]
.sym 23610 servant.timer.mtimecmp[7]
.sym 23611 servant.timer.mtimecmp[0]
.sym 23613 servant.timer.mtimecmp[4]
.sym 23616 wb_mem_dat[0]
.sym 23622 wb_mem_dat[10]
.sym 23623 servant.timer.mtimecmp[1]
.sym 23627 wb_mem_dat[1]
.sym 23628 servant.wb_timer_rdt[4]
.sym 23629 servant.timer.mtimecmp[8]
.sym 23633 wb_mem_dat[7]
.sym 23639 servant.wb_timer_rdt[8]
.sym 23642 wb_mem_dat[10]
.sym 23647 servant.timer.mtimecmp[8]
.sym 23648 servant.wb_timer_rdt[8]
.sym 23649 servant.timer.mtimecmp[4]
.sym 23650 servant.wb_timer_rdt[4]
.sym 23653 wb_mem_dat[7]
.sym 23659 wb_mem_dat[0]
.sym 23668 servant.timer.mtimecmp[0]
.sym 23674 servant.timer.mtimecmp[1]
.sym 23679 servant.timer.mtimecmp[7]
.sym 23685 wb_mem_dat[1]
.sym 23687 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6737_$glb_ce
.sym 23688 i_clk$SB_IO_IN_$glb_clk
.sym 23689 wb_rst_$glb_sr
.sym 23692 servant.wb_timer_rdt[2]
.sym 23693 servant.wb_timer_rdt[3]
.sym 23694 servant.wb_timer_rdt[4]
.sym 23695 servant.wb_timer_rdt[5]
.sym 23696 servant.wb_timer_rdt[6]
.sym 23697 servant.wb_timer_rdt[7]
.sym 23703 tx_to_ble.data_index[2]
.sym 23705 dat[30]
.sym 23712 tx_to_ble.data_index[1]
.sym 23714 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 23715 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[30]
.sym 23717 servant.wb_timer_rdt[17]
.sym 23718 $add$src/servant_1.2.1/service/service.v:157$113_Y[22]
.sym 23719 $PACKER_VCC_NET
.sym 23720 servant.wb_timer_rdt[9]
.sym 23722 rx_done
.sym 23724 servant.wb_timer_rdt[11]
.sym 23725 wb_mem_dat[18]
.sym 23733 servant.wb_timer_rdt[1]
.sym 23738 $abc$8861$new_n2114_
.sym 23739 servant.timer.mtimecmp[13]
.sym 23740 $abc$8861$new_n1182_
.sym 23741 servant.timer.mtimecmp[1]
.sym 23742 $abc$8861$new_n2113_
.sym 23743 wb_mem_dat[13]
.sym 23745 $abc$8861$new_n2109_
.sym 23748 servant.wb_timer_rdt[9]
.sym 23750 servant.wb_timer_rdt[30]
.sym 23754 wb_mem_dat[30]
.sym 23756 servant.timer.mtimecmp[11]
.sym 23758 servant.wb_timer_rdt[11]
.sym 23759 servant.timer.mtimecmp[30]
.sym 23760 servant.timer.mtimecmp[9]
.sym 23761 wb_mem_dat[9]
.sym 23767 wb_mem_dat[13]
.sym 23771 servant.timer.mtimecmp[9]
.sym 23776 $abc$8861$new_n1182_
.sym 23777 $abc$8861$new_n2114_
.sym 23778 $abc$8861$new_n2113_
.sym 23779 $abc$8861$new_n2109_
.sym 23782 servant.timer.mtimecmp[1]
.sym 23783 servant.wb_timer_rdt[1]
.sym 23784 servant.wb_timer_rdt[9]
.sym 23785 servant.timer.mtimecmp[9]
.sym 23791 wb_mem_dat[30]
.sym 23794 wb_mem_dat[9]
.sym 23803 servant.timer.mtimecmp[13]
.sym 23806 servant.wb_timer_rdt[30]
.sym 23807 servant.timer.mtimecmp[11]
.sym 23808 servant.timer.mtimecmp[30]
.sym 23809 servant.wb_timer_rdt[11]
.sym 23810 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6737_$glb_ce
.sym 23811 i_clk$SB_IO_IN_$glb_clk
.sym 23812 wb_rst_$glb_sr
.sym 23813 servant.wb_timer_rdt[8]
.sym 23814 servant.wb_timer_rdt[9]
.sym 23815 servant.wb_timer_rdt[10]
.sym 23816 servant.wb_timer_rdt[11]
.sym 23817 servant.wb_timer_rdt[12]
.sym 23818 servant.wb_timer_rdt[13]
.sym 23819 servant.wb_timer_rdt[14]
.sym 23820 servant.wb_timer_rdt[15]
.sym 23823 wb_mem_dat[19]
.sym 23827 adr[8]
.sym 23831 wb_mem_dat[13]
.sym 23837 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 23838 servant.wb_timer_rdt[12]
.sym 23839 servant.wb_timer_rdt[3]
.sym 23840 wb_mem_dat[30]
.sym 23841 $abc$8861$new_n1178_
.sym 23843 servant.wb_timer_rdt[5]
.sym 23845 $abc$8861$new_n1192_
.sym 23846 servant.wb_timer_rdt[8]
.sym 23847 wb_mem_dat[22]
.sym 23856 servant.timer.mtimecmp[19]
.sym 23859 $add$src/servant_1.2.1/service/service.v:157$113_Y[23]
.sym 23861 servant.wb_timer_rdt[7]
.sym 23862 servant.timer.mtimecmp[23]
.sym 23866 servant.timer.mtimecmp[30]
.sym 23867 servant.timer.mtimecmp[9]
.sym 23868 servant.timer.mtimecmp[21]
.sym 23869 servant.timer.mtimecmp[17]
.sym 23870 servant.timer.mtimecmp[7]
.sym 23871 servant.wb_timer_rdt[9]
.sym 23873 servant.wb_timer_rdt[19]
.sym 23878 $add$src/servant_1.2.1/service/service.v:157$113_Y[22]
.sym 23879 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 23883 servant.wb_timer_rdt[21]
.sym 23887 servant.timer.mtimecmp[7]
.sym 23888 servant.wb_timer_rdt[19]
.sym 23889 servant.timer.mtimecmp[19]
.sym 23890 servant.wb_timer_rdt[7]
.sym 23893 servant.wb_timer_rdt[9]
.sym 23894 servant.wb_timer_rdt[21]
.sym 23895 servant.timer.mtimecmp[21]
.sym 23896 servant.timer.mtimecmp[9]
.sym 23901 servant.timer.mtimecmp[19]
.sym 23908 servant.timer.mtimecmp[17]
.sym 23911 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 23912 $add$src/servant_1.2.1/service/service.v:157$113_Y[23]
.sym 23917 $add$src/servant_1.2.1/service/service.v:157$113_Y[22]
.sym 23918 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 23924 servant.timer.mtimecmp[30]
.sym 23929 servant.timer.mtimecmp[23]
.sym 23933 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6163_$glb_ce
.sym 23934 wb_clk_$glb_clk
.sym 23936 servant.wb_timer_rdt[16]
.sym 23937 servant.wb_timer_rdt[17]
.sym 23938 servant.wb_timer_rdt[18]
.sym 23939 servant.wb_timer_rdt[19]
.sym 23940 servant.wb_timer_rdt[20]
.sym 23941 servant.wb_timer_rdt[21]
.sym 23942 servant.wb_timer_rdt[22]
.sym 23943 servant.wb_timer_rdt[23]
.sym 23949 servant.wb_timer_rdt[14]
.sym 23953 servant.wb_timer_rdt[15]
.sym 23955 servant.wb_timer_rdt[8]
.sym 23958 dat[24]
.sym 23961 servant.wb_timer_rdt[20]
.sym 23962 $abc$8861$ram.we[2]_new_
.sym 23963 dat[30]
.sym 23965 $abc$8861$auto$wreduce.cc:455:run$1317[6]
.sym 23966 servant.mdu_rs1[31]
.sym 23969 servant.wb_timer_rdt[16]
.sym 23970 servant.wb_timer_rdt[15]
.sym 23971 servant.wb_timer_rdt[5]
.sym 23977 $abc$8861$new_n1189_
.sym 23978 $abc$8861$new_n1187_
.sym 23980 $abc$8861$new_n1185_
.sym 23984 servant.timer.mtimecmp[17]
.sym 23986 $abc$8861$new_n2026_
.sym 23990 servant.timer.mtimecmp[31]
.sym 23994 servant.wb_timer_rdt[17]
.sym 23995 wb_mem_dat[17]
.sym 24000 wb_mem_dat[23]
.sym 24001 servant.timer.mtimecmp[23]
.sym 24002 $abc$8861$new_n1188_
.sym 24003 wb_mem_dat[21]
.sym 24005 $abc$8861$auto$alumacc.cc:490:replace_alu$1386[17]_new_
.sym 24006 wb_mem_dat[19]
.sym 24008 servant.wb_timer_rdt[23]
.sym 24011 wb_mem_dat[23]
.sym 24016 $abc$8861$new_n1187_
.sym 24017 $abc$8861$new_n1189_
.sym 24018 $abc$8861$new_n1185_
.sym 24019 $abc$8861$new_n1188_
.sym 24022 wb_mem_dat[19]
.sym 24029 servant.timer.mtimecmp[31]
.sym 24035 servant.wb_timer_rdt[17]
.sym 24037 servant.timer.mtimecmp[17]
.sym 24040 servant.timer.mtimecmp[23]
.sym 24041 $abc$8861$new_n2026_
.sym 24042 $abc$8861$auto$alumacc.cc:490:replace_alu$1386[17]_new_
.sym 24043 servant.wb_timer_rdt[23]
.sym 24047 wb_mem_dat[21]
.sym 24055 wb_mem_dat[17]
.sym 24056 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6737_$glb_ce
.sym 24057 i_clk$SB_IO_IN_$glb_clk
.sym 24058 wb_rst_$glb_sr
.sym 24059 servant.wb_timer_rdt[24]
.sym 24060 servant.wb_timer_rdt[25]
.sym 24061 servant.wb_timer_rdt[26]
.sym 24062 servant.wb_timer_rdt[27]
.sym 24063 servant.wb_timer_rdt[28]
.sym 24064 servant.wb_timer_rdt[29]
.sym 24065 servant.wb_timer_rdt[30]
.sym 24066 servant.wb_timer_rdt[31]
.sym 24074 servant.wb_timer_rdt[19]
.sym 24083 servant.wb_timer_rdt[18]
.sym 24084 dat[18]
.sym 24088 $abc$8861$new_n1188_
.sym 24089 servant.wb_timer_rdt[21]
.sym 24090 servant.wb_timer_rdt[13]
.sym 24091 servant.wb_timer_rdt[22]
.sym 24092 wb_mem_dat[20]
.sym 24093 servant.wb_timer_rdt[23]
.sym 24094 servant.wb_timer_rdt[25]
.sym 24100 $abc$8861$new_n1191_
.sym 24101 $abc$8861$new_n2115_
.sym 24104 servant.timer.mtimecmp[22]
.sym 24105 $abc$8861$new_n2027_
.sym 24106 servant.wb_timer_rdt[22]
.sym 24108 $abc$8861$ram.we[3]_new_
.sym 24110 wb_mem_dat[31]
.sym 24112 servant.wb_timer_rdt[20]
.sym 24113 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 24114 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[1]
.sym 24116 $abc$8861$new_n2107_
.sym 24117 $abc$8861$new_n1192_
.sym 24119 wb_mem_dat[22]
.sym 24122 $abc$8861$ram.we[2]_new_
.sym 24123 servant.wb_timer_rdt[31]
.sym 24129 servant.timer.mtimecmp[31]
.sym 24130 servant.timer.mtimecmp[20]
.sym 24131 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[0]
.sym 24133 servant.timer.mtimecmp[31]
.sym 24134 $abc$8861$new_n1192_
.sym 24136 servant.wb_timer_rdt[31]
.sym 24139 $abc$8861$new_n2115_
.sym 24140 $abc$8861$new_n1191_
.sym 24141 $abc$8861$new_n2027_
.sym 24142 $abc$8861$new_n2107_
.sym 24145 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[0]
.sym 24148 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[1]
.sym 24151 servant.wb_timer_rdt[20]
.sym 24152 servant.timer.mtimecmp[22]
.sym 24153 servant.timer.mtimecmp[20]
.sym 24154 servant.wb_timer_rdt[22]
.sym 24160 wb_mem_dat[22]
.sym 24165 wb_mem_dat[31]
.sym 24169 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 24172 $abc$8861$ram.we[3]_new_
.sym 24176 $abc$8861$ram.we[2]_new_
.sym 24178 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 24179 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6737_$glb_ce
.sym 24180 i_clk$SB_IO_IN_$glb_clk
.sym 24181 wb_rst_$glb_sr
.sym 24182 $abc$8861$new_n2107_
.sym 24183 $abc$8861$new_n2106_
.sym 24184 $abc$8861$new_n2030_
.sym 24185 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[5]
.sym 24186 servant.timer.mtimecmp[5]
.sym 24187 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[25]
.sym 24188 servant.timer.mtimecmp[20]
.sym 24189 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[28]
.sym 24195 servant.wb_timer_rdt[30]
.sym 24205 servant.wb_timer_rdt[26]
.sym 24206 servant.wb_timer_rdt[26]
.sym 24208 servant.wb_timer_rdt[27]
.sym 24209 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[26]
.sym 24210 servant.wb_timer_rdt[28]
.sym 24211 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 24212 wb_mem_dat[18]
.sym 24213 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$3275[2]_new_
.sym 24215 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[27]
.sym 24216 wb_mem_dat[21]
.sym 24217 servant.wb_timer_rdt[17]
.sym 24223 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 24224 servant.wb_timer_rdt[17]
.sym 24230 wb_mem_rdt[21]
.sym 24231 servant.timer.mtimecmp[13]
.sym 24233 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 24234 $abc$8861$ram.we[2]_new_
.sym 24235 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 24236 servant.wb_timer_rdt[29]
.sym 24238 servant.mdu_rs1[31]
.sym 24239 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[1]_new_inv_
.sym 24241 servant.mdu_rs1[30]
.sym 24242 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 24244 servant.wb_dbus_ack
.sym 24245 wb_mem_dat[18]
.sym 24247 servant.timer.mtimecmp[29]
.sym 24248 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[1]
.sym 24249 servant.wb_timer_rdt[21]
.sym 24250 servant.wb_timer_rdt[13]
.sym 24252 wb_mem_dat[22]
.sym 24253 $abc$8861$ram.o_wb_rdt[17]_new_inv_
.sym 24256 servant.mdu_rs1[31]
.sym 24257 servant.wb_timer_rdt[17]
.sym 24258 servant.mdu_rs1[30]
.sym 24259 $abc$8861$ram.o_wb_rdt[17]_new_inv_
.sym 24262 servant.wb_dbus_ack
.sym 24263 wb_mem_dat[22]
.sym 24264 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 24268 servant.mdu_rs1[31]
.sym 24269 servant.wb_timer_rdt[21]
.sym 24270 servant.mdu_rs1[30]
.sym 24271 wb_mem_rdt[21]
.sym 24274 servant.timer.mtimecmp[13]
.sym 24275 servant.wb_timer_rdt[13]
.sym 24276 servant.timer.mtimecmp[29]
.sym 24277 servant.wb_timer_rdt[29]
.sym 24280 $abc$8861$ram.we[2]_new_
.sym 24283 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 24287 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 24288 servant.wb_dbus_ack
.sym 24289 wb_mem_dat[18]
.sym 24292 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[1]
.sym 24294 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[1]_new_inv_
.sym 24295 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 24298 servant.timer.mtimecmp[29]
.sym 24302 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775_$glb_ce
.sym 24303 i_clk$SB_IO_IN_$glb_clk
.sym 24305 servant.timer.mtimecmp[29]
.sym 24306 servant.timer.mtimecmp[18]
.sym 24307 $abc$8861$new_n1188_
.sym 24308 servant.timer.mtimecmp[24]
.sym 24309 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[24]
.sym 24310 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[18]
.sym 24311 servant.timer.mtimecmp[25]
.sym 24312 servant.timer.mtimecmp[28]
.sym 24319 adr[8]
.sym 24324 wb_mem_dat[5]
.sym 24329 $abc$8861$new_n1178_
.sym 24332 wb_mem_dat[30]
.sym 24338 wb_mem_dat[22]
.sym 24348 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[6]_new_inv_
.sym 24350 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 24353 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[7]
.sym 24354 servant.wb_timer_rdt[19]
.sym 24355 $abc$8861$ram.o_wb_rdt[19]_new_inv_
.sym 24356 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 24358 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 24359 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[7]_new_inv_
.sym 24360 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[6]
.sym 24361 servant.mdu_rs1[30]
.sym 24362 servant.wb_dbus_ack
.sym 24365 servant.wb_timer_rdt[23]
.sym 24366 $abc$8861$ram.we[3]_new_
.sym 24367 wb_mem_dat[20]
.sym 24368 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 24369 wb_mem_dat[24]
.sym 24370 $abc$8861$ram.o_wb_rdt[23]_new_inv_
.sym 24371 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 24372 servant.mdu_rs1[31]
.sym 24376 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 24377 servant.mdu_rs1[31]
.sym 24379 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[7]_new_inv_
.sym 24380 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[7]
.sym 24381 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 24385 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 24387 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 24391 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 24393 $abc$8861$ram.we[3]_new_
.sym 24397 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[6]
.sym 24398 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 24400 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[6]_new_inv_
.sym 24403 servant.mdu_rs1[30]
.sym 24404 servant.mdu_rs1[31]
.sym 24405 $abc$8861$ram.o_wb_rdt[19]_new_inv_
.sym 24406 servant.wb_timer_rdt[19]
.sym 24409 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 24410 servant.wb_dbus_ack
.sym 24411 wb_mem_dat[24]
.sym 24415 servant.mdu_rs1[30]
.sym 24416 $abc$8861$ram.o_wb_rdt[23]_new_inv_
.sym 24417 servant.mdu_rs1[31]
.sym 24418 servant.wb_timer_rdt[23]
.sym 24422 servant.wb_dbus_ack
.sym 24423 wb_mem_dat[20]
.sym 24424 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 24425 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775_$glb_ce
.sym 24426 i_clk$SB_IO_IN_$glb_clk
.sym 24429 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[26]
.sym 24431 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$3275[2]_new_
.sym 24432 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[27]
.sym 24433 servant.timer.mtimecmp[27]
.sym 24435 servant.timer.mtimecmp[26]
.sym 24454 servant.mdu_rs1[31]
.sym 24458 servant.mdu_rs1[31]
.sym 24459 wb_mem_dat[23]
.sym 24462 wb_mem_dat[29]
.sym 24463 servant.mdu_rs1[31]
.sym 24471 servant.mdu_rs1[30]
.sym 24472 servant.mdu_rs1[31]
.sym 24474 servant.wb_dbus_ack
.sym 24475 wb_mem_dat[23]
.sym 24476 wb_mem_dat[19]
.sym 24477 $abc$8861$ram.o_wb_rdt[18]_new_inv_
.sym 24479 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 24480 wb_mem_rdt[22]
.sym 24481 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 24482 servant.mdu_rs1[30]
.sym 24483 servant.wb_timer_rdt[26]
.sym 24484 wb_mem_rdt[26]
.sym 24485 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 24489 servant.wb_timer_rdt[18]
.sym 24491 wb_mem_dat[31]
.sym 24492 wb_mem_dat[27]
.sym 24495 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 24497 servant.wb_timer_rdt[22]
.sym 24498 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 24500 wb_mem_dat[30]
.sym 24502 servant.mdu_rs1[30]
.sym 24503 servant.wb_timer_rdt[26]
.sym 24504 wb_mem_rdt[26]
.sym 24505 servant.mdu_rs1[31]
.sym 24508 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 24509 wb_mem_dat[30]
.sym 24510 servant.wb_dbus_ack
.sym 24514 wb_mem_dat[23]
.sym 24515 servant.wb_dbus_ack
.sym 24517 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 24520 servant.wb_dbus_ack
.sym 24522 wb_mem_dat[19]
.sym 24523 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 24526 wb_mem_rdt[22]
.sym 24527 servant.wb_timer_rdt[22]
.sym 24528 servant.mdu_rs1[30]
.sym 24529 servant.mdu_rs1[31]
.sym 24532 servant.mdu_rs1[31]
.sym 24533 servant.mdu_rs1[30]
.sym 24534 $abc$8861$ram.o_wb_rdt[18]_new_inv_
.sym 24535 servant.wb_timer_rdt[18]
.sym 24539 wb_mem_dat[27]
.sym 24540 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 24541 servant.wb_dbus_ack
.sym 24544 servant.wb_dbus_ack
.sym 24546 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 24547 wb_mem_dat[31]
.sym 24548 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775_$glb_ce
.sym 24549 i_clk$SB_IO_IN_$glb_clk
.sym 24559 $abc$8861$ram.o_wb_rdt[18]_new_inv_
.sym 24561 servant.mdu_rs1[30]
.sym 24563 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 24571 servant.wb_timer_rdt[18]
.sym 24573 wb_mem_dat[31]
.sym 24574 wb_mem_dat[27]
.sym 24579 servant.wb_timer_rdt[22]
.sym 24653 data_to_ble[6]
.sym 24666 dat[30]
.sym 24673 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 24687 rx_from_ble.clock_count[3]
.sym 24688 rx_from_ble.clock_count[1]
.sym 24692 rx_from_ble.clock_count[2]
.sym 24694 rx_from_ble.clock_count[5]
.sym 24697 rx_from_ble.clock_count[0]
.sym 24699 rx_from_ble.clock_count[4]
.sym 24703 $abc$8861$auto$wreduce.cc:455:run$1317[2]
.sym 24711 rx_from_ble.clock_count[6]
.sym 24712 $PACKER_VCC_NET
.sym 24715 $abc$8861$new_n1247_
.sym 24717 $nextpnr_ICESTORM_LC_8$O
.sym 24719 rx_from_ble.clock_count[0]
.sym 24723 $auto$alumacc.cc:474:replace_alu$1411.C[2]
.sym 24726 rx_from_ble.clock_count[1]
.sym 24729 $auto$alumacc.cc:474:replace_alu$1411.C[3]
.sym 24731 rx_from_ble.clock_count[2]
.sym 24733 $auto$alumacc.cc:474:replace_alu$1411.C[2]
.sym 24735 $auto$alumacc.cc:474:replace_alu$1411.C[4]
.sym 24737 rx_from_ble.clock_count[3]
.sym 24739 $auto$alumacc.cc:474:replace_alu$1411.C[3]
.sym 24741 $auto$alumacc.cc:474:replace_alu$1411.C[5]
.sym 24743 rx_from_ble.clock_count[4]
.sym 24745 $auto$alumacc.cc:474:replace_alu$1411.C[4]
.sym 24747 $auto$alumacc.cc:474:replace_alu$1411.C[6]
.sym 24749 rx_from_ble.clock_count[5]
.sym 24751 $auto$alumacc.cc:474:replace_alu$1411.C[5]
.sym 24755 rx_from_ble.clock_count[6]
.sym 24757 $auto$alumacc.cc:474:replace_alu$1411.C[6]
.sym 24760 $abc$8861$new_n1247_
.sym 24761 $abc$8861$auto$wreduce.cc:455:run$1317[2]
.sym 24764 $PACKER_VCC_NET
.sym 24765 i_clk$SB_IO_IN_$glb_clk
.sym 24786 dat[18]
.sym 24854 $PACKER_VCC_NET
.sym 24859 rx_from_ble.clock_count[2]
.sym 24862 $PACKER_VCC_NET
.sym 24864 rx_from_ble.clock_count[6]
.sym 24874 rx_from_ble.clock_count[4]
.sym 24877 rx_from_ble.clock_count[5]
.sym 24878 rx_from_ble.clock_count[3]
.sym 24879 rx_from_ble.clock_count[1]
.sym 24880 rx_from_ble.clock_count[0]
.sym 24884 $nextpnr_ICESTORM_LC_5$O
.sym 24886 rx_from_ble.clock_count[0]
.sym 24890 $auto$alumacc.cc:474:replace_alu$1398.C[2]
.sym 24892 rx_from_ble.clock_count[1]
.sym 24896 $auto$alumacc.cc:474:replace_alu$1398.C[3]
.sym 24898 rx_from_ble.clock_count[2]
.sym 24902 $auto$alumacc.cc:474:replace_alu$1398.C[4]
.sym 24904 $PACKER_VCC_NET
.sym 24905 rx_from_ble.clock_count[3]
.sym 24908 $auto$alumacc.cc:474:replace_alu$1398.C[5]
.sym 24910 $PACKER_VCC_NET
.sym 24911 rx_from_ble.clock_count[4]
.sym 24914 $auto$alumacc.cc:474:replace_alu$1398.C[6]
.sym 24916 rx_from_ble.clock_count[5]
.sym 24920 $nextpnr_ICESTORM_LC_6$I3
.sym 24922 rx_from_ble.clock_count[6]
.sym 24926 $nextpnr_ICESTORM_LC_6$COUT
.sym 24928 $PACKER_VCC_NET
.sym 24930 $nextpnr_ICESTORM_LC_6$I3
.sym 24944 $PACKER_VCC_NET
.sym 25002 $nextpnr_ICESTORM_LC_6$COUT
.sym 25011 $abc$8861$auto$rtlil.cc:1969:NotGate$8597
.sym 25013 rx_from_ble.data_index[2]
.sym 25014 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 25024 $abc$8861$auto$simplemap.cc:256:simplemap_eqne$2579_new_inv_
.sym 25025 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 25026 rx_from_ble.data_index[0]
.sym 25029 rx_from_ble.state[1]
.sym 25032 $abc$8861$techmap\rx_from_ble.$procmux$1092_Y[1]_new_
.sym 25035 rx_from_ble.state[0]
.sym 25038 rx_from_ble.data_index[1]
.sym 25040 rx_from_ble.data_index[1]
.sym 25041 rx_from_ble.data_index[0]
.sym 25042 rx_from_ble.data_index[2]
.sym 25043 $nextpnr_ICESTORM_LC_6$COUT
.sym 25046 $abc$8861$auto$simplemap.cc:256:simplemap_eqne$2579_new_inv_
.sym 25047 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 25053 rx_from_ble.state[0]
.sym 25054 rx_from_ble.state[1]
.sym 25058 rx_from_ble.state[0]
.sym 25061 rx_from_ble.state[1]
.sym 25064 $abc$8861$techmap\rx_from_ble.$procmux$1092_Y[1]_new_
.sym 25065 rx_from_ble.state[0]
.sym 25066 rx_from_ble.state[1]
.sym 25070 rx_from_ble.data_index[0]
.sym 25071 rx_from_ble.data_index[2]
.sym 25072 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 25073 rx_from_ble.data_index[1]
.sym 25076 $abc$8861$techmap\rx_from_ble.$procmux$1092_Y[1]_new_
.sym 25077 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 25078 rx_from_ble.state[1]
.sym 25079 rx_from_ble.state[0]
.sym 25082 rx_from_ble.state[0]
.sym 25083 rx_from_ble.state[1]
.sym 25087 i_clk$SB_IO_IN_$glb_clk
.sym 25088 $abc$8861$auto$rtlil.cc:1969:NotGate$8597
.sym 25091 i_data$SB_IO_IN
.sym 25095 servant.wb_timer_rdt[5]
.sym 25163 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 25164 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 25166 $abc$8861$techmap$techmap\rx_from_ble.$procmux$994.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 25167 $abc$8861$new_n1275_
.sym 25168 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 25170 $abc$8861$techmap$techmap\rx_from_ble.$procmux$955.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 25171 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 25173 $abc$8861$techmap$techmap\rx_from_ble.$procmux$920.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 25174 $abc$8861$new_n1257_
.sym 25175 $abc$8861$new_n1282_
.sym 25176 rx_from_ble.data_index[0]
.sym 25177 rx_from_ble.data_index[1]
.sym 25178 $abc$8861$new_n1263_
.sym 25179 from_ble[5]
.sym 25184 $abc$8861$techmap$techmap\rx_from_ble.$procmux$937.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 25185 from_ble[2]
.sym 25188 from_ble[6]
.sym 25189 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6467
.sym 25191 from_ble[4]
.sym 25192 rx_from_ble.data_index[2]
.sym 25195 rx_from_ble.data_index[1]
.sym 25196 rx_from_ble.data_index[2]
.sym 25197 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 25198 rx_from_ble.data_index[0]
.sym 25201 $abc$8861$new_n1257_
.sym 25203 from_ble[5]
.sym 25204 $abc$8861$techmap$techmap\rx_from_ble.$procmux$937.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 25207 $abc$8861$techmap$techmap\rx_from_ble.$procmux$920.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 25208 $abc$8861$new_n1257_
.sym 25210 from_ble[6]
.sym 25213 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 25214 $abc$8861$new_n1282_
.sym 25215 from_ble[6]
.sym 25216 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 25219 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 25220 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 25221 $abc$8861$new_n1263_
.sym 25222 from_ble[2]
.sym 25225 $abc$8861$new_n1257_
.sym 25227 $abc$8861$techmap$techmap\rx_from_ble.$procmux$955.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 25228 from_ble[4]
.sym 25231 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 25232 $abc$8861$new_n1275_
.sym 25233 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 25234 from_ble[5]
.sym 25237 $abc$8861$new_n1257_
.sym 25238 $abc$8861$techmap$techmap\rx_from_ble.$procmux$994.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 25239 from_ble[2]
.sym 25241 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6467
.sym 25242 i_clk$SB_IO_IN_$glb_clk
.sym 25255 o_data$SB_IO_OUT
.sym 25317 $abc$8861$new_n1247_
.sym 25318 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 25319 i_data$SB_IO_IN
.sym 25320 rx_from_ble.data_index[0]
.sym 25322 rx_from_ble.data_index[2]
.sym 25323 rx_from_ble.data_index[1]
.sym 25328 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 25329 $auto$ice40_ffinit.cc:140:execute$8470
.sym 25330 from_ble[4]
.sym 25331 rx_from_ble.data_index[1]
.sym 25332 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 25341 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 25342 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 25343 $abc$8861$new_n1269_
.sym 25344 $abc$8861$new_n1759_
.sym 25347 rx_from_ble.state[0]
.sym 25350 from_ble[4]
.sym 25351 $abc$8861$new_n1269_
.sym 25352 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 25353 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 25356 $auto$ice40_ffinit.cc:140:execute$8470
.sym 25362 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 25363 rx_from_ble.data_index[0]
.sym 25364 rx_from_ble.data_index[1]
.sym 25365 rx_from_ble.data_index[2]
.sym 25368 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 25369 $abc$8861$new_n1247_
.sym 25370 rx_from_ble.state[0]
.sym 25374 i_data$SB_IO_IN
.sym 25380 rx_from_ble.data_index[0]
.sym 25381 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 25382 rx_from_ble.data_index[2]
.sym 25383 rx_from_ble.data_index[1]
.sym 25386 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 25387 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 25388 $abc$8861$new_n1759_
.sym 25392 rx_from_ble.data_index[1]
.sym 25397 i_clk$SB_IO_IN_$glb_clk
.sym 25412 rx_from_ble.data_index[0]
.sym 25474 tx_to_ble.clock_count[5]
.sym 25478 tx_to_ble.clock_count[4]
.sym 25479 tx_to_ble.clock_count[2]
.sym 25480 tx_to_ble.clock_count[6]
.sym 25481 tx_to_ble.clock_count[1]
.sym 25482 $PACKER_VCC_NET
.sym 25484 tx_to_ble.clock_count[0]
.sym 25485 tx_to_ble.clock_count[3]
.sym 25504 $nextpnr_ICESTORM_LC_12$O
.sym 25506 tx_to_ble.clock_count[0]
.sym 25510 $auto$alumacc.cc:474:replace_alu$1380.C[2]
.sym 25512 tx_to_ble.clock_count[1]
.sym 25516 $auto$alumacc.cc:474:replace_alu$1380.C[3]
.sym 25518 tx_to_ble.clock_count[2]
.sym 25522 $auto$alumacc.cc:474:replace_alu$1380.C[4]
.sym 25524 tx_to_ble.clock_count[3]
.sym 25525 $PACKER_VCC_NET
.sym 25528 $auto$alumacc.cc:474:replace_alu$1380.C[5]
.sym 25530 $PACKER_VCC_NET
.sym 25531 tx_to_ble.clock_count[4]
.sym 25534 $auto$alumacc.cc:474:replace_alu$1380.C[6]
.sym 25536 tx_to_ble.clock_count[5]
.sym 25540 $nextpnr_ICESTORM_LC_13$I3
.sym 25542 tx_to_ble.clock_count[6]
.sym 25546 $nextpnr_ICESTORM_LC_13$COUT
.sym 25549 $PACKER_VCC_NET
.sym 25550 $nextpnr_ICESTORM_LC_13$I3
.sym 25563 data_to_ble[5]
.sym 25622 $nextpnr_ICESTORM_LC_13$COUT
.sym 25628 data_to_ble[6]
.sym 25629 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6581
.sym 25631 $abc$8861$auto$ice40_ffinit.cc:141:execute$8491
.sym 25634 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 25635 data_to_ble[2]
.sym 25636 $abc$8861$auto$ice40_ffinit.cc:141:execute$8463
.sym 25640 $abc$8861$auto$ice40_ffinit.cc:141:execute$8475
.sym 25641 $abc$8861$auto$ice40_ffinit.cc:141:execute$8531
.sym 25642 $PACKER_VCC_NET
.sym 25643 data_to_ble[0]
.sym 25644 tx_to_ble.data_index[0]
.sym 25645 data_to_ble[5]
.sym 25649 $abc$8861$techmap\tx_to_ble.$procmux$1135_Y[0]_new_
.sym 25650 $abc$8861$auto$ice40_ffinit.cc:141:execute$8495
.sym 25651 data_to_ble[7]
.sym 25652 tx_to_ble.data_index[0]
.sym 25653 $abc$8861$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$157_Y[0]
.sym 25654 $abc$8861$auto$ice40_ffinit.cc:141:execute$8479
.sym 25657 data_to_ble[1]
.sym 25658 $abc$8861$new_n1115_
.sym 25660 $abc$8861$techmap\tx_to_ble.$procmux$1135_Y[0]_new_
.sym 25661 $abc$8861$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$157_Y[0]
.sym 25662 tx_to_ble.data_index[0]
.sym 25663 $nextpnr_ICESTORM_LC_13$COUT
.sym 25666 data_to_ble[1]
.sym 25667 $abc$8861$auto$ice40_ffinit.cc:141:execute$8463
.sym 25668 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 25669 $abc$8861$new_n1115_
.sym 25672 $PACKER_VCC_NET
.sym 25673 tx_to_ble.data_index[0]
.sym 25678 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 25679 $abc$8861$new_n1115_
.sym 25680 data_to_ble[7]
.sym 25681 $abc$8861$auto$ice40_ffinit.cc:141:execute$8479
.sym 25684 $abc$8861$new_n1115_
.sym 25685 data_to_ble[6]
.sym 25686 $abc$8861$auto$ice40_ffinit.cc:141:execute$8491
.sym 25687 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 25690 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 25691 $abc$8861$auto$ice40_ffinit.cc:141:execute$8475
.sym 25692 data_to_ble[2]
.sym 25693 $abc$8861$new_n1115_
.sym 25696 $abc$8861$new_n1115_
.sym 25697 $abc$8861$auto$ice40_ffinit.cc:141:execute$8531
.sym 25698 data_to_ble[5]
.sym 25699 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 25702 $abc$8861$auto$ice40_ffinit.cc:141:execute$8495
.sym 25703 $abc$8861$new_n1115_
.sym 25704 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 25705 data_to_ble[0]
.sym 25706 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6581
.sym 25707 i_clk$SB_IO_IN_$glb_clk
.sym 25722 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 25783 tx_to_ble.data_index[2]
.sym 25784 tx_to_ble.data_index[1]
.sym 25785 $abc$8861$auto$ice40_ffinit.cc:141:execute$8479
.sym 25786 $abc$8861$auto$ice40_ffinit.cc:141:execute$8491
.sym 25787 $abc$8861$auto$ice40_ffinit.cc:141:execute$8475
.sym 25788 $abc$8861$auto$ice40_ffinit.cc:141:execute$8531
.sym 25789 $abc$8861$auto$ice40_ffinit.cc:141:execute$8495
.sym 25791 $abc$8861$auto$ice40_ffinit.cc:141:execute$8463
.sym 25792 $abc$8861$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$153.$4\buffer[7:0][0]_new_inv_
.sym 25793 $abc$8861$new_n1111_
.sym 25794 tx_to_ble.data_index[0]
.sym 25796 $abc$8861$auto$ice40_ffinit.cc:141:execute$8483
.sym 25797 $abc$8861$new_n1115_
.sym 25799 $abc$8861$auto$ice40_ffinit.cc:141:execute$8487
.sym 25801 data_to_ble[3]
.sym 25802 $abc$8861$new_n1112_
.sym 25803 data_to_ble[4]
.sym 25804 $abc$8861$new_n2022_
.sym 25805 $abc$8861$auto$ice40_ffinit.cc:141:execute$8483
.sym 25809 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6581
.sym 25810 tx_to_ble.state[1]
.sym 25813 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 25815 $abc$8861$new_n1112_
.sym 25816 tx_to_ble.data_index[0]
.sym 25817 $abc$8861$new_n1111_
.sym 25818 $abc$8861$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$153.$4\buffer[7:0][0]_new_inv_
.sym 25821 data_to_ble[4]
.sym 25822 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 25823 $abc$8861$auto$ice40_ffinit.cc:141:execute$8487
.sym 25824 $abc$8861$new_n1115_
.sym 25827 $abc$8861$new_n2022_
.sym 25828 $abc$8861$auto$ice40_ffinit.cc:141:execute$8487
.sym 25829 tx_to_ble.data_index[1]
.sym 25830 $abc$8861$auto$ice40_ffinit.cc:141:execute$8495
.sym 25833 $abc$8861$auto$ice40_ffinit.cc:141:execute$8479
.sym 25834 $abc$8861$auto$ice40_ffinit.cc:141:execute$8531
.sym 25835 tx_to_ble.data_index[2]
.sym 25836 tx_to_ble.data_index[1]
.sym 25839 $abc$8861$auto$ice40_ffinit.cc:141:execute$8463
.sym 25840 tx_to_ble.data_index[2]
.sym 25841 tx_to_ble.data_index[1]
.sym 25842 $abc$8861$auto$ice40_ffinit.cc:141:execute$8483
.sym 25847 tx_to_ble.state[1]
.sym 25851 tx_to_ble.data_index[1]
.sym 25852 tx_to_ble.data_index[2]
.sym 25853 $abc$8861$auto$ice40_ffinit.cc:141:execute$8491
.sym 25854 $abc$8861$auto$ice40_ffinit.cc:141:execute$8475
.sym 25857 data_to_ble[3]
.sym 25858 $abc$8861$new_n1115_
.sym 25859 $abc$8861$auto$ice40_ffinit.cc:141:execute$8483
.sym 25860 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 25861 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6581
.sym 25862 i_clk$SB_IO_IN_$glb_clk
.sym 25875 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 25881 $PACKER_VCC_NET
.sym 25883 tx_to_ble.data_index[2]
.sym 25922 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6581
.sym 25944 wb_mem_dat[30]
.sym 25945 servant.timer.mtimecmp[10]
.sym 25946 tx_to_ble.data_index[0]
.sym 25947 $abc$8861$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$157_Y[2]
.sym 25948 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 25949 tx_to_ble.data_index[2]
.sym 25950 tx_to_ble.data_index[1]
.sym 25952 servant.timer.mtimecmp[0]
.sym 25955 servant.wb_timer_rdt[0]
.sym 25957 rx_done
.sym 25959 $abc$8861$techmap\tx_to_ble.$procmux$1135_Y[0]_new_
.sym 25965 servant.wb_timer_rdt[10]
.sym 25968 wb_mem_dat[18]
.sym 25969 $nextpnr_ICESTORM_LC_18$O
.sym 25972 tx_to_ble.data_index[0]
.sym 25975 $auto$alumacc.cc:474:replace_alu$1429.C[2]
.sym 25977 tx_to_ble.data_index[1]
.sym 25983 tx_to_ble.data_index[2]
.sym 25985 $auto$alumacc.cc:474:replace_alu$1429.C[2]
.sym 25988 wb_mem_dat[30]
.sym 25991 rx_done
.sym 25994 wb_mem_dat[18]
.sym 25996 rx_done
.sym 26000 servant.timer.mtimecmp[10]
.sym 26006 servant.wb_timer_rdt[0]
.sym 26007 servant.wb_timer_rdt[10]
.sym 26008 servant.timer.mtimecmp[0]
.sym 26009 servant.timer.mtimecmp[10]
.sym 26012 $abc$8861$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$157_Y[2]
.sym 26013 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 26014 tx_to_ble.data_index[2]
.sym 26015 $abc$8861$techmap\tx_to_ble.$procmux$1135_Y[0]_new_
.sym 26017 wb_clk_$glb_clk
.sym 26026 servant.wb_timer_rdt[24]
.sym 26028 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 26036 wb_mem_dat[30]
.sym 26038 tx_to_ble.data_index[0]
.sym 26102 servant.wb_timer_rdt[2]
.sym 26103 servant.wb_timer_rdt[0]
.sym 26105 servant.wb_timer_rdt[1]
.sym 26107 servant.wb_timer_rdt[7]
.sym 26111 servant.wb_timer_rdt[3]
.sym 26112 servant.wb_timer_rdt[4]
.sym 26114 servant.wb_timer_rdt[6]
.sym 26121 servant.wb_timer_rdt[5]
.sym 26124 $nextpnr_ICESTORM_LC_9$O
.sym 26127 servant.wb_timer_rdt[0]
.sym 26130 $auto$alumacc.cc:474:replace_alu$1444.C[2]
.sym 26132 servant.wb_timer_rdt[1]
.sym 26136 $auto$alumacc.cc:474:replace_alu$1444.C[3]
.sym 26138 servant.wb_timer_rdt[2]
.sym 26140 $auto$alumacc.cc:474:replace_alu$1444.C[2]
.sym 26142 $auto$alumacc.cc:474:replace_alu$1444.C[4]
.sym 26145 servant.wb_timer_rdt[3]
.sym 26146 $auto$alumacc.cc:474:replace_alu$1444.C[3]
.sym 26148 $auto$alumacc.cc:474:replace_alu$1444.C[5]
.sym 26151 servant.wb_timer_rdt[4]
.sym 26152 $auto$alumacc.cc:474:replace_alu$1444.C[4]
.sym 26154 $auto$alumacc.cc:474:replace_alu$1444.C[6]
.sym 26156 servant.wb_timer_rdt[5]
.sym 26158 $auto$alumacc.cc:474:replace_alu$1444.C[5]
.sym 26160 $auto$alumacc.cc:474:replace_alu$1444.C[7]
.sym 26163 servant.wb_timer_rdt[6]
.sym 26164 $auto$alumacc.cc:474:replace_alu$1444.C[6]
.sym 26166 $auto$alumacc.cc:474:replace_alu$1444.C[8]
.sym 26168 servant.wb_timer_rdt[7]
.sym 26170 $auto$alumacc.cc:474:replace_alu$1444.C[7]
.sym 26172 i_clk$SB_IO_IN_$glb_clk
.sym 26173 wb_rst_$glb_sr
.sym 26184 servant.wb_timer_rdt[5]
.sym 26242 $auto$alumacc.cc:474:replace_alu$1444.C[8]
.sym 26253 servant.wb_timer_rdt[14]
.sym 26254 servant.wb_timer_rdt[15]
.sym 26255 servant.wb_timer_rdt[8]
.sym 26257 servant.wb_timer_rdt[10]
.sym 26264 servant.wb_timer_rdt[9]
.sym 26274 servant.wb_timer_rdt[11]
.sym 26275 servant.wb_timer_rdt[12]
.sym 26276 servant.wb_timer_rdt[13]
.sym 26279 $auto$alumacc.cc:474:replace_alu$1444.C[9]
.sym 26281 servant.wb_timer_rdt[8]
.sym 26283 $auto$alumacc.cc:474:replace_alu$1444.C[8]
.sym 26285 $auto$alumacc.cc:474:replace_alu$1444.C[10]
.sym 26288 servant.wb_timer_rdt[9]
.sym 26289 $auto$alumacc.cc:474:replace_alu$1444.C[9]
.sym 26291 $auto$alumacc.cc:474:replace_alu$1444.C[11]
.sym 26293 servant.wb_timer_rdt[10]
.sym 26295 $auto$alumacc.cc:474:replace_alu$1444.C[10]
.sym 26297 $auto$alumacc.cc:474:replace_alu$1444.C[12]
.sym 26299 servant.wb_timer_rdt[11]
.sym 26301 $auto$alumacc.cc:474:replace_alu$1444.C[11]
.sym 26303 $auto$alumacc.cc:474:replace_alu$1444.C[13]
.sym 26305 servant.wb_timer_rdt[12]
.sym 26307 $auto$alumacc.cc:474:replace_alu$1444.C[12]
.sym 26309 $auto$alumacc.cc:474:replace_alu$1444.C[14]
.sym 26311 servant.wb_timer_rdt[13]
.sym 26313 $auto$alumacc.cc:474:replace_alu$1444.C[13]
.sym 26315 $auto$alumacc.cc:474:replace_alu$1444.C[15]
.sym 26318 servant.wb_timer_rdt[14]
.sym 26319 $auto$alumacc.cc:474:replace_alu$1444.C[14]
.sym 26321 $auto$alumacc.cc:474:replace_alu$1444.C[16]
.sym 26324 servant.wb_timer_rdt[15]
.sym 26325 $auto$alumacc.cc:474:replace_alu$1444.C[15]
.sym 26327 i_clk$SB_IO_IN_$glb_clk
.sym 26328 wb_rst_$glb_sr
.sym 26339 servant.wb_timer_rdt[13]
.sym 26345 servant.wb_timer_rdt[18]
.sym 26397 $auto$alumacc.cc:474:replace_alu$1444.C[16]
.sym 26407 servant.wb_timer_rdt[21]
.sym 26411 servant.wb_timer_rdt[17]
.sym 26412 servant.wb_timer_rdt[18]
.sym 26413 servant.wb_timer_rdt[19]
.sym 26416 servant.wb_timer_rdt[22]
.sym 26418 servant.wb_timer_rdt[16]
.sym 26422 servant.wb_timer_rdt[20]
.sym 26425 servant.wb_timer_rdt[23]
.sym 26434 $auto$alumacc.cc:474:replace_alu$1444.C[17]
.sym 26437 servant.wb_timer_rdt[16]
.sym 26438 $auto$alumacc.cc:474:replace_alu$1444.C[16]
.sym 26440 $auto$alumacc.cc:474:replace_alu$1444.C[18]
.sym 26442 servant.wb_timer_rdt[17]
.sym 26444 $auto$alumacc.cc:474:replace_alu$1444.C[17]
.sym 26446 $auto$alumacc.cc:474:replace_alu$1444.C[19]
.sym 26448 servant.wb_timer_rdt[18]
.sym 26450 $auto$alumacc.cc:474:replace_alu$1444.C[18]
.sym 26452 $auto$alumacc.cc:474:replace_alu$1444.C[20]
.sym 26454 servant.wb_timer_rdt[19]
.sym 26456 $auto$alumacc.cc:474:replace_alu$1444.C[19]
.sym 26458 $auto$alumacc.cc:474:replace_alu$1444.C[21]
.sym 26461 servant.wb_timer_rdt[20]
.sym 26462 $auto$alumacc.cc:474:replace_alu$1444.C[20]
.sym 26464 $auto$alumacc.cc:474:replace_alu$1444.C[22]
.sym 26467 servant.wb_timer_rdt[21]
.sym 26468 $auto$alumacc.cc:474:replace_alu$1444.C[21]
.sym 26470 $auto$alumacc.cc:474:replace_alu$1444.C[23]
.sym 26472 servant.wb_timer_rdt[22]
.sym 26474 $auto$alumacc.cc:474:replace_alu$1444.C[22]
.sym 26476 $auto$alumacc.cc:474:replace_alu$1444.C[24]
.sym 26479 servant.wb_timer_rdt[23]
.sym 26480 $auto$alumacc.cc:474:replace_alu$1444.C[23]
.sym 26482 i_clk$SB_IO_IN_$glb_clk
.sym 26483 wb_rst_$glb_sr
.sym 26492 servant.wb_timer_rdt[16]
.sym 26494 $PACKER_VCC_NET
.sym 26501 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[26]
.sym 26552 $auto$alumacc.cc:474:replace_alu$1444.C[24]
.sym 26559 servant.wb_timer_rdt[26]
.sym 26562 servant.wb_timer_rdt[29]
.sym 26563 servant.wb_timer_rdt[30]
.sym 26569 servant.wb_timer_rdt[28]
.sym 26573 servant.wb_timer_rdt[24]
.sym 26580 servant.wb_timer_rdt[31]
.sym 26582 servant.wb_timer_rdt[25]
.sym 26584 servant.wb_timer_rdt[27]
.sym 26589 $auto$alumacc.cc:474:replace_alu$1444.C[25]
.sym 26592 servant.wb_timer_rdt[24]
.sym 26593 $auto$alumacc.cc:474:replace_alu$1444.C[24]
.sym 26595 $auto$alumacc.cc:474:replace_alu$1444.C[26]
.sym 26597 servant.wb_timer_rdt[25]
.sym 26599 $auto$alumacc.cc:474:replace_alu$1444.C[25]
.sym 26601 $auto$alumacc.cc:474:replace_alu$1444.C[27]
.sym 26604 servant.wb_timer_rdt[26]
.sym 26605 $auto$alumacc.cc:474:replace_alu$1444.C[26]
.sym 26607 $auto$alumacc.cc:474:replace_alu$1444.C[28]
.sym 26609 servant.wb_timer_rdt[27]
.sym 26611 $auto$alumacc.cc:474:replace_alu$1444.C[27]
.sym 26613 $auto$alumacc.cc:474:replace_alu$1444.C[29]
.sym 26615 servant.wb_timer_rdt[28]
.sym 26617 $auto$alumacc.cc:474:replace_alu$1444.C[28]
.sym 26619 $auto$alumacc.cc:474:replace_alu$1444.C[30]
.sym 26622 servant.wb_timer_rdt[29]
.sym 26623 $auto$alumacc.cc:474:replace_alu$1444.C[29]
.sym 26625 $auto$alumacc.cc:474:replace_alu$1444.C[31]
.sym 26628 servant.wb_timer_rdt[30]
.sym 26629 $auto$alumacc.cc:474:replace_alu$1444.C[30]
.sym 26632 servant.wb_timer_rdt[31]
.sym 26635 $auto$alumacc.cc:474:replace_alu$1444.C[31]
.sym 26637 i_clk$SB_IO_IN_$glb_clk
.sym 26638 wb_rst_$glb_sr
.sym 26712 wb_mem_dat[5]
.sym 26713 $abc$8861$new_n2106_
.sym 26716 servant.wb_timer_rdt[28]
.sym 26717 wb_mem_dat[20]
.sym 26718 servant.timer.mtimecmp[25]
.sym 26719 servant.wb_timer_rdt[25]
.sym 26720 servant.wb_timer_rdt[20]
.sym 26722 $abc$8861$new_n2030_
.sym 26724 servant.timer.mtimecmp[5]
.sym 26726 servant.timer.mtimecmp[20]
.sym 26727 servant.timer.mtimecmp[28]
.sym 26730 servant.wb_timer_rdt[5]
.sym 26732 $abc$8861$new_n1178_
.sym 26734 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$3275[2]_new_
.sym 26745 $abc$8861$new_n1178_
.sym 26746 $abc$8861$new_n2106_
.sym 26747 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$3275[2]_new_
.sym 26748 $abc$8861$new_n2030_
.sym 26751 servant.timer.mtimecmp[20]
.sym 26752 servant.timer.mtimecmp[28]
.sym 26753 servant.wb_timer_rdt[20]
.sym 26754 servant.wb_timer_rdt[28]
.sym 26757 servant.timer.mtimecmp[25]
.sym 26758 servant.timer.mtimecmp[5]
.sym 26759 servant.wb_timer_rdt[5]
.sym 26760 servant.wb_timer_rdt[25]
.sym 26763 servant.timer.mtimecmp[5]
.sym 26771 wb_mem_dat[5]
.sym 26778 servant.timer.mtimecmp[25]
.sym 26784 wb_mem_dat[20]
.sym 26790 servant.timer.mtimecmp[28]
.sym 26791 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6737_$glb_ce
.sym 26792 i_clk$SB_IO_IN_$glb_clk
.sym 26793 wb_rst_$glb_sr
.sym 26868 servant.timer.mtimecmp[18]
.sym 26869 wb_mem_dat[24]
.sym 26870 wb_mem_dat[25]
.sym 26876 servant.wb_timer_rdt[18]
.sym 26884 wb_mem_dat[29]
.sym 26886 wb_mem_dat[18]
.sym 26894 servant.timer.mtimecmp[24]
.sym 26895 servant.wb_timer_rdt[24]
.sym 26898 wb_mem_dat[28]
.sym 26903 wb_mem_dat[29]
.sym 26908 wb_mem_dat[18]
.sym 26912 servant.timer.mtimecmp[24]
.sym 26913 servant.timer.mtimecmp[18]
.sym 26914 servant.wb_timer_rdt[18]
.sym 26915 servant.wb_timer_rdt[24]
.sym 26919 wb_mem_dat[24]
.sym 26926 servant.timer.mtimecmp[24]
.sym 26932 servant.timer.mtimecmp[18]
.sym 26937 wb_mem_dat[25]
.sym 26943 wb_mem_dat[28]
.sym 26946 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6737_$glb_ce
.sym 26947 i_clk$SB_IO_IN_$glb_clk
.sym 26948 wb_rst_$glb_sr
.sym 26961 wb_mem_dat[24]
.sym 26962 wb_mem_dat[25]
.sym 27023 servant.wb_timer_rdt[26]
.sym 27025 servant.wb_timer_rdt[27]
.sym 27035 servant.timer.mtimecmp[27]
.sym 27036 wb_mem_dat[26]
.sym 27037 servant.timer.mtimecmp[26]
.sym 27045 wb_mem_dat[27]
.sym 27062 servant.timer.mtimecmp[26]
.sym 27073 servant.wb_timer_rdt[27]
.sym 27074 servant.timer.mtimecmp[26]
.sym 27075 servant.wb_timer_rdt[26]
.sym 27076 servant.timer.mtimecmp[27]
.sym 27079 servant.timer.mtimecmp[27]
.sym 27085 wb_mem_dat[27]
.sym 27099 wb_mem_dat[26]
.sym 27101 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6737_$glb_ce
.sym 27102 i_clk$SB_IO_IN_$glb_clk
.sym 27103 wb_rst_$glb_sr
.sym 27307 wb_clk
.sym 27310 o_data$SB_IO_OUT
.sym 27330 o_data$SB_IO_OUT
.sym 27427 wb_clk
.sym 27429 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775
.sym 27440 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775
.sym 27455 $PACKER_GND_NET
.sym 27456 $PACKER_VCC_NET
.sym 27459 wb_clk
.sym 27463 q$SB_IO_OUT
.sym 27472 q$SB_IO_OUT
.sym 27479 wb_clk
.sym 27519 $PACKER_VCC_NET
.sym 27522 $PACKER_GND_NET
.sym 27540 $PACKER_GND_NET
.sym 27541 $PACKER_VCC_NET
.sym 27549 $PACKER_VCC_NET
.sym 27552 $PACKER_GND_NET
.sym 27559 $PACKER_GND_NET
.sym 27560 $PACKER_VCC_NET
.sym 27682 clock_gen.pll.locked
.sym 27686 rx_done
.sym 27687 $abc$8861$wb_mem_adr[8]_new_
.sym 27688 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 27689 my_adr[8]
.sym 27702 my_adr[8]
.sym 27706 rx_done
.sym 27707 $abc$8861$wb_mem_adr[5]_new_
.sym 27708 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 27709 my_adr[5]
.sym 27710 rx_done
.sym 27711 $abc$8861$wb_mem_adr[4]_new_
.sym 27712 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 27713 my_adr[4]
.sym 27714 my_adr[14]
.sym 27718 my_adr[4]
.sym 27722 my_adr[2]
.sym 27726 my_adr[7]
.sym 27730 my_adr[5]
.sym 27734 my_adr[3]
.sym 27738 my_adr[6]
.sym 27742 my_adr[12]
.sym 27747 $auto$alumacc.cc:474:replace_alu$1403.C[1]
.sym 27752 $add$src/servant_1.2.1/service/service.v:157$113_Y[1]
.sym 27756 $add$src/servant_1.2.1/service/service.v:157$113_Y[2]
.sym 27760 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[3]
.sym 27764 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[4]
.sym 27768 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[5]
.sym 27772 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[6]
.sym 27776 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[7]
.sym 27780 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[8]
.sym 27784 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[9]
.sym 27788 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[10]
.sym 27792 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[11]
.sym 27796 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[12]
.sym 27800 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[13]
.sym 27804 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[14]
.sym 27808 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[15]
.sym 27811 $PACKER_VCC_NET
.sym 27812 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[16]
.sym 27816 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[17]
.sym 27820 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[18]
.sym 27824 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[19]
.sym 27828 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[20]
.sym 27832 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[21]
.sym 27835 $PACKER_VCC_NET
.sym 27836 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[22]
.sym 27839 $PACKER_VCC_NET
.sym 27840 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 27844 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[24]
.sym 27848 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[25]
.sym 27852 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[26]
.sym 27856 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[27]
.sym 27860 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[28]
.sym 27864 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[29]
.sym 27868 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[30]
.sym 27872 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[31]
.sym 27877 $nextpnr_ICESTORM_LC_2$I3
.sym 27878 servant.mdu_rs1[31]
.sym 27882 my_adr[28]
.sym 27886 servant.mdu_rs1[20]
.sym 27890 my_adr[29]
.sym 27894 my_adr[31]
.sym 27898 my_adr[30]
.sym 27906 servant.mdu_rs1[21]
.sym 27907 servant.wb_ibus_adr[21]
.sym 27908 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 27910 servant.mdu_rs1[23]
.sym 27911 servant.wb_ibus_adr[23]
.sym 27912 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 27914 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 27918 servant.mdu_rs1[21]
.sym 27922 recieve
.sym 27923 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 27930 servant.mdu_rs1[22]
.sym 27934 servant.mdu_rs1[23]
.sym 27938 servant.mdu_rs1[25]
.sym 27942 servant.mdu_rs1[24]
.sym 27946 servant.mdu_rs1[28]
.sym 27950 servant.mdu_rs1[29]
.sym 27954 servant.mdu_rs1[24]
.sym 27955 servant.wb_ibus_adr[24]
.sym 27956 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 27958 servant.mdu_rs1[30]
.sym 27962 servant.mdu_rs1[27]
.sym 27966 servant.mdu_rs1[26]
.sym 27974 servant.cpu.cpu.decode.opcode[2]
.sym 27975 servant.cpu.cpu.decode.opcode[1]
.sym 27976 servant.cpu.cpu.decode.opcode[0]
.sym 27982 servant.cpu.cpu.decode.opcode[0]
.sym 27983 servant.cpu.cpu.alu_cmp
.sym 27984 servant.mdu_op[0]
.sym 27985 $abc$8861$new_n1885_
.sym 27986 $abc$8861$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 27987 servant.cpu.cpu.state.init_done
.sym 27988 servant.cpu.cpu.new_irq
.sym 27989 servant.cpu.cpu.branch_op
.sym 27998 servant.wb_timer_rdt[1]
.sym 28002 servant.cpu.cpu.branch_op
.sym 28003 servant.cpu.cpu.decode.opcode[0]
.sym 28004 servant.cpu.cpu.decode.opcode[2]
.sym 28010 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 28011 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 28012 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 28013 $abc$8861$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 28014 servant.mdu_op[2]
.sym 28015 servant.cpu.cpu.mem_if.signbit
.sym 28022 servant.cpu.cpu.bufreg2_q
.sym 28026 servant.cpu.cpu.branch_op
.sym 28027 servant.cpu.cpu.decode.opcode[2]
.sym 28028 servant.cpu.cpu.decode.opcode[0]
.sym 28030 $abc$8861$techmap\servant.cpu.cpu.mem_if.$and$src/serv_1.2.1/rtl/serv_mem_if.v:46$360_Y_new_
.sym 28031 servant.cpu.cpu.bufreg2_q
.sym 28032 servant.cpu.cpu.decode.opcode[2]
.sym 28033 servant.cpu.cpu.mem_if.dat_valid
.sym 28034 servant.cpu.cpu.branch_op
.sym 28035 $abc$8861$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 28036 $abc$8861$new_n2038_
.sym 28037 servant.cpu.cpu.decode.opcode[0]
.sym 28038 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 28039 $abc$8861$auto$alumacc.cc:474:replace_alu$1447.lcu.p[0]_new_
.sym 28040 $abc$8861$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 28042 servant.cpu.cpu.decode.opcode[1]
.sym 28043 servant.cpu.cpu.decode.opcode[0]
.sym 28044 servant.cpu.cpu.branch_op
.sym 28045 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 28046 servant.cpu.cpu.decode.opcode[2]
.sym 28047 $abc$8861$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$485_Y_new_
.sym 28048 $abc$8861$servant.cpu.cpu.bufreg.i_imm_new_
.sym 28050 servant.cpu.cpu.state.o_cnt[2]
.sym 28051 servant.cpu.cpu.mem_bytecnt[0]
.sym 28052 servant.cpu.cpu.mem_bytecnt[1]
.sym 28053 $abc$8861$servant.cpu.cpu.bufreg.i_imm_new_
.sym 28054 servant.cpu.cpu.bufreg_en
.sym 28055 servant.mdu_rs1[0]
.sym 28056 $abc$8861$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$442_Y_new_
.sym 28057 $abc$8861$servant.cpu.cpu.ctrl.i_utype_new_
.sym 28058 servant.mdu_op[0]
.sym 28059 servant.cpu.cpu.mem_bytecnt[0]
.sym 28060 servant.cpu.cpu.mem_bytecnt[1]
.sym 28061 servant.mdu_op[1]
.sym 28062 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 28063 servant.cpu.cpu.csr.mstatus_mpie
.sym 28064 servant.cpu.cpu.csr_in
.sym 28065 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 28067 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28068 servant.cpu.cpu.state.o_cnt[2]
.sym 28072 servant.cpu.cpu.mem_bytecnt[0]
.sym 28073 $auto$alumacc.cc:474:replace_alu$1450.C[1]
.sym 28076 servant.cpu.cpu.mem_bytecnt[1]
.sym 28077 $auto$alumacc.cc:474:replace_alu$1450.C[2]
.sym 28078 servant.cpu.cpu.bufreg_en
.sym 28079 servant.mdu_rs1[0]
.sym 28082 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 28083 $abc$8861$auto$alumacc.cc:474:replace_alu$1447.lcu.p[0]_new_
.sym 28084 $abc$8861$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 28085 $abc$8861$servant.cpu.cpu.ctrl.i_utype_new_
.sym 28086 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 28087 $abc$8861$auto$alumacc.cc:474:replace_alu$1447.lcu.p[0]_new_
.sym 28088 $abc$8861$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 28089 servant.cpu.cpu.branch_op
.sym 28091 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28092 servant.cpu.cpu.state.o_cnt[2]
.sym 28094 $abc$8861$servant.cpu.cpu.alu.i_buf_new_
.sym 28095 $abc$8861$new_n2035_
.sym 28096 $abc$8861$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 28097 $abc$8861$new_n2040_
.sym 28098 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28099 $abc$8861$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 28100 $abc$8861$auto$alumacc.cc:474:replace_alu$1420.lcu.p[0]_new_
.sym 28101 $abc$8861$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$604_Y_new_
.sym 28102 servant.cpu.cpu.alu_cmp
.sym 28106 servant.cpu.cpu.branch_op
.sym 28107 $abc$8861$servant.cpu.cpu.alu.i_buf_new_
.sym 28108 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 28110 $abc$8861$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$416_Y_new_inv_
.sym 28111 $abc$8861$new_n1527_
.sym 28112 $abc$8861$new_n2046_
.sym 28114 servant.mdu_op[2]
.sym 28115 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 28116 servant.mdu_op[1]
.sym 28117 servant.cpu.cpu.alu.cmp_r
.sym 28118 servant.cpu.cpu.alu.cmp_r
.sym 28119 $abc$8861$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$453_Y_new_inv_
.sym 28120 servant.mdu_op[1]
.sym 28121 servant.mdu_op[2]
.sym 28122 $abc$8861$servant.cpu.cpu.alu.result_bool_new_
.sym 28123 servant.mdu_op[2]
.sym 28124 $abc$8861$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$426_Y_new_
.sym 28125 $abc$8861$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$429_Y_new_
.sym 28126 $abc$8861$new_n1461_
.sym 28127 $abc$8861$new_n1479_
.sym 28128 $abc$8861$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$438_Y_new_
.sym 28129 $abc$8861$new_n2036_
.sym 28130 servant.cpu.rf_rreq
.sym 28131 servant.cpu.waddr[0]
.sym 28134 servant.cpu.rf_rreq
.sym 28135 $abc$8861$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$269_Y[4]
.sym 28138 servant.cpu.rf_rreq
.sym 28139 $abc$8861$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$269_Y[0]
.sym 28142 servant.cpu.rdata0
.sym 28143 servant.cpu.cpu.alu.add_cy_r
.sym 28144 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28145 $abc$8861$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 28146 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28147 $abc$8861$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 28148 $abc$8861$auto$alumacc.cc:474:replace_alu$1420.lcu.p[0]_new_
.sym 28150 servant.cpu.rdata0
.sym 28151 servant.cpu.cpu.alu.add_cy_r
.sym 28154 servant.cpu.rf_rreq
.sym 28155 $abc$8861$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$269_Y[2]
.sym 28158 servant.cpu.rf_rreq
.sym 28159 $abc$8861$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$269_Y[3]
.sym 28163 servant.cpu.rf_ram_if.rcnt[0]
.sym 28168 servant.cpu.raddr[0]
.sym 28172 servant.cpu.raddr[1]
.sym 28173 $auto$alumacc.cc:474:replace_alu$1453.C[2]
.sym 28176 servant.cpu.raddr[2]
.sym 28177 $auto$alumacc.cc:474:replace_alu$1453.C[3]
.sym 28180 servant.cpu.raddr[3]
.sym 28181 $auto$alumacc.cc:474:replace_alu$1453.C[4]
.sym 28183 $PACKER_VCC_NET
.sym 28184 servant.cpu.rf_ram_if.rcnt[0]
.sym 28186 servant.cpu.rdata[1]
.sym 28190 servant.cpu.rf_ram_if.rcnt[0]
.sym 28191 servant.cpu.raddr[0]
.sym 28194 servant.mdu_rs1[8]
.sym 28195 servant.wb_ibus_adr[8]
.sym 28196 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28198 servant.mdu_rs1[5]
.sym 28199 servant.wb_ibus_adr[5]
.sym 28200 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28202 servant.mdu_rs1[4]
.sym 28203 servant.wb_ibus_adr[4]
.sym 28204 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28206 servant.mdu_rs1[4]
.sym 28210 servant.mdu_rs1[7]
.sym 28214 servant.mdu_rs1[5]
.sym 28218 servant.mdu_rs1[6]
.sym 28222 servant.mdu_rs1[8]
.sym 28227 my_adr[1]
.sym 28232 my_adr[2]
.sym 28236 my_adr[3]
.sym 28237 $auto$alumacc.cc:474:replace_alu$1408.C[3]
.sym 28240 my_adr[4]
.sym 28241 $auto$alumacc.cc:474:replace_alu$1408.C[4]
.sym 28244 my_adr[5]
.sym 28245 $auto$alumacc.cc:474:replace_alu$1408.C[5]
.sym 28248 my_adr[6]
.sym 28249 $auto$alumacc.cc:474:replace_alu$1408.C[6]
.sym 28252 my_adr[7]
.sym 28253 $auto$alumacc.cc:474:replace_alu$1408.C[7]
.sym 28256 my_adr[8]
.sym 28257 $auto$alumacc.cc:474:replace_alu$1408.C[8]
.sym 28260 my_adr[9]
.sym 28261 $auto$alumacc.cc:474:replace_alu$1408.C[9]
.sym 28264 my_adr[10]
.sym 28265 $auto$alumacc.cc:474:replace_alu$1408.C[10]
.sym 28268 my_adr[11]
.sym 28269 $auto$alumacc.cc:474:replace_alu$1408.C[11]
.sym 28272 my_adr[12]
.sym 28273 $auto$alumacc.cc:474:replace_alu$1408.C[12]
.sym 28276 my_adr[13]
.sym 28277 $auto$alumacc.cc:474:replace_alu$1408.C[13]
.sym 28280 my_adr[14]
.sym 28281 $auto$alumacc.cc:474:replace_alu$1408.C[14]
.sym 28284 my_adr[15]
.sym 28285 $auto$alumacc.cc:474:replace_alu$1408.C[15]
.sym 28288 my_adr[16]
.sym 28289 $auto$alumacc.cc:474:replace_alu$1408.C[16]
.sym 28292 my_adr[17]
.sym 28293 $auto$alumacc.cc:474:replace_alu$1408.C[17]
.sym 28296 my_adr[18]
.sym 28297 $auto$alumacc.cc:474:replace_alu$1408.C[18]
.sym 28300 my_adr[19]
.sym 28301 $auto$alumacc.cc:474:replace_alu$1408.C[19]
.sym 28304 my_adr[20]
.sym 28305 $auto$alumacc.cc:474:replace_alu$1408.C[20]
.sym 28308 my_adr[21]
.sym 28309 $auto$alumacc.cc:474:replace_alu$1408.C[21]
.sym 28312 my_adr[22]
.sym 28313 $auto$alumacc.cc:474:replace_alu$1408.C[22]
.sym 28316 my_adr[23]
.sym 28317 $auto$alumacc.cc:474:replace_alu$1408.C[23]
.sym 28320 my_adr[24]
.sym 28321 $auto$alumacc.cc:474:replace_alu$1408.C[24]
.sym 28324 my_adr[25]
.sym 28325 $auto$alumacc.cc:474:replace_alu$1408.C[25]
.sym 28328 my_adr[26]
.sym 28329 $auto$alumacc.cc:474:replace_alu$1408.C[26]
.sym 28332 my_adr[27]
.sym 28333 $auto$alumacc.cc:474:replace_alu$1408.C[27]
.sym 28336 my_adr[28]
.sym 28337 $auto$alumacc.cc:474:replace_alu$1408.C[28]
.sym 28340 my_adr[29]
.sym 28341 $auto$alumacc.cc:474:replace_alu$1408.C[29]
.sym 28344 my_adr[30]
.sym 28345 $auto$alumacc.cc:474:replace_alu$1408.C[30]
.sym 28348 my_adr[31]
.sym 28349 $auto$alumacc.cc:474:replace_alu$1408.C[31]
.sym 28350 my_adr[9]
.sym 28354 my_adr[20]
.sym 28358 $add$src/servant_1.2.1/service/service.v:157$113_Y[2]
.sym 28362 my_adr[18]
.sym 28366 my_adr[17]
.sym 28370 my_adr[21]
.sym 28374 my_adr[16]
.sym 28378 my_adr[19]
.sym 28382 my_adr[26]
.sym 28386 my_adr[27]
.sym 28390 servant.wb_ibus_adr[20]
.sym 28394 servant.mdu_rs1[19]
.sym 28395 servant.wb_ibus_adr[19]
.sym 28396 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28398 servant.mdu_rs1[20]
.sym 28399 servant.wb_ibus_adr[20]
.sym 28400 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28402 servant.wb_ibus_adr[19]
.sym 28406 my_adr[24]
.sym 28410 my_adr[25]
.sym 28414 my_adr[1]
.sym 28415 recieve
.sym 28416 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 28418 servant.mdu_rs1[22]
.sym 28419 servant.wb_ibus_adr[22]
.sym 28420 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28422 servant.mdu_rs1[30]
.sym 28423 servant.wb_ibus_adr[30]
.sym 28424 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28426 servant.wb_ibus_adr[25]
.sym 28430 servant.mdu_rs1[29]
.sym 28431 servant.wb_ibus_adr[29]
.sym 28432 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28434 servant.wb_ibus_adr[22]
.sym 28438 servant.wb_ibus_adr[24]
.sym 28442 servant.wb_ibus_adr[23]
.sym 28446 servant.wb_ibus_adr[21]
.sym 28450 servant.mdu_rs1[27]
.sym 28451 servant.wb_ibus_adr[27]
.sym 28452 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28454 servant.mdu_rs1[25]
.sym 28455 servant.wb_ibus_adr[25]
.sym 28456 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28458 servant.wb_ibus_adr[28]
.sym 28462 servant.wb_ibus_adr[26]
.sym 28466 servant.wb_ibus_adr[27]
.sym 28470 servant.mdu_rs1[26]
.sym 28471 servant.wb_ibus_adr[26]
.sym 28472 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28474 servant.mdu_rs1[28]
.sym 28475 servant.wb_ibus_adr[28]
.sym 28476 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28478 servant.wb_ibus_adr[29]
.sym 28482 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 28486 servant.mdu_rs1[31]
.sym 28487 servant.wb_ibus_adr[31]
.sym 28488 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28490 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$733_Y
.sym 28494 servant.mdu_op[0]
.sym 28495 servant.mdu_rs1[0]
.sym 28496 servant.mdu_rs1[1]
.sym 28497 servant.mdu_op[1]
.sym 28498 $abc$8861$ram.we[3]_new_
.sym 28499 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 28502 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$733_Y
.sym 28503 servant.mdu_rs1[1]
.sym 28504 $abc$8861$new_n1886_
.sym 28506 $abc$8861$ram.we[2]_new_
.sym 28507 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 28510 servant.cpu.cpu.decode.opcode[2]
.sym 28511 servant.cpu.cpu.branch_op
.sym 28512 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 28513 $abc$8861$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$705_Y_new_inv_
.sym 28514 servant.cpu.cpu.jump
.sym 28515 $abc$8861$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 28516 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 28517 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 28518 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[1]_new_inv_
.sym 28519 servant.cpu.cpu.cnt_en
.sym 28520 servant.wb_ibus_ack
.sym 28522 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[1]
.sym 28523 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1720[0]
.sym 28526 servant.wb_ibus_adr[30]
.sym 28530 servant.wb_ibus_adr[31]
.sym 28534 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28535 servant.cpu.cpu.state.o_cnt_r[2]
.sym 28536 servant.wb_ibus_adr[0]
.sym 28537 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 28538 servant.cpu.cpu.rs2_addr[0]
.sym 28539 $abc$8861$servant.cpu.cpu.immdec.signbit_new_
.sym 28540 servant.cpu.cpu.branch_op
.sym 28542 $abc$8861$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 28543 servant.cpu.cpu.jump
.sym 28544 $abc$8861$new_n1657_
.sym 28545 $abc$8861$new_n1658_
.sym 28546 $abc$8861$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$493_Y_new_
.sym 28547 servant.cpu.cpu.bufreg_en
.sym 28548 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 28550 $abc$8861$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$486_Y_new_
.sym 28551 $abc$8861$auto$alumacc.cc:474:replace_alu$1432.AA[0]_new_
.sym 28552 servant.cpu.cpu.bufreg.c_r
.sym 28553 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 28554 servant.cpu.rreg0[2]
.sym 28555 $abc$8861$ram.o_wb_rdt[16]_new_inv_
.sym 28556 servant.wb_ibus_ack
.sym 28558 servant.cpu.rreg0[0]
.sym 28559 wb_mem_rdt[14]
.sym 28560 servant.wb_ibus_ack
.sym 28562 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 28563 wb_mem_rdt[12]
.sym 28564 servant.wb_ibus_ack
.sym 28566 servant.cpu.rreg0[3]
.sym 28567 $abc$8861$ram.o_wb_rdt[17]_new_inv_
.sym 28568 servant.wb_ibus_ack
.sym 28570 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 28571 wb_mem_rdt[13]
.sym 28572 servant.wb_ibus_ack
.sym 28574 $abc$8861$ram.o_wb_rdt[19]_new_inv_
.sym 28575 $abc$8861$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$506_Y_new_inv_
.sym 28576 servant.wb_ibus_ack
.sym 28578 $abc$8861$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$486_Y_new_
.sym 28579 $abc$8861$auto$alumacc.cc:474:replace_alu$1432.AA[0]_new_
.sym 28580 servant.cpu.cpu.bufreg.c_r
.sym 28581 servant.cpu.cpu.bufreg_en
.sym 28582 servant.cpu.cpu.decode.opcode[2]
.sym 28583 servant.cpu.cpu.decode.opcode[1]
.sym 28584 servant.cpu.cpu.decode.opcode[0]
.sym 28585 $abc$8861$new_n1476_
.sym 28586 $abc$8861$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 28587 $abc$8861$servant.cpu.cpu.ctrl.offset_a_new_
.sym 28588 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 28589 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 28590 servant.cpu.cpu.decode.opcode[2]
.sym 28591 servant.cpu.cpu.ebreak
.sym 28592 servant.wb_dbus_we
.sym 28593 servant.cpu.cpu.branch_op
.sym 28594 servant.cpu.cpu.state.o_cnt[2]
.sym 28595 servant.cpu.cpu.mem_bytecnt[0]
.sym 28596 servant.cpu.cpu.mem_bytecnt[1]
.sym 28598 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$289_Y_new_
.sym 28599 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 28600 $abc$8861$new_n2039_
.sym 28601 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$287_Y_new_inv_
.sym 28602 $abc$8861$servant.cpu.cpu.ctrl.offset_a_new_
.sym 28603 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 28606 $abc$8861$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 28607 servant.wb_ibus_adr[0]
.sym 28610 servant.mdu_op[2]
.sym 28611 servant.mdu_op[0]
.sym 28612 servant.cpu.rdata0
.sym 28613 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28614 servant.mdu_op[1]
.sym 28615 servant.mdu_op[0]
.sym 28616 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28617 servant.cpu.rdata0
.sym 28618 servant.cpu.cpu.decode.opcode[0]
.sym 28619 servant.cpu.cpu.decode.opcode[1]
.sym 28620 servant.cpu.cpu.decode.opcode[2]
.sym 28622 $abc$8861$new_n1466_
.sym 28623 $abc$8861$new_n1465_
.sym 28624 $abc$8861$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 28625 servant.wb_dbus_we
.sym 28626 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28627 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28630 servant.mdu_op[2]
.sym 28631 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 28632 $abc$8861$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:223$659_Y_new_inv_
.sym 28634 servant.cpu.cpu.decode.opcode[1]
.sym 28635 servant.cpu.cpu.decode.opcode[0]
.sym 28636 servant.cpu.cpu.branch_op
.sym 28637 servant.cpu.rdata0
.sym 28638 servant.mdu_op[2]
.sym 28639 servant.mdu_op[1]
.sym 28640 $abc$8861$new_n2045_
.sym 28641 $abc$8861$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 28642 servant.cpu.cpu.state.stage_two_req
.sym 28643 servant.cpu.cpu.state.misalign_trap_sync
.sym 28644 servant.wb_ibus_ack
.sym 28646 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 28647 servant.cpu.wdata0
.sym 28648 servant.cpu.rf_ram_if.wcnt[0]
.sym 28650 $abc$8861$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$700_Y_new_inv_
.sym 28651 servant.cpu.cpu.cnt_en
.sym 28652 servant.cpu.cpu.state.misalign_trap_sync
.sym 28653 servant.cpu.cpu.state.init_done
.sym 28654 $abc$8861$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 28655 $abc$8861$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 28656 servant.cpu.cpu.cnt_en
.sym 28658 servant.cpu.wdata0
.sym 28662 servant.cpu.rf_ram.regzero
.sym 28663 servant.cpu.rf_ram.rdata[0]
.sym 28664 servant.cpu.rf_ram_if.rdata1
.sym 28665 servant.cpu.rf_ram_if.rtrig1
.sym 28666 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28667 servant.cpu.cpu.state.o_cnt_r[2]
.sym 28668 servant.cpu.cpu.state.o_cnt_r[1]
.sym 28669 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28670 servant.cpu.cpu.branch_op
.sym 28671 $abc$8861$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$614_Y_new_inv_
.sym 28674 servant.cpu.cpu.state.o_cnt_r[2]
.sym 28678 servant.cpu.rf_rreq
.sym 28682 servant.cpu.rf_ram.regzero
.sym 28683 servant.cpu.rf_ram.rdata[1]
.sym 28686 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28690 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28691 servant.cpu.cpu.state.o_cnt_r[1]
.sym 28692 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28694 servant.cpu.rf_wreq
.sym 28695 servant.cpu.rf_ram_if.rgnt
.sym 28696 servant.cpu.cpu.cnt_en
.sym 28697 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$739_Y_new_
.sym 28698 servant.cpu.rf_ram_if.rreq_r
.sym 28702 servant.cpu.cpu.state.o_cnt_r[1]
.sym 28706 servant.wb_ibus_adr[7]
.sym 28710 servant.wb_ibus_adr[6]
.sym 28714 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[1]
.sym 28715 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1696[0]
.sym 28718 servant.mdu_rs1[7]
.sym 28719 servant.wb_ibus_adr[7]
.sym 28720 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28722 servant.wb_ibus_adr[5]
.sym 28730 servant.mdu_rs1[6]
.sym 28731 servant.wb_ibus_adr[6]
.sym 28732 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28734 servant.wb_ibus_adr[8]
.sym 28738 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 28739 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[7]
.sym 28740 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 28741 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[7]
.sym 28742 $abc$8861$ram.we[0]_new_
.sym 28743 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 28746 $abc$8861$ram.we[1]_new_
.sym 28747 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 28750 $add$src/servant_1.2.1/service/service.v:157$113_Y[1]
.sym 28754 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 28755 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[2]
.sym 28756 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 28757 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[2]
.sym 28758 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 28759 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[0]
.sym 28760 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 28761 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[0]
.sym 28762 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 28763 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[1]
.sym 28764 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 28765 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[1]
.sym 28768 my_adr[0]
.sym 28770 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 28771 wb_mem_rdt[20]
.sym 28772 servant.wb_ibus_ack
.sym 28774 $abc$8861$ram.we[0]_new_
.sym 28775 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 28778 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[1]
.sym 28779 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1716[0]
.sym 28782 my_adr[0]
.sym 28786 $abc$8861$ram.we[1]_new_
.sym 28787 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 28790 my_adr[1]
.sym 28794 servant.cpu.rreg0[1]
.sym 28795 $abc$8861$ram.o_wb_rdt[15]_new_inv_
.sym 28796 servant.wb_ibus_ack
.sym 28798 servant.cpu.rreg0[4]
.sym 28799 $abc$8861$ram.o_wb_rdt[18]_new_inv_
.sym 28800 servant.wb_ibus_ack
.sym 28802 servant.wb_ibus_adr[3]
.sym 28806 servant.wb_ibus_adr[2]
.sym 28810 my_adr[10]
.sym 28814 servant.mdu_rs1[3]
.sym 28815 servant.wb_ibus_adr[3]
.sym 28816 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28818 my_adr[13]
.sym 28822 my_adr[11]
.sym 28826 my_adr[15]
.sym 28830 servant.mdu_rs1[2]
.sym 28831 servant.wb_ibus_adr[2]
.sym 28832 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28834 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 28835 $abc$8861$new_n1931_
.sym 28836 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 28838 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[22]
.sym 28842 $abc$8861$auto$wreduce.cc:455:run$1318[0]
.sym 28843 rx_from_ble.data_index[0]
.sym 28844 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 28846 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[1]
.sym 28847 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1708[0]
.sym 28851 $PACKER_VCC_NET
.sym 28852 rx_from_ble.data_index[0]
.sym 28854 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 28858 $abc$8861$ram.we[1]_new_
.sym 28859 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 28862 rx_from_ble.data_index[0]
.sym 28863 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 28864 rx_from_ble.data_index[1]
.sym 28865 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 28866 servant.mdu_rs1[19]
.sym 28870 servant.mdu_rs1[18]
.sym 28871 servant.wb_ibus_adr[18]
.sym 28872 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28874 $abc$8861$auto$ice40_ffinit.cc:141:execute$8455
.sym 28878 adr[11]
.sym 28879 adr[10]
.sym 28880 adr[12]
.sym 28882 servant.mdu_rs1[18]
.sym 28886 servant.mdu_rs1[3]
.sym 28890 adr[12]
.sym 28891 adr[10]
.sym 28892 adr[11]
.sym 28894 $abc$8861$ram.we[0]_new_
.sym 28895 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 28898 rx_done
.sym 28899 $abc$8861$wb_mem_adr[15]_new_
.sym 28900 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 28901 my_adr[15]
.sym 28902 rx_done
.sym 28903 $abc$8861$wb_mem_adr[31]_new_
.sym 28904 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 28905 my_adr[31]
.sym 28906 rx_done
.sym 28907 $abc$8861$wb_mem_adr[20]_new_
.sym 28908 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 28909 my_adr[20]
.sym 28910 rx_done
.sym 28911 $abc$8861$wb_mem_adr[14]_new_
.sym 28912 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 28913 my_adr[14]
.sym 28914 rx_done
.sym 28915 $abc$8861$wb_mem_adr[13]_new_
.sym 28916 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 28917 my_adr[13]
.sym 28918 rx_done
.sym 28919 $abc$8861$wb_mem_adr[30]_new_
.sym 28920 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 28921 my_adr[30]
.sym 28922 rx_done
.sym 28923 $abc$8861$wb_mem_adr[29]_new_
.sym 28924 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 28925 my_adr[29]
.sym 28926 rx_done
.sym 28927 $abc$8861$wb_mem_adr[19]_new_
.sym 28928 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 28929 my_adr[19]
.sym 28930 $abc$8861$ram.we[2]_new_
.sym 28931 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 28934 servant.mdu_rs1[13]
.sym 28935 servant.wb_ibus_adr[13]
.sym 28936 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28938 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[7]_new_inv_
.sym 28939 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[6]_new_inv_
.sym 28942 adr[6]
.sym 28943 adr[7]
.sym 28944 adr[8]
.sym 28945 adr[9]
.sym 28946 adr[13]
.sym 28947 adr[14]
.sym 28948 adr[15]
.sym 28949 $abc$8861$new_n1314_
.sym 28950 adr[28]
.sym 28951 adr[29]
.sym 28952 adr[30]
.sym 28953 adr[31]
.sym 28954 $abc$8861$servant.cpu.cpu.immdec.signbit_new_
.sym 28955 wb_mem_rdt[7]
.sym 28956 servant.wb_ibus_ack
.sym 28958 servant.mdu_rs1[14]
.sym 28959 servant.wb_ibus_adr[14]
.sym 28960 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 28962 rx_done
.sym 28963 $abc$8861$wb_mem_adr[26]_new_
.sym 28964 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 28965 my_adr[26]
.sym 28966 adr[24]
.sym 28967 adr[25]
.sym 28968 adr[26]
.sym 28969 adr[27]
.sym 28970 rx_done
.sym 28971 $abc$8861$wb_mem_adr[27]_new_
.sym 28972 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 28973 my_adr[27]
.sym 28974 rx_done
.sym 28975 $abc$8861$wb_mem_adr[25]_new_
.sym 28976 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 28977 my_adr[25]
.sym 28978 rx_done
.sym 28979 $abc$8861$wb_mem_adr[28]_new_
.sym 28980 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 28981 my_adr[28]
.sym 28982 rx_done
.sym 28983 $abc$8861$wb_mem_adr[24]_new_
.sym 28984 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 28985 my_adr[24]
.sym 28986 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[1]
.sym 28987 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1712[0]
.sym 28990 $abc$8861$ram.we[3]_new_
.sym 28991 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 28994 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$718_Y_new_
.sym 28995 servant.cpu.cpu.state.init_done
.sym 28998 servant.mdu_op[0]
.sym 28999 servant.mdu_op[2]
.sym 29000 servant.mdu_op[1]
.sym 29002 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 29003 servant.mdu_rs1[31]
.sym 29004 servant.cpu.cpu.bufreg_sh_signed
.sym 29005 $abc$8861$new_n1512_
.sym 29006 servant.cpu.cpu.branch_op
.sym 29007 servant.cpu.cpu.decode.opcode[0]
.sym 29008 $abc$8861$new_n1302_
.sym 29009 servant.cpu.cpu.decode.opcode[2]
.sym 29010 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$712_Y_new_
.sym 29011 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 29012 servant.cpu.cpu.cnt_en
.sym 29013 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$719_Y_new_
.sym 29014 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 29015 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[2]
.sym 29016 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 29017 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[2]
.sym 29018 servant.cpu.cpu.branch_op
.sym 29019 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 29020 $abc$8861$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 29022 servant.cpu.cpu.decode.opcode[1]
.sym 29023 servant.cpu.cpu.decode.opcode[2]
.sym 29024 servant.cpu.cpu.decode.opcode[0]
.sym 29025 servant.wb_dbus_we
.sym 29026 servant.mdu_op[2]
.sym 29027 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 29028 servant.cpu.cpu.immdec.imm31
.sym 29030 servant.cpu.cpu.rs2_addr[0]
.sym 29031 servant.cpu.cpu.rd_addr[0]
.sym 29032 servant.cpu.cpu.cnt_done
.sym 29033 $abc$8861$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 29034 $abc$8861$new_n1159_
.sym 29035 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 29036 servant.cpu.cpu.new_irq
.sym 29037 servant.cpu.cpu.state.misalign_trap_sync
.sym 29038 servant.cpu.cpu.cnt_en
.sym 29039 servant.cpu.cpu.decode.opcode[2]
.sym 29040 servant.cpu.cpu.branch_op
.sym 29041 servant.cpu.cpu.state.init_done
.sym 29042 servant.wb_ibus_adr[0]
.sym 29043 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 29044 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 29045 servant.cpu.cpu.state.o_cnt_r[2]
.sym 29046 rx_done
.sym 29047 wb_mem_dat[24]
.sym 29050 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 29051 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[15]
.sym 29052 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 29053 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[15]
.sym 29054 rx_done
.sym 29058 servant.mdu_op[2]
.sym 29059 servant.mdu_op[1]
.sym 29060 servant.mdu_op[0]
.sym 29062 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 29063 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[14]
.sym 29064 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 29065 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[14]
.sym 29066 $abc$8861$new_n1465_
.sym 29067 $abc$8861$new_n1466_
.sym 29070 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 29071 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[7]
.sym 29072 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 29073 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[7]
.sym 29074 servant.cpu.cpu.state.o_cnt_r[2]
.sym 29075 servant.cpu.cpu.state.o_cnt[2]
.sym 29076 servant.cpu.cpu.mem_bytecnt[0]
.sym 29077 servant.cpu.cpu.mem_bytecnt[1]
.sym 29078 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 29079 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[6]
.sym 29080 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 29081 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[6]
.sym 29082 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 29083 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[10]
.sym 29084 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 29085 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[10]
.sym 29086 servant.cpu.cpu.decode.opcode[2]
.sym 29087 servant.cpu.cpu.branch_op
.sym 29090 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 29091 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[8]
.sym 29092 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 29093 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[8]
.sym 29094 rx_done
.sym 29095 wb_mem_dat[26]
.sym 29098 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[1]
.sym 29099 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1710[0]
.sym 29102 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 29103 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[12]
.sym 29104 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 29105 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[12]
.sym 29106 rx_done
.sym 29107 wb_mem_dat[22]
.sym 29110 $abc$8861$ram.we[3]_new_
.sym 29111 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 29114 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 29115 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[9]
.sym 29116 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 29117 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[9]
.sym 29118 $abc$8861$ram.we[2]_new_
.sym 29119 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 29122 rx_done
.sym 29123 wb_mem_dat[28]
.sym 29126 servant.cpu.cpu.decode.op22
.sym 29127 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 29128 servant.cpu.cpu.state.o_cnt_r[3]
.sym 29129 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$621_Y_new_
.sym 29130 servant.cpu.cpu.ebreak
.sym 29131 servant.cpu.cpu.state.o_cnt[2]
.sym 29132 servant.cpu.cpu.decode.op22
.sym 29133 servant.cpu.cpu.state.o_cnt_r[3]
.sym 29134 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$302_Y_new_
.sym 29135 servant.cpu.cpu.csr.mstatus_mie
.sym 29136 $abc$8861$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 29137 $abc$8861$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 29138 rx_done
.sym 29139 wb_mem_dat[29]
.sym 29142 rx_done
.sym 29143 wb_mem_dat[25]
.sym 29146 rx_done
.sym 29147 wb_mem_dat[27]
.sym 29150 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$302_Y_new_
.sym 29151 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7553
.sym 29152 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 29154 servant.cpu.rreg0[4]
.sym 29155 servant.cpu.cpu.rs2_addr[4]
.sym 29156 servant.cpu.raddr[9]
.sym 29157 servant.cpu.rf_ram_if.rcnt[0]
.sym 29158 servant.cpu.rreg0[1]
.sym 29159 $abc$8861$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 29160 servant.cpu.rf_ram_if.rcnt[0]
.sym 29162 servant.cpu.rreg0[2]
.sym 29163 servant.cpu.cpu.rs2_addr[2]
.sym 29164 servant.cpu.raddr[9]
.sym 29165 servant.cpu.rf_ram_if.rcnt[0]
.sym 29166 servant.cpu.raddr[8]
.sym 29167 servant.cpu.raddr[7]
.sym 29168 servant.cpu.raddr[6]
.sym 29170 servant.cpu.rreg0[3]
.sym 29171 servant.cpu.cpu.rs2_addr[3]
.sym 29172 servant.cpu.raddr[9]
.sym 29173 servant.cpu.rf_ram_if.rcnt[0]
.sym 29174 servant.cpu.raddr[4]
.sym 29175 servant.cpu.raddr[5]
.sym 29176 servant.cpu.raddr[9]
.sym 29177 $abc$8861$new_n1323_
.sym 29178 servant.wb_ibus_adr[0]
.sym 29179 servant.cpu.cpu.csr_in
.sym 29180 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 29182 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 29183 $abc$8861$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 29184 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 29185 servant.cpu.rf_ram_if.rcnt[0]
.sym 29186 servant.cpu.rf_ram_if.rcnt[0]
.sym 29190 servant.cpu.rf_ram.regzero
.sym 29191 servant.cpu.rf_ram.rdata[0]
.sym 29192 servant.cpu.rf_ram_if.rdata0[1]
.sym 29193 servant.cpu.rf_ram_if.rcnt[0]
.sym 29194 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 29198 servant.cpu.rf_ram_if.wen0_r
.sym 29199 servant.cpu.rf_ram_if.wen1_r
.sym 29200 servant.cpu.rf_ram_if.wcnt[0]
.sym 29202 servant.cpu.rf_ram_if.wdata0_r
.sym 29203 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 29204 servant.cpu.rf_ram_if.wcnt[0]
.sym 29206 servant.cpu.cpu.cnt_done
.sym 29207 servant.cpu.cpu.state.o_cnt_r[3]
.sym 29210 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 29211 $abc$8861$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 29212 servant.cpu.cpu.cnt_en
.sym 29214 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 29215 $abc$8861$new_n1922_
.sym 29216 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 29217 servant.cpu.cpu.cnt_en
.sym 29219 tx_to_pc.clock_count[0]
.sym 29223 tx_to_pc.clock_count[1]
.sym 29227 tx_to_pc.clock_count[2]
.sym 29231 tx_to_pc.clock_count[3]
.sym 29232 $PACKER_VCC_NET
.sym 29235 tx_to_pc.clock_count[4]
.sym 29236 $PACKER_VCC_NET
.sym 29239 tx_to_pc.clock_count[5]
.sym 29243 tx_to_pc.clock_count[6]
.sym 29247 $PACKER_VCC_NET
.sym 29249 $nextpnr_ICESTORM_LC_11$I3
.sym 29250 $abc$8861$techmap\tx_to_pc.$procmux$1135_Y[0]_new_
.sym 29251 $abc$8861$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$157_Y[0]
.sym 29252 tx_to_pc.data_index[0]
.sym 29253 $nextpnr_ICESTORM_LC_11$COUT
.sym 29254 servant.mdu_rs1[16]
.sym 29258 servant.mdu_rs1[16]
.sym 29259 servant.wb_ibus_adr[16]
.sym 29260 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 29262 servant.mdu_rs1[17]
.sym 29266 servant.mdu_rs1[9]
.sym 29279 $PACKER_VCC_NET
.sym 29280 tx_to_pc.data_index[0]
.sym 29282 servant.wb_ibus_adr[4]
.sym 29286 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 29287 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[13]
.sym 29288 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 29289 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[13]
.sym 29290 servant.wb_ibus_adr[16]
.sym 29294 servant.mdu_rs1[9]
.sym 29295 servant.wb_ibus_adr[9]
.sym 29296 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 29298 servant.wb_ibus_adr[10]
.sym 29302 servant.wb_ibus_adr[9]
.sym 29306 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 29307 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[11]
.sym 29310 servant.wb_ibus_adr[17]
.sym 29314 rx_done
.sym 29315 $abc$8861$wb_mem_adr[7]_new_
.sym 29316 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29317 my_adr[7]
.sym 29318 adr[2]
.sym 29319 adr[3]
.sym 29320 adr[4]
.sym 29321 adr[5]
.sym 29322 rx_done
.sym 29323 $abc$8861$wb_mem_adr[6]_new_
.sym 29324 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29325 my_adr[6]
.sym 29326 servant.mdu_rs1[17]
.sym 29327 servant.wb_ibus_adr[17]
.sym 29328 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 29330 rx_done
.sym 29331 $abc$8861$wb_mem_adr[3]_new_
.sym 29332 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29333 my_adr[3]
.sym 29334 rx_done
.sym 29335 wb_mem_dat[11]
.sym 29338 rx_done
.sym 29339 $abc$8861$wb_mem_adr[2]_new_
.sym 29340 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29341 my_adr[2]
.sym 29342 rx_done
.sym 29343 $abc$8861$wb_mem_adr[9]_new_
.sym 29344 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29345 my_adr[9]
.sym 29346 rx_done
.sym 29347 wb_mem_dat[4]
.sym 29348 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29349 from_ble[4]
.sym 29350 rx_done
.sym 29351 $abc$8861$wb_mem_adr[11]_new_
.sym 29352 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29353 my_adr[11]
.sym 29354 rx_done
.sym 29355 $abc$8861$wb_mem_adr[18]_new_
.sym 29356 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29357 my_adr[18]
.sym 29358 adr[0]
.sym 29359 adr[1]
.sym 29360 $abc$8861$new_n1312_
.sym 29362 $abc$8861$new_n1770_
.sym 29363 servant.wb_ibus_adr[1]
.sym 29364 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29365 my_adr[1]
.sym 29366 rx_done
.sym 29367 $abc$8861$wb_mem_adr[10]_new_
.sym 29368 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29369 my_adr[10]
.sym 29370 servant.wb_ibus_adr[0]
.sym 29371 $abc$8861$new_n1770_
.sym 29372 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29373 my_adr[0]
.sym 29374 rx_done
.sym 29375 $abc$8861$wb_mem_adr[12]_new_
.sym 29376 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29377 my_adr[12]
.sym 29379 tx_to_pc.data_index[0]
.sym 29384 tx_to_pc.data_index[1]
.sym 29388 tx_to_pc.data_index[2]
.sym 29389 $auto$alumacc.cc:474:replace_alu$1417.C[2]
.sym 29390 servant.mdu_rs1[30]
.sym 29391 servant.mdu_rs1[31]
.sym 29394 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$322_Y_new_inv_
.sym 29395 $abc$8861$new_n1906_
.sym 29398 $abc$8861$techmap\tx_to_pc.$procmux$1135_Y[0]_new_
.sym 29399 $abc$8861$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$157_Y[2]
.sym 29400 tx_to_pc.data_index[2]
.sym 29401 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 29402 servant.cpu.cpu.csr.mcause3_0[3]
.sym 29403 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 29404 servant.cpu.cpu.new_irq
.sym 29405 servant.cpu.cpu.branch_op
.sym 29406 servant.mdu_rs1[10]
.sym 29407 servant.wb_ibus_adr[10]
.sym 29408 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 29410 servant.wb_ibus_adr[12]
.sym 29414 $abc$8861$new_n1311_
.sym 29415 $abc$8861$new_n1313_
.sym 29416 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 29418 servant.wb_ibus_adr[1]
.sym 29422 servant.wb_ibus_adr[11]
.sym 29426 servant.wb_ibus_adr[18]
.sym 29430 servant.wb_ibus_adr[15]
.sym 29434 servant.mdu_rs1[11]
.sym 29435 servant.wb_ibus_adr[11]
.sym 29436 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 29438 servant.mdu_rs1[15]
.sym 29439 servant.wb_ibus_adr[15]
.sym 29440 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 29442 servant.mdu_rs1[13]
.sym 29446 servant.mdu_rs1[11]
.sym 29450 servant.mdu_rs1[15]
.sym 29454 servant.cpu.cpu.state.misalign_trap_sync
.sym 29455 servant.cpu.cpu.csr.mcause3_0[2]
.sym 29456 servant.cpu.cpu.branch_op
.sym 29457 servant.wb_dbus_we
.sym 29458 servant.mdu_rs1[12]
.sym 29459 servant.wb_ibus_adr[12]
.sym 29460 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 29462 servant.mdu_rs1[10]
.sym 29466 servant.mdu_rs1[14]
.sym 29470 servant.mdu_rs1[12]
.sym 29474 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 29475 $abc$8861$servant.cpu.cpu.immdec.signbit_new_
.sym 29476 $abc$8861$new_n2048_
.sym 29477 servant.cpu.cpu.decode.opcode[0]
.sym 29478 servant.wb_ibus_ack
.sym 29479 servant.cpu.cpu.cnt_en
.sym 29485 servant.cpu.cpu.bufreg_en
.sym 29486 servant.cpu.cpu.immdec.imm7
.sym 29487 $abc$8861$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$512_Y_new_
.sym 29488 servant.cpu.cpu.decode.opcode[0]
.sym 29489 servant.cpu.cpu.branch_op
.sym 29490 wb_mem_rdt[2]
.sym 29494 servant.mdu_op[0]
.sym 29495 servant.mdu_rs1[0]
.sym 29496 servant.mdu_rs1[1]
.sym 29497 servant.mdu_op[1]
.sym 29498 servant.mdu_rs1[0]
.sym 29499 servant.mdu_rs1[1]
.sym 29500 servant.mdu_op[1]
.sym 29501 rx_done
.sym 29502 cyc
.sym 29503 we
.sym 29506 servant.mdu_op[1]
.sym 29507 servant.cpu.cpu.decode.opcode[2]
.sym 29510 $abc$8861$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 29511 servant.cpu.cpu.state.init_done
.sym 29512 servant.cpu.cpu.new_irq
.sym 29514 servant.mdu_op[0]
.sym 29515 servant.mdu_rs1[1]
.sym 29516 servant.mdu_op[1]
.sym 29517 servant.mdu_rs1[0]
.sym 29518 $abc$8861$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$705_Y_new_inv_
.sym 29519 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$704_Y_new_
.sym 29522 $abc$8861$wb_mem_sel[3]_new_inv_
.sym 29523 rx_done
.sym 29524 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29526 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 29527 rx_done
.sym 29528 servant.wb_dbus_we
.sym 29529 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29530 $abc$8861$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$190_Y_new_
.sym 29531 sel[3]
.sym 29534 $abc$8861$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 29535 servant.mdu_op[2]
.sym 29536 $abc$8861$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29537 $abc$8861$new_n1880_
.sym 29538 wb_mem_rdt[12]
.sym 29542 wb_mem_rdt[14]
.sym 29546 wb_mem_rdt[5]
.sym 29550 wb_mem_rdt[13]
.sym 29554 wb_mem_rdt[3]
.sym 29558 wb_mem_rdt[6]
.sym 29562 wb_mem_rdt[4]
.sym 29566 wb_mem_dat[5]
.sym 29567 servant.mdu_op[2]
.sym 29568 servant.cpu.cpu.state.stage_two_req
.sym 29569 $abc$8861$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29570 rx_done
.sym 29571 wb_mem_dat[17]
.sym 29574 servant.cpu.cpu.mem_bytecnt[1]
.sym 29575 servant.mdu_rs1[1]
.sym 29576 servant.mdu_rs1[0]
.sym 29577 servant.cpu.cpu.mem_bytecnt[0]
.sym 29578 rx_done
.sym 29579 wb_mem_dat[20]
.sym 29582 servant.mdu_op[2]
.sym 29583 servant.mdu_op[1]
.sym 29584 servant.mdu_op[0]
.sym 29585 servant.cpu.cpu.decode.op21
.sym 29586 rx_done
.sym 29587 wb_mem_dat[19]
.sym 29590 servant.mdu_op[2]
.sym 29591 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 29592 servant.cpu.cpu.immdec.imm31
.sym 29593 servant.cpu.cpu.cnt_done
.sym 29594 servant.cpu.cpu.bufreg_sh_signed
.sym 29595 servant.wb_dbus_we
.sym 29596 servant.mdu_op[1]
.sym 29597 servant.mdu_op[0]
.sym 29598 rx_done
.sym 29599 wb_mem_dat[21]
.sym 29602 servant.cpu.cpu.state.misalign_trap_sync
.sym 29603 servant.cpu.cpu.csr.mcause3_0[1]
.sym 29604 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$322_Y_new_inv_
.sym 29606 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 29607 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[3]
.sym 29608 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 29609 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[3]
.sym 29610 $abc$8861$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$604_Y_new_
.sym 29611 servant.cpu.cpu.decode.op26
.sym 29612 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 29614 servant.cpu.cpu.mem_bytecnt[0]
.sym 29615 servant.cpu.cpu.mem_bytecnt[1]
.sym 29616 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$621_Y_new_
.sym 29617 $abc$8861$new_n1298_
.sym 29618 $abc$8861$new_n1159_
.sym 29619 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 29620 servant.cpu.cpu.new_irq
.sym 29622 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$309_Y_new_
.sym 29623 $abc$8861$servant.cpu.cpu.csr.mcause_new_
.sym 29626 $abc$8861$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$604_Y_new_
.sym 29627 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 29630 servant.cpu.cpu.cnt_done
.sym 29631 servant.cpu.cpu.csr.mcause31
.sym 29632 servant.cpu.cpu.csr.mcause3_0[0]
.sym 29633 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 29634 wb_mem_rdt[20]
.sym 29638 $abc$8861$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$384_Y_new_inv_
.sym 29639 $abc$8861$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$278_Y_new_
.sym 29640 servant.mdu_op[1]
.sym 29641 servant.mdu_op[0]
.sym 29642 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$289_Y_new_
.sym 29643 $abc$8861$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$287_Y_new_inv_
.sym 29646 servant.cpu.rdata0
.sym 29647 servant.cpu.rreg0[0]
.sym 29648 servant.mdu_op[2]
.sym 29650 wb_mem_rdt[26]
.sym 29654 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 29655 $abc$8861$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$604_Y_new_
.sym 29656 servant.cpu.cpu.decode.op21
.sym 29658 wb_mem_rdt[22]
.sym 29662 servant.cpu.cpu.ebreak
.sym 29663 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$617_Y_new_
.sym 29664 $abc$8861$servant.cpu.cpu.decode.csr_op_new_
.sym 29666 $abc$8861$new_n2024_
.sym 29667 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 29668 servant.cpu.rreg0[0]
.sym 29669 servant.cpu.rf_ram_if.rcnt[0]
.sym 29671 $PACKER_VCC_NET
.sym 29672 servant.wb_timer_rdt[0]
.sym 29674 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$617_Y_new_
.sym 29675 servant.cpu.cpu.rd_addr[0]
.sym 29676 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 29677 servant.cpu.rf_ram_if.wcnt[0]
.sym 29678 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 29679 servant.cpu.cpu.cnt_done
.sym 29682 $abc$8861$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 29683 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 29684 servant.cpu.cpu.rs2_addr[1]
.sym 29685 $abc$8861$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$402_Y[1]_new_inv_
.sym 29686 servant.cpu.waddr[9]
.sym 29687 servant.cpu.cpu.rd_addr[3]
.sym 29690 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 29691 servant.cpu.cpu.rs2_addr[0]
.sym 29692 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$617_Y_new_
.sym 29693 $abc$8861$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 29694 servant.cpu.cpu.ebreak
.sym 29695 $abc$8861$servant.cpu.cpu.decode.csr_op_new_
.sym 29696 servant.cpu.cpu.decode.op26
.sym 29697 $abc$8861$servant.cpu.cpu.csr.i_mret_new_
.sym 29699 servant.cpu.rf_ram_if.rcnt[0]
.sym 29703 servant.cpu.raddr[0]
.sym 29707 servant.cpu.raddr[1]
.sym 29708 $PACKER_VCC_NET
.sym 29709 $auto$alumacc.cc:474:replace_alu$1456.C[2]
.sym 29711 servant.cpu.raddr[2]
.sym 29712 $PACKER_VCC_NET
.sym 29713 $auto$alumacc.cc:474:replace_alu$1456.C[3]
.sym 29715 servant.cpu.raddr[3]
.sym 29716 $PACKER_VCC_NET
.sym 29717 $auto$alumacc.cc:474:replace_alu$1456.C[4]
.sym 29718 servant.cpu.rf_ram_if.wcnt[0]
.sym 29719 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 29722 servant.cpu.rdata[1]
.sym 29726 servant.cpu.rf_ram_if.rcnt[0]
.sym 29731 tx_to_pc.clock_count[0]
.sym 29736 tx_to_pc.clock_count[1]
.sym 29740 tx_to_pc.clock_count[2]
.sym 29741 $auto$alumacc.cc:474:replace_alu$1423.C[2]
.sym 29744 tx_to_pc.clock_count[3]
.sym 29745 $auto$alumacc.cc:474:replace_alu$1423.C[3]
.sym 29748 tx_to_pc.clock_count[4]
.sym 29749 $auto$alumacc.cc:474:replace_alu$1423.C[4]
.sym 29752 tx_to_pc.clock_count[5]
.sym 29753 $auto$alumacc.cc:474:replace_alu$1423.C[5]
.sym 29756 tx_to_pc.clock_count[6]
.sym 29757 $auto$alumacc.cc:474:replace_alu$1423.C[6]
.sym 29758 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 29759 $abc$8861$auto$wreduce.cc:455:run$1321[5]
.sym 29762 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 29763 tx_to_pc.state[0]
.sym 29764 tx_to_pc.state[1]
.sym 29766 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 29767 $abc$8861$auto$wreduce.cc:455:run$1321[2]
.sym 29770 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 29771 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[14]
.sym 29774 tx_to_pc.state[1]
.sym 29775 pc_active
.sym 29776 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 29777 tx_to_pc.state[0]
.sym 29778 tx_to_pc.state[0]
.sym 29779 tx_to_pc.state[1]
.sym 29782 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 29783 $abc$8861$auto$wreduce.cc:455:run$1321[6]
.sym 29786 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 29787 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[2]
.sym 29790 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 29791 $abc$8861$auto$wreduce.cc:455:run$1321[3]
.sym 29794 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 29795 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[11]
.sym 29796 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 29797 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[11]
.sym 29798 $abc$8861$auto$rtlil.cc:1874:Eq$1464
.sym 29802 clock_gen.pll.rst_reg[1]
.sym 29803 servant.cpu.cpu.state.ibus_cyc
.sym 29806 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[27]_new_
.sym 29807 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[75]_new_
.sym 29808 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5068[1]_new_inv_
.sym 29809 $abc$8861$new_n1556_
.sym 29810 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 29811 $abc$8861$techmap\tx_to_pc.$procmux$1135_Y[0]_new_
.sym 29812 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2568_new_
.sym 29813 $abc$8861$new_n1767_
.sym 29814 $abc$8861$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$153.buffer[0]_new_inv_
.sym 29815 tx_to_pc.state[0]
.sym 29816 tx_to_pc.state[1]
.sym 29818 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 29819 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[11]
.sym 29820 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 29821 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[11]
.sym 29822 tx_to_pc.state[0]
.sym 29823 tx_to_pc.state[1]
.sym 29826 tx_to_pc.state[1]
.sym 29830 rx_done
.sym 29831 wb_mem_dat[12]
.sym 29834 tx_to_pc.state[1]
.sym 29835 tx_to_pc.state[0]
.sym 29836 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 29838 $abc$8861$new_n1104_
.sym 29839 $abc$8861$new_n1105_
.sym 29840 $abc$8861$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$153.$4\buffer[7:0][0]_new_inv_
.sym 29841 tx_to_pc.data_index[0]
.sym 29842 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[29]_new_
.sym 29843 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[61]_new_
.sym 29844 $abc$8861$new_n1398_
.sym 29845 $abc$8861$new_n1399_
.sym 29846 rx_done
.sym 29847 wb_mem_dat[3]
.sym 29848 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29849 from_ble[3]
.sym 29850 rx_done
.sym 29851 wb_mem_dat[2]
.sym 29852 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29853 from_ble[2]
.sym 29854 rx_done
.sym 29855 wb_mem_dat[0]
.sym 29856 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29857 from_ble[0]
.sym 29858 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 29859 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[13]
.sym 29862 wb_mem_rdt[0]
.sym 29866 adr[12]
.sym 29867 adr[10]
.sym 29868 adr[11]
.sym 29870 wb_mem_rdt[7]
.sym 29874 wb_mem_rdt[2]
.sym 29878 adr[12]
.sym 29879 adr[10]
.sym 29880 adr[11]
.sym 29882 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 29883 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 29884 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 29885 rx_done
.sym 29886 rx_done
.sym 29887 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 29890 adr[10]
.sym 29891 adr[11]
.sym 29892 adr[12]
.sym 29894 adr[16]
.sym 29895 adr[17]
.sym 29896 adr[18]
.sym 29897 adr[19]
.sym 29898 tx_to_pc.data_index[0]
.sym 29899 tx_to_pc.data_index[1]
.sym 29900 tx_to_pc.data_index[2]
.sym 29902 wb_mem_rdt[6]
.sym 29906 tx_to_pc.state[0]
.sym 29910 adr[12]
.sym 29911 adr[11]
.sym 29912 adr[10]
.sym 29914 wb_mem_rdt[4]
.sym 29918 adr[10]
.sym 29919 adr[12]
.sym 29920 adr[11]
.sym 29922 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 29923 servant.cpu.cpu.cnt_done
.sym 29926 servant.cpu.cpu.cnt_done
.sym 29927 clock_gen.pll.rst_reg[1]
.sym 29930 wb_mem_dat[4]
.sym 29931 $abc$8861$auto$wreduce.cc:455:run$1319[3]
.sym 29932 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 29934 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[11]
.sym 29935 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 29936 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[11]_new_inv_
.sym 29938 servant.wb_ibus_adr[13]
.sym 29942 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1836[0]_new_inv_
.sym 29943 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1831[3]_new_inv_
.sym 29944 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[4]_new_inv_
.sym 29945 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1896[5]_new_inv_
.sym 29946 servant.wb_ibus_adr[14]
.sym 29950 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1836[0]_new_inv_
.sym 29951 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1831[3]_new_inv_
.sym 29952 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[4]_new_inv_
.sym 29953 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$1822[5]_new_inv_
.sym 29954 adr[20]
.sym 29955 adr[22]
.sym 29956 adr[21]
.sym 29957 adr[23]
.sym 29958 $abc$8861$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$190_Y_new_
.sym 29959 sel[0]
.sym 29962 adr[20]
.sym 29963 adr[22]
.sym 29964 adr[21]
.sym 29965 adr[23]
.sym 29966 rx_done
.sym 29967 $abc$8861$wb_mem_adr[23]_new_
.sym 29968 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[23]
.sym 29969 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29970 $abc$8861$wb_mem_sel[1]_new_inv_
.sym 29971 rx_done
.sym 29972 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29974 $abc$8861$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$190_Y_new_
.sym 29975 sel[1]
.sym 29978 rx_done
.sym 29979 $abc$8861$wb_mem_adr[21]_new_
.sym 29980 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29981 my_adr[21]
.sym 29982 rx_done
.sym 29983 $abc$8861$wb_mem_adr[22]_new_
.sym 29984 $abc$8861$auto$alumacc.cc:474:replace_alu$1403.BB[22]
.sym 29985 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29986 rx_done
.sym 29987 servant.mdu_rs1[0]
.sym 29988 servant.mdu_rs1[1]
.sym 29989 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 29990 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 29991 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 29992 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 29993 rx_done
.sym 29994 wb_mem_dat[6]
.sym 29995 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 29996 $abc$8861$new_n1678_
.sym 29998 $abc$8861$auto$wreduce.cc:455:run$1319[5]
.sym 29999 servant.cpu.cpu.cnt_done
.sym 30000 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 30001 $abc$8861$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 30002 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 30003 $abc$8861$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 30006 rx_done
.sym 30007 wb_mem_dat[14]
.sym 30010 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 30011 servant.cpu.cpu.cnt_en
.sym 30012 servant.wb_ibus_ack
.sym 30014 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 30015 $abc$8861$and$src/servant_1.2.1/service/service.v:184$136_Y[2]_new_
.sym 30018 servant.cpu.cpu.decode.opcode[2]
.sym 30019 $abc$8861$new_n1881_
.sym 30020 servant.wb_dbus_ack
.sym 30021 servant.cpu.cpu.branch_op
.sym 30022 $abc$8861$techmap\ram.$and$src/servant_1.2.1/service/servant_ram.v:21$190_Y_new_
.sym 30023 sel[2]
.sym 30026 servant.cpu.cpu.rd_addr[1]
.sym 30027 wb_mem_rdt[7]
.sym 30028 servant.wb_ibus_ack
.sym 30030 $abc$8861$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$238_Y_new_inv_
.sym 30031 wb_mem_ack
.sym 30034 servant.cpu.cpu.rd_addr[3]
.sym 30035 $abc$8861$ram.o_wb_rdt[9]_new_inv_
.sym 30036 servant.wb_ibus_ack
.sym 30038 servant.mdu_op[2]
.sym 30039 servant.wb_dbus_we
.sym 30040 servant.cpu.cpu.bufreg_sh_signed
.sym 30041 servant.mdu_op[1]
.sym 30042 servant.wb_timer_rdt[0]
.sym 30043 clock_gen.pll.rst_reg[1]
.sym 30046 servant.cpu.cpu.rd_addr[2]
.sym 30047 $abc$8861$ram.o_wb_rdt[8]_new_inv_
.sym 30048 servant.wb_ibus_ack
.sym 30050 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 30051 servant.cpu.cpu.cnt_en
.sym 30054 wb_mem_dat[0]
.sym 30055 wb_mem_dat[16]
.sym 30056 servant.mdu_rs1[0]
.sym 30057 $abc$8861$new_n2041_
.sym 30058 $abc$8861$ram.we[3]_new_
.sym 30059 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 30062 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 30063 tx_to_pc.data_index[0]
.sym 30064 tx_to_pc.data_index[1]
.sym 30065 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2568_new_
.sym 30066 wb_mem_dat[8]
.sym 30067 wb_mem_dat[24]
.sym 30068 servant.mdu_rs1[0]
.sym 30069 servant.mdu_rs1[1]
.sym 30070 $abc$8861$techmap\tx_to_pc.$procmux$1160_Y[2]_new_inv_
.sym 30071 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2568_new_
.sym 30074 $abc$8861$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 30075 servant.cpu.cpu.cnt_en
.sym 30076 $abc$8861$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 30077 servant.wb_dbus_ack
.sym 30078 $abc$8861$techmap\tx_to_pc.$procmux$1160_Y[0]_new_inv_
.sym 30079 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2568_new_
.sym 30082 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 30083 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[11]
.sym 30084 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 30085 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[11]
.sym 30086 servant.mdu_rs1[1]
.sym 30090 servant.cpu.cpu.rd_addr[1]
.sym 30091 $abc$8861$new_n1923_
.sym 30092 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 30094 $abc$8861$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$732_Y
.sym 30095 servant.mdu_rs1[2]
.sym 30096 $abc$8861$new_n1512_
.sym 30098 servant.cpu.cpu.rd_addr[4]
.sym 30099 servant.cpu.cpu.rd_addr[3]
.sym 30100 servant.cpu.cpu.rd_addr[2]
.sym 30101 servant.cpu.cpu.rd_addr[0]
.sym 30106 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 30107 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[11]
.sym 30110 servant.wb_dbus_ack
.sym 30111 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 30112 wb_mem_dat[0]
.sym 30113 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7775
.sym 30114 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 30115 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[4]
.sym 30116 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 30117 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[4]
.sym 30118 wb_mem_rdt[30]
.sym 30122 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 30123 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[5]
.sym 30124 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 30125 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[5]
.sym 30126 wb_mem_rdt[21]
.sym 30130 wb_mem_rdt[31]
.sym 30134 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 30135 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[0]
.sym 30138 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 30139 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[3]
.sym 30140 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 30141 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[3]
.sym 30142 servant.cpu.cpu.branch_op
.sym 30143 servant.wb_dbus_we
.sym 30144 servant.cpu.cpu.decode.opcode[2]
.sym 30145 servant.cpu.cpu.decode.opcode[0]
.sym 30146 servant.cpu.cpu.cnt_done
.sym 30147 $abc$8861$servant.cpu.cpu.decode.csr_op_new_
.sym 30148 $abc$8861$new_n1496_
.sym 30149 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 30150 servant.cpu.cpu.decode.op21
.sym 30151 servant.cpu.cpu.decode.op26
.sym 30154 servant.cpu.cpu.ebreak
.sym 30155 servant.cpu.cpu.decode.op21
.sym 30158 $abc$8861$servant.cpu.cpu.decode.csr_op_new_
.sym 30159 servant.cpu.cpu.cnt_en
.sym 30160 $abc$8861$new_n1496_
.sym 30162 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 30163 servant.cpu.cpu.cnt_done
.sym 30166 servant.cpu.cpu.ebreak
.sym 30167 $abc$8861$new_n1159_
.sym 30168 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 30169 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$316_Y_new_
.sym 30170 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[19]_new_
.sym 30171 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[51]_new_
.sym 30172 $abc$8861$new_n1648_
.sym 30173 $abc$8861$new_n1649_
.sym 30174 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$309_Y_new_
.sym 30175 $abc$8861$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 30176 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7553
.sym 30178 servant.cpu.cpu.decode.op26
.sym 30179 servant.cpu.cpu.ebreak
.sym 30180 servant.cpu.cpu.rd_addr[1]
.sym 30181 servant.cpu.rf_ram_if.wcnt[0]
.sym 30182 servant.cpu.cpu.csr_in
.sym 30183 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 30186 $abc$8861$auto$simplemap.cc:250:simplemap_eqne$7561[1]_new_
.sym 30187 clock_gen.pll.rst_reg[1]
.sym 30190 $abc$8861$new_n1454_
.sym 30191 $abc$8861$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$315_Y_new_
.sym 30194 servant.cpu.cpu.rs2_addr[2]
.sym 30195 wb_mem_rdt[21]
.sym 30196 servant.wb_ibus_ack
.sym 30198 servant.cpu.waddr[9]
.sym 30199 servant.cpu.cpu.rd_addr[2]
.sym 30202 servant.cpu.cpu.rs2_addr[1]
.sym 30203 wb_mem_rdt[20]
.sym 30204 servant.wb_ibus_ack
.sym 30206 servant.cpu.waddr[9]
.sym 30207 servant.cpu.cpu.rd_addr[4]
.sym 30210 servant.cpu.cpu.rs2_addr[4]
.sym 30211 $abc$8861$ram.o_wb_rdt[23]_new_inv_
.sym 30212 servant.wb_ibus_ack
.sym 30215 servant.cpu.rf_ram_if.rcnt[0]
.sym 30217 $PACKER_VCC_NET
.sym 30218 servant.cpu.cpu.decode.opcode[2]
.sym 30219 servant.wb_dbus_we
.sym 30220 servant.cpu.cpu.branch_op
.sym 30221 servant.cpu.cpu.decode.opcode[0]
.sym 30222 servant.cpu.cpu.immdec.imm30_25[0]
.sym 30223 $abc$8861$ram.o_wb_rdt[24]_new_inv_
.sym 30224 servant.wb_ibus_ack
.sym 30230 $abc$8861$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$583_Y_new_
.sym 30231 servant.cpu.cpu.decode.opcode[0]
.sym 30232 servant.wb_dbus_we
.sym 30234 servant.cpu.cpu.rs2_addr[3]
.sym 30235 wb_mem_rdt[22]
.sym 30236 servant.wb_ibus_ack
.sym 30238 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 30239 servant.cpu.cpu.cnt_en
.sym 30240 servant.wb_ibus_ack
.sym 30242 $abc$8861$auto$rtlil.cc:1969:NotGate$8627
.sym 30243 tx_to_pc.clock_count[0]
.sym 30244 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 30246 clock_gen.pll.rst_reg[1]
.sym 30250 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 30251 clock_gen.pll.rst_reg[1]
.sym 30254 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 30255 $abc$8861$auto$wreduce.cc:455:run$1321[4]
.sym 30259 $PACKER_VCC_NET
.sym 30260 tx_to_pc.clock_count[0]
.sym 30266 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 30267 $abc$8861$auto$wreduce.cc:455:run$1321[0]
.sym 30274 clock_gen.pll.rst_reg[0]
.sym 30278 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[30]_new_
.sym 30279 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[62]_new_
.sym 30280 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$4988[2]_new_inv_
.sym 30281 $abc$8861$new_n1405_
.sym 30282 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[18]_new_
.sym 30283 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[50]_new_
.sym 30284 $abc$8861$new_n1356_
.sym 30285 $abc$8861$new_n1357_
.sym 30286 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30287 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[12]
.sym 30290 $0\pc_active[0:0]
.sym 30294 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30295 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[9]
.sym 30298 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 30299 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[11]
.sym 30302 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 30303 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[14]
.sym 30304 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 30305 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[14]
.sym 30306 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 30307 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[14]
.sym 30308 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 30309 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[14]
.sym 30310 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 30311 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[8]
.sym 30312 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 30313 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[8]
.sym 30314 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7583
.sym 30318 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 30319 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[10]
.sym 30320 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 30321 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[10]
.sym 30322 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 30323 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[5]
.sym 30326 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 30327 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[3]
.sym 30330 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 30331 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[9]
.sym 30332 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 30333 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[9]
.sym 30334 servant.wb_ibus_ack
.sym 30335 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7328
.sym 30338 $abc$8861$new_n1124_
.sym 30339 data_to[7]
.sym 30340 $abc$8861$auto$ice40_ffinit.cc:141:execute$8519
.sym 30341 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 30342 tx_to_pc.state[0]
.sym 30343 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 30344 tx_to_pc.state[1]
.sym 30346 $abc$8861$new_n1124_
.sym 30347 data_to[3]
.sym 30348 $abc$8861$auto$ice40_ffinit.cc:141:execute$8527
.sym 30349 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 30350 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30351 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[6]
.sym 30354 $abc$8861$auto$ice40_ffinit.cc:141:execute$8527
.sym 30355 $abc$8861$auto$ice40_ffinit.cc:141:execute$8515
.sym 30356 tx_to_pc.data_index[2]
.sym 30357 tx_to_pc.data_index[1]
.sym 30358 $abc$8861$auto$ice40_ffinit.cc:141:execute$8519
.sym 30359 $abc$8861$auto$ice40_ffinit.cc:141:execute$8511
.sym 30360 tx_to_pc.data_index[1]
.sym 30361 tx_to_pc.data_index[2]
.sym 30362 $abc$8861$new_n1124_
.sym 30363 data_to[5]
.sym 30364 $abc$8861$auto$ice40_ffinit.cc:141:execute$8511
.sym 30365 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 30366 $abc$8861$new_n1124_
.sym 30367 data_to[1]
.sym 30368 $abc$8861$auto$ice40_ffinit.cc:141:execute$8515
.sym 30369 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 30370 $abc$8861$new_n1124_
.sym 30371 data_to[6]
.sym 30372 $abc$8861$auto$ice40_ffinit.cc:141:execute$8503
.sym 30373 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 30374 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30375 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[1]
.sym 30378 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30379 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[7]
.sym 30382 $abc$8861$auto$ice40_ffinit.cc:141:execute$8507
.sym 30383 $abc$8861$auto$ice40_ffinit.cc:141:execute$8503
.sym 30384 tx_to_pc.data_index[1]
.sym 30385 tx_to_pc.data_index[2]
.sym 30386 $abc$8861$auto$ice40_ffinit.cc:141:execute$8523
.sym 30387 $abc$8861$auto$ice40_ffinit.cc:141:execute$8499
.sym 30388 tx_to_pc.data_index[1]
.sym 30389 $abc$8861$new_n2020_
.sym 30390 $abc$8861$new_n1124_
.sym 30391 data_to[0]
.sym 30392 $abc$8861$auto$ice40_ffinit.cc:141:execute$8523
.sym 30393 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 30394 $abc$8861$new_n1124_
.sym 30395 data_to[4]
.sym 30396 $abc$8861$auto$ice40_ffinit.cc:141:execute$8499
.sym 30397 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 30398 $abc$8861$new_n1124_
.sym 30399 data_to[2]
.sym 30400 $abc$8861$auto$ice40_ffinit.cc:141:execute$8507
.sym 30401 $abc$8861$techmap$techmap\tx_to_pc.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 30402 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 30403 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 30404 servant.wb_dbus_ack
.sym 30406 wb_mem_dat[3]
.sym 30407 $abc$8861$auto$wreduce.cc:455:run$1319[2]
.sym 30408 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 30410 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 30411 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 30412 servant.wb_dbus_ack
.sym 30414 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30415 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[2]
.sym 30416 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[2]_new_inv_
.sym 30418 servant.mdu_rs1[30]
.sym 30419 $abc$8861$ram.o_wb_rdt[10]_new_inv_
.sym 30420 servant.wb_timer_rdt[10]
.sym 30421 servant.mdu_rs1[31]
.sym 30422 wb_mem_dat[11]
.sym 30423 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 30424 servant.wb_dbus_ack
.sym 30426 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 30427 wb_mem_rdt[0]
.sym 30428 $abc$8861$new_n1663_
.sym 30430 servant.mdu_rs1[31]
.sym 30431 servant.wb_timer_rdt[2]
.sym 30432 wb_mem_rdt[2]
.sym 30433 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 30435 wb_mem_dat[0]
.sym 30439 wb_mem_dat[1]
.sym 30440 $PACKER_VCC_NET
.sym 30443 wb_mem_dat[2]
.sym 30444 $PACKER_VCC_NET
.sym 30445 $auto$alumacc.cc:474:replace_alu$1435.C[2]
.sym 30447 wb_mem_dat[3]
.sym 30448 $PACKER_VCC_NET
.sym 30449 $auto$alumacc.cc:474:replace_alu$1435.C[3]
.sym 30451 wb_mem_dat[4]
.sym 30452 $PACKER_VCC_NET
.sym 30453 $auto$alumacc.cc:474:replace_alu$1435.C[4]
.sym 30455 wb_mem_dat[5]
.sym 30456 $PACKER_VCC_NET
.sym 30457 $auto$alumacc.cc:474:replace_alu$1435.C[5]
.sym 30458 wb_mem_rdt[1]
.sym 30462 wb_mem_rdt[5]
.sym 30466 servant.mdu_rs1[30]
.sym 30467 $abc$8861$ram.o_wb_rdt[11]_new_inv_
.sym 30468 servant.wb_timer_rdt[11]
.sym 30469 servant.mdu_rs1[31]
.sym 30470 tx_to_ble.state[0]
.sym 30475 wb_mem_dat[0]
.sym 30477 $PACKER_VCC_NET
.sym 30478 servant.cpu.cpu.rd_addr[4]
.sym 30479 $abc$8861$ram.o_wb_rdt[10]_new_inv_
.sym 30480 servant.wb_ibus_ack
.sym 30482 servant.mdu_rs1[31]
.sym 30483 servant.wb_timer_rdt[3]
.sym 30484 wb_mem_rdt[3]
.sym 30485 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 30486 servant.mdu_rs1[30]
.sym 30487 servant.wb_gpio_rdt
.sym 30488 servant.wb_timer_rdt[0]
.sym 30489 servant.mdu_rs1[31]
.sym 30490 servant.cpu.cpu.immdec.imm30_25[0]
.sym 30491 $abc$8861$ram.o_wb_rdt[11]_new_inv_
.sym 30492 servant.wb_ibus_ack
.sym 30494 wb_mem_dat[1]
.sym 30495 $abc$8861$auto$wreduce.cc:455:run$1319[0]
.sym 30496 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 30498 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30499 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[13]
.sym 30500 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[13]_new_inv_
.sym 30502 wb_mem_dat[5]
.sym 30503 $abc$8861$auto$wreduce.cc:455:run$1319[4]
.sym 30504 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 30506 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30507 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[14]
.sym 30508 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[14]_new_inv_
.sym 30510 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 30511 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[8]
.sym 30512 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30513 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[8]
.sym 30514 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 30515 tx_to_ble.data_index[0]
.sym 30516 tx_to_ble.data_index[1]
.sym 30517 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2422_new_
.sym 30518 $abc$8861$techmap\tx_to_ble.$procmux$1160_Y[2]_new_inv_
.sym 30519 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2422_new_
.sym 30522 $abc$8861$techmap\tx_to_ble.$procmux$1160_Y[0]_new_inv_
.sym 30523 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2422_new_
.sym 30526 servant.mdu_rs1[31]
.sym 30527 servant.wb_timer_rdt[1]
.sym 30528 wb_mem_rdt[1]
.sym 30529 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 30530 servant.mdu_rs1[31]
.sym 30531 servant.wb_timer_rdt[4]
.sym 30532 wb_mem_rdt[4]
.sym 30533 $abc$8861$techmap\servant.servant_mux.$eq$src/servant_1.2.1/service/servant_mux.v:54$229_Y_new_
.sym 30534 wb_mem_dat[15]
.sym 30535 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 30536 servant.wb_dbus_ack
.sym 30538 wb_mem_dat[14]
.sym 30539 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 30540 servant.wb_dbus_ack
.sym 30542 servant.mdu_rs1[30]
.sym 30543 wb_mem_rdt[13]
.sym 30544 servant.wb_timer_rdt[13]
.sym 30545 servant.mdu_rs1[31]
.sym 30546 wb_mem_dat[9]
.sym 30547 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 30548 servant.wb_dbus_ack
.sym 30550 servant.mdu_rs1[30]
.sym 30551 wb_mem_rdt[14]
.sym 30552 servant.wb_timer_rdt[14]
.sym 30553 servant.mdu_rs1[31]
.sym 30554 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 30555 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 30556 servant.wb_dbus_ack
.sym 30558 servant.mdu_rs1[30]
.sym 30559 $abc$8861$ram.o_wb_rdt[8]_new_inv_
.sym 30560 servant.wb_timer_rdt[8]
.sym 30561 servant.mdu_rs1[31]
.sym 30562 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30563 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[11]
.sym 30564 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 30565 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[11]
.sym 30566 wb_mem_dat[16]
.sym 30567 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 30568 servant.wb_dbus_ack
.sym 30570 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[1]
.sym 30571 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1702[0]
.sym 30574 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 30575 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[10]
.sym 30576 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 30577 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[10]
.sym 30578 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30579 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[0]
.sym 30580 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 30581 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[0]
.sym 30582 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 30583 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[7]
.sym 30584 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 30585 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[7]
.sym 30586 $abc$8861$ram.we[2]_new_
.sym 30587 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 30590 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 30591 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[4]
.sym 30592 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 30593 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[4]
.sym 30594 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 30595 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[13]
.sym 30598 wb_mem_dat[2]
.sym 30599 wb_mem_dat[1]
.sym 30600 $abc$8861$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$462_Y_new_
.sym 30602 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 30603 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[5]
.sym 30604 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 30605 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[5]
.sym 30606 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 30607 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 30608 servant.wb_dbus_ack
.sym 30610 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 30611 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[1]
.sym 30614 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[27]_new_
.sym 30615 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[91]_new_
.sym 30616 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5348[1]_new_inv_
.sym 30617 $abc$8861$new_n1588_
.sym 30618 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[26]_new_
.sym 30619 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[58]_new_
.sym 30620 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5308[2]_new_inv_
.sym 30621 $abc$8861$new_n1429_
.sym 30622 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30623 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[10]
.sym 30626 servant.wb_dbus_ack
.sym 30627 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 30630 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[21]_new_
.sym 30631 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[53]_new_
.sym 30632 $abc$8861$new_n1416_
.sym 30633 $abc$8861$new_n1417_
.sym 30634 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 30635 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[0]
.sym 30636 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 30637 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[0]
.sym 30638 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 30639 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[11]
.sym 30642 wb_mem_ack
.sym 30643 cyc
.sym 30646 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30647 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[5]
.sym 30650 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 30651 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[5]
.sym 30654 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 30655 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[3]
.sym 30658 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 30659 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[8]
.sym 30662 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30663 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[5]
.sym 30664 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[5]_new_inv_
.sym 30666 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 30667 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[2]
.sym 30668 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 30669 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[2]
.sym 30670 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[16]_new_
.sym 30671 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[80]_new_
.sym 30672 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5228[1]_new_inv_
.sym 30673 $abc$8861$new_n1627_
.sym 30674 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[20]_new_
.sym 30675 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[52]_new_
.sym 30676 $abc$8861$new_n1410_
.sym 30677 $abc$8861$new_n1411_
.sym 30678 $abc$8861$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$316_Y_new_
.sym 30679 servant.cpu.cpu.new_irq
.sym 30682 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30683 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[3]
.sym 30686 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[24]_new_
.sym 30687 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[72]_new_
.sym 30688 $abc$8861$new_n1572_
.sym 30689 $abc$8861$new_n1573_
.sym 30690 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 30691 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[2]
.sym 30694 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[0]
.sym 30695 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30696 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[0]_new_inv_
.sym 30698 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30699 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[4]
.sym 30700 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[4]_new_inv_
.sym 30702 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30703 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[4]
.sym 30706 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[18]_new_
.sym 30707 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[50]_new_
.sym 30708 $abc$8861$new_n1640_
.sym 30709 $abc$8861$new_n1641_
.sym 30710 servant.cpu.cpu.csr_in
.sym 30714 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[3]
.sym 30715 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30716 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[3]_new_inv_
.sym 30718 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[8]
.sym 30719 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30720 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[8]_new_inv_
.sym 30726 servant.wb_dbus_we
.sym 30727 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 30728 servant.mdu_rs1[31]
.sym 30729 clock_gen.pll.rst_reg[1]
.sym 30730 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[2]
.sym 30731 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30732 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[2]_new_inv_
.sym 30734 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30735 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[10]
.sym 30736 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[10]_new_inv_
.sym 30738 servant.mdu_rs1[31]
.sym 30739 servant.mdu_rs1[30]
.sym 30740 $abc$8861$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 30741 servant.wb_dbus_we
.sym 30742 wb_mem_dat[16]
.sym 30750 $abc$8861$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 30751 servant.cpu.cpu.cnt_en
.sym 30752 servant.wb_ibus_ack
.sym 30754 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 30755 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[2]
.sym 30770 $abc$8861$auto$alumacc.cc:491:replace_alu$1377[6]
.sym 30771 tx_to_pc.clock_count[1]
.sym 30782 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 30783 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[14]
.sym 30786 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 30787 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[9]
.sym 30788 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 30789 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[9]
.sym 30790 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 30791 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[3]
.sym 30792 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 30793 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[3]
.sym 30794 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 30795 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[5]
.sym 30796 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 30797 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[5]
.sym 30798 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[28]_new_
.sym 30799 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[60]_new_
.sym 30800 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5076[2]_new_inv_
.sym 30801 $abc$8861$new_n1393_
.sym 30802 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[21]_new_
.sym 30803 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[69]_new_
.sym 30804 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5020[1]_new_inv_
.sym 30805 $abc$8861$new_n1375_
.sym 30806 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[25]_new_
.sym 30807 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[57]_new_
.sym 30808 $abc$8861$new_n1541_
.sym 30809 $abc$8861$new_n1542_
.sym 30810 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 30814 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 30815 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[12]
.sym 30816 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 30817 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[12]
.sym 30818 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30819 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[4]
.sym 30822 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 30823 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[10]
.sym 30824 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 30825 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[10]
.sym 30826 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[26]_new_
.sym 30827 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[58]_new_
.sym 30828 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5060[2]_new_inv_
.sym 30829 $abc$8861$new_n1549_
.sym 30830 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 30831 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[12]
.sym 30832 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 30833 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[12]
.sym 30834 wb_mem_rdt[3]
.sym 30838 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 30839 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[6]
.sym 30840 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 30841 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[6]
.sym 30842 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[22]_new_
.sym 30843 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[54]_new_
.sym 30844 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5028[2]_new_inv_
.sym 30845 $abc$8861$new_n1381_
.sym 30846 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[19]_new_
.sym 30847 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[67]_new_
.sym 30848 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5004[1]_new_inv_
.sym 30849 $abc$8861$new_n1363_
.sym 30850 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30851 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[10]
.sym 30854 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30855 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[3]
.sym 30856 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[3]_new_inv_
.sym 30858 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30859 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[8]
.sym 30862 $abc$8861$auto$rtlil.cc:1874:Eq$1516
.sym 30866 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[16]_new_
.sym 30867 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[48]_new_
.sym 30868 $abc$8861$new_n1344_
.sym 30869 $abc$8861$new_n1345_
.sym 30870 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[24]_new_
.sym 30871 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[56]_new_
.sym 30872 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5044[2]_new_inv_
.sym 30873 $abc$8861$new_n1535_
.sym 30874 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 30878 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[23]_new_
.sym 30879 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[55]_new_
.sym 30880 $abc$8861$new_n1386_
.sym 30881 $abc$8861$new_n1387_
.sym 30882 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30883 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[0]
.sym 30884 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[0]_new_inv_
.sym 30886 wb_mem_rdt[3]
.sym 30890 wb_mem_rdt[2]
.sym 30894 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30895 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[0]
.sym 30898 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[8]
.sym 30899 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30900 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[8]_new_inv_
.sym 30902 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[17]_new_
.sym 30903 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[49]_new_
.sym 30904 $abc$8861$new_n1350_
.sym 30905 $abc$8861$new_n1351_
.sym 30906 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30907 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[15]
.sym 30910 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30911 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[7]
.sym 30912 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[7]_new_inv_
.sym 30914 $abc$8861$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 30915 $abc$8861$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 30918 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 30919 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 30920 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 30921 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 30922 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 30926 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30927 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[5]
.sym 30928 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[5]_new_inv_
.sym 30930 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30931 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[1]
.sym 30932 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[1]_new_inv_
.sym 30934 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 30935 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 30936 $abc$8861$new_n1340_
.sym 30938 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30939 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[6]
.sym 30940 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[6]_new_inv_
.sym 30942 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 30946 wb_mem_dat[7]
.sym 30947 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 30948 servant.wb_dbus_ack
.sym 30950 wb_mem_dat[12]
.sym 30951 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 30952 servant.wb_dbus_ack
.sym 30954 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[10]
.sym 30955 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30956 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[10]_new_inv_
.sym 30958 wb_mem_dat[10]
.sym 30959 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 30960 servant.wb_dbus_ack
.sym 30962 wb_mem_dat[8]
.sym 30963 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 30964 servant.wb_dbus_ack
.sym 30966 servant.mdu_rs1[30]
.sym 30967 wb_mem_rdt[6]
.sym 30968 servant.wb_timer_rdt[6]
.sym 30969 servant.mdu_rs1[31]
.sym 30970 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 30971 $abc$8861$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 30972 servant.wb_dbus_ack
.sym 30974 wb_mem_dat[13]
.sym 30975 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 30976 servant.wb_dbus_ack
.sym 30978 wb_mem_dat[3]
.sym 30982 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[9]
.sym 30983 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30984 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[9]_new_inv_
.sym 30986 wb_mem_dat[12]
.sym 30990 servant.mdu_rs1[30]
.sym 30991 wb_mem_rdt[7]
.sym 30992 servant.wb_timer_rdt[7]
.sym 30993 servant.mdu_rs1[31]
.sym 30994 servant.mdu_rs1[30]
.sym 30995 $abc$8861$ram.o_wb_rdt[9]_new_inv_
.sym 30996 servant.wb_timer_rdt[9]
.sym 30997 servant.mdu_rs1[31]
.sym 30998 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 30999 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[12]
.sym 31000 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[12]_new_inv_
.sym 31002 wb_mem_dat[6]
.sym 31006 servant.mdu_rs1[30]
.sym 31007 wb_mem_rdt[12]
.sym 31008 servant.wb_timer_rdt[12]
.sym 31009 servant.mdu_rs1[31]
.sym 31010 servant.wb_timer_rdt[2]
.sym 31011 servant.timer.mtimecmp[2]
.sym 31012 servant.wb_timer_rdt[6]
.sym 31013 servant.timer.mtimecmp[6]
.sym 31014 servant.timer.mtimecmp[3]
.sym 31018 servant.wb_timer_rdt[3]
.sym 31019 servant.timer.mtimecmp[3]
.sym 31020 servant.wb_timer_rdt[12]
.sym 31021 servant.timer.mtimecmp[12]
.sym 31022 wb_mem_dat[11]
.sym 31026 wb_mem_dat[2]
.sym 31030 servant.timer.mtimecmp[6]
.sym 31034 wb_mem_dat[15]
.sym 31038 servant.timer.mtimecmp[2]
.sym 31042 rx_done
.sym 31043 wb_mem_dat[23]
.sym 31046 rx_done
.sym 31047 wb_mem_dat[16]
.sym 31050 rx_done
.sym 31051 wb_mem_dat[31]
.sym 31054 servant.timer.mtimecmp[11]
.sym 31058 servant.timer.mtimecmp[12]
.sym 31062 rx_done
.sym 31063 wb_mem_dat[15]
.sym 31066 servant.timer.mtimecmp[15]
.sym 31070 servant.mdu_rs1[30]
.sym 31071 $abc$8861$ram.o_wb_rdt[15]_new_inv_
.sym 31072 servant.wb_timer_rdt[15]
.sym 31073 servant.mdu_rs1[31]
.sym 31074 servant.wb_timer_rdt[14]
.sym 31075 servant.timer.mtimecmp[14]
.sym 31076 servant.wb_timer_rdt[15]
.sym 31077 servant.timer.mtimecmp[15]
.sym 31078 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 31079 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[14]
.sym 31082 servant.timer.mtimecmp[14]
.sym 31086 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 31087 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[6]
.sym 31088 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 31089 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[6]
.sym 31090 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 31091 tx_to_ble.clock_count[1]
.sym 31094 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 31095 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[14]
.sym 31096 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 31097 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[14]
.sym 31098 servant.timer.mtimecmp[21]
.sym 31102 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 31103 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[9]
.sym 31104 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 31105 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[9]
.sym 31106 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 31107 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[6]
.sym 31110 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[22]_new_
.sym 31111 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[70]_new_
.sym 31112 $abc$8861$new_n1422_
.sym 31113 $abc$8861$new_n1423_
.sym 31114 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 31115 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[13]
.sym 31116 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 31117 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[13]
.sym 31118 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 31119 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[1]
.sym 31120 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 31121 $abc$8861$auto$memory_bram.cc:922:replace_cell$1584[1]
.sym 31122 wb_mem_dat[14]
.sym 31126 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 31127 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[7]
.sym 31130 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[30]_new_
.sym 31131 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[78]_new_
.sym 31132 $abc$8861$new_n1434_
.sym 31133 $abc$8861$new_n1435_
.sym 31134 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[23]_new_
.sym 31135 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[55]_new_
.sym 31136 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5284[2]_new_inv_
.sym 31137 $abc$8861$new_n1566_
.sym 31138 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 31139 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[1]
.sym 31140 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 31141 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[1]
.sym 31142 servant.cpu.cpu.csr.mstatus_mie
.sym 31146 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[17]_new_
.sym 31147 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[81]_new_
.sym 31148 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5236[1]_new_inv_
.sym 31149 $abc$8861$new_n1634_
.sym 31150 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 31151 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[13]
.sym 31152 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 31153 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[13]
.sym 31154 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31155 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[10]
.sym 31158 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[29]_new_
.sym 31159 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[93]_new_
.sym 31160 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5292[1]_new_inv_
.sym 31161 $abc$8861$new_n1602_
.sym 31162 servant.cpu.cpu.csr.mie_mtie
.sym 31163 servant.timer_irq
.sym 31164 servant.cpu.cpu.csr.mstatus_mie
.sym 31166 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 31167 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[15]
.sym 31168 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 31169 $abc$8861$auto$memory_bram.cc:922:replace_cell$1558[15]
.sym 31170 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 31171 $abc$8861$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 31172 servant.wb_dbus_ack
.sym 31174 wb_mem_dat[17]
.sym 31175 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 31176 servant.wb_dbus_ack
.sym 31178 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 31179 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[15]
.sym 31182 servant.mdu_rs1[30]
.sym 31183 wb_mem_rdt[5]
.sym 31184 servant.wb_timer_rdt[5]
.sym 31185 servant.mdu_rs1[31]
.sym 31186 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[31]_new_
.sym 31187 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[63]_new_
.sym 31188 $abc$8861$new_n1440_
.sym 31189 $abc$8861$new_n1441_
.sym 31190 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31191 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[8]
.sym 31194 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31195 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[0]
.sym 31198 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31199 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[4]
.sym 31202 servant.mdu_rs1[30]
.sym 31203 $abc$8861$ram.o_wb_rdt[16]_new_inv_
.sym 31204 servant.wb_timer_rdt[16]
.sym 31205 servant.mdu_rs1[31]
.sym 31206 wb_mem_dat[25]
.sym 31207 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 31208 servant.wb_dbus_ack
.sym 31210 servant.mdu_rs1[30]
.sym 31211 $abc$8861$ram.o_wb_rdt[24]_new_inv_
.sym 31212 servant.wb_timer_rdt[24]
.sym 31213 servant.mdu_rs1[31]
.sym 31214 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 31215 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[2]
.sym 31218 wb_mem_dat[21]
.sym 31219 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 31220 servant.wb_dbus_ack
.sym 31222 servant.mdu_rs1[30]
.sym 31223 wb_mem_rdt[20]
.sym 31224 servant.wb_timer_rdt[20]
.sym 31225 servant.mdu_rs1[31]
.sym 31226 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 31227 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[15]
.sym 31228 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[15]_new_inv_
.sym 31230 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 31231 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[14]
.sym 31232 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[14]_new_inv_
.sym 31234 servant.cpu.cpu.immdec.imm30_25[2]
.sym 31235 wb_mem_rdt[26]
.sym 31236 servant.wb_ibus_ack
.sym 31238 servant.cpu.cpu.immdec.imm30_25[4]
.sym 31239 $abc$8861$ram.o_wb_rdt[28]_new_inv_
.sym 31240 servant.wb_ibus_ack
.sym 31242 wb_mem_rdt[30]
.sym 31243 $abc$8861$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$513_Y_new_
.sym 31244 servant.wb_ibus_ack
.sym 31246 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[11]
.sym 31247 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 31248 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[11]_new_inv_
.sym 31250 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[13]
.sym 31251 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 31252 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[13]_new_inv_
.sym 31254 servant.cpu.cpu.immdec.imm30_25[3]
.sym 31255 $abc$8861$ram.o_wb_rdt[27]_new_inv_
.sym 31256 servant.wb_ibus_ack
.sym 31258 servant.cpu.cpu.immdec.imm30_25[5]
.sym 31259 $abc$8861$ram.o_wb_rdt[29]_new_inv_
.sym 31260 servant.wb_ibus_ack
.sym 31262 servant.cpu.cpu.immdec.imm30_25[1]
.sym 31263 $abc$8861$ram.o_wb_rdt[25]_new_inv_
.sym 31264 servant.wb_ibus_ack
.sym 31266 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31267 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[15]
.sym 31270 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31271 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[8]
.sym 31274 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31275 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[4]
.sym 31278 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31279 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[9]
.sym 31282 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31283 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[5]
.sym 31286 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31287 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[13]
.sym 31290 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31291 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[12]
.sym 31294 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31295 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[1]
.sym 31298 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[20]_new_
.sym 31299 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[52]_new_
.sym 31300 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5012[2]_new_inv_
.sym 31301 $abc$8861$new_n1369_
.sym 31302 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31303 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[7]
.sym 31306 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 31307 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[6]
.sym 31308 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 31309 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[6]
.sym 31310 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31311 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[3]
.sym 31314 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31315 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[0]
.sym 31318 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31319 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[6]
.sym 31322 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 31323 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[4]
.sym 31324 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 31325 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[4]
.sym 31326 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31327 $abc$8861$auto$memory_bram.cc:922:replace_cell$1480[10]
.sym 31330 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 31331 $abc$8861$auto$wreduce.cc:455:run$1320[6]
.sym 31334 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 31335 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[4]
.sym 31336 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 31337 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[4]
.sym 31338 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 31339 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[3]
.sym 31340 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 31341 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[3]
.sym 31342 $abc$8861$ram.we[1]_new_
.sym 31343 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 31346 $abc$8861$ram.we[0]_new_
.sym 31347 $abc$8861$auto$rtlil.cc:1874:Eq$1490
.sym 31350 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[1]
.sym 31351 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1706[0]
.sym 31354 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 31355 $abc$8861$auto$memory_bram.cc:922:replace_cell$1506[5]
.sym 31356 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 31357 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[5]
.sym 31358 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 31359 $abc$8861$auto$wreduce.cc:455:run$1320[3]
.sym 31362 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 31363 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[7]
.sym 31364 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 31365 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[7]
.sym 31366 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 31367 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[2]
.sym 31368 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 31369 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[2]
.sym 31370 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 31371 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[15]
.sym 31372 $abc$8861$auto$memory_bram.cc:960:replace_cell$1468
.sym 31373 $abc$8861$auto$memory_bram.cc:922:replace_cell$1467[15]
.sym 31374 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 31375 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[13]
.sym 31376 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 31377 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[13]
.sym 31378 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 31379 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[0]
.sym 31380 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 31381 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[0]
.sym 31382 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 31383 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[1]
.sym 31384 $abc$8861$auto$memory_bram.cc:960:replace_cell$1494
.sym 31385 $abc$8861$auto$memory_bram.cc:922:replace_cell$1493[1]
.sym 31386 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 31387 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[8]
.sym 31388 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 31389 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[8]
.sym 31390 servant.cpu.cpu.csr.timer_irq
.sym 31394 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$7547
.sym 31395 clock_gen.pll.rst_reg[1]
.sym 31401 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[13]
.sym 31402 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 31403 $abc$8861$auto$memory_bram.cc:922:replace_cell$1532[15]
.sym 31404 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 31405 $abc$8861$auto$memory_bram.cc:922:replace_cell$1519[15]
.sym 31406 $abc$8861$ram.we[1]_new_
.sym 31407 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 31410 servant.cpu.cpu.csr.timer_irq_r
.sym 31411 servant.cpu.cpu.csr.timer_irq
.sym 31414 $abc$8861$ram.we[0]_new_
.sym 31415 $abc$8861$auto$rtlil.cc:1874:Eq$1529
.sym 31418 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[1]
.sym 31419 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1694[0]
.sym 31422 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[31]_new_
.sym 31423 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.B_AND_S[63]_new_
.sym 31424 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$5092[2]_new_inv_
.sym 31425 $abc$8861$new_n1620_
.sym 31426 wb_mem_rdt[7]
.sym 31430 wb_mem_rdt[4]
.sym 31434 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 31435 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[4]
.sym 31436 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[4]_new_inv_
.sym 31438 wb_mem_rdt[0]
.sym 31442 wb_mem_rdt[5]
.sym 31446 wb_mem_rdt[6]
.sym 31450 wb_mem_rdt[1]
.sym 31454 $abc$8861$auto$memory_bram.cc:922:replace_cell$1545[15]
.sym 31455 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 31456 $abc$8861$auto$memory_bram.cc:983:replace_cell$1646.Y_B[15]_new_inv_
.sym 31458 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 31459 $abc$8861$auto$wreduce.cc:455:run$1320[4]
.sym 31462 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[1]
.sym 31463 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1704[0]
.sym 31466 $abc$8861$ram.we[1]_new_
.sym 31467 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 31470 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 31471 tx_to_ble.state[0]
.sym 31472 tx_to_ble.state[1]
.sym 31475 $PACKER_VCC_NET
.sym 31476 tx_to_ble.clock_count[0]
.sym 31478 $abc$8861$ram.we[0]_new_
.sym 31479 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 31482 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 31483 $abc$8861$auto$wreduce.cc:455:run$1320[5]
.sym 31486 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 31487 $abc$8861$auto$wreduce.cc:455:run$1320[0]
.sym 31490 wb_mem_dat[8]
.sym 31494 servant.timer.mtimecmp[4]
.sym 31498 $abc$8861$auto$memory_bram.cc:960:replace_cell$1533
.sym 31499 $abc$8861$auto$memory_bram.cc:922:replace_cell$1623[12]
.sym 31500 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 31501 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[12]
.sym 31502 servant.timer.mtimecmp[8]
.sym 31506 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[1]
.sym 31507 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1714[0]
.sym 31510 $abc$8861$ram.we[2]_new_
.sym 31511 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 31514 $abc$8861$ram.we[3]_new_
.sym 31515 $abc$8861$auto$rtlil.cc:1874:Eq$1503
.sym 31518 wb_mem_dat[4]
.sym 31523 servant.wb_timer_rdt[0]
.sym 31524 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[0]
.sym 31527 servant.wb_timer_rdt[1]
.sym 31528 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[1]
.sym 31531 servant.wb_timer_rdt[2]
.sym 31532 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[2]
.sym 31535 servant.wb_timer_rdt[3]
.sym 31536 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[3]
.sym 31539 servant.wb_timer_rdt[4]
.sym 31540 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[4]
.sym 31543 servant.wb_timer_rdt[5]
.sym 31544 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[5]
.sym 31547 servant.wb_timer_rdt[6]
.sym 31548 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[6]
.sym 31551 servant.wb_timer_rdt[7]
.sym 31552 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[7]
.sym 31555 servant.wb_timer_rdt[8]
.sym 31556 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[8]
.sym 31559 servant.wb_timer_rdt[9]
.sym 31560 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[9]
.sym 31563 servant.wb_timer_rdt[10]
.sym 31564 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[10]
.sym 31567 servant.wb_timer_rdt[11]
.sym 31568 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[11]
.sym 31571 servant.wb_timer_rdt[12]
.sym 31572 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[12]
.sym 31575 servant.wb_timer_rdt[13]
.sym 31576 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[13]
.sym 31579 servant.wb_timer_rdt[14]
.sym 31580 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[14]
.sym 31583 servant.wb_timer_rdt[15]
.sym 31584 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[15]
.sym 31587 servant.wb_timer_rdt[16]
.sym 31588 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[16]
.sym 31591 servant.wb_timer_rdt[17]
.sym 31592 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[17]
.sym 31595 servant.wb_timer_rdt[18]
.sym 31596 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[18]
.sym 31599 servant.wb_timer_rdt[19]
.sym 31600 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[19]
.sym 31603 servant.wb_timer_rdt[20]
.sym 31604 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[20]
.sym 31607 servant.wb_timer_rdt[21]
.sym 31608 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[21]
.sym 31611 servant.wb_timer_rdt[22]
.sym 31612 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[22]
.sym 31615 servant.wb_timer_rdt[23]
.sym 31616 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[23]
.sym 31619 servant.wb_timer_rdt[24]
.sym 31620 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[24]
.sym 31623 servant.wb_timer_rdt[25]
.sym 31624 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[25]
.sym 31627 servant.wb_timer_rdt[26]
.sym 31628 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[26]
.sym 31631 servant.wb_timer_rdt[27]
.sym 31632 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[27]
.sym 31635 servant.wb_timer_rdt[28]
.sym 31636 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[28]
.sym 31639 servant.wb_timer_rdt[29]
.sym 31640 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[29]
.sym 31643 servant.wb_timer_rdt[30]
.sym 31644 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[30]
.sym 31647 servant.wb_timer_rdt[31]
.sym 31648 $abc$8861$auto$alumacc.cc:474:replace_alu$1385.BB[31]
.sym 31650 $abc$8861$new_n2103_
.sym 31651 $abc$8861$new_n2102_
.sym 31652 $abc$8861$new_n2116_
.sym 31653 $abc$8861$auto$alumacc.cc:491:replace_alu$1387[31]
.sym 31654 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31655 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[6]
.sym 31658 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31659 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[13]
.sym 31662 servant.timer.mtimecmp[22]
.sym 31663 servant.wb_timer_rdt[22]
.sym 31664 servant.timer.mtimecmp[21]
.sym 31665 servant.wb_timer_rdt[21]
.sym 31666 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31667 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[7]
.sym 31670 servant.timer.mtimecmp[22]
.sym 31674 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31675 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[1]
.sym 31678 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31679 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[14]
.sym 31682 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31683 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[9]
.sym 31686 servant.timer.mtimecmp[20]
.sym 31690 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31691 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[15]
.sym 31694 $abc$8861$auto$memory_bram.cc:960:replace_cell$1520
.sym 31695 $abc$8861$auto$memory_bram.cc:922:replace_cell$1610[12]
.sym 31698 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[28]_new_
.sym 31699 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[76]_new_
.sym 31700 $abc$8861$new_n1594_
.sym 31701 $abc$8861$new_n1595_
.sym 31702 $abc$8861$auto$memory_bram.cc:960:replace_cell$1481
.sym 31703 $abc$8861$auto$memory_bram.cc:922:replace_cell$1571[12]
.sym 31706 servant.wb_timer_rdt[16]
.sym 31707 servant.timer.mtimecmp[16]
.sym 31708 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$3275[8]_new_
.sym 31709 $abc$8861$new_n1198_
.sym 31710 $abc$8861$new_n1247_
.sym 31711 $abc$8861$auto$wreduce.cc:455:run$1317[6]
.sym 31714 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[25]_new_
.sym 31715 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.B_AND_S[57]_new_
.sym 31716 $abc$8861$new_n1579_
.sym 31717 $abc$8861$new_n1580_
.sym 31718 wb_mem_dat[26]
.sym 31719 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 31720 servant.wb_dbus_ack
.sym 31722 wb_mem_dat[28]
.sym 31723 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 31724 servant.wb_dbus_ack
.sym 31726 $abc$8861$auto$memory_bram.cc:960:replace_cell$1507
.sym 31727 $abc$8861$auto$memory_bram.cc:922:replace_cell$1597[9]
.sym 31730 servant.mdu_rs1[30]
.sym 31731 wb_mem_rdt[31]
.sym 31732 servant.wb_timer_rdt[31]
.sym 31733 servant.mdu_rs1[31]
.sym 31734 wb_mem_dat[29]
.sym 31735 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 31736 servant.wb_dbus_ack
.sym 31738 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[12]
.sym 31739 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 31740 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[12]_new_inv_
.sym 31742 $abc$8861$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 31743 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 31744 servant.wb_dbus_ack
.sym 31746 servant.mdu_rs1[30]
.sym 31747 $abc$8861$ram.o_wb_rdt[27]_new_inv_
.sym 31748 servant.wb_timer_rdt[27]
.sym 31749 servant.mdu_rs1[31]
.sym 31750 servant.mdu_rs1[30]
.sym 31751 $abc$8861$ram.o_wb_rdt[29]_new_inv_
.sym 31752 servant.wb_timer_rdt[29]
.sym 31753 servant.mdu_rs1[31]
.sym 31754 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[9]
.sym 31755 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 31756 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[9]_new_inv_
.sym 31758 servant.timer.mtimecmp[16]
.sym 31762 servant.mdu_rs1[30]
.sym 31763 $abc$8861$ram.o_wb_rdt[28]_new_inv_
.sym 31764 servant.wb_timer_rdt[28]
.sym 31765 servant.mdu_rs1[31]
.sym 31766 servant.mdu_rs1[30]
.sym 31767 wb_mem_rdt[30]
.sym 31768 servant.wb_timer_rdt[30]
.sym 31769 servant.mdu_rs1[31]
.sym 31770 servant.mdu_rs1[30]
.sym 31771 $abc$8861$ram.o_wb_rdt[25]_new_inv_
.sym 31772 servant.wb_timer_rdt[25]
.sym 31773 servant.mdu_rs1[31]
.sym 31774 wb_mem_dat[0]
.sym 31782 $abc$8861$new_n1247_
.sym 31783 $abc$8861$auto$wreduce.cc:455:run$1317[5]
.sym 31784 $abc$8861$new_n1241_
.sym 31786 $abc$8861$new_n1247_
.sym 31787 $abc$8861$auto$wreduce.cc:455:run$1317[3]
.sym 31790 $abc$8861$new_n1241_
.sym 31791 $abc$8861$new_n1247_
.sym 31792 rx_from_ble.clock_count[0]
.sym 31793 rx_from_ble.clock_count[1]
.sym 31794 $abc$8861$new_n1247_
.sym 31795 $abc$8861$auto$wreduce.cc:455:run$1317[0]
.sym 31796 $abc$8861$new_n1241_
.sym 31798 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[1]
.sym 31799 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1698[0]
.sym 31802 $abc$8861$new_n1247_
.sym 31803 $abc$8861$auto$wreduce.cc:455:run$1317[4]
.sym 31804 $abc$8861$new_n1241_
.sym 31807 $PACKER_VCC_NET
.sym 31808 rx_from_ble.clock_count[0]
.sym 31810 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 31811 rx_done
.sym 31812 rx_from_ble.state[0]
.sym 31813 rx_from_ble.state[1]
.sym 31814 rx_from_ble.clock_count[6]
.sym 31815 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$2585[0]_new_inv_
.sym 31816 rx_from_ble.clock_count[4]
.sym 31817 rx_from_ble.clock_count[5]
.sym 31818 $abc$8861$ram.we[1]_new_
.sym 31819 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 31822 $abc$8861$ram.we[0]_new_
.sym 31823 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 31826 $abc$8861$auto$dff2dffe.cc:158:make_patterns_logic$6467
.sym 31830 rx_from_ble.clock_count[2]
.sym 31831 rx_from_ble.clock_count[3]
.sym 31832 rx_from_ble.clock_count[0]
.sym 31833 rx_from_ble.clock_count[1]
.sym 31834 $abc$8861$auto$simplemap.cc:256:simplemap_eqne$2579_new_inv_
.sym 31835 rx_from_ble.state[0]
.sym 31836 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 31837 rx_from_ble.state[1]
.sym 31838 $abc$8861$new_n1257_
.sym 31839 $abc$8861$auto$simplemap.cc:256:simplemap_eqne$2579_new_inv_
.sym 31843 rx_from_ble.data_index[0]
.sym 31848 rx_from_ble.data_index[1]
.sym 31852 rx_from_ble.data_index[2]
.sym 31853 $auto$alumacc.cc:474:replace_alu$1414.C[2]
.sym 31854 rx_from_ble.data_index[2]
.sym 31855 rx_from_ble.data_index[1]
.sym 31856 rx_from_ble.data_index[0]
.sym 31857 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 31861 $abc$8861$auto$rtlil.cc:1969:NotGate$8597
.sym 31862 $abc$8861$auto$wreduce.cc:455:run$1318[2]
.sym 31863 rx_from_ble.data_index[2]
.sym 31864 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 31866 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 31867 $abc$8861$new_n1934_
.sym 31868 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 31870 rx_from_ble.data_index[0]
.sym 31871 rx_from_ble.data_index[1]
.sym 31872 rx_from_ble.data_index[2]
.sym 31873 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 31874 $abc$8861$new_n1257_
.sym 31875 from_ble[0]
.sym 31876 $abc$8861$techmap$techmap\rx_from_ble.$procmux$1037.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 31878 from_ble[3]
.sym 31879 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 31880 $abc$8861$new_n1266_
.sym 31881 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 31882 $abc$8861$new_n1257_
.sym 31883 from_ble[3]
.sym 31884 $abc$8861$techmap$techmap\rx_from_ble.$procmux$974.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 31886 $abc$8861$new_n1257_
.sym 31887 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 31888 $abc$8861$new_n1277_
.sym 31889 from_ble[7]
.sym 31890 from_ble[0]
.sym 31891 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 31892 $abc$8861$new_n1260_
.sym 31893 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 31894 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 31895 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 31896 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 31898 from_ble[1]
.sym 31899 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 31900 $abc$8861$new_n1272_
.sym 31901 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 31902 $abc$8861$new_n1257_
.sym 31903 from_ble[1]
.sym 31904 $abc$8861$techmap$techmap\rx_from_ble.$procmux$1015.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 31906 rx_done
.sym 31907 wb_mem_dat[5]
.sym 31908 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 31909 from_ble[5]
.sym 31910 rx_done
.sym 31911 wb_mem_dat[1]
.sym 31912 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 31913 from_ble[1]
.sym 31914 rx_done
.sym 31915 wb_mem_dat[10]
.sym 31918 rx_from_ble.data_index[1]
.sym 31919 rx_from_ble.data_index[2]
.sym 31920 rx_from_ble.data_index[0]
.sym 31921 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 31922 rx_done
.sym 31923 $abc$8861$wb_mem_adr[17]_new_
.sym 31924 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 31925 my_adr[17]
.sym 31926 rx_from_ble.state[0]
.sym 31930 rx_done
.sym 31931 wb_mem_dat[7]
.sym 31932 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 31933 from_ble[7]
.sym 31934 rx_done
.sym 31935 $abc$8861$wb_mem_adr[16]_new_
.sym 31936 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 31937 my_adr[16]
.sym 31939 tx_to_ble.clock_count[0]
.sym 31944 tx_to_ble.clock_count[1]
.sym 31948 tx_to_ble.clock_count[2]
.sym 31949 $auto$alumacc.cc:474:replace_alu$1438.C[2]
.sym 31952 tx_to_ble.clock_count[3]
.sym 31953 $auto$alumacc.cc:474:replace_alu$1438.C[3]
.sym 31956 tx_to_ble.clock_count[4]
.sym 31957 $auto$alumacc.cc:474:replace_alu$1438.C[4]
.sym 31960 tx_to_ble.clock_count[5]
.sym 31961 $auto$alumacc.cc:474:replace_alu$1438.C[5]
.sym 31964 tx_to_ble.clock_count[6]
.sym 31965 $auto$alumacc.cc:474:replace_alu$1438.C[6]
.sym 31966 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 31967 $abc$8861$auto$wreduce.cc:455:run$1320[2]
.sym 31970 tx_to_ble.state[1]
.sym 31971 tx_active
.sym 31972 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 31973 tx_to_ble.state[0]
.sym 31974 rx_done
.sym 31975 wb_mem_dat[8]
.sym 31978 rx_done
.sym 31979 wb_mem_dat[6]
.sym 31980 $abc$8861$and$src/servant_1.2.1/service/service.v:181$120_Y_new_
.sym 31981 from_ble[6]
.sym 31982 $0\tx_active[0:0]
.sym 31986 $abc$8861$auto$rtlil.cc:1969:NotGate$8573
.sym 31987 tx_to_ble.clock_count[0]
.sym 31988 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 31990 rx_done
.sym 31991 wb_mem_dat[9]
.sym 31994 rx_done
.sym 31995 wb_mem_dat[13]
.sym 31998 tx_to_ble.state[1]
.sym 31999 tx_to_ble.state[0]
.sym 32000 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 32002 $abc$8861$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$153.buffer[0]_new_inv_
.sym 32003 tx_to_ble.state[0]
.sym 32004 tx_to_ble.state[1]
.sym 32006 q$SB_IO_OUT
.sym 32010 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 32011 $abc$8861$techmap\tx_to_ble.$procmux$1135_Y[0]_new_
.sym 32012 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2422_new_
.sym 32013 $abc$8861$new_n1763_
.sym 32014 tx_to_ble.state[0]
.sym 32015 tx_to_ble.state[1]
.sym 32018 tx_to_ble.state[0]
.sym 32019 tx_to_ble.state[1]
.sym 32022 $abc$8861$auto$ice40_ffinit.cc:141:execute$8459
.sym 32026 tx_to_ble.data_index[0]
.sym 32027 tx_to_ble.data_index[1]
.sym 32028 tx_to_ble.data_index[2]
.sym 32030 tx_to_ble.state[0]
.sym 32031 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 32032 tx_to_ble.state[1]
.sym 32034 wb_mem_dat[10]
.sym 32038 servant.wb_timer_rdt[4]
.sym 32039 servant.timer.mtimecmp[4]
.sym 32040 servant.wb_timer_rdt[8]
.sym 32041 servant.timer.mtimecmp[8]
.sym 32042 wb_mem_dat[7]
.sym 32046 wb_mem_dat[0]
.sym 32050 servant.timer.mtimecmp[0]
.sym 32054 servant.timer.mtimecmp[1]
.sym 32058 servant.timer.mtimecmp[7]
.sym 32062 wb_mem_dat[1]
.sym 32066 wb_mem_dat[13]
.sym 32070 servant.timer.mtimecmp[9]
.sym 32074 $abc$8861$new_n2113_
.sym 32075 $abc$8861$new_n2114_
.sym 32076 $abc$8861$new_n1182_
.sym 32077 $abc$8861$new_n2109_
.sym 32078 servant.timer.mtimecmp[9]
.sym 32079 servant.wb_timer_rdt[9]
.sym 32080 servant.wb_timer_rdt[1]
.sym 32081 servant.timer.mtimecmp[1]
.sym 32082 wb_mem_dat[30]
.sym 32086 wb_mem_dat[9]
.sym 32090 servant.timer.mtimecmp[13]
.sym 32094 servant.wb_timer_rdt[11]
.sym 32095 servant.timer.mtimecmp[11]
.sym 32096 servant.wb_timer_rdt[30]
.sym 32097 servant.timer.mtimecmp[30]
.sym 32098 servant.wb_timer_rdt[7]
.sym 32099 servant.timer.mtimecmp[7]
.sym 32100 servant.wb_timer_rdt[19]
.sym 32101 servant.timer.mtimecmp[19]
.sym 32102 servant.wb_timer_rdt[21]
.sym 32103 servant.timer.mtimecmp[21]
.sym 32104 servant.wb_timer_rdt[9]
.sym 32105 servant.timer.mtimecmp[9]
.sym 32106 servant.timer.mtimecmp[19]
.sym 32110 servant.timer.mtimecmp[17]
.sym 32114 $add$src/servant_1.2.1/service/service.v:157$113_Y[23]
.sym 32115 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 32118 $add$src/servant_1.2.1/service/service.v:157$113_Y[22]
.sym 32119 $abc$8861$auto$alumacc.cc:491:replace_alu$1405[31]
.sym 32122 servant.timer.mtimecmp[30]
.sym 32126 servant.timer.mtimecmp[23]
.sym 32130 wb_mem_dat[23]
.sym 32134 $abc$8861$new_n1185_
.sym 32135 $abc$8861$new_n1187_
.sym 32136 $abc$8861$new_n1188_
.sym 32137 $abc$8861$new_n1189_
.sym 32138 wb_mem_dat[19]
.sym 32142 servant.timer.mtimecmp[31]
.sym 32146 servant.wb_timer_rdt[17]
.sym 32147 servant.timer.mtimecmp[17]
.sym 32150 servant.wb_timer_rdt[23]
.sym 32151 servant.timer.mtimecmp[23]
.sym 32152 $abc$8861$auto$alumacc.cc:490:replace_alu$1386[17]_new_
.sym 32153 $abc$8861$new_n2026_
.sym 32154 wb_mem_dat[21]
.sym 32158 wb_mem_dat[17]
.sym 32162 servant.wb_timer_rdt[31]
.sym 32163 servant.timer.mtimecmp[31]
.sym 32164 $abc$8861$new_n1192_
.sym 32166 $abc$8861$new_n2115_
.sym 32167 $abc$8861$new_n1191_
.sym 32168 $abc$8861$new_n2027_
.sym 32169 $abc$8861$new_n2107_
.sym 32170 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[1]
.sym 32171 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1700[0]
.sym 32174 servant.wb_timer_rdt[22]
.sym 32175 servant.timer.mtimecmp[22]
.sym 32176 servant.timer.mtimecmp[20]
.sym 32177 servant.wb_timer_rdt[20]
.sym 32178 wb_mem_dat[22]
.sym 32182 wb_mem_dat[31]
.sym 32186 $abc$8861$ram.we[3]_new_
.sym 32187 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 32190 $abc$8861$ram.we[2]_new_
.sym 32191 $abc$8861$auto$rtlil.cc:1874:Eq$1477
.sym 32194 servant.mdu_rs1[30]
.sym 32195 $abc$8861$ram.o_wb_rdt[17]_new_inv_
.sym 32196 servant.wb_timer_rdt[17]
.sym 32197 servant.mdu_rs1[31]
.sym 32198 wb_mem_dat[22]
.sym 32199 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 32200 servant.wb_dbus_ack
.sym 32202 servant.mdu_rs1[30]
.sym 32203 wb_mem_rdt[21]
.sym 32204 servant.wb_timer_rdt[21]
.sym 32205 servant.mdu_rs1[31]
.sym 32206 servant.wb_timer_rdt[13]
.sym 32207 servant.timer.mtimecmp[13]
.sym 32208 servant.wb_timer_rdt[29]
.sym 32209 servant.timer.mtimecmp[29]
.sym 32210 $abc$8861$ram.we[2]_new_
.sym 32211 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 32214 wb_mem_dat[18]
.sym 32215 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 32216 servant.wb_dbus_ack
.sym 32218 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[1]
.sym 32219 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 32220 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[1]_new_inv_
.sym 32222 servant.timer.mtimecmp[29]
.sym 32226 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[7]
.sym 32227 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 32228 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[7]_new_inv_
.sym 32230 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[1]
.sym 32231 $abc$8861$auto$opt_expr.cc:189:group_cell_inputs$1718[0]
.sym 32234 $abc$8861$ram.we[3]_new_
.sym 32235 $abc$8861$auto$rtlil.cc:1874:Eq$1542
.sym 32238 $abc$8861$techmap$auto$memory_bram.cc:983:replace_cell$1645.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3658_Y_new_inv_
.sym 32239 $abc$8861$auto$memory_bram.cc:922:replace_cell$1636[6]
.sym 32240 $abc$8861$auto$memory_bram.cc:983:replace_cell$1645.Y_B[6]_new_inv_
.sym 32242 servant.mdu_rs1[30]
.sym 32243 $abc$8861$ram.o_wb_rdt[19]_new_inv_
.sym 32244 servant.wb_timer_rdt[19]
.sym 32245 servant.mdu_rs1[31]
.sym 32246 wb_mem_dat[24]
.sym 32247 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 32248 servant.wb_dbus_ack
.sym 32250 servant.mdu_rs1[30]
.sym 32251 $abc$8861$ram.o_wb_rdt[23]_new_inv_
.sym 32252 servant.wb_timer_rdt[23]
.sym 32253 servant.mdu_rs1[31]
.sym 32254 wb_mem_dat[20]
.sym 32255 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 32256 servant.wb_dbus_ack
.sym 32258 servant.mdu_rs1[30]
.sym 32259 wb_mem_rdt[26]
.sym 32260 servant.wb_timer_rdt[26]
.sym 32261 servant.mdu_rs1[31]
.sym 32262 wb_mem_dat[30]
.sym 32263 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 32264 servant.wb_dbus_ack
.sym 32266 wb_mem_dat[23]
.sym 32267 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 32268 servant.wb_dbus_ack
.sym 32270 wb_mem_dat[19]
.sym 32271 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 32272 servant.wb_dbus_ack
.sym 32274 servant.mdu_rs1[30]
.sym 32275 wb_mem_rdt[22]
.sym 32276 servant.wb_timer_rdt[22]
.sym 32277 servant.mdu_rs1[31]
.sym 32278 servant.mdu_rs1[30]
.sym 32279 $abc$8861$ram.o_wb_rdt[18]_new_inv_
.sym 32280 servant.wb_timer_rdt[18]
.sym 32281 servant.mdu_rs1[31]
.sym 32282 wb_mem_dat[27]
.sym 32283 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 32284 servant.wb_dbus_ack
.sym 32286 wb_mem_dat[31]
.sym 32287 $abc$8861$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 32288 servant.wb_dbus_ack
.sym 32291 rx_from_ble.clock_count[0]
.sym 32296 rx_from_ble.clock_count[1]
.sym 32300 rx_from_ble.clock_count[2]
.sym 32301 $auto$alumacc.cc:474:replace_alu$1411.C[2]
.sym 32304 rx_from_ble.clock_count[3]
.sym 32305 $auto$alumacc.cc:474:replace_alu$1411.C[3]
.sym 32308 rx_from_ble.clock_count[4]
.sym 32309 $auto$alumacc.cc:474:replace_alu$1411.C[4]
.sym 32312 rx_from_ble.clock_count[5]
.sym 32313 $auto$alumacc.cc:474:replace_alu$1411.C[5]
.sym 32316 rx_from_ble.clock_count[6]
.sym 32317 $auto$alumacc.cc:474:replace_alu$1411.C[6]
.sym 32318 $abc$8861$new_n1247_
.sym 32319 $abc$8861$auto$wreduce.cc:455:run$1317[2]
.sym 32323 rx_from_ble.clock_count[0]
.sym 32327 rx_from_ble.clock_count[1]
.sym 32331 rx_from_ble.clock_count[2]
.sym 32335 rx_from_ble.clock_count[3]
.sym 32336 $PACKER_VCC_NET
.sym 32339 rx_from_ble.clock_count[4]
.sym 32340 $PACKER_VCC_NET
.sym 32343 rx_from_ble.clock_count[5]
.sym 32347 rx_from_ble.clock_count[6]
.sym 32351 $PACKER_VCC_NET
.sym 32353 $nextpnr_ICESTORM_LC_6$I3
.sym 32354 rx_from_ble.data_index[0]
.sym 32355 rx_from_ble.data_index[1]
.sym 32356 rx_from_ble.data_index[2]
.sym 32357 $nextpnr_ICESTORM_LC_6$COUT
.sym 32358 $abc$8861$auto$simplemap.cc:256:simplemap_eqne$2579_new_inv_
.sym 32359 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 32362 rx_from_ble.state[0]
.sym 32363 rx_from_ble.state[1]
.sym 32366 rx_from_ble.state[0]
.sym 32367 rx_from_ble.state[1]
.sym 32370 $abc$8861$techmap\rx_from_ble.$procmux$1092_Y[1]_new_
.sym 32371 rx_from_ble.state[1]
.sym 32372 rx_from_ble.state[0]
.sym 32374 rx_from_ble.data_index[1]
.sym 32375 rx_from_ble.data_index[0]
.sym 32376 rx_from_ble.data_index[2]
.sym 32377 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 32378 $abc$8861$techmap\rx_from_ble.$procmux$1092_Y[1]_new_
.sym 32379 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 32380 rx_from_ble.state[0]
.sym 32381 rx_from_ble.state[1]
.sym 32382 rx_from_ble.state[0]
.sym 32383 rx_from_ble.state[1]
.sym 32386 rx_from_ble.data_index[0]
.sym 32387 rx_from_ble.data_index[2]
.sym 32388 rx_from_ble.data_index[1]
.sym 32389 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 32390 $abc$8861$new_n1257_
.sym 32391 from_ble[5]
.sym 32392 $abc$8861$techmap$techmap\rx_from_ble.$procmux$937.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 32394 $abc$8861$new_n1257_
.sym 32395 from_ble[6]
.sym 32396 $abc$8861$techmap$techmap\rx_from_ble.$procmux$920.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 32398 from_ble[6]
.sym 32399 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 32400 $abc$8861$new_n1282_
.sym 32401 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 32402 from_ble[2]
.sym 32403 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 32404 $abc$8861$new_n1263_
.sym 32405 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 32406 $abc$8861$new_n1257_
.sym 32407 from_ble[4]
.sym 32408 $abc$8861$techmap$techmap\rx_from_ble.$procmux$955.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 32410 from_ble[5]
.sym 32411 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 32412 $abc$8861$new_n1275_
.sym 32413 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 32414 $abc$8861$new_n1257_
.sym 32415 from_ble[2]
.sym 32416 $abc$8861$techmap$techmap\rx_from_ble.$procmux$994.$and$/usr/bin/../share/yosys/techmap.v:434$2467_Y_new_
.sym 32418 from_ble[4]
.sym 32419 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 32420 $abc$8861$new_n1269_
.sym 32421 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 32422 $auto$ice40_ffinit.cc:140:execute$8470
.sym 32426 rx_from_ble.data_index[0]
.sym 32427 rx_from_ble.data_index[1]
.sym 32428 rx_from_ble.data_index[2]
.sym 32429 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 32430 rx_from_ble.state[0]
.sym 32431 $abc$8861$auto$ice40_ffinit.cc:141:execute$8471
.sym 32432 $abc$8861$new_n1247_
.sym 32434 i_data$SB_IO_IN
.sym 32438 rx_from_ble.data_index[0]
.sym 32439 rx_from_ble.data_index[1]
.sym 32440 rx_from_ble.data_index[2]
.sym 32441 $abc$8861$auto$alumacc.cc:491:replace_alu$1400[6]
.sym 32442 $abc$8861$techmap\rx_from_ble.$procmux$1085_Y[0]_new_
.sym 32443 $abc$8861$new_n1759_
.sym 32444 $abc$8861$auto$simplemap.cc:309:simplemap_lut$2313_new_
.sym 32449 rx_from_ble.data_index[1]
.sym 32451 tx_to_ble.clock_count[0]
.sym 32455 tx_to_ble.clock_count[1]
.sym 32459 tx_to_ble.clock_count[2]
.sym 32463 tx_to_ble.clock_count[3]
.sym 32464 $PACKER_VCC_NET
.sym 32467 tx_to_ble.clock_count[4]
.sym 32468 $PACKER_VCC_NET
.sym 32471 tx_to_ble.clock_count[5]
.sym 32475 tx_to_ble.clock_count[6]
.sym 32479 $PACKER_VCC_NET
.sym 32481 $nextpnr_ICESTORM_LC_13$I3
.sym 32482 $abc$8861$techmap\tx_to_ble.$procmux$1135_Y[0]_new_
.sym 32483 $abc$8861$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$157_Y[0]
.sym 32484 tx_to_ble.data_index[0]
.sym 32485 $nextpnr_ICESTORM_LC_13$COUT
.sym 32486 $abc$8861$new_n1115_
.sym 32487 data_to_ble[1]
.sym 32488 $abc$8861$auto$ice40_ffinit.cc:141:execute$8463
.sym 32489 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 32491 $PACKER_VCC_NET
.sym 32492 tx_to_ble.data_index[0]
.sym 32494 $abc$8861$new_n1115_
.sym 32495 data_to_ble[7]
.sym 32496 $abc$8861$auto$ice40_ffinit.cc:141:execute$8479
.sym 32497 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 32498 $abc$8861$new_n1115_
.sym 32499 data_to_ble[6]
.sym 32500 $abc$8861$auto$ice40_ffinit.cc:141:execute$8491
.sym 32501 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 32502 $abc$8861$new_n1115_
.sym 32503 data_to_ble[2]
.sym 32504 $abc$8861$auto$ice40_ffinit.cc:141:execute$8475
.sym 32505 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 32506 $abc$8861$new_n1115_
.sym 32507 data_to_ble[5]
.sym 32508 $abc$8861$auto$ice40_ffinit.cc:141:execute$8531
.sym 32509 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 32510 $abc$8861$new_n1115_
.sym 32511 data_to_ble[0]
.sym 32512 $abc$8861$auto$ice40_ffinit.cc:141:execute$8495
.sym 32513 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 32514 $abc$8861$new_n1111_
.sym 32515 $abc$8861$new_n1112_
.sym 32516 $abc$8861$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$153.$4\buffer[7:0][0]_new_inv_
.sym 32517 tx_to_ble.data_index[0]
.sym 32518 $abc$8861$new_n1115_
.sym 32519 data_to_ble[4]
.sym 32520 $abc$8861$auto$ice40_ffinit.cc:141:execute$8487
.sym 32521 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 32522 $abc$8861$auto$ice40_ffinit.cc:141:execute$8495
.sym 32523 $abc$8861$auto$ice40_ffinit.cc:141:execute$8487
.sym 32524 tx_to_ble.data_index[1]
.sym 32525 $abc$8861$new_n2022_
.sym 32526 $abc$8861$auto$ice40_ffinit.cc:141:execute$8531
.sym 32527 $abc$8861$auto$ice40_ffinit.cc:141:execute$8479
.sym 32528 tx_to_ble.data_index[1]
.sym 32529 tx_to_ble.data_index[2]
.sym 32530 $abc$8861$auto$ice40_ffinit.cc:141:execute$8483
.sym 32531 $abc$8861$auto$ice40_ffinit.cc:141:execute$8463
.sym 32532 tx_to_ble.data_index[2]
.sym 32533 tx_to_ble.data_index[1]
.sym 32534 tx_to_ble.state[1]
.sym 32538 $abc$8861$auto$ice40_ffinit.cc:141:execute$8475
.sym 32539 $abc$8861$auto$ice40_ffinit.cc:141:execute$8491
.sym 32540 tx_to_ble.data_index[1]
.sym 32541 tx_to_ble.data_index[2]
.sym 32542 $abc$8861$new_n1115_
.sym 32543 data_to_ble[3]
.sym 32544 $abc$8861$auto$ice40_ffinit.cc:141:execute$8483
.sym 32545 $abc$8861$techmap$techmap\tx_to_ble.$procmux$1132.$and$/usr/bin/../share/yosys/techmap.v:434$2482_Y[1]_new_
.sym 32547 tx_to_ble.data_index[0]
.sym 32552 tx_to_ble.data_index[1]
.sym 32556 tx_to_ble.data_index[2]
.sym 32557 $auto$alumacc.cc:474:replace_alu$1429.C[2]
.sym 32558 rx_done
.sym 32559 wb_mem_dat[30]
.sym 32562 rx_done
.sym 32563 wb_mem_dat[18]
.sym 32566 servant.timer.mtimecmp[10]
.sym 32570 servant.wb_timer_rdt[0]
.sym 32571 servant.timer.mtimecmp[0]
.sym 32572 servant.wb_timer_rdt[10]
.sym 32573 servant.timer.mtimecmp[10]
.sym 32574 $abc$8861$techmap\tx_to_ble.$procmux$1135_Y[0]_new_
.sym 32575 $abc$8861$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$157_Y[2]
.sym 32576 tx_to_ble.data_index[2]
.sym 32577 $abc$8861$auto$alumacc.cc:491:replace_alu$1382[6]
.sym 32579 servant.wb_timer_rdt[0]
.sym 32584 servant.wb_timer_rdt[1]
.sym 32588 servant.wb_timer_rdt[2]
.sym 32589 $auto$alumacc.cc:474:replace_alu$1444.C[2]
.sym 32592 servant.wb_timer_rdt[3]
.sym 32593 $auto$alumacc.cc:474:replace_alu$1444.C[3]
.sym 32596 servant.wb_timer_rdt[4]
.sym 32597 $auto$alumacc.cc:474:replace_alu$1444.C[4]
.sym 32600 servant.wb_timer_rdt[5]
.sym 32601 $auto$alumacc.cc:474:replace_alu$1444.C[5]
.sym 32604 servant.wb_timer_rdt[6]
.sym 32605 $auto$alumacc.cc:474:replace_alu$1444.C[6]
.sym 32608 servant.wb_timer_rdt[7]
.sym 32609 $auto$alumacc.cc:474:replace_alu$1444.C[7]
.sym 32612 servant.wb_timer_rdt[8]
.sym 32613 $auto$alumacc.cc:474:replace_alu$1444.C[8]
.sym 32616 servant.wb_timer_rdt[9]
.sym 32617 $auto$alumacc.cc:474:replace_alu$1444.C[9]
.sym 32620 servant.wb_timer_rdt[10]
.sym 32621 $auto$alumacc.cc:474:replace_alu$1444.C[10]
.sym 32624 servant.wb_timer_rdt[11]
.sym 32625 $auto$alumacc.cc:474:replace_alu$1444.C[11]
.sym 32628 servant.wb_timer_rdt[12]
.sym 32629 $auto$alumacc.cc:474:replace_alu$1444.C[12]
.sym 32632 servant.wb_timer_rdt[13]
.sym 32633 $auto$alumacc.cc:474:replace_alu$1444.C[13]
.sym 32636 servant.wb_timer_rdt[14]
.sym 32637 $auto$alumacc.cc:474:replace_alu$1444.C[14]
.sym 32640 servant.wb_timer_rdt[15]
.sym 32641 $auto$alumacc.cc:474:replace_alu$1444.C[15]
.sym 32644 servant.wb_timer_rdt[16]
.sym 32645 $auto$alumacc.cc:474:replace_alu$1444.C[16]
.sym 32648 servant.wb_timer_rdt[17]
.sym 32649 $auto$alumacc.cc:474:replace_alu$1444.C[17]
.sym 32652 servant.wb_timer_rdt[18]
.sym 32653 $auto$alumacc.cc:474:replace_alu$1444.C[18]
.sym 32656 servant.wb_timer_rdt[19]
.sym 32657 $auto$alumacc.cc:474:replace_alu$1444.C[19]
.sym 32660 servant.wb_timer_rdt[20]
.sym 32661 $auto$alumacc.cc:474:replace_alu$1444.C[20]
.sym 32664 servant.wb_timer_rdt[21]
.sym 32665 $auto$alumacc.cc:474:replace_alu$1444.C[21]
.sym 32668 servant.wb_timer_rdt[22]
.sym 32669 $auto$alumacc.cc:474:replace_alu$1444.C[22]
.sym 32672 servant.wb_timer_rdt[23]
.sym 32673 $auto$alumacc.cc:474:replace_alu$1444.C[23]
.sym 32676 servant.wb_timer_rdt[24]
.sym 32677 $auto$alumacc.cc:474:replace_alu$1444.C[24]
.sym 32680 servant.wb_timer_rdt[25]
.sym 32681 $auto$alumacc.cc:474:replace_alu$1444.C[25]
.sym 32684 servant.wb_timer_rdt[26]
.sym 32685 $auto$alumacc.cc:474:replace_alu$1444.C[26]
.sym 32688 servant.wb_timer_rdt[27]
.sym 32689 $auto$alumacc.cc:474:replace_alu$1444.C[27]
.sym 32692 servant.wb_timer_rdt[28]
.sym 32693 $auto$alumacc.cc:474:replace_alu$1444.C[28]
.sym 32696 servant.wb_timer_rdt[29]
.sym 32697 $auto$alumacc.cc:474:replace_alu$1444.C[29]
.sym 32700 servant.wb_timer_rdt[30]
.sym 32701 $auto$alumacc.cc:474:replace_alu$1444.C[30]
.sym 32704 servant.wb_timer_rdt[31]
.sym 32705 $auto$alumacc.cc:474:replace_alu$1444.C[31]
.sym 32706 $abc$8861$new_n2106_
.sym 32707 $abc$8861$new_n1178_
.sym 32708 $abc$8861$new_n2030_
.sym 32709 $abc$8861$auto$simplemap.cc:127:simplemap_reduce$3275[2]_new_
.sym 32710 servant.wb_timer_rdt[20]
.sym 32711 servant.timer.mtimecmp[20]
.sym 32712 servant.wb_timer_rdt[28]
.sym 32713 servant.timer.mtimecmp[28]
.sym 32714 servant.wb_timer_rdt[5]
.sym 32715 servant.timer.mtimecmp[5]
.sym 32716 servant.wb_timer_rdt[25]
.sym 32717 servant.timer.mtimecmp[25]
.sym 32718 servant.timer.mtimecmp[5]
.sym 32722 wb_mem_dat[5]
.sym 32726 servant.timer.mtimecmp[25]
.sym 32730 wb_mem_dat[20]
.sym 32734 servant.timer.mtimecmp[28]
.sym 32738 wb_mem_dat[29]
.sym 32742 wb_mem_dat[18]
.sym 32746 servant.wb_timer_rdt[18]
.sym 32747 servant.timer.mtimecmp[18]
.sym 32748 servant.wb_timer_rdt[24]
.sym 32749 servant.timer.mtimecmp[24]
.sym 32750 wb_mem_dat[24]
.sym 32754 servant.timer.mtimecmp[24]
.sym 32758 servant.timer.mtimecmp[18]
.sym 32762 wb_mem_dat[25]
.sym 32766 wb_mem_dat[28]
.sym 32774 servant.timer.mtimecmp[26]
.sym 32782 servant.wb_timer_rdt[26]
.sym 32783 servant.timer.mtimecmp[26]
.sym 32784 servant.wb_timer_rdt[27]
.sym 32785 servant.timer.mtimecmp[27]
.sym 32786 servant.timer.mtimecmp[27]
.sym 32790 wb_mem_dat[27]
.sym 32798 wb_mem_dat[26]
