# ğŸ—ï¸ ASIC ë ˆì´ì–´ ì„¤ì • ë° Foundry PDK ê°€ì´ë“œ

## ğŸ“‹ ëª©ì°¨
1. ë ˆì´ì–´ ì„¤ì •ì€ ì–´ë””ì„œ?
2. LEF/DEF íŒŒì¼ êµ¬ì¡°
3. Foundry PDK êµ¬ì„±
4. ì‹¤ì œ ì‚¼ì„±/TSMC PDK ì˜ˆì‹œ
5. ë ˆì´ì–´ í• ë‹¹ ì „ëµ

---

## 1ï¸âƒ£ ë ˆì´ì–´ ì„¤ì •ì€ ì–´ë””ì„œ?

### SDCëŠ” íƒ€ì´ë°ë§Œ ë‹´ë‹¹
```tcl
# SDC (Synopsys Design Constraints)
# - íƒ€ì´ë° ì œì•½ë§Œ ì •ì˜
# - ë ˆì´ì–´ ì •ë³´ ì—†ìŒ
create_clock -period 10.0 [get_ports clk]
set_input_delay -max 2.0 [all_inputs]
```

### âœ… ë ˆì´ì–´ëŠ” LEF + Technology Fileì—ì„œ ì •ì˜

---

## 2ï¸âƒ£ LEF (Library Exchange Format) íŒŒì¼ êµ¬ì¡°

### A. **Technology LEF** - ë ˆì´ì–´ ì •ì˜

```lef
# tech/lef/technology.lef

VERSION 5.8 ;
BUSBITCHARS "[]" ;
DIVIDERCHAR "/" ;

UNITS
  DATABASE MICRONS 2000 ;    # 1 micron = 2000 DBU
END UNITS

#===============================================================================
# LAYER ì •ì˜ - ì—¬ê¸°ì„œ ë ˆì´ì–´ ì†ì„± ê²°ì •!
#===============================================================================

# -------------------------
# Metal 1 (ê°€ì¥ ì–‡ì€ ë ˆì´ì–´)
# -------------------------
LAYER metal1
  TYPE ROUTING ;              # ìš©ë„: ROUTING (ì‹ í˜¸ì„ )
  DIRECTION HORIZONTAL ;      # ë°©í–¥: ìˆ˜í‰
  PITCH 0.19 ;               # íŠ¸ë™ ê°„ê²© (um)
  WIDTH 0.065 ;              # ìµœì†Œ ì„ í­ (um)
  SPACING 0.065 ;            # ìµœì†Œ ê°„ê²© (um)
  RESISTANCE RPERSQ 0.38 ;   # Sheet resistance (ohm/sq)
  CAPACITANCE CPERSQDIST 0.000250 ; # Capacitance (pF/umÂ²)
  EDGECAPACITANCE 0.0001 ;   # Edge capacitance
  THICKNESS 0.13 ;           # ë ˆì´ì–´ ë‘ê»˜ (um)
  HEIGHT 0.37 ;              # ë ˆì´ì–´ ë†’ì´ (um)
  
  # ì„ í­ë³„ ì €í•­ê°’ (í­ì´ ë„“ì„ìˆ˜ë¡ ì €í•­ ë‚®ìŒ)
  RESISTANCETABLE
    ( WIDTH 0.065 RESISTANCE 5.846154 ; )  # ì¢ì€ ì„ : ë†’ì€ ì €í•­
    ( WIDTH 0.100 RESISTANCE 3.800000 ; )
    ( WIDTH 0.200 RESISTANCE 1.900000 ; )
    ( WIDTH 0.500 RESISTANCE 0.760000 ; )  # ë„“ì€ ì„ : ë‚®ì€ ì €í•­
  END
END metal1

# -------------------------
# Metal 2 (ìˆ˜ì§)
# -------------------------
LAYER metal2
  TYPE ROUTING ;
  DIRECTION VERTICAL ;        # ë°©í–¥: ìˆ˜ì§ (Metal1ê³¼ ì§êµ)
  PITCH 0.19 ;
  WIDTH 0.070 ;
  SPACING 0.070 ;
  RESISTANCE RPERSQ 0.25 ;
  CAPACITANCE CPERSQDIST 0.000200 ;
  THICKNESS 0.14 ;
  HEIGHT 0.77 ;
END metal2

# -------------------------
# Metal 9/10 (ì „ì› ë ˆì´ì–´)
# -------------------------
LAYER metal9
  TYPE ROUTING ;              # ë˜ëŠ” TYPE POWER ; (ì¼ë¶€ PDK)
  DIRECTION HORIZONTAL ;
  PITCH 1.60 ;               # ë„“ì€ ê°„ê²©!
  WIDTH 0.80 ;               # ë‘êº¼ìš´ ì„ !
  SPACING 0.80 ;
  RESISTANCE RPERSQ 0.021 ;  # ë‚®ì€ ì €í•­ (ì „ì›ìš©)
  THICKNESS 0.90 ;           # ë‘êº¼ìš´ ë ˆì´ì–´
  HEIGHT 5.50 ;
  
  # ì „ì›ìš© - ë„“ì€ ì„ í­ ì§€ì›
  RESISTANCETABLE
    ( WIDTH 0.80 RESISTANCE 0.262500 ; )
    ( WIDTH 2.00 RESISTANCE 0.105000 ; )
    ( WIDTH 5.00 RESISTANCE 0.042000 ; )
    ( WIDTH 10.0 RESISTANCE 0.021000 ; )
  END
END metal9

#===============================================================================
# VIA ì •ì˜ - ë ˆì´ì–´ ê°„ ì—°ê²°
#===============================================================================

VIA M1_M2_via DEFAULT
  LAYER metal1 ;
    RECT -0.065 -0.065 0.065 0.065 ;
  LAYER metal2 ;
    RECT -0.065 -0.065 0.065 0.065 ;
  LAYER via1 ;
    RECT -0.035 -0.035 0.035 0.035 ;
  RESISTANCE 4.0 ;             # Via ì €í•­
END M1_M2_via

#===============================================================================
# SITE ì •ì˜ - Standard Cell ë°°ì¹˜ ê·¸ë¦¬ë“œ
#===============================================================================

SITE CoreSite
  CLASS CORE ;
  SIZE 0.19 BY 1.40 ;          # Site í¬ê¸°
END CoreSite

END LIBRARY
```

---

### B. **Cell LEF** - ì…€ ë¬¼ë¦¬ ì •ë³´

```lef
# libs/lef/standard_cells.lef

MACRO INVX1                    # Inverter cell
  CLASS CORE ;
  ORIGIN 0.0 0.0 ;
  SIZE 0.38 BY 1.40 ;          # Cell í¬ê¸°
  SYMMETRY X Y ;
  SITE CoreSite ;
  
  # í•€ ì •ì˜
  PIN A
    DIRECTION INPUT ;
    USE SIGNAL ;
    PORT
      LAYER metal1 ;
        RECT 0.05 0.40 0.15 0.60 ;  # Metal1ì— ìœ„ì¹˜
    END
  END A
  
  PIN Y
    DIRECTION OUTPUT ;
    USE SIGNAL ;
    PORT
      LAYER metal1 ;
        RECT 0.23 0.40 0.33 0.60 ;
    END
  END Y
  
  PIN vdd
    DIRECTION INOUT ;
    USE POWER ;                # ì „ì› í•€!
    PORT
      LAYER metal1 ;
        RECT 0.0 1.30 0.38 1.40 ;
    END
  END vdd
  
  PIN gnd
    DIRECTION INOUT ;
    USE GROUND ;               # ê·¸ë¼ìš´ë“œ í•€!
    PORT
      LAYER metal1 ;
        RECT 0.0 0.0 0.38 0.10 ;
    END
  END gnd
  
  # Obstruction - ë¼ìš°íŒ… ê¸ˆì§€ ì˜ì—­
  OBS
    LAYER metal1 ;
      RECT 0.10 0.20 0.28 1.20 ;
  END
END INVX1
```

---

## 3ï¸âƒ£ Foundry PDK êµ¬ì„±

### ì‹¤ì œ Foundryê°€ ì œê³µí•˜ëŠ” íŒŒì¼ë“¤

```
samsung_28nm_pdk/
â”œâ”€â”€ tech/
â”‚   â”œâ”€â”€ captable/              # RC ì¶”ì¶œìš© Capacitance Table
â”‚   â”‚   â”œâ”€â”€ typical.captable
â”‚   â”‚   â”œâ”€â”€ worst_case.captable
â”‚   â”‚   â””â”€â”€ best_case.captable
â”‚   â”‚
â”‚   â”œâ”€â”€ lef/                   # ë¬¼ë¦¬ ì •ë³´
â”‚   â”‚   â”œâ”€â”€ technology.lef     # ë ˆì´ì–´ ì •ì˜
â”‚   â”‚   â”œâ”€â”€ stdcells.lef       # Standard cell ë¬¼ë¦¬ ì •ë³´
â”‚   â”‚   â””â”€â”€ io_pads.lef        # I/O pad ì •ë³´
â”‚   â”‚
â”‚   â”œâ”€â”€ tlef/                  # Technology LEF
â”‚   â”‚   â””â”€â”€ samsung28_10M.tlef # 10-metal ê¸°ìˆ  íŒŒì¼
â”‚   â”‚
â”‚   â”œâ”€â”€ qrc/                   # Quantus QRC (RC ì¶”ì¶œ)
â”‚   â”‚   â”œâ”€â”€ qrcTechFile        # RC ì¶”ì¶œ ê¸°ìˆ  íŒŒì¼
â”‚   â”‚   â”œâ”€â”€ typical.tch
â”‚   â”‚   â”œâ”€â”€ worst.tch
â”‚   â”‚   â””â”€â”€ best.tch
â”‚   â”‚
â”‚   â”œâ”€â”€ milkyway/              # Synopsys IC Compiler
â”‚   â”‚   â””â”€â”€ technology.tf
â”‚   â”‚
â”‚   â”œâ”€â”€ drc/                   # Design Rule Check
â”‚   â”‚   â”œâ”€â”€ calibre.drc        # Mentor Graphics
â”‚   â”‚   â”œâ”€â”€ icv.drc           # Synopsys ICV
â”‚   â”‚   â””â”€â”€ pvs.drc           # Cadence PVS
â”‚   â”‚
â”‚   â”œâ”€â”€ lvs/                   # Layout vs Schematic
â”‚   â”‚   â”œâ”€â”€ calibre.lvs
â”‚   â”‚   â””â”€â”€ pvs.lvs
â”‚   â”‚
â”‚   â””â”€â”€ antenna/               # Antenna rules
â”‚       â””â”€â”€ antenna.rules
â”‚
â”œâ”€â”€ libs/
â”‚   â”œâ”€â”€ timing/                # Timing Library (.lib)
â”‚   â”‚   â”œâ”€â”€ typical/
â”‚   â”‚   â”‚   â”œâ”€â”€ sc_typical_1v0_25c.lib
â”‚   â”‚   â”‚   â””â”€â”€ sc_typical_1v0_125c.lib
â”‚   â”‚   â”œâ”€â”€ slow/              # Worst case
â”‚   â”‚   â”‚   â””â”€â”€ sc_slow_0v9_125c.lib
â”‚   â”‚   â””â”€â”€ fast/              # Best case
â”‚   â”‚       â””â”€â”€ sc_fast_1v1_m40c.lib
â”‚   â”‚
â”‚   â”œâ”€â”€ lef/                   # Cell LEF
â”‚   â”‚   â””â”€â”€ sc_all_cells.lef
â”‚   â”‚
â”‚   â””â”€â”€ verilog/               # Behavioral models
â”‚       â””â”€â”€ sc_all_cells.v
â”‚
â””â”€â”€ docs/
    â”œâ”€â”€ design_rules.pdf       # ì„¤ê³„ ê·œì¹™ ë¬¸ì„œ
    â”œâ”€â”€ layer_stack.pdf        # ë ˆì´ì–´ ìŠ¤íƒ ì •ë³´
    â””â”€â”€ process_spec.pdf       # ê³µì • ìŠ¤í™
```

---

## 4ï¸âƒ£ ì‹¤ì œ ì‚¼ì„±/TSMC PDK ë ˆì´ì–´ ìŠ¤íƒ

### A. **ì‚¼ì„± 28nm ê³µì • ì˜ˆì‹œ**

```
# samsung_28nm_layer_stack.txt

=============================================================================
Layer Stack (Bottom to Top)
=============================================================================

Layer       Type      Direction   Width    Pitch    Usage            Height
                                  (nm)     (nm)                       (nm)
-----------------------------------------------------------------------------
M1          Routing   H           80       190      Signal/Local     370
M2          Routing   V           90       190      Signal           770
M3          Routing   H           90       190      Signal           1170
M4          Routing   V           140      285      Signal/Clock     1710
M5          Routing   H           140      285      Signal/Clock     2390
M6          Routing   V           140      285      Signal/Power     3070
M7          Routing   H           400      855      Power/Clock      4270
M8          Routing   V           400      855      Power            5970
M9          Routing   H           800      1710     Power            8130
M10 (Top)   Routing   V           800      1710     Power/Global     10640

=============================================================================
Typical Usage:
=============================================================================
M1-M3:      Local signal routing
M4-M6:      Intermediate routing, clock distribution
M7-M8:      Power stripes, long distance signals
M9-M10:     Power grid, global distribution

=============================================================================
Material Properties:
=============================================================================
Metal:      Copper (Cu)
Dielectric: Low-k (k=2.5-3.0)
Barrier:    TaN/Ta (5-10nm)
```

---

### B. **TSMC 7nm ê³µì • ì˜ˆì‹œ**

```
# tsmc_7nm_layer_stack.txt

=============================================================================
TSMC 7nm FinFET - 15 Metal Layers
=============================================================================

Layer   Type      Width    Pitch    Resistance   Usage
                  (nm)     (nm)     (mÎ©/sq)
-----------------------------------------------------------------------------
M0A     Signal    18       40       2000         Ultra-local (within cell)
M0B     Signal    18       40       2000         Ultra-local

M1      Signal    28       48       850          Local routing
M2      Signal    28       48       850          Local routing
M3      Signal    28       48       850          Local routing

M4      Signal    36       64       420          Intermediate
M5      Signal    36       64       420          Intermediate
M6      Signal    36       64       420          Clock tree

M7      Signal    72       128      180          Long distance
M8      Signal    72       128      180          Power stripes
M9      Signal    72       128      180          Power stripes

M10     Power     144      256      80           Power grid
M11     Power     144      256      80           Power grid
M12     Power     288      512      40           Top power
M13     Top       288      512      40           RDL (Redistribution)

AP (Alucap)  Top   -       -        20           Top metal (thick)

=============================================================================
Design Rules Summary:
=============================================================================
Min Metal Width:        18nm  (M0)
Min Metal Spacing:      18nm  (M0)
Min Via Size:           18nm x 18nm
Max Aspect Ratio:       3:1   (Height/Width)

Recommended Power Layers:  M10-M13
Recommended Clock Layers:  M6-M9
Recommended Signal:        M1-M8
```

---

## 5ï¸âƒ£ ë ˆì´ì–´ í• ë‹¹ ì „ëµ (Innovus/ICC)

### A. **P&R ìŠ¤í¬ë¦½íŠ¸ì—ì„œ ë ˆì´ì–´ í• ë‹¹**

```tcl
# scripts/innovus/pnr_flow.tcl

#===============================================================================
# Power Planning - ë ˆì´ì–´ í• ë‹¹
#===============================================================================

# ì „ì› ë ˆì´ì–´ ì§€ì •
set power_layers {metal9 metal10}
set signal_layers {metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8}

# Core Ring - ìµœìƒìœ„ ë ˆì´ì–´ ì‚¬ìš©
addRing \
    -nets {vdd gnd} \
    -type core_rings \
    -layer {top metal10 bottom metal10 left metal9 right metal9} \
    -width {top 5.0 bottom 5.0 left 5.0 right 5.0} \
    -spacing {top 2.0 bottom 2.0 left 2.0 right 2.0} \
    -offset 10.0

# Power Stripes - ìˆ˜ì§/ìˆ˜í‰ êµì°¨
addStripe \
    -nets {vdd gnd} \
    -layer metal9 \              # ìˆ˜í‰ stripe
    -direction horizontal \
    -width 2.0 \
    -spacing 2.0 \
    -set_to_set_distance 50.0

addStripe \
    -nets {vdd gnd} \
    -layer metal10 \             # ìˆ˜ì§ stripe
    -direction vertical \
    -width 2.0 \
    -spacing 2.0 \
    -set_to_set_distance 50.0

#===============================================================================
# Routing - ì‹ í˜¸ì„  ë ˆì´ì–´ í• ë‹¹
#===============================================================================

# ë ˆì´ì–´ë³„ ë¼ìš°íŒ… ë°©í–¥ ì„¤ì • (ì´ë¯¸ LEFì— ì •ì˜ë˜ì–´ ìˆìŒ)
setNanoRouteMode \
    -routeTopRoutingLayer metal8 \      # ì‹ í˜¸ì„ ì€ M8ê¹Œì§€ë§Œ
    -routeBottomRoutingLayer metal1 \   # M1ë¶€í„° ì‹œì‘
    -drouteEndIteration 10 \
    -drouteUseMultiCutViaEffort high

# í´ëŸ­ ë¼ìš°íŒ… - íŠ¹ì • ë ˆì´ì–´ ì„ í˜¸
setCTSMode \
    -routeTopPreferredLayer metal7 \
    -routeBottomPreferredLayer metal3 \
    -routeLeafTopLayer metal5 \
    -routeLeafBottomLayer metal2

#===============================================================================
# ë ˆì´ì–´ë³„ ìš©ë„ ì œí•œ
#===============================================================================

# Metal 1-3: ì§§ì€ local routingë§Œ
setLayerPreference metal1 -isRoutingDir horizontal -effort low
setLayerPreference metal2 -isRoutingDir vertical -effort low
setLayerPreference metal3 -isRoutingDir horizontal -effort low

# Metal 4-6: ì¤‘ê°„ ê±°ë¦¬ routing, clock ê°€ëŠ¥
setLayerPreference metal4 -isRoutingDir vertical -effort medium
setLayerPreference metal5 -isRoutingDir horizontal -effort medium
setLayerPreference metal6 -isRoutingDir vertical -effort high

# Metal 7-8: ê¸´ ê±°ë¦¬ routing
setLayerPreference metal7 -isRoutingDir horizontal -effort high
setLayerPreference metal8 -isRoutingDir vertical -effort high

# Metal 9-10: ì „ì› ì „ìš© (ì‹ í˜¸ ë¼ìš°íŒ… ê¸ˆì§€)
# routeTopRoutingLayerë¥¼ metal8ë¡œ ì„¤ì •í–ˆìœ¼ë¯€ë¡œ ìë™ìœ¼ë¡œ ì œì™¸ë¨
```

---

## 6ï¸âƒ£ Foundryê°€ ì œê³µí•˜ëŠ” ê°€ì´ë“œ ë¬¸ì„œ

### A. **Design Rule Manual (DRM)**

```
Samsung 28nm Design Rule Manual (DRM)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

1. Layer Stack Information
   - ë ˆì´ì–´ ìˆ˜: 10 metal layers
   - ë ˆì´ì–´ ë‘ê»˜, ê°„ê²©, ì €í•­, ì •ì „ìš©ëŸ‰
   - Via í¬ê¸° ë° ì €í•­

2. Minimum Design Rules
   Rule        Metal1   Metal2   ...   Metal9   Metal10
   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
   Min Width   80nm     90nm           400nm    800nm
   Min Space   80nm     90nm           400nm    800nm
   Min Area    0.0064   0.0081         0.16     0.64 umÂ²

3. Via Rules
   - M1-M2 via: 70nm x 70nm
   - M9-M10 via: 400nm x 400nm
   - Via resistance: 4-8 ohm

4. Density Rules
   - Min metal density: 20%
   - Max metal density: 80%
   - Check window: 100um x 100um

5. Antenna Rules
   - Antenna ratio: < 400:1 (Metal1-3)
   - Antenna ratio: < 800:1 (Metal4-10)

6. Power Grid Guidelines
   - Use M9-M10 for power grid
   - Stripe width: > 2um
   - Stripe spacing: < 100um
```

---

### B. **Process Design Kit (PDK) User Guide**

```
TSMC 7nm FinFET PDK User Guide
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

Chapter 5: Metal Stack Recommendation

5.1 Signal Routing
    âœ“ M1-M8:   General signal routing
    âœ“ M4-M6:   Clock distribution (prefer M6)
    âœ“ M7-M8:   Long distance signals
    âœ— M9-M13:  Do NOT use for signals (power only)

5.2 Power Distribution
    âœ“ M10-M13: Core power grid
    âœ“ M9:      Power stripes
    âœ“ M7-M8:   Local power distribution
    âœ— M1-M6:   Insufficient for power (too thin)

5.3 Clock Distribution
    Recommended: M4, M5, M6
    - Low RC for better skew
    - Medium layers for balanced routing
    - Use M6 for global clock trunk
    - Use M4-M5 for local clock distribution

5.4 Via Guidelines
    - Double cut via: recommended for critical paths
    - Single cut via: acceptable for non-critical
    - Redundant via: mandatory for power/ground

5.5 Metal Density
    Target: 40-60% per layer
    - Use metal fill for compliance
    - Automated by PVS/ICV tools
```

---

## 7ï¸âƒ£ ì‹¤ì œ ì‘ì—… í”Œë¡œìš°

### Step 1: Foundry PDK ë°›ê¸°
```bash
# NDA ê³„ì•½ í›„ ë‹¤ìš´ë¡œë“œ (ì˜ˆ: ì‚¼ì„±)
samsung_pdk_portal.com
â”œâ”€â”€ Login with NDA account
â”œâ”€â”€ Select process: 28nm FD-SOI
â”œâ”€â”€ Download PDK package (50-100 GB)
â””â”€â”€ Install license files
```

### Step 2: PDK Import
```bash
# Innovusì—ì„œ PDK ì„¤ì •
cd /project/tech

# Technology LEF ë³µì‚¬
cp $PDK_HOME/tech/lef/samsung28_10M.tlef ./lef/

# Timing library ë³µì‚¬
cp $PDK_HOME/libs/timing/typical/*.lib ./lib/

# QRC tech file ë³µì‚¬
cp $PDK_HOME/tech/qrc/typical.tch ./qrc/
```

### Step 3: MMMC ì„¤ì •
```tcl
# mmmc.tcl - ë ˆì´ì–´ ì •ë³´ ìë™ìœ¼ë¡œ LEFì—ì„œ ë¡œë“œë¨

# RC cornerì— QRC tech file ì—°ê²°
create_rc_corner -name RC_TYP \
    -qrc_tech $PDK_HOME/tech/qrc/typical.tch \
    -temperature 25

# Multi-corner ì„¤ì •
create_rc_corner -name RC_WORST \
    -qrc_tech $PDK_HOME/tech/qrc/worst.tch \
    -temperature 125

create_rc_corner -name RC_BEST \
    -qrc_tech $PDK_HOME/tech/qrc/best.tch \
    -temperature -40
```

---

## 8ï¸âƒ£ ë ˆì´ì–´ ì„ íƒ ê¸°ì¤€ ìš”ì•½

| ë ˆì´ì–´ ë²”ìœ„ | ì£¼ ìš©ë„ | ì„ í­ | ì €í•­ | ë¹„ê³  |
|-------------|---------|------|------|------|
| **M1-M3** | Local routing | ì¢ìŒ | ë†’ìŒ | Cell ë‚´ë¶€, ì§§ì€ ì—°ê²° |
| **M4-M6** | Intermediate | ì¤‘ê°„ | ì¤‘ê°„ | Clock tree, ì¤‘ê±°ë¦¬ ì‹ í˜¸ |
| **M7-M8** | Long distance | ë„“ìŒ | ë‚®ìŒ | ê¸´ ì‹ í˜¸ì„ , ì¼ë¶€ ì „ì› |
| **M9-M10+** | Power grid | ë§¤ìš° ë„“ìŒ | ë§¤ìš° ë‚®ìŒ | ì „ì›/ê·¸ë¼ìš´ë“œ ì „ìš© |

---

## ğŸ“Œ í•µì‹¬ ì •ë¦¬

1. **SDCëŠ” íƒ€ì´ë°ë§Œ!** ë ˆì´ì–´ ì„¤ì •ê³¼ ë¬´ê´€
2. **LEF íŒŒì¼**ì—ì„œ ëª¨ë“  ë ˆì´ì–´ ì†ì„± ì •ì˜
3. **Foundry PDK**ê°€ ëª¨ë“  ì •ë³´ ì œê³µ
4. **ì‚¼ì„±/TSMC** ë“±ì€ ìƒì„¸í•œ ê°€ì´ë“œì™€ í•¨ê»˜ PDK ì œê³µ
5. **P&R Tool**ì—ì„œ ë ˆì´ì–´ë³„ ìš©ë„ í• ë‹¹

---

**ì°¸ê³  ë¬¸ì„œ**: 
- [TIMING_ANALYSIS.md](computer:///mnt/user-data/outputs/TIMING_ANALYSIS.md)
- Cadence LEF/DEF Language Reference Manual
- TSMC Design Rule Manual (NDA í•„ìš”)
- Samsung Foundry PDK User Guide (NDA í•„ìš”)
