{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554084155692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554084155692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 22:02:35 2019 " "Processing started: Sun Mar 31 22:02:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554084155692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554084155692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bitwise -c bitwise " "Command: quartus_map --read_settings_files=on --write_settings_files=off bitwise -c bitwise" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554084155692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1554084156817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_bitwiseoperation_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_bitwiseoperation_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwiseOperation_decoder-Arena_bitwiseOperation_decoder_arch " "Found design unit 1: Arena_bitwiseOperation_decoder-Arena_bitwiseOperation_decoder_arch" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157645 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwiseOperation_decoder " "Found entity 1: Arena_bitwiseOperation_decoder" {  } { { "Arena_bitwiseOperation_decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554084157645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_ledreset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_ledreset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ledReset-Arena_ledReset_arch " "Found design unit 1: Arena_ledReset-Arena_ledReset_arch" {  } { { "Arena_ledReset.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_ledReset.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157645 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ledReset " "Found entity 1: Arena_ledReset" {  } { { "Arena_ledReset.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_ledReset.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554084157645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwisexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwisexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwisexor-Arena_bitwisexor_arch " "Found design unit 1: Arena_bitwisexor-Arena_bitwisexor_arch" {  } { { "../ModelSim Files/Arena_bitwisexor.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157660 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwisexor " "Found entity 1: Arena_bitwisexor" {  } { { "../ModelSim Files/Arena_bitwisexor.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554084157660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwiseor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwiseor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwiseor-Arena_bitwiseor_arch " "Found design unit 1: Arena_bitwiseor-Arena_bitwiseor_arch" {  } { { "../ModelSim Files/Arena_bitwiseor.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157676 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwiseor " "Found entity 1: Arena_bitwiseor" {  } { { "../ModelSim Files/Arena_bitwiseor.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554084157676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwisenot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwisenot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwisenot-Arena_bitwisenot_arch " "Found design unit 1: Arena_bitwisenot-Arena_bitwisenot_arch" {  } { { "../ModelSim Files/Arena_bitwisenot.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisenot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157676 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwisenot " "Found entity 1: Arena_bitwisenot" {  } { { "../ModelSim Files/Arena_bitwisenot.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisenot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554084157676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwiseand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitwiseand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitwiseand-Arena_bitwiseand_arch " "Found design unit 1: Arena_bitwiseand-Arena_bitwiseand_arch" {  } { { "../ModelSim Files/Arena_bitwiseand.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157691 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwiseand " "Found entity 1: Arena_bitwiseand" {  } { { "../ModelSim Files/Arena_bitwiseand.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554084157691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitshiftright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitshiftright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitshiftright-Arena_bitshiftright_arch " "Found design unit 1: Arena_bitshiftright-Arena_bitshiftright_arch" {  } { { "../ModelSim Files/Arena_bitshiftright.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157707 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitshiftright " "Found entity 1: Arena_bitshiftright" {  } { { "../ModelSim Files/Arena_bitshiftright.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554084157707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitshiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitshiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitshiftleft-Arena_bitshiftleft_arch " "Found design unit 1: Arena_bitshiftleft-Arena_bitshiftleft_arch" {  } { { "../ModelSim Files/Arena_bitshiftleft.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157707 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitshiftleft " "Found entity 1: Arena_bitshiftleft" {  } { { "../ModelSim Files/Arena_bitshiftleft.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554084157707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitrotationright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitrotationright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitrotationright-Arena_bitrotationright_arch " "Found design unit 1: Arena_bitrotationright-Arena_bitrotationright_arch" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157723 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitrotationright " "Found entity 1: Arena_bitrotationright" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554084157723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitrotationleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/modelsim files/arena_bitrotationleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_bitrotationleft-Arena_bitrotationleft_arch " "Found design unit 1: Arena_bitrotationleft-Arena_bitrotationleft_arch" {  } { { "../ModelSim Files/Arena_bitrotationleft.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157723 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitrotationleft " "Found entity 1: Arena_bitrotationleft" {  } { { "../ModelSim Files/Arena_bitrotationleft.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554084157723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/arena_bitwise.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 3/arena_bitwise.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_bitwise " "Found entity 1: Arena_bitwise" {  } { { "../Arena_bitwise.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Arena_bitwise.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554084157738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554084157738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arena_bitrotationright " "Elaborating entity \"Arena_bitrotationright\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554084157863 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_a_brrIN Arena_bitrotationright.vhd(23) " "VHDL Process Statement warning at Arena_bitrotationright.vhd(23): signal \"Arena_a_brrIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554084157863 "|Arena_bitrotationright"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_b_rramt_integer Arena_bitrotationright.vhd(23) " "VHDL Process Statement warning at Arena_bitrotationright.vhd(23): signal \"Arena_b_rramt_integer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1554084157863 "|Arena_bitrotationright"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_result_brrOUT Arena_bitrotationright.vhd(20) " "VHDL Process Statement warning at Arena_bitrotationright.vhd(20): inferring latch(es) for signal or variable \"Arena_result_brrOUT\", which holds its previous value in one or more paths through the process" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1554084157863 "|Arena_bitrotationright"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brrOUT\[0\] Arena_bitrotationright.vhd(20) " "Inferred latch for \"Arena_result_brrOUT\[0\]\" at Arena_bitrotationright.vhd(20)" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554084157863 "|Arena_bitrotationright"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brrOUT\[1\] Arena_bitrotationright.vhd(20) " "Inferred latch for \"Arena_result_brrOUT\[1\]\" at Arena_bitrotationright.vhd(20)" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554084157863 "|Arena_bitrotationright"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brrOUT\[2\] Arena_bitrotationright.vhd(20) " "Inferred latch for \"Arena_result_brrOUT\[2\]\" at Arena_bitrotationright.vhd(20)" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554084157863 "|Arena_bitrotationright"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brrOUT\[3\] Arena_bitrotationright.vhd(20) " "Inferred latch for \"Arena_result_brrOUT\[3\]\" at Arena_bitrotationright.vhd(20)" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554084157863 "|Arena_bitrotationright"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brrOUT\[4\] Arena_bitrotationright.vhd(20) " "Inferred latch for \"Arena_result_brrOUT\[4\]\" at Arena_bitrotationright.vhd(20)" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554084157863 "|Arena_bitrotationright"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_result_brrOUT\[5\] Arena_bitrotationright.vhd(20) " "Inferred latch for \"Arena_result_brrOUT\[5\]\" at Arena_bitrotationright.vhd(20)" {  } { { "../ModelSim Files/Arena_bitrotationright.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1554084157863 "|Arena_bitrotationright"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554084158723 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554084158723 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554084158785 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554084158785 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554084158785 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554084158785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554084158816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 22:02:38 2019 " "Processing ended: Sun Mar 31 22:02:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554084158816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554084158816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554084158816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554084158816 ""}
