// Seed: 2093405473
module module_0 #(
    parameter id_1 = 32'd24
);
  wire _id_1;
  logic [7:0][-1 'b0 : id_1  +  id_1] id_2, id_3;
  assign id_2[1-:id_1] = id_2;
endmodule
module module_1 #(
    parameter id_6 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  inout logic [7:0] id_5;
  input logic [7:0] id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_2;
  output wire id_1;
endmodule
module module_2 (
    output tri id_0,
    input tri id_1,
    input wor id_2,
    input uwire id_3,
    input wand id_4,
    output supply0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input uwire id_9,
    output wor id_10,
    input uwire id_11,
    input uwire id_12,
    output tri id_13
);
  wire id_15;
  ;
  module_0 modCall_1 ();
endmodule
