{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418653277316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418653277319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 15 23:21:16 2014 " "Processing started: Mon Dec 15 23:21:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418653277319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418653277319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DOOR_LOCK -c DOOR_LOCK " "Command: quartus_map --read_settings_files=on --write_settings_files=off DOOR_LOCK -c DOOR_LOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418653277320 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418653279455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_for_short_time.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_for_short_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_FOR_SHORT_TIME " "Found entity 1: COUNTER_FOR_SHORT_TIME" {  } { { "COUNTER_FOR_SHORT_TIME.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_SHORT_TIME.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418653279690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418653279690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_for_fiften_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_for_fiften_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_FOR_FIFTEN_SEC " "Found entity 1: COUNTER_FOR_FIFTEN_SEC" {  } { { "COUNTER_FOR_FIFTEN_SEC.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_FIFTEN_SEC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418653279697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418653279697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_for_time_t.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_for_time_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_FOR_TIME_T " "Found entity 1: COUNTER_FOR_TIME_T" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418653279705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418653279705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_output_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file led_output_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_OUTPUT_CONTROLLER " "Found entity 1: LED_OUTPUT_CONTROLLER" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418653279714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418653279714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "door_lock.v 1 1 " "Found 1 design units, including 1 entities, in source file door_lock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DOOR_LOCK " "Found entity 1: DOOR_LOCK" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418653279721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418653279721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_module.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEYPAD_MODULE " "Found entity 1: KEYPAD_MODULE" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418653279730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418653279730 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "new MAIN_FSM.v(30) " "Verilog HDL Declaration warning at MAIN_FSM.v(30): \"new\" is SystemVerilog-2005 keyword" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 30 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1418653279738 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MAIN_FSM.v(390) " "Verilog HDL information at MAIN_FSM.v(390): always construct contains both blocking and non-blocking assignments" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 390 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418653279741 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MAIN_FSM.v(530) " "Verilog HDL information at MAIN_FSM.v(530): always construct contains both blocking and non-blocking assignments" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 530 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418653279742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file main_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_FSM " "Found entity 1: MAIN_FSM" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418653279745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418653279745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_for_time_to_close.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_for_time_to_close.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_FOR_TIME_TO_CLOSE " "Found entity 1: COUNTER_FOR_TIME_TO_CLOSE" {  } { { "COUNTER_FOR_TIME_TO_CLOSE.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_TO_CLOSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418653279753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418653279753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_for_time_for_fail.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_for_time_for_fail.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_FOR_TIME_FOR_FAIL " "Found entity 1: COUNTER_FOR_TIME_FOR_FAIL" {  } { { "COUNTER_FOR_TIME_FOR_FAIL.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_FOR_FAIL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418653279763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418653279763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_for_time_one_minute.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_for_time_one_minute.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_FOR_TIME_ONE_MINUTE " "Found entity 1: COUNTER_FOR_TIME_ONE_MINUTE" {  } { { "COUNTER_FOR_TIME_ONE_MINUTE.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_ONE_MINUTE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418653279770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418653279770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEVEN_SEGMENT_CONTROLLER " "Found entity 1: SEVEN_SEGMENT_CONTROLLER" {  } { { "SEVEN_SEGMENT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/SEVEN_SEGMENT_CONTROLLER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418653279780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418653279780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_generator_with_buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_generator_with_buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOUND_GENERATOR_WITH_BUZZER " "Found entity 1: SOUND_GENERATOR_WITH_BUZZER" {  } { { "SOUND_GENERATOR_WITH_BUZZER.v" "" { Text "C:/altera/DOOR_LOCK/SOUND_GENERATOR_WITH_BUZZER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418653279789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418653279789 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DOOR_LOCK " "Elaborating entity \"DOOR_LOCK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418653279958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_FSM MAIN_FSM:main_machin " "Elaborating entity \"MAIN_FSM\" for hierarchy \"MAIN_FSM:main_machin\"" {  } { { "DOOR_LOCK.v" "main_machin" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418653280003 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "time_for_lock MAIN_FSM.v(72) " "Verilog HDL warning at MAIN_FSM.v(72): object time_for_lock used but never assigned" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1418653280013 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_time_for_lock MAIN_FSM.v(72) " "Verilog HDL or VHDL warning at MAIN_FSM.v(72): object \"reset_time_for_lock\" assigned a value but never read" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418653280014 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(238) " "Verilog HDL assignment warning at MAIN_FSM.v(238): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280023 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(324) " "Verilog HDL assignment warning at MAIN_FSM.v(324): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280028 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(892) " "Verilog HDL assignment warning at MAIN_FSM.v(892): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280093 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(897) " "Verilog HDL assignment warning at MAIN_FSM.v(897): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280094 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(903) " "Verilog HDL assignment warning at MAIN_FSM.v(903): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280094 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(909) " "Verilog HDL assignment warning at MAIN_FSM.v(909): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280095 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(915) " "Verilog HDL assignment warning at MAIN_FSM.v(915): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280095 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(921) " "Verilog HDL assignment warning at MAIN_FSM.v(921): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280096 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(927) " "Verilog HDL assignment warning at MAIN_FSM.v(927): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280096 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(933) " "Verilog HDL assignment warning at MAIN_FSM.v(933): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280098 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(937) " "Verilog HDL assignment warning at MAIN_FSM.v(937): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280099 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(941) " "Verilog HDL assignment warning at MAIN_FSM.v(941): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280099 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(945) " "Verilog HDL assignment warning at MAIN_FSM.v(945): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280099 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(947) " "Verilog HDL assignment warning at MAIN_FSM.v(947): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280100 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(950) " "Verilog HDL assignment warning at MAIN_FSM.v(950): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280100 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(954) " "Verilog HDL assignment warning at MAIN_FSM.v(954): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280101 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(959) " "Verilog HDL assignment warning at MAIN_FSM.v(959): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280101 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(965) " "Verilog HDL assignment warning at MAIN_FSM.v(965): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280101 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(971) " "Verilog HDL assignment warning at MAIN_FSM.v(971): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280102 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(977) " "Verilog HDL assignment warning at MAIN_FSM.v(977): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280102 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(983) " "Verilog HDL assignment warning at MAIN_FSM.v(983): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280103 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(989) " "Verilog HDL assignment warning at MAIN_FSM.v(989): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280103 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(995) " "Verilog HDL assignment warning at MAIN_FSM.v(995): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280105 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(999) " "Verilog HDL assignment warning at MAIN_FSM.v(999): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280106 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(1003) " "Verilog HDL assignment warning at MAIN_FSM.v(1003): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 1003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280106 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MAIN_FSM.v(1005) " "Verilog HDL assignment warning at MAIN_FSM.v(1005): truncated value with size 32 to match size of target (3)" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280106 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "time_for_lock 0 MAIN_FSM.v(72) " "Net \"time_for_lock\" at MAIN_FSM.v(72) has no driver or initial value, using a default initial value '0'" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1418653280133 "|DOOR_LOCK|MAIN_FSM:main_machin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_FOR_TIME_TO_CLOSE MAIN_FSM:main_machin\|COUNTER_FOR_TIME_TO_CLOSE:cfttc " "Elaborating entity \"COUNTER_FOR_TIME_TO_CLOSE\" for hierarchy \"MAIN_FSM:main_machin\|COUNTER_FOR_TIME_TO_CLOSE:cfttc\"" {  } { { "MAIN_FSM.v" "cfttc" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418653280870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_FOR_TIME_FOR_FAIL MAIN_FSM:main_machin\|COUNTER_FOR_TIME_FOR_FAIL:cftff " "Elaborating entity \"COUNTER_FOR_TIME_FOR_FAIL\" for hierarchy \"MAIN_FSM:main_machin\|COUNTER_FOR_TIME_FOR_FAIL:cftff\"" {  } { { "MAIN_FSM.v" "cftff" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418653280878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_FOR_TIME_ONE_MINUTE MAIN_FSM:main_machin\|COUNTER_FOR_TIME_ONE_MINUTE:cftom " "Elaborating entity \"COUNTER_FOR_TIME_ONE_MINUTE\" for hierarchy \"MAIN_FSM:main_machin\|COUNTER_FOR_TIME_ONE_MINUTE:cftom\"" {  } { { "MAIN_FSM.v" "cftom" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418653280886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEYPAD_MODULE KEYPAD_MODULE:module_key " "Elaborating entity \"KEYPAD_MODULE\" for hierarchy \"KEYPAD_MODULE:module_key\"" {  } { { "DOOR_LOCK.v" "module_key" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418653280894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KEYPAD_MODULE.v(78) " "Verilog HDL assignment warning at KEYPAD_MODULE.v(78): truncated value with size 32 to match size of target (4)" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280901 "|DOOR_LOCK|KEYPAD_MODULE:module_key"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 KEYPAD_MODULE.v(81) " "Verilog HDL assignment warning at KEYPAD_MODULE.v(81): truncated value with size 32 to match size of target (16)" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280901 "|DOOR_LOCK|KEYPAD_MODULE:module_key"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KEYPAD_MODULE.v(94) " "Verilog HDL assignment warning at KEYPAD_MODULE.v(94): truncated value with size 32 to match size of target (4)" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280903 "|DOOR_LOCK|KEYPAD_MODULE:module_key"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KEYPAD_MODULE.v(95) " "Verilog HDL assignment warning at KEYPAD_MODULE.v(95): truncated value with size 32 to match size of target (4)" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280903 "|DOOR_LOCK|KEYPAD_MODULE:module_key"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KEYPAD_MODULE.v(96) " "Verilog HDL assignment warning at KEYPAD_MODULE.v(96): truncated value with size 32 to match size of target (4)" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280904 "|DOOR_LOCK|KEYPAD_MODULE:module_key"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KEYPAD_MODULE.v(103) " "Verilog HDL assignment warning at KEYPAD_MODULE.v(103): truncated value with size 32 to match size of target (4)" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280905 "|DOOR_LOCK|KEYPAD_MODULE:module_key"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KEYPAD_MODULE.v(111) " "Verilog HDL assignment warning at KEYPAD_MODULE.v(111): truncated value with size 32 to match size of target (4)" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280906 "|DOOR_LOCK|KEYPAD_MODULE:module_key"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KEYPAD_MODULE.v(119) " "Verilog HDL assignment warning at KEYPAD_MODULE.v(119): truncated value with size 32 to match size of target (4)" {  } { { "KEYPAD_MODULE.v" "" { Text "C:/altera/DOOR_LOCK/KEYPAD_MODULE.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653280907 "|DOOR_LOCK|KEYPAD_MODULE:module_key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_OUTPUT_CONTROLLER LED_OUTPUT_CONTROLLER:led_control " "Elaborating entity \"LED_OUTPUT_CONTROLLER\" for hierarchy \"LED_OUTPUT_CONTROLLER:led_control\"" {  } { { "DOOR_LOCK.v" "led_control" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418653280974 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "internal_state LED_OUTPUT_CONTROLLER.v(25) " "Verilog HDL Always Construct warning at LED_OUTPUT_CONTROLLER.v(25): inferring latch(es) for variable \"internal_state\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418653280978 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_end LED_OUTPUT_CONTROLLER.v(25) " "Verilog HDL Always Construct warning at LED_OUTPUT_CONTROLLER.v(25): inferring latch(es) for variable \"led_end\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418653280978 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led LED_OUTPUT_CONTROLLER.v(25) " "Verilog HDL Always Construct warning at LED_OUTPUT_CONTROLLER.v(25): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418653280978 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset_time_t1 LED_OUTPUT_CONTROLLER.v(25) " "Verilog HDL Always Construct warning at LED_OUTPUT_CONTROLLER.v(25): inferring latch(es) for variable \"reset_time_t1\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418653280978 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset_time_t2 LED_OUTPUT_CONTROLLER.v(25) " "Verilog HDL Always Construct warning at LED_OUTPUT_CONTROLLER.v(25): inferring latch(es) for variable \"reset_time_t2\", which holds its previous value in one or more paths through the always construct" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418653280979 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_time_t2 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"reset_time_t2\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280979 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_time_t1 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"reset_time_t1\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280979 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[7\] LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led\[7\]\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280979 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[6\] LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led\[6\]\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280980 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[5\] LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led\[5\]\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280980 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[4\] LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led\[4\]\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280980 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led\[3\]\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280980 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led\[2\]\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280980 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led\[1\]\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280980 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led\[0\]\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280981 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_end LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"led_end\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280981 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.10010 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.10010\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280981 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.10001 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.10001\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280981 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.10000 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.10000\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280981 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.01111 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.01111\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280982 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.01110 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.01110\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280982 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.01101 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.01101\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280982 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.01100 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.01100\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280982 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.01011 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.01011\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280982 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.01010 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.01010\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280982 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.01001 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.01001\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280983 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.01000 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.01000\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280983 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.00111 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.00111\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280983 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.00110 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.00110\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280983 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.00101 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.00101\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280983 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.00100 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.00100\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280984 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.00011 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.00011\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280984 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.00010 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.00010\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280984 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.00001 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.00001\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280984 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_state.00000 LED_OUTPUT_CONTROLLER.v(25) " "Inferred latch for \"internal_state.00000\" at LED_OUTPUT_CONTROLLER.v(25)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280984 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "previous_led_on LED_OUTPUT_CONTROLLER.v(27) " "Inferred latch for \"previous_led_on\" at LED_OUTPUT_CONTROLLER.v(27)" {  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418653280985 "|DOOR_LOCK|LED_OUTPUT_CONTROLLER:led_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_FOR_TIME_T LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1 " "Elaborating entity \"COUNTER_FOR_TIME_T\" for hierarchy \"LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\"" {  } { { "LED_OUTPUT_CONTROLLER.v" "cftt1" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418653280989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVEN_SEGMENT_CONTROLLER SEVEN_SEGMENT_CONTROLLER:sevenM " "Elaborating entity \"SEVEN_SEGMENT_CONTROLLER\" for hierarchy \"SEVEN_SEGMENT_CONTROLLER:sevenM\"" {  } { { "DOOR_LOCK.v" "sevenM" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418653281001 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SEVEN_SEGMENT_CONTROLLER.v(37) " "Verilog HDL assignment warning at SEVEN_SEGMENT_CONTROLLER.v(37): truncated value with size 32 to match size of target (10)" {  } { { "SEVEN_SEGMENT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/SEVEN_SEGMENT_CONTROLLER.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1418653281005 "|DOOR_LOCK|SEVEN_SEGMENT_CONTROLLER:sevenM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOUND_GENERATOR_WITH_BUZZER SOUND_GENERATOR_WITH_BUZZER:buzzerM " "Elaborating entity \"SOUND_GENERATOR_WITH_BUZZER\" for hierarchy \"SOUND_GENERATOR_WITH_BUZZER:buzzerM\"" {  } { { "DOOR_LOCK.v" "buzzerM" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418653281147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_FOR_SHORT_TIME SOUND_GENERATOR_WITH_BUZZER:buzzerM\|COUNTER_FOR_SHORT_TIME:cfst " "Elaborating entity \"COUNTER_FOR_SHORT_TIME\" for hierarchy \"SOUND_GENERATOR_WITH_BUZZER:buzzerM\|COUNTER_FOR_SHORT_TIME:cfst\"" {  } { { "SOUND_GENERATOR_WITH_BUZZER.v" "cfst" { Text "C:/altera/DOOR_LOCK/SOUND_GENERATOR_WITH_BUZZER.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418653281354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_FOR_FIFTEN_SEC SOUND_GENERATOR_WITH_BUZZER:buzzerM\|COUNTER_FOR_FIFTEN_SEC:cffs " "Elaborating entity \"COUNTER_FOR_FIFTEN_SEC\" for hierarchy \"SOUND_GENERATOR_WITH_BUZZER:buzzerM\|COUNTER_FOR_FIFTEN_SEC:cffs\"" {  } { { "SOUND_GENERATOR_WITH_BUZZER.v" "cffs" { Text "C:/altera/DOOR_LOCK/SOUND_GENERATOR_WITH_BUZZER.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418653281362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led\[7\] " "Latch LED_OUTPUT_CONTROLLER:led_control\|led\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289323 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led\[6\] " "Latch LED_OUTPUT_CONTROLLER:led_control\|led\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289323 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led\[5\] " "Latch LED_OUTPUT_CONTROLLER:led_control\|led\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289324 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led\[4\] " "Latch LED_OUTPUT_CONTROLLER:led_control\|led\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289324 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led\[3\] " "Latch LED_OUTPUT_CONTROLLER:led_control\|led\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289324 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led\[2\] " "Latch LED_OUTPUT_CONTROLLER:led_control\|led\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289325 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led\[1\] " "Latch LED_OUTPUT_CONTROLLER:led_control\|led\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289325 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led\[0\] " "Latch LED_OUTPUT_CONTROLLER:led_control\|led\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289326 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.10001_1742 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.10001_1742 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289326 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.01000_2165 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.01000_2165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289327 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.10010_1695 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.10010_1695 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289327 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.10000_1789 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.10000_1789 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289327 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.01111_1836 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.01111_1836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289328 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.01110_1883 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.01110_1883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289328 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.01101_1930 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.01101_1930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289329 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.01100_1977 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.01100_1977 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289329 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.01011_2024 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.01011_2024 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289330 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.01010_2071 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.01010_2071 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289330 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.01001_2118 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.01001_2118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289330 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.00111_2212 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.00111_2212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289331 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.00110_2259 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.00110_2259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289331 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.00101_2306 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.00101_2306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289332 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.00100_2353 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.00100_2353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289332 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.00011_2400 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.00011_2400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt2\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289333 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.00010_2447 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.00010_2447 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289333 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.00001_2494 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.00001_2494 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAIN_FSM:main_machin\|led_on " "Ports D and ENA on the latch are fed by the same signal MAIN_FSM:main_machin\|led_on" {  } { { "MAIN_FSM.v" "" { Text "C:/altera/DOOR_LOCK/MAIN_FSM.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289334 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|internal_state.00000_2541 " "Latch LED_OUTPUT_CONTROLLER:led_control\|internal_state.00000_2541 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t " "Ports D and ENA on the latch are fed by the same signal LED_OUTPUT_CONTROLLER:led_control\|COUNTER_FOR_TIME_T:cftt1\|time_t" {  } { { "COUNTER_FOR_TIME_T.v" "" { Text "C:/altera/DOOR_LOCK/COUNTER_FOR_TIME_T.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289334 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 25 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|reset_time_t2 " "Latch LED_OUTPUT_CONTROLLER:led_control\|reset_time_t2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289334 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|reset_time_t1 " "Latch LED_OUTPUT_CONTROLLER:led_control\|reset_time_t1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289335 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289335 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED_OUTPUT_CONTROLLER:led_control\|led_end " "Latch LED_OUTPUT_CONTROLLER:led_control\|led_end has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418653289335 ""}  } { { "LED_OUTPUT_CONTROLLER.v" "" { Text "C:/altera/DOOR_LOCK/LED_OUTPUT_CONTROLLER.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418653289335 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[0\] GND " "Pin \"seg_data\[0\]\" is stuck at GND" {  } { { "DOOR_LOCK.v" "" { Text "C:/altera/DOOR_LOCK/DOOR_LOCK.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418653297177 "|DOOR_LOCK|seg_data[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1418653297177 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "67 " "67 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1418653303572 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/DOOR_LOCK/output_files/DOOR_LOCK.map.smsg " "Generated suppressed messages file C:/altera/DOOR_LOCK/output_files/DOOR_LOCK.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418653303867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418653304459 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418653304459 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1552 " "Implemented 1552 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418653305094 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418653305094 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1518 " "Implemented 1518 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418653305094 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418653305094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418653305196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 15 23:21:45 2014 " "Processing ended: Mon Dec 15 23:21:45 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418653305196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418653305196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418653305196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418653305196 ""}
