-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity p_PE_PE_thread is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    Win_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
    Win_0_empty_n : IN STD_LOGIC;
    Win_0_read : OUT STD_LOGIC;
    Win_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    Win_1_empty_n : IN STD_LOGIC;
    Win_1_read : OUT STD_LOGIC;
    Win_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
    Win_2_empty_n : IN STD_LOGIC;
    Win_2_read : OUT STD_LOGIC;
    Xin_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
    Xin_0_empty_n : IN STD_LOGIC;
    Xin_0_read : OUT STD_LOGIC;
    Xin_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    Xin_1_empty_n : IN STD_LOGIC;
    Xin_1_read : OUT STD_LOGIC;
    Xin_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
    Xin_2_empty_n : IN STD_LOGIC;
    Xin_2_read : OUT STD_LOGIC;
    sc_fifo_chn_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sc_fifo_chn_3_full_n : IN STD_LOGIC;
    sc_fifo_chn_3_write : OUT STD_LOGIC;
    sc_fifo_chn_4_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    sc_fifo_chn_4_full_n : IN STD_LOGIC;
    sc_fifo_chn_4_write : OUT STD_LOGIC;
    sc_fifo_chn_5_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    sc_fifo_chn_5_full_n : IN STD_LOGIC;
    sc_fifo_chn_5_write : OUT STD_LOGIC );
end;


architecture behav of p_PE_PE_thread is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";

    signal Win_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal Win_1_blk_n : STD_LOGIC;
    signal Win_2_blk_n : STD_LOGIC;
    signal Xin_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal Xin_1_blk_n : STD_LOGIC;
    signal Xin_2_blk_n : STD_LOGIC;
    signal sc_fifo_chn_3_blk_n : STD_LOGIC;
    signal grp_fu_229_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln182_fu_246_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_250_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal trunc_ln182_reg_871 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_tlast_V_reg_861 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_reg_875 : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_4_blk_n : STD_LOGIC;
    signal sc_fifo_chn_5_blk_n : STD_LOGIC;
    signal val_data_V_2_0_reg_197 : STD_LOGIC_VECTOR (383 downto 0);
    signal val_data_V_0_reg_206 : STD_LOGIC_VECTOR (383 downto 0);
    signal tmp_tlast_V_2_reg_215 : STD_LOGIC_VECTOR (0 downto 0);
    signal io_acc_block_signal_op54 : STD_LOGIC;
    signal io_acc_block_signal_op58 : STD_LOGIC;
    signal io_acc_block_signal_op67 : STD_LOGIC;
    signal ap_predicate_op67_write_state2 : BOOLEAN;
    signal ap_block_state2 : BOOLEAN;
    signal tmp_data_V_fu_834_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_V_reg_882 : STD_LOGIC_VECTOR (31 downto 0);
    signal io_acc_block_signal_op164 : STD_LOGIC;
    signal io_acc_block_signal_op167 : STD_LOGIC;
    signal ap_block_state5_pp1_stage0_iter0 : BOOLEAN;
    signal io_acc_block_signal_op179 : STD_LOGIC;
    signal ap_block_state6_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal val_tlast_V_3_reg_892 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_237_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_tlast_V_4_reg_902 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln182_3_fu_844_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln182_3_reg_906 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_848_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_reg_910 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_predicate_tran6to7_state5 : BOOLEAN;
    signal io_acc_block_signal_op73 : STD_LOGIC;
    signal io_acc_block_signal_op75 : STD_LOGIC;
    signal ap_block_state3 : BOOLEAN;
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal io_acc_block_signal_op182 : STD_LOGIC;
    signal ap_predicate_op182_write_state7 : BOOLEAN;
    signal ap_block_state7 : BOOLEAN;
    signal trunc_ln103_fu_258_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln103_1_fu_372_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_fu_494_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_fu_494_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_fu_494_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal W_in_1_fu_262_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_119_1_s_fu_376_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_1_fu_518_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_1_fu_518_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_1_fu_518_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal W_in_2_fu_272_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_119_2_s_fu_386_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_2_fu_542_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_2_fu_542_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_2_fu_542_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal W_in_3_fu_282_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_119_3_s_fu_396_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_3_fu_566_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_3_fu_566_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_3_fu_566_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal W_in_4_fu_292_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_119_4_s_fu_406_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_4_fu_590_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_4_fu_590_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_4_fu_590_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal W_in_5_fu_302_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_119_5_s_fu_416_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_5_fu_614_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_5_fu_614_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_5_fu_614_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal W_in_6_fu_312_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_119_6_s_fu_426_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_6_fu_638_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_6_fu_638_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_6_fu_638_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal W_in_7_fu_322_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_119_7_s_fu_436_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_7_fu_662_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_7_fu_662_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_7_fu_662_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal W_in_8_fu_332_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_119_8_s_fu_446_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_8_fu_686_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_8_fu_686_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_8_fu_686_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal W_in_9_fu_342_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_119_9_s_fu_456_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_9_fu_710_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_9_fu_710_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_9_fu_710_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Result_116_10_s_fu_352_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_119_10_s_fu_466_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_10_fu_734_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_10_fu_734_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_10_fu_734_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Result_116_11_s_fu_362_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_119_11_s_fu_476_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_11_fu_758_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_11_fu_758_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln1118_11_fu_758_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln708_2_fu_548_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln4_fu_500_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln708_1_fu_524_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_fu_774_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln708_5_fu_620_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln708_4_fu_596_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln708_3_fu_572_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_2_fu_786_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_1_fu_780_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_3_fu_792_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln708_8_fu_692_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln708_7_fu_668_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln708_6_fu_644_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_5_fu_804_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln708_10_fu_764_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln708_s_fu_740_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln708_9_fu_716_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_7_fu_816_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_6_fu_810_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_8_fu_822_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_4_fu_798_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln703_9_fu_828_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state2;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_predicate_tran6to7_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2) and ((trunc_ln182_fu_246_p1 = ap_const_lv1_1) or ((tmp_72_fu_250_p3 = ap_const_lv1_1) and (ap_const_lv1_1 = Win_1_dout))))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2) and ((trunc_ln182_fu_246_p1 = ap_const_lv1_1) or ((tmp_72_fu_250_p3 = ap_const_lv1_1) and (ap_const_lv1_1 = Win_1_dout))))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    tmp_tlast_V_2_reg_215_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and ((val_tlast_V_4_reg_902 = ap_const_lv1_0) or ((tmp_73_reg_910 = ap_const_lv1_1) or (trunc_ln182_3_reg_906 = ap_const_lv1_1))))) then 
                tmp_tlast_V_2_reg_215 <= val_tlast_V_3_reg_892;
            elsif ((not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2) and ((trunc_ln182_fu_246_p1 = ap_const_lv1_1) or ((tmp_72_fu_250_p3 = ap_const_lv1_1) and (ap_const_lv1_1 = Win_1_dout))))) then 
                tmp_tlast_V_2_reg_215 <= Win_1_dout;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (trunc_ln182_fu_246_p1 = ap_const_lv1_0) and (ap_const_lv1_1 = Win_1_dout) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_72_reg_875 <= Win_2_dout(47 downto 47);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln182_3_fu_844_p1 = ap_const_lv1_0) and (ap_const_lv1_1 = Xin_1_dout) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                tmp_73_reg_910 <= Xin_2_dout(47 downto 47);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                tmp_data_V_reg_882 <= tmp_data_V_fu_834_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = Xin_1_dout) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                trunc_ln182_3_reg_906 <= trunc_ln182_3_fu_844_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                trunc_ln182_reg_871 <= trunc_ln182_fu_246_p1;
                val_tlast_V_reg_861 <= Win_1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and ((grp_fu_237_p1 = ap_const_lv1_0) or ((tmp_73_fu_848_p3 = ap_const_lv1_1) or (trunc_ln182_3_fu_844_p1 = ap_const_lv1_1)))) or (not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2) and ((trunc_ln182_fu_246_p1 = ap_const_lv1_1) or ((tmp_72_fu_250_p3 = ap_const_lv1_1) and (ap_const_lv1_1 = Win_1_dout)))))) then
                val_data_V_0_reg_206 <= Win_0_dout;
                val_data_V_2_0_reg_197 <= Xin_0_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                val_tlast_V_3_reg_892 <= Win_1_dout;
                val_tlast_V_4_reg_902 <= Xin_1_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (Win_1_dout, Xin_1_dout, ap_CS_fsm, ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_state3, grp_fu_229_p1, trunc_ln182_fu_246_p1, tmp_72_fu_250_p3, ap_enable_reg_pp1_iter1, ap_CS_fsm_state7, io_acc_block_signal_op54, io_acc_block_signal_op58, io_acc_block_signal_op67, ap_predicate_op67_write_state2, grp_fu_237_p1, ap_block_pp1_stage0_subdone, io_acc_block_signal_op73, io_acc_block_signal_op75, io_acc_block_signal_op182, ap_predicate_op182_write_state7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state2 => 
                if ((not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2) and ((trunc_ln182_fu_246_p1 = ap_const_lv1_1) or ((tmp_72_fu_250_p3 = ap_const_lv1_1) and (ap_const_lv1_1 = Win_1_dout))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (tmp_72_fu_250_p3 = ap_const_lv1_0) and (trunc_ln182_fu_246_p1 = ap_const_lv1_0) and (ap_const_lv1_1 = Win_1_dout) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif ((not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (trunc_ln182_fu_246_p1 = ap_const_lv1_0) and (grp_fu_229_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((io_acc_block_signal_op75 = ap_const_logic_0) or (io_acc_block_signal_op73 = ap_const_logic_0))) and (grp_fu_237_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif ((not(((io_acc_block_signal_op75 = ap_const_logic_0) or (io_acc_block_signal_op73 = ap_const_logic_0))) and (ap_const_lv1_1 = Xin_1_dout) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                if ((not(((ap_predicate_op182_write_state7 = ap_const_boolean_1) and (io_acc_block_signal_op182 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    W_in_1_fu_262_p4 <= val_data_V_0_reg_206(63 downto 32);
    W_in_2_fu_272_p4 <= val_data_V_0_reg_206(95 downto 64);
    W_in_3_fu_282_p4 <= val_data_V_0_reg_206(127 downto 96);
    W_in_4_fu_292_p4 <= val_data_V_0_reg_206(159 downto 128);
    W_in_5_fu_302_p4 <= val_data_V_0_reg_206(191 downto 160);
    W_in_6_fu_312_p4 <= val_data_V_0_reg_206(223 downto 192);
    W_in_7_fu_322_p4 <= val_data_V_0_reg_206(255 downto 224);
    W_in_8_fu_332_p4 <= val_data_V_0_reg_206(287 downto 256);
    W_in_9_fu_342_p4 <= val_data_V_0_reg_206(319 downto 288);

    Win_0_blk_n_assign_proc : process(Win_0_empty_n, ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            Win_0_blk_n <= Win_0_empty_n;
        else 
            Win_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Win_0_read_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, io_acc_block_signal_op54, io_acc_block_signal_op58, io_acc_block_signal_op67, ap_predicate_op67_write_state2, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or (not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            Win_0_read <= ap_const_logic_1;
        else 
            Win_0_read <= ap_const_logic_0;
        end if; 
    end process;


    Win_1_blk_n_assign_proc : process(Win_1_empty_n, ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            Win_1_blk_n <= Win_1_empty_n;
        else 
            Win_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Win_1_read_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, io_acc_block_signal_op54, io_acc_block_signal_op58, io_acc_block_signal_op67, ap_predicate_op67_write_state2, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or (not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            Win_1_read <= ap_const_logic_1;
        else 
            Win_1_read <= ap_const_logic_0;
        end if; 
    end process;


    Win_2_blk_n_assign_proc : process(Win_2_empty_n, ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            Win_2_blk_n <= Win_2_empty_n;
        else 
            Win_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Win_2_read_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, io_acc_block_signal_op54, io_acc_block_signal_op58, io_acc_block_signal_op67, ap_predicate_op67_write_state2, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or (not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            Win_2_read <= ap_const_logic_1;
        else 
            Win_2_read <= ap_const_logic_0;
        end if; 
    end process;


    Xin_0_blk_n_assign_proc : process(Xin_0_empty_n, ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            Xin_0_blk_n <= Xin_0_empty_n;
        else 
            Xin_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Xin_0_read_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_state3, io_acc_block_signal_op54, io_acc_block_signal_op58, io_acc_block_signal_op67, ap_predicate_op67_write_state2, ap_block_pp1_stage0_11001, io_acc_block_signal_op73, io_acc_block_signal_op75)
    begin
        if (((not(((io_acc_block_signal_op75 = ap_const_logic_0) or (io_acc_block_signal_op73 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or (not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            Xin_0_read <= ap_const_logic_1;
        else 
            Xin_0_read <= ap_const_logic_0;
        end if; 
    end process;


    Xin_1_blk_n_assign_proc : process(Xin_1_empty_n, ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            Xin_1_blk_n <= Xin_1_empty_n;
        else 
            Xin_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Xin_1_read_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_state3, io_acc_block_signal_op54, io_acc_block_signal_op58, io_acc_block_signal_op67, ap_predicate_op67_write_state2, ap_block_pp1_stage0_11001, io_acc_block_signal_op73, io_acc_block_signal_op75)
    begin
        if (((not(((io_acc_block_signal_op75 = ap_const_logic_0) or (io_acc_block_signal_op73 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or (not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            Xin_1_read <= ap_const_logic_1;
        else 
            Xin_1_read <= ap_const_logic_0;
        end if; 
    end process;


    Xin_2_blk_n_assign_proc : process(Xin_2_empty_n, ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            Xin_2_blk_n <= Xin_2_empty_n;
        else 
            Xin_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Xin_2_read_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_state3, io_acc_block_signal_op54, io_acc_block_signal_op58, io_acc_block_signal_op67, ap_predicate_op67_write_state2, ap_block_pp1_stage0_11001, io_acc_block_signal_op73, io_acc_block_signal_op75)
    begin
        if (((not(((io_acc_block_signal_op75 = ap_const_logic_0) or (io_acc_block_signal_op73 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or (not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            Xin_2_read <= ap_const_logic_1;
        else 
            Xin_2_read <= ap_const_logic_0;
        end if; 
    end process;

    add_ln703_1_fu_780_p2 <= std_logic_vector(unsigned(trunc_ln708_1_fu_524_p4) + unsigned(add_ln703_fu_774_p2));
    add_ln703_2_fu_786_p2 <= std_logic_vector(unsigned(trunc_ln708_5_fu_620_p4) + unsigned(trunc_ln708_4_fu_596_p4));
    add_ln703_3_fu_792_p2 <= std_logic_vector(unsigned(trunc_ln708_3_fu_572_p4) + unsigned(add_ln703_2_fu_786_p2));
    add_ln703_4_fu_798_p2 <= std_logic_vector(unsigned(add_ln703_1_fu_780_p2) + unsigned(add_ln703_3_fu_792_p2));
    add_ln703_5_fu_804_p2 <= std_logic_vector(unsigned(trunc_ln708_8_fu_692_p4) + unsigned(trunc_ln708_7_fu_668_p4));
    add_ln703_6_fu_810_p2 <= std_logic_vector(unsigned(trunc_ln708_6_fu_644_p4) + unsigned(add_ln703_5_fu_804_p2));
    add_ln703_7_fu_816_p2 <= std_logic_vector(unsigned(trunc_ln708_10_fu_764_p4) + unsigned(trunc_ln708_s_fu_740_p4));
    add_ln703_8_fu_822_p2 <= std_logic_vector(unsigned(trunc_ln708_9_fu_716_p4) + unsigned(add_ln703_7_fu_816_p2));
    add_ln703_9_fu_828_p2 <= std_logic_vector(unsigned(add_ln703_6_fu_810_p2) + unsigned(add_ln703_8_fu_822_p2));
    add_ln703_fu_774_p2 <= std_logic_vector(unsigned(trunc_ln708_2_fu_548_p4) + unsigned(trunc_ln4_fu_500_p4));
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state7 <= ap_CS_fsm(5);
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, io_acc_block_signal_op164, io_acc_block_signal_op167, io_acc_block_signal_op179)
    begin
                ap_block_pp1_stage0_01001 <= (((io_acc_block_signal_op179 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and ((io_acc_block_signal_op167 = ap_const_logic_0) or (io_acc_block_signal_op164 = ap_const_logic_0))));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, io_acc_block_signal_op164, io_acc_block_signal_op167, io_acc_block_signal_op179)
    begin
                ap_block_pp1_stage0_11001 <= (((io_acc_block_signal_op179 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and ((io_acc_block_signal_op167 = ap_const_logic_0) or (io_acc_block_signal_op164 = ap_const_logic_0))));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, io_acc_block_signal_op164, io_acc_block_signal_op167, io_acc_block_signal_op179)
    begin
                ap_block_pp1_stage0_subdone <= (((io_acc_block_signal_op179 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and ((io_acc_block_signal_op167 = ap_const_logic_0) or (io_acc_block_signal_op164 = ap_const_logic_0))));
    end process;


    ap_block_state2_assign_proc : process(io_acc_block_signal_op54, io_acc_block_signal_op58, io_acc_block_signal_op67, ap_predicate_op67_write_state2)
    begin
                ap_block_state2 <= ((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)));
    end process;


    ap_block_state3_assign_proc : process(io_acc_block_signal_op73, io_acc_block_signal_op75)
    begin
                ap_block_state3 <= ((io_acc_block_signal_op75 = ap_const_logic_0) or (io_acc_block_signal_op73 = ap_const_logic_0));
    end process;


    ap_block_state5_pp1_stage0_iter0_assign_proc : process(io_acc_block_signal_op164, io_acc_block_signal_op167)
    begin
                ap_block_state5_pp1_stage0_iter0 <= ((io_acc_block_signal_op167 = ap_const_logic_0) or (io_acc_block_signal_op164 = ap_const_logic_0));
    end process;


    ap_block_state6_pp1_stage0_iter1_assign_proc : process(io_acc_block_signal_op179)
    begin
                ap_block_state6_pp1_stage0_iter1 <= (io_acc_block_signal_op179 = ap_const_logic_0);
    end process;


    ap_block_state7_assign_proc : process(io_acc_block_signal_op182, ap_predicate_op182_write_state7)
    begin
                ap_block_state7 <= ((ap_predicate_op182_write_state7 = ap_const_boolean_1) and (io_acc_block_signal_op182 = ap_const_logic_0));
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op182_write_state7_assign_proc : process(trunc_ln182_reg_871, val_tlast_V_reg_861, tmp_72_reg_875)
    begin
                ap_predicate_op182_write_state7 <= ((trunc_ln182_reg_871 = ap_const_lv1_1) or ((tmp_72_reg_875 = ap_const_lv1_1) and (val_tlast_V_reg_861 = ap_const_lv1_1)));
    end process;


    ap_predicate_op67_write_state2_assign_proc : process(Win_1_dout, trunc_ln182_fu_246_p1, tmp_72_fu_250_p3)
    begin
                ap_predicate_op67_write_state2 <= ((tmp_72_fu_250_p3 = ap_const_lv1_0) and (trunc_ln182_fu_246_p1 = ap_const_lv1_0) and (ap_const_lv1_1 = Win_1_dout));
    end process;


    ap_predicate_tran6to7_state5_assign_proc : process(Xin_1_dout, trunc_ln182_3_fu_844_p1, tmp_73_fu_848_p3)
    begin
                ap_predicate_tran6to7_state5 <= ((tmp_73_fu_848_p3 = ap_const_lv1_0) and (trunc_ln182_3_fu_844_p1 = ap_const_lv1_0) and (ap_const_lv1_1 = Xin_1_dout));
    end process;

    grp_fu_229_p1 <= Win_1_dout;
    grp_fu_237_p1 <= Xin_1_dout;
    io_acc_block_signal_op164 <= (Win_2_empty_n and Win_1_empty_n and Win_0_empty_n);
    io_acc_block_signal_op167 <= (Xin_2_empty_n and Xin_1_empty_n and Xin_0_empty_n);
    io_acc_block_signal_op179 <= (sc_fifo_chn_5_full_n and sc_fifo_chn_4_full_n and sc_fifo_chn_3_full_n);
    io_acc_block_signal_op182 <= (sc_fifo_chn_5_full_n and sc_fifo_chn_4_full_n and sc_fifo_chn_3_full_n);
    io_acc_block_signal_op54 <= (Win_2_empty_n and Win_1_empty_n and Win_0_empty_n);
    io_acc_block_signal_op58 <= (Xin_2_empty_n and Xin_1_empty_n and Xin_0_empty_n);
    io_acc_block_signal_op67 <= (sc_fifo_chn_5_full_n and sc_fifo_chn_4_full_n and sc_fifo_chn_3_full_n);
    io_acc_block_signal_op73 <= (Xin_2_empty_n and Xin_1_empty_n and Xin_0_empty_n);
    io_acc_block_signal_op75 <= (sc_fifo_chn_5_full_n and sc_fifo_chn_4_full_n and sc_fifo_chn_3_full_n);
    mul_ln1118_10_fu_734_p0 <= p_Result_116_10_s_fu_352_p4;
    mul_ln1118_10_fu_734_p1 <= p_Result_119_10_s_fu_466_p4;
    mul_ln1118_10_fu_734_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_10_fu_734_p0) * signed(mul_ln1118_10_fu_734_p1))), 48));
    mul_ln1118_11_fu_758_p0 <= p_Result_116_11_s_fu_362_p4;
    mul_ln1118_11_fu_758_p1 <= p_Result_119_11_s_fu_476_p4;
    mul_ln1118_11_fu_758_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_11_fu_758_p0) * signed(mul_ln1118_11_fu_758_p1))), 48));
    mul_ln1118_1_fu_518_p0 <= W_in_1_fu_262_p4;
    mul_ln1118_1_fu_518_p1 <= p_Result_119_1_s_fu_376_p4;
    mul_ln1118_1_fu_518_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_1_fu_518_p0) * signed(mul_ln1118_1_fu_518_p1))), 48));
    mul_ln1118_2_fu_542_p0 <= W_in_2_fu_272_p4;
    mul_ln1118_2_fu_542_p1 <= p_Result_119_2_s_fu_386_p4;
    mul_ln1118_2_fu_542_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_2_fu_542_p0) * signed(mul_ln1118_2_fu_542_p1))), 48));
    mul_ln1118_3_fu_566_p0 <= W_in_3_fu_282_p4;
    mul_ln1118_3_fu_566_p1 <= p_Result_119_3_s_fu_396_p4;
    mul_ln1118_3_fu_566_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_3_fu_566_p0) * signed(mul_ln1118_3_fu_566_p1))), 48));
    mul_ln1118_4_fu_590_p0 <= W_in_4_fu_292_p4;
    mul_ln1118_4_fu_590_p1 <= p_Result_119_4_s_fu_406_p4;
    mul_ln1118_4_fu_590_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_4_fu_590_p0) * signed(mul_ln1118_4_fu_590_p1))), 48));
    mul_ln1118_5_fu_614_p0 <= W_in_5_fu_302_p4;
    mul_ln1118_5_fu_614_p1 <= p_Result_119_5_s_fu_416_p4;
    mul_ln1118_5_fu_614_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_5_fu_614_p0) * signed(mul_ln1118_5_fu_614_p1))), 48));
    mul_ln1118_6_fu_638_p0 <= W_in_6_fu_312_p4;
    mul_ln1118_6_fu_638_p1 <= p_Result_119_6_s_fu_426_p4;
    mul_ln1118_6_fu_638_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_6_fu_638_p0) * signed(mul_ln1118_6_fu_638_p1))), 48));
    mul_ln1118_7_fu_662_p0 <= W_in_7_fu_322_p4;
    mul_ln1118_7_fu_662_p1 <= p_Result_119_7_s_fu_436_p4;
    mul_ln1118_7_fu_662_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_7_fu_662_p0) * signed(mul_ln1118_7_fu_662_p1))), 48));
    mul_ln1118_8_fu_686_p0 <= W_in_8_fu_332_p4;
    mul_ln1118_8_fu_686_p1 <= p_Result_119_8_s_fu_446_p4;
    mul_ln1118_8_fu_686_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_8_fu_686_p0) * signed(mul_ln1118_8_fu_686_p1))), 48));
    mul_ln1118_9_fu_710_p0 <= W_in_9_fu_342_p4;
    mul_ln1118_9_fu_710_p1 <= p_Result_119_9_s_fu_456_p4;
    mul_ln1118_9_fu_710_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_9_fu_710_p0) * signed(mul_ln1118_9_fu_710_p1))), 48));
    mul_ln1118_fu_494_p0 <= trunc_ln103_fu_258_p1;
    mul_ln1118_fu_494_p1 <= trunc_ln103_1_fu_372_p1;
    mul_ln1118_fu_494_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln1118_fu_494_p0) * signed(mul_ln1118_fu_494_p1))), 48));
    p_Result_116_10_s_fu_352_p4 <= val_data_V_0_reg_206(351 downto 320);
    p_Result_116_11_s_fu_362_p4 <= val_data_V_0_reg_206(383 downto 352);
    p_Result_119_10_s_fu_466_p4 <= val_data_V_2_0_reg_197(351 downto 320);
    p_Result_119_11_s_fu_476_p4 <= val_data_V_2_0_reg_197(383 downto 352);
    p_Result_119_1_s_fu_376_p4 <= val_data_V_2_0_reg_197(63 downto 32);
    p_Result_119_2_s_fu_386_p4 <= val_data_V_2_0_reg_197(95 downto 64);
    p_Result_119_3_s_fu_396_p4 <= val_data_V_2_0_reg_197(127 downto 96);
    p_Result_119_4_s_fu_406_p4 <= val_data_V_2_0_reg_197(159 downto 128);
    p_Result_119_5_s_fu_416_p4 <= val_data_V_2_0_reg_197(191 downto 160);
    p_Result_119_6_s_fu_426_p4 <= val_data_V_2_0_reg_197(223 downto 192);
    p_Result_119_7_s_fu_436_p4 <= val_data_V_2_0_reg_197(255 downto 224);
    p_Result_119_8_s_fu_446_p4 <= val_data_V_2_0_reg_197(287 downto 256);
    p_Result_119_9_s_fu_456_p4 <= val_data_V_2_0_reg_197(319 downto 288);

    sc_fifo_chn_3_blk_n_assign_proc : process(Win_1_dout, sc_fifo_chn_3_full_n, ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_CS_fsm_state3, trunc_ln182_fu_246_p1, tmp_72_fu_250_p3, ap_enable_reg_pp1_iter1, ap_CS_fsm_state7, trunc_ln182_reg_871, val_tlast_V_reg_861, tmp_72_reg_875)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_72_fu_250_p3 = ap_const_lv1_0) and (trunc_ln182_fu_246_p1 = ap_const_lv1_0) and (ap_const_lv1_1 = Win_1_dout) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and ((trunc_ln182_reg_871 = ap_const_lv1_1) or ((tmp_72_reg_875 = ap_const_lv1_1) and (val_tlast_V_reg_861 = ap_const_lv1_1)))))) then 
            sc_fifo_chn_3_blk_n <= sc_fifo_chn_3_full_n;
        else 
            sc_fifo_chn_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sc_fifo_chn_3_din_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_CS_fsm_state3, ap_enable_reg_pp1_iter1, ap_CS_fsm_state7, io_acc_block_signal_op54, io_acc_block_signal_op58, io_acc_block_signal_op67, ap_predicate_op67_write_state2, tmp_data_V_reg_882, io_acc_block_signal_op73, io_acc_block_signal_op75, ap_block_pp1_stage0_01001, io_acc_block_signal_op182, ap_predicate_op182_write_state7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            sc_fifo_chn_3_din <= tmp_data_V_reg_882;
        elsif (((not(((io_acc_block_signal_op75 = ap_const_logic_0) or (io_acc_block_signal_op73 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_predicate_op67_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((ap_predicate_op182_write_state7 = ap_const_boolean_1) and (io_acc_block_signal_op182 = ap_const_logic_0))) and (ap_predicate_op182_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            sc_fifo_chn_3_din <= ap_const_lv32_0;
        else 
            sc_fifo_chn_3_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sc_fifo_chn_3_write_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_CS_fsm_state3, ap_enable_reg_pp1_iter1, ap_CS_fsm_state7, io_acc_block_signal_op54, io_acc_block_signal_op58, io_acc_block_signal_op67, ap_predicate_op67_write_state2, ap_block_pp1_stage0_11001, io_acc_block_signal_op73, io_acc_block_signal_op75, io_acc_block_signal_op182, ap_predicate_op182_write_state7)
    begin
        if (((not(((io_acc_block_signal_op75 = ap_const_logic_0) or (io_acc_block_signal_op73 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or (not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_predicate_op67_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((ap_predicate_op182_write_state7 = ap_const_boolean_1) and (io_acc_block_signal_op182 = ap_const_logic_0))) and (ap_predicate_op182_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            sc_fifo_chn_3_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_3_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_4_blk_n_assign_proc : process(Win_1_dout, sc_fifo_chn_4_full_n, ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_CS_fsm_state3, trunc_ln182_fu_246_p1, tmp_72_fu_250_p3, ap_enable_reg_pp1_iter1, ap_CS_fsm_state7, trunc_ln182_reg_871, val_tlast_V_reg_861, tmp_72_reg_875)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_72_fu_250_p3 = ap_const_lv1_0) and (trunc_ln182_fu_246_p1 = ap_const_lv1_0) and (ap_const_lv1_1 = Win_1_dout) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and ((trunc_ln182_reg_871 = ap_const_lv1_1) or ((tmp_72_reg_875 = ap_const_lv1_1) and (val_tlast_V_reg_861 = ap_const_lv1_1)))))) then 
            sc_fifo_chn_4_blk_n <= sc_fifo_chn_4_full_n;
        else 
            sc_fifo_chn_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sc_fifo_chn_4_din_assign_proc : process(Xin_1_dout, ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_CS_fsm_state3, ap_enable_reg_pp1_iter1, ap_CS_fsm_state7, tmp_tlast_V_2_reg_215, io_acc_block_signal_op54, io_acc_block_signal_op58, io_acc_block_signal_op67, ap_predicate_op67_write_state2, io_acc_block_signal_op73, io_acc_block_signal_op75, ap_block_pp1_stage0_01001, io_acc_block_signal_op182, ap_predicate_op182_write_state7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            sc_fifo_chn_4_din <= tmp_tlast_V_2_reg_215;
        elsif ((not(((io_acc_block_signal_op75 = ap_const_logic_0) or (io_acc_block_signal_op73 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            sc_fifo_chn_4_din <= Xin_1_dout;
        elsif (((not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_predicate_op67_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((ap_predicate_op182_write_state7 = ap_const_boolean_1) and (io_acc_block_signal_op182 = ap_const_logic_0))) and (ap_predicate_op182_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            sc_fifo_chn_4_din <= ap_const_lv1_1;
        else 
            sc_fifo_chn_4_din <= "X";
        end if; 
    end process;


    sc_fifo_chn_4_write_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_CS_fsm_state3, ap_enable_reg_pp1_iter1, ap_CS_fsm_state7, io_acc_block_signal_op54, io_acc_block_signal_op58, io_acc_block_signal_op67, ap_predicate_op67_write_state2, ap_block_pp1_stage0_11001, io_acc_block_signal_op73, io_acc_block_signal_op75, io_acc_block_signal_op182, ap_predicate_op182_write_state7)
    begin
        if (((not(((io_acc_block_signal_op75 = ap_const_logic_0) or (io_acc_block_signal_op73 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or (not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_predicate_op67_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((ap_predicate_op182_write_state7 = ap_const_boolean_1) and (io_acc_block_signal_op182 = ap_const_logic_0))) and (ap_predicate_op182_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            sc_fifo_chn_4_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_4_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_5_blk_n_assign_proc : process(Win_1_dout, sc_fifo_chn_5_full_n, ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_CS_fsm_state3, trunc_ln182_fu_246_p1, tmp_72_fu_250_p3, ap_enable_reg_pp1_iter1, ap_CS_fsm_state7, trunc_ln182_reg_871, val_tlast_V_reg_861, tmp_72_reg_875)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_72_fu_250_p3 = ap_const_lv1_0) and (trunc_ln182_fu_246_p1 = ap_const_lv1_0) and (ap_const_lv1_1 = Win_1_dout) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and ((trunc_ln182_reg_871 = ap_const_lv1_1) or ((tmp_72_reg_875 = ap_const_lv1_1) and (val_tlast_V_reg_861 = ap_const_lv1_1)))))) then 
            sc_fifo_chn_5_blk_n <= sc_fifo_chn_5_full_n;
        else 
            sc_fifo_chn_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sc_fifo_chn_5_din_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_CS_fsm_state3, ap_enable_reg_pp1_iter1, ap_CS_fsm_state7, io_acc_block_signal_op54, io_acc_block_signal_op58, io_acc_block_signal_op67, ap_predicate_op67_write_state2, io_acc_block_signal_op73, io_acc_block_signal_op75, ap_block_pp1_stage0_01001, io_acc_block_signal_op182, ap_predicate_op182_write_state7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            sc_fifo_chn_5_din <= ap_const_lv4_F;
        elsif (((not(((io_acc_block_signal_op75 = ap_const_logic_0) or (io_acc_block_signal_op73 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_predicate_op67_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((ap_predicate_op182_write_state7 = ap_const_boolean_1) and (io_acc_block_signal_op182 = ap_const_logic_0))) and (ap_predicate_op182_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            sc_fifo_chn_5_din <= ap_const_lv4_0;
        else 
            sc_fifo_chn_5_din <= "XXXX";
        end if; 
    end process;


    sc_fifo_chn_5_write_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp1_stage0, ap_CS_fsm_state3, ap_enable_reg_pp1_iter1, ap_CS_fsm_state7, io_acc_block_signal_op54, io_acc_block_signal_op58, io_acc_block_signal_op67, ap_predicate_op67_write_state2, ap_block_pp1_stage0_11001, io_acc_block_signal_op73, io_acc_block_signal_op75, io_acc_block_signal_op182, ap_predicate_op182_write_state7)
    begin
        if (((not(((io_acc_block_signal_op75 = ap_const_logic_0) or (io_acc_block_signal_op73 = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)) or (not(((io_acc_block_signal_op58 = ap_const_logic_0) or (io_acc_block_signal_op54 = ap_const_logic_0) or ((ap_predicate_op67_write_state2 = ap_const_boolean_1) and (io_acc_block_signal_op67 = ap_const_logic_0)))) and (ap_predicate_op67_write_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((ap_predicate_op182_write_state7 = ap_const_boolean_1) and (io_acc_block_signal_op182 = ap_const_logic_0))) and (ap_predicate_op182_write_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            sc_fifo_chn_5_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_5_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_72_fu_250_p3 <= Win_2_dout(47 downto 47);
    tmp_73_fu_848_p3 <= Xin_2_dout(47 downto 47);
    tmp_data_V_fu_834_p2 <= std_logic_vector(unsigned(add_ln703_4_fu_798_p2) + unsigned(add_ln703_9_fu_828_p2));
    trunc_ln103_1_fu_372_p1 <= val_data_V_2_0_reg_197(32 - 1 downto 0);
    trunc_ln103_fu_258_p1 <= val_data_V_0_reg_206(32 - 1 downto 0);
    trunc_ln182_3_fu_844_p1 <= Xin_2_dout(1 - 1 downto 0);
    trunc_ln182_fu_246_p1 <= Win_2_dout(1 - 1 downto 0);
    trunc_ln4_fu_500_p4 <= mul_ln1118_fu_494_p2(47 downto 16);
    trunc_ln708_10_fu_764_p4 <= mul_ln1118_11_fu_758_p2(47 downto 16);
    trunc_ln708_1_fu_524_p4 <= mul_ln1118_1_fu_518_p2(47 downto 16);
    trunc_ln708_2_fu_548_p4 <= mul_ln1118_2_fu_542_p2(47 downto 16);
    trunc_ln708_3_fu_572_p4 <= mul_ln1118_3_fu_566_p2(47 downto 16);
    trunc_ln708_4_fu_596_p4 <= mul_ln1118_4_fu_590_p2(47 downto 16);
    trunc_ln708_5_fu_620_p4 <= mul_ln1118_5_fu_614_p2(47 downto 16);
    trunc_ln708_6_fu_644_p4 <= mul_ln1118_6_fu_638_p2(47 downto 16);
    trunc_ln708_7_fu_668_p4 <= mul_ln1118_7_fu_662_p2(47 downto 16);
    trunc_ln708_8_fu_692_p4 <= mul_ln1118_8_fu_686_p2(47 downto 16);
    trunc_ln708_9_fu_716_p4 <= mul_ln1118_9_fu_710_p2(47 downto 16);
    trunc_ln708_s_fu_740_p4 <= mul_ln1118_10_fu_734_p2(47 downto 16);
end behav;
