// Seed: 3612994957
module module_0;
  for (id_1 = id_1; -1; id_1 = 1'h0) begin : LABEL_0
    id_2 :
    assert property (@(id_1 or "" == id_1) 1)
    else;
    wire id_3;
    assign id_1 = -1'b0;
    wire id_4;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  wire id_8;
endmodule
