{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701478133626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701478133626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 21:48:53 2023 " "Processing started: Fri Dec 01 21:48:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701478133626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701478133626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701478133626 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701478133826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/documents/hermes/n3/projetofinal/components/subtrator/subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/documents/hermes/n3/projetofinal/components/subtrator/subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtrator-rtl " "Found design unit 1: Subtrator-rtl" {  } { { "../subtrator/Subtrator.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/subtrator/Subtrator.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701478134246 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtrator " "Found entity 1: Subtrator" {  } { { "../subtrator/Subtrator.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/subtrator/Subtrator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701478134246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701478134246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/documents/hermes/n3/projetofinal/components/registrador/flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/documents/hermes/n3/projetofinal/components/registrador/flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop-RTL " "Found design unit 1: flip_flop-RTL" {  } { { "../registrador/flip_flop.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/registrador/flip_flop.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701478134246 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "../registrador/flip_flop.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/registrador/flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701478134246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701478134246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/documents/hermes/n3/projetofinal/components/mux/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/documents/hermes/n3/projetofinal/components/mux/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "../mux/mux2.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/mux/mux2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701478134246 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../mux/mux2.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/mux/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701478134246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701478134246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/documents/hermes/n3/projetofinal/components/divisorclock50mhz_to_1hz/divisorclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/documents/hermes/n3/projetofinal/components/divisorclock50mhz_to_1hz/divisorclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivisorClock-rtl " "Found design unit 1: DivisorClock-rtl" {  } { { "../DivisorClock50MHz_To_1Hz/DivisorClock.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/DivisorClock50MHz_To_1Hz/DivisorClock.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701478134246 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock " "Found entity 1: DivisorClock" {  } { { "../DivisorClock50MHz_To_1Hz/DivisorClock.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/DivisorClock50MHz_To_1Hz/DivisorClock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701478134246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701478134246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aluno/documents/hermes/n3/projetofinal/components/comp/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aluno/documents/hermes/n3/projetofinal/components/comp/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-dataflow " "Found design unit 1: comparador-dataflow" {  } { { "../comp/comparador.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/comp/comparador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701478134246 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "../comp/comparador.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/comp/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701478134246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701478134246 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.vhd 2 1 " "Using design file datapath.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-dataflow " "Found design unit 1: datapath-dataflow" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701478134276 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701478134276 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1701478134276 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701478134276 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "presenca_cartao datapath.vhd(25) " "VHDL Signal Declaration warning at datapath.vhd(25): used implicit default value for signal \"presenca_cartao\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1701478134276 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "catraca_rodada datapath.vhd(26) " "VHDL Signal Declaration warning at datapath.vhd(26): used implicit default value for signal \"catraca_rodada\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1701478134276 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "abrir_catraca datapath.vhd(31) " "VHDL Signal Declaration warning at datapath.vhd(31): used implicit default value for signal \"abrir_catraca\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1701478134276 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "leitura_cartao datapath.vhd(32) " "VHDL Signal Declaration warning at datapath.vhd(32): used implicit default value for signal \"leitura_cartao\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1701478134276 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida_display datapath.vhd(33) " "VHDL Signal Declaration warning at datapath.vhd(33): used implicit default value for signal \"saida_display\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1701478134276 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop flip_flop:reg_preco " "Elaborating entity \"flip_flop\" for hierarchy \"flip_flop:reg_preco\"" {  } { { "datapath.vhd" "reg_preco" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701478134296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock DivisorClock:timer_instance " "Elaborating entity \"DivisorClock\" for hierarchy \"DivisorClock:timer_instance\"" {  } { { "datapath.vhd" "timer_instance" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701478134296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:comparador_instance " "Elaborating entity \"comparador\" for hierarchy \"comparador:comparador_instance\"" {  } { { "datapath.vhd" "comparador_instance" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701478134306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator Subtrator:subtrator_instance " "Elaborating entity \"Subtrator\" for hierarchy \"Subtrator:subtrator_instance\"" {  } { { "datapath.vhd" "subtrator_instance" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701478134306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux_subtrator " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux_subtrator\"" {  } { { "datapath.vhd" "mux_subtrator" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701478134316 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "presenca_cartao GND " "Pin \"presenca_cartao\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|presenca_cartao"} { "Warning" "WMLS_MLS_STUCK_PIN" "catraca_rodada GND " "Pin \"catraca_rodada\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|catraca_rodada"} { "Warning" "WMLS_MLS_STUCK_PIN" "abrir_catraca GND " "Pin \"abrir_catraca\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|abrir_catraca"} { "Warning" "WMLS_MLS_STUCK_PIN" "leitura_cartao GND " "Pin \"leitura_cartao\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|leitura_cartao"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display\[0\] GND " "Pin \"saida_display\[0\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|saida_display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display\[1\] GND " "Pin \"saida_display\[1\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|saida_display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display\[2\] GND " "Pin \"saida_display\[2\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|saida_display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display\[3\] GND " "Pin \"saida_display\[3\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|saida_display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display\[4\] GND " "Pin \"saida_display\[4\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|saida_display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display\[5\] GND " "Pin \"saida_display\[5\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|saida_display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display\[6\] GND " "Pin \"saida_display\[6\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|saida_display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display\[7\] GND " "Pin \"saida_display\[7\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|saida_display[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display\[8\] GND " "Pin \"saida_display\[8\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|saida_display[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display\[9\] GND " "Pin \"saida_display\[9\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|saida_display[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display\[10\] GND " "Pin \"saida_display\[10\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|saida_display[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display\[11\] GND " "Pin \"saida_display\[11\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|saida_display[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display\[12\] GND " "Pin \"saida_display\[12\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|saida_display[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display\[13\] GND " "Pin \"saida_display\[13\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|saida_display[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display\[14\] GND " "Pin \"saida_display\[14\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|saida_display[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display\[15\] GND " "Pin \"saida_display\[15\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701478134746 "|datapath|saida_display[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1701478134746 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701478134926 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701478134926 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "load_db_out " "No output dependent on input pin \"load_db_out\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Aluno/Documents/Hermes/N3/ProjetoFinal/components/datapath/datapath.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701478134956 "|datapath|load_db_out"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1701478134956 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "58 " "Implemented 58 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701478134956 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701478134956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701478134956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701478134956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701478134976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 21:48:54 2023 " "Processing ended: Fri Dec 01 21:48:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701478134976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701478134976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701478134976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701478134976 ""}
