//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	_Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.const .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.const .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};

.visible .entry _Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii(
	.param .u64 _Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_0,
	.param .u64 _Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_1,
	.param .u64 _Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_2,
	.param .u64 _Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_3,
	.param .u64 _Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_4,
	.param .f32 _Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_5,
	.param .u32 _Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_6,
	.param .u64 _Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_7,
	.param .f32 _Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_8,
	.param .u32 _Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_9,
	.param .u32 _Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_10,
	.param .u32 _Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_11,
	.param .u32 _Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_12,
	.param .u32 _Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_13
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<118>;
	.reg .f32 	%f<516>;
	.reg .b32 	%r<763>;
	.reg .b64 	%rd<186>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd69, [_Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_0];
	ld.param.u64 	%rd70, [_Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_1];
	ld.param.u64 	%rd71, [_Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_2];
	ld.param.u64 	%rd72, [_Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_3];
	ld.param.u64 	%rd73, [_Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_4];
	ld.param.f32 	%f200, [_Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_5];
	ld.param.u32 	%r284, [_Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_6];
	ld.param.u64 	%rd74, [_Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_7];
	ld.param.u32 	%r285, [_Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_9];
	ld.param.u32 	%r288, [_Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_10];
	ld.param.u32 	%r286, [_Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_11];
	ld.param.u32 	%r289, [_Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_12];
	ld.param.u32 	%r287, [_Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_13];
	mov.u32 	%r290, %ctaid.x;
	mov.u32 	%r291, %ntid.x;
	mov.u32 	%r292, %tid.x;
	mad.lo.s32 	%r293, %r285, %r284, %r292;
	mad.lo.s32 	%r294, %r290, %r291, %r293;
	cvt.u64.u32	%rd1, %r294;
	mov.u32 	%r295, %ctaid.y;
	mov.u32 	%r296, %ntid.y;
	mov.u32 	%r297, %tid.y;
	mad.lo.s32 	%r298, %r286, %r284, %r297;
	mad.lo.s32 	%r299, %r295, %r296, %r298;
	cvt.u64.u32	%rd2, %r299;
	mul.lo.s32 	%r300, %r288, %r284;
	cvt.s64.s32	%rd75, %r300;
	mul.lo.s32 	%r301, %r289, %r284;
	cvt.s64.s32	%rd76, %r301;
	setp.ge.u64	%p1, %rd2, %rd76;
	setp.ge.u64	%p2, %rd1, %rd75;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB0_213;

	cvt.s64.s32	%rd3, %r284;
	and.b64  	%rd77, %rd3, -4294967296;
	setp.eq.s64	%p4, %rd77, 0;
	@%p4 bra 	BB0_3;

	div.u64 	%rd166, %rd1, %rd3;
	bra.uni 	BB0_4;

BB0_3:
	cvt.u32.u64	%r302, %rd3;
	cvt.u32.u64	%r303, %rd1;
	div.u32 	%r304, %r303, %r302;
	cvt.u64.u32	%rd166, %r304;

BB0_4:
	cvt.rn.f32.u64	%f202, %rd166;
	cvt.rmi.f32.f32	%f203, %f202;
	cvt.rzi.u64.f32	%rd7, %f203;
	@%p4 bra 	BB0_6;

	div.u64 	%rd167, %rd2, %rd3;
	bra.uni 	BB0_7;

BB0_6:
	cvt.u32.u64	%r305, %rd3;
	cvt.u32.u64	%r306, %rd2;
	div.u32 	%r307, %r306, %r305;
	cvt.u64.u32	%rd167, %r307;

BB0_7:
	cvt.rn.f32.u64	%f204, %rd167;
	cvt.rmi.f32.f32	%f205, %f204;
	cvt.rzi.u64.f32	%rd11, %f205;
	setp.gt.u64	%p6, %rd7, %rd11;
	@%p6 bra 	BB0_213;

	@%p4 bra 	BB0_10;

	rem.u64 	%rd168, %rd1, %rd3;
	bra.uni 	BB0_11;

BB0_10:
	cvt.u32.u64	%r308, %rd3;
	cvt.u32.u64	%r309, %rd1;
	rem.u32 	%r310, %r309, %r308;
	cvt.u64.u32	%rd168, %r310;

BB0_11:
	@%p4 bra 	BB0_13;

	rem.u64 	%rd169, %rd2, %rd3;
	bra.uni 	BB0_14;

BB0_13:
	cvt.u32.u64	%r311, %rd3;
	cvt.u32.u64	%r312, %rd2;
	rem.u32 	%r313, %r312, %r311;
	cvt.u64.u32	%rd169, %r313;

BB0_14:
	cvta.to.global.u64 	%rd81, %rd73;
	cvta.to.global.u64 	%rd82, %rd72;
	mul.lo.s64 	%rd83, %rd168, %rd3;
	add.s64 	%rd84, %rd83, %rd169;
	cvta.to.global.u64 	%rd85, %rd71;
	shl.b64 	%rd86, %rd84, 2;
	add.s64 	%rd87, %rd85, %rd86;
	mul.lo.s64 	%rd88, %rd3, 6;
	mul.lo.s64 	%rd89, %rd88, %rd7;
	mul.lo.s64 	%rd90, %rd88, %rd11;
	mul.lo.s64 	%rd91, %rd169, 3;
	add.s64 	%rd92, %rd91, %rd89;
	shl.b64 	%rd93, %rd92, 2;
	add.s64 	%rd94, %rd82, %rd93;
	mul.lo.s64 	%rd95, %rd168, 3;
	add.s64 	%rd96, %rd95, %rd90;
	shl.b64 	%rd97, %rd96, 2;
	add.s64 	%rd98, %rd82, %rd97;
	ld.global.f32 	%f1, [%rd94];
	ld.global.f32 	%f2, [%rd98];
	sub.f32 	%f206, %f2, %f1;
	ld.global.f32 	%f3, [%rd94+4];
	ld.global.f32 	%f4, [%rd98+4];
	sub.f32 	%f207, %f4, %f3;
	mul.f32 	%f208, %f207, %f207;
	fma.rn.f32 	%f209, %f206, %f206, %f208;
	ld.global.f32 	%f5, [%rd94+8];
	ld.global.f32 	%f6, [%rd98+8];
	sub.f32 	%f210, %f6, %f5;
	fma.rn.f32 	%f211, %f210, %f210, %f209;
	sqrt.rn.f32 	%f7, %f211;
	add.s64 	%rd99, %rd81, %rd93;
	add.s64 	%rd100, %rd81, %rd97;
	ld.global.f32 	%f8, [%rd100];
	ld.global.f32 	%f9, [%rd99];
	ld.global.f32 	%f10, [%rd100+4];
	ld.global.f32 	%f11, [%rd99+4];
	mul.f32 	%f212, %f11, %f10;
	fma.rn.f32 	%f213, %f9, %f8, %f212;
	ld.global.f32 	%f12, [%rd100+8];
	ld.global.f32 	%f13, [%rd99+8];
	fma.rn.f32 	%f214, %f13, %f12, %f213;
	mul.f32 	%f215, %f7, %f200;
	neg.f32 	%f466, %f215;
	ld.global.f32 	%f15, [%rd87];
	mul.f32 	%f16, %f15, %f214;
	setp.eq.f32	%p9, %f7, 0f00000000;
	@%p9 bra 	BB0_62;
	bra.uni 	BB0_15;

BB0_62:
	mul.f32 	%f268, %f16, %f200;
	mov.f32 	%f486, 0f00000000;
	sub.f32 	%f473, %f486, %f268;
	bra.uni 	BB0_63;

BB0_15:
	abs.f32 	%f17, %f466;
	setp.neu.f32	%p10, %f17, 0f7F800000;
	mov.f32 	%f460, %f466;
	@%p10 bra 	BB0_17;

	mov.f32 	%f216, 0f00000000;
	mul.rn.f32 	%f460, %f466, %f216;

BB0_17:
	mul.f32 	%f217, %f460, 0f3F22F983;
	cvt.rni.s32.f32	%r692, %f217;
	cvt.rn.f32.s32	%f218, %r692;
	neg.f32 	%f219, %f218;
	mov.f32 	%f220, 0f3FC90FDA;
	fma.rn.f32 	%f221, %f219, %f220, %f460;
	mov.f32 	%f222, 0f33A22168;
	fma.rn.f32 	%f223, %f219, %f222, %f221;
	mov.f32 	%f224, 0f27C234C5;
	fma.rn.f32 	%f461, %f219, %f224, %f223;
	abs.f32 	%f225, %f460;
	setp.leu.f32	%p11, %f225, 0f47CE4780;
	@%p11 bra 	BB0_28;

	mov.b32 	 %r2, %f460;
	shl.b32 	%r316, %r2, 8;
	or.b32  	%r3, %r316, -2147483648;
	add.u64 	%rd102, %SP, 0;
	add.u64 	%rd171, %SPL, 0;
	mov.u32 	%r684, 0;
	mov.u64 	%rd170, __cudart_i2opi_f;
	mov.u32 	%r683, -6;

BB0_19:
	.pragma "nounroll";
	ld.const.u32 	%r319, [%rd170];
	// inline asm
	{
	mad.lo.cc.u32   %r317, %r319, %r3, %r684;
	madc.hi.u32     %r684, %r319, %r3,  0;
	}
	// inline asm
	st.local.u32 	[%rd171], %r317;
	add.s64 	%rd171, %rd171, 4;
	add.s64 	%rd170, %rd170, 4;
	add.s32 	%r683, %r683, 1;
	setp.ne.s32	%p12, %r683, 0;
	@%p12 bra 	BB0_19;

	bfe.u32 	%r322, %r2, 23, 8;
	add.s32 	%r323, %r322, -128;
	shr.u32 	%r324, %r323, 5;
	and.b32  	%r8, %r2, -2147483648;
	cvta.to.local.u64 	%rd104, %rd102;
	st.local.u32 	[%rd104+24], %r684;
	bfe.u32 	%r9, %r2, 23, 5;
	mov.u32 	%r325, 6;
	sub.s32 	%r326, %r325, %r324;
	mul.wide.s32 	%rd105, %r326, 4;
	add.s64 	%rd23, %rd104, %rd105;
	ld.local.u32 	%r685, [%rd23];
	ld.local.u32 	%r686, [%rd23+-4];
	setp.eq.s32	%p13, %r9, 0;
	@%p13 bra 	BB0_22;

	mov.u32 	%r327, 32;
	sub.s32 	%r328, %r327, %r9;
	shr.u32 	%r329, %r686, %r328;
	shl.b32 	%r330, %r685, %r9;
	add.s32 	%r685, %r329, %r330;
	ld.local.u32 	%r331, [%rd23+-8];
	shr.u32 	%r332, %r331, %r328;
	shl.b32 	%r333, %r686, %r9;
	add.s32 	%r686, %r332, %r333;

BB0_22:
	shr.u32 	%r334, %r686, 30;
	shl.b32 	%r335, %r685, 2;
	add.s32 	%r687, %r334, %r335;
	shl.b32 	%r17, %r686, 2;
	shr.u32 	%r336, %r687, 31;
	shr.u32 	%r337, %r685, 30;
	add.s32 	%r18, %r336, %r337;
	setp.eq.s32	%p14, %r336, 0;
	@%p14 bra 	BB0_23;

	not.b32 	%r338, %r687;
	neg.s32 	%r689, %r17;
	setp.eq.s32	%p15, %r17, 0;
	selp.u32	%r339, 1, 0, %p15;
	add.s32 	%r687, %r339, %r338;
	xor.b32  	%r688, %r8, -2147483648;
	bra.uni 	BB0_25;

BB0_23:
	mov.u32 	%r688, %r8;
	mov.u32 	%r689, %r17;

BB0_25:
	clz.b32 	%r691, %r687;
	setp.eq.s32	%p16, %r691, 0;
	shl.b32 	%r340, %r687, %r691;
	mov.u32 	%r341, 32;
	sub.s32 	%r342, %r341, %r691;
	shr.u32 	%r343, %r689, %r342;
	add.s32 	%r344, %r343, %r340;
	selp.b32	%r26, %r687, %r344, %p16;
	mov.u32 	%r345, -921707870;
	mul.hi.u32 	%r690, %r26, %r345;
	setp.eq.s32	%p17, %r8, 0;
	neg.s32 	%r346, %r18;
	selp.b32	%r692, %r18, %r346, %p17;
	setp.lt.s32	%p18, %r690, 1;
	@%p18 bra 	BB0_27;

	mul.lo.s32 	%r347, %r26, -921707870;
	shr.u32 	%r348, %r347, 31;
	shl.b32 	%r349, %r690, 1;
	add.s32 	%r690, %r348, %r349;
	add.s32 	%r691, %r691, 1;

BB0_27:
	mov.u32 	%r350, 126;
	sub.s32 	%r351, %r350, %r691;
	shl.b32 	%r352, %r351, 23;
	add.s32 	%r353, %r690, 1;
	shr.u32 	%r354, %r353, 7;
	add.s32 	%r355, %r354, 1;
	shr.u32 	%r356, %r355, 1;
	add.s32 	%r357, %r356, %r352;
	or.b32  	%r358, %r357, %r688;
	mov.b32 	 %f461, %r358;

BB0_28:
	mul.rn.f32 	%f23, %f461, %f461;
	add.s32 	%r34, %r692, 1;
	and.b32  	%r35, %r34, 1;
	setp.eq.s32	%p19, %r35, 0;
	@%p19 bra 	BB0_30;

	mov.f32 	%f226, 0fBAB6061A;
	mov.f32 	%f227, 0f37CCF5CE;
	fma.rn.f32 	%f462, %f227, %f23, %f226;
	bra.uni 	BB0_31;

BB0_30:
	mov.f32 	%f228, 0f3C08839E;
	mov.f32 	%f229, 0fB94CA1F9;
	fma.rn.f32 	%f462, %f229, %f23, %f228;

BB0_31:
	@%p19 bra 	BB0_33;

	mov.f32 	%f230, 0f3D2AAAA5;
	fma.rn.f32 	%f231, %f462, %f23, %f230;
	mov.f32 	%f232, 0fBF000000;
	fma.rn.f32 	%f463, %f231, %f23, %f232;
	bra.uni 	BB0_34;

BB0_33:
	mov.f32 	%f233, 0fBE2AAAA3;
	fma.rn.f32 	%f234, %f462, %f23, %f233;
	mov.f32 	%f235, 0f00000000;
	fma.rn.f32 	%f463, %f234, %f23, %f235;

BB0_34:
	fma.rn.f32 	%f464, %f463, %f461, %f461;
	@%p19 bra 	BB0_36;

	mov.f32 	%f236, 0f3F800000;
	fma.rn.f32 	%f464, %f463, %f23, %f236;

BB0_36:
	and.b32  	%r359, %r34, 2;
	setp.eq.s32	%p22, %r359, 0;
	@%p22 bra 	BB0_38;

	mov.f32 	%f237, 0f00000000;
	mov.f32 	%f238, 0fBF800000;
	fma.rn.f32 	%f464, %f464, %f238, %f237;

BB0_38:
	@%p10 bra 	BB0_40;

	mov.f32 	%f239, 0f00000000;
	mul.rn.f32 	%f466, %f466, %f239;

BB0_40:
	mul.f32 	%f240, %f466, 0f3F22F983;
	cvt.rni.s32.f32	%r702, %f240;
	cvt.rn.f32.s32	%f241, %r702;
	neg.f32 	%f242, %f241;
	fma.rn.f32 	%f244, %f242, %f220, %f466;
	fma.rn.f32 	%f246, %f242, %f222, %f244;
	fma.rn.f32 	%f467, %f242, %f224, %f246;
	abs.f32 	%f248, %f466;
	setp.leu.f32	%p24, %f248, 0f47CE4780;
	@%p24 bra 	BB0_51;

	mov.b32 	 %r37, %f466;
	shr.u32 	%r38, %r37, 23;
	shl.b32 	%r362, %r37, 8;
	or.b32  	%r39, %r362, -2147483648;
	add.u64 	%rd107, %SP, 0;
	add.u64 	%rd173, %SPL, 0;
	mov.u32 	%r694, 0;
	mov.u64 	%rd172, __cudart_i2opi_f;
	mov.u32 	%r693, -6;

BB0_42:
	.pragma "nounroll";
	ld.const.u32 	%r365, [%rd172];
	// inline asm
	{
	mad.lo.cc.u32   %r363, %r365, %r39, %r694;
	madc.hi.u32     %r694, %r365, %r39,  0;
	}
	// inline asm
	st.local.u32 	[%rd173], %r363;
	add.s64 	%rd173, %rd173, 4;
	add.s64 	%rd172, %rd172, 4;
	add.s32 	%r693, %r693, 1;
	setp.ne.s32	%p25, %r693, 0;
	@%p25 bra 	BB0_42;

	and.b32  	%r368, %r38, 255;
	add.s32 	%r369, %r368, -128;
	shr.u32 	%r370, %r369, 5;
	and.b32  	%r44, %r37, -2147483648;
	cvta.to.local.u64 	%rd109, %rd107;
	st.local.u32 	[%rd109+24], %r694;
	mov.u32 	%r371, 6;
	sub.s32 	%r372, %r371, %r370;
	mul.wide.s32 	%rd110, %r372, 4;
	add.s64 	%rd29, %rd109, %rd110;
	ld.local.u32 	%r695, [%rd29];
	ld.local.u32 	%r696, [%rd29+-4];
	and.b32  	%r47, %r38, 31;
	setp.eq.s32	%p26, %r47, 0;
	@%p26 bra 	BB0_45;

	mov.u32 	%r373, 32;
	sub.s32 	%r374, %r373, %r47;
	shr.u32 	%r375, %r696, %r374;
	shl.b32 	%r376, %r695, %r47;
	add.s32 	%r695, %r375, %r376;
	ld.local.u32 	%r377, [%rd29+-8];
	shr.u32 	%r378, %r377, %r374;
	shl.b32 	%r379, %r696, %r47;
	add.s32 	%r696, %r378, %r379;

BB0_45:
	shr.u32 	%r380, %r696, 30;
	shl.b32 	%r381, %r695, 2;
	add.s32 	%r697, %r380, %r381;
	shl.b32 	%r53, %r696, 2;
	shr.u32 	%r382, %r697, 31;
	shr.u32 	%r383, %r695, 30;
	add.s32 	%r54, %r382, %r383;
	setp.eq.s32	%p27, %r382, 0;
	@%p27 bra 	BB0_46;

	not.b32 	%r384, %r697;
	neg.s32 	%r699, %r53;
	setp.eq.s32	%p28, %r53, 0;
	selp.u32	%r385, 1, 0, %p28;
	add.s32 	%r697, %r385, %r384;
	xor.b32  	%r698, %r44, -2147483648;
	bra.uni 	BB0_48;

BB0_46:
	mov.u32 	%r698, %r44;
	mov.u32 	%r699, %r53;

BB0_48:
	clz.b32 	%r701, %r697;
	setp.eq.s32	%p29, %r701, 0;
	shl.b32 	%r386, %r697, %r701;
	mov.u32 	%r387, 32;
	sub.s32 	%r388, %r387, %r701;
	shr.u32 	%r389, %r699, %r388;
	add.s32 	%r390, %r389, %r386;
	selp.b32	%r62, %r697, %r390, %p29;
	mov.u32 	%r391, -921707870;
	mul.hi.u32 	%r700, %r62, %r391;
	setp.eq.s32	%p30, %r44, 0;
	neg.s32 	%r392, %r54;
	selp.b32	%r702, %r54, %r392, %p30;
	setp.lt.s32	%p31, %r700, 1;
	@%p31 bra 	BB0_50;

	mul.lo.s32 	%r393, %r62, -921707870;
	shr.u32 	%r394, %r393, 31;
	shl.b32 	%r395, %r700, 1;
	add.s32 	%r700, %r394, %r395;
	add.s32 	%r701, %r701, 1;

BB0_50:
	mov.u32 	%r396, 126;
	sub.s32 	%r397, %r396, %r701;
	shl.b32 	%r398, %r397, 23;
	add.s32 	%r399, %r700, 1;
	shr.u32 	%r400, %r399, 7;
	add.s32 	%r401, %r400, 1;
	shr.u32 	%r402, %r401, 1;
	add.s32 	%r403, %r402, %r398;
	or.b32  	%r404, %r403, %r698;
	mov.b32 	 %f467, %r404;

BB0_51:
	mul.rn.f32 	%f40, %f467, %f467;
	and.b32  	%r70, %r702, 1;
	setp.eq.s32	%p32, %r70, 0;
	@%p32 bra 	BB0_53;

	mov.f32 	%f249, 0fBAB6061A;
	mov.f32 	%f250, 0f37CCF5CE;
	fma.rn.f32 	%f468, %f250, %f40, %f249;
	bra.uni 	BB0_54;

BB0_53:
	mov.f32 	%f251, 0f3C08839E;
	mov.f32 	%f252, 0fB94CA1F9;
	fma.rn.f32 	%f468, %f252, %f40, %f251;

BB0_54:
	@%p32 bra 	BB0_56;

	mov.f32 	%f253, 0f3D2AAAA5;
	fma.rn.f32 	%f254, %f468, %f40, %f253;
	mov.f32 	%f255, 0fBF000000;
	fma.rn.f32 	%f469, %f254, %f40, %f255;
	bra.uni 	BB0_57;

BB0_56:
	mov.f32 	%f256, 0fBE2AAAA3;
	fma.rn.f32 	%f257, %f468, %f40, %f256;
	mov.f32 	%f258, 0f00000000;
	fma.rn.f32 	%f469, %f257, %f40, %f258;

BB0_57:
	fma.rn.f32 	%f470, %f469, %f467, %f467;
	@%p32 bra 	BB0_59;

	mov.f32 	%f259, 0f3F800000;
	fma.rn.f32 	%f470, %f469, %f40, %f259;

BB0_59:
	and.b32  	%r405, %r702, 2;
	setp.eq.s32	%p35, %r405, 0;
	@%p35 bra 	BB0_61;

	mov.f32 	%f260, 0f00000000;
	mov.f32 	%f261, 0fBF800000;
	fma.rn.f32 	%f470, %f470, %f261, %f260;

BB0_61:
	mul.f32 	%f262, %f16, %f470;
	div.rn.f32 	%f263, %f262, %f7;
	add.f32 	%f473, %f263, 0f00000000;
	add.f32 	%f264, %f464, 0fBF800000;
	mul.f32 	%f265, %f16, %f264;
	div.rn.f32 	%f266, %f265, %f7;
	add.f32 	%f486, %f266, 0f00000000;

BB0_63:
	add.s64 	%rd112, %rd169, %rd3;
	mul.lo.s64 	%rd113, %rd112, 3;
	mul.lo.s64 	%rd114, %rd3, %rd7;
	mul.lo.s64 	%rd115, %rd114, 6;
	add.s64 	%rd116, %rd113, %rd115;
	shl.b64 	%rd118, %rd116, 2;
	add.s64 	%rd119, %rd82, %rd118;
	ld.global.f32 	%f57, [%rd119];
	sub.f32 	%f269, %f2, %f57;
	ld.global.f32 	%f58, [%rd119+4];
	sub.f32 	%f270, %f4, %f58;
	mul.f32 	%f271, %f270, %f270;
	fma.rn.f32 	%f272, %f269, %f269, %f271;
	ld.global.f32 	%f59, [%rd119+8];
	sub.f32 	%f273, %f6, %f59;
	fma.rn.f32 	%f274, %f273, %f273, %f272;
	sqrt.rn.f32 	%f60, %f274;
	add.s64 	%rd121, %rd81, %rd118;
	ld.global.f32 	%f61, [%rd121];
	ld.global.f32 	%f62, [%rd121+4];
	mul.f32 	%f275, %f62, %f10;
	fma.rn.f32 	%f276, %f61, %f8, %f275;
	ld.global.f32 	%f63, [%rd121+8];
	fma.rn.f32 	%f277, %f63, %f12, %f276;
	mul.f32 	%f278, %f60, %f200;
	neg.f32 	%f480, %f278;
	mul.f32 	%f65, %f15, %f277;
	setp.eq.f32	%p36, %f60, 0f00000000;
	@%p36 bra 	BB0_111;
	bra.uni 	BB0_64;

BB0_111:
	fma.rn.f32 	%f487, %f65, %f200, %f473;
	bra.uni 	BB0_112;

BB0_64:
	add.u64 	%rd122, %SP, 0;
	add.u64 	%rd30, %SPL, 0;
	abs.f32 	%f66, %f480;
	setp.neu.f32	%p37, %f66, 0f7F800000;
	mov.f32 	%f474, %f480;
	@%p37 bra 	BB0_66;

	mov.f32 	%f279, 0f00000000;
	mul.rn.f32 	%f474, %f480, %f279;

BB0_66:
	mul.f32 	%f280, %f474, 0f3F22F983;
	cvt.rni.s32.f32	%r712, %f280;
	cvt.rn.f32.s32	%f281, %r712;
	neg.f32 	%f282, %f281;
	mov.f32 	%f283, 0f3FC90FDA;
	fma.rn.f32 	%f284, %f282, %f283, %f474;
	mov.f32 	%f285, 0f33A22168;
	fma.rn.f32 	%f286, %f282, %f285, %f284;
	mov.f32 	%f287, 0f27C234C5;
	fma.rn.f32 	%f475, %f282, %f287, %f286;
	abs.f32 	%f288, %f474;
	setp.leu.f32	%p38, %f288, 0f47CE4780;
	@%p38 bra 	BB0_77;

	mov.b32 	 %r72, %f474;
	shr.u32 	%r73, %r72, 23;
	shl.b32 	%r408, %r72, 8;
	or.b32  	%r74, %r408, -2147483648;
	add.s64 	%rd31, %rd30, 24;
	mov.u32 	%r704, 0;
	mov.u64 	%rd174, __cudart_i2opi_f;
	mov.u32 	%r703, -6;
	mov.u64 	%rd175, %rd30;

BB0_68:
	.pragma "nounroll";
	ld.const.u32 	%r411, [%rd174];
	// inline asm
	{
	mad.lo.cc.u32   %r409, %r411, %r74, %r704;
	madc.hi.u32     %r704, %r411, %r74,  0;
	}
	// inline asm
	st.local.u32 	[%rd175], %r409;
	add.s64 	%rd175, %rd175, 4;
	add.s64 	%rd174, %rd174, 4;
	add.s32 	%r703, %r703, 1;
	setp.ne.s32	%p39, %r703, 0;
	@%p39 bra 	BB0_68;

	and.b32  	%r414, %r73, 255;
	add.s32 	%r415, %r414, -128;
	shr.u32 	%r416, %r415, 5;
	and.b32  	%r79, %r72, -2147483648;
	st.local.u32 	[%rd31], %r704;
	mov.u32 	%r417, 6;
	sub.s32 	%r418, %r417, %r416;
	mul.wide.s32 	%rd124, %r418, 4;
	add.s64 	%rd36, %rd30, %rd124;
	ld.local.u32 	%r705, [%rd36];
	ld.local.u32 	%r706, [%rd36+-4];
	and.b32  	%r82, %r73, 31;
	setp.eq.s32	%p40, %r82, 0;
	@%p40 bra 	BB0_71;

	mov.u32 	%r419, 32;
	sub.s32 	%r420, %r419, %r82;
	shr.u32 	%r421, %r706, %r420;
	shl.b32 	%r422, %r705, %r82;
	add.s32 	%r705, %r421, %r422;
	ld.local.u32 	%r423, [%rd36+-8];
	shr.u32 	%r424, %r423, %r420;
	shl.b32 	%r425, %r706, %r82;
	add.s32 	%r706, %r424, %r425;

BB0_71:
	shr.u32 	%r426, %r706, 30;
	shl.b32 	%r427, %r705, 2;
	add.s32 	%r707, %r426, %r427;
	shl.b32 	%r88, %r706, 2;
	shr.u32 	%r428, %r707, 31;
	shr.u32 	%r429, %r705, 30;
	add.s32 	%r89, %r428, %r429;
	setp.eq.s32	%p41, %r428, 0;
	@%p41 bra 	BB0_72;

	not.b32 	%r430, %r707;
	neg.s32 	%r709, %r88;
	setp.eq.s32	%p42, %r88, 0;
	selp.u32	%r431, 1, 0, %p42;
	add.s32 	%r707, %r431, %r430;
	xor.b32  	%r708, %r79, -2147483648;
	bra.uni 	BB0_74;

BB0_72:
	mov.u32 	%r708, %r79;
	mov.u32 	%r709, %r88;

BB0_74:
	clz.b32 	%r711, %r707;
	setp.eq.s32	%p43, %r711, 0;
	shl.b32 	%r432, %r707, %r711;
	mov.u32 	%r433, 32;
	sub.s32 	%r434, %r433, %r711;
	shr.u32 	%r435, %r709, %r434;
	add.s32 	%r436, %r435, %r432;
	selp.b32	%r97, %r707, %r436, %p43;
	mov.u32 	%r437, -921707870;
	mul.hi.u32 	%r710, %r97, %r437;
	setp.eq.s32	%p44, %r79, 0;
	neg.s32 	%r438, %r89;
	selp.b32	%r712, %r89, %r438, %p44;
	setp.lt.s32	%p45, %r710, 1;
	@%p45 bra 	BB0_76;

	mul.lo.s32 	%r439, %r97, -921707870;
	shr.u32 	%r440, %r439, 31;
	shl.b32 	%r441, %r710, 1;
	add.s32 	%r710, %r440, %r441;
	add.s32 	%r711, %r711, 1;

BB0_76:
	mov.u32 	%r442, 126;
	sub.s32 	%r443, %r442, %r711;
	shl.b32 	%r444, %r443, 23;
	add.s32 	%r445, %r710, 1;
	shr.u32 	%r446, %r445, 7;
	add.s32 	%r447, %r446, 1;
	shr.u32 	%r448, %r447, 1;
	add.s32 	%r449, %r448, %r444;
	or.b32  	%r450, %r449, %r708;
	mov.b32 	 %f475, %r450;

BB0_77:
	mul.rn.f32 	%f72, %f475, %f475;
	add.s32 	%r105, %r712, 1;
	and.b32  	%r106, %r105, 1;
	setp.eq.s32	%p46, %r106, 0;
	@%p46 bra 	BB0_79;

	mov.f32 	%f289, 0fBAB6061A;
	mov.f32 	%f290, 0f37CCF5CE;
	fma.rn.f32 	%f476, %f290, %f72, %f289;
	bra.uni 	BB0_80;

BB0_79:
	mov.f32 	%f291, 0f3C08839E;
	mov.f32 	%f292, 0fB94CA1F9;
	fma.rn.f32 	%f476, %f292, %f72, %f291;

BB0_80:
	@%p46 bra 	BB0_82;

	mov.f32 	%f293, 0f3D2AAAA5;
	fma.rn.f32 	%f294, %f476, %f72, %f293;
	mov.f32 	%f295, 0fBF000000;
	fma.rn.f32 	%f477, %f294, %f72, %f295;
	bra.uni 	BB0_83;

BB0_82:
	mov.f32 	%f296, 0fBE2AAAA3;
	fma.rn.f32 	%f297, %f476, %f72, %f296;
	mov.f32 	%f298, 0f00000000;
	fma.rn.f32 	%f477, %f297, %f72, %f298;

BB0_83:
	fma.rn.f32 	%f478, %f477, %f475, %f475;
	@%p46 bra 	BB0_85;

	mov.f32 	%f299, 0f3F800000;
	fma.rn.f32 	%f478, %f477, %f72, %f299;

BB0_85:
	and.b32  	%r451, %r105, 2;
	setp.eq.s32	%p49, %r451, 0;
	@%p49 bra 	BB0_87;

	mov.f32 	%f300, 0f00000000;
	mov.f32 	%f301, 0fBF800000;
	fma.rn.f32 	%f478, %f478, %f301, %f300;

BB0_87:
	add.f32 	%f302, %f478, 0fBF800000;
	mul.f32 	%f303, %f65, %f302;
	div.rn.f32 	%f304, %f303, %f60;
	sub.f32 	%f486, %f486, %f304;
	@%p37 bra 	BB0_89;

	mov.f32 	%f305, 0f00000000;
	mul.rn.f32 	%f480, %f480, %f305;

BB0_89:
	mul.f32 	%f306, %f480, 0f3F22F983;
	cvt.rni.s32.f32	%r722, %f306;
	cvt.rn.f32.s32	%f307, %r722;
	neg.f32 	%f308, %f307;
	fma.rn.f32 	%f310, %f308, %f283, %f480;
	fma.rn.f32 	%f312, %f308, %f285, %f310;
	fma.rn.f32 	%f481, %f308, %f287, %f312;
	abs.f32 	%f314, %f480;
	setp.leu.f32	%p51, %f314, 0f47CE4780;
	@%p51 bra 	BB0_100;

	mov.b32 	 %r108, %f480;
	shr.u32 	%r109, %r108, 23;
	shl.b32 	%r454, %r108, 8;
	or.b32  	%r110, %r454, -2147483648;
	cvta.to.local.u64 	%rd177, %rd122;
	mov.u32 	%r714, 0;
	mov.u64 	%rd176, __cudart_i2opi_f;
	mov.u32 	%r713, -6;

BB0_91:
	.pragma "nounroll";
	ld.const.u32 	%r457, [%rd176];
	// inline asm
	{
	mad.lo.cc.u32   %r455, %r457, %r110, %r714;
	madc.hi.u32     %r714, %r457, %r110,  0;
	}
	// inline asm
	st.local.u32 	[%rd177], %r455;
	add.s64 	%rd177, %rd177, 4;
	add.s64 	%rd176, %rd176, 4;
	add.s32 	%r713, %r713, 1;
	setp.ne.s32	%p52, %r713, 0;
	@%p52 bra 	BB0_91;

	and.b32  	%r460, %r109, 255;
	add.s32 	%r461, %r460, -128;
	shr.u32 	%r462, %r461, 5;
	and.b32  	%r115, %r108, -2147483648;
	cvta.to.local.u64 	%rd128, %rd122;
	st.local.u32 	[%rd128+24], %r714;
	mov.u32 	%r463, 6;
	sub.s32 	%r464, %r463, %r462;
	mul.wide.s32 	%rd129, %r464, 4;
	add.s64 	%rd42, %rd128, %rd129;
	ld.local.u32 	%r715, [%rd42];
	ld.local.u32 	%r716, [%rd42+-4];
	and.b32  	%r118, %r109, 31;
	setp.eq.s32	%p53, %r118, 0;
	@%p53 bra 	BB0_94;

	mov.u32 	%r465, 32;
	sub.s32 	%r466, %r465, %r118;
	shr.u32 	%r467, %r716, %r466;
	shl.b32 	%r468, %r715, %r118;
	add.s32 	%r715, %r467, %r468;
	ld.local.u32 	%r469, [%rd42+-8];
	shr.u32 	%r470, %r469, %r466;
	shl.b32 	%r471, %r716, %r118;
	add.s32 	%r716, %r470, %r471;

BB0_94:
	shr.u32 	%r472, %r716, 30;
	shl.b32 	%r473, %r715, 2;
	add.s32 	%r717, %r472, %r473;
	shl.b32 	%r124, %r716, 2;
	shr.u32 	%r474, %r717, 31;
	shr.u32 	%r475, %r715, 30;
	add.s32 	%r125, %r474, %r475;
	setp.eq.s32	%p54, %r474, 0;
	@%p54 bra 	BB0_95;

	not.b32 	%r476, %r717;
	neg.s32 	%r719, %r124;
	setp.eq.s32	%p55, %r124, 0;
	selp.u32	%r477, 1, 0, %p55;
	add.s32 	%r717, %r477, %r476;
	xor.b32  	%r718, %r115, -2147483648;
	bra.uni 	BB0_97;

BB0_95:
	mov.u32 	%r718, %r115;
	mov.u32 	%r719, %r124;

BB0_97:
	clz.b32 	%r721, %r717;
	setp.eq.s32	%p56, %r721, 0;
	shl.b32 	%r478, %r717, %r721;
	mov.u32 	%r479, 32;
	sub.s32 	%r480, %r479, %r721;
	shr.u32 	%r481, %r719, %r480;
	add.s32 	%r482, %r481, %r478;
	selp.b32	%r133, %r717, %r482, %p56;
	mov.u32 	%r483, -921707870;
	mul.hi.u32 	%r720, %r133, %r483;
	setp.eq.s32	%p57, %r115, 0;
	neg.s32 	%r484, %r125;
	selp.b32	%r722, %r125, %r484, %p57;
	setp.lt.s32	%p58, %r720, 1;
	@%p58 bra 	BB0_99;

	mul.lo.s32 	%r485, %r133, -921707870;
	shr.u32 	%r486, %r485, 31;
	shl.b32 	%r487, %r720, 1;
	add.s32 	%r720, %r486, %r487;
	add.s32 	%r721, %r721, 1;

BB0_99:
	mov.u32 	%r488, 126;
	sub.s32 	%r489, %r488, %r721;
	shl.b32 	%r490, %r489, 23;
	add.s32 	%r491, %r720, 1;
	shr.u32 	%r492, %r491, 7;
	add.s32 	%r493, %r492, 1;
	shr.u32 	%r494, %r493, 1;
	add.s32 	%r495, %r494, %r490;
	or.b32  	%r496, %r495, %r718;
	mov.b32 	 %f481, %r496;

BB0_100:
	mul.rn.f32 	%f90, %f481, %f481;
	and.b32  	%r141, %r722, 1;
	setp.eq.s32	%p59, %r141, 0;
	@%p59 bra 	BB0_102;

	mov.f32 	%f315, 0fBAB6061A;
	mov.f32 	%f316, 0f37CCF5CE;
	fma.rn.f32 	%f482, %f316, %f90, %f315;
	bra.uni 	BB0_103;

BB0_102:
	mov.f32 	%f317, 0f3C08839E;
	mov.f32 	%f318, 0fB94CA1F9;
	fma.rn.f32 	%f482, %f318, %f90, %f317;

BB0_103:
	@%p59 bra 	BB0_105;

	mov.f32 	%f319, 0f3D2AAAA5;
	fma.rn.f32 	%f320, %f482, %f90, %f319;
	mov.f32 	%f321, 0fBF000000;
	fma.rn.f32 	%f483, %f320, %f90, %f321;
	bra.uni 	BB0_106;

BB0_105:
	mov.f32 	%f322, 0fBE2AAAA3;
	fma.rn.f32 	%f323, %f482, %f90, %f322;
	mov.f32 	%f324, 0f00000000;
	fma.rn.f32 	%f483, %f323, %f90, %f324;

BB0_106:
	fma.rn.f32 	%f484, %f483, %f481, %f481;
	@%p59 bra 	BB0_108;

	mov.f32 	%f325, 0f3F800000;
	fma.rn.f32 	%f484, %f483, %f90, %f325;

BB0_108:
	and.b32  	%r497, %r722, 2;
	setp.eq.s32	%p62, %r497, 0;
	@%p62 bra 	BB0_110;

	mov.f32 	%f326, 0f00000000;
	mov.f32 	%f327, 0fBF800000;
	fma.rn.f32 	%f484, %f484, %f327, %f326;

BB0_110:
	mul.f32 	%f328, %f65, %f484;
	div.rn.f32 	%f329, %f328, %f60;
	sub.f32 	%f487, %f473, %f329;

BB0_112:
	add.s64 	%rd131, %rd168, %rd3;
	mul.lo.s64 	%rd132, %rd131, 3;
	mul.lo.s64 	%rd133, %rd3, %rd11;
	mul.lo.s64 	%rd134, %rd133, 6;
	add.s64 	%rd135, %rd132, %rd134;
	shl.b64 	%rd137, %rd135, 2;
	add.s64 	%rd138, %rd82, %rd137;
	ld.global.f32 	%f106, [%rd138];
	sub.f32 	%f330, %f106, %f1;
	ld.global.f32 	%f107, [%rd138+4];
	sub.f32 	%f331, %f107, %f3;
	mul.f32 	%f332, %f331, %f331;
	fma.rn.f32 	%f333, %f330, %f330, %f332;
	ld.global.f32 	%f108, [%rd138+8];
	sub.f32 	%f334, %f108, %f5;
	fma.rn.f32 	%f335, %f334, %f334, %f333;
	sqrt.rn.f32 	%f109, %f335;
	add.s64 	%rd140, %rd81, %rd137;
	ld.global.f32 	%f110, [%rd140];
	ld.global.f32 	%f111, [%rd140+4];
	mul.f32 	%f336, %f11, %f111;
	fma.rn.f32 	%f337, %f9, %f110, %f336;
	ld.global.f32 	%f112, [%rd140+8];
	fma.rn.f32 	%f338, %f13, %f112, %f337;
	mul.f32 	%f339, %f109, %f200;
	neg.f32 	%f494, %f339;
	mul.f32 	%f114, %f15, %f338;
	setp.eq.f32	%p63, %f109, 0f00000000;
	@%p63 bra 	BB0_160;
	bra.uni 	BB0_113;

BB0_160:
	fma.rn.f32 	%f501, %f114, %f200, %f487;
	bra.uni 	BB0_161;

BB0_113:
	add.u64 	%rd43, %SPL, 0;
	abs.f32 	%f115, %f494;
	setp.neu.f32	%p64, %f115, 0f7F800000;
	mov.f32 	%f488, %f494;
	@%p64 bra 	BB0_115;

	mov.f32 	%f340, 0f00000000;
	mul.rn.f32 	%f488, %f494, %f340;

BB0_115:
	mul.f32 	%f341, %f488, 0f3F22F983;
	cvt.rni.s32.f32	%r732, %f341;
	cvt.rn.f32.s32	%f342, %r732;
	neg.f32 	%f343, %f342;
	mov.f32 	%f344, 0f3FC90FDA;
	fma.rn.f32 	%f345, %f343, %f344, %f488;
	mov.f32 	%f346, 0f33A22168;
	fma.rn.f32 	%f347, %f343, %f346, %f345;
	mov.f32 	%f348, 0f27C234C5;
	fma.rn.f32 	%f489, %f343, %f348, %f347;
	abs.f32 	%f349, %f488;
	add.s64 	%rd44, %rd43, 24;
	setp.leu.f32	%p65, %f349, 0f47CE4780;
	@%p65 bra 	BB0_126;

	mov.b32 	 %r143, %f488;
	shr.u32 	%r144, %r143, 23;
	shl.b32 	%r500, %r143, 8;
	or.b32  	%r145, %r500, -2147483648;
	mov.u32 	%r724, 0;
	mov.u64 	%rd178, __cudart_i2opi_f;
	mov.u32 	%r723, -6;
	mov.u64 	%rd179, %rd43;

BB0_117:
	.pragma "nounroll";
	ld.const.u32 	%r503, [%rd178];
	// inline asm
	{
	mad.lo.cc.u32   %r501, %r503, %r145, %r724;
	madc.hi.u32     %r724, %r503, %r145,  0;
	}
	// inline asm
	st.local.u32 	[%rd179], %r501;
	add.s64 	%rd179, %rd179, 4;
	add.s64 	%rd178, %rd178, 4;
	add.s32 	%r723, %r723, 1;
	setp.ne.s32	%p66, %r723, 0;
	@%p66 bra 	BB0_117;

	and.b32  	%r506, %r144, 255;
	add.s32 	%r507, %r506, -128;
	shr.u32 	%r508, %r507, 5;
	and.b32  	%r150, %r143, -2147483648;
	st.local.u32 	[%rd44], %r724;
	mov.u32 	%r509, 6;
	sub.s32 	%r510, %r509, %r508;
	mul.wide.s32 	%rd143, %r510, 4;
	add.s64 	%rd49, %rd43, %rd143;
	ld.local.u32 	%r725, [%rd49];
	ld.local.u32 	%r726, [%rd49+-4];
	and.b32  	%r153, %r144, 31;
	setp.eq.s32	%p67, %r153, 0;
	@%p67 bra 	BB0_120;

	mov.u32 	%r511, 32;
	sub.s32 	%r512, %r511, %r153;
	shr.u32 	%r513, %r726, %r512;
	shl.b32 	%r514, %r725, %r153;
	add.s32 	%r725, %r513, %r514;
	ld.local.u32 	%r515, [%rd49+-8];
	shr.u32 	%r516, %r515, %r512;
	shl.b32 	%r517, %r726, %r153;
	add.s32 	%r726, %r516, %r517;

BB0_120:
	shr.u32 	%r518, %r726, 30;
	shl.b32 	%r519, %r725, 2;
	add.s32 	%r727, %r518, %r519;
	shl.b32 	%r159, %r726, 2;
	shr.u32 	%r520, %r727, 31;
	shr.u32 	%r521, %r725, 30;
	add.s32 	%r160, %r520, %r521;
	setp.eq.s32	%p68, %r520, 0;
	@%p68 bra 	BB0_121;

	not.b32 	%r522, %r727;
	neg.s32 	%r729, %r159;
	setp.eq.s32	%p69, %r159, 0;
	selp.u32	%r523, 1, 0, %p69;
	add.s32 	%r727, %r523, %r522;
	xor.b32  	%r728, %r150, -2147483648;
	bra.uni 	BB0_123;

BB0_121:
	mov.u32 	%r728, %r150;
	mov.u32 	%r729, %r159;

BB0_123:
	clz.b32 	%r731, %r727;
	setp.eq.s32	%p70, %r731, 0;
	shl.b32 	%r524, %r727, %r731;
	mov.u32 	%r525, 32;
	sub.s32 	%r526, %r525, %r731;
	shr.u32 	%r527, %r729, %r526;
	add.s32 	%r528, %r527, %r524;
	selp.b32	%r168, %r727, %r528, %p70;
	mov.u32 	%r529, -921707870;
	mul.hi.u32 	%r730, %r168, %r529;
	setp.eq.s32	%p71, %r150, 0;
	neg.s32 	%r530, %r160;
	selp.b32	%r732, %r160, %r530, %p71;
	setp.lt.s32	%p72, %r730, 1;
	@%p72 bra 	BB0_125;

	mul.lo.s32 	%r531, %r168, -921707870;
	shr.u32 	%r532, %r531, 31;
	shl.b32 	%r533, %r730, 1;
	add.s32 	%r730, %r532, %r533;
	add.s32 	%r731, %r731, 1;

BB0_125:
	mov.u32 	%r534, 126;
	sub.s32 	%r535, %r534, %r731;
	shl.b32 	%r536, %r535, 23;
	add.s32 	%r537, %r730, 1;
	shr.u32 	%r538, %r537, 7;
	add.s32 	%r539, %r538, 1;
	shr.u32 	%r540, %r539, 1;
	add.s32 	%r541, %r540, %r536;
	or.b32  	%r542, %r541, %r728;
	mov.b32 	 %f489, %r542;

BB0_126:
	mul.rn.f32 	%f121, %f489, %f489;
	add.s32 	%r176, %r732, 1;
	and.b32  	%r177, %r176, 1;
	setp.eq.s32	%p73, %r177, 0;
	@%p73 bra 	BB0_128;

	mov.f32 	%f350, 0fBAB6061A;
	mov.f32 	%f351, 0f37CCF5CE;
	fma.rn.f32 	%f490, %f351, %f121, %f350;
	bra.uni 	BB0_129;

BB0_128:
	mov.f32 	%f352, 0f3C08839E;
	mov.f32 	%f353, 0fB94CA1F9;
	fma.rn.f32 	%f490, %f353, %f121, %f352;

BB0_129:
	@%p73 bra 	BB0_131;

	mov.f32 	%f354, 0f3D2AAAA5;
	fma.rn.f32 	%f355, %f490, %f121, %f354;
	mov.f32 	%f356, 0fBF000000;
	fma.rn.f32 	%f491, %f355, %f121, %f356;
	bra.uni 	BB0_132;

BB0_131:
	mov.f32 	%f357, 0fBE2AAAA3;
	fma.rn.f32 	%f358, %f490, %f121, %f357;
	mov.f32 	%f359, 0f00000000;
	fma.rn.f32 	%f491, %f358, %f121, %f359;

BB0_132:
	fma.rn.f32 	%f492, %f491, %f489, %f489;
	@%p73 bra 	BB0_134;

	mov.f32 	%f360, 0f3F800000;
	fma.rn.f32 	%f492, %f491, %f121, %f360;

BB0_134:
	and.b32  	%r543, %r176, 2;
	setp.eq.s32	%p76, %r543, 0;
	@%p76 bra 	BB0_136;

	mov.f32 	%f361, 0f00000000;
	mov.f32 	%f362, 0fBF800000;
	fma.rn.f32 	%f492, %f492, %f362, %f361;

BB0_136:
	add.f32 	%f363, %f492, 0fBF800000;
	mul.f32 	%f364, %f114, %f363;
	div.rn.f32 	%f365, %f364, %f109;
	sub.f32 	%f486, %f486, %f365;
	@%p64 bra 	BB0_138;

	mov.f32 	%f366, 0f00000000;
	mul.rn.f32 	%f494, %f494, %f366;

BB0_138:
	mul.f32 	%f367, %f494, 0f3F22F983;
	cvt.rni.s32.f32	%r742, %f367;
	cvt.rn.f32.s32	%f368, %r742;
	neg.f32 	%f369, %f368;
	fma.rn.f32 	%f371, %f369, %f344, %f494;
	fma.rn.f32 	%f373, %f369, %f346, %f371;
	fma.rn.f32 	%f495, %f369, %f348, %f373;
	abs.f32 	%f375, %f494;
	setp.leu.f32	%p78, %f375, 0f47CE4780;
	@%p78 bra 	BB0_149;

	mov.b32 	 %r179, %f494;
	shr.u32 	%r180, %r179, 23;
	shl.b32 	%r546, %r179, 8;
	or.b32  	%r181, %r546, -2147483648;
	mov.u32 	%r734, 0;
	mov.u64 	%rd180, __cudart_i2opi_f;
	mov.u32 	%r733, -6;
	mov.u64 	%rd181, %rd43;

BB0_140:
	.pragma "nounroll";
	ld.const.u32 	%r549, [%rd180];
	// inline asm
	{
	mad.lo.cc.u32   %r547, %r549, %r181, %r734;
	madc.hi.u32     %r734, %r549, %r181,  0;
	}
	// inline asm
	st.local.u32 	[%rd181], %r547;
	add.s64 	%rd181, %rd181, 4;
	add.s64 	%rd180, %rd180, 4;
	add.s32 	%r733, %r733, 1;
	setp.ne.s32	%p79, %r733, 0;
	@%p79 bra 	BB0_140;

	and.b32  	%r552, %r180, 255;
	add.s32 	%r553, %r552, -128;
	shr.u32 	%r554, %r553, 5;
	and.b32  	%r186, %r179, -2147483648;
	st.local.u32 	[%rd44], %r734;
	mov.u32 	%r555, 6;
	sub.s32 	%r556, %r555, %r554;
	mul.wide.s32 	%rd145, %r556, 4;
	add.s64 	%rd54, %rd43, %rd145;
	ld.local.u32 	%r735, [%rd54];
	ld.local.u32 	%r736, [%rd54+-4];
	and.b32  	%r189, %r180, 31;
	setp.eq.s32	%p80, %r189, 0;
	@%p80 bra 	BB0_143;

	mov.u32 	%r557, 32;
	sub.s32 	%r558, %r557, %r189;
	shr.u32 	%r559, %r736, %r558;
	shl.b32 	%r560, %r735, %r189;
	add.s32 	%r735, %r559, %r560;
	ld.local.u32 	%r561, [%rd54+-8];
	shr.u32 	%r562, %r561, %r558;
	shl.b32 	%r563, %r736, %r189;
	add.s32 	%r736, %r562, %r563;

BB0_143:
	shr.u32 	%r564, %r736, 30;
	shl.b32 	%r565, %r735, 2;
	add.s32 	%r737, %r564, %r565;
	shl.b32 	%r195, %r736, 2;
	shr.u32 	%r566, %r737, 31;
	shr.u32 	%r567, %r735, 30;
	add.s32 	%r196, %r566, %r567;
	setp.eq.s32	%p81, %r566, 0;
	@%p81 bra 	BB0_144;

	not.b32 	%r568, %r737;
	neg.s32 	%r739, %r195;
	setp.eq.s32	%p82, %r195, 0;
	selp.u32	%r569, 1, 0, %p82;
	add.s32 	%r737, %r569, %r568;
	xor.b32  	%r738, %r186, -2147483648;
	bra.uni 	BB0_146;

BB0_144:
	mov.u32 	%r738, %r186;
	mov.u32 	%r739, %r195;

BB0_146:
	clz.b32 	%r741, %r737;
	setp.eq.s32	%p83, %r741, 0;
	shl.b32 	%r570, %r737, %r741;
	mov.u32 	%r571, 32;
	sub.s32 	%r572, %r571, %r741;
	shr.u32 	%r573, %r739, %r572;
	add.s32 	%r574, %r573, %r570;
	selp.b32	%r204, %r737, %r574, %p83;
	mov.u32 	%r575, -921707870;
	mul.hi.u32 	%r740, %r204, %r575;
	setp.eq.s32	%p84, %r186, 0;
	neg.s32 	%r576, %r196;
	selp.b32	%r742, %r196, %r576, %p84;
	setp.lt.s32	%p85, %r740, 1;
	@%p85 bra 	BB0_148;

	mul.lo.s32 	%r577, %r204, -921707870;
	shr.u32 	%r578, %r577, 31;
	shl.b32 	%r579, %r740, 1;
	add.s32 	%r740, %r578, %r579;
	add.s32 	%r741, %r741, 1;

BB0_148:
	mov.u32 	%r580, 126;
	sub.s32 	%r581, %r580, %r741;
	shl.b32 	%r582, %r581, 23;
	add.s32 	%r583, %r740, 1;
	shr.u32 	%r584, %r583, 7;
	add.s32 	%r585, %r584, 1;
	shr.u32 	%r586, %r585, 1;
	add.s32 	%r587, %r586, %r582;
	or.b32  	%r588, %r587, %r738;
	mov.b32 	 %f495, %r588;

BB0_149:
	mul.rn.f32 	%f139, %f495, %f495;
	and.b32  	%r212, %r742, 1;
	setp.eq.s32	%p86, %r212, 0;
	@%p86 bra 	BB0_151;

	mov.f32 	%f376, 0fBAB6061A;
	mov.f32 	%f377, 0f37CCF5CE;
	fma.rn.f32 	%f496, %f377, %f139, %f376;
	bra.uni 	BB0_152;

BB0_151:
	mov.f32 	%f378, 0f3C08839E;
	mov.f32 	%f379, 0fB94CA1F9;
	fma.rn.f32 	%f496, %f379, %f139, %f378;

BB0_152:
	@%p86 bra 	BB0_154;

	mov.f32 	%f380, 0f3D2AAAA5;
	fma.rn.f32 	%f381, %f496, %f139, %f380;
	mov.f32 	%f382, 0fBF000000;
	fma.rn.f32 	%f497, %f381, %f139, %f382;
	bra.uni 	BB0_155;

BB0_154:
	mov.f32 	%f383, 0fBE2AAAA3;
	fma.rn.f32 	%f384, %f496, %f139, %f383;
	mov.f32 	%f385, 0f00000000;
	fma.rn.f32 	%f497, %f384, %f139, %f385;

BB0_155:
	fma.rn.f32 	%f498, %f497, %f495, %f495;
	@%p86 bra 	BB0_157;

	mov.f32 	%f386, 0f3F800000;
	fma.rn.f32 	%f498, %f497, %f139, %f386;

BB0_157:
	and.b32  	%r589, %r742, 2;
	setp.eq.s32	%p89, %r589, 0;
	@%p89 bra 	BB0_159;

	mov.f32 	%f387, 0f00000000;
	mov.f32 	%f388, 0fBF800000;
	fma.rn.f32 	%f498, %f498, %f388, %f387;

BB0_159:
	mul.f32 	%f389, %f114, %f498;
	div.rn.f32 	%f390, %f389, %f109;
	sub.f32 	%f501, %f487, %f390;

BB0_161:
	sub.f32 	%f391, %f106, %f57;
	sub.f32 	%f392, %f107, %f58;
	mul.f32 	%f393, %f392, %f392;
	fma.rn.f32 	%f394, %f391, %f391, %f393;
	sub.f32 	%f395, %f108, %f59;
	fma.rn.f32 	%f396, %f395, %f395, %f394;
	sqrt.rn.f32 	%f155, %f396;
	mul.f32 	%f397, %f62, %f111;
	fma.rn.f32 	%f398, %f61, %f110, %f397;
	fma.rn.f32 	%f399, %f63, %f112, %f398;
	mul.f32 	%f400, %f155, %f200;
	neg.f32 	%f508, %f400;
	mul.f32 	%f157, %f15, %f399;
	setp.eq.f32	%p90, %f155, 0f00000000;
	@%p90 bra 	BB0_209;
	bra.uni 	BB0_162;

BB0_209:
	mul.f32 	%f452, %f157, %f200;
	sub.f32 	%f515, %f501, %f452;
	bra.uni 	BB0_210;

BB0_162:
	add.u64 	%rd55, %SPL, 0;
	abs.f32 	%f158, %f508;
	setp.neu.f32	%p91, %f158, 0f7F800000;
	mov.f32 	%f502, %f508;
	@%p91 bra 	BB0_164;

	mov.f32 	%f401, 0f00000000;
	mul.rn.f32 	%f502, %f508, %f401;

BB0_164:
	mul.f32 	%f402, %f502, 0f3F22F983;
	cvt.rni.s32.f32	%r752, %f402;
	cvt.rn.f32.s32	%f403, %r752;
	neg.f32 	%f404, %f403;
	mov.f32 	%f405, 0f3FC90FDA;
	fma.rn.f32 	%f406, %f404, %f405, %f502;
	mov.f32 	%f407, 0f33A22168;
	fma.rn.f32 	%f408, %f404, %f407, %f406;
	mov.f32 	%f409, 0f27C234C5;
	fma.rn.f32 	%f503, %f404, %f409, %f408;
	abs.f32 	%f410, %f502;
	add.s64 	%rd56, %rd55, 24;
	setp.leu.f32	%p92, %f410, 0f47CE4780;
	@%p92 bra 	BB0_175;

	mov.b32 	 %r214, %f502;
	shr.u32 	%r215, %r214, 23;
	shl.b32 	%r592, %r214, 8;
	or.b32  	%r216, %r592, -2147483648;
	mov.u32 	%r744, 0;
	mov.u64 	%rd182, __cudart_i2opi_f;
	mov.u32 	%r743, -6;
	mov.u64 	%rd183, %rd55;

BB0_166:
	.pragma "nounroll";
	ld.const.u32 	%r595, [%rd182];
	// inline asm
	{
	mad.lo.cc.u32   %r593, %r595, %r216, %r744;
	madc.hi.u32     %r744, %r595, %r216,  0;
	}
	// inline asm
	st.local.u32 	[%rd183], %r593;
	add.s64 	%rd183, %rd183, 4;
	add.s64 	%rd182, %rd182, 4;
	add.s32 	%r743, %r743, 1;
	setp.ne.s32	%p93, %r743, 0;
	@%p93 bra 	BB0_166;

	and.b32  	%r598, %r215, 255;
	add.s32 	%r599, %r598, -128;
	shr.u32 	%r600, %r599, 5;
	and.b32  	%r221, %r214, -2147483648;
	st.local.u32 	[%rd56], %r744;
	mov.u32 	%r601, 6;
	sub.s32 	%r602, %r601, %r600;
	mul.wide.s32 	%rd148, %r602, 4;
	add.s64 	%rd61, %rd55, %rd148;
	ld.local.u32 	%r745, [%rd61];
	ld.local.u32 	%r746, [%rd61+-4];
	and.b32  	%r224, %r215, 31;
	setp.eq.s32	%p94, %r224, 0;
	@%p94 bra 	BB0_169;

	mov.u32 	%r603, 32;
	sub.s32 	%r604, %r603, %r224;
	shr.u32 	%r605, %r746, %r604;
	shl.b32 	%r606, %r745, %r224;
	add.s32 	%r745, %r605, %r606;
	ld.local.u32 	%r607, [%rd61+-8];
	shr.u32 	%r608, %r607, %r604;
	shl.b32 	%r609, %r746, %r224;
	add.s32 	%r746, %r608, %r609;

BB0_169:
	shr.u32 	%r610, %r746, 30;
	shl.b32 	%r611, %r745, 2;
	add.s32 	%r747, %r610, %r611;
	shl.b32 	%r230, %r746, 2;
	shr.u32 	%r612, %r747, 31;
	shr.u32 	%r613, %r745, 30;
	add.s32 	%r231, %r612, %r613;
	setp.eq.s32	%p95, %r612, 0;
	@%p95 bra 	BB0_170;

	not.b32 	%r614, %r747;
	neg.s32 	%r749, %r230;
	setp.eq.s32	%p96, %r230, 0;
	selp.u32	%r615, 1, 0, %p96;
	add.s32 	%r747, %r615, %r614;
	xor.b32  	%r748, %r221, -2147483648;
	bra.uni 	BB0_172;

BB0_170:
	mov.u32 	%r748, %r221;
	mov.u32 	%r749, %r230;

BB0_172:
	clz.b32 	%r751, %r747;
	setp.eq.s32	%p97, %r751, 0;
	shl.b32 	%r616, %r747, %r751;
	mov.u32 	%r617, 32;
	sub.s32 	%r618, %r617, %r751;
	shr.u32 	%r619, %r749, %r618;
	add.s32 	%r620, %r619, %r616;
	selp.b32	%r239, %r747, %r620, %p97;
	mov.u32 	%r621, -921707870;
	mul.hi.u32 	%r750, %r239, %r621;
	setp.eq.s32	%p98, %r221, 0;
	neg.s32 	%r622, %r231;
	selp.b32	%r752, %r231, %r622, %p98;
	setp.lt.s32	%p99, %r750, 1;
	@%p99 bra 	BB0_174;

	mul.lo.s32 	%r623, %r239, -921707870;
	shr.u32 	%r624, %r623, 31;
	shl.b32 	%r625, %r750, 1;
	add.s32 	%r750, %r624, %r625;
	add.s32 	%r751, %r751, 1;

BB0_174:
	mov.u32 	%r626, 126;
	sub.s32 	%r627, %r626, %r751;
	shl.b32 	%r628, %r627, 23;
	add.s32 	%r629, %r750, 1;
	shr.u32 	%r630, %r629, 7;
	add.s32 	%r631, %r630, 1;
	shr.u32 	%r632, %r631, 1;
	add.s32 	%r633, %r632, %r628;
	or.b32  	%r634, %r633, %r748;
	mov.b32 	 %f503, %r634;

BB0_175:
	mul.rn.f32 	%f164, %f503, %f503;
	add.s32 	%r247, %r752, 1;
	and.b32  	%r248, %r247, 1;
	setp.eq.s32	%p100, %r248, 0;
	@%p100 bra 	BB0_177;

	mov.f32 	%f411, 0fBAB6061A;
	mov.f32 	%f412, 0f37CCF5CE;
	fma.rn.f32 	%f504, %f412, %f164, %f411;
	bra.uni 	BB0_178;

BB0_177:
	mov.f32 	%f413, 0f3C08839E;
	mov.f32 	%f414, 0fB94CA1F9;
	fma.rn.f32 	%f504, %f414, %f164, %f413;

BB0_178:
	@%p100 bra 	BB0_180;

	mov.f32 	%f415, 0f3D2AAAA5;
	fma.rn.f32 	%f416, %f504, %f164, %f415;
	mov.f32 	%f417, 0fBF000000;
	fma.rn.f32 	%f505, %f416, %f164, %f417;
	bra.uni 	BB0_181;

BB0_180:
	mov.f32 	%f418, 0fBE2AAAA3;
	fma.rn.f32 	%f419, %f504, %f164, %f418;
	mov.f32 	%f420, 0f00000000;
	fma.rn.f32 	%f505, %f419, %f164, %f420;

BB0_181:
	fma.rn.f32 	%f506, %f505, %f503, %f503;
	@%p100 bra 	BB0_183;

	mov.f32 	%f421, 0f3F800000;
	fma.rn.f32 	%f506, %f505, %f164, %f421;

BB0_183:
	and.b32  	%r635, %r247, 2;
	setp.eq.s32	%p103, %r635, 0;
	@%p103 bra 	BB0_185;

	mov.f32 	%f422, 0f00000000;
	mov.f32 	%f423, 0fBF800000;
	fma.rn.f32 	%f506, %f506, %f423, %f422;

BB0_185:
	add.f32 	%f424, %f506, 0fBF800000;
	mul.f32 	%f425, %f157, %f424;
	div.rn.f32 	%f426, %f425, %f155;
	add.f32 	%f486, %f486, %f426;
	@%p91 bra 	BB0_187;

	mov.f32 	%f427, 0f00000000;
	mul.rn.f32 	%f508, %f508, %f427;

BB0_187:
	mul.f32 	%f428, %f508, 0f3F22F983;
	cvt.rni.s32.f32	%r762, %f428;
	cvt.rn.f32.s32	%f429, %r762;
	neg.f32 	%f430, %f429;
	fma.rn.f32 	%f432, %f430, %f405, %f508;
	fma.rn.f32 	%f434, %f430, %f407, %f432;
	fma.rn.f32 	%f509, %f430, %f409, %f434;
	abs.f32 	%f436, %f508;
	setp.leu.f32	%p105, %f436, 0f47CE4780;
	@%p105 bra 	BB0_198;

	mov.b32 	 %r250, %f508;
	shr.u32 	%r251, %r250, 23;
	shl.b32 	%r638, %r250, 8;
	or.b32  	%r252, %r638, -2147483648;
	mov.u32 	%r754, 0;
	mov.u64 	%rd184, __cudart_i2opi_f;
	mov.u32 	%r753, -6;
	mov.u64 	%rd185, %rd55;

BB0_189:
	.pragma "nounroll";
	ld.const.u32 	%r641, [%rd184];
	// inline asm
	{
	mad.lo.cc.u32   %r639, %r641, %r252, %r754;
	madc.hi.u32     %r754, %r641, %r252,  0;
	}
	// inline asm
	st.local.u32 	[%rd185], %r639;
	add.s64 	%rd185, %rd185, 4;
	add.s64 	%rd184, %rd184, 4;
	add.s32 	%r753, %r753, 1;
	setp.ne.s32	%p106, %r753, 0;
	@%p106 bra 	BB0_189;

	and.b32  	%r644, %r251, 255;
	add.s32 	%r645, %r644, -128;
	shr.u32 	%r646, %r645, 5;
	and.b32  	%r257, %r250, -2147483648;
	st.local.u32 	[%rd56], %r754;
	mov.u32 	%r647, 6;
	sub.s32 	%r648, %r647, %r646;
	mul.wide.s32 	%rd150, %r648, 4;
	add.s64 	%rd66, %rd55, %rd150;
	ld.local.u32 	%r755, [%rd66];
	ld.local.u32 	%r756, [%rd66+-4];
	and.b32  	%r260, %r251, 31;
	setp.eq.s32	%p107, %r260, 0;
	@%p107 bra 	BB0_192;

	mov.u32 	%r649, 32;
	sub.s32 	%r650, %r649, %r260;
	shr.u32 	%r651, %r756, %r650;
	shl.b32 	%r652, %r755, %r260;
	add.s32 	%r755, %r651, %r652;
	ld.local.u32 	%r653, [%rd66+-8];
	shr.u32 	%r654, %r653, %r650;
	shl.b32 	%r655, %r756, %r260;
	add.s32 	%r756, %r654, %r655;

BB0_192:
	shr.u32 	%r656, %r756, 30;
	shl.b32 	%r657, %r755, 2;
	add.s32 	%r757, %r656, %r657;
	shl.b32 	%r266, %r756, 2;
	shr.u32 	%r658, %r757, 31;
	shr.u32 	%r659, %r755, 30;
	add.s32 	%r267, %r658, %r659;
	setp.eq.s32	%p108, %r658, 0;
	@%p108 bra 	BB0_193;

	not.b32 	%r660, %r757;
	neg.s32 	%r759, %r266;
	setp.eq.s32	%p109, %r266, 0;
	selp.u32	%r661, 1, 0, %p109;
	add.s32 	%r757, %r661, %r660;
	xor.b32  	%r758, %r257, -2147483648;
	bra.uni 	BB0_195;

BB0_193:
	mov.u32 	%r758, %r257;
	mov.u32 	%r759, %r266;

BB0_195:
	clz.b32 	%r761, %r757;
	setp.eq.s32	%p110, %r761, 0;
	shl.b32 	%r662, %r757, %r761;
	mov.u32 	%r663, 32;
	sub.s32 	%r664, %r663, %r761;
	shr.u32 	%r665, %r759, %r664;
	add.s32 	%r666, %r665, %r662;
	selp.b32	%r275, %r757, %r666, %p110;
	mov.u32 	%r667, -921707870;
	mul.hi.u32 	%r760, %r275, %r667;
	setp.eq.s32	%p111, %r257, 0;
	neg.s32 	%r668, %r267;
	selp.b32	%r762, %r267, %r668, %p111;
	setp.lt.s32	%p112, %r760, 1;
	@%p112 bra 	BB0_197;

	mul.lo.s32 	%r669, %r275, -921707870;
	shr.u32 	%r670, %r669, 31;
	shl.b32 	%r671, %r760, 1;
	add.s32 	%r760, %r670, %r671;
	add.s32 	%r761, %r761, 1;

BB0_197:
	mov.u32 	%r672, 126;
	sub.s32 	%r673, %r672, %r761;
	shl.b32 	%r674, %r673, 23;
	add.s32 	%r675, %r760, 1;
	shr.u32 	%r676, %r675, 7;
	add.s32 	%r677, %r676, 1;
	shr.u32 	%r678, %r677, 1;
	add.s32 	%r679, %r678, %r674;
	or.b32  	%r680, %r679, %r758;
	mov.b32 	 %f509, %r680;

BB0_198:
	mul.rn.f32 	%f182, %f509, %f509;
	and.b32  	%r283, %r762, 1;
	setp.eq.s32	%p113, %r283, 0;
	@%p113 bra 	BB0_200;

	mov.f32 	%f437, 0fBAB6061A;
	mov.f32 	%f438, 0f37CCF5CE;
	fma.rn.f32 	%f510, %f438, %f182, %f437;
	bra.uni 	BB0_201;

BB0_200:
	mov.f32 	%f439, 0f3C08839E;
	mov.f32 	%f440, 0fB94CA1F9;
	fma.rn.f32 	%f510, %f440, %f182, %f439;

BB0_201:
	@%p113 bra 	BB0_203;

	mov.f32 	%f441, 0f3D2AAAA5;
	fma.rn.f32 	%f442, %f510, %f182, %f441;
	mov.f32 	%f443, 0fBF000000;
	fma.rn.f32 	%f511, %f442, %f182, %f443;
	bra.uni 	BB0_204;

BB0_203:
	mov.f32 	%f444, 0fBE2AAAA3;
	fma.rn.f32 	%f445, %f510, %f182, %f444;
	mov.f32 	%f446, 0f00000000;
	fma.rn.f32 	%f511, %f445, %f182, %f446;

BB0_204:
	fma.rn.f32 	%f512, %f511, %f509, %f509;
	@%p113 bra 	BB0_206;

	mov.f32 	%f447, 0f3F800000;
	fma.rn.f32 	%f512, %f511, %f182, %f447;

BB0_206:
	and.b32  	%r681, %r762, 2;
	setp.eq.s32	%p116, %r681, 0;
	@%p116 bra 	BB0_208;

	mov.f32 	%f448, 0f00000000;
	mov.f32 	%f449, 0fBF800000;
	fma.rn.f32 	%f512, %f512, %f449, %f448;

BB0_208:
	mul.f32 	%f450, %f157, %f512;
	div.rn.f32 	%f451, %f450, %f155;
	add.f32 	%f515, %f501, %f451;

BB0_210:
	ld.param.f32 	%f459, [_Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_8];
	ld.param.u32 	%r682, [_Z8solveZMfPfS_PKfS1_S1_fiS1_fiiiii_param_6];
	cvta.to.global.u64 	%rd151, %rd74;
	shl.b64 	%rd152, %rd7, 2;
	add.s64 	%rd153, %rd151, %rd152;
	shl.b64 	%rd154, %rd11, 2;
	add.s64 	%rd155, %rd151, %rd154;
	ld.global.f32 	%f453, [%rd155];
	ld.global.f32 	%f454, [%rd153];
	mul.f32 	%f455, %f454, %f453;
	div.rn.f32 	%f456, %f455, %f459;
	cvt.s64.s32	%rd156, %r285;
	sub.s64 	%rd157, %rd7, %rd156;
	cvt.s64.s32	%rd158, %r286;
	sub.s64 	%rd159, %rd11, %rd158;
	mul.f32 	%f198, %f486, %f456;
	cvt.s64.s32	%rd160, %r287;
	mul.lo.s64 	%rd161, %rd157, %rd160;
	add.s64 	%rd162, %rd159, %rd161;
	cvta.to.global.u64 	%rd163, %rd69;
	shl.b64 	%rd164, %rd162, 2;
	add.s64 	%rd67, %rd163, %rd164;
	mul.f32 	%f199, %f515, %f456;
	cvta.to.global.u64 	%rd165, %rd70;
	add.s64 	%rd68, %rd165, %rd164;
	setp.eq.s32	%p117, %r682, 1;
	@%p117 bra 	BB0_212;
	bra.uni 	BB0_211;

BB0_212:
	st.global.f32 	[%rd67], %f198;
	st.global.f32 	[%rd68], %f199;
	bra.uni 	BB0_213;

BB0_211:
	atom.global.add.f32 	%f457, [%rd67], %f198;
	atom.global.add.f32 	%f458, [%rd68], %f199;

BB0_213:
	ret;
}

	// .globl	_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii
.visible .entry _Z8solveZMdPdS_PKdS1_S1_diS1_diiiii(
	.param .u64 _Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_0,
	.param .u64 _Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_1,
	.param .u64 _Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_2,
	.param .u64 _Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_3,
	.param .u64 _Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_4,
	.param .f64 _Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_5,
	.param .u32 _Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_6,
	.param .u64 _Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_7,
	.param .f64 _Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_8,
	.param .u32 _Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_9,
	.param .u32 _Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_10,
	.param .u32 _Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_11,
	.param .u32 _Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_12,
	.param .u32 _Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_13
)
{
	.local .align 4 .b8 	__local_depot1[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<56>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<127>;
	.reg .f64 	%fd<520>;
	.reg .b64 	%rd<219>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd37, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_2];
	ld.param.u64 	%rd38, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_3];
	ld.param.u64 	%rd39, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_4];
	ld.param.f64 	%fd169, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_5];
	ld.param.u32 	%r33, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_6];
	ld.param.u32 	%r34, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_9];
	ld.param.u32 	%r37, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_10];
	ld.param.u32 	%r35, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_11];
	ld.param.u32 	%r38, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_12];
	mov.u32 	%r39, %ctaid.x;
	mov.u32 	%r40, %ntid.x;
	mov.u32 	%r41, %tid.x;
	mad.lo.s32 	%r42, %r34, %r33, %r41;
	mad.lo.s32 	%r43, %r39, %r40, %r42;
	cvt.u64.u32	%rd1, %r43;
	mov.u32 	%r44, %ctaid.y;
	mov.u32 	%r45, %ntid.y;
	mov.u32 	%r46, %tid.y;
	mad.lo.s32 	%r47, %r35, %r33, %r46;
	mad.lo.s32 	%r48, %r44, %r45, %r47;
	cvt.u64.u32	%rd2, %r48;
	mul.lo.s32 	%r49, %r37, %r33;
	cvt.s64.s32	%rd41, %r49;
	mul.lo.s32 	%r50, %r38, %r33;
	cvt.s64.s32	%rd42, %r50;
	setp.ge.u64	%p1, %rd2, %rd42;
	setp.ge.u64	%p2, %rd1, %rd41;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB1_104;

	cvt.s64.s32	%rd3, %r33;
	and.b64  	%rd43, %rd3, -4294967296;
	setp.eq.s64	%p4, %rd43, 0;
	@%p4 bra 	BB1_3;

	div.u64 	%rd213, %rd1, %rd3;
	bra.uni 	BB1_4;

BB1_3:
	cvt.u32.u64	%r51, %rd3;
	cvt.u32.u64	%r52, %rd1;
	div.u32 	%r53, %r52, %r51;
	cvt.u64.u32	%rd213, %r53;

BB1_4:
	cvt.rn.f32.u64	%f1, %rd213;
	cvt.rmi.f32.f32	%f2, %f1;
	cvt.rzi.u64.f32	%rd7, %f2;
	@%p4 bra 	BB1_6;

	div.u64 	%rd214, %rd2, %rd3;
	bra.uni 	BB1_7;

BB1_6:
	cvt.u32.u64	%r54, %rd3;
	cvt.u32.u64	%r55, %rd2;
	div.u32 	%r56, %r55, %r54;
	cvt.u64.u32	%rd214, %r56;

BB1_7:
	cvt.rn.f32.u64	%f3, %rd214;
	cvt.rmi.f32.f32	%f4, %f3;
	cvt.rzi.u64.f32	%rd11, %f4;
	setp.gt.u64	%p6, %rd7, %rd11;
	@%p6 bra 	BB1_104;

	@%p4 bra 	BB1_10;

	rem.u64 	%rd215, %rd1, %rd3;
	bra.uni 	BB1_11;

BB1_10:
	cvt.u32.u64	%r57, %rd3;
	cvt.u32.u64	%r58, %rd1;
	rem.u32 	%r59, %r58, %r57;
	cvt.u64.u32	%rd215, %r59;

BB1_11:
	@%p4 bra 	BB1_13;

	rem.u64 	%rd216, %rd2, %rd3;
	bra.uni 	BB1_14;

BB1_13:
	cvt.u32.u64	%r60, %rd3;
	cvt.u32.u64	%r61, %rd2;
	rem.u32 	%r62, %r61, %r60;
	cvt.u64.u32	%rd216, %r62;

BB1_14:
	cvta.to.global.u64 	%rd47, %rd39;
	cvta.to.global.u64 	%rd48, %rd38;
	mul.lo.s64 	%rd49, %rd215, %rd3;
	add.s64 	%rd50, %rd49, %rd216;
	cvta.to.global.u64 	%rd51, %rd37;
	shl.b64 	%rd52, %rd50, 3;
	add.s64 	%rd53, %rd51, %rd52;
	mul.lo.s64 	%rd54, %rd3, 6;
	mul.lo.s64 	%rd55, %rd54, %rd7;
	mul.lo.s64 	%rd56, %rd54, %rd11;
	mul.lo.s64 	%rd57, %rd216, 3;
	add.s64 	%rd18, %rd57, %rd55;
	shl.b64 	%rd58, %rd18, 3;
	add.s64 	%rd59, %rd48, %rd58;
	mul.lo.s64 	%rd60, %rd215, 3;
	add.s64 	%rd61, %rd60, %rd56;
	shl.b64 	%rd62, %rd61, 3;
	add.s64 	%rd63, %rd48, %rd62;
	ld.global.f64 	%fd171, [%rd59];
	ld.global.f64 	%fd481, [%rd63];
	sub.f64 	%fd172, %fd481, %fd171;
	ld.global.f64 	%fd173, [%rd59+8];
	ld.global.f64 	%fd480, [%rd63+8];
	sub.f64 	%fd174, %fd480, %fd173;
	mul.f64 	%fd175, %fd174, %fd174;
	fma.rn.f64 	%fd176, %fd172, %fd172, %fd175;
	ld.global.f64 	%fd177, [%rd59+16];
	ld.global.f64 	%fd479, [%rd63+16];
	sub.f64 	%fd178, %fd479, %fd177;
	fma.rn.f64 	%fd179, %fd178, %fd178, %fd176;
	sqrt.rn.f64 	%fd4, %fd179;
	add.s64 	%rd64, %rd47, %rd58;
	add.s64 	%rd65, %rd47, %rd62;
	ld.global.f64 	%fd478, [%rd65];
	ld.global.f64 	%fd180, [%rd64];
	ld.global.f64 	%fd477, [%rd65+8];
	ld.global.f64 	%fd181, [%rd64+8];
	mul.f64 	%fd182, %fd181, %fd477;
	fma.rn.f64 	%fd183, %fd180, %fd478, %fd182;
	ld.global.f64 	%fd476, [%rd65+16];
	ld.global.f64 	%fd184, [%rd64+16];
	fma.rn.f64 	%fd185, %fd184, %fd476, %fd183;
	mul.f64 	%fd186, %fd4, %fd169;
	neg.f64 	%fd472, %fd186;
	ld.global.f64 	%fd9, [%rd53];
	mul.f64 	%fd10, %fd9, %fd185;
	setp.eq.f64	%p9, %fd4, 0d0000000000000000;
	@%p9 bra 	BB1_34;
	bra.uni 	BB1_15;

BB1_34:
	mul.f64 	%fd241, %fd10, %fd169;
	mov.f64 	%fd492, 0d0000000000000000;
	sub.f64 	%fd483, %fd492, %fd241;
	bra.uni 	BB1_35;

BB1_15:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd472;
	}
	and.b32  	%r1, %r63, 2147483647;
	setp.ne.s32	%p10, %r1, 2146435072;
	mov.f64 	%fd468, %fd472;
	@%p10 bra 	BB1_18;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r64, %temp}, %fd472;
	}
	setp.ne.s32	%p11, %r64, 0;
	mov.f64 	%fd468, %fd472;
	@%p11 bra 	BB1_18;

	mov.f64 	%fd187, 0d0000000000000000;
	mul.rn.f64 	%fd468, %fd472, %fd187;

BB1_18:
	mul.f64 	%fd188, %fd468, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r119, %fd188;
	add.u64 	%rd66, %SP, 0;
	add.u64 	%rd67, %SPL, 0;
	st.local.u32 	[%rd67], %r119;
	cvt.rn.f64.s32	%fd189, %r119;
	neg.f64 	%fd190, %fd189;
	mov.f64 	%fd191, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd192, %fd190, %fd191, %fd468;
	mov.f64 	%fd193, 0d3C91A62633145C00;
	fma.rn.f64 	%fd194, %fd190, %fd193, %fd192;
	mov.f64 	%fd195, 0d397B839A252049C0;
	fma.rn.f64 	%fd469, %fd190, %fd195, %fd194;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd468;
	}
	and.b32  	%r66, %r65, 2145386496;
	setp.lt.u32	%p12, %r66, 1105199104;
	@%p12 bra 	BB1_20;

	cvta.to.local.u64 	%rd196, %rd66;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd468;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd66;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd469, [retval0+0];
	
	//{
	}// Callseq End 0
	ld.local.u32 	%r119, [%rd196];

BB1_20:
	add.s32 	%r5, %r119, 1;
	and.b32  	%r67, %r5, 1;
	shl.b32 	%r68, %r67, 3;
	setp.eq.s32	%p13, %r67, 0;
	selp.f64	%fd196, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p13;
	mul.wide.u32 	%rd70, %r68, 8;
	mov.u64 	%rd71, __cudart_sin_cos_coeffs;
	add.s64 	%rd72, %rd70, %rd71;
	ld.const.f64 	%fd197, [%rd72+8];
	mul.rn.f64 	%fd16, %fd469, %fd469;
	fma.rn.f64 	%fd198, %fd196, %fd16, %fd197;
	ld.const.f64 	%fd199, [%rd72+16];
	fma.rn.f64 	%fd200, %fd198, %fd16, %fd199;
	ld.const.f64 	%fd201, [%rd72+24];
	fma.rn.f64 	%fd202, %fd200, %fd16, %fd201;
	ld.const.f64 	%fd203, [%rd72+32];
	fma.rn.f64 	%fd204, %fd202, %fd16, %fd203;
	ld.const.f64 	%fd205, [%rd72+40];
	fma.rn.f64 	%fd206, %fd204, %fd16, %fd205;
	ld.const.f64 	%fd207, [%rd72+48];
	fma.rn.f64 	%fd17, %fd206, %fd16, %fd207;
	fma.rn.f64 	%fd470, %fd17, %fd469, %fd469;
	@%p13 bra 	BB1_22;

	mov.f64 	%fd208, 0d3FF0000000000000;
	fma.rn.f64 	%fd470, %fd17, %fd16, %fd208;

BB1_22:
	and.b32  	%r69, %r5, 2;
	setp.eq.s32	%p14, %r69, 0;
	@%p14 bra 	BB1_24;

	mov.f64 	%fd209, 0d0000000000000000;
	mov.f64 	%fd210, 0dBFF0000000000000;
	fma.rn.f64 	%fd470, %fd470, %fd210, %fd209;

BB1_24:
	@%p10 bra 	BB1_27;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r70, %temp}, %fd472;
	}
	setp.ne.s32	%p16, %r70, 0;
	@%p16 bra 	BB1_27;

	mov.f64 	%fd211, 0d0000000000000000;
	mul.rn.f64 	%fd472, %fd472, %fd211;

BB1_27:
	cvta.to.local.u64 	%rd190, %rd66;
	mov.f64 	%fd460, 0d397B839A252049C0;
	mov.f64 	%fd459, 0d3C91A62633145C00;
	mov.f64 	%fd458, 0d3FF921FB54442D18;
	mul.f64 	%fd212, %fd472, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r120, %fd212;
	st.local.u32 	[%rd190], %r120;
	cvt.rn.f64.s32	%fd213, %r120;
	neg.f64 	%fd214, %fd213;
	fma.rn.f64 	%fd216, %fd214, %fd458, %fd472;
	fma.rn.f64 	%fd218, %fd214, %fd459, %fd216;
	fma.rn.f64 	%fd473, %fd214, %fd460, %fd218;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd472;
	}
	and.b32  	%r72, %r71, 2145386496;
	setp.lt.u32	%p17, %r72, 1105199104;
	@%p17 bra 	BB1_29;

	cvta.to.local.u64 	%rd195, %rd66;
	add.u64 	%rd175, %SP, 0;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd472;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd175;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd473, [retval0+0];
	
	//{
	}// Callseq End 1
	ld.local.u32 	%r120, [%rd195];

BB1_29:
	mov.u64 	%rd171, __cudart_sin_cos_coeffs;
	and.b32  	%r73, %r120, 1;
	shl.b32 	%r74, %r73, 3;
	setp.eq.s32	%p18, %r73, 0;
	selp.f64	%fd220, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p18;
	mul.wide.u32 	%rd77, %r74, 8;
	add.s64 	%rd79, %rd77, %rd171;
	ld.const.f64 	%fd221, [%rd79+8];
	mul.rn.f64 	%fd28, %fd473, %fd473;
	fma.rn.f64 	%fd222, %fd220, %fd28, %fd221;
	ld.const.f64 	%fd223, [%rd79+16];
	fma.rn.f64 	%fd224, %fd222, %fd28, %fd223;
	ld.const.f64 	%fd225, [%rd79+24];
	fma.rn.f64 	%fd226, %fd224, %fd28, %fd225;
	ld.const.f64 	%fd227, [%rd79+32];
	fma.rn.f64 	%fd228, %fd226, %fd28, %fd227;
	ld.const.f64 	%fd229, [%rd79+40];
	fma.rn.f64 	%fd230, %fd228, %fd28, %fd229;
	ld.const.f64 	%fd231, [%rd79+48];
	fma.rn.f64 	%fd29, %fd230, %fd28, %fd231;
	fma.rn.f64 	%fd474, %fd29, %fd473, %fd473;
	@%p18 bra 	BB1_31;

	mov.f64 	%fd232, 0d3FF0000000000000;
	fma.rn.f64 	%fd474, %fd29, %fd28, %fd232;

BB1_31:
	and.b32  	%r75, %r120, 2;
	setp.eq.s32	%p19, %r75, 0;
	@%p19 bra 	BB1_33;

	mov.f64 	%fd233, 0d0000000000000000;
	mov.f64 	%fd234, 0dBFF0000000000000;
	fma.rn.f64 	%fd474, %fd474, %fd234, %fd233;

BB1_33:
	ld.param.u64 	%rd192, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd191, %rd192;
	ld.param.u64 	%rd187, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_4];
	cvta.to.global.u64 	%rd186, %rd187;
	mul.lo.s64 	%rd185, %rd215, 3;
	mul.f64 	%fd235, %fd10, %fd474;
	div.rn.f64 	%fd236, %fd235, %fd4;
	add.f64 	%fd483, %fd236, 0d0000000000000000;
	mul.lo.s64 	%rd81, %rd3, %rd11;
	mul.lo.s64 	%rd82, %rd81, 6;
	add.s64 	%rd84, %rd185, %rd82;
	shl.b64 	%rd86, %rd84, 3;
	add.s64 	%rd87, %rd191, %rd86;
	ld.global.f64 	%fd481, [%rd87];
	ld.global.f64 	%fd480, [%rd87+8];
	ld.global.f64 	%fd479, [%rd87+16];
	add.s64 	%rd89, %rd186, %rd86;
	ld.global.f64 	%fd478, [%rd89];
	ld.global.f64 	%fd477, [%rd89+8];
	ld.global.f64 	%fd476, [%rd89+16];
	add.f64 	%fd237, %fd470, 0dBFF0000000000000;
	mul.f64 	%fd238, %fd10, %fd237;
	div.rn.f64 	%fd239, %fd238, %fd4;
	add.f64 	%fd492, %fd239, 0d0000000000000000;

BB1_35:
	ld.param.u64 	%rd194, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd193, %rd194;
	ld.param.u64 	%rd189, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_4];
	cvta.to.global.u64 	%rd188, %rd189;
	add.s64 	%rd91, %rd216, %rd3;
	mul.lo.s64 	%rd92, %rd91, 3;
	mul.lo.s64 	%rd93, %rd3, %rd7;
	mul.lo.s64 	%rd94, %rd93, 6;
	add.s64 	%rd95, %rd92, %rd94;
	shl.b64 	%rd97, %rd95, 3;
	add.s64 	%rd19, %rd193, %rd97;
	ld.global.f64 	%fd242, [%rd19];
	sub.f64 	%fd243, %fd481, %fd242;
	ld.global.f64 	%fd244, [%rd19+8];
	sub.f64 	%fd245, %fd480, %fd244;
	mul.f64 	%fd246, %fd245, %fd245;
	fma.rn.f64 	%fd247, %fd243, %fd243, %fd246;
	ld.global.f64 	%fd248, [%rd19+16];
	sub.f64 	%fd249, %fd479, %fd248;
	fma.rn.f64 	%fd250, %fd249, %fd249, %fd247;
	sqrt.rn.f64 	%fd52, %fd250;
	add.s64 	%rd20, %rd188, %rd97;
	ld.global.f64 	%fd251, [%rd20];
	ld.global.f64 	%fd252, [%rd20+8];
	mul.f64 	%fd253, %fd252, %fd477;
	fma.rn.f64 	%fd254, %fd251, %fd478, %fd253;
	ld.global.f64 	%fd255, [%rd20+16];
	fma.rn.f64 	%fd256, %fd255, %fd476, %fd254;
	mul.f64 	%fd257, %fd52, %fd169;
	neg.f64 	%fd488, %fd257;
	mul.f64 	%fd54, %fd9, %fd256;
	setp.eq.f64	%p20, %fd52, 0d0000000000000000;
	@%p20 bra 	BB1_55;
	bra.uni 	BB1_36;

BB1_55:
	fma.rn.f64 	%fd493, %fd54, %fd169, %fd483;
	bra.uni 	BB1_56;

BB1_36:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r76}, %fd488;
	}
	and.b32  	%r9, %r76, 2147483647;
	setp.ne.s32	%p21, %r9, 2146435072;
	mov.f64 	%fd484, %fd488;
	@%p21 bra 	BB1_39;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r77, %temp}, %fd488;
	}
	setp.ne.s32	%p22, %r77, 0;
	mov.f64 	%fd484, %fd488;
	@%p22 bra 	BB1_39;

	mov.f64 	%fd258, 0d0000000000000000;
	mul.rn.f64 	%fd484, %fd488, %fd258;

BB1_39:
	mul.f64 	%fd259, %fd484, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r121, %fd259;
	add.u64 	%rd99, %SP, 0;
	add.u64 	%rd100, %SPL, 0;
	st.local.u32 	[%rd100], %r121;
	cvt.rn.f64.s32	%fd260, %r121;
	neg.f64 	%fd261, %fd260;
	mov.f64 	%fd262, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd263, %fd261, %fd262, %fd484;
	mov.f64 	%fd264, 0d3C91A62633145C00;
	fma.rn.f64 	%fd265, %fd261, %fd264, %fd263;
	mov.f64 	%fd266, 0d397B839A252049C0;
	fma.rn.f64 	%fd485, %fd261, %fd266, %fd265;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd484;
	}
	and.b32  	%r79, %r78, 2145386496;
	setp.lt.u32	%p23, %r79, 1105199104;
	@%p23 bra 	BB1_41;

	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd484;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd99;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd485, [retval0+0];
	
	//{
	}// Callseq End 2
	ld.local.u32 	%r121, [%rd100];

BB1_41:
	add.s32 	%r13, %r121, 1;
	and.b32  	%r80, %r13, 1;
	shl.b32 	%r81, %r80, 3;
	setp.eq.s32	%p24, %r80, 0;
	selp.f64	%fd267, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p24;
	mul.wide.u32 	%rd103, %r81, 8;
	mov.u64 	%rd104, __cudart_sin_cos_coeffs;
	add.s64 	%rd105, %rd103, %rd104;
	ld.const.f64 	%fd268, [%rd105+8];
	mul.rn.f64 	%fd60, %fd485, %fd485;
	fma.rn.f64 	%fd269, %fd267, %fd60, %fd268;
	ld.const.f64 	%fd270, [%rd105+16];
	fma.rn.f64 	%fd271, %fd269, %fd60, %fd270;
	ld.const.f64 	%fd272, [%rd105+24];
	fma.rn.f64 	%fd273, %fd271, %fd60, %fd272;
	ld.const.f64 	%fd274, [%rd105+32];
	fma.rn.f64 	%fd275, %fd273, %fd60, %fd274;
	ld.const.f64 	%fd276, [%rd105+40];
	fma.rn.f64 	%fd277, %fd275, %fd60, %fd276;
	ld.const.f64 	%fd278, [%rd105+48];
	fma.rn.f64 	%fd61, %fd277, %fd60, %fd278;
	fma.rn.f64 	%fd486, %fd61, %fd485, %fd485;
	@%p24 bra 	BB1_43;

	mov.f64 	%fd279, 0d3FF0000000000000;
	fma.rn.f64 	%fd486, %fd61, %fd60, %fd279;

BB1_43:
	and.b32  	%r82, %r13, 2;
	setp.eq.s32	%p25, %r82, 0;
	@%p25 bra 	BB1_45;

	mov.f64 	%fd280, 0d0000000000000000;
	mov.f64 	%fd281, 0dBFF0000000000000;
	fma.rn.f64 	%fd486, %fd486, %fd281, %fd280;

BB1_45:
	add.f64 	%fd282, %fd486, 0dBFF0000000000000;
	mul.f64 	%fd283, %fd54, %fd282;
	div.rn.f64 	%fd284, %fd283, %fd52;
	sub.f64 	%fd492, %fd492, %fd284;
	@%p21 bra 	BB1_48;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r83, %temp}, %fd488;
	}
	setp.ne.s32	%p27, %r83, 0;
	@%p27 bra 	BB1_48;

	mov.f64 	%fd285, 0d0000000000000000;
	mul.rn.f64 	%fd488, %fd488, %fd285;

BB1_48:
	mov.f64 	%fd464, 0d397B839A252049C0;
	mov.f64 	%fd463, 0d3C91A62633145C00;
	mov.f64 	%fd462, 0d3FF921FB54442D18;
	add.u64 	%rd176, %SPL, 0;
	mul.f64 	%fd286, %fd488, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r122, %fd286;
	st.local.u32 	[%rd176], %r122;
	cvt.rn.f64.s32	%fd287, %r122;
	neg.f64 	%fd288, %fd287;
	fma.rn.f64 	%fd290, %fd288, %fd462, %fd488;
	fma.rn.f64 	%fd292, %fd288, %fd463, %fd290;
	fma.rn.f64 	%fd489, %fd288, %fd464, %fd292;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd488;
	}
	and.b32  	%r85, %r84, 2145386496;
	setp.lt.u32	%p28, %r85, 1105199104;
	@%p28 bra 	BB1_50;

	add.u64 	%rd184, %SP, 0;
	add.u64 	%rd183, %SPL, 0;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd488;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd184;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd489, [retval0+0];
	
	//{
	}// Callseq End 3
	ld.local.u32 	%r122, [%rd183];

BB1_50:
	mov.u64 	%rd178, __cudart_sin_cos_coeffs;
	and.b32  	%r86, %r122, 1;
	shl.b32 	%r87, %r86, 3;
	setp.eq.s32	%p29, %r86, 0;
	selp.f64	%fd294, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p29;
	mul.wide.u32 	%rd110, %r87, 8;
	add.s64 	%rd112, %rd110, %rd178;
	ld.const.f64 	%fd295, [%rd112+8];
	mul.rn.f64 	%fd73, %fd489, %fd489;
	fma.rn.f64 	%fd296, %fd294, %fd73, %fd295;
	ld.const.f64 	%fd297, [%rd112+16];
	fma.rn.f64 	%fd298, %fd296, %fd73, %fd297;
	ld.const.f64 	%fd299, [%rd112+24];
	fma.rn.f64 	%fd300, %fd298, %fd73, %fd299;
	ld.const.f64 	%fd301, [%rd112+32];
	fma.rn.f64 	%fd302, %fd300, %fd73, %fd301;
	ld.const.f64 	%fd303, [%rd112+40];
	fma.rn.f64 	%fd304, %fd302, %fd73, %fd303;
	ld.const.f64 	%fd305, [%rd112+48];
	fma.rn.f64 	%fd74, %fd304, %fd73, %fd305;
	fma.rn.f64 	%fd490, %fd74, %fd489, %fd489;
	@%p29 bra 	BB1_52;

	mov.f64 	%fd306, 0d3FF0000000000000;
	fma.rn.f64 	%fd490, %fd74, %fd73, %fd306;

BB1_52:
	and.b32  	%r88, %r122, 2;
	setp.eq.s32	%p30, %r88, 0;
	@%p30 bra 	BB1_54;

	mov.f64 	%fd307, 0d0000000000000000;
	mov.f64 	%fd308, 0dBFF0000000000000;
	fma.rn.f64 	%fd490, %fd490, %fd308, %fd307;

BB1_54:
	mul.f64 	%fd309, %fd54, %fd490;
	div.rn.f64 	%fd310, %fd309, %fd52;
	sub.f64 	%fd493, %fd483, %fd310;

BB1_56:
	ld.param.u64 	%rd202, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_4];
	cvta.to.global.u64 	%rd201, %rd202;
	add.s64 	%rd200, %rd201, %rd58;
	ld.param.u64 	%rd199, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd198, %rd199;
	add.s64 	%rd197, %rd198, %rd58;
	ld.param.u64 	%rd182, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_4];
	cvta.to.global.u64 	%rd181, %rd182;
	ld.param.u64 	%rd180, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd179, %rd180;
	add.s64 	%rd114, %rd215, %rd3;
	mul.lo.s64 	%rd115, %rd114, 3;
	mul.lo.s64 	%rd116, %rd3, %rd11;
	mul.lo.s64 	%rd117, %rd116, 6;
	add.s64 	%rd118, %rd115, %rd117;
	shl.b64 	%rd120, %rd118, 3;
	add.s64 	%rd21, %rd179, %rd120;
	ld.global.f64 	%fd311, [%rd197];
	ld.global.f64 	%fd507, [%rd21];
	sub.f64 	%fd312, %fd507, %fd311;
	ld.global.f64 	%fd313, [%rd197+8];
	ld.global.f64 	%fd506, [%rd21+8];
	sub.f64 	%fd314, %fd506, %fd313;
	mul.f64 	%fd315, %fd314, %fd314;
	fma.rn.f64 	%fd316, %fd312, %fd312, %fd315;
	ld.global.f64 	%fd317, [%rd197+16];
	ld.global.f64 	%fd505, [%rd21+16];
	sub.f64 	%fd318, %fd505, %fd317;
	fma.rn.f64 	%fd319, %fd318, %fd318, %fd316;
	sqrt.rn.f64 	%fd87, %fd319;
	add.s64 	%rd22, %rd181, %rd120;
	ld.global.f64 	%fd504, [%rd22];
	ld.global.f64 	%fd320, [%rd200];
	ld.global.f64 	%fd503, [%rd22+8];
	ld.global.f64 	%fd321, [%rd200+8];
	mul.f64 	%fd322, %fd321, %fd503;
	fma.rn.f64 	%fd323, %fd320, %fd504, %fd322;
	ld.global.f64 	%fd502, [%rd22+16];
	ld.global.f64 	%fd324, [%rd200+16];
	fma.rn.f64 	%fd325, %fd324, %fd502, %fd323;
	mul.f64 	%fd326, %fd87, %fd169;
	neg.f64 	%fd498, %fd326;
	mul.f64 	%fd92, %fd9, %fd325;
	setp.eq.f64	%p31, %fd87, 0d0000000000000000;
	@%p31 bra 	BB1_76;
	bra.uni 	BB1_57;

BB1_76:
	fma.rn.f64 	%fd509, %fd92, %fd169, %fd493;
	bra.uni 	BB1_77;

BB1_57:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r89}, %fd498;
	}
	and.b32  	%r17, %r89, 2147483647;
	setp.ne.s32	%p32, %r17, 2146435072;
	mov.f64 	%fd494, %fd498;
	@%p32 bra 	BB1_60;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r90, %temp}, %fd498;
	}
	setp.ne.s32	%p33, %r90, 0;
	mov.f64 	%fd494, %fd498;
	@%p33 bra 	BB1_60;

	mov.f64 	%fd327, 0d0000000000000000;
	mul.rn.f64 	%fd494, %fd498, %fd327;

BB1_60:
	mul.f64 	%fd328, %fd494, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r123, %fd328;
	add.u64 	%rd125, %SP, 0;
	add.u64 	%rd126, %SPL, 0;
	st.local.u32 	[%rd126], %r123;
	cvt.rn.f64.s32	%fd329, %r123;
	neg.f64 	%fd330, %fd329;
	mov.f64 	%fd331, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd332, %fd330, %fd331, %fd494;
	mov.f64 	%fd333, 0d3C91A62633145C00;
	fma.rn.f64 	%fd334, %fd330, %fd333, %fd332;
	mov.f64 	%fd335, 0d397B839A252049C0;
	fma.rn.f64 	%fd495, %fd330, %fd335, %fd334;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd494;
	}
	and.b32  	%r92, %r91, 2145386496;
	setp.lt.u32	%p34, %r92, 1105199104;
	@%p34 bra 	BB1_62;

	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd494;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd125;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd495, [retval0+0];
	
	//{
	}// Callseq End 4
	ld.local.u32 	%r123, [%rd126];

BB1_62:
	add.s32 	%r21, %r123, 1;
	and.b32  	%r93, %r21, 1;
	shl.b32 	%r94, %r93, 3;
	setp.eq.s32	%p35, %r93, 0;
	selp.f64	%fd336, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p35;
	mul.wide.u32 	%rd129, %r94, 8;
	mov.u64 	%rd130, __cudart_sin_cos_coeffs;
	add.s64 	%rd131, %rd129, %rd130;
	ld.const.f64 	%fd337, [%rd131+8];
	mul.rn.f64 	%fd98, %fd495, %fd495;
	fma.rn.f64 	%fd338, %fd336, %fd98, %fd337;
	ld.const.f64 	%fd339, [%rd131+16];
	fma.rn.f64 	%fd340, %fd338, %fd98, %fd339;
	ld.const.f64 	%fd341, [%rd131+24];
	fma.rn.f64 	%fd342, %fd340, %fd98, %fd341;
	ld.const.f64 	%fd343, [%rd131+32];
	fma.rn.f64 	%fd344, %fd342, %fd98, %fd343;
	ld.const.f64 	%fd345, [%rd131+40];
	fma.rn.f64 	%fd346, %fd344, %fd98, %fd345;
	ld.const.f64 	%fd347, [%rd131+48];
	fma.rn.f64 	%fd99, %fd346, %fd98, %fd347;
	fma.rn.f64 	%fd496, %fd99, %fd495, %fd495;
	@%p35 bra 	BB1_64;

	mov.f64 	%fd348, 0d3FF0000000000000;
	fma.rn.f64 	%fd496, %fd99, %fd98, %fd348;

BB1_64:
	and.b32  	%r95, %r21, 2;
	setp.eq.s32	%p36, %r95, 0;
	@%p36 bra 	BB1_66;

	mov.f64 	%fd349, 0d0000000000000000;
	mov.f64 	%fd350, 0dBFF0000000000000;
	fma.rn.f64 	%fd496, %fd496, %fd350, %fd349;

BB1_66:
	add.f64 	%fd351, %fd496, 0dBFF0000000000000;
	mul.f64 	%fd352, %fd92, %fd351;
	div.rn.f64 	%fd353, %fd352, %fd87;
	sub.f64 	%fd492, %fd492, %fd353;
	@%p32 bra 	BB1_69;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r96, %temp}, %fd498;
	}
	setp.ne.s32	%p38, %r96, 0;
	@%p38 bra 	BB1_69;

	mov.f64 	%fd354, 0d0000000000000000;
	mul.rn.f64 	%fd498, %fd498, %fd354;

BB1_69:
	mov.f64 	%fd467, 0d397B839A252049C0;
	mov.f64 	%fd466, 0d3C91A62633145C00;
	mov.f64 	%fd465, 0d3FF921FB54442D18;
	mul.f64 	%fd355, %fd498, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r124, %fd355;
	st.local.u32 	[%rd126], %r124;
	cvt.rn.f64.s32	%fd356, %r124;
	neg.f64 	%fd357, %fd356;
	fma.rn.f64 	%fd359, %fd357, %fd465, %fd498;
	fma.rn.f64 	%fd361, %fd357, %fd466, %fd359;
	fma.rn.f64 	%fd499, %fd357, %fd467, %fd361;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r97}, %fd498;
	}
	and.b32  	%r98, %r97, 2145386496;
	setp.lt.u32	%p39, %r98, 1105199104;
	@%p39 bra 	BB1_71;

	add.u64 	%rd212, %SP, 0;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd498;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd212;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd499, [retval0+0];
	
	//{
	}// Callseq End 5
	ld.local.u32 	%r124, [%rd126];

BB1_71:
	and.b32  	%r99, %r124, 1;
	shl.b32 	%r100, %r99, 3;
	setp.eq.s32	%p40, %r99, 0;
	selp.f64	%fd363, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p40;
	mul.wide.u32 	%rd136, %r100, 8;
	add.s64 	%rd138, %rd136, %rd130;
	ld.const.f64 	%fd364, [%rd138+8];
	mul.rn.f64 	%fd111, %fd499, %fd499;
	fma.rn.f64 	%fd365, %fd363, %fd111, %fd364;
	ld.const.f64 	%fd366, [%rd138+16];
	fma.rn.f64 	%fd367, %fd365, %fd111, %fd366;
	ld.const.f64 	%fd368, [%rd138+24];
	fma.rn.f64 	%fd369, %fd367, %fd111, %fd368;
	ld.const.f64 	%fd370, [%rd138+32];
	fma.rn.f64 	%fd371, %fd369, %fd111, %fd370;
	ld.const.f64 	%fd372, [%rd138+40];
	fma.rn.f64 	%fd373, %fd371, %fd111, %fd372;
	ld.const.f64 	%fd374, [%rd138+48];
	fma.rn.f64 	%fd112, %fd373, %fd111, %fd374;
	fma.rn.f64 	%fd500, %fd112, %fd499, %fd499;
	@%p40 bra 	BB1_73;

	mov.f64 	%fd375, 0d3FF0000000000000;
	fma.rn.f64 	%fd500, %fd112, %fd111, %fd375;

BB1_73:
	and.b32  	%r101, %r124, 2;
	setp.eq.s32	%p41, %r101, 0;
	@%p41 bra 	BB1_75;

	mov.f64 	%fd376, 0d0000000000000000;
	mov.f64 	%fd377, 0dBFF0000000000000;
	fma.rn.f64 	%fd500, %fd500, %fd377, %fd376;

BB1_75:
	ld.param.u64 	%rd208, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_4];
	cvta.to.global.u64 	%rd207, %rd208;
	add.s64 	%rd206, %rd207, %rd120;
	ld.param.u64 	%rd205, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd204, %rd205;
	add.s64 	%rd203, %rd204, %rd120;
	mul.f64 	%fd378, %fd92, %fd500;
	div.rn.f64 	%fd379, %fd378, %fd87;
	sub.f64 	%fd509, %fd493, %fd379;
	ld.global.f64 	%fd507, [%rd203];
	ld.global.f64 	%fd506, [%rd203+8];
	ld.global.f64 	%fd505, [%rd203+16];
	ld.global.f64 	%fd504, [%rd206];
	ld.global.f64 	%fd503, [%rd206+8];
	ld.global.f64 	%fd502, [%rd206+16];

BB1_77:
	ld.param.u64 	%rd211, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd210, %rd211;
	add.s64 	%rd209, %rd210, %rd97;
	ld.global.f64 	%fd380, [%rd209];
	sub.f64 	%fd381, %fd507, %fd380;
	ld.global.f64 	%fd382, [%rd209+8];
	sub.f64 	%fd383, %fd506, %fd382;
	mul.f64 	%fd384, %fd383, %fd383;
	fma.rn.f64 	%fd385, %fd381, %fd381, %fd384;
	ld.global.f64 	%fd386, [%rd209+16];
	sub.f64 	%fd387, %fd505, %fd386;
	fma.rn.f64 	%fd388, %fd387, %fd387, %fd385;
	sqrt.rn.f64 	%fd134, %fd388;
	ld.global.f64 	%fd389, [%rd20];
	ld.global.f64 	%fd390, [%rd20+8];
	mul.f64 	%fd391, %fd390, %fd503;
	fma.rn.f64 	%fd392, %fd389, %fd504, %fd391;
	ld.global.f64 	%fd393, [%rd20+16];
	fma.rn.f64 	%fd394, %fd393, %fd502, %fd392;
	mul.f64 	%fd395, %fd134, %fd169;
	neg.f64 	%fd514, %fd395;
	mul.f64 	%fd136, %fd9, %fd394;
	setp.eq.f64	%p42, %fd134, 0d0000000000000000;
	@%p42 bra 	BB1_97;
	bra.uni 	BB1_78;

BB1_97:
	mul.f64 	%fd449, %fd136, %fd169;
	sub.f64 	%fd519, %fd509, %fd449;
	bra.uni 	BB1_98;

BB1_78:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd514;
	}
	and.b32  	%r25, %r102, 2147483647;
	setp.ne.s32	%p43, %r25, 2146435072;
	mov.f64 	%fd510, %fd514;
	@%p43 bra 	BB1_81;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r103, %temp}, %fd514;
	}
	setp.ne.s32	%p44, %r103, 0;
	mov.f64 	%fd510, %fd514;
	@%p44 bra 	BB1_81;

	mov.f64 	%fd396, 0d0000000000000000;
	mul.rn.f64 	%fd510, %fd514, %fd396;

BB1_81:
	mul.f64 	%fd397, %fd510, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r125, %fd397;
	add.u64 	%rd139, %SP, 0;
	add.u64 	%rd140, %SPL, 0;
	st.local.u32 	[%rd140], %r125;
	cvt.rn.f64.s32	%fd398, %r125;
	neg.f64 	%fd399, %fd398;
	mov.f64 	%fd400, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd401, %fd399, %fd400, %fd510;
	mov.f64 	%fd402, 0d3C91A62633145C00;
	fma.rn.f64 	%fd403, %fd399, %fd402, %fd401;
	mov.f64 	%fd404, 0d397B839A252049C0;
	fma.rn.f64 	%fd511, %fd399, %fd404, %fd403;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r104}, %fd510;
	}
	and.b32  	%r105, %r104, 2145386496;
	setp.lt.u32	%p45, %r105, 1105199104;
	@%p45 bra 	BB1_83;

	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd510;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd139;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd511, [retval0+0];
	
	//{
	}// Callseq End 6
	ld.local.u32 	%r125, [%rd140];

BB1_83:
	add.s32 	%r29, %r125, 1;
	and.b32  	%r106, %r29, 1;
	shl.b32 	%r107, %r106, 3;
	setp.eq.s32	%p46, %r106, 0;
	selp.f64	%fd405, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p46;
	mul.wide.u32 	%rd143, %r107, 8;
	mov.u64 	%rd144, __cudart_sin_cos_coeffs;
	add.s64 	%rd145, %rd143, %rd144;
	ld.const.f64 	%fd406, [%rd145+8];
	mul.rn.f64 	%fd142, %fd511, %fd511;
	fma.rn.f64 	%fd407, %fd405, %fd142, %fd406;
	ld.const.f64 	%fd408, [%rd145+16];
	fma.rn.f64 	%fd409, %fd407, %fd142, %fd408;
	ld.const.f64 	%fd410, [%rd145+24];
	fma.rn.f64 	%fd411, %fd409, %fd142, %fd410;
	ld.const.f64 	%fd412, [%rd145+32];
	fma.rn.f64 	%fd413, %fd411, %fd142, %fd412;
	ld.const.f64 	%fd414, [%rd145+40];
	fma.rn.f64 	%fd415, %fd413, %fd142, %fd414;
	ld.const.f64 	%fd416, [%rd145+48];
	fma.rn.f64 	%fd143, %fd415, %fd142, %fd416;
	fma.rn.f64 	%fd512, %fd143, %fd511, %fd511;
	@%p46 bra 	BB1_85;

	mov.f64 	%fd417, 0d3FF0000000000000;
	fma.rn.f64 	%fd512, %fd143, %fd142, %fd417;

BB1_85:
	and.b32  	%r108, %r29, 2;
	setp.eq.s32	%p47, %r108, 0;
	@%p47 bra 	BB1_87;

	mov.f64 	%fd418, 0d0000000000000000;
	mov.f64 	%fd419, 0dBFF0000000000000;
	fma.rn.f64 	%fd512, %fd512, %fd419, %fd418;

BB1_87:
	add.f64 	%fd420, %fd512, 0dBFF0000000000000;
	mul.f64 	%fd421, %fd136, %fd420;
	div.rn.f64 	%fd422, %fd421, %fd134;
	add.f64 	%fd492, %fd492, %fd422;
	@%p43 bra 	BB1_90;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r109, %temp}, %fd514;
	}
	setp.ne.s32	%p49, %r109, 0;
	@%p49 bra 	BB1_90;

	mov.f64 	%fd423, 0d0000000000000000;
	mul.rn.f64 	%fd514, %fd514, %fd423;

BB1_90:
	mul.f64 	%fd424, %fd514, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r126, %fd424;
	st.local.u32 	[%rd140], %r126;
	cvt.rn.f64.s32	%fd425, %r126;
	neg.f64 	%fd426, %fd425;
	fma.rn.f64 	%fd428, %fd426, %fd400, %fd514;
	fma.rn.f64 	%fd430, %fd426, %fd402, %fd428;
	fma.rn.f64 	%fd515, %fd426, %fd404, %fd430;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r110}, %fd514;
	}
	and.b32  	%r111, %r110, 2145386496;
	setp.lt.u32	%p50, %r111, 1105199104;
	@%p50 bra 	BB1_92;

	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd514;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd139;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd515, [retval0+0];
	
	//{
	}// Callseq End 7
	ld.local.u32 	%r126, [%rd140];

BB1_92:
	and.b32  	%r112, %r126, 1;
	shl.b32 	%r113, %r112, 3;
	setp.eq.s32	%p51, %r112, 0;
	selp.f64	%fd432, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p51;
	mul.wide.u32 	%rd150, %r113, 8;
	add.s64 	%rd152, %rd150, %rd144;
	ld.const.f64 	%fd433, [%rd152+8];
	mul.rn.f64 	%fd155, %fd515, %fd515;
	fma.rn.f64 	%fd434, %fd432, %fd155, %fd433;
	ld.const.f64 	%fd435, [%rd152+16];
	fma.rn.f64 	%fd436, %fd434, %fd155, %fd435;
	ld.const.f64 	%fd437, [%rd152+24];
	fma.rn.f64 	%fd438, %fd436, %fd155, %fd437;
	ld.const.f64 	%fd439, [%rd152+32];
	fma.rn.f64 	%fd440, %fd438, %fd155, %fd439;
	ld.const.f64 	%fd441, [%rd152+40];
	fma.rn.f64 	%fd442, %fd440, %fd155, %fd441;
	ld.const.f64 	%fd443, [%rd152+48];
	fma.rn.f64 	%fd156, %fd442, %fd155, %fd443;
	fma.rn.f64 	%fd516, %fd156, %fd515, %fd515;
	@%p51 bra 	BB1_94;

	mov.f64 	%fd444, 0d3FF0000000000000;
	fma.rn.f64 	%fd516, %fd156, %fd155, %fd444;

BB1_94:
	and.b32  	%r114, %r126, 2;
	setp.eq.s32	%p52, %r114, 0;
	@%p52 bra 	BB1_96;

	mov.f64 	%fd445, 0d0000000000000000;
	mov.f64 	%fd446, 0dBFF0000000000000;
	fma.rn.f64 	%fd516, %fd516, %fd446, %fd445;

BB1_96:
	mul.f64 	%fd447, %fd136, %fd516;
	div.rn.f64 	%fd448, %fd447, %fd134;
	add.f64 	%fd519, %fd509, %fd448;

BB1_98:
	ld.param.u64 	%rd174, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_1];
	ld.param.u64 	%rd173, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_0];
	ld.param.u32 	%r118, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_13];
	ld.param.u32 	%r117, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_11];
	ld.param.u32 	%r116, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_9];
	ld.param.f64 	%fd461, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_8];
	ld.param.u64 	%rd172, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_7];
	ld.param.u32 	%r115, [_Z8solveZMdPdS_PKdS1_S1_diS1_diiiii_param_6];
	cvta.to.global.u64 	%rd153, %rd172;
	shl.b64 	%rd154, %rd7, 3;
	add.s64 	%rd155, %rd153, %rd154;
	shl.b64 	%rd156, %rd11, 3;
	add.s64 	%rd157, %rd153, %rd156;
	ld.global.f64 	%fd450, [%rd157];
	ld.global.f64 	%fd451, [%rd155];
	mul.f64 	%fd452, %fd451, %fd450;
	div.rn.f64 	%fd166, %fd452, %fd461;
	cvt.s64.s32	%rd158, %r116;
	sub.s64 	%rd159, %rd7, %rd158;
	cvt.s64.s32	%rd160, %r117;
	sub.s64 	%rd161, %rd11, %rd160;
	mul.f64 	%fd167, %fd492, %fd166;
	cvt.s64.s32	%rd162, %r118;
	mul.lo.s64 	%rd163, %rd159, %rd162;
	add.s64 	%rd23, %rd161, %rd163;
	cvta.to.global.u64 	%rd24, %rd173;
	shl.b64 	%rd164, %rd23, 3;
	add.s64 	%rd25, %rd24, %rd164;
	cvta.to.global.u64 	%rd165, %rd174;
	add.s64 	%rd26, %rd165, %rd164;
	setp.eq.s32	%p53, %r115, 1;
	@%p53 bra 	BB1_103;
	bra.uni 	BB1_99;

BB1_103:
	st.global.f64 	[%rd25], %fd167;
	mul.f64 	%fd457, %fd519, %fd166;
	st.global.f64 	[%rd26], %fd457;
	bra.uni 	BB1_104;

BB1_99:
	ld.global.u64 	%rd217, [%rd25];

BB1_100:
	mov.b64 	 %fd453, %rd217;
	add.f64 	%fd454, %fd167, %fd453;
	mov.b64 	 %rd167, %fd454;
	atom.global.cas.b64 	%rd30, [%rd25], %rd217, %rd167;
	setp.ne.s64	%p54, %rd217, %rd30;
	mov.u64 	%rd217, %rd30;
	@%p54 bra 	BB1_100;

	mul.f64 	%fd168, %fd519, %fd166;
	ld.global.u64 	%rd218, [%rd26];

BB1_102:
	mov.b64 	 %fd455, %rd218;
	add.f64 	%fd456, %fd168, %fd455;
	mov.b64 	 %rd170, %fd456;
	atom.global.cas.b64 	%rd34, [%rd26], %rd218, %rd170;
	setp.eq.s64	%p55, %rd218, %rd34;
	mov.u64 	%rd218, %rd34;
	@%p55 bra 	BB1_104;
	bra.uni 	BB1_102;

BB1_104:
	ret;
}

.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot2[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .b32 	%r<42>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<101>;


	mov.u64 	%SPL, __local_depot2;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd37, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	and.b32  	%r40, %r1, -2147483648;
	shr.u32 	%r3, %r1, 20;
	bfe.u32 	%r4, %r1, 20, 11;
	setp.eq.s32	%p1, %r4, 2047;
	@%p1 bra 	BB2_13;

	add.s32 	%r15, %r4, -1024;
	shr.u32 	%r16, %r15, 6;
	mov.u32 	%r17, 15;
	sub.s32 	%r5, %r17, %r16;
	mov.u32 	%r18, 19;
	sub.s32 	%r19, %r18, %r16;
	mov.u32 	%r20, 18;
	min.s32 	%r6, %r20, %r19;
	mov.u64 	%rd94, 0;
	setp.ge.s32	%p2, %r5, %r6;
	mov.u64 	%rd93, %rd1;
	@%p2 bra 	BB2_4;

	bfe.u32 	%r21, %r1, 20, 11;
	add.s32 	%r22, %r21, -1024;
	shr.u32 	%r23, %r22, 6;
	sub.s32 	%r25, %r17, %r23;
	mul.wide.s32 	%rd41, %r25, 8;
	mov.u64 	%rd42, __cudart_i2opi_d;
	add.s64 	%rd89, %rd42, %rd41;
	mov.b64 	 %rd43, %fd4;
	shl.b64 	%rd44, %rd43, 11;
	or.b64  	%rd5, %rd44, -9223372036854775808;
	mov.u64 	%rd94, 0;
	mov.u64 	%rd93, %rd1;
	mov.u64 	%rd91, %rd1;
	mov.u32 	%r39, %r5;

BB2_3:
	.pragma "nounroll";
	ld.const.u64 	%rd47, [%rd89];
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi, clo, chi;
	mov.b64         {alo,ahi}, %rd47;    
	mov.b64         {blo,bhi}, %rd5;    
	mov.b64         {clo,chi}, %rd94;    
	mad.lo.cc.u32   r0, alo, blo, clo;
	madc.hi.cc.u32  r1, alo, blo, chi;
	madc.hi.u32     r2, alo, bhi,   0;
	mad.lo.cc.u32   r1, alo, bhi,  r1;
	madc.hi.cc.u32  r2, ahi, blo,  r2;
	madc.hi.u32     r3, ahi, bhi,   0;
	mad.lo.cc.u32   r1, ahi, blo,  r1;
	madc.lo.cc.u32  r2, ahi, bhi,  r2;
	addc.u32        r3,  r3,   0;     
	mov.b64         %rd45, {r0,r1};      
	mov.b64         %rd94, {r2,r3};      
	}
	// inline asm
	st.local.u64 	[%rd91], %rd45;
	add.s32 	%r39, %r39, 1;
	sub.s32 	%r26, %r39, %r5;
	mul.wide.s32 	%rd50, %r26, 8;
	add.s64 	%rd91, %rd1, %rd50;
	add.s64 	%rd93, %rd93, 8;
	add.s64 	%rd89, %rd89, 8;
	setp.lt.s32	%p3, %r39, %r6;
	@%p3 bra 	BB2_3;

BB2_4:
	st.local.u64 	[%rd93], %rd94;
	ld.local.u64 	%rd95, [%rd1+16];
	ld.local.u64 	%rd96, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32	%p4, %r9, 0;
	@%p4 bra 	BB2_6;

	mov.u32 	%r27, 64;
	sub.s32 	%r28, %r27, %r9;
	shl.b64 	%rd51, %rd96, %r9;
	shr.u64 	%rd52, %rd95, %r28;
	or.b64  	%rd96, %rd51, %rd52;
	shl.b64 	%rd53, %rd95, %r9;
	ld.local.u64 	%rd54, [%rd1+8];
	shr.u64 	%rd55, %rd54, %r28;
	or.b64  	%rd95, %rd55, %rd53;

BB2_6:
	shr.u64 	%rd56, %rd96, 62;
	cvt.u32.u64	%r29, %rd56;
	shr.u64 	%rd57, %rd95, 62;
	shl.b64 	%rd58, %rd96, 2;
	or.b64  	%rd98, %rd58, %rd57;
	shl.b64 	%rd97, %rd95, 2;
	shr.u64 	%rd59, %rd96, 61;
	cvt.u32.u64	%r30, %rd59;
	and.b32  	%r31, %r30, 1;
	add.s32 	%r32, %r31, %r29;
	neg.s32 	%r33, %r32;
	setp.eq.s32	%p5, %r40, 0;
	selp.b32	%r34, %r32, %r33, %p5;
	cvta.to.local.u64 	%rd60, %rd37;
	st.local.u32 	[%rd60], %r34;
	setp.eq.s32	%p6, %r31, 0;
	@%p6 bra 	BB2_8;

	mov.u64 	%rd64, 0;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd64;
	mov.b64         {a2,a3}, %rd64;
	mov.b64         {b0,b1}, %rd97;
	mov.b64         {b2,b3}, %rd98;
	sub.cc.u32      r0, a0, b0; 
	subc.cc.u32     r1, a1, b1; 
	subc.cc.u32     r2, a2, b2; 
	subc.u32        r3, a3, b3; 
	mov.b64         %rd97, {r0,r1};
	mov.b64         %rd98, {r2,r3};
	}
	// inline asm
	xor.b32  	%r40, %r40, -2147483648;

BB2_8:
	clz.b64 	%r41, %rd98;
	setp.eq.s32	%p7, %r41, 0;
	@%p7 bra 	BB2_10;

	shl.b64 	%rd67, %rd98, %r41;
	mov.u32 	%r35, 64;
	sub.s32 	%r36, %r35, %r41;
	shr.u64 	%rd68, %rd97, %r36;
	or.b64  	%rd98, %rd68, %rd67;

BB2_10:
	mov.u64 	%rd72, -3958705157555305931;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi;
	mov.b64         {alo,ahi}, %rd98;   
	mov.b64         {blo,bhi}, %rd72;   
	mul.lo.u32      r0, alo, blo;    
	mul.hi.u32      r1, alo, blo;    
	mad.lo.cc.u32   r1, alo, bhi, r1;
	madc.hi.u32     r2, alo, bhi,  0;
	mad.lo.cc.u32   r1, ahi, blo, r1;
	madc.hi.cc.u32  r2, ahi, blo, r2;
	madc.hi.u32     r3, ahi, bhi,  0;
	mad.lo.cc.u32   r2, ahi, bhi, r2;
	addc.u32        r3, r3,  0;      
	mov.b64         %rd69, {r0,r1};     
	mov.b64         %rd100, {r2,r3};     
	}
	// inline asm
	setp.lt.s64	%p8, %rd100, 1;
	@%p8 bra 	BB2_12;

	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd69;
	mov.b64         {a2,a3}, %rd100;
	mov.b64         {b0,b1}, %rd69;
	mov.b64         {b2,b3}, %rd100;
	add.cc.u32      r0, a0, b0; 
	addc.cc.u32     r1, a1, b1; 
	addc.cc.u32     r2, a2, b2; 
	addc.u32        r3, a3, b3; 
	mov.b64         %rd73, {r0,r1};
	mov.b64         %rd100, {r2,r3};
	}
	// inline asm
	add.s32 	%r41, %r41, 1;

BB2_12:
	cvt.u64.u32	%rd79, %r40;
	shl.b64 	%rd80, %rd79, 32;
	mov.u32 	%r37, 1022;
	sub.s32 	%r38, %r37, %r41;
	cvt.u64.u32	%rd81, %r38;
	shl.b64 	%rd82, %rd81, 52;
	add.s64 	%rd83, %rd100, 1;
	shr.u64 	%rd84, %rd83, 10;
	add.s64 	%rd85, %rd84, 1;
	shr.u64 	%rd86, %rd85, 1;
	add.s64 	%rd87, %rd86, %rd82;
	or.b64  	%rd88, %rd87, %rd80;
	mov.b64 	 %fd4, %rd88;

BB2_13:
	st.param.f64	[func_retval0+0], %fd4;
	ret;
}


