

================================================================
== Vivado HLS Report for 'llr'
================================================================
* Date:           Thu Mar 12 13:22:43 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LLRGen
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.300|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     155|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     285|    -|
|Register         |        -|      -|    1064|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1064|     440|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state3_io             |    and   |      0|  0|   2|           1|           1|
    |control_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |control_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |ctrl_V_0_load_A                |    and   |      0|  0|   2|           1|           1|
    |ctrl_V_0_load_B                |    and   |      0|  0|   2|           1|           1|
    |din_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |din_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |din_V_tlast_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |din_V_tlast_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |dt_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |dt_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |control_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |ctrl_V_0_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |din_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |din_V_tlast_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |dt_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |tmp_7_fu_143_p2                |   icmp   |      0|  0|  29|          64|           1|
    |tmp_tlast_fu_163_p2            |   icmp   |      0|  0|  50|         127|           1|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_io             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3                |    or    |      0|  0|   2|           1|           1|
    |tmp_data_V_4_cast_fu_170_p3    |  select  |      0|  0|   8|           1|           7|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 155|         216|          28|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |control_V_1_data_out         |   9|          2|   32|         64|
    |control_V_1_state            |  15|          3|    2|          6|
    |control_V_TDATA_blk_n        |   9|          2|    1|          2|
    |ctrl_V_0_data_out            |   9|          2|   32|         64|
    |ctrl_V_0_state               |  15|          3|    2|          6|
    |ctrl_V_TDATA_blk_n           |   9|          2|    1|          2|
    |din_TDATA_blk_n              |   9|          2|    1|          2|
    |din_V_data_V_1_data_out      |   9|          2|  128|        256|
    |din_V_data_V_1_state         |  15|          3|    2|          6|
    |din_V_tlast_1_data_out       |   9|          2|    1|          2|
    |din_V_tlast_1_state          |  15|          3|    2|          6|
    |din_words_TDATA_blk_n        |   9|          2|    1|          2|
    |din_words_V_data_V_1_state   |  15|          3|    2|          6|
    |din_words_V_tlast_1_state    |  15|          3|    2|          6|
    |dout_words_TDATA_blk_n       |   9|          2|    1|          2|
    |dout_words_V_data_V_1_state  |  15|          3|    2|          6|
    |dout_words_V_tlast_1_state   |  15|          3|    2|          6|
    |dt_TDATA_blk_n               |   9|          2|    1|          2|
    |dt_V_data_V_0_data_out       |   9|          2|  128|        256|
    |dt_V_data_V_0_state          |  15|          3|    2|          6|
    |dt_V_tlast_0_state           |  15|          3|    2|          6|
    |lhs_V_reg_122                |   9|          2|  128|        256|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 285|         59|  476|        975|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                     |    4|   0|    4|          0|
    |control_V_1_payload_A         |   32|   0|   32|          0|
    |control_V_1_payload_B         |   32|   0|   32|          0|
    |control_V_1_sel_rd            |    1|   0|    1|          0|
    |control_V_1_sel_wr            |    1|   0|    1|          0|
    |control_V_1_state             |    2|   0|    2|          0|
    |ctrl_V_0_payload_A            |   32|   0|   32|          0|
    |ctrl_V_0_payload_B            |   32|   0|   32|          0|
    |ctrl_V_0_sel_rd               |    1|   0|    1|          0|
    |ctrl_V_0_sel_wr               |    1|   0|    1|          0|
    |ctrl_V_0_state                |    2|   0|    2|          0|
    |din_V_data_V_1_payload_A      |  128|   0|  128|          0|
    |din_V_data_V_1_payload_B      |  128|   0|  128|          0|
    |din_V_data_V_1_sel_rd         |    1|   0|    1|          0|
    |din_V_data_V_1_sel_wr         |    1|   0|    1|          0|
    |din_V_data_V_1_state          |    2|   0|    2|          0|
    |din_V_tlast_1_payload_A       |    1|   0|    1|          0|
    |din_V_tlast_1_payload_B       |    1|   0|    1|          0|
    |din_V_tlast_1_sel_rd          |    1|   0|    1|          0|
    |din_V_tlast_1_sel_wr          |    1|   0|    1|          0|
    |din_V_tlast_1_state           |    2|   0|    2|          0|
    |din_words_V_data_V_1_sel_rd   |    1|   0|    1|          0|
    |din_words_V_data_V_1_state    |    2|   0|    2|          0|
    |din_words_V_tlast_1_sel_rd    |    1|   0|    1|          0|
    |din_words_V_tlast_1_state     |    2|   0|    2|          0|
    |dout_words_V_data_V_1_sel_rd  |    1|   0|    1|          0|
    |dout_words_V_data_V_1_state   |    2|   0|    2|          0|
    |dout_words_V_tlast_1_sel_rd   |    1|   0|    1|          0|
    |dout_words_V_tlast_1_state    |    2|   0|    2|          0|
    |dt_V_data_V_0_payload_A       |  128|   0|  128|          0|
    |dt_V_data_V_0_payload_B       |  128|   0|  128|          0|
    |dt_V_data_V_0_sel_rd          |    1|   0|    1|          0|
    |dt_V_data_V_0_sel_wr          |    1|   0|    1|          0|
    |dt_V_data_V_0_state           |    2|   0|    2|          0|
    |dt_V_tlast_0_state            |    2|   0|    2|          0|
    |lhs_V_reg_122                 |  128|   0|  128|          0|
    |temp_data_V_1_reg_192         |  128|   0|  128|          0|
    |tmp_data_V_reg_184            |  128|   0|  128|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         | 1064|   0| 1064|          0|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |         llr         | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs |         llr         | return value |
|ap_start           |  in |    1| ap_ctrl_hs |         llr         | return value |
|ap_done            | out |    1| ap_ctrl_hs |         llr         | return value |
|ap_idle            | out |    1| ap_ctrl_hs |         llr         | return value |
|ap_ready           | out |    1| ap_ctrl_hs |         llr         | return value |
|dt_TDATA           |  in |  128|    axis    |     dt_V_data_V     |    pointer   |
|dt_TVALID          |  in |    1|    axis    |      dt_V_tlast     |    pointer   |
|dt_TREADY          | out |    1|    axis    |      dt_V_tlast     |    pointer   |
|dt_TLAST           |  in |    1|    axis    |      dt_V_tlast     |    pointer   |
|ctrl_V_TDATA       |  in |   32|    axis    |        ctrl_V       |    pointer   |
|ctrl_V_TVALID      |  in |    1|    axis    |        ctrl_V       |    pointer   |
|ctrl_V_TREADY      | out |    1|    axis    |        ctrl_V       |    pointer   |
|din_TDATA          | out |  128|    axis    |     din_V_data_V    |    pointer   |
|din_TREADY         |  in |    1|    axis    |     din_V_data_V    |    pointer   |
|din_TVALID         | out |    1|    axis    |     din_V_tlast     |    pointer   |
|din_TLAST          | out |    1|    axis    |     din_V_tlast     |    pointer   |
|control_V_TDATA    | out |   32|    axis    |      control_V      |    pointer   |
|control_V_TVALID   | out |    1|    axis    |      control_V      |    pointer   |
|control_V_TREADY   |  in |    1|    axis    |      control_V      |    pointer   |
|din_words_TDATA    | out |    8|    axis    |  din_words_V_data_V |    pointer   |
|din_words_TREADY   |  in |    1|    axis    |  din_words_V_data_V |    pointer   |
|din_words_TVALID   | out |    1|    axis    |  din_words_V_tlast  |    pointer   |
|din_words_TLAST    | out |    1|    axis    |  din_words_V_tlast  |    pointer   |
|dout_words_TDATA   | out |    8|    axis    | dout_words_V_data_V |    pointer   |
|dout_words_TREADY  |  in |    1|    axis    | dout_words_V_data_V |    pointer   |
|dout_words_TVALID  | out |    1|    axis    |  dout_words_V_tlast |    pointer   |
|dout_words_TLAST   | out |    1|    axis    |  dout_words_V_tlast |    pointer   |
+-------------------+-----+-----+------------+---------------------+--------------+

