{"context": "MicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/MicroZed-Interrupts-Adam-Taylor-s-MicroZed-Chronicles-Part-12/ba-p/397929\n\nConsequently, the dual-core Xilinx Zynq All Programmable SoC uses an ARM Generic Interrupt Controller (GIC) to process interrupts, which can come from:\n\n\nSoftware-Generated Interrupts \u2013 16 for each processor. Software-generated interrupts can interrupt themselves and either or both processors.\nShared Peripheral Interrupts \u2013 60 in total. These interrupts can come from the I/O Peripherals in the Zynq SoC\u2019s Processor System (PS) or from the Programmable Logic (PL) side of the device. The two ARM Cortex-A9 MPCore CPU\u2019s share these interrupts.\nPrivate Peripheral Interrupts \u2013 5 interrupts, which are private to each CPU (e.g. CPU timer, CPU watchdog timer, and dedicated PL-to-CPU interrupt).\n\nMicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\n\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/MicroZed-Interrupts-Adam-Taylor-s-MicroZed-Chronicles-Part-12/ba-p/397929\n\n> Consequently, the dual-core Xilinx Zynq All Programmable SoC uses an ARM Generic Interrupt Controller (GIC) to process interrupts, which can come from:\n\n\n- Software-Generated Interrupts \u2013 16 for each processor. Software-generated interrupts can interrupt themselves and either or both processors.\n- Shared Peripheral Interrupts \u2013 60 in total. These interrupts can come from the I/O Peripherals in the Zynq SoC\u2019s Processor System (PS) or from the Programmable Logic (PL) side of the device. The two ARM Cortex-A9 MPCore CPU\u2019s share these interrupts.\n- Private Peripheral Interrupts \u2013 5 interrupts, which are <font color-red>private to each CPU</font> (e.g. CPU timer, CPU watchdog timer, and dedicated PL-to-CPU interrupt).\n\n", "tags": ["adamTaylor", "interrupt", "gpio"]}