
module C01_Inv_Inv_Stub
  type self
  type t
  predicate inv [#"../01.rs" 8 4 8 25] (x : t)
end
module C01_Inv_Inv_Interface
  type self
  type t
  predicate inv [#"../01.rs" 8 4 8 25] (x : t)
  val inv [#"../01.rs" 8 4 8 25] (x : t) : bool
    ensures { result = inv x }
    
end
module C01_Inv_Inv
  type self
  type t
  predicate inv [#"../01.rs" 8 4 8 25] (x : t)
  val inv [#"../01.rs" 8 4 8 25] (x : t) : bool
    ensures { result = inv x }
    
end
module Core_Cell_UnsafeCell_Type
  type t_unsafecell 't =
    | C_UnsafeCell 't
    
end
module Core_Cell_Cell_Type
  use Core_Cell_UnsafeCell_Type as Core_Cell_UnsafeCell_Type
  type t_cell 't =
    | C_Cell (Core_Cell_UnsafeCell_Type.t_unsafecell 't)
    
end
module Core_Marker_PhantomData_Type
  type t_phantomdata 't =
    | C_PhantomData
    
end
module C01_Cell_Type
  use Core_Marker_PhantomData_Type as Core_Marker_PhantomData_Type
  use Core_Cell_Cell_Type as Core_Cell_Cell_Type
  type t_cell 't 'i =
    | C_Cell (Core_Cell_Cell_Type.t_cell 't) (Core_Marker_PhantomData_Type.t_phantomdata 'i)
    
end
module C01_Impl0_Get_Interface
  type t
  type i
  use prelude.Borrow
  use C01_Cell_Type as C01_Cell_Type
  clone C01_Inv_Inv_Stub as Inv0 with
    type self = i,
    type t = t
  val get [#"../01.rs" 19 4 19 26] (self : C01_Cell_Type.t_cell t i) : t
    ensures { [#"../01.rs" 18 14 18 28] Inv0.inv result }
    
end
module C01_Impl0_Set_Interface
  type t
  type i
  use prelude.Borrow
  use C01_Cell_Type as C01_Cell_Type
  clone C01_Inv_Inv_Stub as Inv0 with
    type self = i,
    type t = t
  val set [#"../01.rs" 25 4 25 27] (self : C01_Cell_Type.t_cell t i) (v : t) : ()
    requires {[#"../01.rs" 24 15 24 24] Inv0.inv v}
    
end
module C01_Impl1_Inv_Stub
  use prelude.Int
  use prelude.UInt32
  predicate inv [#"../01.rs" 35 4 35 26] (x : uint32)
end
module C01_Impl1_Inv_Interface
  use prelude.Int
  use prelude.UInt32
  predicate inv [#"../01.rs" 35 4 35 26] (x : uint32)
  val inv [#"../01.rs" 35 4 35 26] (x : uint32) : bool
    ensures { result = inv x }
    
end
module C01_Impl1_Inv
  use prelude.Int
  use prelude.UInt32
  predicate inv [#"../01.rs" 35 4 35 26] (x : uint32) =
    [#"../01.rs" 36 8 36 24] mod x (2 : uint32) = (0 : uint32)
  val inv [#"../01.rs" 35 4 35 26] (x : uint32) : bool
    ensures { result = inv x }
    
end
module C01_Even_Type
  type t_even  =
    | C_Even
    
end
module C01_AddsTwo_Interface
  use prelude.Borrow
  use prelude.Int
  use prelude.UInt32
  use C01_Even_Type as C01_Even_Type
  use C01_Cell_Type as C01_Cell_Type
  val adds_two [#"../01.rs" 40 0 40 36] (c : C01_Cell_Type.t_cell uint32 (C01_Even_Type.t_even)) : ()
end
module C01_AddsTwo
  use prelude.Int
  use prelude.UInt32
  use prelude.Borrow
  clone C01_Impl1_Inv as Inv0
  use C01_Even_Type as C01_Even_Type
  use C01_Cell_Type as C01_Cell_Type
  clone C01_Impl0_Set_Interface as Set0 with
    type t = uint32,
    type i = C01_Even_Type.t_even,
    predicate Inv0.inv = Inv0.inv
  clone C01_Impl0_Get_Interface as Get0 with
    type t = uint32,
    type i = C01_Even_Type.t_even,
    predicate Inv0.inv = Inv0.inv
  let rec cfg adds_two [#"../01.rs" 40 0 40 36] [@cfg:stackify] [@cfg:subregion_analysis] (c : C01_Cell_Type.t_cell uint32 (C01_Even_Type.t_even)) : ()
    
   = [@vc:do_not_keep_trace] [@vc:sp]
  var _0 : ();
  var c : C01_Cell_Type.t_cell uint32 (C01_Even_Type.t_even) = c;
  var v : uint32;
  var _3 : C01_Cell_Type.t_cell uint32 (C01_Even_Type.t_even);
  var _4 : bool;
  var _5 : uint32;
  var _6 : ();
  var _7 : C01_Cell_Type.t_cell uint32 (C01_Even_Type.t_even);
  var _8 : uint32;
  var _9 : uint32;
  var _10 : ();
  var _11 : C01_Cell_Type.t_cell uint32 (C01_Even_Type.t_even);
  {
    goto BB0
  }
  BB0 {
    _3 <- c;
    v <- ([#"../01.rs" 41 12 41 19] Get0.get _3);
    goto BB1
  }
  BB1 {
    _5 <- v;
    _4 <- ([#"../01.rs" 43 7 43 17] _5 < ([#"../01.rs" 43 11 43 17] (100000 : uint32)));
    switch (_4)
      | False -> goto BB4
      | True -> goto BB2
      end
  }
  BB2 {
    _7 <- c;
    _9 <- v;
    _8 <- ([#"../01.rs" 44 14 44 19] _9 + ([#"../01.rs" 44 18 44 19] (2 : uint32)));
    _6 <- ([#"../01.rs" 44 8 44 20] Set0.set _7 _8);
    goto BB3
  }
  BB3 {
    _0 <- ();
    goto BB6
  }
  BB4 {
    _11 <- c;
    _10 <- ([#"../01.rs" 46 8 46 16] Set0.set _11 ([#"../01.rs" 46 14 46 15] (0 : uint32)));
    goto BB5
  }
  BB5 {
    _0 <- ();
    goto BB6
  }
  BB6 {
    return _0
  }
  
end
module C01_Impl1
  
end
