Here's the Verilog implementation for the decade counter with the specified requirements:

```verilog
module TopModule (
    input clk,
    input slowena,
    input reset,
    output