A list of papers read since Nov 14, organised by amount of time spent
reading them.

# < 5 min

1. M. Aldinucci, S. Campa, M. Danelutto, P. Kilpatrick, and
   M. Torquati, **“Targeting Distributed Systems in FastFlow,”** in
   Euro-Par 2012: Parallel Processing Workshops, 2013, pp. 47–56.
1. C. Bienia, S. Kumar, J. P. Singh, and K. Li, **“The PARSEC
   Benchmark Suite: Characterization and Architectural
   Implications,”** in Proceedings of the 17th international
   conference on Parallel architectures and compilation techniques,
   2008, pp. 72–81.
1. C. Bienia and K. Li, **“PARSEC 2.0: A New Benchmark Suite for
   Chip-Multiprocessors,”** in Proceedings of the 5th Annual Workshop
   on Modeling, Benchmarking and Simulation, 2009.
1. W. Baek, **“Green: A Framework for Supporting Energy-Conscious
   Programming using Controlled Approximation,”** ACM Sigplan Not.,
   vol. 45, no. 6, pp. 198–209, 2010.
1. I. Böhm, T. J. K. Edler von Koch, S. C. Kyle, B. Franke, and
   N. Topham, **“Generalized just-in-time trace compilation using a
   parallel task farm in a dynamic binary translator,”** in
   Proceedings of the 32nd ACM SIGPLAN conference on Programming
   language design and implementation - PLDI ’11, 2011, pp. 74–85.
1. C. Dubach, P. Cheng, D. F. Bacon, and S. J. Fink, **“Compiling a
   High-Level Language for GPUs (via Language Support for
   Architectures and Compilers),”** in Proceedings of the 33rd ACM
   SIGPLAN Symposium on Programming Language Design and Implementation
   (PLDI), 2012.

# 5-12 min

1. M. Aldinucci, C. S. Svizzera, M. Danelutto, P. Kilpatrick, and
   M. Torquati, **“Targeting heterogeneous architectures via macro
   data flow,”** Parallel Process. Lett., vol. 22, no. 02, pp. 1–12,
   2012.
1. Q. Yi and R. C. Whaley, **“Automated transformation for
   performance-critical kernels,”** in Proceedings of the 2007
   Symposium on Library-Centric Software Design, 2007, pp. 109–119.
1. O. Trachsel and T. R. Gross, **“Variant-based Competitive Parallel
   Execution of Sequential Programs,”** in Proceedings of the 7th ACM
   international conference on Computing frontiers, 2010, pp. 197–206.
1. S. Campanoni, G. Agosta, S. C. Reghizzi, and P. Milano, **“A
   parallel dynamic compiler for CIL bytecode,”** ACM Sigplan Not.,
   vol. 43, no. 4, pp. 11–20, 2008.
1. P. Du, R. Weber, P. Luszczek, S. Tomov, G. Peterson, and
   J. Dongarra, **“From CUDA to OpenCL: Towards a performance-portable
   solution for multi-platform GPU programming,”** Parallel Comput.,
   vol. 38, no. 8, pp. 391–407, 2012.
1. M. Dezani-ciancaglini and U. De Liguoro, **“Sessions and Session
   Types: An Overview,”** Web Serv. Form. Methods, pp. 1–28, 2010.
1. C. Dubach, T. M. Jones, E. V. Bonilla, G. Fursin, and
   M. F. P. O’Boyle, **“Portable compiler optimisation across embedded
   programs and microarchitectures using machine learning,”** in
   Proceedings of the 42nd Annual IEEE/ACM International Symposium on
   Microarchitecture - Micro-42, 2009, pp. 78–88.

# 12-30 min

1. A. Georges, D. Buytaert, and L. Eeckhout, **“Statistically rigorous
   java performance evaluation,”** ACM SIGPLAN Not., vol. 42, no. 10,
   p. 57, Oct. 2007.
1. A. Bundy, **“Empirical methods,”** 2014. [Online]. Available:
   http://www.inf.ed.ac.uk/teaching/courses/irm/notes/empirical.html.
1. J. Lau, M. Arnold, M. Hind, and B. Calder, **“Online Performance
   Auditing : Using Hot Optimizations Without Getting Burned,”** ACM
   SIGPLAN Not., vol. 41, no. 6, pp. 239–251, 2006.

# > 30 min

1. G. Fursin, A. Cohen, M. O. Boyle, O. Temam, and A. P. Method, **“A
   Practical Method For Quickly Evaluating Program Optimizations,”**
   High Perform. Embed. Archit. Compil., pp. 29–46, 2005.
1. K. Flautner, S. Reinhardt, and T. Mudge, **"Automatic performance
   setting for dynamic voltage scaling,"** in Proceedings of the 7th
   annual international conference on Mobile computing and
   networking - MobiCom '01, 2001, pp. 260-271.
