// Seed: 3960309642
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_5, id_6;
  tri1 id_7;
  wire id_8;
  wire id_9;
  assign id_7 = 1;
  final #1 id_7 = id_5[1];
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input uwire id_2,
    input wire id_3,
    input tri0 id_4
    , id_9,
    output supply0 id_5,
    output uwire id_6,
    input tri1 id_7
);
  supply0 id_10, id_11;
  id_12(
      id_5, id_10
  );
  wire id_13, id_14;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_14,
      id_9,
      id_13,
      id_9
  );
endmodule
