module Ivory.BSP.STM32.AF.WL where

import Ivory.BSP.STM32.AF (AltFunctionDB)

afDB :: AltFunctionDB
afDB = [("A",[(0,[("COMP1",12),("DEBUG_PWR",13),("I2C3",4),("SPI1",5),("TIM2",1),("TIM2",14),("USART2",7)]),(1,[("DEBUG_PWR",13),("I2C1",4),("LPTIM3",3),("LPUART1",8),("SPI1",5),("TIM2",1),("USART2",7)]),(10,[("DEBUG_RF",13),("I2C1",4),("SPI2",5),("RTC",0),("TIM17",14),("TIM1",1),("USART1",7)]),(11,[("DEBUG_RF",13),("I2C2",4),("LPTIM3",3),("SPI1",5),("TIM1",12),("TIM1",1),("USART1",7)]),(12,[("RF_BUSY",6),("I2C2",4),("LPTIM3",3),("SPI1",5),("TIM1",1),("USART1",7)]),(13,[("SYS",0),("I2C2",4),("IR",8)]),(14,[("SYS",0),("I2C1",4),("LPTIM1",1)]),(15,[("SYS",0),("I2C2",4),("SPI1",5),("TIM2",1),("TIM2",2)]),(2,[("COMP2",12),("DEBUG_PWR",13),("LPUART1",8),("LSCO",0),("TIM2",1),("USART2",7)]),(3,[("SPI2",5),("LPUART1",8),("TIM2",1),("USART2",7)]),(4,[("DEBUG_SUBGHZSPI",13),("LPTIM1",1),("LPTIM2",14),("SPI1",5),("USART2",7)]),(5,[("DEBUG_SUBGHZSPI",13),("LPTIM2",14),("SPI1",5),("SPI2",3),("TIM2",1),("TIM2",2)]),(6,[("DEBUG_SUBGHZSPI",13),("I2C2",4),("LPUART1",8),("SPI1",5),("TIM16",14),("TIM1",12)]),(7,[("COMP2",12),("DEBUG_SUBGHZSPI",13),("I2C3",4),("SPI1",5),("TIM17",14),("TIM1",1)]),(8,[("SPI2",5),("LPTIM2",14),("MCO",0),("TIM1",1),("USART1",7)]),(9,[("I2C1",4),("SPI2",5),("SPI2",3),("TIM1",1),("USART1",7)])]),("B",[(0,[("COMP1",12)]),(1,[("LPTIM2",14),("LPUART1",8)]),(10,[("COMP1",12),("I2C3",4),("SPI2",5),("LPUART1",8),("TIM2",1)]),(11,[("COMP2",12),("I2C3",4),("LPUART1",8),("TIM2",1)]),(12,[("I2C3",4),("SPI2",5),("LPUART1",8),("TIM1",3)]),(13,[("I2C3",4),("SPI2",5),("LPUART1",8),("TIM1",1)]),(14,[("I2C3",4),("SPI2",3),("SPI2",5),("TIM1",1)]),(15,[("I2C2",4),("SPI2",5),("TIM1",1)]),(2,[("DEBUG_RF",13),("I2C3",4),("LPTIM1",1),("SPI1",5)]),(3,[("SYS",0),("DEBUG_RF",13),("RF",6),("SPI1",5),("TIM2",1),("USART1",7)]),(4,[("DEBUG_RF",13),("I2C3",4),("SPI1",5),("SYS",0),("TIM17",14),("USART1",7)]),(5,[("COMP2",12),("I2C1",4),("LPTIM1",1),("RF",6),("SPI1",5),("TIM16",14),("USART1",7)]),(6,[("I2C1",4),("LPTIM1",1),("TIM16",14),("USART1",7)]),(7,[("I2C1",4),("LPTIM1",1),("TIM17",14),("TIM1",3),("USART1",7)]),(8,[("I2C1",4),("RF",6),("TIM16",14),("TIM1",1)]),(9,[("I2C1",4),("SPI2",5),("IR",8),("TIM17",14),("TIM1",1)])]),("C",[(0,[("I2C3",4),("LPTIM1",1),("LPTIM2",14),("LPUART1",8)]),(1,[("I2C3",4),("SPI2",3),("LPTIM1",1),("LPUART1",8)]),(2,[("LPTIM1",1),("SPI2",5)]),(3,[("SPI2",5),("LPTIM1",1),("LPTIM2",14)]),(6,[("SPI2",5)])])]
