INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Zero_Filled.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_Filled
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Adder' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Adder.v:1]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/ALU.v:1]
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU_Ctrl' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/ALU_Ctrl.v:1]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Data_Memory.v:1]
INFO: [VRFC 10-311] analyzing module Decoder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Decoder' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Decoder.v:1]
INFO: [VRFC 10-311] analyzing module Instr_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Instr_Memory' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Instr_Memory.v:1]
INFO: [VRFC 10-311] analyzing module Mux2to1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux2to1' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Mux2to1.v:1]
INFO: [VRFC 10-311] analyzing module Mux3to1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux3to1' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Mux3to1.v:1]
INFO: [VRFC 10-311] analyzing module Program_Counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Program_Counter' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Program_Counter.v:1]
INFO: [VRFC 10-311] analyzing module Reg_File
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Reg_File' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Reg_File.v:1]
INFO: [VRFC 10-311] analyzing module Shifter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Shifter' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Shifter.v:1]
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Sign_Extend.v:1]
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Simple_Single_CPU' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Simple_Single_CPU.v:1]
INFO: [VRFC 10-311] analyzing module Zero_Filled
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Zero_Filled' [C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/CO_Lab4/CO_Lab4_Template/Zero_Filled.v:1]
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw4/project_4/project_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
