{"Source Block": ["oh/elink/dv/elink_e16_model.v@4214:4224@HdlIdDef", "   reg [AW-1:0]   ref_dstaddr;\n   reg [1:0] \t  ref_datamode;\n   reg \t\t  ref_write;\n   reg \t\t  ref_access;\n   reg \t\t  byte0_inc0;\n   reg \t\t  txo_launch_init_req; \n   reg \t\t  txo_launch_ack_del1;\n   reg \t\t  txo_launch_ack_del2;\n   reg \t\t  tran_frame;\n   reg [LW-1:0]   byte_odd_del;\n   reg [LW-1:0]   tran_byte_even;\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@4216:4226", "   reg \t\t  ref_write;\n   reg \t\t  ref_access;\n   reg \t\t  byte0_inc0;\n   reg \t\t  txo_launch_init_req; \n   reg \t\t  txo_launch_ack_del1;\n   reg \t\t  txo_launch_ack_del2;\n   reg \t\t  tran_frame;\n   reg [LW-1:0]   byte_odd_del;\n   reg [LW-1:0]   tran_byte_even;\n   reg [LW-1:0]   tran_byte_odd;\n   reg [2:0] \t  txo_launch_cnt;\n"], ["oh/elink/dv/elink_e16_model.v@4218:4228", "   reg \t\t  byte0_inc0;\n   reg \t\t  txo_launch_init_req; \n   reg \t\t  txo_launch_ack_del1;\n   reg \t\t  txo_launch_ack_del2;\n   reg \t\t  tran_frame;\n   reg [LW-1:0]   byte_odd_del;\n   reg [LW-1:0]   tran_byte_even;\n   reg [LW-1:0]   tran_byte_odd;\n   reg [2:0] \t  txo_launch_cnt;\n   reg \t\t  burst_req;\n   reg [1:0] \t  burst_backup_cnt;\n"], ["oh/elink/dv/elink_e16_model.v@4211:4221", "   //#############\n   reg [AE+1:0]   fifo_trans;\n   reg [3:0] \t  ref_ctrlmode;\n   reg [AW-1:0]   ref_dstaddr;\n   reg [1:0] \t  ref_datamode;\n   reg \t\t  ref_write;\n   reg \t\t  ref_access;\n   reg \t\t  byte0_inc0;\n   reg \t\t  txo_launch_init_req; \n   reg \t\t  txo_launch_ack_del1;\n   reg \t\t  txo_launch_ack_del2;\n"], ["oh/elink/dv/elink_e16_model.v@4215:4225", "   reg [1:0] \t  ref_datamode;\n   reg \t\t  ref_write;\n   reg \t\t  ref_access;\n   reg \t\t  byte0_inc0;\n   reg \t\t  txo_launch_init_req; \n   reg \t\t  txo_launch_ack_del1;\n   reg \t\t  txo_launch_ack_del2;\n   reg \t\t  tran_frame;\n   reg [LW-1:0]   byte_odd_del;\n   reg [LW-1:0]   tran_byte_even;\n   reg [LW-1:0]   tran_byte_odd;\n"], ["oh/elink/dv/elink_e16_model.v@4213:4223", "   reg [3:0] \t  ref_ctrlmode;\n   reg [AW-1:0]   ref_dstaddr;\n   reg [1:0] \t  ref_datamode;\n   reg \t\t  ref_write;\n   reg \t\t  ref_access;\n   reg \t\t  byte0_inc0;\n   reg \t\t  txo_launch_init_req; \n   reg \t\t  txo_launch_ack_del1;\n   reg \t\t  txo_launch_ack_del2;\n   reg \t\t  tran_frame;\n   reg [LW-1:0]   byte_odd_del;\n"], ["oh/elink/dv/elink_e16_model.v@4212:4222", "   reg [AE+1:0]   fifo_trans;\n   reg [3:0] \t  ref_ctrlmode;\n   reg [AW-1:0]   ref_dstaddr;\n   reg [1:0] \t  ref_datamode;\n   reg \t\t  ref_write;\n   reg \t\t  ref_access;\n   reg \t\t  byte0_inc0;\n   reg \t\t  txo_launch_init_req; \n   reg \t\t  txo_launch_ack_del1;\n   reg \t\t  txo_launch_ack_del2;\n   reg \t\t  tran_frame;\n"]], "Diff Content": {"Delete": [[4219, "   reg \t\t  txo_launch_init_req; \n"]], "Add": []}}