0.7
2020.2
Jun 10 2021
20:04:57
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/sim/Processor_TB.vhd,1634397427,vhdl,,,,processor_tb,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd,1634397385,vhdl,,,,processor,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/ascii_array_to_chars.vhd,1634396055,vhdl,,,,ascii_array_to_chars,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/chars_to_ascii_array.vhd,1634377794,vhdl,,,,chars_to_ascii_array,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A.vhd,1634395479,vhdl,,,,generate_a,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd,1634106661,vhdl,,,,generate_b,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd,1634395516,vhdl,,,,generate_uv,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_e.vhd,1634395515,vhdl,,,,generate_e,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_s.vhd,1634395514,vhdl,,,,generate_s,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/packages.vhd,1634377690,vhdl,E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/sim/Processor_TB.vhd;E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd,,,configuration_set,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd,1634383370,vhdl,,,,random_generator,,,,,,,,
