<stg><name>depthwise_conv2d_fix.2</name>


<trans_list>

<trans id="184" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="6" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="17" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="6">
<![CDATA[
:4  %sext_ln41_2 = sext i6 %input_width_read to i7

]]></Node>
<StgValue><ssdm name="sext_ln41_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %kernel_addr = getelementptr [48 x i16]* %kernel, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %kernel1_addr = getelementptr [48 x i16]* %kernel1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel1_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %kernel2_addr = getelementptr [48 x i16]* %kernel2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel2_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="7">
<![CDATA[
:8  %zext_ln103_1 = zext i7 %input_height_read to i9

]]></Node>
<StgValue><ssdm name="zext_ln103_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="14" op_0_bw="7">
<![CDATA[
:9  %zext_ln103 = zext i7 %sext_ln41_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="7">
<![CDATA[
:10  %zext_ln103_2 = zext i7 %sext_ln41_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln103_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="7">
<![CDATA[
:11  %zext_ln103_4 = zext i7 %sext_ln41_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln103_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="6">
<![CDATA[
:12  %zext_ln103_3 = zext i6 %output_height_read to i9

]]></Node>
<StgValue><ssdm name="zext_ln103_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="6">
<![CDATA[
:13  %zext_ln103_1_cast = zext i6 %output_width_read to i14

]]></Node>
<StgValue><ssdm name="zext_ln103_1_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="6">
<![CDATA[
:14  %empty = trunc i6 %output_width_read to i5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="6">
<![CDATA[
:15  %empty_60 = trunc i6 %output_height_read to i5

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d_0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.loopexit:1  %phi_mul2 = phi i9 [ 0, %0 ], [ %add_ln20_3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.loopexit:2  %phi_mul5 = phi i9 [ 0, %0 ], [ %add_ln20, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul5"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:3  %add_ln20 = add i9 %phi_mul5, %zext_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:4  %add_ln20_3 = add i9 %phi_mul2, %zext_ln103_1

]]></Node>
<StgValue><ssdm name="add_ln20_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:5  %icmp_ln20 = icmp eq i5 %out_d_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:6  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:7  %out_d = add i5 %out_d_0, 1

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:8  br i1 %icmp_ln20, label %2, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="9">
<![CDATA[
.preheader3.preheader:0  %zext_ln41 = zext i9 %phi_mul2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader3.preheader:1  %mul_ln41 = mul i14 %zext_ln103, %zext_ln41

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="5">
<![CDATA[
.preheader3.preheader:2  %trunc_ln41 = trunc i5 %out_d_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader3.preheader:3  %add_ln47 = add i14 1, %mul_ln41

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3.preheader:4  %add_ln47_1 = add i2 1, %trunc_ln41

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader3.preheader:5  %add_ln53 = add i14 2, %mul_ln41

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3.preheader:6  %xor_ln53 = xor i2 %trunc_ln41, -2

]]></Node>
<StgValue><ssdm name="xor_ln53"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3.preheader:7  %add_ln60 = add i2 -1, %trunc_ln41

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:8  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader3:0  %out_h_0 = phi i5 [ 0, %.preheader3.preheader ], [ %out_h, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader3:1  %phi_mul = phi i10 [ 0, %.preheader3.preheader ], [ %next_mul, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader3:2  %next_mul = add i10 %phi_mul, %zext_ln103_4

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:3  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:4  %icmp_ln21 = icmp eq i5 %out_h_0, %empty_60

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:5  %out_h = add i5 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:6  br i1 %icmp_ln21, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="5">
<![CDATA[
.preheader.preheader:0  %zext_ln41_1 = zext i5 %out_h_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:5  %add_ln79_1 = add i5 %out_h_0, 2

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:9  %tmp = add i9 %zext_ln41_1, %phi_mul5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="10">
<![CDATA[
.preheader.preheader:1  %zext_ln41_2 = zext i10 %phi_mul to i14

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="5">
<![CDATA[
.preheader.preheader:2  %zext_ln60 = zext i5 %out_h to i12

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:3  %mul_ln60 = mul i12 %zext_ln103_2, %zext_ln60

]]></Node>
<StgValue><ssdm name="mul_ln60"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="12">
<![CDATA[
.preheader.preheader:4  %zext_ln60_1 = zext i12 %mul_ln60 to i14

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="5">
<![CDATA[
.preheader.preheader:6  %zext_ln79 = zext i5 %add_ln79_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:7  %mul_ln79 = mul i12 %zext_ln103_2, %zext_ln79

]]></Node>
<StgValue><ssdm name="mul_ln79"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="12">
<![CDATA[
.preheader.preheader:8  %zext_ln79_2 = zext i12 %mul_ln79 to i14

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="9">
<![CDATA[
.preheader.preheader:10  %tmp_cast = zext i9 %tmp to i14

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:11  %tmp10 = mul i14 %zext_ln103_1_cast, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:12  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %out_w_0 = phi i5 [ %out_w, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2  %icmp_ln22 = icmp eq i5 %out_w_0, %empty

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %out_w = add i5 %out_w_0, 1

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln22, label %.preheader3.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="5">
<![CDATA[
:0  %zext_ln41_3 = zext i5 %out_w_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %add_ln41 = add i14 %zext_ln41_3, %mul_ln41

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:13  %add_ln47_2 = add i14 %zext_ln41_3, %add_ln47

]]></Node>
<StgValue><ssdm name="add_ln47_2"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:22  %add_ln53_1 = add i14 %zext_ln41_3, %add_ln53

]]></Node>
<StgValue><ssdm name="add_ln53_1"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:86  %add_ln103 = add i14 %zext_ln41_3, %tmp10

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %add_ln41_1 = add i14 %zext_ln41_2, %add_ln41

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:14  %add_ln47_3 = add i14 %zext_ln41_2, %add_ln47_2

]]></Node>
<StgValue><ssdm name="add_ln47_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="14">
<![CDATA[
:3  %zext_ln41_4 = zext i14 %add_ln41_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_4"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="14">
<![CDATA[
:15  %zext_ln47 = zext i14 %add_ln47_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %input_addr_1 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="14">
<![CDATA[
:17  %input_load_1 = load i16* %input_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:23  %add_ln53_2 = add i14 %zext_ln41_2, %add_ln53_1

]]></Node>
<StgValue><ssdm name="add_ln53_2"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:31  %add_ln60_2 = add i14 %zext_ln60_1, %add_ln41

]]></Node>
<StgValue><ssdm name="add_ln60_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="6">
<![CDATA[
:7  %kernel_load = load i16* %kernel_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="6">
<![CDATA[
:8  %kernel1_load = load i16* %kernel1_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel1_load"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="6">
<![CDATA[
:9  %kernel2_load = load i16* %kernel2_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel2_load"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="14">
<![CDATA[
:17  %input_load_1 = load i16* %input_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="14">
<![CDATA[
:24  %zext_ln53 = zext i14 %add_ln53_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %input_addr_2 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="14">
<![CDATA[
:26  %input_load_2 = load i16* %input_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="14">
<![CDATA[
:32  %zext_ln60_2 = zext i14 %add_ln60_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln60_2"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %input_addr_3 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="14">
<![CDATA[
:34  %input_load_3 = load i16* %input_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:39  %add_ln66 = add i14 %zext_ln60_1, %add_ln47_2

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:45  %add_ln72 = add i14 %zext_ln60_1, %add_ln53_1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:51  %add_ln79 = add i14 %zext_ln79_2, %add_ln41

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:57  %add_ln85 = add i14 %zext_ln79_2, %add_ln47_2

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:63  %add_ln91 = add i14 %zext_ln79_2, %add_ln53_1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="112" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="6">
<![CDATA[
:7  %kernel_load = load i16* %kernel_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="6">
<![CDATA[
:8  %kernel1_load = load i16* %kernel1_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel1_load"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="6">
<![CDATA[
:9  %kernel2_load = load i16* %kernel2_addr, align 2

]]></Node>
<StgValue><ssdm name="kernel2_load"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="14">
<![CDATA[
:26  %input_load_2 = load i16* %input_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="14">
<![CDATA[
:34  %input_load_3 = load i16* %input_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="14">
<![CDATA[
:40  %zext_ln66 = zext i14 %add_ln66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %input_addr_4 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="14">
<![CDATA[
:42  %input_load_4 = load i16* %input_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="14">
<![CDATA[
:46  %zext_ln72 = zext i14 %add_ln72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %input_addr_5 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="14">
<![CDATA[
:48  %input_load_5 = load i16* %input_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="123" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
:10  %tmp_s = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %trunc_ln41)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
:19  %tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln47_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
:28  %tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %xor_ln53)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
:36  %tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln60)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="14">
<![CDATA[
:42  %input_load_4 = load i16* %input_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="14">
<![CDATA[
:48  %input_load_5 = load i16* %input_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="14">
<![CDATA[
:52  %zext_ln79_1 = zext i14 %add_ln79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %input_addr_6 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln79_1

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="14">
<![CDATA[
:54  %input_load_6 = load i16* %input_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="14">
<![CDATA[
:58  %zext_ln85 = zext i14 %add_ln85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %input_addr_7 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="14">
<![CDATA[
:60  %input_load_7 = load i16* %input_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="30" op_0_bw="16">
<![CDATA[
:6  %sext_ln41 = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="30" op_0_bw="16">
<![CDATA[
:11  %sext_ln41_1 = sext i16 %tmp_s to i30

]]></Node>
<StgValue><ssdm name="sext_ln41_1"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:12  %mul_ln41_1 = mul i30 %sext_ln41_1, %sext_ln41

]]></Node>
<StgValue><ssdm name="mul_ln41_1"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="30" op_0_bw="16">
<![CDATA[
:18  %sext_ln47 = sext i16 %input_load_1 to i30

]]></Node>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="30" op_0_bw="16">
<![CDATA[
:20  %sext_ln47_1 = sext i16 %tmp_1 to i30

]]></Node>
<StgValue><ssdm name="sext_ln47_1"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:21  %mul_ln47 = mul i30 %sext_ln47_1, %sext_ln47

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="30" op_0_bw="16">
<![CDATA[
:43  %sext_ln66 = sext i16 %input_load_4 to i30

]]></Node>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:44  %mul_ln66 = mul i30 %sext_ln41_1, %sext_ln66

]]></Node>
<StgValue><ssdm name="mul_ln66"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="30" op_0_bw="16">
<![CDATA[
:49  %sext_ln72 = sext i16 %input_load_5 to i30

]]></Node>
<StgValue><ssdm name="sext_ln72"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:50  %mul_ln72 = mul i30 %sext_ln47_1, %sext_ln72

]]></Node>
<StgValue><ssdm name="mul_ln72"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="14">
<![CDATA[
:54  %input_load_6 = load i16* %input_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="14">
<![CDATA[
:60  %input_load_7 = load i16* %input_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="14">
<![CDATA[
:64  %zext_ln91 = zext i14 %add_ln91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %input_addr_8 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="14">
<![CDATA[
:66  %input_load_8 = load i16* %input_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="30" op_0_bw="16">
<![CDATA[
:27  %sext_ln53 = sext i16 %input_load_2 to i30

]]></Node>
<StgValue><ssdm name="sext_ln53"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="16">
<![CDATA[
:29  %sext_ln53_1 = sext i16 %tmp_2 to i30

]]></Node>
<StgValue><ssdm name="sext_ln53_1"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:30  %mul_ln53 = mul i30 %sext_ln53_1, %sext_ln53

]]></Node>
<StgValue><ssdm name="mul_ln53"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="30" op_0_bw="16">
<![CDATA[
:35  %sext_ln60 = sext i16 %input_load_3 to i30

]]></Node>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="16">
<![CDATA[
:37  %sext_ln60_1 = sext i16 %tmp_3 to i30

]]></Node>
<StgValue><ssdm name="sext_ln60_1"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:38  %mul_ln60_1 = mul i30 %sext_ln60_1, %sext_ln60

]]></Node>
<StgValue><ssdm name="mul_ln60_1"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="30" op_0_bw="16">
<![CDATA[
:55  %sext_ln79 = sext i16 %input_load_6 to i30

]]></Node>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:56  %mul_ln79_1 = mul i30 %sext_ln53_1, %sext_ln79

]]></Node>
<StgValue><ssdm name="mul_ln79_1"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="30" op_0_bw="16">
<![CDATA[
:61  %sext_ln85 = sext i16 %input_load_7 to i30

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:62  %mul_ln85 = mul i30 %sext_ln60_1, %sext_ln85

]]></Node>
<StgValue><ssdm name="mul_ln85"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="14">
<![CDATA[
:66  %input_load_8 = load i16* %input_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:69  %trunc_ln7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln47, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:70  %trunc_ln92_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln41_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln92_3"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:73  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln66, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:74  %trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln72, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:78  %add_ln103_1 = add i16 %trunc_ln92_3, %trunc_ln7

]]></Node>
<StgValue><ssdm name="add_ln103_1"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81  %add_ln103_5 = add i16 %trunc_ln1, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln103_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="16">
<![CDATA[
:67  %sext_ln91 = sext i16 %input_load_8 to i30

]]></Node>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:68  %mul_ln91 = mul i30 %sext_ln41_1, %sext_ln91

]]></Node>
<StgValue><ssdm name="mul_ln91"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:71  %trunc_ln8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln53, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:72  %trunc_ln9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln60_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:75  %trunc_ln2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln79_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:76  %trunc_ln3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln85, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:79  %add_ln103_2 = add i16 %trunc_ln9, %trunc_ln8

]]></Node>
<StgValue><ssdm name="add_ln103_2"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:80  %add_ln103_4 = add i16 %add_ln103_1, %add_ln103_2

]]></Node>
<StgValue><ssdm name="add_ln103_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:77  %trunc_ln101_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln91, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln101_3"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:82  %add_ln103_6 = add i16 %trunc_ln101_3, %trunc_ln3

]]></Node>
<StgValue><ssdm name="add_ln103_6"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:83  %add_ln103_7 = add i16 %trunc_ln2, %add_ln103_6

]]></Node>
<StgValue><ssdm name="add_ln103_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="178" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84  %add_ln103_8 = add i16 %add_ln103_5, %add_ln103_7

]]></Node>
<StgValue><ssdm name="add_ln103_8"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:85  %add_ln103_3 = add i16 %add_ln103_4, %add_ln103_8

]]></Node>
<StgValue><ssdm name="add_ln103_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="14">
<![CDATA[
:87  %zext_ln103_5 = zext i14 %add_ln103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln103_5"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln103_5

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:89  store i16 %add_ln103_3, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
:90  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="206" name="input_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_height"/></StgValue>
</port>
<port id="207" name="input_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_width"/></StgValue>
</port>
<port id="208" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="209" name="output_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_height"/></StgValue>
</port>
<port id="210" name="output_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_width"/></StgValue>
</port>
<port id="211" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="212" name="kernel" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="213" name="kernel1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="214" name="kernel2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="216" from="_ssdm_op_Read.ap_auto.i6" to="output_width_read" fromId="215" toId="18">
</dataflow>
<dataflow id="217" from="output_width" to="output_width_read" fromId="210" toId="18">
</dataflow>
<dataflow id="218" from="_ssdm_op_Read.ap_auto.i6" to="output_height_read" fromId="215" toId="19">
</dataflow>
<dataflow id="219" from="output_height" to="output_height_read" fromId="209" toId="19">
</dataflow>
<dataflow id="220" from="_ssdm_op_Read.ap_auto.i6" to="input_width_read" fromId="215" toId="20">
</dataflow>
<dataflow id="221" from="input_width" to="input_width_read" fromId="207" toId="20">
</dataflow>
<dataflow id="223" from="_ssdm_op_Read.ap_auto.i7" to="input_height_read" fromId="222" toId="21">
</dataflow>
<dataflow id="224" from="input_height" to="input_height_read" fromId="206" toId="21">
</dataflow>
<dataflow id="225" from="input_width_read" to="sext_ln41_2" fromId="20" toId="22">
</dataflow>
<dataflow id="226" from="kernel" to="kernel_addr" fromId="212" toId="23">
</dataflow>
<dataflow id="228" from="StgValue_227" to="kernel_addr" fromId="227" toId="23">
</dataflow>
<dataflow id="229" from="StgValue_227" to="kernel_addr" fromId="227" toId="23">
</dataflow>
<dataflow id="230" from="kernel1" to="kernel1_addr" fromId="213" toId="24">
</dataflow>
<dataflow id="231" from="StgValue_227" to="kernel1_addr" fromId="227" toId="24">
</dataflow>
<dataflow id="232" from="StgValue_227" to="kernel1_addr" fromId="227" toId="24">
</dataflow>
<dataflow id="233" from="kernel2" to="kernel2_addr" fromId="214" toId="25">
</dataflow>
<dataflow id="234" from="StgValue_227" to="kernel2_addr" fromId="227" toId="25">
</dataflow>
<dataflow id="235" from="StgValue_227" to="kernel2_addr" fromId="227" toId="25">
</dataflow>
<dataflow id="236" from="input_height_read" to="zext_ln103_1" fromId="21" toId="26">
</dataflow>
<dataflow id="237" from="sext_ln41_2" to="zext_ln103" fromId="22" toId="27">
</dataflow>
<dataflow id="238" from="sext_ln41_2" to="zext_ln103_2" fromId="22" toId="28">
</dataflow>
<dataflow id="239" from="sext_ln41_2" to="zext_ln103_4" fromId="22" toId="29">
</dataflow>
<dataflow id="240" from="output_height_read" to="zext_ln103_3" fromId="19" toId="30">
</dataflow>
<dataflow id="241" from="output_width_read" to="zext_ln103_1_cast" fromId="18" toId="31">
</dataflow>
<dataflow id="242" from="output_width_read" to="empty" fromId="18" toId="32">
</dataflow>
<dataflow id="243" from="output_height_read" to="empty_60" fromId="19" toId="33">
</dataflow>
<dataflow id="245" from="StgValue_244" to="out_d_0" fromId="244" toId="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="246" from="br_ln20" to="out_d_0" fromId="34" toId="35">
</dataflow>
<dataflow id="247" from="out_d" to="out_d_0" fromId="42" toId="35">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="248" from="br_ln0" to="out_d_0" fromId="64" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="250" from="StgValue_249" to="phi_mul2" fromId="249" toId="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="251" from="br_ln20" to="phi_mul2" fromId="34" toId="36">
</dataflow>
<dataflow id="252" from="add_ln20_3" to="phi_mul2" fromId="39" toId="36">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="253" from="br_ln0" to="phi_mul2" fromId="64" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="254" from="StgValue_249" to="phi_mul5" fromId="249" toId="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="255" from="br_ln20" to="phi_mul5" fromId="34" toId="37">
</dataflow>
<dataflow id="256" from="add_ln20" to="phi_mul5" fromId="38" toId="37">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="257" from="br_ln0" to="phi_mul5" fromId="64" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="258" from="phi_mul5" to="add_ln20" fromId="37" toId="38">
</dataflow>
<dataflow id="259" from="zext_ln103_3" to="add_ln20" fromId="30" toId="38">
</dataflow>
<dataflow id="260" from="phi_mul2" to="add_ln20_3" fromId="36" toId="39">
</dataflow>
<dataflow id="261" from="zext_ln103_1" to="add_ln20_3" fromId="26" toId="39">
</dataflow>
<dataflow id="262" from="out_d_0" to="icmp_ln20" fromId="35" toId="40">
</dataflow>
<dataflow id="264" from="StgValue_263" to="icmp_ln20" fromId="263" toId="40">
</dataflow>
<dataflow id="266" from="_ssdm_op_SpecLoopTripCount" to="empty_61" fromId="265" toId="41">
</dataflow>
<dataflow id="268" from="StgValue_267" to="empty_61" fromId="267" toId="41">
</dataflow>
<dataflow id="269" from="StgValue_267" to="empty_61" fromId="267" toId="41">
</dataflow>
<dataflow id="270" from="StgValue_267" to="empty_61" fromId="267" toId="41">
</dataflow>
<dataflow id="271" from="out_d_0" to="out_d" fromId="35" toId="42">
</dataflow>
<dataflow id="273" from="StgValue_272" to="out_d" fromId="272" toId="42">
</dataflow>
<dataflow id="274" from="icmp_ln20" to="br_ln20" fromId="40" toId="43">
</dataflow>
<dataflow id="275" from="phi_mul2" to="zext_ln41" fromId="36" toId="44">
</dataflow>
<dataflow id="276" from="zext_ln103" to="mul_ln41" fromId="27" toId="45">
</dataflow>
<dataflow id="277" from="zext_ln41" to="mul_ln41" fromId="44" toId="45">
</dataflow>
<dataflow id="278" from="out_d_0" to="trunc_ln41" fromId="35" toId="46">
</dataflow>
<dataflow id="280" from="StgValue_279" to="add_ln47" fromId="279" toId="48">
</dataflow>
<dataflow id="281" from="mul_ln41" to="add_ln47" fromId="45" toId="48">
</dataflow>
<dataflow id="283" from="StgValue_282" to="add_ln47_1" fromId="282" toId="49">
</dataflow>
<dataflow id="284" from="trunc_ln41" to="add_ln47_1" fromId="46" toId="49">
</dataflow>
<dataflow id="286" from="StgValue_285" to="add_ln53" fromId="285" toId="50">
</dataflow>
<dataflow id="287" from="mul_ln41" to="add_ln53" fromId="45" toId="50">
</dataflow>
<dataflow id="288" from="trunc_ln41" to="xor_ln53" fromId="46" toId="51">
</dataflow>
<dataflow id="290" from="StgValue_289" to="xor_ln53" fromId="289" toId="51">
</dataflow>
<dataflow id="292" from="StgValue_291" to="add_ln60" fromId="291" toId="52">
</dataflow>
<dataflow id="293" from="trunc_ln41" to="add_ln60" fromId="46" toId="52">
</dataflow>
<dataflow id="294" from="StgValue_244" to="out_h_0" fromId="244" toId="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="295" from="br_ln21" to="out_h_0" fromId="53" toId="54">
</dataflow>
<dataflow id="296" from="out_h" to="out_h_0" fromId="59" toId="54">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="297" from="br_ln0" to="out_h_0" fromId="85" toId="54">
<BackEdge/>
</dataflow>
<dataflow id="299" from="StgValue_298" to="phi_mul" fromId="298" toId="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="300" from="br_ln21" to="phi_mul" fromId="53" toId="55">
</dataflow>
<dataflow id="301" from="next_mul" to="phi_mul" fromId="56" toId="55">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="302" from="br_ln0" to="phi_mul" fromId="85" toId="55">
<BackEdge/>
</dataflow>
<dataflow id="303" from="phi_mul" to="next_mul" fromId="55" toId="56">
</dataflow>
<dataflow id="304" from="zext_ln103_4" to="next_mul" fromId="29" toId="56">
</dataflow>
<dataflow id="305" from="_ssdm_op_SpecLoopTripCount" to="empty_62" fromId="265" toId="57">
</dataflow>
<dataflow id="307" from="StgValue_306" to="empty_62" fromId="306" toId="57">
</dataflow>
<dataflow id="309" from="StgValue_308" to="empty_62" fromId="308" toId="57">
</dataflow>
<dataflow id="310" from="StgValue_227" to="empty_62" fromId="227" toId="57">
</dataflow>
<dataflow id="311" from="out_h_0" to="icmp_ln21" fromId="54" toId="58">
</dataflow>
<dataflow id="312" from="empty_60" to="icmp_ln21" fromId="33" toId="58">
</dataflow>
<dataflow id="313" from="out_h_0" to="out_h" fromId="54" toId="59">
</dataflow>
<dataflow id="314" from="StgValue_272" to="out_h" fromId="272" toId="59">
</dataflow>
<dataflow id="315" from="icmp_ln21" to="br_ln21" fromId="58" toId="60">
</dataflow>
<dataflow id="316" from="out_h_0" to="zext_ln41_1" fromId="54" toId="61">
</dataflow>
<dataflow id="317" from="out_h_0" to="add_ln79_1" fromId="54" toId="62">
</dataflow>
<dataflow id="319" from="StgValue_318" to="add_ln79_1" fromId="318" toId="62">
</dataflow>
<dataflow id="320" from="zext_ln41_1" to="tmp" fromId="61" toId="63">
</dataflow>
<dataflow id="321" from="phi_mul5" to="tmp" fromId="37" toId="63">
</dataflow>
<dataflow id="322" from="phi_mul" to="zext_ln41_2" fromId="55" toId="65">
</dataflow>
<dataflow id="323" from="out_h" to="zext_ln60" fromId="59" toId="66">
</dataflow>
<dataflow id="324" from="zext_ln103_2" to="mul_ln60" fromId="28" toId="67">
</dataflow>
<dataflow id="325" from="zext_ln60" to="mul_ln60" fromId="66" toId="67">
</dataflow>
<dataflow id="326" from="mul_ln60" to="zext_ln60_1" fromId="67" toId="68">
</dataflow>
<dataflow id="327" from="add_ln79_1" to="zext_ln79" fromId="62" toId="69">
</dataflow>
<dataflow id="328" from="zext_ln103_2" to="mul_ln79" fromId="28" toId="70">
</dataflow>
<dataflow id="329" from="zext_ln79" to="mul_ln79" fromId="69" toId="70">
</dataflow>
<dataflow id="330" from="mul_ln79" to="zext_ln79_2" fromId="70" toId="71">
</dataflow>
<dataflow id="331" from="tmp" to="tmp_cast" fromId="63" toId="72">
</dataflow>
<dataflow id="332" from="zext_ln103_1_cast" to="tmp10" fromId="31" toId="73">
</dataflow>
<dataflow id="333" from="tmp_cast" to="tmp10" fromId="72" toId="73">
</dataflow>
<dataflow id="334" from="out_w" to="out_w_0" fromId="78" toId="75">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="335" from="br_ln22" to="out_w_0" fromId="183" toId="75">
<BackEdge/>
</dataflow>
<dataflow id="336" from="StgValue_244" to="out_w_0" fromId="244" toId="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="337" from="br_ln22" to="out_w_0" fromId="74" toId="75">
</dataflow>
<dataflow id="338" from="_ssdm_op_SpecLoopTripCount" to="empty_63" fromId="265" toId="76">
</dataflow>
<dataflow id="339" from="StgValue_306" to="empty_63" fromId="306" toId="76">
</dataflow>
<dataflow id="340" from="StgValue_308" to="empty_63" fromId="308" toId="76">
</dataflow>
<dataflow id="341" from="StgValue_227" to="empty_63" fromId="227" toId="76">
</dataflow>
<dataflow id="342" from="out_w_0" to="icmp_ln22" fromId="75" toId="77">
</dataflow>
<dataflow id="343" from="empty" to="icmp_ln22" fromId="32" toId="77">
</dataflow>
<dataflow id="344" from="out_w_0" to="out_w" fromId="75" toId="78">
</dataflow>
<dataflow id="345" from="StgValue_272" to="out_w" fromId="272" toId="78">
</dataflow>
<dataflow id="346" from="icmp_ln22" to="br_ln22" fromId="77" toId="79">
</dataflow>
<dataflow id="347" from="out_w_0" to="zext_ln41_3" fromId="75" toId="80">
</dataflow>
<dataflow id="348" from="zext_ln41_3" to="add_ln41" fromId="80" toId="81">
</dataflow>
<dataflow id="349" from="mul_ln41" to="add_ln41" fromId="45" toId="81">
</dataflow>
<dataflow id="350" from="zext_ln41_3" to="add_ln47_2" fromId="80" toId="82">
</dataflow>
<dataflow id="351" from="add_ln47" to="add_ln47_2" fromId="48" toId="82">
</dataflow>
<dataflow id="352" from="zext_ln41_3" to="add_ln53_1" fromId="80" toId="83">
</dataflow>
<dataflow id="353" from="add_ln53" to="add_ln53_1" fromId="50" toId="83">
</dataflow>
<dataflow id="354" from="zext_ln41_3" to="add_ln103" fromId="80" toId="84">
</dataflow>
<dataflow id="355" from="tmp10" to="add_ln103" fromId="73" toId="84">
</dataflow>
<dataflow id="356" from="zext_ln41_2" to="add_ln41_1" fromId="65" toId="86">
</dataflow>
<dataflow id="357" from="add_ln41" to="add_ln41_1" fromId="81" toId="86">
</dataflow>
<dataflow id="358" from="zext_ln41_2" to="add_ln47_3" fromId="65" toId="87">
</dataflow>
<dataflow id="359" from="add_ln47_2" to="add_ln47_3" fromId="82" toId="87">
</dataflow>
<dataflow id="360" from="add_ln41_1" to="zext_ln41_4" fromId="86" toId="88">
</dataflow>
<dataflow id="361" from="input_r" to="input_addr" fromId="208" toId="89">
</dataflow>
<dataflow id="362" from="StgValue_227" to="input_addr" fromId="227" toId="89">
</dataflow>
<dataflow id="363" from="zext_ln41_4" to="input_addr" fromId="88" toId="89">
</dataflow>
<dataflow id="364" from="input_addr" to="input_load" fromId="89" toId="90">
</dataflow>
<dataflow id="365" from="add_ln47_3" to="zext_ln47" fromId="87" toId="91">
</dataflow>
<dataflow id="366" from="input_r" to="input_addr_1" fromId="208" toId="92">
</dataflow>
<dataflow id="367" from="StgValue_227" to="input_addr_1" fromId="227" toId="92">
</dataflow>
<dataflow id="368" from="zext_ln47" to="input_addr_1" fromId="91" toId="92">
</dataflow>
<dataflow id="369" from="input_addr_1" to="input_load_1" fromId="92" toId="93">
</dataflow>
<dataflow id="370" from="zext_ln41_2" to="add_ln53_2" fromId="65" toId="94">
</dataflow>
<dataflow id="371" from="add_ln53_1" to="add_ln53_2" fromId="83" toId="94">
</dataflow>
<dataflow id="372" from="zext_ln60_1" to="add_ln60_2" fromId="68" toId="95">
</dataflow>
<dataflow id="373" from="add_ln41" to="add_ln60_2" fromId="81" toId="95">
</dataflow>
<dataflow id="374" from="input_addr" to="input_load" fromId="89" toId="96">
</dataflow>
<dataflow id="375" from="kernel_addr" to="kernel_load" fromId="23" toId="97">
</dataflow>
<dataflow id="376" from="kernel1_addr" to="kernel1_load" fromId="24" toId="98">
</dataflow>
<dataflow id="377" from="kernel2_addr" to="kernel2_load" fromId="25" toId="99">
</dataflow>
<dataflow id="378" from="input_addr_1" to="input_load_1" fromId="92" toId="100">
</dataflow>
<dataflow id="379" from="add_ln53_2" to="zext_ln53" fromId="94" toId="101">
</dataflow>
<dataflow id="380" from="input_r" to="input_addr_2" fromId="208" toId="102">
</dataflow>
<dataflow id="381" from="StgValue_227" to="input_addr_2" fromId="227" toId="102">
</dataflow>
<dataflow id="382" from="zext_ln53" to="input_addr_2" fromId="101" toId="102">
</dataflow>
<dataflow id="383" from="input_addr_2" to="input_load_2" fromId="102" toId="103">
</dataflow>
<dataflow id="384" from="add_ln60_2" to="zext_ln60_2" fromId="95" toId="104">
</dataflow>
<dataflow id="385" from="input_r" to="input_addr_3" fromId="208" toId="105">
</dataflow>
<dataflow id="386" from="StgValue_227" to="input_addr_3" fromId="227" toId="105">
</dataflow>
<dataflow id="387" from="zext_ln60_2" to="input_addr_3" fromId="104" toId="105">
</dataflow>
<dataflow id="388" from="input_addr_3" to="input_load_3" fromId="105" toId="106">
</dataflow>
<dataflow id="389" from="zext_ln60_1" to="add_ln66" fromId="68" toId="107">
</dataflow>
<dataflow id="390" from="add_ln47_2" to="add_ln66" fromId="82" toId="107">
</dataflow>
<dataflow id="391" from="zext_ln60_1" to="add_ln72" fromId="68" toId="108">
</dataflow>
<dataflow id="392" from="add_ln53_1" to="add_ln72" fromId="83" toId="108">
</dataflow>
<dataflow id="393" from="zext_ln79_2" to="add_ln79" fromId="71" toId="109">
</dataflow>
<dataflow id="394" from="add_ln41" to="add_ln79" fromId="81" toId="109">
</dataflow>
<dataflow id="395" from="zext_ln79_2" to="add_ln85" fromId="71" toId="110">
</dataflow>
<dataflow id="396" from="add_ln47_2" to="add_ln85" fromId="82" toId="110">
</dataflow>
<dataflow id="397" from="zext_ln79_2" to="add_ln91" fromId="71" toId="111">
</dataflow>
<dataflow id="398" from="add_ln53_1" to="add_ln91" fromId="83" toId="111">
</dataflow>
<dataflow id="399" from="kernel_addr" to="kernel_load" fromId="23" toId="112">
</dataflow>
<dataflow id="400" from="kernel1_addr" to="kernel1_load" fromId="24" toId="113">
</dataflow>
<dataflow id="401" from="kernel2_addr" to="kernel2_load" fromId="25" toId="114">
</dataflow>
<dataflow id="402" from="input_addr_2" to="input_load_2" fromId="102" toId="115">
</dataflow>
<dataflow id="403" from="input_addr_3" to="input_load_3" fromId="105" toId="116">
</dataflow>
<dataflow id="404" from="add_ln66" to="zext_ln66" fromId="107" toId="117">
</dataflow>
<dataflow id="405" from="input_r" to="input_addr_4" fromId="208" toId="118">
</dataflow>
<dataflow id="406" from="StgValue_227" to="input_addr_4" fromId="227" toId="118">
</dataflow>
<dataflow id="407" from="zext_ln66" to="input_addr_4" fromId="117" toId="118">
</dataflow>
<dataflow id="408" from="input_addr_4" to="input_load_4" fromId="118" toId="119">
</dataflow>
<dataflow id="409" from="add_ln72" to="zext_ln72" fromId="108" toId="120">
</dataflow>
<dataflow id="410" from="input_r" to="input_addr_5" fromId="208" toId="121">
</dataflow>
<dataflow id="411" from="StgValue_227" to="input_addr_5" fromId="227" toId="121">
</dataflow>
<dataflow id="412" from="zext_ln72" to="input_addr_5" fromId="120" toId="121">
</dataflow>
<dataflow id="413" from="input_addr_5" to="input_load_5" fromId="121" toId="122">
</dataflow>
<dataflow id="415" from="_ssdm_op_Mux.ap_auto.3i16.i2" to="tmp_s" fromId="414" toId="123">
</dataflow>
<dataflow id="416" from="kernel_load" to="tmp_s" fromId="112" toId="123">
</dataflow>
<dataflow id="417" from="kernel1_load" to="tmp_s" fromId="113" toId="123">
</dataflow>
<dataflow id="418" from="kernel2_load" to="tmp_s" fromId="114" toId="123">
</dataflow>
<dataflow id="419" from="trunc_ln41" to="tmp_s" fromId="46" toId="123">
</dataflow>
<dataflow id="420" from="_ssdm_op_Mux.ap_auto.3i16.i2" to="tmp_1" fromId="414" toId="124">
</dataflow>
<dataflow id="421" from="kernel_load" to="tmp_1" fromId="112" toId="124">
</dataflow>
<dataflow id="422" from="kernel1_load" to="tmp_1" fromId="113" toId="124">
</dataflow>
<dataflow id="423" from="kernel2_load" to="tmp_1" fromId="114" toId="124">
</dataflow>
<dataflow id="424" from="add_ln47_1" to="tmp_1" fromId="49" toId="124">
</dataflow>
<dataflow id="425" from="_ssdm_op_Mux.ap_auto.3i16.i2" to="tmp_2" fromId="414" toId="125">
</dataflow>
<dataflow id="426" from="kernel_load" to="tmp_2" fromId="112" toId="125">
</dataflow>
<dataflow id="427" from="kernel1_load" to="tmp_2" fromId="113" toId="125">
</dataflow>
<dataflow id="428" from="kernel2_load" to="tmp_2" fromId="114" toId="125">
</dataflow>
<dataflow id="429" from="xor_ln53" to="tmp_2" fromId="51" toId="125">
</dataflow>
<dataflow id="430" from="_ssdm_op_Mux.ap_auto.3i16.i2" to="tmp_3" fromId="414" toId="126">
</dataflow>
<dataflow id="431" from="kernel_load" to="tmp_3" fromId="112" toId="126">
</dataflow>
<dataflow id="432" from="kernel1_load" to="tmp_3" fromId="113" toId="126">
</dataflow>
<dataflow id="433" from="kernel2_load" to="tmp_3" fromId="114" toId="126">
</dataflow>
<dataflow id="434" from="add_ln60" to="tmp_3" fromId="52" toId="126">
</dataflow>
<dataflow id="435" from="input_addr_4" to="input_load_4" fromId="118" toId="127">
</dataflow>
<dataflow id="436" from="input_addr_5" to="input_load_5" fromId="121" toId="128">
</dataflow>
<dataflow id="437" from="add_ln79" to="zext_ln79_1" fromId="109" toId="129">
</dataflow>
<dataflow id="438" from="input_r" to="input_addr_6" fromId="208" toId="130">
</dataflow>
<dataflow id="439" from="StgValue_227" to="input_addr_6" fromId="227" toId="130">
</dataflow>
<dataflow id="440" from="zext_ln79_1" to="input_addr_6" fromId="129" toId="130">
</dataflow>
<dataflow id="441" from="input_addr_6" to="input_load_6" fromId="130" toId="131">
</dataflow>
<dataflow id="442" from="add_ln85" to="zext_ln85" fromId="110" toId="132">
</dataflow>
<dataflow id="443" from="input_r" to="input_addr_7" fromId="208" toId="133">
</dataflow>
<dataflow id="444" from="StgValue_227" to="input_addr_7" fromId="227" toId="133">
</dataflow>
<dataflow id="445" from="zext_ln85" to="input_addr_7" fromId="132" toId="133">
</dataflow>
<dataflow id="446" from="input_addr_7" to="input_load_7" fromId="133" toId="134">
</dataflow>
<dataflow id="447" from="input_load" to="sext_ln41" fromId="96" toId="135">
</dataflow>
<dataflow id="448" from="tmp_s" to="sext_ln41_1" fromId="123" toId="136">
</dataflow>
<dataflow id="449" from="sext_ln41_1" to="mul_ln41_1" fromId="136" toId="137">
</dataflow>
<dataflow id="450" from="sext_ln41" to="mul_ln41_1" fromId="135" toId="137">
</dataflow>
<dataflow id="451" from="input_load_1" to="sext_ln47" fromId="100" toId="138">
</dataflow>
<dataflow id="452" from="tmp_1" to="sext_ln47_1" fromId="124" toId="139">
</dataflow>
<dataflow id="453" from="sext_ln47_1" to="mul_ln47" fromId="139" toId="140">
</dataflow>
<dataflow id="454" from="sext_ln47" to="mul_ln47" fromId="138" toId="140">
</dataflow>
<dataflow id="455" from="input_load_4" to="sext_ln66" fromId="127" toId="141">
</dataflow>
<dataflow id="456" from="sext_ln41_1" to="mul_ln66" fromId="136" toId="142">
</dataflow>
<dataflow id="457" from="sext_ln66" to="mul_ln66" fromId="141" toId="142">
</dataflow>
<dataflow id="458" from="input_load_5" to="sext_ln72" fromId="128" toId="143">
</dataflow>
<dataflow id="459" from="sext_ln47_1" to="mul_ln72" fromId="139" toId="144">
</dataflow>
<dataflow id="460" from="sext_ln72" to="mul_ln72" fromId="143" toId="144">
</dataflow>
<dataflow id="461" from="input_addr_6" to="input_load_6" fromId="130" toId="145">
</dataflow>
<dataflow id="462" from="input_addr_7" to="input_load_7" fromId="133" toId="146">
</dataflow>
<dataflow id="463" from="add_ln91" to="zext_ln91" fromId="111" toId="147">
</dataflow>
<dataflow id="464" from="input_r" to="input_addr_8" fromId="208" toId="148">
</dataflow>
<dataflow id="465" from="StgValue_227" to="input_addr_8" fromId="227" toId="148">
</dataflow>
<dataflow id="466" from="zext_ln91" to="input_addr_8" fromId="147" toId="148">
</dataflow>
<dataflow id="467" from="input_addr_8" to="input_load_8" fromId="148" toId="149">
</dataflow>
<dataflow id="468" from="input_load_2" to="sext_ln53" fromId="115" toId="150">
</dataflow>
<dataflow id="469" from="tmp_2" to="sext_ln53_1" fromId="125" toId="151">
</dataflow>
<dataflow id="470" from="sext_ln53_1" to="mul_ln53" fromId="151" toId="152">
</dataflow>
<dataflow id="471" from="sext_ln53" to="mul_ln53" fromId="150" toId="152">
</dataflow>
<dataflow id="472" from="input_load_3" to="sext_ln60" fromId="116" toId="153">
</dataflow>
<dataflow id="473" from="tmp_3" to="sext_ln60_1" fromId="126" toId="154">
</dataflow>
<dataflow id="474" from="sext_ln60_1" to="mul_ln60_1" fromId="154" toId="155">
</dataflow>
<dataflow id="475" from="sext_ln60" to="mul_ln60_1" fromId="153" toId="155">
</dataflow>
<dataflow id="476" from="input_load_6" to="sext_ln79" fromId="145" toId="156">
</dataflow>
<dataflow id="477" from="sext_ln53_1" to="mul_ln79_1" fromId="151" toId="157">
</dataflow>
<dataflow id="478" from="sext_ln79" to="mul_ln79_1" fromId="156" toId="157">
</dataflow>
<dataflow id="479" from="input_load_7" to="sext_ln85" fromId="146" toId="158">
</dataflow>
<dataflow id="480" from="sext_ln60_1" to="mul_ln85" fromId="154" toId="159">
</dataflow>
<dataflow id="481" from="sext_ln85" to="mul_ln85" fromId="158" toId="159">
</dataflow>
<dataflow id="482" from="input_addr_8" to="input_load_8" fromId="148" toId="160">
</dataflow>
<dataflow id="484" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="trunc_ln7" fromId="483" toId="161">
</dataflow>
<dataflow id="485" from="mul_ln47" to="trunc_ln7" fromId="140" toId="161">
</dataflow>
<dataflow id="487" from="StgValue_486" to="trunc_ln7" fromId="486" toId="161">
</dataflow>
<dataflow id="489" from="StgValue_488" to="trunc_ln7" fromId="488" toId="161">
</dataflow>
<dataflow id="490" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="trunc_ln92_3" fromId="483" toId="162">
</dataflow>
<dataflow id="491" from="mul_ln41_1" to="trunc_ln92_3" fromId="137" toId="162">
</dataflow>
<dataflow id="492" from="StgValue_486" to="trunc_ln92_3" fromId="486" toId="162">
</dataflow>
<dataflow id="493" from="StgValue_488" to="trunc_ln92_3" fromId="488" toId="162">
</dataflow>
<dataflow id="494" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="trunc_ln" fromId="483" toId="163">
</dataflow>
<dataflow id="495" from="mul_ln66" to="trunc_ln" fromId="142" toId="163">
</dataflow>
<dataflow id="496" from="StgValue_486" to="trunc_ln" fromId="486" toId="163">
</dataflow>
<dataflow id="497" from="StgValue_488" to="trunc_ln" fromId="488" toId="163">
</dataflow>
<dataflow id="498" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="trunc_ln1" fromId="483" toId="164">
</dataflow>
<dataflow id="499" from="mul_ln72" to="trunc_ln1" fromId="144" toId="164">
</dataflow>
<dataflow id="500" from="StgValue_486" to="trunc_ln1" fromId="486" toId="164">
</dataflow>
<dataflow id="501" from="StgValue_488" to="trunc_ln1" fromId="488" toId="164">
</dataflow>
<dataflow id="502" from="trunc_ln92_3" to="add_ln103_1" fromId="162" toId="165">
</dataflow>
<dataflow id="503" from="trunc_ln7" to="add_ln103_1" fromId="161" toId="165">
</dataflow>
<dataflow id="504" from="trunc_ln1" to="add_ln103_5" fromId="164" toId="166">
</dataflow>
<dataflow id="505" from="trunc_ln" to="add_ln103_5" fromId="163" toId="166">
</dataflow>
<dataflow id="506" from="input_load_8" to="sext_ln91" fromId="160" toId="167">
</dataflow>
<dataflow id="507" from="sext_ln41_1" to="mul_ln91" fromId="136" toId="168">
</dataflow>
<dataflow id="508" from="sext_ln91" to="mul_ln91" fromId="167" toId="168">
</dataflow>
<dataflow id="509" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="trunc_ln8" fromId="483" toId="169">
</dataflow>
<dataflow id="510" from="mul_ln53" to="trunc_ln8" fromId="152" toId="169">
</dataflow>
<dataflow id="511" from="StgValue_486" to="trunc_ln8" fromId="486" toId="169">
</dataflow>
<dataflow id="512" from="StgValue_488" to="trunc_ln8" fromId="488" toId="169">
</dataflow>
<dataflow id="513" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="trunc_ln9" fromId="483" toId="170">
</dataflow>
<dataflow id="514" from="mul_ln60_1" to="trunc_ln9" fromId="155" toId="170">
</dataflow>
<dataflow id="515" from="StgValue_486" to="trunc_ln9" fromId="486" toId="170">
</dataflow>
<dataflow id="516" from="StgValue_488" to="trunc_ln9" fromId="488" toId="170">
</dataflow>
<dataflow id="517" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="trunc_ln2" fromId="483" toId="171">
</dataflow>
<dataflow id="518" from="mul_ln79_1" to="trunc_ln2" fromId="157" toId="171">
</dataflow>
<dataflow id="519" from="StgValue_486" to="trunc_ln2" fromId="486" toId="171">
</dataflow>
<dataflow id="520" from="StgValue_488" to="trunc_ln2" fromId="488" toId="171">
</dataflow>
<dataflow id="521" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="trunc_ln3" fromId="483" toId="172">
</dataflow>
<dataflow id="522" from="mul_ln85" to="trunc_ln3" fromId="159" toId="172">
</dataflow>
<dataflow id="523" from="StgValue_486" to="trunc_ln3" fromId="486" toId="172">
</dataflow>
<dataflow id="524" from="StgValue_488" to="trunc_ln3" fromId="488" toId="172">
</dataflow>
<dataflow id="525" from="trunc_ln9" to="add_ln103_2" fromId="170" toId="173">
</dataflow>
<dataflow id="526" from="trunc_ln8" to="add_ln103_2" fromId="169" toId="173">
</dataflow>
<dataflow id="527" from="add_ln103_1" to="add_ln103_4" fromId="165" toId="174">
</dataflow>
<dataflow id="528" from="add_ln103_2" to="add_ln103_4" fromId="173" toId="174">
</dataflow>
<dataflow id="529" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="trunc_ln101_3" fromId="483" toId="175">
</dataflow>
<dataflow id="530" from="mul_ln91" to="trunc_ln101_3" fromId="168" toId="175">
</dataflow>
<dataflow id="531" from="StgValue_486" to="trunc_ln101_3" fromId="486" toId="175">
</dataflow>
<dataflow id="532" from="StgValue_488" to="trunc_ln101_3" fromId="488" toId="175">
</dataflow>
<dataflow id="533" from="trunc_ln101_3" to="add_ln103_6" fromId="175" toId="176">
</dataflow>
<dataflow id="534" from="trunc_ln3" to="add_ln103_6" fromId="172" toId="176">
</dataflow>
<dataflow id="535" from="trunc_ln2" to="add_ln103_7" fromId="171" toId="177">
</dataflow>
<dataflow id="536" from="add_ln103_6" to="add_ln103_7" fromId="176" toId="177">
</dataflow>
<dataflow id="537" from="add_ln103_5" to="add_ln103_8" fromId="166" toId="178">
</dataflow>
<dataflow id="538" from="add_ln103_7" to="add_ln103_8" fromId="177" toId="178">
</dataflow>
<dataflow id="539" from="add_ln103_4" to="add_ln103_3" fromId="174" toId="179">
</dataflow>
<dataflow id="540" from="add_ln103_8" to="add_ln103_3" fromId="178" toId="179">
</dataflow>
<dataflow id="541" from="add_ln103" to="zext_ln103_5" fromId="84" toId="180">
</dataflow>
<dataflow id="542" from="output_r" to="output_addr" fromId="211" toId="181">
</dataflow>
<dataflow id="543" from="StgValue_227" to="output_addr" fromId="227" toId="181">
</dataflow>
<dataflow id="544" from="zext_ln103_5" to="output_addr" fromId="180" toId="181">
</dataflow>
<dataflow id="545" from="add_ln103_3" to="store_ln103" fromId="179" toId="182">
</dataflow>
<dataflow id="546" from="output_addr" to="store_ln103" fromId="181" toId="182">
</dataflow>
<dataflow id="547" from="icmp_ln20" to="StgValue_2" fromId="40" toId="2">
</dataflow>
<dataflow id="548" from="icmp_ln21" to="StgValue_4" fromId="58" toId="4">
</dataflow>
<dataflow id="549" from="icmp_ln22" to="StgValue_6" fromId="77" toId="6">
</dataflow>
</dataflows>


</stg>
