INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'dll_gbtx'...
WARNING:sim - A core named 'dll_gbtx' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'dll_gbtx'...
Delivering associated files for 'dll_gbtx'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'dll_gbtx'...
Delivered 3 files into directory
/home/madorsky/github/alct/ise/alct_LX100_288bn/src/tmp/_cg/dll_gbtx
Delivered 1 file into directory
/home/madorsky/github/alct/ise/alct_LX100_288bn/src/tmp/_cg/dll_gbtx
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx100.nph' in environment
/home/madorsky/software/xilinx/14.7/ISE_DS/ISE/.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'dll_gbtx'...
Generating ISE project...
XCO file found: dll_gbtx.xco
XMDF file found: dll_gbtx_xmdf.tcl
Adding /home/madorsky/github/alct/ise/alct_LX100_288bn/src/tmp/_cg/dll_gbtx.asy
-view all -origin_type imported
Adding /home/madorsky/github/alct/ise/alct_LX100_288bn/src/tmp/_cg/dll_gbtx.ucf
-view all -origin_type created
Adding /home/madorsky/github/alct/ise/alct_LX100_288bn/src/tmp/_cg/dll_gbtx.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/madorsky/github/alct/ise/alct_LX100_288bn/src/tmp/_cg/dll_gbtx.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/madorsky/github/alct/ise/alct_LX100_288bn/src/tmp/_cg/dll_gbtx.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/dll_gbtx"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'dll_gbtx'.
