// Seed: 3604945038
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  for (id_3 = id_3; 1; id_1 = -1) begin : LABEL_0
    assign id_1 = 1'd0;
  end
  wire id_4;
  wire id_5, id_6;
  wire id_7;
  tri0 id_8 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5, id_6;
  wire id_7;
  assign id_5 = id_7;
  module_0 modCall_1 (
      id_1,
      id_6
  );
  wire id_8;
endmodule
