// Seed: 78838889
module module_0 (
    input supply1 id_0,
    input tri0 id_1
);
  logic id_3;
  assign id_3 = id_3;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output tri id_2,
    input wand id_3,
    input tri id_4
    , id_28, id_29, id_30,
    output logic id_5,
    input supply1 id_6,
    input supply1 id_7,
    output wire id_8,
    input wor id_9,
    input tri0 id_10,
    output wand id_11,
    output supply1 id_12,
    input wand id_13,
    input tri0 id_14,
    input tri1 id_15
    , id_31 = {
      1 ? -1'b0 : 1, 1
    },
    input wor id_16,
    output tri id_17,
    input tri0 id_18,
    output tri id_19,
    input wire id_20,
    output tri id_21,
    input wire id_22,
    output tri0 id_23,
    output supply0 id_24,
    input wire id_25,
    input wor id_26
);
  always begin : LABEL_0
    id_5 = id_3 == id_9;
  end
  module_0 modCall_1 (
      id_6,
      id_26
  );
  assign id_1 = -1;
  logic [7:0][1  ==  -1] id_32 = id_32 - "";
endmodule
