<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › include › cpu-sh4 › cpu › sh7785.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>sh7785.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_SH7785_H__</span>
<span class="cp">#define __ASM_SH7785_H__</span>

<span class="cm">/* Boot Mode Pins:</span>
<span class="cm"> *</span>
<span class="cm"> * MODE0: CPG - Initial Pck/Bck Frequency [FRQMR1]</span>
<span class="cm"> * MODE1: CPG - Initial Uck/SHck/DDRck Frequency [FRQMR1]</span>
<span class="cm"> * MODE2: CPG - Reserved (L: Normal operation)</span>
<span class="cm"> * MODE3: CPG - Reserved (L: Normal operation)</span>
<span class="cm"> * MODE4: CPG - Initial PLL setting (72x/36x)</span>
<span class="cm"> * MODE5: LBSC - Area0 Memory Type / Bus Width [CS0BCR.8]</span>
<span class="cm"> * MODE6: LBSC - Area0 Memory Type / Bus Width [CS0BCR.9]</span>
<span class="cm"> * MODE7: LBSC - Area0 Memory Type / Bus Width [CS0BCR.3]</span>
<span class="cm"> * MODE8: LBSC - Endian Mode (L: Big, H: Little) [BCR.31]</span>
<span class="cm"> * MODE9: LBSC - Master/Slave Mode (L: Slave) [BCR.30]</span>
<span class="cm"> * MODE10: CPG - Clock Input (L: Ext Clk, H: Crystal)</span>
<span class="cm"> * MODE11: PCI - Pin Mode (LL: PCI host, LH: PCI slave)</span>
<span class="cm"> * MODE12: PCI - Pin Mode (HL: Local bus, HH: DU)</span>
<span class="cm"> * MODE13: Boot Address Mode (L: 29-bit, H: 32-bit)</span>
<span class="cm"> * MODE14: Reserved (H: Normal operation)</span>
<span class="cm"> *</span>
<span class="cm"> * More information in sh7785 manual Rev.1.00, page 1628.</span>
<span class="cm"> */</span>

<span class="cm">/* Pin Function Controller:</span>
<span class="cm"> * GPIO_FN_xx - GPIO used to select pin function</span>
<span class="cm"> * GPIO_Pxx - GPIO mapped to real I/O pin on CPU</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="cm">/* PA */</span>
	<span class="n">GPIO_PA7</span><span class="p">,</span> <span class="n">GPIO_PA6</span><span class="p">,</span> <span class="n">GPIO_PA5</span><span class="p">,</span> <span class="n">GPIO_PA4</span><span class="p">,</span>
	<span class="n">GPIO_PA3</span><span class="p">,</span> <span class="n">GPIO_PA2</span><span class="p">,</span> <span class="n">GPIO_PA1</span><span class="p">,</span> <span class="n">GPIO_PA0</span><span class="p">,</span>

	<span class="cm">/* PB */</span>
	<span class="n">GPIO_PB7</span><span class="p">,</span> <span class="n">GPIO_PB6</span><span class="p">,</span> <span class="n">GPIO_PB5</span><span class="p">,</span> <span class="n">GPIO_PB4</span><span class="p">,</span>
	<span class="n">GPIO_PB3</span><span class="p">,</span> <span class="n">GPIO_PB2</span><span class="p">,</span> <span class="n">GPIO_PB1</span><span class="p">,</span> <span class="n">GPIO_PB0</span><span class="p">,</span>

	<span class="cm">/* PC */</span>
	<span class="n">GPIO_PC7</span><span class="p">,</span> <span class="n">GPIO_PC6</span><span class="p">,</span> <span class="n">GPIO_PC5</span><span class="p">,</span> <span class="n">GPIO_PC4</span><span class="p">,</span>
	<span class="n">GPIO_PC3</span><span class="p">,</span> <span class="n">GPIO_PC2</span><span class="p">,</span> <span class="n">GPIO_PC1</span><span class="p">,</span> <span class="n">GPIO_PC0</span><span class="p">,</span>

	<span class="cm">/* PD */</span>
	<span class="n">GPIO_PD7</span><span class="p">,</span> <span class="n">GPIO_PD6</span><span class="p">,</span> <span class="n">GPIO_PD5</span><span class="p">,</span> <span class="n">GPIO_PD4</span><span class="p">,</span>
	<span class="n">GPIO_PD3</span><span class="p">,</span> <span class="n">GPIO_PD2</span><span class="p">,</span> <span class="n">GPIO_PD1</span><span class="p">,</span> <span class="n">GPIO_PD0</span><span class="p">,</span>

	<span class="cm">/* PE */</span>
	<span class="n">GPIO_PE5</span><span class="p">,</span> <span class="n">GPIO_PE4</span><span class="p">,</span> <span class="n">GPIO_PE3</span><span class="p">,</span> <span class="n">GPIO_PE2</span><span class="p">,</span>
	<span class="n">GPIO_PE1</span><span class="p">,</span> <span class="n">GPIO_PE0</span><span class="p">,</span>

	<span class="cm">/* PF */</span>
	<span class="n">GPIO_PF7</span><span class="p">,</span> <span class="n">GPIO_PF6</span><span class="p">,</span> <span class="n">GPIO_PF5</span><span class="p">,</span> <span class="n">GPIO_PF4</span><span class="p">,</span>
	<span class="n">GPIO_PF3</span><span class="p">,</span> <span class="n">GPIO_PF2</span><span class="p">,</span> <span class="n">GPIO_PF1</span><span class="p">,</span> <span class="n">GPIO_PF0</span><span class="p">,</span>

	<span class="cm">/* PG */</span>
	<span class="n">GPIO_PG7</span><span class="p">,</span> <span class="n">GPIO_PG6</span><span class="p">,</span> <span class="n">GPIO_PG5</span><span class="p">,</span> <span class="n">GPIO_PG4</span><span class="p">,</span>
	<span class="n">GPIO_PG3</span><span class="p">,</span> <span class="n">GPIO_PG2</span><span class="p">,</span> <span class="n">GPIO_PG1</span><span class="p">,</span> <span class="n">GPIO_PG0</span><span class="p">,</span>

	<span class="cm">/* PH */</span>
	<span class="n">GPIO_PH7</span><span class="p">,</span> <span class="n">GPIO_PH6</span><span class="p">,</span> <span class="n">GPIO_PH5</span><span class="p">,</span> <span class="n">GPIO_PH4</span><span class="p">,</span>
	<span class="n">GPIO_PH3</span><span class="p">,</span> <span class="n">GPIO_PH2</span><span class="p">,</span> <span class="n">GPIO_PH1</span><span class="p">,</span> <span class="n">GPIO_PH0</span><span class="p">,</span>

	<span class="cm">/* PJ */</span>
	<span class="n">GPIO_PJ7</span><span class="p">,</span> <span class="n">GPIO_PJ6</span><span class="p">,</span> <span class="n">GPIO_PJ5</span><span class="p">,</span> <span class="n">GPIO_PJ4</span><span class="p">,</span>
	<span class="n">GPIO_PJ3</span><span class="p">,</span> <span class="n">GPIO_PJ2</span><span class="p">,</span> <span class="n">GPIO_PJ1</span><span class="p">,</span> <span class="n">GPIO_PJ0</span><span class="p">,</span>

	<span class="cm">/* PK */</span>
	<span class="n">GPIO_PK7</span><span class="p">,</span> <span class="n">GPIO_PK6</span><span class="p">,</span> <span class="n">GPIO_PK5</span><span class="p">,</span> <span class="n">GPIO_PK4</span><span class="p">,</span>
	<span class="n">GPIO_PK3</span><span class="p">,</span> <span class="n">GPIO_PK2</span><span class="p">,</span> <span class="n">GPIO_PK1</span><span class="p">,</span> <span class="n">GPIO_PK0</span><span class="p">,</span>

	<span class="cm">/* PL */</span>
	<span class="n">GPIO_PL7</span><span class="p">,</span> <span class="n">GPIO_PL6</span><span class="p">,</span> <span class="n">GPIO_PL5</span><span class="p">,</span> <span class="n">GPIO_PL4</span><span class="p">,</span>
	<span class="n">GPIO_PL3</span><span class="p">,</span> <span class="n">GPIO_PL2</span><span class="p">,</span> <span class="n">GPIO_PL1</span><span class="p">,</span> <span class="n">GPIO_PL0</span><span class="p">,</span>

	<span class="cm">/* PM */</span>
	<span class="n">GPIO_PM1</span><span class="p">,</span> <span class="n">GPIO_PM0</span><span class="p">,</span>

	<span class="cm">/* PN */</span>
	<span class="n">GPIO_PN7</span><span class="p">,</span> <span class="n">GPIO_PN6</span><span class="p">,</span> <span class="n">GPIO_PN5</span><span class="p">,</span> <span class="n">GPIO_PN4</span><span class="p">,</span>
	<span class="n">GPIO_PN3</span><span class="p">,</span> <span class="n">GPIO_PN2</span><span class="p">,</span> <span class="n">GPIO_PN1</span><span class="p">,</span> <span class="n">GPIO_PN0</span><span class="p">,</span>

	<span class="cm">/* PP */</span>
	<span class="n">GPIO_PP5</span><span class="p">,</span> <span class="n">GPIO_PP4</span><span class="p">,</span>
	<span class="n">GPIO_PP3</span><span class="p">,</span> <span class="n">GPIO_PP2</span><span class="p">,</span> <span class="n">GPIO_PP1</span><span class="p">,</span> <span class="n">GPIO_PP0</span><span class="p">,</span>

	<span class="cm">/* PQ */</span>
	<span class="n">GPIO_PQ4</span><span class="p">,</span>
	<span class="n">GPIO_PQ3</span><span class="p">,</span> <span class="n">GPIO_PQ2</span><span class="p">,</span> <span class="n">GPIO_PQ1</span><span class="p">,</span> <span class="n">GPIO_PQ0</span><span class="p">,</span>

	<span class="cm">/* PR */</span>
	<span class="n">GPIO_PR3</span><span class="p">,</span> <span class="n">GPIO_PR2</span><span class="p">,</span> <span class="n">GPIO_PR1</span><span class="p">,</span> <span class="n">GPIO_PR0</span><span class="p">,</span>

	<span class="n">GPIO_FN_D63_AD31</span><span class="p">,</span>
	<span class="n">GPIO_FN_D62_AD30</span><span class="p">,</span>
	<span class="n">GPIO_FN_D61_AD29</span><span class="p">,</span>
	<span class="n">GPIO_FN_D60_AD28</span><span class="p">,</span>
	<span class="n">GPIO_FN_D59_AD27</span><span class="p">,</span>
	<span class="n">GPIO_FN_D58_AD26</span><span class="p">,</span>
	<span class="n">GPIO_FN_D57_AD25</span><span class="p">,</span>
	<span class="n">GPIO_FN_D56_AD24</span><span class="p">,</span>
	<span class="n">GPIO_FN_D55_AD23</span><span class="p">,</span>
	<span class="n">GPIO_FN_D54_AD22</span><span class="p">,</span>
	<span class="n">GPIO_FN_D53_AD21</span><span class="p">,</span>
	<span class="n">GPIO_FN_D52_AD20</span><span class="p">,</span>
	<span class="n">GPIO_FN_D51_AD19</span><span class="p">,</span>
	<span class="n">GPIO_FN_D50_AD18</span><span class="p">,</span>
	<span class="n">GPIO_FN_D49_AD17_DB5</span><span class="p">,</span>
	<span class="n">GPIO_FN_D48_AD16_DB4</span><span class="p">,</span>
	<span class="n">GPIO_FN_D47_AD15_DB3</span><span class="p">,</span>
	<span class="n">GPIO_FN_D46_AD14_DB2</span><span class="p">,</span>
	<span class="n">GPIO_FN_D45_AD13_DB1</span><span class="p">,</span>
	<span class="n">GPIO_FN_D44_AD12_DB0</span><span class="p">,</span>
	<span class="n">GPIO_FN_D43_AD11_DG5</span><span class="p">,</span>
	<span class="n">GPIO_FN_D42_AD10_DG4</span><span class="p">,</span>
	<span class="n">GPIO_FN_D41_AD9_DG3</span><span class="p">,</span>
	<span class="n">GPIO_FN_D40_AD8_DG2</span><span class="p">,</span>
	<span class="n">GPIO_FN_D39_AD7_DG1</span><span class="p">,</span>
	<span class="n">GPIO_FN_D38_AD6_DG0</span><span class="p">,</span>
	<span class="n">GPIO_FN_D37_AD5_DR5</span><span class="p">,</span>
	<span class="n">GPIO_FN_D36_AD4_DR4</span><span class="p">,</span>
	<span class="n">GPIO_FN_D35_AD3_DR3</span><span class="p">,</span>
	<span class="n">GPIO_FN_D34_AD2_DR2</span><span class="p">,</span>
	<span class="n">GPIO_FN_D33_AD1_DR1</span><span class="p">,</span>
	<span class="n">GPIO_FN_D32_AD0_DR0</span><span class="p">,</span>
	<span class="n">GPIO_FN_REQ1</span><span class="p">,</span>
	<span class="n">GPIO_FN_REQ2</span><span class="p">,</span>
	<span class="n">GPIO_FN_REQ3</span><span class="p">,</span>
	<span class="n">GPIO_FN_GNT1</span><span class="p">,</span>
	<span class="n">GPIO_FN_GNT2</span><span class="p">,</span>
	<span class="n">GPIO_FN_GNT3</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMCCLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_D31</span><span class="p">,</span>
	<span class="n">GPIO_FN_D30</span><span class="p">,</span>
	<span class="n">GPIO_FN_D29</span><span class="p">,</span>
	<span class="n">GPIO_FN_D28</span><span class="p">,</span>
	<span class="n">GPIO_FN_D27</span><span class="p">,</span>
	<span class="n">GPIO_FN_D26</span><span class="p">,</span>
	<span class="n">GPIO_FN_D25</span><span class="p">,</span>
	<span class="n">GPIO_FN_D24</span><span class="p">,</span>
	<span class="n">GPIO_FN_D23</span><span class="p">,</span>
	<span class="n">GPIO_FN_D22</span><span class="p">,</span>
	<span class="n">GPIO_FN_D21</span><span class="p">,</span>
	<span class="n">GPIO_FN_D20</span><span class="p">,</span>
	<span class="n">GPIO_FN_D19</span><span class="p">,</span>
	<span class="n">GPIO_FN_D18</span><span class="p">,</span>
	<span class="n">GPIO_FN_D17</span><span class="p">,</span>
	<span class="n">GPIO_FN_D16</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF1_SCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF1_RXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF1_TXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF0_CTS</span><span class="p">,</span>
	<span class="n">GPIO_FN_INTD</span><span class="p">,</span>
	<span class="n">GPIO_FN_FCE</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF0_RTS</span><span class="p">,</span>
	<span class="n">GPIO_FN_HSPI_CS</span><span class="p">,</span>
	<span class="n">GPIO_FN_FSE</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF0_SCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_HSPI_CLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_FRE</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF0_RXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_HSPI_RX</span><span class="p">,</span>
	<span class="n">GPIO_FN_FRB</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF0_TXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_HSPI_TX</span><span class="p">,</span>
	<span class="n">GPIO_FN_FWE</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF5_TXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_HAC1_SYNC</span><span class="p">,</span>
	<span class="n">GPIO_FN_SSI1_WS</span><span class="p">,</span>
	<span class="n">GPIO_FN_SIOF_TXD_PJ</span><span class="p">,</span>
	<span class="n">GPIO_FN_HAC0_SDOUT</span><span class="p">,</span>
	<span class="n">GPIO_FN_SSI0_SDATA</span><span class="p">,</span>
	<span class="n">GPIO_FN_SIOF_RXD_PJ</span><span class="p">,</span>
	<span class="n">GPIO_FN_HAC0_SDIN</span><span class="p">,</span>
	<span class="n">GPIO_FN_SSI0_SCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_SIOF_SYNC_PJ</span><span class="p">,</span>
	<span class="n">GPIO_FN_HAC0_SYNC</span><span class="p">,</span>
	<span class="n">GPIO_FN_SSI0_WS</span><span class="p">,</span>
	<span class="n">GPIO_FN_SIOF_MCLK_PJ</span><span class="p">,</span>
	<span class="n">GPIO_FN_HAC_RES</span><span class="p">,</span>
	<span class="n">GPIO_FN_SIOF_SCK_PJ</span><span class="p">,</span>
	<span class="n">GPIO_FN_HAC0_BITCLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_SSI0_CLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_HAC1_BITCLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_SSI1_CLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_TCLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_IOIS16</span><span class="p">,</span>
	<span class="n">GPIO_FN_STATUS0</span><span class="p">,</span>
	<span class="n">GPIO_FN_DRAK0_PK3</span><span class="p">,</span>
	<span class="n">GPIO_FN_STATUS1</span><span class="p">,</span>
	<span class="n">GPIO_FN_DRAK1_PK2</span><span class="p">,</span>
	<span class="n">GPIO_FN_DACK2</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF2_TXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMCCMD</span><span class="p">,</span>
	<span class="n">GPIO_FN_SIOF_TXD_PK</span><span class="p">,</span>
	<span class="n">GPIO_FN_DACK3</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF2_SCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMCDAT</span><span class="p">,</span>
	<span class="n">GPIO_FN_SIOF_SCK_PK</span><span class="p">,</span>
	<span class="n">GPIO_FN_DREQ0</span><span class="p">,</span>
	<span class="n">GPIO_FN_DREQ1</span><span class="p">,</span>
	<span class="n">GPIO_FN_DRAK0_PK1</span><span class="p">,</span>
	<span class="n">GPIO_FN_DRAK1_PK0</span><span class="p">,</span>
	<span class="n">GPIO_FN_DREQ2</span><span class="p">,</span>
	<span class="n">GPIO_FN_INTB</span><span class="p">,</span>
	<span class="n">GPIO_FN_DREQ3</span><span class="p">,</span>
	<span class="n">GPIO_FN_INTC</span><span class="p">,</span>
	<span class="n">GPIO_FN_DRAK2</span><span class="p">,</span>
	<span class="n">GPIO_FN_CE2A</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRL4</span><span class="p">,</span>
	<span class="n">GPIO_FN_FD4</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRL5</span><span class="p">,</span>
	<span class="n">GPIO_FN_FD5</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRL6</span><span class="p">,</span>
	<span class="n">GPIO_FN_FD6</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRL7</span><span class="p">,</span>
	<span class="n">GPIO_FN_FD7</span><span class="p">,</span>
	<span class="n">GPIO_FN_DRAK3</span><span class="p">,</span>
	<span class="n">GPIO_FN_CE2B</span><span class="p">,</span>
	<span class="n">GPIO_FN_BREQ_BSACK</span><span class="p">,</span>
	<span class="n">GPIO_FN_BACK_BSREQ</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF5_RXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_HAC1_SDIN</span><span class="p">,</span>
	<span class="n">GPIO_FN_SSI1_SCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF5_SCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_HAC1_SDOUT</span><span class="p">,</span>
	<span class="n">GPIO_FN_SSI1_SDATA</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF3_TXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_FCLE</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF3_RXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_FALE</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF3_SCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_FD0</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF4_TXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_FD1</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF4_RXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_FD2</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF4_SCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_FD3</span><span class="p">,</span>
	<span class="n">GPIO_FN_DEVSEL_DCLKOUT</span><span class="p">,</span>
	<span class="n">GPIO_FN_STOP_CDE</span><span class="p">,</span>
	<span class="n">GPIO_FN_LOCK_ODDF</span><span class="p">,</span>
	<span class="n">GPIO_FN_TRDY_DISPL</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRDY_HSYNC</span><span class="p">,</span>
	<span class="n">GPIO_FN_PCIFRAME_VSYNC</span><span class="p">,</span>
	<span class="n">GPIO_FN_INTA</span><span class="p">,</span>
	<span class="n">GPIO_FN_GNT0_GNTIN</span><span class="p">,</span>
	<span class="n">GPIO_FN_REQ0_REQOUT</span><span class="p">,</span>
	<span class="n">GPIO_FN_PERR</span><span class="p">,</span>
	<span class="n">GPIO_FN_SERR</span><span class="p">,</span>
	<span class="n">GPIO_FN_WE7_CBE3</span><span class="p">,</span>
	<span class="n">GPIO_FN_WE6_CBE2</span><span class="p">,</span>
	<span class="n">GPIO_FN_WE5_CBE1</span><span class="p">,</span>
	<span class="n">GPIO_FN_WE4_CBE0</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIF2_RXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_SIOF_RXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_MRESETOUT</span><span class="p">,</span>
	<span class="n">GPIO_FN_IRQOUT</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_SH7785_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
