#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 26 17:58:57 2018
# Process ID: 9808
# Current directory: C:/Users/micro/Vivado EE316/project_6/project_6.runs/synth_3
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: C:/Users/micro/Vivado EE316/project_6/project_6.runs/synth_3/top_module.vds
# Journal file: C:/Users/micro/Vivado EE316/project_6/project_6.runs/synth_3\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5888 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 334.211 ; gain = 101.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/top_module.v:3]
INFO: [Synth 8-638] synthesizing module 'ss_toggle' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/ss_toggle.v:4]
WARNING: [Synth 8-5788] Register buffer_reg in module ss_toggle is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/ss_toggle.v:23]
INFO: [Synth 8-256] done synthesizing module 'ss_toggle' (1#1) [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/ss_toggle.v:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv_refresh' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/clkdiv.v:4]
INFO: [Synth 8-256] done synthesizing module 'clkdiv_refresh' (2#1) [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/clkdiv.v:4]
INFO: [Synth 8-638] synthesizing module 'clk_div_count' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/clk_div_disp.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_div_count' (3#1) [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/clk_div_disp.v:3]
INFO: [Synth 8-638] synthesizing module 'up_counter' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/up_counter.v:4]
INFO: [Synth 8-256] done synthesizing module 'up_counter' (4#1) [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/up_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'down_counter' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/down_counter.v:3]
INFO: [Synth 8-256] done synthesizing module 'down_counter' (5#1) [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/down_counter.v:3]
INFO: [Synth 8-638] synthesizing module 'hex_to_7seg' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/hex_to_7seg.v:4]
INFO: [Synth 8-256] done synthesizing module 'hex_to_7seg' (6#1) [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/hex_to_7seg.v:4]
INFO: [Synth 8-638] synthesizing module 'disp_fsm' [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/disp_fsm.v:5]
INFO: [Synth 8-256] done synthesizing module 'disp_fsm' (7#1) [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/disp_fsm.v:5]
INFO: [Synth 8-256] done synthesizing module 'top_module' (8#1) [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 386.832 ; gain = 154.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 386.832 ; gain = 154.063
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/constrs_1/imports/Vivado EE316/Basys3_Master_7seg_disp.xdc]
WARNING: [Vivado 12-507] No nets matched 'ss_IBUF'. [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/constrs_1/imports/Vivado EE316/Basys3_Master_7seg_disp.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/constrs_1/imports/Vivado EE316/Basys3_Master_7seg_disp.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/constrs_1/imports/Vivado EE316/Basys3_Master_7seg_disp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/constrs_1/imports/Vivado EE316/Basys3_Master_7seg_disp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 720.992 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 720.992 ; gain = 488.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 720.992 ; gain = 488.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 720.992 ; gain = 488.223
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element COUNT_reg was removed.  [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/clkdiv.v:11]
WARNING: [Synth 8-6014] Unused sequential element COUNT_reg was removed.  [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/clk_div_disp.v:17]
WARNING: [Synth 8-6014] Unused sequential element reg_d4_reg was removed.  [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/down_counter.v:28]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 720.992 ; gain = 488.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 37    
	   4 Input      4 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ss_toggle 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clkdiv_refresh 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module clk_div_count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module up_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 13    
Module down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 14    
	   6 Input      2 Bit        Muxes := 1     
Module disp_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element c9/COUNT_reg was removed.  [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/clkdiv.v:11]
WARNING: [Synth 8-6014] Unused sequential element c1/COUNT_reg was removed.  [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/clk_div_disp.v:17]
WARNING: [Synth 8-6014] Unused sequential element c10/reg_d4_reg was removed.  [C:/Users/micro/Vivado EE316/project_6/project_6.srcs/sources_1/new/down_counter.v:28]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 720.992 ; gain = 488.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 720.992 ; gain = 488.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 724.914 ; gain = 492.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 737.297 ; gain = 504.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 737.297 ; gain = 504.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 737.297 ; gain = 504.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 737.297 ; gain = 504.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 737.297 ; gain = 504.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 737.297 ; gain = 504.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 737.297 ; gain = 504.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    10|
|3     |LUT1   |     4|
|4     |LUT2   |    12|
|5     |LUT3   |    21|
|6     |LUT4   |    16|
|7     |LUT5   |    25|
|8     |LUT6   |    70|
|9     |FDCE   |     1|
|10    |FDRE   |    64|
|11    |IBUF   |    13|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   251|
|2     |  c1     |clk_div_count  |    36|
|3     |  c10    |down_counter   |   106|
|4     |  c2     |up_counter     |    50|
|5     |  c7     |disp_fsm       |     8|
|6     |  c8     |ss_toggle      |     4|
|7     |  c9     |clkdiv_refresh |    19|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 737.297 ; gain = 504.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 737.297 ; gain = 170.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 737.297 ; gain = 504.527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 737.297 ; gain = 510.457
INFO: [Common 17-1381] The checkpoint 'C:/Users/micro/Vivado EE316/project_6/project_6.runs/synth_3/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 737.297 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 26 18:00:00 2018...
