/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [39:0] _00_;
  reg [4:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  reg [14:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_56z;
  reg [9:0] celloutsig_0_5z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[128], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 40'h0000000000;
    else _00_ <= { celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_34z, celloutsig_0_36z, celloutsig_0_34z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_34z, celloutsig_0_11z, celloutsig_0_32z, celloutsig_0_24z, celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_29z, celloutsig_0_33z, celloutsig_0_2z, celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_19z };
  always_ff @(posedge clkin_data[160], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_0z = in_data[52] & ~(in_data[34]);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(celloutsig_0_1z);
  assign celloutsig_0_33z = celloutsig_0_32z & ~(celloutsig_0_13z);
  assign celloutsig_0_34z = celloutsig_0_4z & ~(celloutsig_0_11z);
  assign celloutsig_0_35z = celloutsig_0_10z & ~(celloutsig_0_23z);
  assign celloutsig_0_36z = celloutsig_0_21z & ~(celloutsig_0_31z);
  assign celloutsig_0_40z = celloutsig_0_31z & ~(celloutsig_0_28z);
  assign celloutsig_0_4z = in_data[71] & ~(in_data[44]);
  assign celloutsig_0_42z = celloutsig_0_25z & ~(celloutsig_0_31z);
  assign celloutsig_0_51z = celloutsig_0_2z & ~(celloutsig_0_43z[3]);
  assign celloutsig_0_56z = celloutsig_0_5z[8] & ~(celloutsig_0_25z);
  assign celloutsig_0_6z = celloutsig_0_4z & ~(celloutsig_0_2z);
  assign celloutsig_0_67z = celloutsig_0_51z & ~(_00_[11]);
  assign celloutsig_0_70z = celloutsig_0_30z & ~(celloutsig_0_33z);
  assign celloutsig_0_71z = celloutsig_0_56z & ~(celloutsig_0_67z);
  assign celloutsig_0_73z = celloutsig_0_21z & ~(celloutsig_0_18z);
  assign celloutsig_0_74z = celloutsig_0_70z & ~(celloutsig_0_71z);
  assign celloutsig_1_0z = in_data[141] & ~(in_data[175]);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(in_data[160]);
  assign celloutsig_1_2z = celloutsig_1_1z & ~(celloutsig_1_0z);
  assign celloutsig_1_3z = in_data[172] & ~(celloutsig_1_0z);
  assign celloutsig_1_4z = in_data[145] & ~(celloutsig_1_3z);
  assign celloutsig_1_7z = celloutsig_1_2z & ~(celloutsig_1_3z);
  assign celloutsig_0_8z = celloutsig_0_0z & ~(celloutsig_0_6z);
  assign celloutsig_1_10z = celloutsig_1_1z & ~(celloutsig_1_4z);
  assign celloutsig_1_18z = _01_[3] & ~(celloutsig_1_10z);
  assign celloutsig_0_9z = celloutsig_0_6z & ~(celloutsig_0_2z);
  assign celloutsig_1_19z = _01_[2] & ~(celloutsig_1_10z);
  assign celloutsig_0_10z = celloutsig_0_2z & ~(celloutsig_0_2z);
  assign celloutsig_0_11z = celloutsig_0_2z & ~(celloutsig_0_4z);
  assign celloutsig_0_1z = in_data[89] & ~(celloutsig_0_0z);
  assign celloutsig_0_13z = celloutsig_0_5z[7] & ~(celloutsig_0_2z);
  assign celloutsig_0_14z = celloutsig_0_1z & ~(celloutsig_0_11z);
  assign celloutsig_0_15z = in_data[77] & ~(celloutsig_0_10z);
  assign celloutsig_0_16z = celloutsig_0_1z & ~(celloutsig_0_2z);
  assign celloutsig_0_17z = celloutsig_0_4z & ~(celloutsig_0_4z);
  assign celloutsig_0_18z = celloutsig_0_14z & ~(in_data[42]);
  assign celloutsig_0_19z = celloutsig_0_9z & ~(celloutsig_0_17z);
  assign celloutsig_0_20z = celloutsig_0_0z & ~(celloutsig_0_11z);
  assign celloutsig_0_21z = celloutsig_0_6z & ~(celloutsig_0_11z);
  assign celloutsig_0_22z = celloutsig_0_20z & ~(celloutsig_0_15z);
  assign celloutsig_0_23z = celloutsig_0_18z & ~(celloutsig_0_8z);
  assign celloutsig_0_24z = celloutsig_0_1z & ~(celloutsig_0_18z);
  assign celloutsig_0_25z = celloutsig_0_4z & ~(celloutsig_0_1z);
  assign celloutsig_0_27z = celloutsig_0_15z & ~(celloutsig_0_21z);
  assign celloutsig_0_28z = celloutsig_0_10z & ~(celloutsig_0_22z);
  assign celloutsig_0_29z = celloutsig_0_27z & ~(celloutsig_0_2z);
  assign celloutsig_0_30z = in_data[1] & ~(celloutsig_0_10z);
  assign celloutsig_0_31z = celloutsig_0_17z & ~(celloutsig_0_6z);
  assign celloutsig_0_32z = celloutsig_0_2z & ~(celloutsig_0_23z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_43z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_43z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_35z, celloutsig_0_30z, celloutsig_0_33z, celloutsig_0_40z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_33z, celloutsig_0_34z, celloutsig_0_42z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_5z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_5z = in_data[24:15];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
