Quartus Prime Archive log --	C:/FPGA_Projects/MAX1000/flash_security_demo/top.qarlog

Archive:	C:/FPGA_Projects/MAX1000/flash_security_demo/top.qar
Date:		Fri Sep 29 09:20:13 2017
Quartus Prime		17.0.2 Build 602 07/19/2017 SJ Lite Edition

	=========== Files Selected: ===========
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system.qsys
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system.sopcinfo
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/nios_system.cmp
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/nios_system.debuginfo
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/nios_system.qip
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/nios_system.regmap
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/nios_system.vhd
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/nios_system_rst_controller.vhd
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/nios_system_rst_controller_001.vhd
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/altera_merlin_master_agent.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/altera_merlin_master_translator.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/altera_reset_controller.sdc
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/altera_reset_controller.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/altera_reset_synchronizer.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_altpll_0.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_irq_mapper.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_003.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_ociram_default_contents.mif
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_rf_ram_a.mif
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_rf_ram_b.mif
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.hex
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_onchip_memory2_0.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_pio_0.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_pio_1.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_spi_0.v
C:/FPGA_Projects/MAX1000/flash_security_demo/nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v
C:/FPGA_Projects/MAX1000/flash_security_demo/top.jdi
C:/FPGA_Projects/MAX1000/flash_security_demo/top.pof
C:/FPGA_Projects/MAX1000/flash_security_demo/top.qpf
C:/FPGA_Projects/MAX1000/flash_security_demo/top.qsf
C:/FPGA_Projects/MAX1000/flash_security_demo/top.sld
C:/FPGA_Projects/MAX1000/flash_security_demo/top.sof
C:/FPGA_Projects/MAX1000/flash_security_demo/top.vhd
C:/FPGA_Projects/MAX1000/flash_security_demo/top_assignment_defaults.qdf
	======= Total: 66 files to archive =======

	================ Status: ===============
All files archived successfully.
