#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May  7 16:21:02 2024
# Process ID: 5636
# Current directory: D:/Github/Zybo-Z7-20-pcam-5c/vivado_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10392 D:\Github\Zybo-Z7-20-pcam-5c\vivado_proj\Zybo-Z7-20-pcam-5c.xpr
# Log file: D:/Github/Zybo-Z7-20-pcam-5c/vivado_proj/vivado.log
# Journal file: D:/Github/Zybo-Z7-20-pcam-5c/vivado_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Github/Zybo-Z7-20-pcam-5c/vivado_proj/Zybo-Z7-20-pcam-5c.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/Github/Zybo-Z7-20-pcam-5c/vivado_proj/Zybo-Z7-20-pcam-5c.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/Zybo-Z7-20-pcam-5c/vivado_proj/Zybo-Z7-20-pcam-5c.ipdefs/repo_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 974.867 ; gain = 362.758
update_compile_order -fileset sources_1
open_bd_design {D:/Github/Zybo-Z7-20-pcam-5c/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- digilentinc.com:user:AXI_BayerToRGB:1.0 - AXI_BayerToRGB_1
Adding component instance block -- digilentinc.com:user:AXI_GammaCorrection:1.0 - AXI_GammaCorrection_0
Adding component instance block -- xilinx.com:module_ref:DVIClocking:1.0 - DVIClocking_0
Adding component instance block -- digilentinc.com:ip:MIPI_CSI_2_RX:1.2 - MIPI_CSI_2_RX_0
Adding component instance block -- digilentinc.com:ip:MIPI_D_PHY_RX:1.3 - MIPI_D_PHY_RX_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_vid_clk_dyn
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - video_dynclk
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - vtg
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/SerialClk(undef) and /rgb2dvi_0/SerialClk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/PixelClk(undef) and /rgb2dvi_0/PixelClk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/PixelClk(undef) and /rst_vid_clk_dyn/slowest_sync_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/PixelClk(undef) and /v_axi4s_vid_out_0/vid_io_out_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /DVIClocking_0/PixelClk(undef) and /vtg/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_dynclk/pxl_clk_5x(clk) and /DVIClocking_0/PixelClk5X(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /v_axi4s_vid_out_0/locked(undef) and /rgb2dvi_0/aRst_n(rst)
Successfully read diagram <system> from BD file <D:/Github/Zybo-Z7-20-pcam-5c/vivado_proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1652.551 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue May  7 16:26:34 2024] Launched synth_1...
Run output will be captured here: D:/Github/Zybo-Z7-20-pcam-5c/vivado_proj/Zybo-Z7-20-pcam-5c.runs/synth_1/runme.log
[Tue May  7 16:26:34 2024] Launched impl_1...
Run output will be captured here: D:/Github/Zybo-Z7-20-pcam-5c/vivado_proj/Zybo-Z7-20-pcam-5c.runs/impl_1/runme.log
open_hw
file mkdir D:/Github/Zybo-Z7-20-pcam-5c/vivado_proj/Zybo-Z7-20-pcam-5c.sdk
file copy -force D:/Github/Zybo-Z7-20-pcam-5c/vivado_proj/Zybo-Z7-20-pcam-5c.runs/impl_1/system_wrapper.sysdef D:/Github/Zybo-Z7-20-pcam-5c/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper.hdf

launch_sdk -workspace D:/Github/Zybo-Z7-20-pcam-5c/vivado_proj/Zybo-Z7-20-pcam-5c.sdk -hwspec D:/Github/Zybo-Z7-20-pcam-5c/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Github/Zybo-Z7-20-pcam-5c/vivado_proj/Zybo-Z7-20-pcam-5c.sdk -hwspec D:/Github/Zybo-Z7-20-pcam-5c/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  7 17:14:23 2024...
