// Seed: 1325954645
module module_0 (
    output wand id_0,
    input uwire id_1,
    output wire id_2,
    input supply0 id_3,
    output wire id_4,
    input uwire id_5,
    output wand id_6
);
  id_8(
      .id_0(1'd0), .id_1(1), .id_2(1'd0), .id_3(id_0), .id_4(id_4)
  );
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    input tri id_2,
    input tri1 id_3,
    output uwire id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    output tri id_8,
    input tri0 id_9,
    output supply1 id_10,
    output wor id_11,
    input tri id_12
    , id_57,
    input supply1 id_13,
    input uwire id_14,
    input tri0 id_15,
    input wand id_16,
    output wire id_17,
    output supply1 id_18,
    input supply1 id_19,
    input supply1 id_20,
    input wire id_21,
    input wire id_22,
    input tri id_23,
    output wire id_24,
    output wand id_25,
    output tri0 id_26,
    output wor id_27,
    input supply1 id_28,
    output supply0 id_29,
    output supply0 id_30,
    input uwire id_31,
    output tri id_32,
    output wand id_33,
    input wire id_34,
    output uwire id_35,
    output tri1 id_36,
    output uwire id_37,
    input tri id_38,
    input wand id_39,
    output tri0 id_40,
    input wire id_41,
    input uwire id_42,
    input tri0 id_43,
    input wand id_44,
    input logic id_45,
    output logic id_46,
    output logic id_47,
    input uwire id_48,
    input supply1 id_49,
    input tri1 id_50,
    output wor id_51,
    output wand id_52,
    input tri id_53
    , id_58,
    output tri1 id_54,
    output supply1 id_55
);
  always @(id_53) id_47 <= id_57;
  always #1 begin
    id_46 <= id_45;
  end
  wire id_59;
  wire id_60 = 1;
  module_0(
      id_4, id_20, id_37, id_19, id_51, id_42, id_33
  );
  wire id_61;
endmodule
