<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TCAN4550: tcan4x5x/TCAN4550.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TCAN4550
   &#160;<span id="projectnumber">1p2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('_t_c_a_n4550_8c.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">TCAN4550.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="_t_c_a_n4550_8h_source.html">TCAN4550.h</a>&quot;</code><br />
</div>
<p><a href="_t_c_a_n4550_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:adbd1346faf97b69e2c53468fa64afda9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#adbd1346faf97b69e2c53468fa64afda9">TCAN4x5x_MCAN_EnableProtectedRegisters</a> (void)</td></tr>
<tr class="memdesc:adbd1346faf97b69e2c53468fa64afda9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Protected MCAN Registers.  <a href="#adbd1346faf97b69e2c53468fa64afda9">More...</a><br /></td></tr>
<tr class="separator:adbd1346faf97b69e2c53468fa64afda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae88ac104f3b111894f0280bd12fc6576"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#ae88ac104f3b111894f0280bd12fc6576">TCAN4x5x_MCAN_DisableProtectedRegisters</a> (void)</td></tr>
<tr class="memdesc:ae88ac104f3b111894f0280bd12fc6576"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Protected MCAN Registers.  <a href="#ae88ac104f3b111894f0280bd12fc6576">More...</a><br /></td></tr>
<tr class="separator:ae88ac104f3b111894f0280bd12fc6576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f7bf51fc300286fbd783e3ed074b2ca"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a7f7bf51fc300286fbd783e3ed074b2ca">TCAN4x5x_MCAN_ConfigureCCCRRegister</a> (<a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config.html">TCAN4x5x_MCAN_CCCR_Config</a> *cccrConfig)</td></tr>
<tr class="memdesc:a7f7bf51fc300286fbd783e3ed074b2ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the MCAN CCCR Register.  <a href="#a7f7bf51fc300286fbd783e3ed074b2ca">More...</a><br /></td></tr>
<tr class="separator:a7f7bf51fc300286fbd783e3ed074b2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e112f96066956ce89cd5e03452ae5bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a7e112f96066956ce89cd5e03452ae5bc">TCAN4x5x_MCAN_ReadCCCRRegister</a> (<a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config.html">TCAN4x5x_MCAN_CCCR_Config</a> *cccrConfig)</td></tr>
<tr class="memdesc:a7e112f96066956ce89cd5e03452ae5bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the MCAN CCCR configuration register.  <a href="#a7e112f96066956ce89cd5e03452ae5bc">More...</a><br /></td></tr>
<tr class="separator:a7e112f96066956ce89cd5e03452ae5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af348f8ac4d4c34a2b0feec8b2cd3c35f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#af348f8ac4d4c34a2b0feec8b2cd3c35f">TCAN4x5x_MCAN_ReadDataTimingFD_Simple</a> (<a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple.html">TCAN4x5x_MCAN_Data_Timing_Simple</a> *dataTiming)</td></tr>
<tr class="memdesc:af348f8ac4d4c34a2b0feec8b2cd3c35f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads the MCAN data time settings, using the simple struct.  <a href="#af348f8ac4d4c34a2b0feec8b2cd3c35f">More...</a><br /></td></tr>
<tr class="separator:af348f8ac4d4c34a2b0feec8b2cd3c35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1201c4e347af675cebc5915fce2574f5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a1201c4e347af675cebc5915fce2574f5">TCAN4x5x_MCAN_ReadDataTimingFD_Raw</a> (<a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___raw.html">TCAN4x5x_MCAN_Data_Timing_Raw</a> *dataTiming)</td></tr>
<tr class="memdesc:a1201c4e347af675cebc5915fce2574f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads the MCAN data time settings, using the raw MCAN struct.  <a href="#a1201c4e347af675cebc5915fce2574f5">More...</a><br /></td></tr>
<tr class="separator:a1201c4e347af675cebc5915fce2574f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a879e671a83fec0ff0303db10d6d601de"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a879e671a83fec0ff0303db10d6d601de">TCAN4x5x_MCAN_ConfigureDataTiming_Simple</a> (<a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple.html">TCAN4x5x_MCAN_Data_Timing_Simple</a> *dataTiming)</td></tr>
<tr class="memdesc:a879e671a83fec0ff0303db10d6d601de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes the MCAN data time settings, using the simple data timing struct.  <a href="#a879e671a83fec0ff0303db10d6d601de">More...</a><br /></td></tr>
<tr class="separator:a879e671a83fec0ff0303db10d6d601de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a691dddab9b2a6b04a6665b50f76589bc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a691dddab9b2a6b04a6665b50f76589bc">TCAN4x5x_MCAN_ConfigureDataTiming_Raw</a> (<a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___raw.html">TCAN4x5x_MCAN_Data_Timing_Raw</a> *dataTiming)</td></tr>
<tr class="memdesc:a691dddab9b2a6b04a6665b50f76589bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes the MCAN data time settings, using the raw MCAN data timing struct.  <a href="#a691dddab9b2a6b04a6665b50f76589bc">More...</a><br /></td></tr>
<tr class="separator:a691dddab9b2a6b04a6665b50f76589bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6015cba7c16fe7aa7a82a36ec7fd3dae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a6015cba7c16fe7aa7a82a36ec7fd3dae">TCAN4x5x_MCAN_ReadNominalTiming_Simple</a> (<a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple.html">TCAN4x5x_MCAN_Nominal_Timing_Simple</a> *nomTiming)</td></tr>
<tr class="memdesc:a6015cba7c16fe7aa7a82a36ec7fd3dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads the MCAN nominal/arbitration time settings, using the simple timing struct.  <a href="#a6015cba7c16fe7aa7a82a36ec7fd3dae">More...</a><br /></td></tr>
<tr class="separator:a6015cba7c16fe7aa7a82a36ec7fd3dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad60d5d46f63a26ef674a3ae1dcf2f835"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#ad60d5d46f63a26ef674a3ae1dcf2f835">TCAN4x5x_MCAN_ReadNominalTiming_Raw</a> (<a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___raw.html">TCAN4x5x_MCAN_Nominal_Timing_Raw</a> *nomTiming)</td></tr>
<tr class="memdesc:ad60d5d46f63a26ef674a3ae1dcf2f835"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads the MCAN nominal/arbitration time settings, using the raw MCAN timing struct.  <a href="#ad60d5d46f63a26ef674a3ae1dcf2f835">More...</a><br /></td></tr>
<tr class="separator:ad60d5d46f63a26ef674a3ae1dcf2f835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae943c021bfb22ca2dfa9a155b35e9c10"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#ae943c021bfb22ca2dfa9a155b35e9c10">TCAN4x5x_MCAN_ConfigureNominalTiming_Simple</a> (<a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple.html">TCAN4x5x_MCAN_Nominal_Timing_Simple</a> *nomTiming)</td></tr>
<tr class="memdesc:ae943c021bfb22ca2dfa9a155b35e9c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes the MCAN nominal timing settings, using the simple nominal timing struct.  <a href="#ae943c021bfb22ca2dfa9a155b35e9c10">More...</a><br /></td></tr>
<tr class="separator:ae943c021bfb22ca2dfa9a155b35e9c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe2446479fe9dc16e74e03e238bf2016"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#afe2446479fe9dc16e74e03e238bf2016">TCAN4x5x_MCAN_ConfigureNominalTiming_Raw</a> (<a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___raw.html">TCAN4x5x_MCAN_Nominal_Timing_Raw</a> *nomTiming)</td></tr>
<tr class="memdesc:afe2446479fe9dc16e74e03e238bf2016"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes the MCAN nominal timing settings, using the raw MCAN nominal timing struct.  <a href="#afe2446479fe9dc16e74e03e238bf2016">More...</a><br /></td></tr>
<tr class="separator:afe2446479fe9dc16e74e03e238bf2016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada0e9efb1ac050980cc4a876894ce995"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#ada0e9efb1ac050980cc4a876894ce995">TCAN4x5x_MCAN_ConfigureGlobalFilter</a> (<a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___global___filter___configuration.html">TCAN4x5x_MCAN_Global_Filter_Configuration</a> *gfc)</td></tr>
<tr class="memdesc:ada0e9efb1ac050980cc4a876894ce995"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the MCAN global filter configuration register, using the passed Global Filter Configuration struct.  <a href="#ada0e9efb1ac050980cc4a876894ce995">More...</a><br /></td></tr>
<tr class="separator:ada0e9efb1ac050980cc4a876894ce995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af330017c252aa3a559b45f9db9406feb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#af330017c252aa3a559b45f9db9406feb">TCAN4x5x_MRAM_Configure</a> (<a class="el" href="struct_t_c_a_n4x5x___m_r_a_m___config.html">TCAN4x5x_MRAM_Config</a> *MRAMConfig)</td></tr>
<tr class="memdesc:af330017c252aa3a559b45f9db9406feb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the MRAM registers.  <a href="#af330017c252aa3a559b45f9db9406feb">More...</a><br /></td></tr>
<tr class="separator:af330017c252aa3a559b45f9db9406feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a764162e2b955a76ffb4889d509987738"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a764162e2b955a76ffb4889d509987738">TCAN4x5x_MRAM_Clear</a> (void)</td></tr>
<tr class="memdesc:a764162e2b955a76ffb4889d509987738"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear (Zero-fill) the contents of MRAM.  <a href="#a764162e2b955a76ffb4889d509987738">More...</a><br /></td></tr>
<tr class="separator:a764162e2b955a76ffb4889d509987738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10205402ae834d94005d5aa8cb216b92"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a10205402ae834d94005d5aa8cb216b92">TCAN4x5x_MCAN_ReadNextFIFO</a> (<a class="el" href="_t_c_a_n4550_8h.html#a6ed831def4f51152b2a5dac999e10205">TCAN4x5x_MCAN_FIFO_Enum</a> FIFODefine, <a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___r_x___header.html">TCAN4x5x_MCAN_RX_Header</a> *header, uint8_t dataPayload[])</td></tr>
<tr class="memdesc:a10205402ae834d94005d5aa8cb216b92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the next MCAN FIFO element.  <a href="#a10205402ae834d94005d5aa8cb216b92">More...</a><br /></td></tr>
<tr class="separator:a10205402ae834d94005d5aa8cb216b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9b828ebf16af5bca9ade0bcc0e2adf"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a0b9b828ebf16af5bca9ade0bcc0e2adf">TCAN4x5x_MCAN_ReadRXBuffer</a> (uint8_t bufIndex, <a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___r_x___header.html">TCAN4x5x_MCAN_RX_Header</a> *header, uint8_t dataPayload[])</td></tr>
<tr class="memdesc:a0b9b828ebf16af5bca9ade0bcc0e2adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the specified RX buffer element.  <a href="#a0b9b828ebf16af5bca9ade0bcc0e2adf">More...</a><br /></td></tr>
<tr class="separator:a0b9b828ebf16af5bca9ade0bcc0e2adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a762986bff9711f15358cae9bf4a4de44"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a762986bff9711f15358cae9bf4a4de44">TCAN4x5x_MCAN_WriteTXBuffer</a> (uint8_t bufIndex, <a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___header.html">TCAN4x5x_MCAN_TX_Header</a> *header, uint8_t dataPayload[])</td></tr>
<tr class="memdesc:a762986bff9711f15358cae9bf4a4de44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write CAN message to the specified TX buffer.  <a href="#a762986bff9711f15358cae9bf4a4de44">More...</a><br /></td></tr>
<tr class="separator:a762986bff9711f15358cae9bf4a4de44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab44f66c009148b5c21382f76a04d36"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#aaab44f66c009148b5c21382f76a04d36">TCAN4x5x_MCAN_TransmitBufferContents</a> (uint8_t bufIndex)</td></tr>
<tr class="memdesc:aaab44f66c009148b5c21382f76a04d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit TX buffer contents of the specified tx buffer.  <a href="#aaab44f66c009148b5c21382f76a04d36">More...</a><br /></td></tr>
<tr class="separator:aaab44f66c009148b5c21382f76a04d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0253566161e1b81e81deb0fa7d996036"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a0253566161e1b81e81deb0fa7d996036">TCAN4x5x_MCAN_WriteSIDFilter</a> (uint8_t filterIndex, <a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___filter.html">TCAN4x5x_MCAN_SID_Filter</a> *filter)</td></tr>
<tr class="memdesc:a0253566161e1b81e81deb0fa7d996036"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write MCAN Standard ID filter into MRAM.  <a href="#a0253566161e1b81e81deb0fa7d996036">More...</a><br /></td></tr>
<tr class="separator:a0253566161e1b81e81deb0fa7d996036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa623bf1adb69e6b30a8a4cd347c3a40d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#aa623bf1adb69e6b30a8a4cd347c3a40d">TCAN4x5x_MCAN_ReadSIDFilter</a> (uint8_t filterIndex, <a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___filter.html">TCAN4x5x_MCAN_SID_Filter</a> *filter)</td></tr>
<tr class="memdesc:aa623bf1adb69e6b30a8a4cd347c3a40d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a MCAN Standard ID filter from MRAM.  <a href="#aa623bf1adb69e6b30a8a4cd347c3a40d">More...</a><br /></td></tr>
<tr class="separator:aa623bf1adb69e6b30a8a4cd347c3a40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6b6131d5db1a685c78d57a887ccae5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#aad6b6131d5db1a685c78d57a887ccae5">TCAN4x5x_MCAN_WriteXIDFilter</a> (uint8_t filterIndex, <a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___filter.html">TCAN4x5x_MCAN_XID_Filter</a> *filter)</td></tr>
<tr class="memdesc:aad6b6131d5db1a685c78d57a887ccae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write MCAN Extended ID filter into MRAM.  <a href="#aad6b6131d5db1a685c78d57a887ccae5">More...</a><br /></td></tr>
<tr class="separator:aad6b6131d5db1a685c78d57a887ccae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac59610736130421e3741d7e7d7e96fd3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#ac59610736130421e3741d7e7d7e96fd3">TCAN4x5x_MCAN_ReadXIDFilter</a> (uint8_t filterIndex, <a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___filter.html">TCAN4x5x_MCAN_XID_Filter</a> *filter)</td></tr>
<tr class="memdesc:ac59610736130421e3741d7e7d7e96fd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read MCAN Extended ID filter from MRAM.  <a href="#ac59610736130421e3741d7e7d7e96fd3">More...</a><br /></td></tr>
<tr class="separator:ac59610736130421e3741d7e7d7e96fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67bf1c0f36aa1292820d790426c4bbb5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a67bf1c0f36aa1292820d790426c4bbb5">TCAN4x5x_MCAN_ReadInterrupts</a> (<a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___interrupts.html">TCAN4x5x_MCAN_Interrupts</a> *ir)</td></tr>
<tr class="memdesc:a67bf1c0f36aa1292820d790426c4bbb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the MCAN interrupts.  <a href="#a67bf1c0f36aa1292820d790426c4bbb5">More...</a><br /></td></tr>
<tr class="separator:a67bf1c0f36aa1292820d790426c4bbb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe214868be964bf971c6321631c600b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a3fe214868be964bf971c6321631c600b">TCAN4x5x_MCAN_ClearInterrupts</a> (<a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___interrupts.html">TCAN4x5x_MCAN_Interrupts</a> *ir)</td></tr>
<tr class="memdesc:a3fe214868be964bf971c6321631c600b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the MCAN interrupts.  <a href="#a3fe214868be964bf971c6321631c600b">More...</a><br /></td></tr>
<tr class="separator:a3fe214868be964bf971c6321631c600b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111eb57918ed28884c9624979b1797bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a111eb57918ed28884c9624979b1797bc">TCAN4x5x_MCAN_ClearInterruptsAll</a> (void)</td></tr>
<tr class="memdesc:a111eb57918ed28884c9624979b1797bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear all MCAN interrupts.  <a href="#a111eb57918ed28884c9624979b1797bc">More...</a><br /></td></tr>
<tr class="separator:a111eb57918ed28884c9624979b1797bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f2d9b1e56bd7734f6d5452b0b064ad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a07f2d9b1e56bd7734f6d5452b0b064ad">TCAN4x5x_MCAN_ReadInterruptEnable</a> (<a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___interrupt___enable.html">TCAN4x5x_MCAN_Interrupt_Enable</a> *ie)</td></tr>
<tr class="memdesc:a07f2d9b1e56bd7734f6d5452b0b064ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the MCAN interrupt enable register.  <a href="#a07f2d9b1e56bd7734f6d5452b0b064ad">More...</a><br /></td></tr>
<tr class="separator:a07f2d9b1e56bd7734f6d5452b0b064ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9082a24795223c330eb1755e6de2f5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#aab9082a24795223c330eb1755e6de2f5">TCAN4x5x_MCAN_ConfigureInterruptEnable</a> (<a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___interrupt___enable.html">TCAN4x5x_MCAN_Interrupt_Enable</a> *ie)</td></tr>
<tr class="memdesc:aab9082a24795223c330eb1755e6de2f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the MCAN interrupt enable register.  <a href="#aab9082a24795223c330eb1755e6de2f5">More...</a><br /></td></tr>
<tr class="separator:aab9082a24795223c330eb1755e6de2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705aebc2a1d322b7a9b21601b0b2dc10"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a705aebc2a1d322b7a9b21601b0b2dc10">TCAN4x5x_MCAN_DLCtoBytes</a> (uint8_t inputDLC)</td></tr>
<tr class="memdesc:a705aebc2a1d322b7a9b21601b0b2dc10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Converts the CAN message DLC hex value to the number of bytes it corresponds to.  <a href="#a705aebc2a1d322b7a9b21601b0b2dc10">More...</a><br /></td></tr>
<tr class="separator:a705aebc2a1d322b7a9b21601b0b2dc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ef76499bcce5fdfb01760b4ae4f456"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#ac2ef76499bcce5fdfb01760b4ae4f456">TCAN4x5x_MCAN_TXRXESC_DataByteValue</a> (uint8_t inputESCValue)</td></tr>
<tr class="memdesc:ac2ef76499bcce5fdfb01760b4ae4f456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Converts the MCAN ESC (Element Size) value to number of bytes that it corresponds to.  <a href="#ac2ef76499bcce5fdfb01760b4ae4f456">More...</a><br /></td></tr>
<tr class="separator:ac2ef76499bcce5fdfb01760b4ae4f456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96282c3f03a3fa93f9d1a35eef68e278"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a96282c3f03a3fa93f9d1a35eef68e278">TCAN4x5x_Device_ReadDeviceVersion</a> (void)</td></tr>
<tr class="memdesc:a96282c3f03a3fa93f9d1a35eef68e278"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the TCAN4x5x device version register.  <a href="#a96282c3f03a3fa93f9d1a35eef68e278">More...</a><br /></td></tr>
<tr class="separator:a96282c3f03a3fa93f9d1a35eef68e278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1679daf6455e1b4793e71ac21a204d0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#ab1679daf6455e1b4793e71ac21a204d0">TCAN4x5x_Device_Configure</a> (<a class="el" href="struct_t_c_a_n4x5x___d_e_v___c_o_n_f_i_g.html">TCAN4x5x_DEV_CONFIG</a> *devCfg)</td></tr>
<tr class="memdesc:ab1679daf6455e1b4793e71ac21a204d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the device mode and pin register.  <a href="#ab1679daf6455e1b4793e71ac21a204d0">More...</a><br /></td></tr>
<tr class="separator:ab1679daf6455e1b4793e71ac21a204d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca4ea0a042ed8e46e3865957baf417a3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#aca4ea0a042ed8e46e3865957baf417a3">TCAN4x5x_Device_ReadConfig</a> (<a class="el" href="struct_t_c_a_n4x5x___d_e_v___c_o_n_f_i_g.html">TCAN4x5x_DEV_CONFIG</a> *devCfg)</td></tr>
<tr class="memdesc:aca4ea0a042ed8e46e3865957baf417a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads the device mode and pin register.  <a href="#aca4ea0a042ed8e46e3865957baf417a3">More...</a><br /></td></tr>
<tr class="separator:aca4ea0a042ed8e46e3865957baf417a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35371aedfb0c866d42f6d68f017f3c83"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a35371aedfb0c866d42f6d68f017f3c83">TCAN4x5x_Device_ReadInterrupts</a> (<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html">TCAN4x5x_Device_Interrupts</a> *ir)</td></tr>
<tr class="memdesc:a35371aedfb0c866d42f6d68f017f3c83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the device interrupts.  <a href="#a35371aedfb0c866d42f6d68f017f3c83">More...</a><br /></td></tr>
<tr class="separator:a35371aedfb0c866d42f6d68f017f3c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e9ecdbfeb063f5c5e4c338257fbf91"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a72e9ecdbfeb063f5c5e4c338257fbf91">TCAN4x5x_Device_ClearInterrupts</a> (<a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html">TCAN4x5x_Device_Interrupts</a> *ir)</td></tr>
<tr class="memdesc:a72e9ecdbfeb063f5c5e4c338257fbf91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the device interrupts.  <a href="#a72e9ecdbfeb063f5c5e4c338257fbf91">More...</a><br /></td></tr>
<tr class="separator:a72e9ecdbfeb063f5c5e4c338257fbf91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1b8ebcd51b1847fece818de16e4069"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a9e1b8ebcd51b1847fece818de16e4069">TCAN4x5x_Device_ClearInterruptsAll</a> (void)</td></tr>
<tr class="memdesc:a9e1b8ebcd51b1847fece818de16e4069"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear all device interrupts.  <a href="#a9e1b8ebcd51b1847fece818de16e4069">More...</a><br /></td></tr>
<tr class="separator:a9e1b8ebcd51b1847fece818de16e4069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f15b20040ab2b2886881ca34717b1af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a4f15b20040ab2b2886881ca34717b1af">TCAN4x5x_Device_ClearSPIERR</a> (void)</td></tr>
<tr class="memdesc:a4f15b20040ab2b2886881ca34717b1af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears a SPIERR flag that may be set.  <a href="#a4f15b20040ab2b2886881ca34717b1af">More...</a><br /></td></tr>
<tr class="separator:a4f15b20040ab2b2886881ca34717b1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cd64adb1cb747091ea7515cdff67c02"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a3cd64adb1cb747091ea7515cdff67c02">TCAN4x5x_Device_ReadInterruptEnable</a> (<a class="el" href="struct_t_c_a_n4x5x___device___interrupt___enable.html">TCAN4x5x_Device_Interrupt_Enable</a> *ie)</td></tr>
<tr class="memdesc:a3cd64adb1cb747091ea7515cdff67c02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the device interrupt enable register.  <a href="#a3cd64adb1cb747091ea7515cdff67c02">More...</a><br /></td></tr>
<tr class="separator:a3cd64adb1cb747091ea7515cdff67c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0623e67e7e52f10150280d84d4da756d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a0623e67e7e52f10150280d84d4da756d">TCAN4x5x_Device_ConfigureInterruptEnable</a> (<a class="el" href="struct_t_c_a_n4x5x___device___interrupt___enable.html">TCAN4x5x_Device_Interrupt_Enable</a> *ie)</td></tr>
<tr class="memdesc:a0623e67e7e52f10150280d84d4da756d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the device interrupt enable register.  <a href="#a0623e67e7e52f10150280d84d4da756d">More...</a><br /></td></tr>
<tr class="separator:a0623e67e7e52f10150280d84d4da756d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87121656a188d0443311a0fc0191792f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a87121656a188d0443311a0fc0191792f">TCAN4x5x_Device_SetMode</a> (<a class="el" href="_t_c_a_n4550_8h.html#a0d11dcc15c934f40648dba53376e786d">TCAN4x5x_Device_Mode_Enum</a> modeDefine)</td></tr>
<tr class="memdesc:a87121656a188d0443311a0fc0191792f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the TCAN4x5x device mode.  <a href="#a87121656a188d0443311a0fc0191792f">More...</a><br /></td></tr>
<tr class="separator:a87121656a188d0443311a0fc0191792f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dcb2d71c72866bd5431dd690bef31db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_t_c_a_n4550_8h.html#a0d11dcc15c934f40648dba53376e786d">TCAN4x5x_Device_Mode_Enum</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a3dcb2d71c72866bd5431dd690bef31db">TCAN4x5x_Device_ReadMode</a> (void)</td></tr>
<tr class="memdesc:a3dcb2d71c72866bd5431dd690bef31db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads the TCAN4x5x device mode.  <a href="#a3dcb2d71c72866bd5431dd690bef31db">More...</a><br /></td></tr>
<tr class="separator:a3dcb2d71c72866bd5431dd690bef31db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d968ced84ef47f3b695db29a6a0ada5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a0d968ced84ef47f3b695db29a6a0ada5">TCAN4x5x_Device_EnableTestMode</a> (<a class="el" href="_t_c_a_n4550_8h.html#a9552ddd47d2c8cb8ce6f34c98aa6619e">TCAN4x5x_Device_Test_Mode_Enum</a> modeDefine)</td></tr>
<tr class="memdesc:a0d968ced84ef47f3b695db29a6a0ada5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the TCAN4x5x device test mode.  <a href="#a0d968ced84ef47f3b695db29a6a0ada5">More...</a><br /></td></tr>
<tr class="separator:a0d968ced84ef47f3b695db29a6a0ada5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb8f69ea419864148352b97647dd4aa"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a7fb8f69ea419864148352b97647dd4aa">TCAN4x5x_Device_DisableTestMode</a> (void)</td></tr>
<tr class="memdesc:a7fb8f69ea419864148352b97647dd4aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the TCAN4x5x device test mode.  <a href="#a7fb8f69ea419864148352b97647dd4aa">More...</a><br /></td></tr>
<tr class="separator:a7fb8f69ea419864148352b97647dd4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ef85b0553adc152c84bae3e4281254"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_t_c_a_n4550_8h.html#a9552ddd47d2c8cb8ce6f34c98aa6619e">TCAN4x5x_Device_Test_Mode_Enum</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#ac9ef85b0553adc152c84bae3e4281254">TCAN4x5x_Device_ReadTestMode</a> (void)</td></tr>
<tr class="memdesc:ac9ef85b0553adc152c84bae3e4281254"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads the TCAN4x5x device test mode.  <a href="#ac9ef85b0553adc152c84bae3e4281254">More...</a><br /></td></tr>
<tr class="separator:ac9ef85b0553adc152c84bae3e4281254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a399d6423669a59927e169fa0b3993b87"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a399d6423669a59927e169fa0b3993b87">TCAN4x5x_WDT_Configure</a> (<a class="el" href="_t_c_a_n4550_8h.html#a70632e429daa926e36c7b8833ca47357">TCAN4x5x_WDT_Timer_Enum</a> WDTtimeout)</td></tr>
<tr class="memdesc:a399d6423669a59927e169fa0b3993b87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the watchdog.  <a href="#a399d6423669a59927e169fa0b3993b87">More...</a><br /></td></tr>
<tr class="separator:a399d6423669a59927e169fa0b3993b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e29467350b560cd32569d4f84bdaaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_t_c_a_n4550_8h.html#a70632e429daa926e36c7b8833ca47357">TCAN4x5x_WDT_Timer_Enum</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a74e29467350b560cd32569d4f84bdaaa">TCAN4x5x_WDT_Read</a> (void)</td></tr>
<tr class="memdesc:a74e29467350b560cd32569d4f84bdaaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the watchdog configuration.  <a href="#a74e29467350b560cd32569d4f84bdaaa">More...</a><br /></td></tr>
<tr class="separator:a74e29467350b560cd32569d4f84bdaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa63bf8e11162eef5ae9cc6f8dbd5ad0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#aaa63bf8e11162eef5ae9cc6f8dbd5ad0">TCAN4x5x_WDT_Enable</a> (void)</td></tr>
<tr class="memdesc:aaa63bf8e11162eef5ae9cc6f8dbd5ad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the watchdog timer.  <a href="#aaa63bf8e11162eef5ae9cc6f8dbd5ad0">More...</a><br /></td></tr>
<tr class="separator:aaa63bf8e11162eef5ae9cc6f8dbd5ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10c3abdf634b87b36ad73112b8692b7a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a10c3abdf634b87b36ad73112b8692b7a">TCAN4x5x_WDT_Disable</a> (void)</td></tr>
<tr class="memdesc:a10c3abdf634b87b36ad73112b8692b7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the watchdog timer.  <a href="#a10c3abdf634b87b36ad73112b8692b7a">More...</a><br /></td></tr>
<tr class="separator:a10c3abdf634b87b36ad73112b8692b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accffca08517c1d38a98cf9aedad68dae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#accffca08517c1d38a98cf9aedad68dae">TCAN4x5x_WDT_Reset</a> (void)</td></tr>
<tr class="memdesc:accffca08517c1d38a98cf9aedad68dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the watchdog timer.  <a href="#accffca08517c1d38a98cf9aedad68dae">More...</a><br /></td></tr>
<tr class="separator:accffca08517c1d38a98cf9aedad68dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a3aab427d30fcaca19810e743f605005b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_c_a_n4550_8c.html#a3aab427d30fcaca19810e743f605005b">TCAN4x5x_MCAN_CACHE</a> [9]</td></tr>
<tr class="separator:a3aab427d30fcaca19810e743f605005b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="a72e9ecdbfeb063f5c5e4c338257fbf91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e9ecdbfeb063f5c5e4c338257fbf91">&#9670;&nbsp;</a></span>TCAN4x5x_Device_ClearInterrupts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_Device_ClearInterrupts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html">TCAN4x5x_Device_Interrupts</a> *&#160;</td>
          <td class="paramname"><em>ir</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the device interrupts. </p>
<p>Will attempt to clear any interrupts that are marked as a '1' in the passed <code><a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html" title="Struct containing the device interrupt bit field. ">TCAN4x5x_Device_Interrupts</a></code> struct</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*ir</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html" title="Struct containing the device interrupt bit field. ">TCAN4x5x_Device_Interrupts</a></code> struct containing the interrupt bit fields that will be updated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01581">1581</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00081">REG_DEV_IR</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00799">TCAN4x5x_Device_Interrupts::word</a>.</p>

</div>
</div>
<a id="a9e1b8ebcd51b1847fece818de16e4069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e1b8ebcd51b1847fece818de16e4069">&#9670;&nbsp;</a></span>TCAN4x5x_Device_ClearInterruptsAll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_Device_ClearInterruptsAll </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear all device interrupts. </p>
<p>Clears all device interrupts </p>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01593">1593</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00081">REG_DEV_IR</a>.</p>

</div>
</div>
<a id="a4f15b20040ab2b2886881ca34717b1af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f15b20040ab2b2886881ca34717b1af">&#9670;&nbsp;</a></span>TCAN4x5x_Device_ClearSPIERR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_Device_ClearSPIERR </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears a SPIERR flag that may be set. </p>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01603">1603</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00071">REG_SPI_STATUS</a>.</p>

</div>
</div>
<a id="ab1679daf6455e1b4793e71ac21a204d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1679daf6455e1b4793e71ac21a204d0">&#9670;&nbsp;</a></span>TCAN4x5x_Device_Configure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_Device_Configure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___d_e_v___c_o_n_f_i_g.html">TCAN4x5x_DEV_CONFIG</a> *&#160;</td>
          <td class="paramname"><em>devCfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the device mode and pin register. </p>
<p>Configures the device mode and pin register based on the passed <code><a class="el" href="struct_t_c_a_n4x5x___d_e_v___c_o_n_f_i_g.html">TCAN4x5x_DEV_CONFIG</a></code> struct, but will mask out the reserved bits on a write</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*devCfg</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___d_e_v___c_o_n_f_i_g.html">TCAN4x5x_DEV_CONFIG</a></code> struct containing the desired device mode and pin register values</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if configuration successfully done, <code>false</code> if not </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01505">1505</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00591">REG_BITS_DEVICE_MODE_DEVICE_RESET</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00554">REG_BITS_DEVICE_MODE_FAIL_SAFE_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00500">REG_BITS_DEVICE_MODE_FORCED_SET_BITS</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00564">REG_BITS_DEVICE_MODE_GPO1_FUNC_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00548">REG_BITS_DEVICE_MODE_GPO1_MODE_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00522">REG_BITS_DEVICE_MODE_GPO2_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00570">REG_BITS_DEVICE_MODE_INH_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00575">REG_BITS_DEVICE_MODE_NWKRQ_CONFIG_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00534">REG_BITS_DEVICE_MODE_NWKRQ_VOLT_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00594">REG_BITS_DEVICE_MODE_SWE_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00529">REG_BITS_DEVICE_MODE_TESTMODE_ENMASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00503">REG_BITS_DEVICE_MODE_WAKE_PIN_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00517">REG_BITS_DEVICE_MODE_WD_CLK_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00542">REG_BITS_DEVICE_MODE_WDT_ACTION_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00586">REG_BITS_DEVICE_MODE_WDT_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00539">REG_BITS_DEVICE_MODE_WDT_RESET_BIT</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00078">REG_DEV_MODES_AND_PINS</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l01040">TCAN4x5x_DEV_CONFIG::RESERVED0</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l01054">TCAN4x5x_DEV_CONFIG::RESERVED1</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l01073">TCAN4x5x_DEV_CONFIG::RESERVED2</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l01105">TCAN4x5x_DEV_CONFIG::RESERVED3</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l01116">TCAN4x5x_DEV_CONFIG::RESERVED4</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l01125">TCAN4x5x_DEV_CONFIG::RESERVED5</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l01034">TCAN4x5x_DEV_CONFIG::word</a>.</p>

</div>
</div>
<a id="a0623e67e7e52f10150280d84d4da756d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0623e67e7e52f10150280d84d4da756d">&#9670;&nbsp;</a></span>TCAN4x5x_Device_ConfigureInterruptEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_Device_ConfigureInterruptEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___device___interrupt___enable.html">TCAN4x5x_Device_Interrupt_Enable</a> *&#160;</td>
          <td class="paramname"><em>ie</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the device interrupt enable register. </p>
<p>Configures the device interrupt enable register based on the passed <code><a class="el" href="struct_t_c_a_n4x5x___device___interrupt___enable.html" title="Struct containing the device interrupt enable bit field. ">TCAN4x5x_Device_Interrupt_Enable</a></code> struct</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*ie</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___device___interrupt___enable.html" title="Struct containing the device interrupt enable bit field. ">TCAN4x5x_Device_Interrupt_Enable</a></code> struct containing the desired enabled interrupt bits</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if configuration successfully done, <code>false</code> if not </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01633">1633</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00654">REG_BITS_DEVICE_IE_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00082">REG_DEV_IE</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00910">TCAN4x5x_Device_Interrupt_Enable::word</a>.</p>

</div>
</div>
<a id="a7fb8f69ea419864148352b97647dd4aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fb8f69ea419864148352b97647dd4aa">&#9670;&nbsp;</a></span>TCAN4x5x_Device_DisableTestMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_Device_DisableTestMode </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the TCAN4x5x device test mode. </p>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if disabling test mode was successful, <code>false</code> if not </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01767">1767</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00529">REG_BITS_DEVICE_MODE_TESTMODE_ENMASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00599">REG_BITS_DEVICE_MODE_TESTMODE_MASK</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00078">REG_DEV_MODES_AND_PINS</a>.</p>

<p class="reference">Referenced by <a class="el" href="_t_c_a_n4550_8c_source.html#l01728">TCAN4x5x_Device_EnableTestMode()</a>.</p>

</div>
</div>
<a id="a0d968ced84ef47f3b695db29a6a0ada5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d968ced84ef47f3b695db29a6a0ada5">&#9670;&nbsp;</a></span>TCAN4x5x_Device_EnableTestMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_Device_EnableTestMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_c_a_n4550_8h.html#a9552ddd47d2c8cb8ce6f34c98aa6619e">TCAN4x5x_Device_Test_Mode_Enum</a>&#160;</td>
          <td class="paramname"><em>modeDefine</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the TCAN4x5x device test mode. </p>
<p>Sets the TCAN4x5x device test mode based on the input <code>modeDefine</code> enum</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">modeDefine</td><td>is an <code>TCAN4x5x_Device_Test_Mode_Enum</code> enum</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if configuration successfully done, <code>false</code> if not </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01728">1728</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00601">REG_BITS_DEVICE_MODE_TESTMODE_CONTROLLER</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00530">REG_BITS_DEVICE_MODE_TESTMODE_EN</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00599">REG_BITS_DEVICE_MODE_TESTMODE_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00600">REG_BITS_DEVICE_MODE_TESTMODE_PHY</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00078">REG_DEV_MODES_AND_PINS</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l01767">TCAN4x5x_Device_DisableTestMode()</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00071">TCAN4x5x_DEVICE_TEST_MODE_CONTROLLER</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00071">TCAN4x5x_DEVICE_TEST_MODE_NORMAL</a>, and <a class="el" href="_t_c_a_n4550_8h_source.html#l00071">TCAN4x5x_DEVICE_TEST_MODE_PHY</a>.</p>

</div>
</div>
<a id="aca4ea0a042ed8e46e3865957baf417a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca4ea0a042ed8e46e3865957baf417a3">&#9670;&nbsp;</a></span>TCAN4x5x_Device_ReadConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_Device_ReadConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___d_e_v___c_o_n_f_i_g.html">TCAN4x5x_DEV_CONFIG</a> *&#160;</td>
          <td class="paramname"><em>devCfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads the device mode and pin register. </p>
<p>Reads the device mode and pin register and updates the passed <code><a class="el" href="struct_t_c_a_n4x5x___d_e_v___c_o_n_f_i_g.html">TCAN4x5x_DEV_CONFIG</a></code> struct</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*devCfg</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___d_e_v___c_o_n_f_i_g.html">TCAN4x5x_DEV_CONFIG</a></code> struct to be updated with the current mode and pin register values </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01553">1553</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00078">REG_DEV_MODES_AND_PINS</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l01034">TCAN4x5x_DEV_CONFIG::word</a>.</p>

</div>
</div>
<a id="a96282c3f03a3fa93f9d1a35eef68e278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96282c3f03a3fa93f9d1a35eef68e278">&#9670;&nbsp;</a></span>TCAN4x5x_Device_ReadDeviceVersion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t TCAN4x5x_Device_ReadDeviceVersion </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the TCAN4x5x device version register. </p>
<dl class="section return"><dt>Returns</dt><dd>The register value for the device version register </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01485">1485</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00070">REG_SPI_REVISION</a>.</p>

</div>
</div>
<a id="a3cd64adb1cb747091ea7515cdff67c02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cd64adb1cb747091ea7515cdff67c02">&#9670;&nbsp;</a></span>TCAN4x5x_Device_ReadInterruptEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_Device_ReadInterruptEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___device___interrupt___enable.html">TCAN4x5x_Device_Interrupt_Enable</a> *&#160;</td>
          <td class="paramname"><em>ie</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the device interrupt enable register. </p>
<p>Reads the device interrupt enable register and updates the passed <code><a class="el" href="struct_t_c_a_n4x5x___device___interrupt___enable.html" title="Struct containing the device interrupt enable bit field. ">TCAN4x5x_Device_Interrupt_Enable</a></code> struct</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*ie</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___device___interrupt___enable.html" title="Struct containing the device interrupt enable bit field. ">TCAN4x5x_Device_Interrupt_Enable</a></code> struct containing the interrupt bit fields that will be updated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01617">1617</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00082">REG_DEV_IE</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00910">TCAN4x5x_Device_Interrupt_Enable::word</a>.</p>

</div>
</div>
<a id="a35371aedfb0c866d42f6d68f017f3c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35371aedfb0c866d42f6d68f017f3c83">&#9670;&nbsp;</a></span>TCAN4x5x_Device_ReadInterrupts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_Device_ReadInterrupts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html">TCAN4x5x_Device_Interrupts</a> *&#160;</td>
          <td class="paramname"><em>ir</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the device interrupts. </p>
<p>Reads the device interrupts and updates a <code><a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html" title="Struct containing the device interrupt bit field. ">TCAN4x5x_Device_Interrupts</a></code> struct that is passed to the function</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*ir</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___device___interrupts.html" title="Struct containing the device interrupt bit field. ">TCAN4x5x_Device_Interrupts</a></code> struct containing the interrupt bit fields that will be updated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01567">1567</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00081">REG_DEV_IR</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00799">TCAN4x5x_Device_Interrupts::word</a>.</p>

</div>
</div>
<a id="a3dcb2d71c72866bd5431dd690bef31db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dcb2d71c72866bd5431dd690bef31db">&#9670;&nbsp;</a></span>TCAN4x5x_Device_ReadMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_t_c_a_n4550_8h.html#a0d11dcc15c934f40648dba53376e786d">TCAN4x5x_Device_Mode_Enum</a> TCAN4x5x_Device_ReadMode </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads the TCAN4x5x device mode. </p>
<p>Reads the TCAN4x5x device mode and returns a <code>modeDefine</code> enum</p>
<dl class="section return"><dt>Returns</dt><dd>A <code>TCAN4x5x_Device_Mode_Enum</code> enum of the current state </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01698">1698</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00580">REG_BITS_DEVICE_MODE_DEVICEMODE_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00583">REG_BITS_DEVICE_MODE_DEVICEMODE_NORMAL</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00581">REG_BITS_DEVICE_MODE_DEVICEMODE_SLEEP</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00582">REG_BITS_DEVICE_MODE_DEVICEMODE_STANDBY</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00078">REG_DEV_MODES_AND_PINS</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00072">TCAN4x5x_DEVICE_MODE_NORMAL</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00072">TCAN4x5x_DEVICE_MODE_SLEEP</a>, and <a class="el" href="_t_c_a_n4550_8h_source.html#l00072">TCAN4x5x_DEVICE_MODE_STANDBY</a>.</p>

<p class="reference">Referenced by <a class="el" href="_t_c_a_n4550_8c_source.html#l00150">TCAN4x5x_MCAN_ConfigureCCCRRegister()</a>.</p>

</div>
</div>
<a id="ac9ef85b0553adc152c84bae3e4281254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ef85b0553adc152c84bae3e4281254">&#9670;&nbsp;</a></span>TCAN4x5x_Device_ReadTestMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_t_c_a_n4550_8h.html#a9552ddd47d2c8cb8ce6f34c98aa6619e">TCAN4x5x_Device_Test_Mode_Enum</a> TCAN4x5x_Device_ReadTestMode </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads the TCAN4x5x device test mode. </p>
<dl class="section return"><dt>Returns</dt><dd>an <code>TCAN4x5x_Device_Test_Mode_Enum</code> of the current device test mode </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01788">1788</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00601">REG_BITS_DEVICE_MODE_TESTMODE_CONTROLLER</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00529">REG_BITS_DEVICE_MODE_TESTMODE_ENMASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00078">REG_DEV_MODES_AND_PINS</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00071">TCAN4x5x_DEVICE_TEST_MODE_CONTROLLER</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00071">TCAN4x5x_DEVICE_TEST_MODE_NORMAL</a>, and <a class="el" href="_t_c_a_n4550_8h_source.html#l00071">TCAN4x5x_DEVICE_TEST_MODE_PHY</a>.</p>

</div>
</div>
<a id="a87121656a188d0443311a0fc0191792f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87121656a188d0443311a0fc0191792f">&#9670;&nbsp;</a></span>TCAN4x5x_Device_SetMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_Device_SetMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_c_a_n4550_8h.html#a0d11dcc15c934f40648dba53376e786d">TCAN4x5x_Device_Mode_Enum</a>&#160;</td>
          <td class="paramname"><em>modeDefine</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the TCAN4x5x device mode. </p>
<p>Sets the TCAN4x5x device mode based on the input <code>modeDefine</code> enum</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">modeDefine</td><td>is an <code>TCAN4x5x_Device_Mode_Enum</code> enum</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if configuration successfully done, <code>false</code> if not </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01657">1657</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00580">REG_BITS_DEVICE_MODE_DEVICEMODE_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00583">REG_BITS_DEVICE_MODE_DEVICEMODE_NORMAL</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00581">REG_BITS_DEVICE_MODE_DEVICEMODE_SLEEP</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00582">REG_BITS_DEVICE_MODE_DEVICEMODE_STANDBY</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00078">REG_DEV_MODES_AND_PINS</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00072">TCAN4x5x_DEVICE_MODE_NORMAL</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00072">TCAN4x5x_DEVICE_MODE_SLEEP</a>, and <a class="el" href="_t_c_a_n4550_8h_source.html#l00072">TCAN4x5x_DEVICE_MODE_STANDBY</a>.</p>

</div>
</div>
<a id="a3fe214868be964bf971c6321631c600b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fe214868be964bf971c6321631c600b">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ClearInterrupts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_MCAN_ClearInterrupts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___interrupts.html">TCAN4x5x_MCAN_Interrupts</a> *&#160;</td>
          <td class="paramname"><em>ir</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the MCAN interrupts. </p>
<p>Will attempt to clear any interrupts that are marked as a '1' in the passed <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___interrupts.html" title="Struct containing the MCAN interrupt bit field. ">TCAN4x5x_MCAN_Interrupts</a></code> struct</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*ir</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___interrupts.html" title="Struct containing the MCAN interrupt bit field. ">TCAN4x5x_MCAN_Interrupts</a></code> struct containing the interrupt bit fields that will be updated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01388">1388</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00103">REG_MCAN_IR</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00313">TCAN4x5x_MCAN_Interrupts::word</a>.</p>

</div>
</div>
<a id="a111eb57918ed28884c9624979b1797bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a111eb57918ed28884c9624979b1797bc">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ClearInterruptsAll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_MCAN_ClearInterruptsAll </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear all MCAN interrupts. </p>
<p>Clears all MCAN interrupts </p>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01400">1400</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00103">REG_MCAN_IR</a>.</p>

</div>
</div>
<a id="a7f7bf51fc300286fbd783e3ed074b2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f7bf51fc300286fbd783e3ed074b2ca">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ConfigureCCCRRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_MCAN_ConfigureCCCRRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config.html">TCAN4x5x_MCAN_CCCR_Config</a> *&#160;</td>
          <td class="paramname"><em>cccrConfig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the MCAN CCCR Register. </p>
<p>Configures the bits of the CCCR register to match the CCCR config struct</p>
<dl class="section warning"><dt>Warning</dt><dd>This function writes to protected MCAN registers </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Requires that protected registers have been unlocked using <code><a class="el" href="_t_c_a_n4550_8c.html#adbd1346faf97b69e2c53468fa64afda9" title="Enable Protected MCAN Registers. ">TCAN4x5x_MCAN_EnableProtectedRegisters()</a></code> and <code><a class="el" href="_t_c_a_n4550_8c.html#ae88ac104f3b111894f0280bd12fc6576" title="Disable Protected MCAN Registers. ">TCAN4x5x_MCAN_DisableProtectedRegisters()</a></code> be used to lock the registers after configuration</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*cccrConfig</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config.html" title="struct containing the bit fields of the MCAN CCCR register ">TCAN4x5x_MCAN_CCCR_Config</a></code> struct containing the configuration bits</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if successfully enabled, otherwise return <code>false</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00150">150</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00264">TCAN4x5x_MCAN_CCCR_Config::CSR</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00192">REG_BITS_MCAN_CCCR_CCE</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00190">REG_BITS_MCAN_CCCR_CSA</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00189">REG_BITS_MCAN_CCCR_CSR</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00193">REG_BITS_MCAN_CCCR_INIT</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00178">REG_BITS_MCAN_CCCR_RESERVED_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00094">REG_MCAN_CCCR</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00072">TCAN4x5x_DEVICE_MODE_STANDBY</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l01698">TCAN4x5x_Device_ReadMode()</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00250">TCAN4x5x_MCAN_CCCR_Config::word</a>.</p>

</div>
</div>
<a id="a691dddab9b2a6b04a6665b50f76589bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a691dddab9b2a6b04a6665b50f76589bc">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ConfigureDataTiming_Raw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_MCAN_ConfigureDataTiming_Raw </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___raw.html">TCAN4x5x_MCAN_Data_Timing_Raw</a> *&#160;</td>
          <td class="paramname"><em>dataTiming</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes the MCAN data time settings, using the raw MCAN data timing struct. </p>
<p>Writes the data timing information to MCAN using the input from the <code>*dataTiming</code> pointer</p>
<dl class="section warning"><dt>Warning</dt><dd>This function writes to protected MCAN registers </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Requires that protected registers have been unlocked using <code><a class="el" href="_t_c_a_n4550_8c.html#adbd1346faf97b69e2c53468fa64afda9" title="Enable Protected MCAN Registers. ">TCAN4x5x_MCAN_EnableProtectedRegisters()</a></code> and <code><a class="el" href="_t_c_a_n4550_8c.html#ae88ac104f3b111894f0280bd12fc6576" title="Disable Protected MCAN Registers. ">TCAN4x5x_MCAN_DisableProtectedRegisters()</a></code> be used to lock the registers after configuration</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*dataTiming</td><td>is a pointer of a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___raw.html" title="Used to setup the timing parameters of the MCAN module This is the raw MCAN form of the struct which ...">TCAN4x5x_MCAN_Data_Timing_Raw</a></code> struct containing the raw data timing information</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if successfully enabled, otherwise return <code>false</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00352">352</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00081">TCAN4x5x_MCAN_Data_Timing_Raw::DataBitRatePrescaler</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00093">TCAN4x5x_MCAN_Data_Timing_Raw::DataSyncJumpWidth</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00085">TCAN4x5x_MCAN_Data_Timing_Raw::DataTimeSeg1andProp</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00089">TCAN4x5x_MCAN_Data_Timing_Raw::DataTimeSeg2</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00167">REG_BITS_MCAN_DBTP_TDC_EN</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00354">REG_BITS_MCAN_TSCC_COUNTER_EXTERNAL</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00091">REG_MCAN_DBTP</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00102">REG_MCAN_TDCR</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00096">REG_MCAN_TSCC</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00101">TCAN4x5x_MCAN_Data_Timing_Raw::TDCFilter</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00097">TCAN4x5x_MCAN_Data_Timing_Raw::TDCOffset</a>.</p>

</div>
</div>
<a id="a879e671a83fec0ff0303db10d6d601de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a879e671a83fec0ff0303db10d6d601de">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ConfigureDataTiming_Simple()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_MCAN_ConfigureDataTiming_Simple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple.html">TCAN4x5x_MCAN_Data_Timing_Simple</a> *&#160;</td>
          <td class="paramname"><em>dataTiming</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes the MCAN data time settings, using the simple data timing struct. </p>
<p>Writes the data timing information to MCAN using the input from the <code>*dataTiming</code> pointer</p>
<dl class="section warning"><dt>Warning</dt><dd>This function writes to protected MCAN registers </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Requires that protected registers have been unlocked using <code><a class="el" href="_t_c_a_n4550_8c.html#adbd1346faf97b69e2c53468fa64afda9" title="Enable Protected MCAN Registers. ">TCAN4x5x_MCAN_EnableProtectedRegisters()</a></code> and <code><a class="el" href="_t_c_a_n4550_8c.html#ae88ac104f3b111894f0280bd12fc6576" title="Disable Protected MCAN Registers. ">TCAN4x5x_MCAN_DisableProtectedRegisters()</a></code> be used to lock the registers after configuration</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*dataTiming</td><td>is a pointer of a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple.html" title="Used to setup the data timing parameters of the MCAN module This is a simplified struct, requiring only the prescaler value (1:x), number of time quanta before and after the sample point. ">TCAN4x5x_MCAN_Data_Timing_Simple</a></code> struct containing the simplified data timing information </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if successfully enabled, otherwise return <code>false</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00277">277</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00060">TCAN4x5x_MCAN_Data_Timing_Simple::DataBitRatePrescaler</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00068">TCAN4x5x_MCAN_Data_Timing_Simple::DataTqAfterSamplePoint</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00064">TCAN4x5x_MCAN_Data_Timing_Simple::DataTqBeforeSamplePoint</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00167">REG_BITS_MCAN_DBTP_TDC_EN</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00354">REG_BITS_MCAN_TSCC_COUNTER_EXTERNAL</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00091">REG_MCAN_DBTP</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00102">REG_MCAN_TDCR</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00096">REG_MCAN_TSCC</a>.</p>

</div>
</div>
<a id="ada0e9efb1ac050980cc4a876894ce995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada0e9efb1ac050980cc4a876894ce995">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ConfigureGlobalFilter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_MCAN_ConfigureGlobalFilter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___global___filter___configuration.html">TCAN4x5x_MCAN_Global_Filter_Configuration</a> *&#160;</td>
          <td class="paramname"><em>gfc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the MCAN global filter configuration register, using the passed Global Filter Configuration struct. </p>
<p>Configures the default behavior of the MCAN controller when receiving messages. This can include accepting or rejecting CAN messages by default.</p>
<dl class="section warning"><dt>Warning</dt><dd>This function writes to protected MCAN registers </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Requires that protected registers have been unlocked using <code><a class="el" href="_t_c_a_n4550_8c.html#adbd1346faf97b69e2c53468fa64afda9" title="Enable Protected MCAN Registers. ">TCAN4x5x_MCAN_EnableProtectedRegisters()</a></code> and <code><a class="el" href="_t_c_a_n4550_8c.html#ae88ac104f3b111894f0280bd12fc6576" title="Disable Protected MCAN Registers. ">TCAN4x5x_MCAN_DisableProtectedRegisters()</a></code> be used to lock the registers after configuration</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*gfc</td><td>is a pointer of a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___global___filter___configuration.html" title="Struct containing the register values for the Global Filter Configuration Register. ">TCAN4x5x_MCAN_Global_Filter_Configuration</a></code> struct containing the register values </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if successfully enabled, otherwise return <code>false</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00547">547</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00302">REG_BITS_MCAN_GFC_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00107">REG_MCAN_GFC</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00755">TCAN4x5x_MCAN_Global_Filter_Configuration::word</a>.</p>

</div>
</div>
<a id="aab9082a24795223c330eb1755e6de2f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab9082a24795223c330eb1755e6de2f5">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ConfigureInterruptEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_MCAN_ConfigureInterruptEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___interrupt___enable.html">TCAN4x5x_MCAN_Interrupt_Enable</a> *&#160;</td>
          <td class="paramname"><em>ie</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the MCAN interrupt enable register. </p>
<p>Configures the MCAN interrupt enable register based on the passed <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___interrupt___enable.html" title="Struct containing the MCAN interrupt enable bit field. ">TCAN4x5x_MCAN_Interrupt_Enable</a></code> struct Also enables MCAN interrupts out to the INT1 pin.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*ie</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___interrupt___enable.html" title="Struct containing the MCAN interrupt enable bit field. ">TCAN4x5x_MCAN_Interrupt_Enable</a></code> struct containing the desired enabled interrupt bits </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01429">1429</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00293">REG_BITS_MCAN_ILE_EINT0</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00104">REG_MCAN_IE</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00106">REG_MCAN_ILE</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00421">TCAN4x5x_MCAN_Interrupt_Enable::word</a>.</p>

</div>
</div>
<a id="afe2446479fe9dc16e74e03e238bf2016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe2446479fe9dc16e74e03e238bf2016">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ConfigureNominalTiming_Raw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_MCAN_ConfigureNominalTiming_Raw </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___raw.html">TCAN4x5x_MCAN_Nominal_Timing_Raw</a> *&#160;</td>
          <td class="paramname"><em>nomTiming</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes the MCAN nominal timing settings, using the raw MCAN nominal timing struct. </p>
<p>Writes the data timing information to MCAN using the input from the <code>*nomTiming</code> pointer</p>
<dl class="section warning"><dt>Warning</dt><dd>This function writes to protected MCAN registers </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Requires that protected registers have been unlocked using <code><a class="el" href="_t_c_a_n4550_8c.html#adbd1346faf97b69e2c53468fa64afda9" title="Enable Protected MCAN Registers. ">TCAN4x5x_MCAN_EnableProtectedRegisters()</a></code> and <code><a class="el" href="_t_c_a_n4550_8c.html#ae88ac104f3b111894f0280bd12fc6576" title="Disable Protected MCAN Registers. ">TCAN4x5x_MCAN_DisableProtectedRegisters()</a></code> be used to lock the registers after configuration</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*nomTiming</td><td>is a pointer of a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___raw.html" title="Used to setup the nominal timing parameters of the MCAN module This is the raw MCAN form of the struc...">TCAN4x5x_MCAN_Nominal_Timing_Raw</a></code> struct containing the raw MCAN nominal timing information </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if successfully enabled, otherwise return <code>false</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00514">514</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00135">TCAN4x5x_MCAN_Nominal_Timing_Raw::NominalBitRatePrescaler</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00147">TCAN4x5x_MCAN_Nominal_Timing_Raw::NominalSyncJumpWidth</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00139">TCAN4x5x_MCAN_Nominal_Timing_Raw::NominalTimeSeg1andProp</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00143">TCAN4x5x_MCAN_Nominal_Timing_Raw::NominalTimeSeg2</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00095">REG_MCAN_NBTP</a>.</p>

</div>
</div>
<a id="ae943c021bfb22ca2dfa9a155b35e9c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae943c021bfb22ca2dfa9a155b35e9c10">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ConfigureNominalTiming_Simple()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_MCAN_ConfigureNominalTiming_Simple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple.html">TCAN4x5x_MCAN_Nominal_Timing_Simple</a> *&#160;</td>
          <td class="paramname"><em>nomTiming</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes the MCAN nominal timing settings, using the simple nominal timing struct. </p>
<p>Writes the data timing information to MCAN using the input from the <code>*nomTiming</code> pointer</p>
<dl class="section warning"><dt>Warning</dt><dd>This function writes to protected MCAN registers </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Requires that protected registers have been unlocked using <code><a class="el" href="_t_c_a_n4550_8c.html#adbd1346faf97b69e2c53468fa64afda9" title="Enable Protected MCAN Registers. ">TCAN4x5x_MCAN_EnableProtectedRegisters()</a></code> and <code><a class="el" href="_t_c_a_n4550_8c.html#ae88ac104f3b111894f0280bd12fc6576" title="Disable Protected MCAN Registers. ">TCAN4x5x_MCAN_DisableProtectedRegisters()</a></code> be used to lock the registers after configuration</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*nomTiming</td><td>is a pointer of a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple.html" title="Used to setup the nominal timing parameters of the MCAN module This is a simplified struct...">TCAN4x5x_MCAN_Nominal_Timing_Simple</a></code> struct containing the simplified nominal timing information </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if successfully enabled, otherwise return <code>false</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00457">457</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00114">TCAN4x5x_MCAN_Nominal_Timing_Simple::NominalBitRatePrescaler</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00122">TCAN4x5x_MCAN_Nominal_Timing_Simple::NominalTqAfterSamplePoint</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00118">TCAN4x5x_MCAN_Nominal_Timing_Simple::NominalTqBeforeSamplePoint</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00095">REG_MCAN_NBTP</a>.</p>

</div>
</div>
<a id="ae88ac104f3b111894f0280bd12fc6576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae88ac104f3b111894f0280bd12fc6576">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_DisableProtectedRegisters()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_MCAN_DisableProtectedRegisters </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Protected MCAN Registers. </p>
<p>Attempts to disable CCCR.CCE and CCCR.INIT to disallow writes to protected registers</p>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if successfully enabled, otherwise return <code>false</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00113">113</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00192">REG_BITS_MCAN_CCCR_CCE</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00190">REG_BITS_MCAN_CCCR_CSA</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00189">REG_BITS_MCAN_CCCR_CSR</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00193">REG_BITS_MCAN_CCCR_INIT</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00094">REG_MCAN_CCCR</a>.</p>

</div>
</div>
<a id="a705aebc2a1d322b7a9b21601b0b2dc10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a705aebc2a1d322b7a9b21601b0b2dc10">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_DLCtoBytes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_MCAN_DLCtoBytes </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>inputDLC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Converts the CAN message DLC hex value to the number of bytes it corresponds to. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">inputDLC</td><td>is the DLC value from/to a CAN message struct </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The number of bytes of data (0-64 bytes) </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01443">1443</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="_t_c_a_n4550_8c_source.html#l00828">TCAN4x5x_MCAN_ReadNextFIFO()</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l00964">TCAN4x5x_MCAN_ReadRXBuffer()</a>, and <a class="el" href="_t_c_a_n4550_8c_source.html#l01064">TCAN4x5x_MCAN_WriteTXBuffer()</a>.</p>

</div>
</div>
<a id="adbd1346faf97b69e2c53468fa64afda9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbd1346faf97b69e2c53468fa64afda9">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_EnableProtectedRegisters()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_MCAN_EnableProtectedRegisters </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Protected MCAN Registers. </p>
<p>Attempts to enable CCCR.CCE and CCCR.INIT to allow writes to protected registers, needed for MCAN configuration</p>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if successfully enabled, otherwise return <code>false</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00079">79</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00192">REG_BITS_MCAN_CCCR_CCE</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00190">REG_BITS_MCAN_CCCR_CSA</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00189">REG_BITS_MCAN_CCCR_CSR</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00193">REG_BITS_MCAN_CCCR_INIT</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00094">REG_MCAN_CCCR</a>.</p>

</div>
</div>
<a id="a7e112f96066956ce89cd5e03452ae5bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e112f96066956ce89cd5e03452ae5bc">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ReadCCCRRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_MCAN_ReadCCCRRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config.html">TCAN4x5x_MCAN_CCCR_Config</a> *&#160;</td>
          <td class="paramname"><em>cccrConfig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the MCAN CCCR configuration register. </p>
<p>Reads the MCAN CCCR configuration register and updates the passed <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config.html" title="struct containing the bit fields of the MCAN CCCR register ">TCAN4x5x_MCAN_CCCR_Config</a></code> struct</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*cccrConfig</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___c_c_c_r___config.html" title="struct containing the bit fields of the MCAN CCCR register ">TCAN4x5x_MCAN_CCCR_Config</a></code> struct containing the CCCR bit fields that will be updated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00200">200</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00094">REG_MCAN_CCCR</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00250">TCAN4x5x_MCAN_CCCR_Config::word</a>.</p>

</div>
</div>
<a id="a1201c4e347af675cebc5915fce2574f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1201c4e347af675cebc5915fce2574f5">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ReadDataTimingFD_Raw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_MCAN_ReadDataTimingFD_Raw </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___raw.html">TCAN4x5x_MCAN_Data_Timing_Raw</a> *&#160;</td>
          <td class="paramname"><em>dataTiming</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads the MCAN data time settings, using the raw MCAN struct. </p>
<p>Reads the MCAN data timing registers and updates the <code>*dataTiming</code> struct</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*dataTiming</td><td>is a pointer of a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple.html" title="Used to setup the data timing parameters of the MCAN module This is a simplified struct, requiring only the prescaler value (1:x), number of time quanta before and after the sample point. ">TCAN4x5x_MCAN_Data_Timing_Simple</a></code> struct containing the raw data timing information </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00239">239</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00081">TCAN4x5x_MCAN_Data_Timing_Raw::DataBitRatePrescaler</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00093">TCAN4x5x_MCAN_Data_Timing_Raw::DataSyncJumpWidth</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00085">TCAN4x5x_MCAN_Data_Timing_Raw::DataTimeSeg1andProp</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00089">TCAN4x5x_MCAN_Data_Timing_Raw::DataTimeSeg2</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00167">REG_BITS_MCAN_DBTP_TDC_EN</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00091">REG_MCAN_DBTP</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00102">REG_MCAN_TDCR</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00101">TCAN4x5x_MCAN_Data_Timing_Raw::TDCFilter</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00097">TCAN4x5x_MCAN_Data_Timing_Raw::TDCOffset</a>.</p>

</div>
</div>
<a id="af348f8ac4d4c34a2b0feec8b2cd3c35f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af348f8ac4d4c34a2b0feec8b2cd3c35f">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ReadDataTimingFD_Simple()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_MCAN_ReadDataTimingFD_Simple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple.html">TCAN4x5x_MCAN_Data_Timing_Simple</a> *&#160;</td>
          <td class="paramname"><em>dataTiming</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads the MCAN data time settings, using the simple struct. </p>
<p>Reads the MCAN data timing registers and updates the <code>*dataTiming</code> struct</p>
<dl class="section warning"><dt>Warning</dt><dd>This function writes to protected MCAN registers </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Requires that protected registers have been unlocked using <code><a class="el" href="_t_c_a_n4550_8c.html#adbd1346faf97b69e2c53468fa64afda9" title="Enable Protected MCAN Registers. ">TCAN4x5x_MCAN_EnableProtectedRegisters()</a></code> and <code><a class="el" href="_t_c_a_n4550_8c.html#ae88ac104f3b111894f0280bd12fc6576" title="Disable Protected MCAN Registers. ">TCAN4x5x_MCAN_DisableProtectedRegisters()</a></code> be used to lock the registers after configuration</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*dataTiming</td><td>is a pointer of a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___data___timing___simple.html" title="Used to setup the data timing parameters of the MCAN module This is a simplified struct, requiring only the prescaler value (1:x), number of time quanta before and after the sample point. ">TCAN4x5x_MCAN_Data_Timing_Simple</a></code> struct containing the simplified data timing information </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00217">217</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00060">TCAN4x5x_MCAN_Data_Timing_Simple::DataBitRatePrescaler</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00068">TCAN4x5x_MCAN_Data_Timing_Simple::DataTqAfterSamplePoint</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00064">TCAN4x5x_MCAN_Data_Timing_Simple::DataTqBeforeSamplePoint</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00091">REG_MCAN_DBTP</a>.</p>

</div>
</div>
<a id="a07f2d9b1e56bd7734f6d5452b0b064ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07f2d9b1e56bd7734f6d5452b0b064ad">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ReadInterruptEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_MCAN_ReadInterruptEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___interrupt___enable.html">TCAN4x5x_MCAN_Interrupt_Enable</a> *&#160;</td>
          <td class="paramname"><em>ie</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the MCAN interrupt enable register. </p>
<p>Reads the MCAN interrupt enable register and updates the passed <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___interrupt___enable.html" title="Struct containing the MCAN interrupt enable bit field. ">TCAN4x5x_MCAN_Interrupt_Enable</a></code> struct</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*ie</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___interrupt___enable.html" title="Struct containing the MCAN interrupt enable bit field. ">TCAN4x5x_MCAN_Interrupt_Enable</a></code> struct containing the interrupt bit fields that will be updated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01414">1414</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00104">REG_MCAN_IE</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00421">TCAN4x5x_MCAN_Interrupt_Enable::word</a>.</p>

</div>
</div>
<a id="a67bf1c0f36aa1292820d790426c4bbb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67bf1c0f36aa1292820d790426c4bbb5">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ReadInterrupts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_MCAN_ReadInterrupts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___interrupts.html">TCAN4x5x_MCAN_Interrupts</a> *&#160;</td>
          <td class="paramname"><em>ir</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the MCAN interrupts. </p>
<p>Reads the MCAN interrupts and updates a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___interrupts.html" title="Struct containing the MCAN interrupt bit field. ">TCAN4x5x_MCAN_Interrupts</a></code> struct that is passed to the function</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*ir</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___interrupts.html" title="Struct containing the MCAN interrupt bit field. ">TCAN4x5x_MCAN_Interrupts</a></code> struct containing the interrupt bit fields that will be updated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01374">1374</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00103">REG_MCAN_IR</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00313">TCAN4x5x_MCAN_Interrupts::word</a>.</p>

</div>
</div>
<a id="a10205402ae834d94005d5aa8cb216b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10205402ae834d94005d5aa8cb216b92">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ReadNextFIFO()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_MCAN_ReadNextFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_c_a_n4550_8h.html#a6ed831def4f51152b2a5dac999e10205">TCAN4x5x_MCAN_FIFO_Enum</a>&#160;</td>
          <td class="paramname"><em>FIFODefine</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___r_x___header.html">TCAN4x5x_MCAN_RX_Header</a> *&#160;</td>
          <td class="paramname"><em>header</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dataPayload</em>[]&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the next MCAN FIFO element. </p>
<p>This function will read the next MCAN FIFO element specified and return the corresponding header information and data payload. The start address of the elment is automatically calculated by looking at the MCAN's register that says where the next element to read exists.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">FIFODefine</td><td>is an <code>TCAN4x5x_MCAN_FIFO_Enum</code> enum corresponding to either RXFIFO0 or RXFIFO1 </td></tr>
    <tr><td class="paramname">*header</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___r_x___header.html" title="CAN message header. ">TCAN4x5x_MCAN_RX_Header</a></code> struct containing the CAN-specific header information </td></tr>
    <tr><td class="paramname">dataPayload[]</td><td>is a byte array that will be updated with the read data</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd><code>dataPayload</code>[] must be at least as big as the largest possible data payload, otherwise writing to out of bounds memory may occur</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>the number of bytes that were read from the TCAN4x5x and stored into <code>dataPayload</code>[] </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00828">828</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00223">AHB_READ_BURST_END()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00183">AHB_READ_BURST_READ()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00155">AHB_READ_BURST_START()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00557">TCAN4x5x_MCAN_RX_Header::ANMF</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00545">TCAN4x5x_MCAN_RX_Header::BRS</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00542">TCAN4x5x_MCAN_RX_Header::DLC</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00536">TCAN4x5x_MCAN_RX_Header::ESI</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00548">TCAN4x5x_MCAN_RX_Header::FDF</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00554">TCAN4x5x_MCAN_RX_Header::FIDX</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00527">TCAN4x5x_MCAN_RX_Header::ID</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00121">REG_MCAN_RXESC</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00116">REG_MCAN_RXF0A</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00114">REG_MCAN_RXF0C</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00115">REG_MCAN_RXF0S</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00120">REG_MCAN_RXF1A</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00118">REG_MCAN_RXF1C</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00119">REG_MCAN_RXF1S</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00062">REG_MRAM</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00530">TCAN4x5x_MCAN_RX_Header::RTR</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00069">RXFIFO1</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00539">TCAN4x5x_MCAN_RX_Header::RXTS</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l00068">TCAN4x5x_MCAN_CACHE</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00065">TCAN4x5x_MCAN_CACHE_RXESC</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00060">TCAN4x5x_MCAN_CACHE_RXF0C</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00061">TCAN4x5x_MCAN_CACHE_RXF1C</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l01443">TCAN4x5x_MCAN_DLCtoBytes()</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l01465">TCAN4x5x_MCAN_TXRXESC_DataByteValue()</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00533">TCAN4x5x_MCAN_RX_Header::XTD</a>.</p>

</div>
</div>
<a id="ad60d5d46f63a26ef674a3ae1dcf2f835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad60d5d46f63a26ef674a3ae1dcf2f835">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ReadNominalTiming_Raw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_MCAN_ReadNominalTiming_Raw </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___raw.html">TCAN4x5x_MCAN_Nominal_Timing_Raw</a> *&#160;</td>
          <td class="paramname"><em>nomTiming</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads the MCAN nominal/arbitration time settings, using the raw MCAN timing struct. </p>
<p>Reads the MCAN nominal timing registers and updates the <code>*nomTiming</code> struct</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*nomTiming</td><td>is a pointer of a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___raw.html" title="Used to setup the nominal timing parameters of the MCAN module This is the raw MCAN form of the struc...">TCAN4x5x_MCAN_Nominal_Timing_Raw</a></code> struct containing the raw MCAN nominal timing information </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00431">431</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00135">TCAN4x5x_MCAN_Nominal_Timing_Raw::NominalBitRatePrescaler</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00147">TCAN4x5x_MCAN_Nominal_Timing_Raw::NominalSyncJumpWidth</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00139">TCAN4x5x_MCAN_Nominal_Timing_Raw::NominalTimeSeg1andProp</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00143">TCAN4x5x_MCAN_Nominal_Timing_Raw::NominalTimeSeg2</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00095">REG_MCAN_NBTP</a>.</p>

</div>
</div>
<a id="a6015cba7c16fe7aa7a82a36ec7fd3dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6015cba7c16fe7aa7a82a36ec7fd3dae">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ReadNominalTiming_Simple()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_MCAN_ReadNominalTiming_Simple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple.html">TCAN4x5x_MCAN_Nominal_Timing_Simple</a> *&#160;</td>
          <td class="paramname"><em>nomTiming</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads the MCAN nominal/arbitration time settings, using the simple timing struct. </p>
<p>Reads the MCAN nominal timing registers and updates the <code>*nomTiming</code> struct</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*nomTiming</td><td>is a pointer of a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___nominal___timing___simple.html" title="Used to setup the nominal timing parameters of the MCAN module This is a simplified struct...">TCAN4x5x_MCAN_Nominal_Timing_Simple</a></code> struct containing the simplified nominal timing information </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00410">410</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00114">TCAN4x5x_MCAN_Nominal_Timing_Simple::NominalBitRatePrescaler</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00122">TCAN4x5x_MCAN_Nominal_Timing_Simple::NominalTqAfterSamplePoint</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00118">TCAN4x5x_MCAN_Nominal_Timing_Simple::NominalTqBeforeSamplePoint</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00095">REG_MCAN_NBTP</a>.</p>

</div>
</div>
<a id="a0b9b828ebf16af5bca9ade0bcc0e2adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b9b828ebf16af5bca9ade0bcc0e2adf">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ReadRXBuffer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_MCAN_ReadRXBuffer </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>bufIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___r_x___header.html">TCAN4x5x_MCAN_RX_Header</a> *&#160;</td>
          <td class="paramname"><em>header</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dataPayload</em>[]&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the specified RX buffer element. </p>
<p>This function will read the specified MCAN buffer element and return the corresponding header information and data payload. The start address of the element is automatically calculated.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bufIndex</td><td>is the RX buffer index to read from (starts at 0) </td></tr>
    <tr><td class="paramname">*header</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___r_x___header.html" title="CAN message header. ">TCAN4x5x_MCAN_RX_Header</a></code> struct containing the CAN-specific header information </td></tr>
    <tr><td class="paramname">dataPayload[]</td><td>is a byte array that will be updated with the read data</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd><code>dataPayload</code>[] must be at least as big as the largest possible data payload, otherwise writing to out of bounds memory may occur</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>the number of bytes that were read from the TCAN4x5x and stored into <code>dataPayload</code>[] </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00964">964</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00223">AHB_READ_BURST_END()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00183">AHB_READ_BURST_READ()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00155">AHB_READ_BURST_START()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00557">TCAN4x5x_MCAN_RX_Header::ANMF</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00545">TCAN4x5x_MCAN_RX_Header::BRS</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00542">TCAN4x5x_MCAN_RX_Header::DLC</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00536">TCAN4x5x_MCAN_RX_Header::ESI</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00548">TCAN4x5x_MCAN_RX_Header::FDF</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00554">TCAN4x5x_MCAN_RX_Header::FIDX</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00527">TCAN4x5x_MCAN_RX_Header::ID</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00112">REG_MCAN_NDAT1</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00113">REG_MCAN_NDAT2</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00117">REG_MCAN_RXBC</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00121">REG_MCAN_RXESC</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00062">REG_MRAM</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00530">TCAN4x5x_MCAN_RX_Header::RTR</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00539">TCAN4x5x_MCAN_RX_Header::RXTS</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l00068">TCAN4x5x_MCAN_CACHE</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00062">TCAN4x5x_MCAN_CACHE_RXBC</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00065">TCAN4x5x_MCAN_CACHE_RXESC</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l01443">TCAN4x5x_MCAN_DLCtoBytes()</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l01465">TCAN4x5x_MCAN_TXRXESC_DataByteValue()</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00533">TCAN4x5x_MCAN_RX_Header::XTD</a>.</p>

</div>
</div>
<a id="aa623bf1adb69e6b30a8a4cd347c3a40d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa623bf1adb69e6b30a8a4cd347c3a40d">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ReadSIDFilter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_MCAN_ReadSIDFilter </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>filterIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___filter.html">TCAN4x5x_MCAN_SID_Filter</a> *&#160;</td>
          <td class="paramname"><em>filter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read a MCAN Standard ID filter from MRAM. </p>
<p>This function will read a standard ID MCAN filter from a specified filter element</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">filterIndex</td><td>is the SID filter index in MRAM to read from (starts at 0) </td></tr>
    <tr><td class="paramname">*filter</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___filter.html" title="Standard ID filter struct. ">TCAN4x5x_MCAN_SID_Filter</a></code> struct that will be updated with the read MCAN filter</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if read was successful, <code>false</code> if not </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01241">1241</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00108">REG_MCAN_SIDFC</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00062">REG_MRAM</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l00068">TCAN4x5x_MCAN_CACHE</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00058">TCAN4x5x_MCAN_CACHE_SIDFC</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00651">TCAN4x5x_MCAN_SID_Filter::word</a>.</p>

</div>
</div>
<a id="ac59610736130421e3741d7e7d7e96fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac59610736130421e3741d7e7d7e96fd3">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_ReadXIDFilter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_MCAN_ReadXIDFilter </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>filterIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___filter.html">TCAN4x5x_MCAN_XID_Filter</a> *&#160;</td>
          <td class="paramname"><em>filter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read MCAN Extended ID filter from MRAM. </p>
<p>This function will read an extended ID MCAN filter from a specified filter element</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">filterIndex</td><td>is the XID filter index in MRAM to read from (starts at 0) </td></tr>
    <tr><td class="paramname">*filter</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___filter.html" title="Extended ID filter struct. ">TCAN4x5x_MCAN_XID_Filter</a></code> struct that will be updated with information from MRAM</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if read was successful, <code>false</code> if not </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01332">1332</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00183">AHB_READ_BURST_READ()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00155">AHB_READ_BURST_START()</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00737">TCAN4x5x_MCAN_XID_Filter::EFEC</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00734">TCAN4x5x_MCAN_XID_Filter::EFID1</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00725">TCAN4x5x_MCAN_XID_Filter::EFID2</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00731">TCAN4x5x_MCAN_XID_Filter::EFT</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00109">REG_MCAN_XIDFC</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00062">REG_MRAM</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l00068">TCAN4x5x_MCAN_CACHE</a>, and <a class="el" href="_t_c_a_n4550_8h_source.html#l00059">TCAN4x5x_MCAN_CACHE_XIDFC</a>.</p>

</div>
</div>
<a id="aaab44f66c009148b5c21382f76a04d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab44f66c009148b5c21382f76a04d36">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_TransmitBufferContents()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_MCAN_TransmitBufferContents </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>bufIndex</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit TX buffer contents of the specified tx buffer. </p>
<p>Writes the specified buffer index bit value into the TXBAR register to request a message to send</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bufIndex</td><td>is the TX buffer index to write to (starts at 0)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>Function does NOT check if the buffer contents are valid</dd></dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if the request was queued, <code>false</code> if the buffer value was invalid (out of range) </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01173">1173</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00126">REG_MCAN_TXBAR</a>.</p>

</div>
</div>
<a id="ac2ef76499bcce5fdfb01760b4ae4f456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2ef76499bcce5fdfb01760b4ae4f456">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_TXRXESC_DataByteValue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TCAN4x5x_MCAN_TXRXESC_DataByteValue </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>inputESCValue</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Converts the MCAN ESC (Element Size) value to number of bytes that it corresponds to. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">inputESCValue</td><td>is the value from an element size configuration register </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The number of bytes of data (8-64 bytes) </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01465">1465</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="_t_c_a_n4550_8c_source.html#l00828">TCAN4x5x_MCAN_ReadNextFIFO()</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l00964">TCAN4x5x_MCAN_ReadRXBuffer()</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l01064">TCAN4x5x_MCAN_WriteTXBuffer()</a>, and <a class="el" href="_t_c_a_n4550_8c_source.html#l00584">TCAN4x5x_MRAM_Configure()</a>.</p>

</div>
</div>
<a id="a0253566161e1b81e81deb0fa7d996036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0253566161e1b81e81deb0fa7d996036">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_WriteSIDFilter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_MCAN_WriteSIDFilter </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>filterIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___filter.html">TCAN4x5x_MCAN_SID_Filter</a> *&#160;</td>
          <td class="paramname"><em>filter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write MCAN Standard ID filter into MRAM. </p>
<p>This function will write a standard ID MCAN filter to a specified filter element</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">filterIndex</td><td>is the SID filter index in MRAM to write to (starts at 0) </td></tr>
    <tr><td class="paramname">*filter</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___s_i_d___filter.html" title="Standard ID filter struct. ">TCAN4x5x_MCAN_SID_Filter</a></code> struct containing the MCAN filter information</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if write was successful, <code>false</code> if not </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01199">1199</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00108">REG_MCAN_SIDFC</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00062">REG_MRAM</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l00068">TCAN4x5x_MCAN_CACHE</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00058">TCAN4x5x_MCAN_CACHE_SIDFC</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00651">TCAN4x5x_MCAN_SID_Filter::word</a>.</p>

</div>
</div>
<a id="a762986bff9711f15358cae9bf4a4de44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a762986bff9711f15358cae9bf4a4de44">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_WriteTXBuffer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TCAN4x5x_MCAN_WriteTXBuffer </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>bufIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___header.html">TCAN4x5x_MCAN_TX_Header</a> *&#160;</td>
          <td class="paramname"><em>header</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dataPayload</em>[]&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write CAN message to the specified TX buffer. </p>
<p>This function will write a CAN message to a specified TX buffer that can be transmitted at a later time with the <code><a class="el" href="_t_c_a_n4550_8c.html#aaab44f66c009148b5c21382f76a04d36" title="Transmit TX buffer contents of the specified tx buffer. ">TCAN4x5x_MCAN_TransmitBufferContents()</a></code> function</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bufIndex</td><td>is the TX buffer index to write to (starts at 0) </td></tr>
    <tr><td class="paramname">*header</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___t_x___header.html" title="CAN message header for transmitted messages. ">TCAN4x5x_MCAN_TX_Header</a></code> struct containing the CAN-specific header information </td></tr>
    <tr><td class="paramname">dataPayload[]</td><td>is a byte array that contains the data payload</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd><code>dataPayload</code>[] must be at least as big as the specified DLC size inside the <code>*header</code> struct</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>the number of bytes that were read from the TCAN4x5x and stored into <code>dataPayload</code>[] </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01064">1064</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00138">AHB_WRITE_BURST_END()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00088">AHB_WRITE_BURST_START()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00118">AHB_WRITE_BURST_WRITE()</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00583">TCAN4x5x_MCAN_TX_Header::BRS</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00580">TCAN4x5x_MCAN_TX_Header::DLC</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00592">TCAN4x5x_MCAN_TX_Header::EFC</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00577">TCAN4x5x_MCAN_TX_Header::ESI</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00586">TCAN4x5x_MCAN_TX_Header::FDF</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00568">TCAN4x5x_MCAN_TX_Header::ID</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00595">TCAN4x5x_MCAN_TX_Header::MM</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00122">REG_MCAN_TXBC</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00124">REG_MCAN_TXESC</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00571">TCAN4x5x_MCAN_TX_Header::RTR</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l00068">TCAN4x5x_MCAN_CACHE</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00064">TCAN4x5x_MCAN_CACHE_TXBC</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00066">TCAN4x5x_MCAN_CACHE_TXESC</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l01443">TCAN4x5x_MCAN_DLCtoBytes()</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l01465">TCAN4x5x_MCAN_TXRXESC_DataByteValue()</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00574">TCAN4x5x_MCAN_TX_Header::XTD</a>.</p>

</div>
</div>
<a id="aad6b6131d5db1a685c78d57a887ccae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad6b6131d5db1a685c78d57a887ccae5">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_WriteXIDFilter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_MCAN_WriteXIDFilter </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>filterIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___filter.html">TCAN4x5x_MCAN_XID_Filter</a> *&#160;</td>
          <td class="paramname"><em>filter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write MCAN Extended ID filter into MRAM. </p>
<p>This function will write an extended ID MCAN filter to a specified filter element</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">filterIndex</td><td>is the XID filter index in MRAM to write to (starts at 0) </td></tr>
    <tr><td class="paramname">*filter</td><td>is a pointer to a <code><a class="el" href="struct_t_c_a_n4x5x___m_c_a_n___x_i_d___filter.html" title="Extended ID filter struct. ">TCAN4x5x_MCAN_XID_Filter</a></code> struct containing the MCAN filter information</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if write was successful, <code>false</code> if not </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01277">1277</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00737">TCAN4x5x_MCAN_XID_Filter::EFEC</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00734">TCAN4x5x_MCAN_XID_Filter::EFID1</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00725">TCAN4x5x_MCAN_XID_Filter::EFID2</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00731">TCAN4x5x_MCAN_XID_Filter::EFT</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00109">REG_MCAN_XIDFC</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00062">REG_MRAM</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l00068">TCAN4x5x_MCAN_CACHE</a>, and <a class="el" href="_t_c_a_n4550_8h_source.html#l00059">TCAN4x5x_MCAN_CACHE_XIDFC</a>.</p>

</div>
</div>
<a id="a764162e2b955a76ffb4889d509987738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a764162e2b955a76ffb4889d509987738">&#9670;&nbsp;</a></span>TCAN4x5x_MRAM_Clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_MRAM_Clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear (Zero-fill) the contents of MRAM. </p>
<p>Write 0s to every address in MRAM. Useful for initializing the MRAM to known values during initial configuration so that accidental ECC errors do not happen </p>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00796">796</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00054">MRAM_SIZE</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00062">REG_MRAM</a>.</p>

</div>
</div>
<a id="af330017c252aa3a559b45f9db9406feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af330017c252aa3a559b45f9db9406feb">&#9670;&nbsp;</a></span>TCAN4x5x_MRAM_Configure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_MRAM_Configure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_t_c_a_n4x5x___m_r_a_m___config.html">TCAN4x5x_MRAM_Config</a> *&#160;</td>
          <td class="paramname"><em>MRAMConfig</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the MRAM registers. </p>
<p>Uses the <code>*MRAMConfig</code> pointer to set up the various sections of the MRAM memory space. There are several different elements that may be configured in the MRAM, including their number of elements, as well as size of elements. This function will automatically generate the start addresses for each of the appropriate MRAM sections, attempting to place them immediately back-to-back. This function will check for over allocated memory conditions, and return <code>false</code> if this is found to be the case.</p>
<dl class="section warning"><dt>Warning</dt><dd>This function writes to protected MCAN registers </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Requires that protected registers have been unlocked using <code><a class="el" href="_t_c_a_n4550_8c.html#adbd1346faf97b69e2c53468fa64afda9" title="Enable Protected MCAN Registers. ">TCAN4x5x_MCAN_EnableProtectedRegisters()</a></code> and <code><a class="el" href="_t_c_a_n4550_8c.html#ae88ac104f3b111894f0280bd12fc6576" title="Disable Protected MCAN Registers. ">TCAN4x5x_MCAN_DisableProtectedRegisters()</a></code> be used to lock the registers after configuration</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">*MRAMConfig</td><td>is a pointer of a <code><a class="el" href="struct_t_c_a_n4x5x___m_r_a_m___config.html" title="Defines the number of MRAM elements and the size of the elements. ">TCAN4x5x_MRAM_Config</a></code> struct containing the desired MRAM configuration </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if successful, otherwise return <code>false</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00584">584</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00054">MRAM_SIZE</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00309">REG_BITS_MCAN_RXF0C_F0OM_OVERWRITE</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00338">REG_BITS_MCAN_TXBC_TFQM</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00117">REG_MCAN_RXBC</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00121">REG_MCAN_RXESC</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00114">REG_MCAN_RXF0C</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00118">REG_MCAN_RXF1C</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00108">REG_MCAN_SIDFC</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00122">REG_MCAN_TXBC</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00132">REG_MCAN_TXEFC</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00124">REG_MCAN_TXESC</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00109">REG_MCAN_XIDFC</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00062">REG_MRAM</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00208">TCAN4x5x_MRAM_Config::Rx0ElementSize</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00205">TCAN4x5x_MRAM_Config::Rx0NumElements</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00215">TCAN4x5x_MRAM_Config::Rx1ElementSize</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00212">TCAN4x5x_MRAM_Config::Rx1NumElements</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00222">TCAN4x5x_MRAM_Config::RxBufElementSize</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00219">TCAN4x5x_MRAM_Config::RxBufNumElements</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00192">TCAN4x5x_MRAM_Config::SIDNumElements</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l00068">TCAN4x5x_MCAN_CACHE</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00062">TCAN4x5x_MCAN_CACHE_RXBC</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00065">TCAN4x5x_MCAN_CACHE_RXESC</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00060">TCAN4x5x_MCAN_CACHE_RXF0C</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00061">TCAN4x5x_MCAN_CACHE_RXF1C</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00058">TCAN4x5x_MCAN_CACHE_SIDFC</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00064">TCAN4x5x_MCAN_CACHE_TXBC</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00063">TCAN4x5x_MCAN_CACHE_TXEFC</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00066">TCAN4x5x_MCAN_CACHE_TXESC</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00059">TCAN4x5x_MCAN_CACHE_XIDFC</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l01465">TCAN4x5x_MCAN_TXRXESC_DataByteValue()</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00237">TCAN4x5x_MRAM_Config::TxBufferElementSize</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00234">TCAN4x5x_MRAM_Config::TxBufferNumElements</a>, <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00230">TCAN4x5x_MRAM_Config::TxEventFIFONumElements</a>, and <a class="el" href="_t_c_a_n4x5x___data___structs_8h_source.html#l00196">TCAN4x5x_MRAM_Config::XIDNumElements</a>.</p>

</div>
</div>
<a id="a399d6423669a59927e169fa0b3993b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a399d6423669a59927e169fa0b3993b87">&#9670;&nbsp;</a></span>TCAN4x5x_WDT_Configure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_WDT_Configure </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="_t_c_a_n4550_8h.html#a70632e429daa926e36c7b8833ca47357">TCAN4x5x_WDT_Timer_Enum</a>&#160;</td>
          <td class="paramname"><em>WDTtimeout</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the watchdog. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">WDTtimeout</td><td>is an <code>TCAN4x5x_WDT_Timer_Enum</code> enum of different times for the watch dog window</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if successfully configured, or <code>false</code> otherwise </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01814">1814</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00513">REG_BITS_DEVICE_MODE_WD_TIMER_3S</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00512">REG_BITS_DEVICE_MODE_WD_TIMER_600MS</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00511">REG_BITS_DEVICE_MODE_WD_TIMER_60MS</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00514">REG_BITS_DEVICE_MODE_WD_TIMER_6S</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00510">REG_BITS_DEVICE_MODE_WD_TIMER_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00078">REG_DEV_MODES_AND_PINS</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00070">TCAN4x5x_WDT_3S</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00070">TCAN4x5x_WDT_600MS</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00070">TCAN4x5x_WDT_60MS</a>, and <a class="el" href="_t_c_a_n4550_8h_source.html#l00070">TCAN4x5x_WDT_6S</a>.</p>

</div>
</div>
<a id="a10c3abdf634b87b36ad73112b8692b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10c3abdf634b87b36ad73112b8692b7a">&#9670;&nbsp;</a></span>TCAN4x5x_WDT_Disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_WDT_Disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the watchdog timer. </p>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if successfully disabled, or <code>false</code> otherwise </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01908">1908</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00587">REG_BITS_DEVICE_MODE_WDT_EN</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00078">REG_DEV_MODES_AND_PINS</a>.</p>

</div>
</div>
<a id="aaa63bf8e11162eef5ae9cc6f8dbd5ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa63bf8e11162eef5ae9cc6f8dbd5ad0">&#9670;&nbsp;</a></span>TCAN4x5x_WDT_Enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TCAN4x5x_WDT_Enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the watchdog timer. </p>
<dl class="section return"><dt>Returns</dt><dd><code>true</code> if successfully enabled, or <code>false</code> otherwise </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01887">1887</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00587">REG_BITS_DEVICE_MODE_WDT_EN</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00078">REG_DEV_MODES_AND_PINS</a>.</p>

</div>
</div>
<a id="a74e29467350b560cd32569d4f84bdaaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e29467350b560cd32569d4f84bdaaa">&#9670;&nbsp;</a></span>TCAN4x5x_WDT_Read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_t_c_a_n4550_8h.html#a70632e429daa926e36c7b8833ca47357">TCAN4x5x_WDT_Timer_Enum</a> TCAN4x5x_WDT_Read </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the watchdog configuration. </p>
<dl class="section return"><dt>Returns</dt><dd>an <code>TCAN4x5x_WDT_Timer_Enum</code> enum of the currently configured time window </dd></dl>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01857">1857</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00513">REG_BITS_DEVICE_MODE_WD_TIMER_3S</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00512">REG_BITS_DEVICE_MODE_WD_TIMER_600MS</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00511">REG_BITS_DEVICE_MODE_WD_TIMER_60MS</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00514">REG_BITS_DEVICE_MODE_WD_TIMER_6S</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00510">REG_BITS_DEVICE_MODE_WD_TIMER_MASK</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00078">REG_DEV_MODES_AND_PINS</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00070">TCAN4x5x_WDT_3S</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00070">TCAN4x5x_WDT_600MS</a>, <a class="el" href="_t_c_a_n4550_8h_source.html#l00070">TCAN4x5x_WDT_60MS</a>, and <a class="el" href="_t_c_a_n4550_8h_source.html#l00070">TCAN4x5x_WDT_6S</a>.</p>

</div>
</div>
<a id="accffca08517c1d38a98cf9aedad68dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accffca08517c1d38a98cf9aedad68dae">&#9670;&nbsp;</a></span>TCAN4x5x_WDT_Reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void TCAN4x5x_WDT_Reset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset the watchdog timer. </p>

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l01927">1927</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">References <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00066">AHB_READ_32()</a>, <a class="el" href="_t_c_a_n4x5x___s_p_i_8c_source.html#l00050">AHB_WRITE_32()</a>, <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00539">REG_BITS_DEVICE_MODE_WDT_RESET_BIT</a>, and <a class="el" href="_t_c_a_n4x5x___reg_8h_source.html#l00078">REG_DEV_MODES_AND_PINS</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a3aab427d30fcaca19810e743f605005b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aab427d30fcaca19810e743f605005b">&#9670;&nbsp;</a></span>TCAN4x5x_MCAN_CACHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TCAN4x5x_MCAN_CACHE[9]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_t_c_a_n4550_8c_source.html#l00068">68</a> of file <a class="el" href="_t_c_a_n4550_8c_source.html">TCAN4550.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="_t_c_a_n4550_8c_source.html#l00828">TCAN4x5x_MCAN_ReadNextFIFO()</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l00964">TCAN4x5x_MCAN_ReadRXBuffer()</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l01241">TCAN4x5x_MCAN_ReadSIDFilter()</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l01332">TCAN4x5x_MCAN_ReadXIDFilter()</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l01199">TCAN4x5x_MCAN_WriteSIDFilter()</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l01064">TCAN4x5x_MCAN_WriteTXBuffer()</a>, <a class="el" href="_t_c_a_n4550_8c_source.html#l01277">TCAN4x5x_MCAN_WriteXIDFilter()</a>, and <a class="el" href="_t_c_a_n4550_8c_source.html#l00584">TCAN4x5x_MRAM_Configure()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_a6a7f61269b92ba99628f2f881824dd9.html">tcan4x5x</a></li><li class="navelem"><a class="el" href="_t_c_a_n4550_8c.html">TCAN4550.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
