Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6eb5699d0bbe43ac93326c4604ab3523 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project_screentest_behav xil_defaultlib.project_screentest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'reset' [C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/Downloads/sources/sources/accelerometer.sv:27]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 8 for port 'addr' [C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/Downloads/top.sv:151]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 6 for port 'addr' [C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/new/memIO.sv:84]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 11 for port 'addr1' [C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/new/memIO.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'din' [C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/new/memIO.sv:98]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 12 for port 'screen_addr' [C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/Downloads/top.sv:188]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'X' [C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sources_1/imports/new/display8digit.sv:63]
WARNING: [VRFC 10-5021] port 'aclMISO' is not connected on this instance [C:/Labs-in-Vivado/COMP541/LabProject-PartA/LabProject-PartA.srcs/sim_1/imports/Downloads/tester_screentest.sv:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.math_real
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.logical
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath(Dbits=32)
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.rom_module(Nloc=256,Dbits=32,ini...
Compiling module xil_defaultlib.ram_module(Nloc=64,Dbits=32,init...
Compiling module xil_defaultlib.ram2port_module(Nloc=1200,Dbits=...
Compiling module xil_defaultlib.memIO(dmem_init="dmem_screentest...
Compiling module xil_defaultlib.xycounter(width=800,height=525)
Compiling module xil_defaultlib.vgatimer
Compiling module xil_defaultlib.rom_module(Nloc=1024,Dbits=12,in...
Compiling module xil_defaultlib.vgadisplaydriver(bmem_init="bmem...
Compiling module xil_defaultlib.keyboard
Compiling module xil_defaultlib.hexto7seg
Compiling module xil_defaultlib.display8digit
Compiling architecture behavioral of entity xil_defaultlib.SPI_If [spi_if_default]
Compiling architecture behavioral of entity xil_defaultlib.ADXL362Ctrl [\ADXL362Ctrl(update_frequency_hz...]
Compiling architecture behavioral of entity xil_defaultlib.AccelArithmetics [\AccelArithmetics(acc_x_y_max="0...]
Compiling architecture behavioral of entity xil_defaultlib.AccelerometerCtl [accelerometerctl_default]
Compiling module xil_defaultlib.accelerometer
Compiling module xil_defaultlib.montek_sound_Nexys4
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck_nopause
Compiling module xil_defaultlib.project_screentest
Compiling module xil_defaultlib.glbl
Built simulation snapshot project_screentest_behav
