ARM GAS  C:\Users\james\AppData\Local\Temp\ccrtldcu.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** 
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\james\AppData\Local\Temp\ccrtldcu.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  C:\Users\james\AppData\Local\Temp\ccrtldcu.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 77 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 77 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 77 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 77 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 77 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 82 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
ARM GAS  C:\Users\james\AppData\Local\Temp\ccrtldcu.s 			page 4


  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_TIM_Base_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_TIM_Base_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c **** */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 91 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 8
 109              		@ frame_needed = 0, uses_anonymous_args = 0
  92:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 110              		.loc 1 92 3 view .LVU21
 111              		.loc 1 92 15 is_stmt 0 view .LVU22
 112 0000 0368     		ldr	r3, [r0]
 113              		.loc 1 92 5 view .LVU23
 114 0002 B3F1804F 		cmp	r3, #1073741824
 115 0006 00D0     		beq	.L11
 116 0008 7047     		bx	lr
 117              	.L11:
  91:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 118              		.loc 1 91 1 view .LVU24
 119 000a 00B5     		push	{lr}
 120              	.LCFI2:
 121              		.cfi_def_cfa_offset 4
 122              		.cfi_offset 14, -4
 123 000c 83B0     		sub	sp, sp, #12
 124              	.LCFI3:
 125              		.cfi_def_cfa_offset 16
  93:Core/Src/stm32f1xx_hal_msp.c ****   {
  94:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  95:Core/Src/stm32f1xx_hal_msp.c **** 
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 126              		.loc 1 98 5 is_stmt 1 view .LVU25
 127              	.LBB5:
 128              		.loc 1 98 5 view .LVU26
 129              		.loc 1 98 5 view .LVU27
 130 000e 03F50433 		add	r3, r3, #135168
 131 0012 DA69     		ldr	r2, [r3, #28]
 132 0014 42F00102 		orr	r2, r2, #1
ARM GAS  C:\Users\james\AppData\Local\Temp\ccrtldcu.s 			page 5


 133 0018 DA61     		str	r2, [r3, #28]
 134              		.loc 1 98 5 view .LVU28
 135 001a DB69     		ldr	r3, [r3, #28]
 136 001c 03F00103 		and	r3, r3, #1
 137 0020 0193     		str	r3, [sp, #4]
 138              		.loc 1 98 5 view .LVU29
 139 0022 019B     		ldr	r3, [sp, #4]
 140              	.LBE5:
 141              		.loc 1 98 5 view .LVU30
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 100:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 142              		.loc 1 100 5 view .LVU31
 143 0024 0022     		movs	r2, #0
 144 0026 1146     		mov	r1, r2
 145 0028 1C20     		movs	r0, #28
 146              	.LVL4:
 147              		.loc 1 100 5 is_stmt 0 view .LVU32
 148 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 149              	.LVL5:
 101:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 150              		.loc 1 101 5 is_stmt 1 view .LVU33
 151 002e 1C20     		movs	r0, #28
 152 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 153              	.LVL6:
 102:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 103:Core/Src/stm32f1xx_hal_msp.c **** 
 104:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 105:Core/Src/stm32f1xx_hal_msp.c ****   }
 106:Core/Src/stm32f1xx_hal_msp.c **** 
 107:Core/Src/stm32f1xx_hal_msp.c **** }
 154              		.loc 1 107 1 is_stmt 0 view .LVU34
 155 0034 03B0     		add	sp, sp, #12
 156              	.LCFI4:
 157              		.cfi_def_cfa_offset 4
 158              		@ sp needed
 159 0036 5DF804FB 		ldr	pc, [sp], #4
 160              		.cfi_endproc
 161              	.LFE66:
 163              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 164              		.align	1
 165              		.global	HAL_TIM_Base_MspDeInit
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 170              	HAL_TIM_Base_MspDeInit:
 171              	.LVL7:
 172              	.LFB67:
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 109:Core/Src/stm32f1xx_hal_msp.c **** /**
 110:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 111:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 112:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 113:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 114:Core/Src/stm32f1xx_hal_msp.c **** */
 115:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 116:Core/Src/stm32f1xx_hal_msp.c **** {
 173              		.loc 1 116 1 is_stmt 1 view -0
ARM GAS  C:\Users\james\AppData\Local\Temp\ccrtldcu.s 			page 6


 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		.loc 1 116 1 is_stmt 0 view .LVU36
 178 0000 08B5     		push	{r3, lr}
 179              	.LCFI5:
 180              		.cfi_def_cfa_offset 8
 181              		.cfi_offset 3, -8
 182              		.cfi_offset 14, -4
 117:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 183              		.loc 1 117 3 is_stmt 1 view .LVU37
 184              		.loc 1 117 15 is_stmt 0 view .LVU38
 185 0002 0368     		ldr	r3, [r0]
 186              		.loc 1 117 5 view .LVU39
 187 0004 B3F1804F 		cmp	r3, #1073741824
 188 0008 00D0     		beq	.L15
 189              	.LVL8:
 190              	.L12:
 118:Core/Src/stm32f1xx_hal_msp.c ****   {
 119:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 120:Core/Src/stm32f1xx_hal_msp.c **** 
 121:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 122:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 123:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 124:Core/Src/stm32f1xx_hal_msp.c **** 
 125:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 126:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 127:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 129:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 130:Core/Src/stm32f1xx_hal_msp.c ****   }
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 132:Core/Src/stm32f1xx_hal_msp.c **** }
 191              		.loc 1 132 1 view .LVU40
 192 000a 08BD     		pop	{r3, pc}
 193              	.LVL9:
 194              	.L15:
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 195              		.loc 1 123 5 is_stmt 1 view .LVU41
 196 000c 044A     		ldr	r2, .L16
 197 000e D369     		ldr	r3, [r2, #28]
 198 0010 23F00103 		bic	r3, r3, #1
 199 0014 D361     		str	r3, [r2, #28]
 126:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 200              		.loc 1 126 5 view .LVU42
 201 0016 1C20     		movs	r0, #28
 202              	.LVL10:
 126:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 203              		.loc 1 126 5 is_stmt 0 view .LVU43
 204 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 205              	.LVL11:
 206              		.loc 1 132 1 view .LVU44
 207 001c F5E7     		b	.L12
 208              	.L17:
 209 001e 00BF     		.align	2
 210              	.L16:
 211 0020 00100240 		.word	1073876992
ARM GAS  C:\Users\james\AppData\Local\Temp\ccrtldcu.s 			page 7


 212              		.cfi_endproc
 213              	.LFE67:
 215              		.text
 216              	.Letext0:
 217              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 218              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 219              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h"
 220              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 221              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 222              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 223              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\james\AppData\Local\Temp\ccrtldcu.s 			page 8


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\james\AppData\Local\Temp\ccrtldcu.s:18     .text.HAL_MspInit:00000000 $t
C:\Users\james\AppData\Local\Temp\ccrtldcu.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\james\AppData\Local\Temp\ccrtldcu.s:91     .text.HAL_MspInit:0000003c $d
C:\Users\james\AppData\Local\Temp\ccrtldcu.s:97     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\james\AppData\Local\Temp\ccrtldcu.s:103    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\james\AppData\Local\Temp\ccrtldcu.s:164    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\james\AppData\Local\Temp\ccrtldcu.s:170    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\james\AppData\Local\Temp\ccrtldcu.s:211    .text.HAL_TIM_Base_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
