
*** Running vivado
    with args -log design_1_LAB4_AXI_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_LAB4_AXI_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_LAB4_AXI_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_LAB4_AXI_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 85612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 394.691 ; gain = 98.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_LAB4_AXI_0_0' [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ip/design_1_LAB4_AXI_0_0/synth/design_1_LAB4_AXI_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'LAB4_AXI_v1_0' [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/dd46/hdl/LAB4_AXI_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LAB4_AXI_v1_0_S00_AXI' [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/dd46/hdl/LAB4_AXI_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/dd46/hdl/LAB4_AXI_v1_0_S00_AXI.v:232]
INFO: [Synth 8-226] default block is never used [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/dd46/hdl/LAB4_AXI_v1_0_S00_AXI.v:380]
INFO: [Synth 8-6157] synthesizing module 'arithmetic' [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/dd46/src/arithmetic.v:1]
INFO: [Synth 8-6155] done synthesizing module 'arithmetic' (1#1) [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/dd46/src/arithmetic.v:1]
INFO: [Synth 8-6157] synthesizing module 'sorting' [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/insertion.v:1]
	Parameter idle bound to: 3'b000 
	Parameter sort bound to: 3'b001 
	Parameter finish bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/insertion.v:20]
WARNING: [Synth 8-324] index 8 out of range [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/insertion.v:92]
INFO: [Synth 8-6155] done synthesizing module 'sorting' (2#1) [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/insertion.v:1]
INFO: [Synth 8-6157] synthesizing module 'PARITY_GENERATOR' [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/even_parity.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PARITY_GENERATOR' (3#1) [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/even_parity.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'even_parity' does not match port width (1) of module 'PARITY_GENERATOR' [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/dd46/hdl/LAB4_AXI_v1_0_S00_AXI.v:433]
INFO: [Synth 8-6157] synthesizing module 'djb2' [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/djb2.v:16]
INFO: [Synth 8-6155] done synthesizing module 'djb2' (4#1) [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/djb2.v:16]
INFO: [Synth 8-6157] synthesizing module 'RGB_LED' [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/PWM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RGB_LED' (5#1) [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/PWM.v:1]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/dd46/hdl/LAB4_AXI_v1_0_S00_AXI.v:224]
WARNING: [Synth 8-3848] Net answer_5 in module/entity LAB4_AXI_v1_0_S00_AXI does not have driver. [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/dd46/hdl/LAB4_AXI_v1_0_S00_AXI.v:373]
INFO: [Synth 8-6155] done synthesizing module 'LAB4_AXI_v1_0_S00_AXI' (6#1) [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/dd46/hdl/LAB4_AXI_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'LAB4_AXI_v1_0' (7#1) [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/dd46/hdl/LAB4_AXI_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_LAB4_AXI_0_0' (8#1) [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ip/design_1_LAB4_AXI_0_0/synth/design_1_LAB4_AXI_0_0.v:57]
WARNING: [Synth 8-3331] design RGB_LED has unconnected port data[31]
WARNING: [Synth 8-3331] design RGB_LED has unconnected port data[30]
WARNING: [Synth 8-3331] design RGB_LED has unconnected port data[29]
WARNING: [Synth 8-3331] design RGB_LED has unconnected port data[28]
WARNING: [Synth 8-3331] design RGB_LED has unconnected port data[27]
WARNING: [Synth 8-3331] design RGB_LED has unconnected port data[26]
WARNING: [Synth 8-3331] design RGB_LED has unconnected port data[25]
WARNING: [Synth 8-3331] design RGB_LED has unconnected port data[24]
WARNING: [Synth 8-3331] design arithmetic has unconnected port data[31]
WARNING: [Synth 8-3331] design arithmetic has unconnected port data[30]
WARNING: [Synth 8-3331] design arithmetic has unconnected port data[29]
WARNING: [Synth 8-3331] design arithmetic has unconnected port data[28]
WARNING: [Synth 8-3331] design arithmetic has unconnected port data[27]
WARNING: [Synth 8-3331] design arithmetic has unconnected port data[26]
WARNING: [Synth 8-3331] design arithmetic has unconnected port data[25]
WARNING: [Synth 8-3331] design arithmetic has unconnected port data[24]
WARNING: [Synth 8-3331] design arithmetic has unconnected port data[23]
WARNING: [Synth 8-3331] design arithmetic has unconnected port data[22]
WARNING: [Synth 8-3331] design arithmetic has unconnected port data[21]
WARNING: [Synth 8-3331] design arithmetic has unconnected port data[20]
WARNING: [Synth 8-3331] design arithmetic has unconnected port data[19]
WARNING: [Synth 8-3331] design arithmetic has unconnected port data[18]
WARNING: [Synth 8-3331] design LAB4_AXI_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design LAB4_AXI_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design LAB4_AXI_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design LAB4_AXI_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design LAB4_AXI_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design LAB4_AXI_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 451.445 ; gain = 155.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 451.445 ; gain = 155.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 451.445 ; gain = 155.273
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 798.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 798.262 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.436 . Memory (MB): peak = 800.301 ; gain = 2.039
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 800.301 ; gain = 504.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 800.301 ; gain = 504.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 800.301 ; gain = 504.129
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sorting'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hash" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "hash" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/insertion.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/insertion.v:21]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
                    sort |                              010 |                              001
                  finish |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'sorting'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/insertion.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'bit_array_reg' [c:/Users/USER/Documents/FPGA/hw4/hw4.srcs/sources_1/bd/design_1/ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/insertion.v:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 800.301 ; gain = 504.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	               32 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module arithmetic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module sorting 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 2     
Module PARITY_GENERATOR 
Detailed RTL Component Info : 
+---XORs : 
	               32 Bit    Wide XORs := 1     
Module djb2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RGB_LED 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module LAB4_AXI_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/LAB4_AXI_v1_0_S00_AXI_inst/SOR/next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inst/LAB4_AXI_v1_0_S00_AXI_inst/djb2/hash" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3331] design design_1_LAB4_AXI_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_LAB4_AXI_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_LAB4_AXI_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_LAB4_AXI_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_LAB4_AXI_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_LAB4_AXI_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[15]' (FDCE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[16]' (FDCE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[17]' (FDCE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[18]' (FDCE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[19]' (FDCE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[20]' (FDCE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[21]' (FDCE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[22]' (FDCE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[23]' (FDCE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[24]' (FDCE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[25]' (FDCE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[26]' (FDCE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[27]' (FDCE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[28]' (FDCE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[29]' (FDCE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[30]' (FDCE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/ARI/answer_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LAB4_AXI_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/LAB4_AXI_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/LAB4_AXI_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/LAB4_AXI_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 800.301 ; gain = 504.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 804.504 ; gain = 508.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 805.078 ; gain = 508.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 831.258 ; gain = 535.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 831.258 ; gain = 535.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 831.258 ; gain = 535.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 831.258 ; gain = 535.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 831.258 ; gain = 535.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 831.258 ; gain = 535.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 831.258 ; gain = 535.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    30|
|2     |LUT1   |     5|
|3     |LUT2   |    80|
|4     |LUT3   |    25|
|5     |LUT4   |   136|
|6     |LUT5   |   101|
|7     |LUT6   |   109|
|8     |MUXF7  |     4|
|9     |FDCE   |    31|
|10    |FDPE   |     1|
|11    |FDRE   |   233|
|12    |FDSE   |     6|
|13    |LD     |     3|
|14    |LDC    |     8|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   772|
|2     |  inst                         |LAB4_AXI_v1_0         |   772|
|3     |    LAB4_AXI_v1_0_S00_AXI_inst |LAB4_AXI_v1_0_S00_AXI |   772|
|4     |      ARI                      |arithmetic            |   202|
|5     |      SOR                      |sorting               |   153|
|6     |      djb2                     |djb2                  |   154|
|7     |      pwm                      |RGB_LED               |    47|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 831.258 ; gain = 535.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 831.258 ; gain = 186.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:54 . Memory (MB): peak = 831.258 ; gain = 535.086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 831.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 3 instances
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 831.258 ; gain = 543.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 831.258 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Documents/FPGA/hw4/hw4.runs/design_1_LAB4_AXI_0_0_synth_1/design_1_LAB4_AXI_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_LAB4_AXI_0_0, cache-ID = f297c8722f132f5f
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 831.258 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Documents/FPGA/hw4/hw4.runs/design_1_LAB4_AXI_0_0_synth_1/design_1_LAB4_AXI_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_LAB4_AXI_0_0_utilization_synth.rpt -pb design_1_LAB4_AXI_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 15:05:30 2019...
