
*** Running vivado
    with args -log AHB_to_AXI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AHB_to_AXI.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source AHB_to_AXI.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 326.273 ; gain = 71.809
Command: synth_design -top AHB_to_AXI -part xc7a200tfbg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 926.129 ; gain = 242.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AHB_to_AXI' [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/synth/AHB_to_AXI.vhd:113]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: AHB_to_AXI - type: string 
	Parameter C_M_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_M_AXI_NON_SECURE bound to: 1 - type: integer 
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AHB_AXI_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahblite_axi_bridge' declared at 'g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:4257' bound to instance 'U0' of component 'ahblite_axi_bridge' [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/synth/AHB_to_AXI.vhd:245]
INFO: [Synth 8-638] synthesizing module 'ahblite_axi_bridge' [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:4353]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: AHB_to_AXI - type: string 
	Parameter C_M_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AHB_AXI_TIMEOUT bound to: 0 - type: integer 
	Parameter C_M_AXI_NON_SECURE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahblite_axi_control' [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:3648]
INFO: [Synth 8-256] done synthesizing module 'ahblite_axi_control' (1#1) [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:3648]
INFO: [Synth 8-638] synthesizing module 'ahb_if' [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:2506]
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_NON_SECURE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element S_AHB_HBURST_i_reg was removed.  [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:2723]
INFO: [Synth 8-256] done synthesizing module 'ahb_if' (2#1) [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:2506]
INFO: [Synth 8-638] synthesizing module 'ahb_data_counter' [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:3367]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'counter_f' [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:328]
	Parameter C_NUM_BITS bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (3#1) [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'ahb_data_counter' (4#1) [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:3367]
INFO: [Synth 8-638] synthesizing module 'axi_wchannel' [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:910]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element next_wr_strobe_reg was removed.  [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:1214]
INFO: [Synth 8-256] done synthesizing module 'axi_wchannel' (5#1) [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:910]
INFO: [Synth 8-638] synthesizing module 'axi_rchannel' [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:1931]
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rdata_placed_on_ahb_reg was removed.  [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:2184]
INFO: [Synth 8-256] done synthesizing module 'axi_rchannel' (6#1) [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:1931]
INFO: [Synth 8-638] synthesizing module 'time_out' [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:534]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AHB_AXI_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'time_out' (7#1) [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:534]
INFO: [Synth 8-256] done synthesizing module 'ahblite_axi_bridge' (8#1) [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:4353]
INFO: [Synth 8-256] done synthesizing module 'AHB_to_AXI' (9#1) [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/synth/AHB_to_AXI.vhd:113]
WARNING: [Synth 8-3331] design time_out has unconnected port S_AHB_HCLK
WARNING: [Synth 8-3331] design time_out has unconnected port S_AHB_HRESETN
WARNING: [Synth 8-3331] design time_out has unconnected port core_is_idle
WARNING: [Synth 8-3331] design time_out has unconnected port enable_timeout_cnt
WARNING: [Synth 8-3331] design time_out has unconnected port M_AXI_BVALID
WARNING: [Synth 8-3331] design time_out has unconnected port wr_load_timeout_cntr
WARNING: [Synth 8-3331] design time_out has unconnected port last_axi_rd_sample
WARNING: [Synth 8-3331] design time_out has unconnected port rd_load_timeout_cntr
WARNING: [Synth 8-3331] design axi_wchannel has unconnected port ahb_hburst_wrap4
WARNING: [Synth 8-3331] design axi_wchannel has unconnected port ahb_haddr_hsize[4]
WARNING: [Synth 8-3331] design axi_wchannel has unconnected port ahb_haddr_hsize[3]
WARNING: [Synth 8-3331] design axi_wchannel has unconnected port ahb_haddr_hsize[2]
WARNING: [Synth 8-3331] design axi_wchannel has unconnected port ahb_haddr_hsize[1]
WARNING: [Synth 8-3331] design axi_wchannel has unconnected port ahb_haddr_hsize[0]
WARNING: [Synth 8-3331] design axi_wchannel has unconnected port ahb_hsize[1]
WARNING: [Synth 8-3331] design axi_wchannel has unconnected port ahb_hsize[0]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_bid[3]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_bid[2]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_rid[3]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_rid[2]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_rid[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 1003.418 ; gain = 319.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1003.418 ; gain = 319.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1003.418 ; gain = 319.762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1003.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/AHB_to_AXI_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/AHB_to_AXI_ooc.xdc] for cell 'U0'
Parsing XDC File [G:/SoC/Projects/CortexM3_soc/Vivado/CortexM3_SoC200T/CortexM3_SoC200T.runs/AHB_to_AXI_synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/SoC/Projects/CortexM3_soc/Vivado/CortexM3_SoC200T/CortexM3_SoC200T.runs/AHB_to_AXI_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1101.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1112.492 ; gain = 11.477
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:01:17 . Memory (MB): peak = 1112.492 ; gain = 428.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:01:17 . Memory (MB): peak = 1112.492 ; gain = 428.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  G:/SoC/Projects/CortexM3_soc/Vivado/CortexM3_SoC200T/CortexM3_SoC200T.runs/AHB_to_AXI_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:17 . Memory (MB): peak = 1112.492 ; gain = 428.836
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ctl_sm_cs_reg' in module 'ahblite_axi_control'
INFO: [Synth 8-5544] ROM "valid_cnt_required_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_ALEN_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:356]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ctl_idle |                          0000001 |                              000
                ctl_addr |                          0000010 |                              001
               ctl_write |                          0000100 |                              010
               ctl_bresp |                          0001000 |                              101
           ctl_bresp_err |                          0010000 |                              110
                ctl_read |                          0100000 |                              011
            ctl_read_err |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctl_sm_cs_reg' using encoding 'one-hot' in module 'ahblite_axi_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:01:19 . Memory (MB): peak = 1112.492 ; gain = 428.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 54    
	   7 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ahblite_axi_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 12    
Module ahb_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_wchannel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 1     
Module axi_rchannel 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'AXI_WCHANNEL/axi_waddr_done_i_reg' into 'AHBLITE_AXI_CONTROL/ahb_wnr_i_reg' [g:/SoC/Projects/CortexM3_soc/Rtl/Peripherals/DDR/ip/AHB_to_AXI_1/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:1253]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_bid[3]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_bid[2]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_rid[3]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_rid[2]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_rid[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AHB_IF/valid_cnt_required_i_reg[4] )
INFO: [Synth 8-3886] merging instance 'U0/AHB_IF/valid_cnt_required_i_reg[0]' (FDRE) to 'U0/AHB_IF/valid_cnt_required_i_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AXI_WCHANNEL/timeout_detected_i_reg )
INFO: [Synth 8-3886] merging instance 'U0/AXI_WCHANNEL/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[0]' (FDS) to 'U0/AXI_WCHANNEL/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_WCHANNEL/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[1]' (FDS) to 'U0/AXI_WCHANNEL/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/AXI_WCHANNEL/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[2]' (FDS) to 'U0/AXI_WCHANNEL/NARROW_TRANSFER_OFF.M_AXI_WSTRB_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/AHB_IF/GEN_1_PROT_CACHE_REG_NON_SECURE.AXI_ACACHE_i_reg[2]' (FDRE) to 'U0/AHB_IF/GEN_1_PROT_CACHE_REG_NON_SECURE.AXI_ACACHE_i_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AHB_IF/GEN_1_PROT_CACHE_REG_NON_SECURE.AXI_ACACHE_i_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/AHB_IF/AXI_ALEN_i_reg[0]' (FDRE) to 'U0/AHB_IF/AXI_ALEN_i_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AHB_IF/AXI_ALEN_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AHB_IF/AXI_ALEN_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AHB_IF/AXI_ALEN_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AHB_IF/AXI_ALEN_i_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/AXI_WCHANNEL/axi_cnt_required_reg[0]' (FDRE) to 'U0/AXI_WCHANNEL/axi_cnt_required_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/AHB_IF/burst_term_txer_cnt_i_reg[0]' (FDRE) to 'U0/AHB_IF/burst_term_txer_cnt_i_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:26 . Memory (MB): peak = 1112.492 ; gain = 428.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:52 . Memory (MB): peak = 1112.492 ; gain = 428.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:55 . Memory (MB): peak = 1112.492 ; gain = 428.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:56 . Memory (MB): peak = 1115.555 ; gain = 431.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:02:08 . Memory (MB): peak = 1121.344 ; gain = 437.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:02:08 . Memory (MB): peak = 1121.344 ; gain = 437.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:02:08 . Memory (MB): peak = 1121.344 ; gain = 437.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:02:08 . Memory (MB): peak = 1121.344 ; gain = 437.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:02:08 . Memory (MB): peak = 1121.344 ; gain = 437.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:02:08 . Memory (MB): peak = 1121.344 ; gain = 437.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |    15|
|3     |LUT3 |    14|
|4     |LUT4 |    20|
|5     |LUT5 |    62|
|6     |LUT6 |    54|
|7     |FDRE |   201|
|8     |FDSE |     5|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------+--------------------+------+
|      |Instance                    |Module              |Cells |
+------+----------------------------+--------------------+------+
|1     |top                         |                    |   373|
|2     |  U0                        |ahblite_axi_bridge  |   373|
|3     |    AHBLITE_AXI_CONTROL     |ahblite_axi_control |    32|
|4     |    AHB_DATA_COUNTER        |ahb_data_counter    |    13|
|5     |      AHB_SAMPLE_CNT_MODULE |counter_f_0         |    13|
|6     |    AHB_IF                  |ahb_if              |   153|
|7     |    AXI_RCHANNEL            |axi_rchannel        |    30|
|8     |    AXI_WCHANNEL            |axi_wchannel        |   145|
|9     |      AXI_WRITE_CNT_MODULE  |counter_f           |    23|
+------+----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:02:08 . Memory (MB): peak = 1121.344 ; gain = 437.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:41 . Memory (MB): peak = 1121.344 ; gain = 328.613
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:02:08 . Memory (MB): peak = 1121.344 ; gain = 437.688
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1133.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:02:43 . Memory (MB): peak = 1134.988 ; gain = 776.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.988 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/SoC/Projects/CortexM3_soc/Vivado/CortexM3_SoC200T/CortexM3_SoC200T.runs/AHB_to_AXI_synth_1/AHB_to_AXI.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP AHB_to_AXI, cache-ID = 24417c62649832de
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.988 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/SoC/Projects/CortexM3_soc/Vivado/CortexM3_SoC200T/CortexM3_SoC200T.runs/AHB_to_AXI_synth_1/AHB_to_AXI.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AHB_to_AXI_utilization_synth.rpt -pb AHB_to_AXI_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  7 15:02:32 2021...
