ARM GAS  /tmp/ccQW9lcd.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f7xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f7xx_hal_msp.c"
  20              		.section	.text.HAL_FMC_MspInit,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_FMC_MspInit:
  27              	.LFB171:
   1:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f7xx_hal_msp.c **** /**
   3:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f7xx_hal_msp.c ****   * @file         stm32f7xx_hal_msp.c
   5:Core/Src/stm32f7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f7xx_hal_msp.c ****   *
  10:Core/Src/stm32f7xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f7xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f7xx_hal_msp.c ****   *
  13:Core/Src/stm32f7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f7xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f7xx_hal_msp.c ****   *
  17:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f7xx_hal_msp.c ****   */
  19:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f7xx_hal_msp.c **** 
  21:Core/Src/stm32f7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f7xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f7xx_hal_msp.c **** 
  24:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f7xx_hal_msp.c **** 
  26:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f7xx_hal_msp.c **** 
  28:Core/Src/stm32f7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f7xx_hal_msp.c **** 
  31:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccQW9lcd.s 			page 2


  32:Core/Src/stm32f7xx_hal_msp.c **** 
  33:Core/Src/stm32f7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f7xx_hal_msp.c **** 
  36:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f7xx_hal_msp.c **** 
  38:Core/Src/stm32f7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f7xx_hal_msp.c **** 
  41:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f7xx_hal_msp.c **** 
  43:Core/Src/stm32f7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f7xx_hal_msp.c **** 
  46:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f7xx_hal_msp.c **** 
  48:Core/Src/stm32f7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f7xx_hal_msp.c **** 
  51:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f7xx_hal_msp.c **** 
  53:Core/Src/stm32f7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f7xx_hal_msp.c **** 
  56:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f7xx_hal_msp.c **** 
  58:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f7xx_hal_msp.c **** 
  60:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f7xx_hal_msp.c **** 
  62:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f7xx_hal_msp.c ****                                                                                                    
  64:Core/Src/stm32f7xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f7xx_hal_msp.c ****   */
  66:Core/Src/stm32f7xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f7xx_hal_msp.c **** {
  68:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f7xx_hal_msp.c **** 
  70:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f7xx_hal_msp.c **** 
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  73:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  74:Core/Src/stm32f7xx_hal_msp.c **** 
  75:Core/Src/stm32f7xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f7xx_hal_msp.c **** 
  77:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f7xx_hal_msp.c **** 
  79:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f7xx_hal_msp.c **** }
  81:Core/Src/stm32f7xx_hal_msp.c **** 
  82:Core/Src/stm32f7xx_hal_msp.c **** /**
  83:Core/Src/stm32f7xx_hal_msp.c **** * @brief ADC MSP Initialization
  84:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f7xx_hal_msp.c **** * @param hadc: ADC handle pointer
  86:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f7xx_hal_msp.c **** */
  88:Core/Src/stm32f7xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
ARM GAS  /tmp/ccQW9lcd.s 			page 3


  89:Core/Src/stm32f7xx_hal_msp.c **** {
  90:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  91:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
  92:Core/Src/stm32f7xx_hal_msp.c ****   {
  93:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 0 */
  94:Core/Src/stm32f7xx_hal_msp.c **** 
  95:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 0 */
  96:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_ENABLE();
  98:Core/Src/stm32f7xx_hal_msp.c **** 
  99:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 100:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 102:Core/Src/stm32f7xx_hal_msp.c ****     PF7     ------> ADC3_IN5
 103:Core/Src/stm32f7xx_hal_msp.c ****     PF6     ------> ADC3_IN4
 104:Core/Src/stm32f7xx_hal_msp.c ****     PF10     ------> ADC3_IN8
 105:Core/Src/stm32f7xx_hal_msp.c ****     PF9     ------> ADC3_IN7
 106:Core/Src/stm32f7xx_hal_msp.c ****     PF8     ------> ADC3_IN6
 107:Core/Src/stm32f7xx_hal_msp.c ****     PA0/WKUP     ------> ADC3_IN0
 108:Core/Src/stm32f7xx_hal_msp.c ****     */
 109:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 110:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin;
 111:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 112:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 113:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 114:Core/Src/stm32f7xx_hal_msp.c **** 
 115:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 116:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 117:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 118:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 119:Core/Src/stm32f7xx_hal_msp.c **** 
 120:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 121:Core/Src/stm32f7xx_hal_msp.c **** 
 122:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 1 */
 123:Core/Src/stm32f7xx_hal_msp.c ****   }
 124:Core/Src/stm32f7xx_hal_msp.c **** 
 125:Core/Src/stm32f7xx_hal_msp.c **** }
 126:Core/Src/stm32f7xx_hal_msp.c **** 
 127:Core/Src/stm32f7xx_hal_msp.c **** /**
 128:Core/Src/stm32f7xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 129:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 130:Core/Src/stm32f7xx_hal_msp.c **** * @param hadc: ADC handle pointer
 131:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 132:Core/Src/stm32f7xx_hal_msp.c **** */
 133:Core/Src/stm32f7xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 134:Core/Src/stm32f7xx_hal_msp.c **** {
 135:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
 136:Core/Src/stm32f7xx_hal_msp.c ****   {
 137:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 0 */
 138:Core/Src/stm32f7xx_hal_msp.c **** 
 139:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 0 */
 140:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 141:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_DISABLE();
 142:Core/Src/stm32f7xx_hal_msp.c **** 
 143:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 144:Core/Src/stm32f7xx_hal_msp.c ****     PF7     ------> ADC3_IN5
 145:Core/Src/stm32f7xx_hal_msp.c ****     PF6     ------> ADC3_IN4
ARM GAS  /tmp/ccQW9lcd.s 			page 4


 146:Core/Src/stm32f7xx_hal_msp.c ****     PF10     ------> ADC3_IN8
 147:Core/Src/stm32f7xx_hal_msp.c ****     PF9     ------> ADC3_IN7
 148:Core/Src/stm32f7xx_hal_msp.c ****     PF8     ------> ADC3_IN6
 149:Core/Src/stm32f7xx_hal_msp.c ****     PA0/WKUP     ------> ADC3_IN0
 150:Core/Src/stm32f7xx_hal_msp.c ****     */
 151:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 152:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin);
 153:Core/Src/stm32f7xx_hal_msp.c **** 
 154:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(ARDUINO_A0_GPIO_Port, ARDUINO_A0_Pin);
 155:Core/Src/stm32f7xx_hal_msp.c **** 
 156:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 157:Core/Src/stm32f7xx_hal_msp.c **** 
 158:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 1 */
 159:Core/Src/stm32f7xx_hal_msp.c ****   }
 160:Core/Src/stm32f7xx_hal_msp.c **** 
 161:Core/Src/stm32f7xx_hal_msp.c **** }
 162:Core/Src/stm32f7xx_hal_msp.c **** 
 163:Core/Src/stm32f7xx_hal_msp.c **** /**
 164:Core/Src/stm32f7xx_hal_msp.c **** * @brief CRC MSP Initialization
 165:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 166:Core/Src/stm32f7xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 167:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 168:Core/Src/stm32f7xx_hal_msp.c **** */
 169:Core/Src/stm32f7xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
 170:Core/Src/stm32f7xx_hal_msp.c **** {
 171:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 172:Core/Src/stm32f7xx_hal_msp.c ****   {
 173:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
 174:Core/Src/stm32f7xx_hal_msp.c **** 
 175:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
 176:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 177:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
 178:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 179:Core/Src/stm32f7xx_hal_msp.c **** 
 180:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
 181:Core/Src/stm32f7xx_hal_msp.c ****   }
 182:Core/Src/stm32f7xx_hal_msp.c **** 
 183:Core/Src/stm32f7xx_hal_msp.c **** }
 184:Core/Src/stm32f7xx_hal_msp.c **** 
 185:Core/Src/stm32f7xx_hal_msp.c **** /**
 186:Core/Src/stm32f7xx_hal_msp.c **** * @brief CRC MSP De-Initialization
 187:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 188:Core/Src/stm32f7xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 189:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 190:Core/Src/stm32f7xx_hal_msp.c **** */
 191:Core/Src/stm32f7xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 192:Core/Src/stm32f7xx_hal_msp.c **** {
 193:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 194:Core/Src/stm32f7xx_hal_msp.c ****   {
 195:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 196:Core/Src/stm32f7xx_hal_msp.c **** 
 197:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
 198:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 199:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 200:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 201:Core/Src/stm32f7xx_hal_msp.c **** 
 202:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
ARM GAS  /tmp/ccQW9lcd.s 			page 5


 203:Core/Src/stm32f7xx_hal_msp.c ****   }
 204:Core/Src/stm32f7xx_hal_msp.c **** 
 205:Core/Src/stm32f7xx_hal_msp.c **** }
 206:Core/Src/stm32f7xx_hal_msp.c **** 
 207:Core/Src/stm32f7xx_hal_msp.c **** /**
 208:Core/Src/stm32f7xx_hal_msp.c **** * @brief DCMI MSP Initialization
 209:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 210:Core/Src/stm32f7xx_hal_msp.c **** * @param hdcmi: DCMI handle pointer
 211:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 212:Core/Src/stm32f7xx_hal_msp.c **** */
 213:Core/Src/stm32f7xx_hal_msp.c **** void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
 214:Core/Src/stm32f7xx_hal_msp.c **** {
 215:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 216:Core/Src/stm32f7xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 217:Core/Src/stm32f7xx_hal_msp.c ****   {
 218:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspInit 0 */
 219:Core/Src/stm32f7xx_hal_msp.c **** 
 220:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DCMI_MspInit 0 */
 221:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 222:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_DCMI_CLK_ENABLE();
 223:Core/Src/stm32f7xx_hal_msp.c **** 
 224:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 225:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 226:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 227:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 228:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 229:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 230:Core/Src/stm32f7xx_hal_msp.c ****     PE5     ------> DCMI_D6
 231:Core/Src/stm32f7xx_hal_msp.c ****     PE6     ------> DCMI_D7
 232:Core/Src/stm32f7xx_hal_msp.c ****     PD3     ------> DCMI_D5
 233:Core/Src/stm32f7xx_hal_msp.c ****     PG9     ------> DCMI_VSYNC
 234:Core/Src/stm32f7xx_hal_msp.c ****     PH14     ------> DCMI_D4
 235:Core/Src/stm32f7xx_hal_msp.c ****     PH12     ------> DCMI_D3
 236:Core/Src/stm32f7xx_hal_msp.c ****     PA4     ------> DCMI_HSYNC
 237:Core/Src/stm32f7xx_hal_msp.c ****     PH9     ------> DCMI_D0
 238:Core/Src/stm32f7xx_hal_msp.c ****     PH11     ------> DCMI_D2
 239:Core/Src/stm32f7xx_hal_msp.c ****     PA6     ------> DCMI_PIXCLK
 240:Core/Src/stm32f7xx_hal_msp.c ****     PH10     ------> DCMI_D1
 241:Core/Src/stm32f7xx_hal_msp.c ****     */
 242:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 243:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 244:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 245:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 246:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 247:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 248:Core/Src/stm32f7xx_hal_msp.c **** 
 249:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = DCMI_D5_Pin;
 250:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 251:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 252:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 253:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 254:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 255:Core/Src/stm32f7xx_hal_msp.c **** 
 256:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 257:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 258:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 259:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/ccQW9lcd.s 			page 6


 260:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 261:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 262:Core/Src/stm32f7xx_hal_msp.c **** 
 263:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 264:Core/Src/stm32f7xx_hal_msp.c ****                           |DCMI_D1_Pin;
 265:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 266:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 267:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 268:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 269:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 270:Core/Src/stm32f7xx_hal_msp.c **** 
 271:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 272:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 273:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 274:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 275:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 276:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 277:Core/Src/stm32f7xx_hal_msp.c **** 
 278:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspInit 1 */
 279:Core/Src/stm32f7xx_hal_msp.c **** 
 280:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DCMI_MspInit 1 */
 281:Core/Src/stm32f7xx_hal_msp.c ****   }
 282:Core/Src/stm32f7xx_hal_msp.c **** 
 283:Core/Src/stm32f7xx_hal_msp.c **** }
 284:Core/Src/stm32f7xx_hal_msp.c **** 
 285:Core/Src/stm32f7xx_hal_msp.c **** /**
 286:Core/Src/stm32f7xx_hal_msp.c **** * @brief DCMI MSP De-Initialization
 287:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 288:Core/Src/stm32f7xx_hal_msp.c **** * @param hdcmi: DCMI handle pointer
 289:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 290:Core/Src/stm32f7xx_hal_msp.c **** */
 291:Core/Src/stm32f7xx_hal_msp.c **** void HAL_DCMI_MspDeInit(DCMI_HandleTypeDef* hdcmi)
 292:Core/Src/stm32f7xx_hal_msp.c **** {
 293:Core/Src/stm32f7xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 294:Core/Src/stm32f7xx_hal_msp.c ****   {
 295:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspDeInit 0 */
 296:Core/Src/stm32f7xx_hal_msp.c **** 
 297:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DCMI_MspDeInit 0 */
 298:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 299:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_DCMI_CLK_DISABLE();
 300:Core/Src/stm32f7xx_hal_msp.c **** 
 301:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 302:Core/Src/stm32f7xx_hal_msp.c ****     PE5     ------> DCMI_D6
 303:Core/Src/stm32f7xx_hal_msp.c ****     PE6     ------> DCMI_D7
 304:Core/Src/stm32f7xx_hal_msp.c ****     PD3     ------> DCMI_D5
 305:Core/Src/stm32f7xx_hal_msp.c ****     PG9     ------> DCMI_VSYNC
 306:Core/Src/stm32f7xx_hal_msp.c ****     PH14     ------> DCMI_D4
 307:Core/Src/stm32f7xx_hal_msp.c ****     PH12     ------> DCMI_D3
 308:Core/Src/stm32f7xx_hal_msp.c ****     PA4     ------> DCMI_HSYNC
 309:Core/Src/stm32f7xx_hal_msp.c ****     PH9     ------> DCMI_D0
 310:Core/Src/stm32f7xx_hal_msp.c ****     PH11     ------> DCMI_D2
 311:Core/Src/stm32f7xx_hal_msp.c ****     PA6     ------> DCMI_PIXCLK
 312:Core/Src/stm32f7xx_hal_msp.c ****     PH10     ------> DCMI_D1
 313:Core/Src/stm32f7xx_hal_msp.c ****     */
 314:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, DCMI_D6_Pin|DCMI_D7_Pin);
 315:Core/Src/stm32f7xx_hal_msp.c **** 
 316:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(DCMI_D5_GPIO_Port, DCMI_D5_Pin);
ARM GAS  /tmp/ccQW9lcd.s 			page 7


 317:Core/Src/stm32f7xx_hal_msp.c **** 
 318:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(DCMI_VSYNC_GPIO_Port, DCMI_VSYNC_Pin);
 319:Core/Src/stm32f7xx_hal_msp.c **** 
 320:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOH, DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 321:Core/Src/stm32f7xx_hal_msp.c ****                           |DCMI_D1_Pin);
 322:Core/Src/stm32f7xx_hal_msp.c **** 
 323:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, DCMI_HSYNC_Pin|GPIO_PIN_6);
 324:Core/Src/stm32f7xx_hal_msp.c **** 
 325:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DCMI_MspDeInit 1 */
 326:Core/Src/stm32f7xx_hal_msp.c **** 
 327:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DCMI_MspDeInit 1 */
 328:Core/Src/stm32f7xx_hal_msp.c ****   }
 329:Core/Src/stm32f7xx_hal_msp.c **** 
 330:Core/Src/stm32f7xx_hal_msp.c **** }
 331:Core/Src/stm32f7xx_hal_msp.c **** 
 332:Core/Src/stm32f7xx_hal_msp.c **** /**
 333:Core/Src/stm32f7xx_hal_msp.c **** * @brief DMA2D MSP Initialization
 334:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 335:Core/Src/stm32f7xx_hal_msp.c **** * @param hdma2d: DMA2D handle pointer
 336:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 337:Core/Src/stm32f7xx_hal_msp.c **** */
 338:Core/Src/stm32f7xx_hal_msp.c **** void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
 339:Core/Src/stm32f7xx_hal_msp.c **** {
 340:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 341:Core/Src/stm32f7xx_hal_msp.c ****   {
 342:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspInit 0 */
 343:Core/Src/stm32f7xx_hal_msp.c **** 
 344:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DMA2D_MspInit 0 */
 345:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 346:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_DMA2D_CLK_ENABLE();
 347:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 348:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(DMA2D_IRQn, 0, 0);
 349:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 350:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspInit 1 */
 351:Core/Src/stm32f7xx_hal_msp.c **** 
 352:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DMA2D_MspInit 1 */
 353:Core/Src/stm32f7xx_hal_msp.c ****   }
 354:Core/Src/stm32f7xx_hal_msp.c **** 
 355:Core/Src/stm32f7xx_hal_msp.c **** }
 356:Core/Src/stm32f7xx_hal_msp.c **** 
 357:Core/Src/stm32f7xx_hal_msp.c **** /**
 358:Core/Src/stm32f7xx_hal_msp.c **** * @brief DMA2D MSP De-Initialization
 359:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 360:Core/Src/stm32f7xx_hal_msp.c **** * @param hdma2d: DMA2D handle pointer
 361:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 362:Core/Src/stm32f7xx_hal_msp.c **** */
 363:Core/Src/stm32f7xx_hal_msp.c **** void HAL_DMA2D_MspDeInit(DMA2D_HandleTypeDef* hdma2d)
 364:Core/Src/stm32f7xx_hal_msp.c **** {
 365:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 366:Core/Src/stm32f7xx_hal_msp.c ****   {
 367:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 0 */
 368:Core/Src/stm32f7xx_hal_msp.c **** 
 369:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DMA2D_MspDeInit 0 */
 370:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 371:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_DMA2D_CLK_DISABLE();
 372:Core/Src/stm32f7xx_hal_msp.c **** 
 373:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt DeInit */
ARM GAS  /tmp/ccQW9lcd.s 			page 8


 374:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(DMA2D_IRQn);
 375:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 1 */
 376:Core/Src/stm32f7xx_hal_msp.c **** 
 377:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DMA2D_MspDeInit 1 */
 378:Core/Src/stm32f7xx_hal_msp.c ****   }
 379:Core/Src/stm32f7xx_hal_msp.c **** 
 380:Core/Src/stm32f7xx_hal_msp.c **** }
 381:Core/Src/stm32f7xx_hal_msp.c **** 
 382:Core/Src/stm32f7xx_hal_msp.c **** /**
 383:Core/Src/stm32f7xx_hal_msp.c **** * @brief ETH MSP Initialization
 384:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 385:Core/Src/stm32f7xx_hal_msp.c **** * @param heth: ETH handle pointer
 386:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 387:Core/Src/stm32f7xx_hal_msp.c **** */
 388:Core/Src/stm32f7xx_hal_msp.c **** void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
 389:Core/Src/stm32f7xx_hal_msp.c **** {
 390:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 391:Core/Src/stm32f7xx_hal_msp.c ****   if(heth->Instance==ETH)
 392:Core/Src/stm32f7xx_hal_msp.c ****   {
 393:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 0 */
 394:Core/Src/stm32f7xx_hal_msp.c **** 
 395:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 0 */
 396:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 397:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_ETH_CLK_ENABLE();
 398:Core/Src/stm32f7xx_hal_msp.c **** 
 399:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 400:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 401:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 402:Core/Src/stm32f7xx_hal_msp.c ****     /**ETH GPIO Configuration
 403:Core/Src/stm32f7xx_hal_msp.c ****     PG14     ------> ETH_TXD1
 404:Core/Src/stm32f7xx_hal_msp.c ****     PG13     ------> ETH_TXD0
 405:Core/Src/stm32f7xx_hal_msp.c ****     PG11     ------> ETH_TX_EN
 406:Core/Src/stm32f7xx_hal_msp.c ****     PC1     ------> ETH_MDC
 407:Core/Src/stm32f7xx_hal_msp.c ****     PA1     ------> ETH_REF_CLK
 408:Core/Src/stm32f7xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 409:Core/Src/stm32f7xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 410:Core/Src/stm32f7xx_hal_msp.c ****     PC5     ------> ETH_RXD1
 411:Core/Src/stm32f7xx_hal_msp.c ****     PA7     ------> ETH_CRS_DV
 412:Core/Src/stm32f7xx_hal_msp.c ****     */
 413:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 414:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 415:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 416:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 417:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 418:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 419:Core/Src/stm32f7xx_hal_msp.c **** 
 420:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 421:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 422:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 423:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 424:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 425:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 426:Core/Src/stm32f7xx_hal_msp.c **** 
 427:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 428:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 429:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 430:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccQW9lcd.s 			page 9


 431:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 432:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 433:Core/Src/stm32f7xx_hal_msp.c **** 
 434:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspInit 1 */
 435:Core/Src/stm32f7xx_hal_msp.c **** 
 436:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ETH_MspInit 1 */
 437:Core/Src/stm32f7xx_hal_msp.c ****   }
 438:Core/Src/stm32f7xx_hal_msp.c **** 
 439:Core/Src/stm32f7xx_hal_msp.c **** }
 440:Core/Src/stm32f7xx_hal_msp.c **** 
 441:Core/Src/stm32f7xx_hal_msp.c **** /**
 442:Core/Src/stm32f7xx_hal_msp.c **** * @brief ETH MSP De-Initialization
 443:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 444:Core/Src/stm32f7xx_hal_msp.c **** * @param heth: ETH handle pointer
 445:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 446:Core/Src/stm32f7xx_hal_msp.c **** */
 447:Core/Src/stm32f7xx_hal_msp.c **** void HAL_ETH_MspDeInit(ETH_HandleTypeDef* heth)
 448:Core/Src/stm32f7xx_hal_msp.c **** {
 449:Core/Src/stm32f7xx_hal_msp.c ****   if(heth->Instance==ETH)
 450:Core/Src/stm32f7xx_hal_msp.c ****   {
 451:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 0 */
 452:Core/Src/stm32f7xx_hal_msp.c **** 
 453:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 0 */
 454:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 455:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_ETH_CLK_DISABLE();
 456:Core/Src/stm32f7xx_hal_msp.c **** 
 457:Core/Src/stm32f7xx_hal_msp.c ****     /**ETH GPIO Configuration
 458:Core/Src/stm32f7xx_hal_msp.c ****     PG14     ------> ETH_TXD1
 459:Core/Src/stm32f7xx_hal_msp.c ****     PG13     ------> ETH_TXD0
 460:Core/Src/stm32f7xx_hal_msp.c ****     PG11     ------> ETH_TX_EN
 461:Core/Src/stm32f7xx_hal_msp.c ****     PC1     ------> ETH_MDC
 462:Core/Src/stm32f7xx_hal_msp.c ****     PA1     ------> ETH_REF_CLK
 463:Core/Src/stm32f7xx_hal_msp.c ****     PC4     ------> ETH_RXD0
 464:Core/Src/stm32f7xx_hal_msp.c ****     PA2     ------> ETH_MDIO
 465:Core/Src/stm32f7xx_hal_msp.c ****     PC5     ------> ETH_RXD1
 466:Core/Src/stm32f7xx_hal_msp.c ****     PA7     ------> ETH_CRS_DV
 467:Core/Src/stm32f7xx_hal_msp.c ****     */
 468:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin);
 469:Core/Src/stm32f7xx_hal_msp.c **** 
 470:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin);
 471:Core/Src/stm32f7xx_hal_msp.c **** 
 472:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin);
 473:Core/Src/stm32f7xx_hal_msp.c **** 
 474:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ETH_MspDeInit 1 */
 475:Core/Src/stm32f7xx_hal_msp.c **** 
 476:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ETH_MspDeInit 1 */
 477:Core/Src/stm32f7xx_hal_msp.c ****   }
 478:Core/Src/stm32f7xx_hal_msp.c **** 
 479:Core/Src/stm32f7xx_hal_msp.c **** }
 480:Core/Src/stm32f7xx_hal_msp.c **** 
 481:Core/Src/stm32f7xx_hal_msp.c **** /**
 482:Core/Src/stm32f7xx_hal_msp.c **** * @brief I2C MSP Initialization
 483:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 484:Core/Src/stm32f7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 485:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 486:Core/Src/stm32f7xx_hal_msp.c **** */
 487:Core/Src/stm32f7xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
ARM GAS  /tmp/ccQW9lcd.s 			page 10


 488:Core/Src/stm32f7xx_hal_msp.c **** {
 489:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 490:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 491:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 492:Core/Src/stm32f7xx_hal_msp.c ****   {
 493:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 0 */
 494:Core/Src/stm32f7xx_hal_msp.c **** 
 495:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 0 */
 496:Core/Src/stm32f7xx_hal_msp.c **** 
 497:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
 498:Core/Src/stm32f7xx_hal_msp.c ****   */
 499:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 500:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 501:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 502:Core/Src/stm32f7xx_hal_msp.c ****     {
 503:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 504:Core/Src/stm32f7xx_hal_msp.c ****     }
 505:Core/Src/stm32f7xx_hal_msp.c **** 
 506:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 507:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 508:Core/Src/stm32f7xx_hal_msp.c ****     PH7     ------> I2C3_SCL
 509:Core/Src/stm32f7xx_hal_msp.c ****     PH8     ------> I2C3_SDA
 510:Core/Src/stm32f7xx_hal_msp.c ****     */
 511:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 512:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 513:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 514:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 515:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 516:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 517:Core/Src/stm32f7xx_hal_msp.c **** 
 518:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 519:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_ENABLE();
 520:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 521:Core/Src/stm32f7xx_hal_msp.c **** 
 522:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 1 */
 523:Core/Src/stm32f7xx_hal_msp.c ****   }
 524:Core/Src/stm32f7xx_hal_msp.c **** 
 525:Core/Src/stm32f7xx_hal_msp.c **** }
 526:Core/Src/stm32f7xx_hal_msp.c **** 
 527:Core/Src/stm32f7xx_hal_msp.c **** /**
 528:Core/Src/stm32f7xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 529:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 530:Core/Src/stm32f7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 531:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 532:Core/Src/stm32f7xx_hal_msp.c **** */
 533:Core/Src/stm32f7xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 534:Core/Src/stm32f7xx_hal_msp.c **** {
 535:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 536:Core/Src/stm32f7xx_hal_msp.c ****   {
 537:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 0 */
 538:Core/Src/stm32f7xx_hal_msp.c **** 
 539:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 0 */
 540:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 541:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_DISABLE();
 542:Core/Src/stm32f7xx_hal_msp.c **** 
 543:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 544:Core/Src/stm32f7xx_hal_msp.c ****     PH7     ------> I2C3_SCL
ARM GAS  /tmp/ccQW9lcd.s 			page 11


 545:Core/Src/stm32f7xx_hal_msp.c ****     PH8     ------> I2C3_SDA
 546:Core/Src/stm32f7xx_hal_msp.c ****     */
 547:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 548:Core/Src/stm32f7xx_hal_msp.c **** 
 549:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 550:Core/Src/stm32f7xx_hal_msp.c **** 
 551:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 1 */
 552:Core/Src/stm32f7xx_hal_msp.c **** 
 553:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 1 */
 554:Core/Src/stm32f7xx_hal_msp.c ****   }
 555:Core/Src/stm32f7xx_hal_msp.c **** 
 556:Core/Src/stm32f7xx_hal_msp.c **** }
 557:Core/Src/stm32f7xx_hal_msp.c **** 
 558:Core/Src/stm32f7xx_hal_msp.c **** /**
 559:Core/Src/stm32f7xx_hal_msp.c **** * @brief LTDC MSP Initialization
 560:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 561:Core/Src/stm32f7xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 562:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 563:Core/Src/stm32f7xx_hal_msp.c **** */
 564:Core/Src/stm32f7xx_hal_msp.c **** void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
 565:Core/Src/stm32f7xx_hal_msp.c **** {
 566:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 567:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 568:Core/Src/stm32f7xx_hal_msp.c ****   {
 569:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 0 */
 570:Core/Src/stm32f7xx_hal_msp.c **** 
 571:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 0 */
 572:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 573:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_ENABLE();
 574:Core/Src/stm32f7xx_hal_msp.c **** 
 575:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 576:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 577:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 578:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 579:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 580:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 581:Core/Src/stm32f7xx_hal_msp.c ****     PE4     ------> LTDC_B0
 582:Core/Src/stm32f7xx_hal_msp.c ****     PJ13     ------> LTDC_B1
 583:Core/Src/stm32f7xx_hal_msp.c ****     PK7     ------> LTDC_DE
 584:Core/Src/stm32f7xx_hal_msp.c ****     PK6     ------> LTDC_B7
 585:Core/Src/stm32f7xx_hal_msp.c ****     PK5     ------> LTDC_B6
 586:Core/Src/stm32f7xx_hal_msp.c ****     PG12     ------> LTDC_B4
 587:Core/Src/stm32f7xx_hal_msp.c ****     PJ14     ------> LTDC_B2
 588:Core/Src/stm32f7xx_hal_msp.c ****     PI10     ------> LTDC_HSYNC
 589:Core/Src/stm32f7xx_hal_msp.c ****     PK4     ------> LTDC_B5
 590:Core/Src/stm32f7xx_hal_msp.c ****     PJ15     ------> LTDC_B3
 591:Core/Src/stm32f7xx_hal_msp.c ****     PI9     ------> LTDC_VSYNC
 592:Core/Src/stm32f7xx_hal_msp.c ****     PK1     ------> LTDC_G6
 593:Core/Src/stm32f7xx_hal_msp.c ****     PK2     ------> LTDC_G7
 594:Core/Src/stm32f7xx_hal_msp.c ****     PI15     ------> LTDC_R0
 595:Core/Src/stm32f7xx_hal_msp.c ****     PJ11     ------> LTDC_G4
 596:Core/Src/stm32f7xx_hal_msp.c ****     PK0     ------> LTDC_G5
 597:Core/Src/stm32f7xx_hal_msp.c ****     PI14     ------> LTDC_CLK
 598:Core/Src/stm32f7xx_hal_msp.c ****     PJ8     ------> LTDC_G1
 599:Core/Src/stm32f7xx_hal_msp.c ****     PJ10     ------> LTDC_G3
 600:Core/Src/stm32f7xx_hal_msp.c ****     PJ7     ------> LTDC_G0
 601:Core/Src/stm32f7xx_hal_msp.c ****     PJ9     ------> LTDC_G2
ARM GAS  /tmp/ccQW9lcd.s 			page 12


 602:Core/Src/stm32f7xx_hal_msp.c ****     PJ6     ------> LTDC_R7
 603:Core/Src/stm32f7xx_hal_msp.c ****     PJ4     ------> LTDC_R5
 604:Core/Src/stm32f7xx_hal_msp.c ****     PJ5     ------> LTDC_R6
 605:Core/Src/stm32f7xx_hal_msp.c ****     PJ3     ------> LTDC_R4
 606:Core/Src/stm32f7xx_hal_msp.c ****     PJ2     ------> LTDC_R3
 607:Core/Src/stm32f7xx_hal_msp.c ****     PJ0     ------> LTDC_R1
 608:Core/Src/stm32f7xx_hal_msp.c ****     PJ1     ------> LTDC_R2
 609:Core/Src/stm32f7xx_hal_msp.c ****     */
 610:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_B0_Pin;
 611:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 612:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 613:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 614:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 615:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 616:Core/Src/stm32f7xx_hal_msp.c **** 
 617:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 618:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 619:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
 620:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
 621:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 622:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 623:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 624:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 625:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 626:Core/Src/stm32f7xx_hal_msp.c **** 
 627:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 628:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
 629:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 630:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 631:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 632:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 633:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 634:Core/Src/stm32f7xx_hal_msp.c **** 
 635:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_B4_Pin;
 636:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 637:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 638:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 639:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 640:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 641:Core/Src/stm32f7xx_hal_msp.c **** 
 642:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 643:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 644:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 645:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 646:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 647:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 648:Core/Src/stm32f7xx_hal_msp.c **** 
 649:Core/Src/stm32f7xx_hal_msp.c ****     /* LTDC interrupt Init */
 650:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 651:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LTDC_IRQn);
 652:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 1 */
 653:Core/Src/stm32f7xx_hal_msp.c **** 
 654:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 1 */
 655:Core/Src/stm32f7xx_hal_msp.c ****   }
 656:Core/Src/stm32f7xx_hal_msp.c **** 
 657:Core/Src/stm32f7xx_hal_msp.c **** }
 658:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  /tmp/ccQW9lcd.s 			page 13


 659:Core/Src/stm32f7xx_hal_msp.c **** /**
 660:Core/Src/stm32f7xx_hal_msp.c **** * @brief LTDC MSP De-Initialization
 661:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 662:Core/Src/stm32f7xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 663:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 664:Core/Src/stm32f7xx_hal_msp.c **** */
 665:Core/Src/stm32f7xx_hal_msp.c **** void HAL_LTDC_MspDeInit(LTDC_HandleTypeDef* hltdc)
 666:Core/Src/stm32f7xx_hal_msp.c **** {
 667:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 668:Core/Src/stm32f7xx_hal_msp.c ****   {
 669:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 0 */
 670:Core/Src/stm32f7xx_hal_msp.c **** 
 671:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 0 */
 672:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 673:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_DISABLE();
 674:Core/Src/stm32f7xx_hal_msp.c **** 
 675:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 676:Core/Src/stm32f7xx_hal_msp.c ****     PE4     ------> LTDC_B0
 677:Core/Src/stm32f7xx_hal_msp.c ****     PJ13     ------> LTDC_B1
 678:Core/Src/stm32f7xx_hal_msp.c ****     PK7     ------> LTDC_DE
 679:Core/Src/stm32f7xx_hal_msp.c ****     PK6     ------> LTDC_B7
 680:Core/Src/stm32f7xx_hal_msp.c ****     PK5     ------> LTDC_B6
 681:Core/Src/stm32f7xx_hal_msp.c ****     PG12     ------> LTDC_B4
 682:Core/Src/stm32f7xx_hal_msp.c ****     PJ14     ------> LTDC_B2
 683:Core/Src/stm32f7xx_hal_msp.c ****     PI10     ------> LTDC_HSYNC
 684:Core/Src/stm32f7xx_hal_msp.c ****     PK4     ------> LTDC_B5
 685:Core/Src/stm32f7xx_hal_msp.c ****     PJ15     ------> LTDC_B3
 686:Core/Src/stm32f7xx_hal_msp.c ****     PI9     ------> LTDC_VSYNC
 687:Core/Src/stm32f7xx_hal_msp.c ****     PK1     ------> LTDC_G6
 688:Core/Src/stm32f7xx_hal_msp.c ****     PK2     ------> LTDC_G7
 689:Core/Src/stm32f7xx_hal_msp.c ****     PI15     ------> LTDC_R0
 690:Core/Src/stm32f7xx_hal_msp.c ****     PJ11     ------> LTDC_G4
 691:Core/Src/stm32f7xx_hal_msp.c ****     PK0     ------> LTDC_G5
 692:Core/Src/stm32f7xx_hal_msp.c ****     PI14     ------> LTDC_CLK
 693:Core/Src/stm32f7xx_hal_msp.c ****     PJ8     ------> LTDC_G1
 694:Core/Src/stm32f7xx_hal_msp.c ****     PJ10     ------> LTDC_G3
 695:Core/Src/stm32f7xx_hal_msp.c ****     PJ7     ------> LTDC_G0
 696:Core/Src/stm32f7xx_hal_msp.c ****     PJ9     ------> LTDC_G2
 697:Core/Src/stm32f7xx_hal_msp.c ****     PJ6     ------> LTDC_R7
 698:Core/Src/stm32f7xx_hal_msp.c ****     PJ4     ------> LTDC_R5
 699:Core/Src/stm32f7xx_hal_msp.c ****     PJ5     ------> LTDC_R6
 700:Core/Src/stm32f7xx_hal_msp.c ****     PJ3     ------> LTDC_R4
 701:Core/Src/stm32f7xx_hal_msp.c ****     PJ2     ------> LTDC_R3
 702:Core/Src/stm32f7xx_hal_msp.c ****     PJ0     ------> LTDC_R1
 703:Core/Src/stm32f7xx_hal_msp.c ****     PJ1     ------> LTDC_R2
 704:Core/Src/stm32f7xx_hal_msp.c ****     */
 705:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_B0_GPIO_Port, LCD_B0_Pin);
 706:Core/Src/stm32f7xx_hal_msp.c **** 
 707:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOJ, LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 708:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 709:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
 710:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin);
 711:Core/Src/stm32f7xx_hal_msp.c **** 
 712:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOK, LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 713:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin);
 714:Core/Src/stm32f7xx_hal_msp.c **** 
 715:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_B4_GPIO_Port, LCD_B4_Pin);
ARM GAS  /tmp/ccQW9lcd.s 			page 14


 716:Core/Src/stm32f7xx_hal_msp.c **** 
 717:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOI, LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin);
 718:Core/Src/stm32f7xx_hal_msp.c **** 
 719:Core/Src/stm32f7xx_hal_msp.c ****     /* LTDC interrupt DeInit */
 720:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(LTDC_IRQn);
 721:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 1 */
 722:Core/Src/stm32f7xx_hal_msp.c **** 
 723:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 1 */
 724:Core/Src/stm32f7xx_hal_msp.c ****   }
 725:Core/Src/stm32f7xx_hal_msp.c **** 
 726:Core/Src/stm32f7xx_hal_msp.c **** }
 727:Core/Src/stm32f7xx_hal_msp.c **** 
 728:Core/Src/stm32f7xx_hal_msp.c **** /**
 729:Core/Src/stm32f7xx_hal_msp.c **** * @brief QSPI MSP Initialization
 730:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 731:Core/Src/stm32f7xx_hal_msp.c **** * @param hqspi: QSPI handle pointer
 732:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 733:Core/Src/stm32f7xx_hal_msp.c **** */
 734:Core/Src/stm32f7xx_hal_msp.c **** void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
 735:Core/Src/stm32f7xx_hal_msp.c **** {
 736:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 737:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 738:Core/Src/stm32f7xx_hal_msp.c ****   {
 739:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspInit 0 */
 740:Core/Src/stm32f7xx_hal_msp.c **** 
 741:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspInit 0 */
 742:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 743:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_QSPI_CLK_ENABLE();
 744:Core/Src/stm32f7xx_hal_msp.c **** 
 745:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 746:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 747:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 748:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 749:Core/Src/stm32f7xx_hal_msp.c ****     PE2     ------> QUADSPI_BK1_IO2
 750:Core/Src/stm32f7xx_hal_msp.c ****     PB6     ------> QUADSPI_BK1_NCS
 751:Core/Src/stm32f7xx_hal_msp.c ****     PB2     ------> QUADSPI_CLK
 752:Core/Src/stm32f7xx_hal_msp.c ****     PD12     ------> QUADSPI_BK1_IO1
 753:Core/Src/stm32f7xx_hal_msp.c ****     PD13     ------> QUADSPI_BK1_IO3
 754:Core/Src/stm32f7xx_hal_msp.c ****     PD11     ------> QUADSPI_BK1_IO0
 755:Core/Src/stm32f7xx_hal_msp.c ****     */
 756:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = QSPI_D2_Pin;
 757:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 758:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 759:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 760:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 761:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 762:Core/Src/stm32f7xx_hal_msp.c **** 
 763:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 764:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 765:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 766:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 767:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 768:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 769:Core/Src/stm32f7xx_hal_msp.c **** 
 770:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 771:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 772:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccQW9lcd.s 			page 15


 773:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 774:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 775:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 776:Core/Src/stm32f7xx_hal_msp.c **** 
 777:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 778:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 779:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 780:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 781:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 782:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 783:Core/Src/stm32f7xx_hal_msp.c **** 
 784:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspInit 1 */
 785:Core/Src/stm32f7xx_hal_msp.c **** 
 786:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspInit 1 */
 787:Core/Src/stm32f7xx_hal_msp.c ****   }
 788:Core/Src/stm32f7xx_hal_msp.c **** 
 789:Core/Src/stm32f7xx_hal_msp.c **** }
 790:Core/Src/stm32f7xx_hal_msp.c **** 
 791:Core/Src/stm32f7xx_hal_msp.c **** /**
 792:Core/Src/stm32f7xx_hal_msp.c **** * @brief QSPI MSP De-Initialization
 793:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 794:Core/Src/stm32f7xx_hal_msp.c **** * @param hqspi: QSPI handle pointer
 795:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 796:Core/Src/stm32f7xx_hal_msp.c **** */
 797:Core/Src/stm32f7xx_hal_msp.c **** void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* hqspi)
 798:Core/Src/stm32f7xx_hal_msp.c **** {
 799:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 800:Core/Src/stm32f7xx_hal_msp.c ****   {
 801:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 0 */
 802:Core/Src/stm32f7xx_hal_msp.c **** 
 803:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspDeInit 0 */
 804:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 805:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_QSPI_CLK_DISABLE();
 806:Core/Src/stm32f7xx_hal_msp.c **** 
 807:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 808:Core/Src/stm32f7xx_hal_msp.c ****     PE2     ------> QUADSPI_BK1_IO2
 809:Core/Src/stm32f7xx_hal_msp.c ****     PB6     ------> QUADSPI_BK1_NCS
 810:Core/Src/stm32f7xx_hal_msp.c ****     PB2     ------> QUADSPI_CLK
 811:Core/Src/stm32f7xx_hal_msp.c ****     PD12     ------> QUADSPI_BK1_IO1
 812:Core/Src/stm32f7xx_hal_msp.c ****     PD13     ------> QUADSPI_BK1_IO3
 813:Core/Src/stm32f7xx_hal_msp.c ****     PD11     ------> QUADSPI_BK1_IO0
 814:Core/Src/stm32f7xx_hal_msp.c ****     */
 815:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(QSPI_D2_GPIO_Port, QSPI_D2_Pin);
 816:Core/Src/stm32f7xx_hal_msp.c **** 
 817:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, QSPI_NCS_Pin|GPIO_PIN_2);
 818:Core/Src/stm32f7xx_hal_msp.c **** 
 819:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin);
 820:Core/Src/stm32f7xx_hal_msp.c **** 
 821:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 1 */
 822:Core/Src/stm32f7xx_hal_msp.c **** 
 823:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspDeInit 1 */
 824:Core/Src/stm32f7xx_hal_msp.c ****   }
 825:Core/Src/stm32f7xx_hal_msp.c **** 
 826:Core/Src/stm32f7xx_hal_msp.c **** }
 827:Core/Src/stm32f7xx_hal_msp.c **** 
 828:Core/Src/stm32f7xx_hal_msp.c **** /**
 829:Core/Src/stm32f7xx_hal_msp.c **** * @brief RTC MSP Initialization
ARM GAS  /tmp/ccQW9lcd.s 			page 16


 830:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 831:Core/Src/stm32f7xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 832:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 833:Core/Src/stm32f7xx_hal_msp.c **** */
 834:Core/Src/stm32f7xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 835:Core/Src/stm32f7xx_hal_msp.c **** {
 836:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 837:Core/Src/stm32f7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 838:Core/Src/stm32f7xx_hal_msp.c ****   {
 839:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 840:Core/Src/stm32f7xx_hal_msp.c **** 
 841:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 842:Core/Src/stm32f7xx_hal_msp.c **** 
 843:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
 844:Core/Src/stm32f7xx_hal_msp.c ****   */
 845:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 846:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 847:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 848:Core/Src/stm32f7xx_hal_msp.c ****     {
 849:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 850:Core/Src/stm32f7xx_hal_msp.c ****     }
 851:Core/Src/stm32f7xx_hal_msp.c **** 
 852:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 853:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 854:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 855:Core/Src/stm32f7xx_hal_msp.c **** 
 856:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 857:Core/Src/stm32f7xx_hal_msp.c ****   }
 858:Core/Src/stm32f7xx_hal_msp.c **** 
 859:Core/Src/stm32f7xx_hal_msp.c **** }
 860:Core/Src/stm32f7xx_hal_msp.c **** 
 861:Core/Src/stm32f7xx_hal_msp.c **** /**
 862:Core/Src/stm32f7xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 863:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 864:Core/Src/stm32f7xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 865:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 866:Core/Src/stm32f7xx_hal_msp.c **** */
 867:Core/Src/stm32f7xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 868:Core/Src/stm32f7xx_hal_msp.c **** {
 869:Core/Src/stm32f7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 870:Core/Src/stm32f7xx_hal_msp.c ****   {
 871:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 872:Core/Src/stm32f7xx_hal_msp.c **** 
 873:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 874:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 875:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 876:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 877:Core/Src/stm32f7xx_hal_msp.c **** 
 878:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 879:Core/Src/stm32f7xx_hal_msp.c ****   }
 880:Core/Src/stm32f7xx_hal_msp.c **** 
 881:Core/Src/stm32f7xx_hal_msp.c **** }
 882:Core/Src/stm32f7xx_hal_msp.c **** 
 883:Core/Src/stm32f7xx_hal_msp.c **** /**
 884:Core/Src/stm32f7xx_hal_msp.c **** * @brief SD MSP Initialization
 885:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 886:Core/Src/stm32f7xx_hal_msp.c **** * @param hsd: SD handle pointer
ARM GAS  /tmp/ccQW9lcd.s 			page 17


 887:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 888:Core/Src/stm32f7xx_hal_msp.c **** */
 889:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
 890:Core/Src/stm32f7xx_hal_msp.c **** {
 891:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 892:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 893:Core/Src/stm32f7xx_hal_msp.c ****   {
 894:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspInit 0 */
 895:Core/Src/stm32f7xx_hal_msp.c **** 
 896:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspInit 0 */
 897:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 898:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SDMMC1_CLK_ENABLE();
 899:Core/Src/stm32f7xx_hal_msp.c **** 
 900:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 901:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 902:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 903:Core/Src/stm32f7xx_hal_msp.c ****     PC12     ------> SDMMC1_CK
 904:Core/Src/stm32f7xx_hal_msp.c ****     PC11     ------> SDMMC1_D3
 905:Core/Src/stm32f7xx_hal_msp.c ****     PC10     ------> SDMMC1_D2
 906:Core/Src/stm32f7xx_hal_msp.c ****     PD2     ------> SDMMC1_CMD
 907:Core/Src/stm32f7xx_hal_msp.c ****     PC9     ------> SDMMC1_D1
 908:Core/Src/stm32f7xx_hal_msp.c ****     PC8     ------> SDMMC1_D0
 909:Core/Src/stm32f7xx_hal_msp.c ****     */
 910:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 911:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8;
 912:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 913:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 914:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 915:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 916:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 917:Core/Src/stm32f7xx_hal_msp.c **** 
 918:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 919:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 920:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 921:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 922:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 923:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 924:Core/Src/stm32f7xx_hal_msp.c **** 
 925:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspInit 1 */
 926:Core/Src/stm32f7xx_hal_msp.c **** 
 927:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspInit 1 */
 928:Core/Src/stm32f7xx_hal_msp.c ****   }
 929:Core/Src/stm32f7xx_hal_msp.c **** 
 930:Core/Src/stm32f7xx_hal_msp.c **** }
 931:Core/Src/stm32f7xx_hal_msp.c **** 
 932:Core/Src/stm32f7xx_hal_msp.c **** /**
 933:Core/Src/stm32f7xx_hal_msp.c **** * @brief SD MSP De-Initialization
 934:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 935:Core/Src/stm32f7xx_hal_msp.c **** * @param hsd: SD handle pointer
 936:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 937:Core/Src/stm32f7xx_hal_msp.c **** */
 938:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
 939:Core/Src/stm32f7xx_hal_msp.c **** {
 940:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 941:Core/Src/stm32f7xx_hal_msp.c ****   {
 942:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspDeInit 0 */
 943:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  /tmp/ccQW9lcd.s 			page 18


 944:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspDeInit 0 */
 945:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 946:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SDMMC1_CLK_DISABLE();
 947:Core/Src/stm32f7xx_hal_msp.c **** 
 948:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 949:Core/Src/stm32f7xx_hal_msp.c ****     PC12     ------> SDMMC1_CK
 950:Core/Src/stm32f7xx_hal_msp.c ****     PC11     ------> SDMMC1_D3
 951:Core/Src/stm32f7xx_hal_msp.c ****     PC10     ------> SDMMC1_D2
 952:Core/Src/stm32f7xx_hal_msp.c ****     PD2     ------> SDMMC1_CMD
 953:Core/Src/stm32f7xx_hal_msp.c ****     PC9     ------> SDMMC1_D1
 954:Core/Src/stm32f7xx_hal_msp.c ****     PC8     ------> SDMMC1_D0
 955:Core/Src/stm32f7xx_hal_msp.c ****     */
 956:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 957:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8);
 958:Core/Src/stm32f7xx_hal_msp.c **** 
 959:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(SDMMC_CMD_GPIO_Port, SDMMC_CMD_Pin);
 960:Core/Src/stm32f7xx_hal_msp.c **** 
 961:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspDeInit 1 */
 962:Core/Src/stm32f7xx_hal_msp.c **** 
 963:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspDeInit 1 */
 964:Core/Src/stm32f7xx_hal_msp.c ****   }
 965:Core/Src/stm32f7xx_hal_msp.c **** 
 966:Core/Src/stm32f7xx_hal_msp.c **** }
 967:Core/Src/stm32f7xx_hal_msp.c **** 
 968:Core/Src/stm32f7xx_hal_msp.c **** /**
 969:Core/Src/stm32f7xx_hal_msp.c **** * @brief SPDIFRX MSP Initialization
 970:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 971:Core/Src/stm32f7xx_hal_msp.c **** * @param hspdifrx: SPDIFRX handle pointer
 972:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 973:Core/Src/stm32f7xx_hal_msp.c **** */
 974:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
 975:Core/Src/stm32f7xx_hal_msp.c **** {
 976:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 977:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 978:Core/Src/stm32f7xx_hal_msp.c ****   if(hspdifrx->Instance==SPDIFRX)
 979:Core/Src/stm32f7xx_hal_msp.c ****   {
 980:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPDIFRX_MspInit 0 */
 981:Core/Src/stm32f7xx_hal_msp.c **** 
 982:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPDIFRX_MspInit 0 */
 983:Core/Src/stm32f7xx_hal_msp.c **** 
 984:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
 985:Core/Src/stm32f7xx_hal_msp.c ****   */
 986:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 987:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 988:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 989:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 990:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 991:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2SDivQ = 1;
 992:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 993:Core/Src/stm32f7xx_hal_msp.c ****     {
 994:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 995:Core/Src/stm32f7xx_hal_msp.c ****     }
 996:Core/Src/stm32f7xx_hal_msp.c **** 
 997:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 998:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SPDIFRX_CLK_ENABLE();
 999:Core/Src/stm32f7xx_hal_msp.c **** 
1000:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
ARM GAS  /tmp/ccQW9lcd.s 			page 19


1001:Core/Src/stm32f7xx_hal_msp.c ****     /**SPDIFRX GPIO Configuration
1002:Core/Src/stm32f7xx_hal_msp.c ****     PD7     ------> SPDIFRX_IN0
1003:Core/Src/stm32f7xx_hal_msp.c ****     */
1004:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
1005:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1006:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1007:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1008:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
1009:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
1010:Core/Src/stm32f7xx_hal_msp.c **** 
1011:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPDIFRX_MspInit 1 */
1012:Core/Src/stm32f7xx_hal_msp.c **** 
1013:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPDIFRX_MspInit 1 */
1014:Core/Src/stm32f7xx_hal_msp.c ****   }
1015:Core/Src/stm32f7xx_hal_msp.c **** 
1016:Core/Src/stm32f7xx_hal_msp.c **** }
1017:Core/Src/stm32f7xx_hal_msp.c **** 
1018:Core/Src/stm32f7xx_hal_msp.c **** /**
1019:Core/Src/stm32f7xx_hal_msp.c **** * @brief SPDIFRX MSP De-Initialization
1020:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1021:Core/Src/stm32f7xx_hal_msp.c **** * @param hspdifrx: SPDIFRX handle pointer
1022:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1023:Core/Src/stm32f7xx_hal_msp.c **** */
1024:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SPDIFRX_MspDeInit(SPDIFRX_HandleTypeDef* hspdifrx)
1025:Core/Src/stm32f7xx_hal_msp.c **** {
1026:Core/Src/stm32f7xx_hal_msp.c ****   if(hspdifrx->Instance==SPDIFRX)
1027:Core/Src/stm32f7xx_hal_msp.c ****   {
1028:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPDIFRX_MspDeInit 0 */
1029:Core/Src/stm32f7xx_hal_msp.c **** 
1030:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPDIFRX_MspDeInit 0 */
1031:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1032:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SPDIFRX_CLK_DISABLE();
1033:Core/Src/stm32f7xx_hal_msp.c **** 
1034:Core/Src/stm32f7xx_hal_msp.c ****     /**SPDIFRX GPIO Configuration
1035:Core/Src/stm32f7xx_hal_msp.c ****     PD7     ------> SPDIFRX_IN0
1036:Core/Src/stm32f7xx_hal_msp.c ****     */
1037:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(SPDIF_RX0_GPIO_Port, SPDIF_RX0_Pin);
1038:Core/Src/stm32f7xx_hal_msp.c **** 
1039:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPDIFRX_MspDeInit 1 */
1040:Core/Src/stm32f7xx_hal_msp.c **** 
1041:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPDIFRX_MspDeInit 1 */
1042:Core/Src/stm32f7xx_hal_msp.c ****   }
1043:Core/Src/stm32f7xx_hal_msp.c **** 
1044:Core/Src/stm32f7xx_hal_msp.c **** }
1045:Core/Src/stm32f7xx_hal_msp.c **** 
1046:Core/Src/stm32f7xx_hal_msp.c **** /**
1047:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
1048:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
1049:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
1050:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1051:Core/Src/stm32f7xx_hal_msp.c **** */
1052:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
1053:Core/Src/stm32f7xx_hal_msp.c **** {
1054:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
1055:Core/Src/stm32f7xx_hal_msp.c ****   {
1056:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
1057:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  /tmp/ccQW9lcd.s 			page 20


1058:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
1059:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1060:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
1061:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
1062:Core/Src/stm32f7xx_hal_msp.c **** 
1063:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
1064:Core/Src/stm32f7xx_hal_msp.c ****   }
1065:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
1066:Core/Src/stm32f7xx_hal_msp.c ****   {
1067:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
1068:Core/Src/stm32f7xx_hal_msp.c **** 
1069:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
1070:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1071:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
1072:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
1073:Core/Src/stm32f7xx_hal_msp.c **** 
1074:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
1075:Core/Src/stm32f7xx_hal_msp.c ****   }
1076:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
1077:Core/Src/stm32f7xx_hal_msp.c ****   {
1078:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
1079:Core/Src/stm32f7xx_hal_msp.c **** 
1080:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
1081:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1082:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
1083:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
1084:Core/Src/stm32f7xx_hal_msp.c **** 
1085:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
1086:Core/Src/stm32f7xx_hal_msp.c ****   }
1087:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
1088:Core/Src/stm32f7xx_hal_msp.c ****   {
1089:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
1090:Core/Src/stm32f7xx_hal_msp.c **** 
1091:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
1092:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1093:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
1094:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
1095:Core/Src/stm32f7xx_hal_msp.c **** 
1096:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
1097:Core/Src/stm32f7xx_hal_msp.c ****   }
1098:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM8)
1099:Core/Src/stm32f7xx_hal_msp.c ****   {
1100:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
1101:Core/Src/stm32f7xx_hal_msp.c **** 
1102:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 0 */
1103:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1104:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
1105:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
1106:Core/Src/stm32f7xx_hal_msp.c **** 
1107:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 1 */
1108:Core/Src/stm32f7xx_hal_msp.c ****   }
1109:Core/Src/stm32f7xx_hal_msp.c **** 
1110:Core/Src/stm32f7xx_hal_msp.c **** }
1111:Core/Src/stm32f7xx_hal_msp.c **** 
1112:Core/Src/stm32f7xx_hal_msp.c **** /**
1113:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
1114:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  /tmp/ccQW9lcd.s 			page 21


1115:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
1116:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1117:Core/Src/stm32f7xx_hal_msp.c **** */
1118:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
1119:Core/Src/stm32f7xx_hal_msp.c **** {
1120:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM12)
1121:Core/Src/stm32f7xx_hal_msp.c ****   {
1122:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 0 */
1123:Core/Src/stm32f7xx_hal_msp.c **** 
1124:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspInit 0 */
1125:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1126:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM12_CLK_ENABLE();
1127:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
1128:Core/Src/stm32f7xx_hal_msp.c **** 
1129:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspInit 1 */
1130:Core/Src/stm32f7xx_hal_msp.c ****   }
1131:Core/Src/stm32f7xx_hal_msp.c **** 
1132:Core/Src/stm32f7xx_hal_msp.c **** }
1133:Core/Src/stm32f7xx_hal_msp.c **** 
1134:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
1135:Core/Src/stm32f7xx_hal_msp.c **** {
1136:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
1137:Core/Src/stm32f7xx_hal_msp.c ****   if(htim->Instance==TIM1)
1138:Core/Src/stm32f7xx_hal_msp.c ****   {
1139:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
1140:Core/Src/stm32f7xx_hal_msp.c **** 
1141:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
1142:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
1143:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
1144:Core/Src/stm32f7xx_hal_msp.c ****     PA8     ------> TIM1_CH1
1145:Core/Src/stm32f7xx_hal_msp.c ****     */
1146:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
1147:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1148:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1149:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1150:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
1151:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
1152:Core/Src/stm32f7xx_hal_msp.c **** 
1153:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
1154:Core/Src/stm32f7xx_hal_msp.c **** 
1155:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
1156:Core/Src/stm32f7xx_hal_msp.c ****   }
1157:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim->Instance==TIM2)
1158:Core/Src/stm32f7xx_hal_msp.c ****   {
1159:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
1160:Core/Src/stm32f7xx_hal_msp.c **** 
1161:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
1162:Core/Src/stm32f7xx_hal_msp.c **** 
1163:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
1164:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
1165:Core/Src/stm32f7xx_hal_msp.c ****     PA15     ------> TIM2_CH1
1166:Core/Src/stm32f7xx_hal_msp.c ****     */
1167:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
1168:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1169:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1170:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1171:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
ARM GAS  /tmp/ccQW9lcd.s 			page 22


1172:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
1173:Core/Src/stm32f7xx_hal_msp.c **** 
1174:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
1175:Core/Src/stm32f7xx_hal_msp.c **** 
1176:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
1177:Core/Src/stm32f7xx_hal_msp.c ****   }
1178:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim->Instance==TIM3)
1179:Core/Src/stm32f7xx_hal_msp.c ****   {
1180:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
1181:Core/Src/stm32f7xx_hal_msp.c **** 
1182:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
1183:Core/Src/stm32f7xx_hal_msp.c **** 
1184:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
1185:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
1186:Core/Src/stm32f7xx_hal_msp.c ****     PB4     ------> TIM3_CH1
1187:Core/Src/stm32f7xx_hal_msp.c ****     */
1188:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
1189:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1190:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1191:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1192:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
1193:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
1194:Core/Src/stm32f7xx_hal_msp.c **** 
1195:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
1196:Core/Src/stm32f7xx_hal_msp.c **** 
1197:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
1198:Core/Src/stm32f7xx_hal_msp.c ****   }
1199:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim->Instance==TIM5)
1200:Core/Src/stm32f7xx_hal_msp.c ****   {
1201:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspPostInit 0 */
1202:Core/Src/stm32f7xx_hal_msp.c **** 
1203:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspPostInit 0 */
1204:Core/Src/stm32f7xx_hal_msp.c **** 
1205:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
1206:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
1207:Core/Src/stm32f7xx_hal_msp.c ****     PI0     ------> TIM5_CH4
1208:Core/Src/stm32f7xx_hal_msp.c ****     */
1209:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
1210:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1211:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1212:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1213:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
1214:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
1215:Core/Src/stm32f7xx_hal_msp.c **** 
1216:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspPostInit 1 */
1217:Core/Src/stm32f7xx_hal_msp.c **** 
1218:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspPostInit 1 */
1219:Core/Src/stm32f7xx_hal_msp.c ****   }
1220:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim->Instance==TIM12)
1221:Core/Src/stm32f7xx_hal_msp.c ****   {
1222:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspPostInit 0 */
1223:Core/Src/stm32f7xx_hal_msp.c **** 
1224:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspPostInit 0 */
1225:Core/Src/stm32f7xx_hal_msp.c **** 
1226:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
1227:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
1228:Core/Src/stm32f7xx_hal_msp.c ****     PH6     ------> TIM12_CH1
ARM GAS  /tmp/ccQW9lcd.s 			page 23


1229:Core/Src/stm32f7xx_hal_msp.c ****     */
1230:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
1231:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1232:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1233:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1234:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
1235:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
1236:Core/Src/stm32f7xx_hal_msp.c **** 
1237:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspPostInit 1 */
1238:Core/Src/stm32f7xx_hal_msp.c **** 
1239:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspPostInit 1 */
1240:Core/Src/stm32f7xx_hal_msp.c ****   }
1241:Core/Src/stm32f7xx_hal_msp.c **** 
1242:Core/Src/stm32f7xx_hal_msp.c **** }
1243:Core/Src/stm32f7xx_hal_msp.c **** /**
1244:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
1245:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1246:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
1247:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1248:Core/Src/stm32f7xx_hal_msp.c **** */
1249:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
1250:Core/Src/stm32f7xx_hal_msp.c **** {
1251:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
1252:Core/Src/stm32f7xx_hal_msp.c ****   {
1253:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
1254:Core/Src/stm32f7xx_hal_msp.c **** 
1255:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
1256:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1257:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
1258:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
1259:Core/Src/stm32f7xx_hal_msp.c **** 
1260:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
1261:Core/Src/stm32f7xx_hal_msp.c ****   }
1262:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
1263:Core/Src/stm32f7xx_hal_msp.c ****   {
1264:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
1265:Core/Src/stm32f7xx_hal_msp.c **** 
1266:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
1267:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1268:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
1269:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
1270:Core/Src/stm32f7xx_hal_msp.c **** 
1271:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
1272:Core/Src/stm32f7xx_hal_msp.c ****   }
1273:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
1274:Core/Src/stm32f7xx_hal_msp.c ****   {
1275:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
1276:Core/Src/stm32f7xx_hal_msp.c **** 
1277:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
1278:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1279:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
1280:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
1281:Core/Src/stm32f7xx_hal_msp.c **** 
1282:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
1283:Core/Src/stm32f7xx_hal_msp.c ****   }
1284:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
1285:Core/Src/stm32f7xx_hal_msp.c ****   {
ARM GAS  /tmp/ccQW9lcd.s 			page 24


1286:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
1287:Core/Src/stm32f7xx_hal_msp.c **** 
1288:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
1289:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1290:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
1291:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
1292:Core/Src/stm32f7xx_hal_msp.c **** 
1293:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
1294:Core/Src/stm32f7xx_hal_msp.c ****   }
1295:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM8)
1296:Core/Src/stm32f7xx_hal_msp.c ****   {
1297:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
1298:Core/Src/stm32f7xx_hal_msp.c **** 
1299:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 0 */
1300:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1301:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
1302:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
1303:Core/Src/stm32f7xx_hal_msp.c **** 
1304:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 1 */
1305:Core/Src/stm32f7xx_hal_msp.c ****   }
1306:Core/Src/stm32f7xx_hal_msp.c **** 
1307:Core/Src/stm32f7xx_hal_msp.c **** }
1308:Core/Src/stm32f7xx_hal_msp.c **** 
1309:Core/Src/stm32f7xx_hal_msp.c **** /**
1310:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
1311:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1312:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
1313:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1314:Core/Src/stm32f7xx_hal_msp.c **** */
1315:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
1316:Core/Src/stm32f7xx_hal_msp.c **** {
1317:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM12)
1318:Core/Src/stm32f7xx_hal_msp.c ****   {
1319:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspDeInit 0 */
1320:Core/Src/stm32f7xx_hal_msp.c **** 
1321:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspDeInit 0 */
1322:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1323:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM12_CLK_DISABLE();
1324:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
1325:Core/Src/stm32f7xx_hal_msp.c **** 
1326:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspDeInit 1 */
1327:Core/Src/stm32f7xx_hal_msp.c ****   }
1328:Core/Src/stm32f7xx_hal_msp.c **** 
1329:Core/Src/stm32f7xx_hal_msp.c **** }
1330:Core/Src/stm32f7xx_hal_msp.c **** 
1331:Core/Src/stm32f7xx_hal_msp.c **** /**
1332:Core/Src/stm32f7xx_hal_msp.c **** * @brief UART MSP Initialization
1333:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
1334:Core/Src/stm32f7xx_hal_msp.c **** * @param huart: UART handle pointer
1335:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1336:Core/Src/stm32f7xx_hal_msp.c **** */
1337:Core/Src/stm32f7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
1338:Core/Src/stm32f7xx_hal_msp.c **** {
1339:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
1340:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
1341:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
1342:Core/Src/stm32f7xx_hal_msp.c ****   {
ARM GAS  /tmp/ccQW9lcd.s 			page 25


1343:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
1344:Core/Src/stm32f7xx_hal_msp.c **** 
1345:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
1346:Core/Src/stm32f7xx_hal_msp.c **** 
1347:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
1348:Core/Src/stm32f7xx_hal_msp.c ****   */
1349:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
1350:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
1351:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
1352:Core/Src/stm32f7xx_hal_msp.c ****     {
1353:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
1354:Core/Src/stm32f7xx_hal_msp.c ****     }
1355:Core/Src/stm32f7xx_hal_msp.c **** 
1356:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1357:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
1358:Core/Src/stm32f7xx_hal_msp.c **** 
1359:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
1360:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
1361:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
1362:Core/Src/stm32f7xx_hal_msp.c ****     PB7     ------> USART1_RX
1363:Core/Src/stm32f7xx_hal_msp.c ****     PA9     ------> USART1_TX
1364:Core/Src/stm32f7xx_hal_msp.c ****     */
1365:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_RX_Pin;
1366:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1367:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1368:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1369:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
1370:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
1371:Core/Src/stm32f7xx_hal_msp.c **** 
1372:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_TX_Pin;
1373:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1374:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1375:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1376:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
1377:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
1378:Core/Src/stm32f7xx_hal_msp.c **** 
1379:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
1380:Core/Src/stm32f7xx_hal_msp.c **** 
1381:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
1382:Core/Src/stm32f7xx_hal_msp.c ****   }
1383:Core/Src/stm32f7xx_hal_msp.c ****   else if(huart->Instance==USART6)
1384:Core/Src/stm32f7xx_hal_msp.c ****   {
1385:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 0 */
1386:Core/Src/stm32f7xx_hal_msp.c **** 
1387:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 0 */
1388:Core/Src/stm32f7xx_hal_msp.c **** 
1389:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
1390:Core/Src/stm32f7xx_hal_msp.c ****   */
1391:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
1392:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
1393:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
1394:Core/Src/stm32f7xx_hal_msp.c ****     {
1395:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
1396:Core/Src/stm32f7xx_hal_msp.c ****     }
1397:Core/Src/stm32f7xx_hal_msp.c **** 
1398:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1399:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_ENABLE();
ARM GAS  /tmp/ccQW9lcd.s 			page 26


1400:Core/Src/stm32f7xx_hal_msp.c **** 
1401:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
1402:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
1403:Core/Src/stm32f7xx_hal_msp.c ****     PC7     ------> USART6_RX
1404:Core/Src/stm32f7xx_hal_msp.c ****     PC6     ------> USART6_TX
1405:Core/Src/stm32f7xx_hal_msp.c ****     */
1406:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
1407:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1408:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1409:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1410:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
1411:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
1412:Core/Src/stm32f7xx_hal_msp.c **** 
1413:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 1 */
1414:Core/Src/stm32f7xx_hal_msp.c **** 
1415:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 1 */
1416:Core/Src/stm32f7xx_hal_msp.c ****   }
1417:Core/Src/stm32f7xx_hal_msp.c **** 
1418:Core/Src/stm32f7xx_hal_msp.c **** }
1419:Core/Src/stm32f7xx_hal_msp.c **** 
1420:Core/Src/stm32f7xx_hal_msp.c **** /**
1421:Core/Src/stm32f7xx_hal_msp.c **** * @brief UART MSP De-Initialization
1422:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1423:Core/Src/stm32f7xx_hal_msp.c **** * @param huart: UART handle pointer
1424:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1425:Core/Src/stm32f7xx_hal_msp.c **** */
1426:Core/Src/stm32f7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
1427:Core/Src/stm32f7xx_hal_msp.c **** {
1428:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
1429:Core/Src/stm32f7xx_hal_msp.c ****   {
1430:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
1431:Core/Src/stm32f7xx_hal_msp.c **** 
1432:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
1433:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1434:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
1435:Core/Src/stm32f7xx_hal_msp.c **** 
1436:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
1437:Core/Src/stm32f7xx_hal_msp.c ****     PB7     ------> USART1_RX
1438:Core/Src/stm32f7xx_hal_msp.c ****     PA9     ------> USART1_TX
1439:Core/Src/stm32f7xx_hal_msp.c ****     */
1440:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(VCP_RX_GPIO_Port, VCP_RX_Pin);
1441:Core/Src/stm32f7xx_hal_msp.c **** 
1442:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(VCP_TX_GPIO_Port, VCP_TX_Pin);
1443:Core/Src/stm32f7xx_hal_msp.c **** 
1444:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
1445:Core/Src/stm32f7xx_hal_msp.c **** 
1446:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
1447:Core/Src/stm32f7xx_hal_msp.c ****   }
1448:Core/Src/stm32f7xx_hal_msp.c ****   else if(huart->Instance==USART6)
1449:Core/Src/stm32f7xx_hal_msp.c ****   {
1450:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 0 */
1451:Core/Src/stm32f7xx_hal_msp.c **** 
1452:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 0 */
1453:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1454:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_DISABLE();
1455:Core/Src/stm32f7xx_hal_msp.c **** 
1456:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
ARM GAS  /tmp/ccQW9lcd.s 			page 27


1457:Core/Src/stm32f7xx_hal_msp.c ****     PC7     ------> USART6_RX
1458:Core/Src/stm32f7xx_hal_msp.c ****     PC6     ------> USART6_TX
1459:Core/Src/stm32f7xx_hal_msp.c ****     */
1460:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin);
1461:Core/Src/stm32f7xx_hal_msp.c **** 
1462:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
1463:Core/Src/stm32f7xx_hal_msp.c **** 
1464:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 1 */
1465:Core/Src/stm32f7xx_hal_msp.c ****   }
1466:Core/Src/stm32f7xx_hal_msp.c **** 
1467:Core/Src/stm32f7xx_hal_msp.c **** }
1468:Core/Src/stm32f7xx_hal_msp.c **** 
1469:Core/Src/stm32f7xx_hal_msp.c **** static uint32_t FMC_Initialized = 0;
1470:Core/Src/stm32f7xx_hal_msp.c **** 
1471:Core/Src/stm32f7xx_hal_msp.c **** static void HAL_FMC_MspInit(void){
  28              		.loc 1 1471 34 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 20
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 87B0     		sub	sp, sp, #28
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 48
1472:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspInit 0 */
1473:Core/Src/stm32f7xx_hal_msp.c **** 
1474:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspInit 0 */
1475:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct ={0};
  43              		.loc 1 1475 3 view .LVU1
  44              		.loc 1 1475 20 is_stmt 0 view .LVU2
  45 0004 0023     		movs	r3, #0
  46 0006 0193     		str	r3, [sp, #4]
  47 0008 0293     		str	r3, [sp, #8]
  48 000a 0393     		str	r3, [sp, #12]
  49 000c 0493     		str	r3, [sp, #16]
  50 000e 0593     		str	r3, [sp, #20]
1476:Core/Src/stm32f7xx_hal_msp.c ****   if (FMC_Initialized) {
  51              		.loc 1 1476 3 is_stmt 1 view .LVU3
  52              		.loc 1 1476 7 is_stmt 0 view .LVU4
  53 0010 2A4B     		ldr	r3, .L6
  54 0012 1B68     		ldr	r3, [r3]
  55              		.loc 1 1476 6 view .LVU5
  56 0014 0BB1     		cbz	r3, .L5
  57              	.L1:
1477:Core/Src/stm32f7xx_hal_msp.c ****     return;
1478:Core/Src/stm32f7xx_hal_msp.c ****   }
1479:Core/Src/stm32f7xx_hal_msp.c ****   FMC_Initialized = 1;
1480:Core/Src/stm32f7xx_hal_msp.c **** 
1481:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
1482:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_FMC_CLK_ENABLE();
1483:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  /tmp/ccQW9lcd.s 			page 28


1484:Core/Src/stm32f7xx_hal_msp.c ****   /** FMC GPIO Configuration
1485:Core/Src/stm32f7xx_hal_msp.c ****   PE1   ------> FMC_NBL1
1486:Core/Src/stm32f7xx_hal_msp.c ****   PE0   ------> FMC_NBL0
1487:Core/Src/stm32f7xx_hal_msp.c ****   PG15   ------> FMC_SDNCAS
1488:Core/Src/stm32f7xx_hal_msp.c ****   PD0   ------> FMC_D2
1489:Core/Src/stm32f7xx_hal_msp.c ****   PD1   ------> FMC_D3
1490:Core/Src/stm32f7xx_hal_msp.c ****   PF0   ------> FMC_A0
1491:Core/Src/stm32f7xx_hal_msp.c ****   PF1   ------> FMC_A1
1492:Core/Src/stm32f7xx_hal_msp.c ****   PF2   ------> FMC_A2
1493:Core/Src/stm32f7xx_hal_msp.c ****   PF3   ------> FMC_A3
1494:Core/Src/stm32f7xx_hal_msp.c ****   PG8   ------> FMC_SDCLK
1495:Core/Src/stm32f7xx_hal_msp.c ****   PF4   ------> FMC_A4
1496:Core/Src/stm32f7xx_hal_msp.c ****   PH5   ------> FMC_SDNWE
1497:Core/Src/stm32f7xx_hal_msp.c ****   PH3   ------> FMC_SDNE0
1498:Core/Src/stm32f7xx_hal_msp.c ****   PF5   ------> FMC_A5
1499:Core/Src/stm32f7xx_hal_msp.c ****   PD15   ------> FMC_D1
1500:Core/Src/stm32f7xx_hal_msp.c ****   PD10   ------> FMC_D15
1501:Core/Src/stm32f7xx_hal_msp.c ****   PC3   ------> FMC_SDCKE0
1502:Core/Src/stm32f7xx_hal_msp.c ****   PD14   ------> FMC_D0
1503:Core/Src/stm32f7xx_hal_msp.c ****   PD9   ------> FMC_D14
1504:Core/Src/stm32f7xx_hal_msp.c ****   PD8   ------> FMC_D13
1505:Core/Src/stm32f7xx_hal_msp.c ****   PF12   ------> FMC_A6
1506:Core/Src/stm32f7xx_hal_msp.c ****   PG1   ------> FMC_A11
1507:Core/Src/stm32f7xx_hal_msp.c ****   PF15   ------> FMC_A9
1508:Core/Src/stm32f7xx_hal_msp.c ****   PF13   ------> FMC_A7
1509:Core/Src/stm32f7xx_hal_msp.c ****   PG0   ------> FMC_A10
1510:Core/Src/stm32f7xx_hal_msp.c ****   PE8   ------> FMC_D5
1511:Core/Src/stm32f7xx_hal_msp.c ****   PG5   ------> FMC_BA1
1512:Core/Src/stm32f7xx_hal_msp.c ****   PG4   ------> FMC_BA0
1513:Core/Src/stm32f7xx_hal_msp.c ****   PF14   ------> FMC_A8
1514:Core/Src/stm32f7xx_hal_msp.c ****   PF11   ------> FMC_SDNRAS
1515:Core/Src/stm32f7xx_hal_msp.c ****   PE9   ------> FMC_D6
1516:Core/Src/stm32f7xx_hal_msp.c ****   PE11   ------> FMC_D8
1517:Core/Src/stm32f7xx_hal_msp.c ****   PE14   ------> FMC_D11
1518:Core/Src/stm32f7xx_hal_msp.c ****   PE7   ------> FMC_D4
1519:Core/Src/stm32f7xx_hal_msp.c ****   PE10   ------> FMC_D7
1520:Core/Src/stm32f7xx_hal_msp.c ****   PE12   ------> FMC_D9
1521:Core/Src/stm32f7xx_hal_msp.c ****   PE15   ------> FMC_D12
1522:Core/Src/stm32f7xx_hal_msp.c ****   PE13   ------> FMC_D10
1523:Core/Src/stm32f7xx_hal_msp.c ****   */
1524:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
1525:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
1526:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
1527:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1528:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1529:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1530:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1531:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
1532:Core/Src/stm32f7xx_hal_msp.c **** 
1533:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
1534:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin;
1535:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1536:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1537:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1538:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1539:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
1540:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  /tmp/ccQW9lcd.s 			page 29


1541:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
1542:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
1543:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1544:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1545:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1546:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1547:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
1548:Core/Src/stm32f7xx_hal_msp.c **** 
1549:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
1550:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
1551:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
1552:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1553:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1554:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1555:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1556:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
1557:Core/Src/stm32f7xx_hal_msp.c **** 
1558:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
1559:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1560:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1561:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1562:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1563:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
1564:Core/Src/stm32f7xx_hal_msp.c **** 
1565:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
1566:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1567:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1568:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1569:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1570:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
1571:Core/Src/stm32f7xx_hal_msp.c **** 
1572:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspInit 1 */
1573:Core/Src/stm32f7xx_hal_msp.c **** 
1574:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspInit 1 */
1575:Core/Src/stm32f7xx_hal_msp.c **** }
  58              		.loc 1 1575 1 view .LVU6
  59 0016 07B0     		add	sp, sp, #28
  60              	.LCFI2:
  61              		.cfi_remember_state
  62              		.cfi_def_cfa_offset 20
  63              		@ sp needed
  64 0018 F0BD     		pop	{r4, r5, r6, r7, pc}
  65              	.L5:
  66              	.LCFI3:
  67              		.cfi_restore_state
1479:Core/Src/stm32f7xx_hal_msp.c **** 
  68              		.loc 1 1479 3 is_stmt 1 view .LVU7
1479:Core/Src/stm32f7xx_hal_msp.c **** 
  69              		.loc 1 1479 19 is_stmt 0 view .LVU8
  70 001a 284B     		ldr	r3, .L6
  71 001c 0122     		movs	r2, #1
  72 001e 1A60     		str	r2, [r3]
1482:Core/Src/stm32f7xx_hal_msp.c **** 
  73              		.loc 1 1482 3 is_stmt 1 view .LVU9
  74              	.LBB2:
1482:Core/Src/stm32f7xx_hal_msp.c **** 
  75              		.loc 1 1482 3 view .LVU10
ARM GAS  /tmp/ccQW9lcd.s 			page 30


1482:Core/Src/stm32f7xx_hal_msp.c **** 
  76              		.loc 1 1482 3 view .LVU11
  77 0020 274B     		ldr	r3, .L6+4
  78 0022 9A6B     		ldr	r2, [r3, #56]
  79 0024 42F00102 		orr	r2, r2, #1
  80 0028 9A63     		str	r2, [r3, #56]
1482:Core/Src/stm32f7xx_hal_msp.c **** 
  81              		.loc 1 1482 3 view .LVU12
  82 002a 9B6B     		ldr	r3, [r3, #56]
  83 002c 03F00103 		and	r3, r3, #1
  84 0030 0093     		str	r3, [sp]
1482:Core/Src/stm32f7xx_hal_msp.c **** 
  85              		.loc 1 1482 3 view .LVU13
  86 0032 009B     		ldr	r3, [sp]
  87              	.LBE2:
1482:Core/Src/stm32f7xx_hal_msp.c **** 
  88              		.loc 1 1482 3 view .LVU14
1524:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
  89              		.loc 1 1524 3 view .LVU15
1524:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
  90              		.loc 1 1524 23 is_stmt 0 view .LVU16
  91 0034 4FF68373 		movw	r3, #65411
  92 0038 0193     		str	r3, [sp, #4]
1527:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  93              		.loc 1 1527 3 is_stmt 1 view .LVU17
1527:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  94              		.loc 1 1527 24 is_stmt 0 view .LVU18
  95 003a 0226     		movs	r6, #2
  96 003c 0296     		str	r6, [sp, #8]
1528:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  97              		.loc 1 1528 3 is_stmt 1 view .LVU19
1529:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  98              		.loc 1 1529 3 view .LVU20
1529:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  99              		.loc 1 1529 25 is_stmt 0 view .LVU21
 100 003e 0325     		movs	r5, #3
 101 0040 0495     		str	r5, [sp, #16]
1530:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 102              		.loc 1 1530 3 is_stmt 1 view .LVU22
1530:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 103              		.loc 1 1530 29 is_stmt 0 view .LVU23
 104 0042 0C24     		movs	r4, #12
 105 0044 0594     		str	r4, [sp, #20]
1531:Core/Src/stm32f7xx_hal_msp.c **** 
 106              		.loc 1 1531 3 is_stmt 1 view .LVU24
 107 0046 01A9     		add	r1, sp, #4
 108 0048 1E48     		ldr	r0, .L6+8
 109 004a FFF7FEFF 		bl	HAL_GPIO_Init
 110              	.LVL0:
1533:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin;
 111              		.loc 1 1533 3 view .LVU25
1533:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin;
 112              		.loc 1 1533 23 is_stmt 0 view .LVU26
 113 004e 48F23313 		movw	r3, #33075
 114 0052 0193     		str	r3, [sp, #4]
1535:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 115              		.loc 1 1535 3 is_stmt 1 view .LVU27
ARM GAS  /tmp/ccQW9lcd.s 			page 31


1535:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 116              		.loc 1 1535 24 is_stmt 0 view .LVU28
 117 0054 0296     		str	r6, [sp, #8]
1536:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 118              		.loc 1 1536 3 is_stmt 1 view .LVU29
1536:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 119              		.loc 1 1536 24 is_stmt 0 view .LVU30
 120 0056 0027     		movs	r7, #0
 121 0058 0397     		str	r7, [sp, #12]
1537:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 122              		.loc 1 1537 3 is_stmt 1 view .LVU31
1537:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 123              		.loc 1 1537 25 is_stmt 0 view .LVU32
 124 005a 0495     		str	r5, [sp, #16]
1538:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 125              		.loc 1 1538 3 is_stmt 1 view .LVU33
1538:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 126              		.loc 1 1538 29 is_stmt 0 view .LVU34
 127 005c 0594     		str	r4, [sp, #20]
1539:Core/Src/stm32f7xx_hal_msp.c **** 
 128              		.loc 1 1539 3 is_stmt 1 view .LVU35
 129 005e 01A9     		add	r1, sp, #4
 130 0060 1948     		ldr	r0, .L6+12
 131 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 132              	.LVL1:
1541:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
 133              		.loc 1 1541 3 view .LVU36
1541:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
 134              		.loc 1 1541 23 is_stmt 0 view .LVU37
 135 0066 4CF20373 		movw	r3, #50947
 136 006a 0193     		str	r3, [sp, #4]
1543:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 137              		.loc 1 1543 3 is_stmt 1 view .LVU38
1543:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 138              		.loc 1 1543 24 is_stmt 0 view .LVU39
 139 006c 0296     		str	r6, [sp, #8]
1544:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 140              		.loc 1 1544 3 is_stmt 1 view .LVU40
1544:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 141              		.loc 1 1544 24 is_stmt 0 view .LVU41
 142 006e 0397     		str	r7, [sp, #12]
1545:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 143              		.loc 1 1545 3 is_stmt 1 view .LVU42
1545:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 144              		.loc 1 1545 25 is_stmt 0 view .LVU43
 145 0070 0495     		str	r5, [sp, #16]
1546:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 146              		.loc 1 1546 3 is_stmt 1 view .LVU44
1546:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 147              		.loc 1 1546 29 is_stmt 0 view .LVU45
 148 0072 0594     		str	r4, [sp, #20]
1547:Core/Src/stm32f7xx_hal_msp.c **** 
 149              		.loc 1 1547 3 is_stmt 1 view .LVU46
 150 0074 01A9     		add	r1, sp, #4
 151 0076 1548     		ldr	r0, .L6+16
 152 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 153              	.LVL2:
ARM GAS  /tmp/ccQW9lcd.s 			page 32


1549:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
 154              		.loc 1 1549 3 view .LVU47
1549:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
 155              		.loc 1 1549 23 is_stmt 0 view .LVU48
 156 007c 4FF63F03 		movw	r3, #63551
 157 0080 0193     		str	r3, [sp, #4]
1552:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 158              		.loc 1 1552 3 is_stmt 1 view .LVU49
1552:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 159              		.loc 1 1552 24 is_stmt 0 view .LVU50
 160 0082 0296     		str	r6, [sp, #8]
1553:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 161              		.loc 1 1553 3 is_stmt 1 view .LVU51
1553:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 162              		.loc 1 1553 24 is_stmt 0 view .LVU52
 163 0084 0397     		str	r7, [sp, #12]
1554:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 164              		.loc 1 1554 3 is_stmt 1 view .LVU53
1554:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 165              		.loc 1 1554 25 is_stmt 0 view .LVU54
 166 0086 0495     		str	r5, [sp, #16]
1555:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 167              		.loc 1 1555 3 is_stmt 1 view .LVU55
1555:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 168              		.loc 1 1555 29 is_stmt 0 view .LVU56
 169 0088 0594     		str	r4, [sp, #20]
1556:Core/Src/stm32f7xx_hal_msp.c **** 
 170              		.loc 1 1556 3 is_stmt 1 view .LVU57
 171 008a 01A9     		add	r1, sp, #4
 172 008c 1048     		ldr	r0, .L6+20
 173 008e FFF7FEFF 		bl	HAL_GPIO_Init
 174              	.LVL3:
1558:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 175              		.loc 1 1558 3 view .LVU58
1558:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 176              		.loc 1 1558 23 is_stmt 0 view .LVU59
 177 0092 2823     		movs	r3, #40
 178 0094 0193     		str	r3, [sp, #4]
1559:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 179              		.loc 1 1559 3 is_stmt 1 view .LVU60
1559:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 180              		.loc 1 1559 24 is_stmt 0 view .LVU61
 181 0096 0296     		str	r6, [sp, #8]
1560:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 182              		.loc 1 1560 3 is_stmt 1 view .LVU62
1560:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 183              		.loc 1 1560 24 is_stmt 0 view .LVU63
 184 0098 0397     		str	r7, [sp, #12]
1561:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 185              		.loc 1 1561 3 is_stmt 1 view .LVU64
1561:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 186              		.loc 1 1561 25 is_stmt 0 view .LVU65
 187 009a 0495     		str	r5, [sp, #16]
1562:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 188              		.loc 1 1562 3 is_stmt 1 view .LVU66
1562:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 189              		.loc 1 1562 29 is_stmt 0 view .LVU67
ARM GAS  /tmp/ccQW9lcd.s 			page 33


 190 009c 0594     		str	r4, [sp, #20]
1563:Core/Src/stm32f7xx_hal_msp.c **** 
 191              		.loc 1 1563 3 is_stmt 1 view .LVU68
 192 009e 01A9     		add	r1, sp, #4
 193 00a0 0C48     		ldr	r0, .L6+24
 194 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 195              	.LVL4:
1565:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 196              		.loc 1 1565 3 view .LVU69
1565:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 197              		.loc 1 1565 23 is_stmt 0 view .LVU70
 198 00a6 0823     		movs	r3, #8
 199 00a8 0193     		str	r3, [sp, #4]
1566:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 200              		.loc 1 1566 3 is_stmt 1 view .LVU71
1566:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 1566 24 is_stmt 0 view .LVU72
 202 00aa 0296     		str	r6, [sp, #8]
1567:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 203              		.loc 1 1567 3 is_stmt 1 view .LVU73
1567:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 204              		.loc 1 1567 24 is_stmt 0 view .LVU74
 205 00ac 0397     		str	r7, [sp, #12]
1568:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 206              		.loc 1 1568 3 is_stmt 1 view .LVU75
1568:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 207              		.loc 1 1568 25 is_stmt 0 view .LVU76
 208 00ae 0495     		str	r5, [sp, #16]
1569:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 209              		.loc 1 1569 3 is_stmt 1 view .LVU77
1569:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 210              		.loc 1 1569 29 is_stmt 0 view .LVU78
 211 00b0 0594     		str	r4, [sp, #20]
1570:Core/Src/stm32f7xx_hal_msp.c **** 
 212              		.loc 1 1570 3 is_stmt 1 view .LVU79
 213 00b2 01A9     		add	r1, sp, #4
 214 00b4 0848     		ldr	r0, .L6+28
 215 00b6 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL5:
 217 00ba ACE7     		b	.L1
 218              	.L7:
 219              		.align	2
 220              	.L6:
 221 00bc 00000000 		.word	FMC_Initialized
 222 00c0 00380240 		.word	1073887232
 223 00c4 00100240 		.word	1073876992
 224 00c8 00180240 		.word	1073879040
 225 00cc 000C0240 		.word	1073875968
 226 00d0 00140240 		.word	1073878016
 227 00d4 001C0240 		.word	1073880064
 228 00d8 00080240 		.word	1073874944
 229              		.cfi_endproc
 230              	.LFE171:
 232              		.section	.text.HAL_FMC_MspDeInit,"ax",%progbits
 233              		.align	1
 234              		.syntax unified
 235              		.thumb
ARM GAS  /tmp/ccQW9lcd.s 			page 34


 236              		.thumb_func
 238              	HAL_FMC_MspDeInit:
 239              	.LFB173:
1576:Core/Src/stm32f7xx_hal_msp.c **** 
1577:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
1578:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
1579:Core/Src/stm32f7xx_hal_msp.c **** 
1580:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDRAM_MspInit 0 */
1581:Core/Src/stm32f7xx_hal_msp.c ****   HAL_FMC_MspInit();
1582:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
1583:Core/Src/stm32f7xx_hal_msp.c **** 
1584:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDRAM_MspInit 1 */
1585:Core/Src/stm32f7xx_hal_msp.c **** }
1586:Core/Src/stm32f7xx_hal_msp.c **** 
1587:Core/Src/stm32f7xx_hal_msp.c **** static uint32_t FMC_DeInitialized = 0;
1588:Core/Src/stm32f7xx_hal_msp.c **** 
1589:Core/Src/stm32f7xx_hal_msp.c **** static void HAL_FMC_MspDeInit(void){
 240              		.loc 1 1589 36 view -0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 0
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 244 0000 08B5     		push	{r3, lr}
 245              	.LCFI4:
 246              		.cfi_def_cfa_offset 8
 247              		.cfi_offset 3, -8
 248              		.cfi_offset 14, -4
1590:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspDeInit 0 */
1591:Core/Src/stm32f7xx_hal_msp.c **** 
1592:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspDeInit 0 */
1593:Core/Src/stm32f7xx_hal_msp.c ****   if (FMC_DeInitialized) {
 249              		.loc 1 1593 3 view .LVU81
 250              		.loc 1 1593 7 is_stmt 0 view .LVU82
 251 0002 144B     		ldr	r3, .L12
 252 0004 1B68     		ldr	r3, [r3]
 253              		.loc 1 1593 6 view .LVU83
 254 0006 03B1     		cbz	r3, .L11
 255              	.L8:
1594:Core/Src/stm32f7xx_hal_msp.c ****     return;
1595:Core/Src/stm32f7xx_hal_msp.c ****   }
1596:Core/Src/stm32f7xx_hal_msp.c ****   FMC_DeInitialized = 1;
1597:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
1598:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_FMC_CLK_DISABLE();
1599:Core/Src/stm32f7xx_hal_msp.c **** 
1600:Core/Src/stm32f7xx_hal_msp.c ****   /** FMC GPIO Configuration
1601:Core/Src/stm32f7xx_hal_msp.c ****   PE1   ------> FMC_NBL1
1602:Core/Src/stm32f7xx_hal_msp.c ****   PE0   ------> FMC_NBL0
1603:Core/Src/stm32f7xx_hal_msp.c ****   PG15   ------> FMC_SDNCAS
1604:Core/Src/stm32f7xx_hal_msp.c ****   PD0   ------> FMC_D2
1605:Core/Src/stm32f7xx_hal_msp.c ****   PD1   ------> FMC_D3
1606:Core/Src/stm32f7xx_hal_msp.c ****   PF0   ------> FMC_A0
1607:Core/Src/stm32f7xx_hal_msp.c ****   PF1   ------> FMC_A1
1608:Core/Src/stm32f7xx_hal_msp.c ****   PF2   ------> FMC_A2
1609:Core/Src/stm32f7xx_hal_msp.c ****   PF3   ------> FMC_A3
1610:Core/Src/stm32f7xx_hal_msp.c ****   PG8   ------> FMC_SDCLK
1611:Core/Src/stm32f7xx_hal_msp.c ****   PF4   ------> FMC_A4
1612:Core/Src/stm32f7xx_hal_msp.c ****   PH5   ------> FMC_SDNWE
1613:Core/Src/stm32f7xx_hal_msp.c ****   PH3   ------> FMC_SDNE0
ARM GAS  /tmp/ccQW9lcd.s 			page 35


1614:Core/Src/stm32f7xx_hal_msp.c ****   PF5   ------> FMC_A5
1615:Core/Src/stm32f7xx_hal_msp.c ****   PD15   ------> FMC_D1
1616:Core/Src/stm32f7xx_hal_msp.c ****   PD10   ------> FMC_D15
1617:Core/Src/stm32f7xx_hal_msp.c ****   PC3   ------> FMC_SDCKE0
1618:Core/Src/stm32f7xx_hal_msp.c ****   PD14   ------> FMC_D0
1619:Core/Src/stm32f7xx_hal_msp.c ****   PD9   ------> FMC_D14
1620:Core/Src/stm32f7xx_hal_msp.c ****   PD8   ------> FMC_D13
1621:Core/Src/stm32f7xx_hal_msp.c ****   PF12   ------> FMC_A6
1622:Core/Src/stm32f7xx_hal_msp.c ****   PG1   ------> FMC_A11
1623:Core/Src/stm32f7xx_hal_msp.c ****   PF15   ------> FMC_A9
1624:Core/Src/stm32f7xx_hal_msp.c ****   PF13   ------> FMC_A7
1625:Core/Src/stm32f7xx_hal_msp.c ****   PG0   ------> FMC_A10
1626:Core/Src/stm32f7xx_hal_msp.c ****   PE8   ------> FMC_D5
1627:Core/Src/stm32f7xx_hal_msp.c ****   PG5   ------> FMC_BA1
1628:Core/Src/stm32f7xx_hal_msp.c ****   PG4   ------> FMC_BA0
1629:Core/Src/stm32f7xx_hal_msp.c ****   PF14   ------> FMC_A8
1630:Core/Src/stm32f7xx_hal_msp.c ****   PF11   ------> FMC_SDNRAS
1631:Core/Src/stm32f7xx_hal_msp.c ****   PE9   ------> FMC_D6
1632:Core/Src/stm32f7xx_hal_msp.c ****   PE11   ------> FMC_D8
1633:Core/Src/stm32f7xx_hal_msp.c ****   PE14   ------> FMC_D11
1634:Core/Src/stm32f7xx_hal_msp.c ****   PE7   ------> FMC_D4
1635:Core/Src/stm32f7xx_hal_msp.c ****   PE10   ------> FMC_D7
1636:Core/Src/stm32f7xx_hal_msp.c ****   PE12   ------> FMC_D9
1637:Core/Src/stm32f7xx_hal_msp.c ****   PE15   ------> FMC_D12
1638:Core/Src/stm32f7xx_hal_msp.c ****   PE13   ------> FMC_D10
1639:Core/Src/stm32f7xx_hal_msp.c ****   */
1640:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOE, FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
1641:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
1642:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin);
1643:Core/Src/stm32f7xx_hal_msp.c **** 
1644:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOG, FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
1645:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin);
1646:Core/Src/stm32f7xx_hal_msp.c **** 
1647:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOD, FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
1648:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin);
1649:Core/Src/stm32f7xx_hal_msp.c **** 
1650:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOF, FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
1651:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
1652:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin);
1653:Core/Src/stm32f7xx_hal_msp.c **** 
1654:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOH, FMC_SDNME_Pin|FMC_SDNE0_Pin);
1655:Core/Src/stm32f7xx_hal_msp.c **** 
1656:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(FMC_SDCKE0_GPIO_Port, FMC_SDCKE0_Pin);
1657:Core/Src/stm32f7xx_hal_msp.c **** 
1658:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspDeInit 1 */
1659:Core/Src/stm32f7xx_hal_msp.c **** 
1660:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspDeInit 1 */
1661:Core/Src/stm32f7xx_hal_msp.c **** }
 256              		.loc 1 1661 1 view .LVU84
 257 0008 08BD     		pop	{r3, pc}
 258              	.L11:
1596:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
 259              		.loc 1 1596 3 is_stmt 1 view .LVU85
1596:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
 260              		.loc 1 1596 21 is_stmt 0 view .LVU86
 261 000a 124B     		ldr	r3, .L12
 262 000c 0122     		movs	r2, #1
ARM GAS  /tmp/ccQW9lcd.s 			page 36


 263 000e 1A60     		str	r2, [r3]
1598:Core/Src/stm32f7xx_hal_msp.c **** 
 264              		.loc 1 1598 3 is_stmt 1 view .LVU87
 265 0010 114A     		ldr	r2, .L12+4
 266 0012 936B     		ldr	r3, [r2, #56]
 267 0014 23F00103 		bic	r3, r3, #1
 268 0018 9363     		str	r3, [r2, #56]
1640:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
 269              		.loc 1 1640 3 view .LVU88
 270 001a 4FF68371 		movw	r1, #65411
 271 001e 0F48     		ldr	r0, .L12+8
 272 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 273              	.LVL6:
1644:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin);
 274              		.loc 1 1644 3 view .LVU89
 275 0024 48F23311 		movw	r1, #33075
 276 0028 0D48     		ldr	r0, .L12+12
 277 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 278              	.LVL7:
1647:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin);
 279              		.loc 1 1647 3 view .LVU90
 280 002e 4CF20371 		movw	r1, #50947
 281 0032 0C48     		ldr	r0, .L12+16
 282 0034 FFF7FEFF 		bl	HAL_GPIO_DeInit
 283              	.LVL8:
1650:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
 284              		.loc 1 1650 3 view .LVU91
 285 0038 4FF63F01 		movw	r1, #63551
 286 003c 0A48     		ldr	r0, .L12+20
 287 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 288              	.LVL9:
1654:Core/Src/stm32f7xx_hal_msp.c **** 
 289              		.loc 1 1654 3 view .LVU92
 290 0042 2821     		movs	r1, #40
 291 0044 0948     		ldr	r0, .L12+24
 292 0046 FFF7FEFF 		bl	HAL_GPIO_DeInit
 293              	.LVL10:
1656:Core/Src/stm32f7xx_hal_msp.c **** 
 294              		.loc 1 1656 3 view .LVU93
 295 004a 0821     		movs	r1, #8
 296 004c 0848     		ldr	r0, .L12+28
 297 004e FFF7FEFF 		bl	HAL_GPIO_DeInit
 298              	.LVL11:
 299 0052 D9E7     		b	.L8
 300              	.L13:
 301              		.align	2
 302              	.L12:
 303 0054 00000000 		.word	FMC_DeInitialized
 304 0058 00380240 		.word	1073887232
 305 005c 00100240 		.word	1073876992
 306 0060 00180240 		.word	1073879040
 307 0064 000C0240 		.word	1073875968
 308 0068 00140240 		.word	1073878016
 309 006c 001C0240 		.word	1073880064
 310 0070 00080240 		.word	1073874944
 311              		.cfi_endproc
 312              	.LFE173:
ARM GAS  /tmp/ccQW9lcd.s 			page 37


 314              		.section	.text.HAL_MspInit,"ax",%progbits
 315              		.align	1
 316              		.global	HAL_MspInit
 317              		.syntax unified
 318              		.thumb
 319              		.thumb_func
 321              	HAL_MspInit:
 322              	.LFB141:
  67:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
 323              		.loc 1 67 1 view -0
 324              		.cfi_startproc
 325              		@ args = 0, pretend = 0, frame = 8
 326              		@ frame_needed = 0, uses_anonymous_args = 0
 327              		@ link register save eliminated.
 328 0000 82B0     		sub	sp, sp, #8
 329              	.LCFI5:
 330              		.cfi_def_cfa_offset 8
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 331              		.loc 1 72 3 view .LVU95
 332              	.LBB3:
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 333              		.loc 1 72 3 view .LVU96
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 334              		.loc 1 72 3 view .LVU97
 335 0002 0A4B     		ldr	r3, .L16
 336 0004 1A6C     		ldr	r2, [r3, #64]
 337 0006 42F08052 		orr	r2, r2, #268435456
 338 000a 1A64     		str	r2, [r3, #64]
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 339              		.loc 1 72 3 view .LVU98
 340 000c 1A6C     		ldr	r2, [r3, #64]
 341 000e 02F08052 		and	r2, r2, #268435456
 342 0012 0092     		str	r2, [sp]
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 343              		.loc 1 72 3 view .LVU99
 344 0014 009A     		ldr	r2, [sp]
 345              	.LBE3:
  72:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 346              		.loc 1 72 3 view .LVU100
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 347              		.loc 1 73 3 view .LVU101
 348              	.LBB4:
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 349              		.loc 1 73 3 view .LVU102
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 350              		.loc 1 73 3 view .LVU103
 351 0016 5A6C     		ldr	r2, [r3, #68]
 352 0018 42F48042 		orr	r2, r2, #16384
 353 001c 5A64     		str	r2, [r3, #68]
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 354              		.loc 1 73 3 view .LVU104
 355 001e 5B6C     		ldr	r3, [r3, #68]
 356 0020 03F48043 		and	r3, r3, #16384
 357 0024 0193     		str	r3, [sp, #4]
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 358              		.loc 1 73 3 view .LVU105
 359 0026 019B     		ldr	r3, [sp, #4]
ARM GAS  /tmp/ccQW9lcd.s 			page 38


 360              	.LBE4:
  73:Core/Src/stm32f7xx_hal_msp.c **** 
 361              		.loc 1 73 3 view .LVU106
  80:Core/Src/stm32f7xx_hal_msp.c **** 
 362              		.loc 1 80 1 is_stmt 0 view .LVU107
 363 0028 02B0     		add	sp, sp, #8
 364              	.LCFI6:
 365              		.cfi_def_cfa_offset 0
 366              		@ sp needed
 367 002a 7047     		bx	lr
 368              	.L17:
 369              		.align	2
 370              	.L16:
 371 002c 00380240 		.word	1073887232
 372              		.cfi_endproc
 373              	.LFE141:
 375              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 376              		.align	1
 377              		.global	HAL_ADC_MspInit
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 382              	HAL_ADC_MspInit:
 383              	.LVL12:
 384              	.LFB142:
  89:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 385              		.loc 1 89 1 is_stmt 1 view -0
 386              		.cfi_startproc
 387              		@ args = 0, pretend = 0, frame = 32
 388              		@ frame_needed = 0, uses_anonymous_args = 0
  89:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 389              		.loc 1 89 1 is_stmt 0 view .LVU109
 390 0000 10B5     		push	{r4, lr}
 391              	.LCFI7:
 392              		.cfi_def_cfa_offset 8
 393              		.cfi_offset 4, -8
 394              		.cfi_offset 14, -4
 395 0002 88B0     		sub	sp, sp, #32
 396              	.LCFI8:
 397              		.cfi_def_cfa_offset 40
  90:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
 398              		.loc 1 90 3 is_stmt 1 view .LVU110
  90:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
 399              		.loc 1 90 20 is_stmt 0 view .LVU111
 400 0004 0023     		movs	r3, #0
 401 0006 0393     		str	r3, [sp, #12]
 402 0008 0493     		str	r3, [sp, #16]
 403 000a 0593     		str	r3, [sp, #20]
 404 000c 0693     		str	r3, [sp, #24]
 405 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32f7xx_hal_msp.c ****   {
 406              		.loc 1 91 3 is_stmt 1 view .LVU112
  91:Core/Src/stm32f7xx_hal_msp.c ****   {
 407              		.loc 1 91 10 is_stmt 0 view .LVU113
 408 0010 0268     		ldr	r2, [r0]
  91:Core/Src/stm32f7xx_hal_msp.c ****   {
 409              		.loc 1 91 5 view .LVU114
ARM GAS  /tmp/ccQW9lcd.s 			page 39


 410 0012 1A4B     		ldr	r3, .L22
 411 0014 9A42     		cmp	r2, r3
 412 0016 01D0     		beq	.L21
 413              	.LVL13:
 414              	.L18:
 125:Core/Src/stm32f7xx_hal_msp.c **** 
 415              		.loc 1 125 1 view .LVU115
 416 0018 08B0     		add	sp, sp, #32
 417              	.LCFI9:
 418              		.cfi_remember_state
 419              		.cfi_def_cfa_offset 8
 420              		@ sp needed
 421 001a 10BD     		pop	{r4, pc}
 422              	.LVL14:
 423              	.L21:
 424              	.LCFI10:
 425              		.cfi_restore_state
  97:Core/Src/stm32f7xx_hal_msp.c **** 
 426              		.loc 1 97 5 is_stmt 1 view .LVU116
 427              	.LBB5:
  97:Core/Src/stm32f7xx_hal_msp.c **** 
 428              		.loc 1 97 5 view .LVU117
  97:Core/Src/stm32f7xx_hal_msp.c **** 
 429              		.loc 1 97 5 view .LVU118
 430 001c 03F58B33 		add	r3, r3, #71168
 431 0020 5A6C     		ldr	r2, [r3, #68]
 432 0022 42F48062 		orr	r2, r2, #1024
 433 0026 5A64     		str	r2, [r3, #68]
  97:Core/Src/stm32f7xx_hal_msp.c **** 
 434              		.loc 1 97 5 view .LVU119
 435 0028 5A6C     		ldr	r2, [r3, #68]
 436 002a 02F48062 		and	r2, r2, #1024
 437 002e 0092     		str	r2, [sp]
  97:Core/Src/stm32f7xx_hal_msp.c **** 
 438              		.loc 1 97 5 view .LVU120
 439 0030 009A     		ldr	r2, [sp]
 440              	.LBE5:
  97:Core/Src/stm32f7xx_hal_msp.c **** 
 441              		.loc 1 97 5 view .LVU121
  99:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 442              		.loc 1 99 5 view .LVU122
 443              	.LBB6:
  99:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 444              		.loc 1 99 5 view .LVU123
  99:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 445              		.loc 1 99 5 view .LVU124
 446 0032 1A6B     		ldr	r2, [r3, #48]
 447 0034 42F02002 		orr	r2, r2, #32
 448 0038 1A63     		str	r2, [r3, #48]
  99:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 449              		.loc 1 99 5 view .LVU125
 450 003a 1A6B     		ldr	r2, [r3, #48]
 451 003c 02F02002 		and	r2, r2, #32
 452 0040 0192     		str	r2, [sp, #4]
  99:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 453              		.loc 1 99 5 view .LVU126
 454 0042 019A     		ldr	r2, [sp, #4]
ARM GAS  /tmp/ccQW9lcd.s 			page 40


 455              	.LBE6:
  99:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 456              		.loc 1 99 5 view .LVU127
 100:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 457              		.loc 1 100 5 view .LVU128
 458              	.LBB7:
 100:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 459              		.loc 1 100 5 view .LVU129
 100:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 460              		.loc 1 100 5 view .LVU130
 461 0044 1A6B     		ldr	r2, [r3, #48]
 462 0046 42F00102 		orr	r2, r2, #1
 463 004a 1A63     		str	r2, [r3, #48]
 100:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 464              		.loc 1 100 5 view .LVU131
 465 004c 1B6B     		ldr	r3, [r3, #48]
 466 004e 03F00103 		and	r3, r3, #1
 467 0052 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 468              		.loc 1 100 5 view .LVU132
 469 0054 029B     		ldr	r3, [sp, #8]
 470              	.LBE7:
 100:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 471              		.loc 1 100 5 view .LVU133
 109:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin;
 472              		.loc 1 109 5 view .LVU134
 109:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin;
 473              		.loc 1 109 25 is_stmt 0 view .LVU135
 474 0056 4FF4F863 		mov	r3, #1984
 475 005a 0393     		str	r3, [sp, #12]
 111:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 476              		.loc 1 111 5 is_stmt 1 view .LVU136
 111:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 477              		.loc 1 111 26 is_stmt 0 view .LVU137
 478 005c 0324     		movs	r4, #3
 479 005e 0494     		str	r4, [sp, #16]
 112:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 480              		.loc 1 112 5 is_stmt 1 view .LVU138
 113:Core/Src/stm32f7xx_hal_msp.c **** 
 481              		.loc 1 113 5 view .LVU139
 482 0060 03A9     		add	r1, sp, #12
 483 0062 0748     		ldr	r0, .L22+4
 484              	.LVL15:
 113:Core/Src/stm32f7xx_hal_msp.c **** 
 485              		.loc 1 113 5 is_stmt 0 view .LVU140
 486 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 487              	.LVL16:
 115:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 488              		.loc 1 115 5 is_stmt 1 view .LVU141
 115:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 489              		.loc 1 115 25 is_stmt 0 view .LVU142
 490 0068 0123     		movs	r3, #1
 491 006a 0393     		str	r3, [sp, #12]
 116:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 492              		.loc 1 116 5 is_stmt 1 view .LVU143
 116:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 493              		.loc 1 116 26 is_stmt 0 view .LVU144
ARM GAS  /tmp/ccQW9lcd.s 			page 41


 494 006c 0494     		str	r4, [sp, #16]
 117:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 495              		.loc 1 117 5 is_stmt 1 view .LVU145
 117:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 496              		.loc 1 117 26 is_stmt 0 view .LVU146
 497 006e 0023     		movs	r3, #0
 498 0070 0593     		str	r3, [sp, #20]
 118:Core/Src/stm32f7xx_hal_msp.c **** 
 499              		.loc 1 118 5 is_stmt 1 view .LVU147
 500 0072 03A9     		add	r1, sp, #12
 501 0074 0348     		ldr	r0, .L22+8
 502 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 503              	.LVL17:
 125:Core/Src/stm32f7xx_hal_msp.c **** 
 504              		.loc 1 125 1 is_stmt 0 view .LVU148
 505 007a CDE7     		b	.L18
 506              	.L23:
 507              		.align	2
 508              	.L22:
 509 007c 00220140 		.word	1073816064
 510 0080 00140240 		.word	1073878016
 511 0084 00000240 		.word	1073872896
 512              		.cfi_endproc
 513              	.LFE142:
 515              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 516              		.align	1
 517              		.global	HAL_ADC_MspDeInit
 518              		.syntax unified
 519              		.thumb
 520              		.thumb_func
 522              	HAL_ADC_MspDeInit:
 523              	.LVL18:
 524              	.LFB143:
 134:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
 525              		.loc 1 134 1 is_stmt 1 view -0
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 0
 528              		@ frame_needed = 0, uses_anonymous_args = 0
 134:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
 529              		.loc 1 134 1 is_stmt 0 view .LVU150
 530 0000 08B5     		push	{r3, lr}
 531              	.LCFI11:
 532              		.cfi_def_cfa_offset 8
 533              		.cfi_offset 3, -8
 534              		.cfi_offset 14, -4
 135:Core/Src/stm32f7xx_hal_msp.c ****   {
 535              		.loc 1 135 3 is_stmt 1 view .LVU151
 135:Core/Src/stm32f7xx_hal_msp.c ****   {
 536              		.loc 1 135 10 is_stmt 0 view .LVU152
 537 0002 0268     		ldr	r2, [r0]
 135:Core/Src/stm32f7xx_hal_msp.c ****   {
 538              		.loc 1 135 5 view .LVU153
 539 0004 094B     		ldr	r3, .L28
 540 0006 9A42     		cmp	r2, r3
 541 0008 00D0     		beq	.L27
 542              	.LVL19:
 543              	.L24:
ARM GAS  /tmp/ccQW9lcd.s 			page 42


 161:Core/Src/stm32f7xx_hal_msp.c **** 
 544              		.loc 1 161 1 view .LVU154
 545 000a 08BD     		pop	{r3, pc}
 546              	.LVL20:
 547              	.L27:
 141:Core/Src/stm32f7xx_hal_msp.c **** 
 548              		.loc 1 141 5 is_stmt 1 view .LVU155
 549 000c 084A     		ldr	r2, .L28+4
 550 000e 536C     		ldr	r3, [r2, #68]
 551 0010 23F48063 		bic	r3, r3, #1024
 552 0014 5364     		str	r3, [r2, #68]
 151:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin);
 553              		.loc 1 151 5 view .LVU156
 554 0016 4FF4F861 		mov	r1, #1984
 555 001a 0648     		ldr	r0, .L28+8
 556              	.LVL21:
 151:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin);
 557              		.loc 1 151 5 is_stmt 0 view .LVU157
 558 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 559              	.LVL22:
 154:Core/Src/stm32f7xx_hal_msp.c **** 
 560              		.loc 1 154 5 is_stmt 1 view .LVU158
 561 0020 0121     		movs	r1, #1
 562 0022 0548     		ldr	r0, .L28+12
 563 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 564              	.LVL23:
 161:Core/Src/stm32f7xx_hal_msp.c **** 
 565              		.loc 1 161 1 is_stmt 0 view .LVU159
 566 0028 EFE7     		b	.L24
 567              	.L29:
 568 002a 00BF     		.align	2
 569              	.L28:
 570 002c 00220140 		.word	1073816064
 571 0030 00380240 		.word	1073887232
 572 0034 00140240 		.word	1073878016
 573 0038 00000240 		.word	1073872896
 574              		.cfi_endproc
 575              	.LFE143:
 577              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
 578              		.align	1
 579              		.global	HAL_CRC_MspInit
 580              		.syntax unified
 581              		.thumb
 582              		.thumb_func
 584              	HAL_CRC_MspInit:
 585              	.LVL24:
 586              	.LFB144:
 170:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 587              		.loc 1 170 1 is_stmt 1 view -0
 588              		.cfi_startproc
 589              		@ args = 0, pretend = 0, frame = 8
 590              		@ frame_needed = 0, uses_anonymous_args = 0
 591              		@ link register save eliminated.
 171:Core/Src/stm32f7xx_hal_msp.c ****   {
 592              		.loc 1 171 3 view .LVU161
 171:Core/Src/stm32f7xx_hal_msp.c ****   {
 593              		.loc 1 171 10 is_stmt 0 view .LVU162
ARM GAS  /tmp/ccQW9lcd.s 			page 43


 594 0000 0268     		ldr	r2, [r0]
 171:Core/Src/stm32f7xx_hal_msp.c ****   {
 595              		.loc 1 171 5 view .LVU163
 596 0002 094B     		ldr	r3, .L37
 597 0004 9A42     		cmp	r2, r3
 598 0006 00D0     		beq	.L36
 599 0008 7047     		bx	lr
 600              	.L36:
 170:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 601              		.loc 1 170 1 view .LVU164
 602 000a 82B0     		sub	sp, sp, #8
 603              	.LCFI12:
 604              		.cfi_def_cfa_offset 8
 177:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 605              		.loc 1 177 5 is_stmt 1 view .LVU165
 606              	.LBB8:
 177:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 607              		.loc 1 177 5 view .LVU166
 177:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 608              		.loc 1 177 5 view .LVU167
 609 000c 03F50063 		add	r3, r3, #2048
 610 0010 1A6B     		ldr	r2, [r3, #48]
 611 0012 42F48052 		orr	r2, r2, #4096
 612 0016 1A63     		str	r2, [r3, #48]
 177:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 613              		.loc 1 177 5 view .LVU168
 614 0018 1B6B     		ldr	r3, [r3, #48]
 615 001a 03F48053 		and	r3, r3, #4096
 616 001e 0193     		str	r3, [sp, #4]
 177:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 617              		.loc 1 177 5 view .LVU169
 618 0020 019B     		ldr	r3, [sp, #4]
 619              	.LBE8:
 177:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 620              		.loc 1 177 5 view .LVU170
 183:Core/Src/stm32f7xx_hal_msp.c **** 
 621              		.loc 1 183 1 is_stmt 0 view .LVU171
 622 0022 02B0     		add	sp, sp, #8
 623              	.LCFI13:
 624              		.cfi_def_cfa_offset 0
 625              		@ sp needed
 626 0024 7047     		bx	lr
 627              	.L38:
 628 0026 00BF     		.align	2
 629              	.L37:
 630 0028 00300240 		.word	1073885184
 631              		.cfi_endproc
 632              	.LFE144:
 634              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 635              		.align	1
 636              		.global	HAL_CRC_MspDeInit
 637              		.syntax unified
 638              		.thumb
 639              		.thumb_func
 641              	HAL_CRC_MspDeInit:
 642              	.LVL25:
 643              	.LFB145:
ARM GAS  /tmp/ccQW9lcd.s 			page 44


 192:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 644              		.loc 1 192 1 is_stmt 1 view -0
 645              		.cfi_startproc
 646              		@ args = 0, pretend = 0, frame = 0
 647              		@ frame_needed = 0, uses_anonymous_args = 0
 648              		@ link register save eliminated.
 193:Core/Src/stm32f7xx_hal_msp.c ****   {
 649              		.loc 1 193 3 view .LVU173
 193:Core/Src/stm32f7xx_hal_msp.c ****   {
 650              		.loc 1 193 10 is_stmt 0 view .LVU174
 651 0000 0268     		ldr	r2, [r0]
 193:Core/Src/stm32f7xx_hal_msp.c ****   {
 652              		.loc 1 193 5 view .LVU175
 653 0002 054B     		ldr	r3, .L42
 654 0004 9A42     		cmp	r2, r3
 655 0006 00D0     		beq	.L41
 656              	.L39:
 205:Core/Src/stm32f7xx_hal_msp.c **** 
 657              		.loc 1 205 1 view .LVU176
 658 0008 7047     		bx	lr
 659              	.L41:
 199:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 660              		.loc 1 199 5 is_stmt 1 view .LVU177
 661 000a 044A     		ldr	r2, .L42+4
 662 000c 136B     		ldr	r3, [r2, #48]
 663 000e 23F48053 		bic	r3, r3, #4096
 664 0012 1363     		str	r3, [r2, #48]
 205:Core/Src/stm32f7xx_hal_msp.c **** 
 665              		.loc 1 205 1 is_stmt 0 view .LVU178
 666 0014 F8E7     		b	.L39
 667              	.L43:
 668 0016 00BF     		.align	2
 669              	.L42:
 670 0018 00300240 		.word	1073885184
 671 001c 00380240 		.word	1073887232
 672              		.cfi_endproc
 673              	.LFE145:
 675              		.section	.text.HAL_DCMI_MspInit,"ax",%progbits
 676              		.align	1
 677              		.global	HAL_DCMI_MspInit
 678              		.syntax unified
 679              		.thumb
 680              		.thumb_func
 682              	HAL_DCMI_MspInit:
 683              	.LVL26:
 684              	.LFB146:
 214:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 685              		.loc 1 214 1 is_stmt 1 view -0
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 48
 688              		@ frame_needed = 0, uses_anonymous_args = 0
 214:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 689              		.loc 1 214 1 is_stmt 0 view .LVU180
 690 0000 70B5     		push	{r4, r5, r6, lr}
 691              	.LCFI14:
 692              		.cfi_def_cfa_offset 16
 693              		.cfi_offset 4, -16
ARM GAS  /tmp/ccQW9lcd.s 			page 45


 694              		.cfi_offset 5, -12
 695              		.cfi_offset 6, -8
 696              		.cfi_offset 14, -4
 697 0002 8CB0     		sub	sp, sp, #48
 698              	.LCFI15:
 699              		.cfi_def_cfa_offset 64
 215:Core/Src/stm32f7xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 700              		.loc 1 215 3 is_stmt 1 view .LVU181
 215:Core/Src/stm32f7xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 701              		.loc 1 215 20 is_stmt 0 view .LVU182
 702 0004 0023     		movs	r3, #0
 703 0006 0793     		str	r3, [sp, #28]
 704 0008 0893     		str	r3, [sp, #32]
 705 000a 0993     		str	r3, [sp, #36]
 706 000c 0A93     		str	r3, [sp, #40]
 707 000e 0B93     		str	r3, [sp, #44]
 216:Core/Src/stm32f7xx_hal_msp.c ****   {
 708              		.loc 1 216 3 is_stmt 1 view .LVU183
 216:Core/Src/stm32f7xx_hal_msp.c ****   {
 709              		.loc 1 216 11 is_stmt 0 view .LVU184
 710 0010 0268     		ldr	r2, [r0]
 216:Core/Src/stm32f7xx_hal_msp.c ****   {
 711              		.loc 1 216 5 view .LVU185
 712 0012 394B     		ldr	r3, .L48
 713 0014 9A42     		cmp	r2, r3
 714 0016 01D0     		beq	.L47
 715              	.LVL27:
 716              	.L44:
 283:Core/Src/stm32f7xx_hal_msp.c **** 
 717              		.loc 1 283 1 view .LVU186
 718 0018 0CB0     		add	sp, sp, #48
 719              	.LCFI16:
 720              		.cfi_remember_state
 721              		.cfi_def_cfa_offset 16
 722              		@ sp needed
 723 001a 70BD     		pop	{r4, r5, r6, pc}
 724              	.LVL28:
 725              	.L47:
 726              	.LCFI17:
 727              		.cfi_restore_state
 222:Core/Src/stm32f7xx_hal_msp.c **** 
 728              		.loc 1 222 5 is_stmt 1 view .LVU187
 729              	.LBB9:
 222:Core/Src/stm32f7xx_hal_msp.c **** 
 730              		.loc 1 222 5 view .LVU188
 222:Core/Src/stm32f7xx_hal_msp.c **** 
 731              		.loc 1 222 5 view .LVU189
 732 001c 374B     		ldr	r3, .L48+4
 733 001e 5A6B     		ldr	r2, [r3, #52]
 734 0020 42F00102 		orr	r2, r2, #1
 735 0024 5A63     		str	r2, [r3, #52]
 222:Core/Src/stm32f7xx_hal_msp.c **** 
 736              		.loc 1 222 5 view .LVU190
 737 0026 5A6B     		ldr	r2, [r3, #52]
 738 0028 02F00102 		and	r2, r2, #1
 739 002c 0192     		str	r2, [sp, #4]
 222:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  /tmp/ccQW9lcd.s 			page 46


 740              		.loc 1 222 5 view .LVU191
 741 002e 019A     		ldr	r2, [sp, #4]
 742              	.LBE9:
 222:Core/Src/stm32f7xx_hal_msp.c **** 
 743              		.loc 1 222 5 view .LVU192
 224:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 744              		.loc 1 224 5 view .LVU193
 745              	.LBB10:
 224:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 746              		.loc 1 224 5 view .LVU194
 224:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 747              		.loc 1 224 5 view .LVU195
 748 0030 1A6B     		ldr	r2, [r3, #48]
 749 0032 42F01002 		orr	r2, r2, #16
 750 0036 1A63     		str	r2, [r3, #48]
 224:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 751              		.loc 1 224 5 view .LVU196
 752 0038 1A6B     		ldr	r2, [r3, #48]
 753 003a 02F01002 		and	r2, r2, #16
 754 003e 0292     		str	r2, [sp, #8]
 224:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 755              		.loc 1 224 5 view .LVU197
 756 0040 029A     		ldr	r2, [sp, #8]
 757              	.LBE10:
 224:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 758              		.loc 1 224 5 view .LVU198
 225:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 759              		.loc 1 225 5 view .LVU199
 760              	.LBB11:
 225:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 761              		.loc 1 225 5 view .LVU200
 225:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 762              		.loc 1 225 5 view .LVU201
 763 0042 1A6B     		ldr	r2, [r3, #48]
 764 0044 42F00802 		orr	r2, r2, #8
 765 0048 1A63     		str	r2, [r3, #48]
 225:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 766              		.loc 1 225 5 view .LVU202
 767 004a 1A6B     		ldr	r2, [r3, #48]
 768 004c 02F00802 		and	r2, r2, #8
 769 0050 0392     		str	r2, [sp, #12]
 225:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 770              		.loc 1 225 5 view .LVU203
 771 0052 039A     		ldr	r2, [sp, #12]
 772              	.LBE11:
 225:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 773              		.loc 1 225 5 view .LVU204
 226:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 774              		.loc 1 226 5 view .LVU205
 775              	.LBB12:
 226:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 776              		.loc 1 226 5 view .LVU206
 226:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 777              		.loc 1 226 5 view .LVU207
 778 0054 1A6B     		ldr	r2, [r3, #48]
 779 0056 42F04002 		orr	r2, r2, #64
 780 005a 1A63     		str	r2, [r3, #48]
ARM GAS  /tmp/ccQW9lcd.s 			page 47


 226:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 781              		.loc 1 226 5 view .LVU208
 782 005c 1A6B     		ldr	r2, [r3, #48]
 783 005e 02F04002 		and	r2, r2, #64
 784 0062 0492     		str	r2, [sp, #16]
 226:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 785              		.loc 1 226 5 view .LVU209
 786 0064 049A     		ldr	r2, [sp, #16]
 787              	.LBE12:
 226:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 788              		.loc 1 226 5 view .LVU210
 227:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 789              		.loc 1 227 5 view .LVU211
 790              	.LBB13:
 227:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 791              		.loc 1 227 5 view .LVU212
 227:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 792              		.loc 1 227 5 view .LVU213
 793 0066 1A6B     		ldr	r2, [r3, #48]
 794 0068 42F08002 		orr	r2, r2, #128
 795 006c 1A63     		str	r2, [r3, #48]
 227:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 796              		.loc 1 227 5 view .LVU214
 797 006e 1A6B     		ldr	r2, [r3, #48]
 798 0070 02F08002 		and	r2, r2, #128
 799 0074 0592     		str	r2, [sp, #20]
 227:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 800              		.loc 1 227 5 view .LVU215
 801 0076 059A     		ldr	r2, [sp, #20]
 802              	.LBE13:
 227:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 803              		.loc 1 227 5 view .LVU216
 228:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 804              		.loc 1 228 5 view .LVU217
 805              	.LBB14:
 228:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 806              		.loc 1 228 5 view .LVU218
 228:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 807              		.loc 1 228 5 view .LVU219
 808 0078 1A6B     		ldr	r2, [r3, #48]
 809 007a 42F00102 		orr	r2, r2, #1
 810 007e 1A63     		str	r2, [r3, #48]
 228:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 811              		.loc 1 228 5 view .LVU220
 812 0080 1B6B     		ldr	r3, [r3, #48]
 813 0082 03F00103 		and	r3, r3, #1
 814 0086 0693     		str	r3, [sp, #24]
 228:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 815              		.loc 1 228 5 view .LVU221
 816 0088 069B     		ldr	r3, [sp, #24]
 817              	.LBE14:
 228:Core/Src/stm32f7xx_hal_msp.c ****     /**DCMI GPIO Configuration
 818              		.loc 1 228 5 view .LVU222
 242:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 819              		.loc 1 242 5 view .LVU223
 242:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 820              		.loc 1 242 25 is_stmt 0 view .LVU224
ARM GAS  /tmp/ccQW9lcd.s 			page 48


 821 008a 6023     		movs	r3, #96
 822 008c 0793     		str	r3, [sp, #28]
 243:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 823              		.loc 1 243 5 is_stmt 1 view .LVU225
 243:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 824              		.loc 1 243 26 is_stmt 0 view .LVU226
 825 008e 0226     		movs	r6, #2
 826 0090 0896     		str	r6, [sp, #32]
 244:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 827              		.loc 1 244 5 is_stmt 1 view .LVU227
 245:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 828              		.loc 1 245 5 view .LVU228
 246:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 829              		.loc 1 246 5 view .LVU229
 246:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 830              		.loc 1 246 31 is_stmt 0 view .LVU230
 831 0092 0D25     		movs	r5, #13
 832 0094 0B95     		str	r5, [sp, #44]
 247:Core/Src/stm32f7xx_hal_msp.c **** 
 833              		.loc 1 247 5 is_stmt 1 view .LVU231
 834 0096 07A9     		add	r1, sp, #28
 835 0098 1948     		ldr	r0, .L48+8
 836              	.LVL29:
 247:Core/Src/stm32f7xx_hal_msp.c **** 
 837              		.loc 1 247 5 is_stmt 0 view .LVU232
 838 009a FFF7FEFF 		bl	HAL_GPIO_Init
 839              	.LVL30:
 249:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 840              		.loc 1 249 5 is_stmt 1 view .LVU233
 249:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 841              		.loc 1 249 25 is_stmt 0 view .LVU234
 842 009e 0823     		movs	r3, #8
 843 00a0 0793     		str	r3, [sp, #28]
 250:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 844              		.loc 1 250 5 is_stmt 1 view .LVU235
 250:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 845              		.loc 1 250 26 is_stmt 0 view .LVU236
 846 00a2 0896     		str	r6, [sp, #32]
 251:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 847              		.loc 1 251 5 is_stmt 1 view .LVU237
 251:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 848              		.loc 1 251 26 is_stmt 0 view .LVU238
 849 00a4 0024     		movs	r4, #0
 850 00a6 0994     		str	r4, [sp, #36]
 252:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 851              		.loc 1 252 5 is_stmt 1 view .LVU239
 252:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 852              		.loc 1 252 27 is_stmt 0 view .LVU240
 853 00a8 0A94     		str	r4, [sp, #40]
 253:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 854              		.loc 1 253 5 is_stmt 1 view .LVU241
 253:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 855              		.loc 1 253 31 is_stmt 0 view .LVU242
 856 00aa 0B95     		str	r5, [sp, #44]
 254:Core/Src/stm32f7xx_hal_msp.c **** 
 857              		.loc 1 254 5 is_stmt 1 view .LVU243
 858 00ac 07A9     		add	r1, sp, #28
ARM GAS  /tmp/ccQW9lcd.s 			page 49


 859 00ae 1548     		ldr	r0, .L48+12
 860 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 861              	.LVL31:
 256:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 862              		.loc 1 256 5 view .LVU244
 256:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 863              		.loc 1 256 25 is_stmt 0 view .LVU245
 864 00b4 4FF40073 		mov	r3, #512
 865 00b8 0793     		str	r3, [sp, #28]
 257:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 866              		.loc 1 257 5 is_stmt 1 view .LVU246
 257:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 867              		.loc 1 257 26 is_stmt 0 view .LVU247
 868 00ba 0896     		str	r6, [sp, #32]
 258:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 869              		.loc 1 258 5 is_stmt 1 view .LVU248
 258:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 870              		.loc 1 258 26 is_stmt 0 view .LVU249
 871 00bc 0994     		str	r4, [sp, #36]
 259:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 872              		.loc 1 259 5 is_stmt 1 view .LVU250
 259:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 873              		.loc 1 259 27 is_stmt 0 view .LVU251
 874 00be 0A94     		str	r4, [sp, #40]
 260:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 875              		.loc 1 260 5 is_stmt 1 view .LVU252
 260:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 876              		.loc 1 260 31 is_stmt 0 view .LVU253
 877 00c0 0B95     		str	r5, [sp, #44]
 261:Core/Src/stm32f7xx_hal_msp.c **** 
 878              		.loc 1 261 5 is_stmt 1 view .LVU254
 879 00c2 07A9     		add	r1, sp, #28
 880 00c4 1048     		ldr	r0, .L48+16
 881 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 882              	.LVL32:
 263:Core/Src/stm32f7xx_hal_msp.c ****                           |DCMI_D1_Pin;
 883              		.loc 1 263 5 view .LVU255
 263:Core/Src/stm32f7xx_hal_msp.c ****                           |DCMI_D1_Pin;
 884              		.loc 1 263 25 is_stmt 0 view .LVU256
 885 00ca 4FF4BC43 		mov	r3, #24064
 886 00ce 0793     		str	r3, [sp, #28]
 265:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 887              		.loc 1 265 5 is_stmt 1 view .LVU257
 265:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 888              		.loc 1 265 26 is_stmt 0 view .LVU258
 889 00d0 0896     		str	r6, [sp, #32]
 266:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 890              		.loc 1 266 5 is_stmt 1 view .LVU259
 266:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 891              		.loc 1 266 26 is_stmt 0 view .LVU260
 892 00d2 0994     		str	r4, [sp, #36]
 267:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 893              		.loc 1 267 5 is_stmt 1 view .LVU261
 267:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 894              		.loc 1 267 27 is_stmt 0 view .LVU262
 895 00d4 0A94     		str	r4, [sp, #40]
 268:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
ARM GAS  /tmp/ccQW9lcd.s 			page 50


 896              		.loc 1 268 5 is_stmt 1 view .LVU263
 268:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 897              		.loc 1 268 31 is_stmt 0 view .LVU264
 898 00d6 0B95     		str	r5, [sp, #44]
 269:Core/Src/stm32f7xx_hal_msp.c **** 
 899              		.loc 1 269 5 is_stmt 1 view .LVU265
 900 00d8 07A9     		add	r1, sp, #28
 901 00da 0C48     		ldr	r0, .L48+20
 902 00dc FFF7FEFF 		bl	HAL_GPIO_Init
 903              	.LVL33:
 271:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 904              		.loc 1 271 5 view .LVU266
 271:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 905              		.loc 1 271 25 is_stmt 0 view .LVU267
 906 00e0 5023     		movs	r3, #80
 907 00e2 0793     		str	r3, [sp, #28]
 272:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 908              		.loc 1 272 5 is_stmt 1 view .LVU268
 272:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 909              		.loc 1 272 26 is_stmt 0 view .LVU269
 910 00e4 0896     		str	r6, [sp, #32]
 273:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 911              		.loc 1 273 5 is_stmt 1 view .LVU270
 273:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 912              		.loc 1 273 26 is_stmt 0 view .LVU271
 913 00e6 0994     		str	r4, [sp, #36]
 274:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 914              		.loc 1 274 5 is_stmt 1 view .LVU272
 274:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 915              		.loc 1 274 27 is_stmt 0 view .LVU273
 916 00e8 0A94     		str	r4, [sp, #40]
 275:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 917              		.loc 1 275 5 is_stmt 1 view .LVU274
 275:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 918              		.loc 1 275 31 is_stmt 0 view .LVU275
 919 00ea 0B95     		str	r5, [sp, #44]
 276:Core/Src/stm32f7xx_hal_msp.c **** 
 920              		.loc 1 276 5 is_stmt 1 view .LVU276
 921 00ec 07A9     		add	r1, sp, #28
 922 00ee 0848     		ldr	r0, .L48+24
 923 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 924              	.LVL34:
 283:Core/Src/stm32f7xx_hal_msp.c **** 
 925              		.loc 1 283 1 is_stmt 0 view .LVU277
 926 00f4 90E7     		b	.L44
 927              	.L49:
 928 00f6 00BF     		.align	2
 929              	.L48:
 930 00f8 00000550 		.word	1342504960
 931 00fc 00380240 		.word	1073887232
 932 0100 00100240 		.word	1073876992
 933 0104 000C0240 		.word	1073875968
 934 0108 00180240 		.word	1073879040
 935 010c 001C0240 		.word	1073880064
 936 0110 00000240 		.word	1073872896
 937              		.cfi_endproc
 938              	.LFE146:
ARM GAS  /tmp/ccQW9lcd.s 			page 51


 940              		.section	.text.HAL_DCMI_MspDeInit,"ax",%progbits
 941              		.align	1
 942              		.global	HAL_DCMI_MspDeInit
 943              		.syntax unified
 944              		.thumb
 945              		.thumb_func
 947              	HAL_DCMI_MspDeInit:
 948              	.LVL35:
 949              	.LFB147:
 292:Core/Src/stm32f7xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 950              		.loc 1 292 1 is_stmt 1 view -0
 951              		.cfi_startproc
 952              		@ args = 0, pretend = 0, frame = 0
 953              		@ frame_needed = 0, uses_anonymous_args = 0
 292:Core/Src/stm32f7xx_hal_msp.c ****   if(hdcmi->Instance==DCMI)
 954              		.loc 1 292 1 is_stmt 0 view .LVU279
 955 0000 08B5     		push	{r3, lr}
 956              	.LCFI18:
 957              		.cfi_def_cfa_offset 8
 958              		.cfi_offset 3, -8
 959              		.cfi_offset 14, -4
 293:Core/Src/stm32f7xx_hal_msp.c ****   {
 960              		.loc 1 293 3 is_stmt 1 view .LVU280
 293:Core/Src/stm32f7xx_hal_msp.c ****   {
 961              		.loc 1 293 11 is_stmt 0 view .LVU281
 962 0002 0268     		ldr	r2, [r0]
 293:Core/Src/stm32f7xx_hal_msp.c ****   {
 963              		.loc 1 293 5 view .LVU282
 964 0004 0F4B     		ldr	r3, .L54
 965 0006 9A42     		cmp	r2, r3
 966 0008 00D0     		beq	.L53
 967              	.LVL36:
 968              	.L50:
 330:Core/Src/stm32f7xx_hal_msp.c **** 
 969              		.loc 1 330 1 view .LVU283
 970 000a 08BD     		pop	{r3, pc}
 971              	.LVL37:
 972              	.L53:
 299:Core/Src/stm32f7xx_hal_msp.c **** 
 973              		.loc 1 299 5 is_stmt 1 view .LVU284
 974 000c 0E4A     		ldr	r2, .L54+4
 975 000e 536B     		ldr	r3, [r2, #52]
 976 0010 23F00103 		bic	r3, r3, #1
 977 0014 5363     		str	r3, [r2, #52]
 314:Core/Src/stm32f7xx_hal_msp.c **** 
 978              		.loc 1 314 5 view .LVU285
 979 0016 6021     		movs	r1, #96
 980 0018 0C48     		ldr	r0, .L54+8
 981              	.LVL38:
 314:Core/Src/stm32f7xx_hal_msp.c **** 
 982              		.loc 1 314 5 is_stmt 0 view .LVU286
 983 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 984              	.LVL39:
 316:Core/Src/stm32f7xx_hal_msp.c **** 
 985              		.loc 1 316 5 is_stmt 1 view .LVU287
 986 001e 0821     		movs	r1, #8
 987 0020 0B48     		ldr	r0, .L54+12
ARM GAS  /tmp/ccQW9lcd.s 			page 52


 988 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 989              	.LVL40:
 318:Core/Src/stm32f7xx_hal_msp.c **** 
 990              		.loc 1 318 5 view .LVU288
 991 0026 4FF40071 		mov	r1, #512
 992 002a 0A48     		ldr	r0, .L54+16
 993 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 994              	.LVL41:
 320:Core/Src/stm32f7xx_hal_msp.c ****                           |DCMI_D1_Pin);
 995              		.loc 1 320 5 view .LVU289
 996 0030 4FF4BC41 		mov	r1, #24064
 997 0034 0848     		ldr	r0, .L54+20
 998 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 999              	.LVL42:
 323:Core/Src/stm32f7xx_hal_msp.c **** 
 1000              		.loc 1 323 5 view .LVU290
 1001 003a 5021     		movs	r1, #80
 1002 003c 0748     		ldr	r0, .L54+24
 1003 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1004              	.LVL43:
 330:Core/Src/stm32f7xx_hal_msp.c **** 
 1005              		.loc 1 330 1 is_stmt 0 view .LVU291
 1006 0042 E2E7     		b	.L50
 1007              	.L55:
 1008              		.align	2
 1009              	.L54:
 1010 0044 00000550 		.word	1342504960
 1011 0048 00380240 		.word	1073887232
 1012 004c 00100240 		.word	1073876992
 1013 0050 000C0240 		.word	1073875968
 1014 0054 00180240 		.word	1073879040
 1015 0058 001C0240 		.word	1073880064
 1016 005c 00000240 		.word	1073872896
 1017              		.cfi_endproc
 1018              	.LFE147:
 1020              		.section	.text.HAL_DMA2D_MspInit,"ax",%progbits
 1021              		.align	1
 1022              		.global	HAL_DMA2D_MspInit
 1023              		.syntax unified
 1024              		.thumb
 1025              		.thumb_func
 1027              	HAL_DMA2D_MspInit:
 1028              	.LVL44:
 1029              	.LFB148:
 339:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 1030              		.loc 1 339 1 is_stmt 1 view -0
 1031              		.cfi_startproc
 1032              		@ args = 0, pretend = 0, frame = 8
 1033              		@ frame_needed = 0, uses_anonymous_args = 0
 340:Core/Src/stm32f7xx_hal_msp.c ****   {
 1034              		.loc 1 340 3 view .LVU293
 340:Core/Src/stm32f7xx_hal_msp.c ****   {
 1035              		.loc 1 340 12 is_stmt 0 view .LVU294
 1036 0000 0268     		ldr	r2, [r0]
 340:Core/Src/stm32f7xx_hal_msp.c ****   {
 1037              		.loc 1 340 5 view .LVU295
 1038 0002 0E4B     		ldr	r3, .L63
ARM GAS  /tmp/ccQW9lcd.s 			page 53


 1039 0004 9A42     		cmp	r2, r3
 1040 0006 00D0     		beq	.L62
 1041 0008 7047     		bx	lr
 1042              	.L62:
 339:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 1043              		.loc 1 339 1 view .LVU296
 1044 000a 00B5     		push	{lr}
 1045              	.LCFI19:
 1046              		.cfi_def_cfa_offset 4
 1047              		.cfi_offset 14, -4
 1048 000c 83B0     		sub	sp, sp, #12
 1049              	.LCFI20:
 1050              		.cfi_def_cfa_offset 16
 346:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 1051              		.loc 1 346 5 is_stmt 1 view .LVU297
 1052              	.LBB15:
 346:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 1053              		.loc 1 346 5 view .LVU298
 346:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 1054              		.loc 1 346 5 view .LVU299
 1055 000e A3F5F043 		sub	r3, r3, #30720
 1056 0012 1A6B     		ldr	r2, [r3, #48]
 1057 0014 42F40002 		orr	r2, r2, #8388608
 1058 0018 1A63     		str	r2, [r3, #48]
 346:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 1059              		.loc 1 346 5 view .LVU300
 1060 001a 1B6B     		ldr	r3, [r3, #48]
 1061 001c 03F40003 		and	r3, r3, #8388608
 1062 0020 0193     		str	r3, [sp, #4]
 346:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 1063              		.loc 1 346 5 view .LVU301
 1064 0022 019B     		ldr	r3, [sp, #4]
 1065              	.LBE15:
 346:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 1066              		.loc 1 346 5 view .LVU302
 348:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 1067              		.loc 1 348 5 view .LVU303
 1068 0024 0022     		movs	r2, #0
 1069 0026 1146     		mov	r1, r2
 1070 0028 5A20     		movs	r0, #90
 1071              	.LVL45:
 348:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 1072              		.loc 1 348 5 is_stmt 0 view .LVU304
 1073 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1074              	.LVL46:
 349:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspInit 1 */
 1075              		.loc 1 349 5 is_stmt 1 view .LVU305
 1076 002e 5A20     		movs	r0, #90
 1077 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1078              	.LVL47:
 355:Core/Src/stm32f7xx_hal_msp.c **** 
 1079              		.loc 1 355 1 is_stmt 0 view .LVU306
 1080 0034 03B0     		add	sp, sp, #12
 1081              	.LCFI21:
 1082              		.cfi_def_cfa_offset 4
 1083              		@ sp needed
 1084 0036 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /tmp/ccQW9lcd.s 			page 54


 1085              	.L64:
 1086 003a 00BF     		.align	2
 1087              	.L63:
 1088 003c 00B00240 		.word	1073917952
 1089              		.cfi_endproc
 1090              	.LFE148:
 1092              		.section	.text.HAL_DMA2D_MspDeInit,"ax",%progbits
 1093              		.align	1
 1094              		.global	HAL_DMA2D_MspDeInit
 1095              		.syntax unified
 1096              		.thumb
 1097              		.thumb_func
 1099              	HAL_DMA2D_MspDeInit:
 1100              	.LVL48:
 1101              	.LFB149:
 364:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 1102              		.loc 1 364 1 is_stmt 1 view -0
 1103              		.cfi_startproc
 1104              		@ args = 0, pretend = 0, frame = 0
 1105              		@ frame_needed = 0, uses_anonymous_args = 0
 364:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 1106              		.loc 1 364 1 is_stmt 0 view .LVU308
 1107 0000 08B5     		push	{r3, lr}
 1108              	.LCFI22:
 1109              		.cfi_def_cfa_offset 8
 1110              		.cfi_offset 3, -8
 1111              		.cfi_offset 14, -4
 365:Core/Src/stm32f7xx_hal_msp.c ****   {
 1112              		.loc 1 365 3 is_stmt 1 view .LVU309
 365:Core/Src/stm32f7xx_hal_msp.c ****   {
 1113              		.loc 1 365 12 is_stmt 0 view .LVU310
 1114 0002 0268     		ldr	r2, [r0]
 365:Core/Src/stm32f7xx_hal_msp.c ****   {
 1115              		.loc 1 365 5 view .LVU311
 1116 0004 064B     		ldr	r3, .L69
 1117 0006 9A42     		cmp	r2, r3
 1118 0008 00D0     		beq	.L68
 1119              	.LVL49:
 1120              	.L65:
 380:Core/Src/stm32f7xx_hal_msp.c **** 
 1121              		.loc 1 380 1 view .LVU312
 1122 000a 08BD     		pop	{r3, pc}
 1123              	.LVL50:
 1124              	.L68:
 371:Core/Src/stm32f7xx_hal_msp.c **** 
 1125              		.loc 1 371 5 is_stmt 1 view .LVU313
 1126 000c 054A     		ldr	r2, .L69+4
 1127 000e 136B     		ldr	r3, [r2, #48]
 1128 0010 23F40003 		bic	r3, r3, #8388608
 1129 0014 1363     		str	r3, [r2, #48]
 374:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 1 */
 1130              		.loc 1 374 5 view .LVU314
 1131 0016 5A20     		movs	r0, #90
 1132              	.LVL51:
 374:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 1 */
 1133              		.loc 1 374 5 is_stmt 0 view .LVU315
 1134 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
ARM GAS  /tmp/ccQW9lcd.s 			page 55


 1135              	.LVL52:
 380:Core/Src/stm32f7xx_hal_msp.c **** 
 1136              		.loc 1 380 1 view .LVU316
 1137 001c F5E7     		b	.L65
 1138              	.L70:
 1139 001e 00BF     		.align	2
 1140              	.L69:
 1141 0020 00B00240 		.word	1073917952
 1142 0024 00380240 		.word	1073887232
 1143              		.cfi_endproc
 1144              	.LFE149:
 1146              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
 1147              		.align	1
 1148              		.global	HAL_ETH_MspInit
 1149              		.syntax unified
 1150              		.thumb
 1151              		.thumb_func
 1153              	HAL_ETH_MspInit:
 1154              	.LVL53:
 1155              	.LFB150:
 389:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1156              		.loc 1 389 1 is_stmt 1 view -0
 1157              		.cfi_startproc
 1158              		@ args = 0, pretend = 0, frame = 48
 1159              		@ frame_needed = 0, uses_anonymous_args = 0
 389:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1160              		.loc 1 389 1 is_stmt 0 view .LVU318
 1161 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1162              	.LCFI23:
 1163              		.cfi_def_cfa_offset 20
 1164              		.cfi_offset 4, -20
 1165              		.cfi_offset 5, -16
 1166              		.cfi_offset 6, -12
 1167              		.cfi_offset 7, -8
 1168              		.cfi_offset 14, -4
 1169 0002 8DB0     		sub	sp, sp, #52
 1170              	.LCFI24:
 1171              		.cfi_def_cfa_offset 72
 390:Core/Src/stm32f7xx_hal_msp.c ****   if(heth->Instance==ETH)
 1172              		.loc 1 390 3 is_stmt 1 view .LVU319
 390:Core/Src/stm32f7xx_hal_msp.c ****   if(heth->Instance==ETH)
 1173              		.loc 1 390 20 is_stmt 0 view .LVU320
 1174 0004 0023     		movs	r3, #0
 1175 0006 0793     		str	r3, [sp, #28]
 1176 0008 0893     		str	r3, [sp, #32]
 1177 000a 0993     		str	r3, [sp, #36]
 1178 000c 0A93     		str	r3, [sp, #40]
 1179 000e 0B93     		str	r3, [sp, #44]
 391:Core/Src/stm32f7xx_hal_msp.c ****   {
 1180              		.loc 1 391 3 is_stmt 1 view .LVU321
 391:Core/Src/stm32f7xx_hal_msp.c ****   {
 1181              		.loc 1 391 10 is_stmt 0 view .LVU322
 1182 0010 0268     		ldr	r2, [r0]
 391:Core/Src/stm32f7xx_hal_msp.c ****   {
 1183              		.loc 1 391 5 view .LVU323
 1184 0012 304B     		ldr	r3, .L75
 1185 0014 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccQW9lcd.s 			page 56


 1186 0016 01D0     		beq	.L74
 1187              	.LVL54:
 1188              	.L71:
 439:Core/Src/stm32f7xx_hal_msp.c **** 
 1189              		.loc 1 439 1 view .LVU324
 1190 0018 0DB0     		add	sp, sp, #52
 1191              	.LCFI25:
 1192              		.cfi_remember_state
 1193              		.cfi_def_cfa_offset 20
 1194              		@ sp needed
 1195 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 1196              	.LVL55:
 1197              	.L74:
 1198              	.LCFI26:
 1199              		.cfi_restore_state
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1200              		.loc 1 397 5 is_stmt 1 view .LVU325
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1201              		.loc 1 397 5 view .LVU326
 1202              	.LBB16:
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1203              		.loc 1 397 5 view .LVU327
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1204              		.loc 1 397 5 view .LVU328
 1205 001c A3F59043 		sub	r3, r3, #18432
 1206 0020 1A6B     		ldr	r2, [r3, #48]
 1207 0022 42F00072 		orr	r2, r2, #33554432
 1208 0026 1A63     		str	r2, [r3, #48]
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1209              		.loc 1 397 5 view .LVU329
 1210 0028 1A6B     		ldr	r2, [r3, #48]
 1211 002a 02F00072 		and	r2, r2, #33554432
 1212 002e 0192     		str	r2, [sp, #4]
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1213              		.loc 1 397 5 view .LVU330
 1214 0030 019A     		ldr	r2, [sp, #4]
 1215              	.LBE16:
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1216              		.loc 1 397 5 view .LVU331
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1217              		.loc 1 397 5 view .LVU332
 1218              	.LBB17:
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1219              		.loc 1 397 5 view .LVU333
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1220              		.loc 1 397 5 view .LVU334
 1221 0032 1A6B     		ldr	r2, [r3, #48]
 1222 0034 42F08062 		orr	r2, r2, #67108864
 1223 0038 1A63     		str	r2, [r3, #48]
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1224              		.loc 1 397 5 view .LVU335
 1225 003a 1A6B     		ldr	r2, [r3, #48]
 1226 003c 02F08062 		and	r2, r2, #67108864
 1227 0040 0292     		str	r2, [sp, #8]
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1228              		.loc 1 397 5 view .LVU336
 1229 0042 029A     		ldr	r2, [sp, #8]
ARM GAS  /tmp/ccQW9lcd.s 			page 57


 1230              	.LBE17:
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1231              		.loc 1 397 5 view .LVU337
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1232              		.loc 1 397 5 view .LVU338
 1233              	.LBB18:
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1234              		.loc 1 397 5 view .LVU339
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1235              		.loc 1 397 5 view .LVU340
 1236 0044 1A6B     		ldr	r2, [r3, #48]
 1237 0046 42F00062 		orr	r2, r2, #134217728
 1238 004a 1A63     		str	r2, [r3, #48]
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1239              		.loc 1 397 5 view .LVU341
 1240 004c 1A6B     		ldr	r2, [r3, #48]
 1241 004e 02F00062 		and	r2, r2, #134217728
 1242 0052 0392     		str	r2, [sp, #12]
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1243              		.loc 1 397 5 view .LVU342
 1244 0054 039A     		ldr	r2, [sp, #12]
 1245              	.LBE18:
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1246              		.loc 1 397 5 view .LVU343
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1247              		.loc 1 397 5 view .LVU344
 399:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1248              		.loc 1 399 5 view .LVU345
 1249              	.LBB19:
 399:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1250              		.loc 1 399 5 view .LVU346
 399:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1251              		.loc 1 399 5 view .LVU347
 1252 0056 1A6B     		ldr	r2, [r3, #48]
 1253 0058 42F04002 		orr	r2, r2, #64
 1254 005c 1A63     		str	r2, [r3, #48]
 399:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1255              		.loc 1 399 5 view .LVU348
 1256 005e 1A6B     		ldr	r2, [r3, #48]
 1257 0060 02F04002 		and	r2, r2, #64
 1258 0064 0492     		str	r2, [sp, #16]
 399:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1259              		.loc 1 399 5 view .LVU349
 1260 0066 049A     		ldr	r2, [sp, #16]
 1261              	.LBE19:
 399:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1262              		.loc 1 399 5 view .LVU350
 400:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1263              		.loc 1 400 5 view .LVU351
 1264              	.LBB20:
 400:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1265              		.loc 1 400 5 view .LVU352
 400:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1266              		.loc 1 400 5 view .LVU353
 1267 0068 1A6B     		ldr	r2, [r3, #48]
 1268 006a 42F00402 		orr	r2, r2, #4
 1269 006e 1A63     		str	r2, [r3, #48]
ARM GAS  /tmp/ccQW9lcd.s 			page 58


 400:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1270              		.loc 1 400 5 view .LVU354
 1271 0070 1A6B     		ldr	r2, [r3, #48]
 1272 0072 02F00402 		and	r2, r2, #4
 1273 0076 0592     		str	r2, [sp, #20]
 400:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1274              		.loc 1 400 5 view .LVU355
 1275 0078 059A     		ldr	r2, [sp, #20]
 1276              	.LBE20:
 400:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1277              		.loc 1 400 5 view .LVU356
 401:Core/Src/stm32f7xx_hal_msp.c ****     /**ETH GPIO Configuration
 1278              		.loc 1 401 5 view .LVU357
 1279              	.LBB21:
 401:Core/Src/stm32f7xx_hal_msp.c ****     /**ETH GPIO Configuration
 1280              		.loc 1 401 5 view .LVU358
 401:Core/Src/stm32f7xx_hal_msp.c ****     /**ETH GPIO Configuration
 1281              		.loc 1 401 5 view .LVU359
 1282 007a 1A6B     		ldr	r2, [r3, #48]
 1283 007c 42F00102 		orr	r2, r2, #1
 1284 0080 1A63     		str	r2, [r3, #48]
 401:Core/Src/stm32f7xx_hal_msp.c ****     /**ETH GPIO Configuration
 1285              		.loc 1 401 5 view .LVU360
 1286 0082 1B6B     		ldr	r3, [r3, #48]
 1287 0084 03F00103 		and	r3, r3, #1
 1288 0088 0693     		str	r3, [sp, #24]
 401:Core/Src/stm32f7xx_hal_msp.c ****     /**ETH GPIO Configuration
 1289              		.loc 1 401 5 view .LVU361
 1290 008a 069B     		ldr	r3, [sp, #24]
 1291              	.LBE21:
 401:Core/Src/stm32f7xx_hal_msp.c ****     /**ETH GPIO Configuration
 1292              		.loc 1 401 5 view .LVU362
 413:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1293              		.loc 1 413 5 view .LVU363
 413:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1294              		.loc 1 413 25 is_stmt 0 view .LVU364
 1295 008c 4FF4D043 		mov	r3, #26624
 1296 0090 0793     		str	r3, [sp, #28]
 414:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1297              		.loc 1 414 5 is_stmt 1 view .LVU365
 414:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1298              		.loc 1 414 26 is_stmt 0 view .LVU366
 1299 0092 0226     		movs	r6, #2
 1300 0094 0896     		str	r6, [sp, #32]
 415:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1301              		.loc 1 415 5 is_stmt 1 view .LVU367
 416:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 1302              		.loc 1 416 5 view .LVU368
 416:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 1303              		.loc 1 416 27 is_stmt 0 view .LVU369
 1304 0096 0325     		movs	r5, #3
 1305 0098 0A95     		str	r5, [sp, #40]
 417:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1306              		.loc 1 417 5 is_stmt 1 view .LVU370
 417:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 1307              		.loc 1 417 31 is_stmt 0 view .LVU371
 1308 009a 0B24     		movs	r4, #11
ARM GAS  /tmp/ccQW9lcd.s 			page 59


 1309 009c 0B94     		str	r4, [sp, #44]
 418:Core/Src/stm32f7xx_hal_msp.c **** 
 1310              		.loc 1 418 5 is_stmt 1 view .LVU372
 1311 009e 07A9     		add	r1, sp, #28
 1312 00a0 0D48     		ldr	r0, .L75+4
 1313              	.LVL56:
 418:Core/Src/stm32f7xx_hal_msp.c **** 
 1314              		.loc 1 418 5 is_stmt 0 view .LVU373
 1315 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 1316              	.LVL57:
 420:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1317              		.loc 1 420 5 is_stmt 1 view .LVU374
 420:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1318              		.loc 1 420 25 is_stmt 0 view .LVU375
 1319 00a6 3223     		movs	r3, #50
 1320 00a8 0793     		str	r3, [sp, #28]
 421:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1321              		.loc 1 421 5 is_stmt 1 view .LVU376
 421:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1322              		.loc 1 421 26 is_stmt 0 view .LVU377
 1323 00aa 0896     		str	r6, [sp, #32]
 422:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1324              		.loc 1 422 5 is_stmt 1 view .LVU378
 422:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1325              		.loc 1 422 26 is_stmt 0 view .LVU379
 1326 00ac 0027     		movs	r7, #0
 1327 00ae 0997     		str	r7, [sp, #36]
 423:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 1328              		.loc 1 423 5 is_stmt 1 view .LVU380
 423:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 1329              		.loc 1 423 27 is_stmt 0 view .LVU381
 1330 00b0 0A95     		str	r5, [sp, #40]
 424:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1331              		.loc 1 424 5 is_stmt 1 view .LVU382
 424:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1332              		.loc 1 424 31 is_stmt 0 view .LVU383
 1333 00b2 0B94     		str	r4, [sp, #44]
 425:Core/Src/stm32f7xx_hal_msp.c **** 
 1334              		.loc 1 425 5 is_stmt 1 view .LVU384
 1335 00b4 07A9     		add	r1, sp, #28
 1336 00b6 0948     		ldr	r0, .L75+8
 1337 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 1338              	.LVL58:
 427:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1339              		.loc 1 427 5 view .LVU385
 427:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1340              		.loc 1 427 25 is_stmt 0 view .LVU386
 1341 00bc 8623     		movs	r3, #134
 1342 00be 0793     		str	r3, [sp, #28]
 428:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1343              		.loc 1 428 5 is_stmt 1 view .LVU387
 428:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1344              		.loc 1 428 26 is_stmt 0 view .LVU388
 1345 00c0 0896     		str	r6, [sp, #32]
 429:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1346              		.loc 1 429 5 is_stmt 1 view .LVU389
 429:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccQW9lcd.s 			page 60


 1347              		.loc 1 429 26 is_stmt 0 view .LVU390
 1348 00c2 0997     		str	r7, [sp, #36]
 430:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 1349              		.loc 1 430 5 is_stmt 1 view .LVU391
 430:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 1350              		.loc 1 430 27 is_stmt 0 view .LVU392
 1351 00c4 0A95     		str	r5, [sp, #40]
 431:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1352              		.loc 1 431 5 is_stmt 1 view .LVU393
 431:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1353              		.loc 1 431 31 is_stmt 0 view .LVU394
 1354 00c6 0B94     		str	r4, [sp, #44]
 432:Core/Src/stm32f7xx_hal_msp.c **** 
 1355              		.loc 1 432 5 is_stmt 1 view .LVU395
 1356 00c8 07A9     		add	r1, sp, #28
 1357 00ca 0548     		ldr	r0, .L75+12
 1358 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 1359              	.LVL59:
 439:Core/Src/stm32f7xx_hal_msp.c **** 
 1360              		.loc 1 439 1 is_stmt 0 view .LVU396
 1361 00d0 A2E7     		b	.L71
 1362              	.L76:
 1363 00d2 00BF     		.align	2
 1364              	.L75:
 1365 00d4 00800240 		.word	1073905664
 1366 00d8 00180240 		.word	1073879040
 1367 00dc 00080240 		.word	1073874944
 1368 00e0 00000240 		.word	1073872896
 1369              		.cfi_endproc
 1370              	.LFE150:
 1372              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 1373              		.align	1
 1374              		.global	HAL_ETH_MspDeInit
 1375              		.syntax unified
 1376              		.thumb
 1377              		.thumb_func
 1379              	HAL_ETH_MspDeInit:
 1380              	.LVL60:
 1381              	.LFB151:
 448:Core/Src/stm32f7xx_hal_msp.c ****   if(heth->Instance==ETH)
 1382              		.loc 1 448 1 is_stmt 1 view -0
 1383              		.cfi_startproc
 1384              		@ args = 0, pretend = 0, frame = 0
 1385              		@ frame_needed = 0, uses_anonymous_args = 0
 448:Core/Src/stm32f7xx_hal_msp.c ****   if(heth->Instance==ETH)
 1386              		.loc 1 448 1 is_stmt 0 view .LVU398
 1387 0000 08B5     		push	{r3, lr}
 1388              	.LCFI27:
 1389              		.cfi_def_cfa_offset 8
 1390              		.cfi_offset 3, -8
 1391              		.cfi_offset 14, -4
 449:Core/Src/stm32f7xx_hal_msp.c ****   {
 1392              		.loc 1 449 3 is_stmt 1 view .LVU399
 449:Core/Src/stm32f7xx_hal_msp.c ****   {
 1393              		.loc 1 449 10 is_stmt 0 view .LVU400
 1394 0002 0268     		ldr	r2, [r0]
 449:Core/Src/stm32f7xx_hal_msp.c ****   {
ARM GAS  /tmp/ccQW9lcd.s 			page 61


 1395              		.loc 1 449 5 view .LVU401
 1396 0004 0F4B     		ldr	r3, .L81
 1397 0006 9A42     		cmp	r2, r3
 1398 0008 00D0     		beq	.L80
 1399              	.LVL61:
 1400              	.L77:
 479:Core/Src/stm32f7xx_hal_msp.c **** 
 1401              		.loc 1 479 1 view .LVU402
 1402 000a 08BD     		pop	{r3, pc}
 1403              	.LVL62:
 1404              	.L80:
 455:Core/Src/stm32f7xx_hal_msp.c **** 
 1405              		.loc 1 455 5 is_stmt 1 view .LVU403
 455:Core/Src/stm32f7xx_hal_msp.c **** 
 1406              		.loc 1 455 5 view .LVU404
 1407 000c A3F59043 		sub	r3, r3, #18432
 1408 0010 1A6B     		ldr	r2, [r3, #48]
 1409 0012 22F08062 		bic	r2, r2, #67108864
 1410 0016 1A63     		str	r2, [r3, #48]
 455:Core/Src/stm32f7xx_hal_msp.c **** 
 1411              		.loc 1 455 5 view .LVU405
 1412 0018 1A6B     		ldr	r2, [r3, #48]
 1413 001a 22F00062 		bic	r2, r2, #134217728
 1414 001e 1A63     		str	r2, [r3, #48]
 455:Core/Src/stm32f7xx_hal_msp.c **** 
 1415              		.loc 1 455 5 view .LVU406
 1416 0020 1A6B     		ldr	r2, [r3, #48]
 1417 0022 22F00072 		bic	r2, r2, #33554432
 1418 0026 1A63     		str	r2, [r3, #48]
 455:Core/Src/stm32f7xx_hal_msp.c **** 
 1419              		.loc 1 455 5 view .LVU407
 468:Core/Src/stm32f7xx_hal_msp.c **** 
 1420              		.loc 1 468 5 view .LVU408
 1421 0028 4FF4D041 		mov	r1, #26624
 1422 002c 0648     		ldr	r0, .L81+4
 1423              	.LVL63:
 468:Core/Src/stm32f7xx_hal_msp.c **** 
 1424              		.loc 1 468 5 is_stmt 0 view .LVU409
 1425 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1426              	.LVL64:
 470:Core/Src/stm32f7xx_hal_msp.c **** 
 1427              		.loc 1 470 5 is_stmt 1 view .LVU410
 1428 0032 3221     		movs	r1, #50
 1429 0034 0548     		ldr	r0, .L81+8
 1430 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1431              	.LVL65:
 472:Core/Src/stm32f7xx_hal_msp.c **** 
 1432              		.loc 1 472 5 view .LVU411
 1433 003a 8621     		movs	r1, #134
 1434 003c 0448     		ldr	r0, .L81+12
 1435 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1436              	.LVL66:
 479:Core/Src/stm32f7xx_hal_msp.c **** 
 1437              		.loc 1 479 1 is_stmt 0 view .LVU412
 1438 0042 E2E7     		b	.L77
 1439              	.L82:
 1440              		.align	2
ARM GAS  /tmp/ccQW9lcd.s 			page 62


 1441              	.L81:
 1442 0044 00800240 		.word	1073905664
 1443 0048 00180240 		.word	1073879040
 1444 004c 00080240 		.word	1073874944
 1445 0050 00000240 		.word	1073872896
 1446              		.cfi_endproc
 1447              	.LFE151:
 1449              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 1450              		.align	1
 1451              		.global	HAL_I2C_MspInit
 1452              		.syntax unified
 1453              		.thumb
 1454              		.thumb_func
 1456              	HAL_I2C_MspInit:
 1457              	.LVL67:
 1458              	.LFB152:
 488:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1459              		.loc 1 488 1 is_stmt 1 view -0
 1460              		.cfi_startproc
 1461              		@ args = 0, pretend = 0, frame = 160
 1462              		@ frame_needed = 0, uses_anonymous_args = 0
 488:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1463              		.loc 1 488 1 is_stmt 0 view .LVU414
 1464 0000 10B5     		push	{r4, lr}
 1465              	.LCFI28:
 1466              		.cfi_def_cfa_offset 8
 1467              		.cfi_offset 4, -8
 1468              		.cfi_offset 14, -4
 1469 0002 A8B0     		sub	sp, sp, #160
 1470              	.LCFI29:
 1471              		.cfi_def_cfa_offset 168
 1472 0004 0446     		mov	r4, r0
 489:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1473              		.loc 1 489 3 is_stmt 1 view .LVU415
 489:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1474              		.loc 1 489 20 is_stmt 0 view .LVU416
 1475 0006 0021     		movs	r1, #0
 1476 0008 2391     		str	r1, [sp, #140]
 1477 000a 2491     		str	r1, [sp, #144]
 1478 000c 2591     		str	r1, [sp, #148]
 1479 000e 2691     		str	r1, [sp, #152]
 1480 0010 2791     		str	r1, [sp, #156]
 490:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 1481              		.loc 1 490 3 is_stmt 1 view .LVU417
 490:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 1482              		.loc 1 490 28 is_stmt 0 view .LVU418
 1483 0012 8422     		movs	r2, #132
 1484 0014 02A8     		add	r0, sp, #8
 1485              	.LVL68:
 490:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 1486              		.loc 1 490 28 view .LVU419
 1487 0016 FFF7FEFF 		bl	memset
 1488              	.LVL69:
 491:Core/Src/stm32f7xx_hal_msp.c ****   {
 1489              		.loc 1 491 3 is_stmt 1 view .LVU420
 491:Core/Src/stm32f7xx_hal_msp.c ****   {
 1490              		.loc 1 491 10 is_stmt 0 view .LVU421
ARM GAS  /tmp/ccQW9lcd.s 			page 63


 1491 001a 2268     		ldr	r2, [r4]
 491:Core/Src/stm32f7xx_hal_msp.c ****   {
 1492              		.loc 1 491 5 view .LVU422
 1493 001c 184B     		ldr	r3, .L89
 1494 001e 9A42     		cmp	r2, r3
 1495 0020 01D0     		beq	.L87
 1496              	.LVL70:
 1497              	.L83:
 525:Core/Src/stm32f7xx_hal_msp.c **** 
 1498              		.loc 1 525 1 view .LVU423
 1499 0022 28B0     		add	sp, sp, #160
 1500              	.LCFI30:
 1501              		.cfi_remember_state
 1502              		.cfi_def_cfa_offset 8
 1503              		@ sp needed
 1504 0024 10BD     		pop	{r4, pc}
 1505              	.LVL71:
 1506              	.L87:
 1507              	.LCFI31:
 1508              		.cfi_restore_state
 499:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 1509              		.loc 1 499 5 is_stmt 1 view .LVU424
 499:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 1510              		.loc 1 499 46 is_stmt 0 view .LVU425
 1511 0026 4FF48033 		mov	r3, #65536
 1512 002a 0293     		str	r3, [sp, #8]
 500:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1513              		.loc 1 500 5 is_stmt 1 view .LVU426
 501:Core/Src/stm32f7xx_hal_msp.c ****     {
 1514              		.loc 1 501 5 view .LVU427
 501:Core/Src/stm32f7xx_hal_msp.c ****     {
 1515              		.loc 1 501 9 is_stmt 0 view .LVU428
 1516 002c 02A8     		add	r0, sp, #8
 1517 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1518              	.LVL72:
 501:Core/Src/stm32f7xx_hal_msp.c ****     {
 1519              		.loc 1 501 8 view .LVU429
 1520 0032 10BB     		cbnz	r0, .L88
 1521              	.L85:
 506:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1522              		.loc 1 506 5 is_stmt 1 view .LVU430
 1523              	.LBB22:
 506:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1524              		.loc 1 506 5 view .LVU431
 506:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1525              		.loc 1 506 5 view .LVU432
 1526 0034 134C     		ldr	r4, .L89+4
 1527              	.LVL73:
 506:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1528              		.loc 1 506 5 is_stmt 0 view .LVU433
 1529 0036 236B     		ldr	r3, [r4, #48]
 1530 0038 43F08003 		orr	r3, r3, #128
 1531 003c 2363     		str	r3, [r4, #48]
 506:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1532              		.loc 1 506 5 is_stmt 1 view .LVU434
 1533 003e 236B     		ldr	r3, [r4, #48]
 1534 0040 03F08003 		and	r3, r3, #128
ARM GAS  /tmp/ccQW9lcd.s 			page 64


 1535 0044 0093     		str	r3, [sp]
 506:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1536              		.loc 1 506 5 view .LVU435
 1537 0046 009B     		ldr	r3, [sp]
 1538              	.LBE22:
 506:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1539              		.loc 1 506 5 view .LVU436
 511:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 1540              		.loc 1 511 5 view .LVU437
 511:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 1541              		.loc 1 511 25 is_stmt 0 view .LVU438
 1542 0048 4FF4C073 		mov	r3, #384
 1543 004c 2393     		str	r3, [sp, #140]
 512:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 1544              		.loc 1 512 5 is_stmt 1 view .LVU439
 512:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 1545              		.loc 1 512 26 is_stmt 0 view .LVU440
 1546 004e 1223     		movs	r3, #18
 1547 0050 2493     		str	r3, [sp, #144]
 513:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1548              		.loc 1 513 5 is_stmt 1 view .LVU441
 513:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1549              		.loc 1 513 26 is_stmt 0 view .LVU442
 1550 0052 0123     		movs	r3, #1
 1551 0054 2593     		str	r3, [sp, #148]
 514:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 1552              		.loc 1 514 5 is_stmt 1 view .LVU443
 514:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 1553              		.loc 1 514 27 is_stmt 0 view .LVU444
 1554 0056 0323     		movs	r3, #3
 1555 0058 2693     		str	r3, [sp, #152]
 515:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 1556              		.loc 1 515 5 is_stmt 1 view .LVU445
 515:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 1557              		.loc 1 515 31 is_stmt 0 view .LVU446
 1558 005a 0423     		movs	r3, #4
 1559 005c 2793     		str	r3, [sp, #156]
 516:Core/Src/stm32f7xx_hal_msp.c **** 
 1560              		.loc 1 516 5 is_stmt 1 view .LVU447
 1561 005e 23A9     		add	r1, sp, #140
 1562 0060 0948     		ldr	r0, .L89+8
 1563 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 1564              	.LVL74:
 519:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1565              		.loc 1 519 5 view .LVU448
 1566              	.LBB23:
 519:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1567              		.loc 1 519 5 view .LVU449
 519:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1568              		.loc 1 519 5 view .LVU450
 1569 0066 236C     		ldr	r3, [r4, #64]
 1570 0068 43F40003 		orr	r3, r3, #8388608
 1571 006c 2364     		str	r3, [r4, #64]
 519:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1572              		.loc 1 519 5 view .LVU451
 1573 006e 236C     		ldr	r3, [r4, #64]
 1574 0070 03F40003 		and	r3, r3, #8388608
ARM GAS  /tmp/ccQW9lcd.s 			page 65


 1575 0074 0193     		str	r3, [sp, #4]
 519:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1576              		.loc 1 519 5 view .LVU452
 1577 0076 019B     		ldr	r3, [sp, #4]
 1578              	.LBE23:
 519:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1579              		.loc 1 519 5 view .LVU453
 525:Core/Src/stm32f7xx_hal_msp.c **** 
 1580              		.loc 1 525 1 is_stmt 0 view .LVU454
 1581 0078 D3E7     		b	.L83
 1582              	.LVL75:
 1583              	.L88:
 503:Core/Src/stm32f7xx_hal_msp.c ****     }
 1584              		.loc 1 503 7 is_stmt 1 view .LVU455
 1585 007a FFF7FEFF 		bl	Error_Handler
 1586              	.LVL76:
 1587 007e D9E7     		b	.L85
 1588              	.L90:
 1589              		.align	2
 1590              	.L89:
 1591 0080 005C0040 		.word	1073765376
 1592 0084 00380240 		.word	1073887232
 1593 0088 001C0240 		.word	1073880064
 1594              		.cfi_endproc
 1595              	.LFE152:
 1597              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 1598              		.align	1
 1599              		.global	HAL_I2C_MspDeInit
 1600              		.syntax unified
 1601              		.thumb
 1602              		.thumb_func
 1604              	HAL_I2C_MspDeInit:
 1605              	.LVL77:
 1606              	.LFB153:
 534:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 1607              		.loc 1 534 1 view -0
 1608              		.cfi_startproc
 1609              		@ args = 0, pretend = 0, frame = 0
 1610              		@ frame_needed = 0, uses_anonymous_args = 0
 535:Core/Src/stm32f7xx_hal_msp.c ****   {
 1611              		.loc 1 535 3 view .LVU457
 535:Core/Src/stm32f7xx_hal_msp.c ****   {
 1612              		.loc 1 535 10 is_stmt 0 view .LVU458
 1613 0000 0268     		ldr	r2, [r0]
 535:Core/Src/stm32f7xx_hal_msp.c ****   {
 1614              		.loc 1 535 5 view .LVU459
 1615 0002 0A4B     		ldr	r3, .L98
 1616 0004 9A42     		cmp	r2, r3
 1617 0006 00D0     		beq	.L97
 1618 0008 7047     		bx	lr
 1619              	.L97:
 534:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 1620              		.loc 1 534 1 view .LVU460
 1621 000a 10B5     		push	{r4, lr}
 1622              	.LCFI32:
 1623              		.cfi_def_cfa_offset 8
 1624              		.cfi_offset 4, -8
ARM GAS  /tmp/ccQW9lcd.s 			page 66


 1625              		.cfi_offset 14, -4
 541:Core/Src/stm32f7xx_hal_msp.c **** 
 1626              		.loc 1 541 5 is_stmt 1 view .LVU461
 1627 000c 084A     		ldr	r2, .L98+4
 1628 000e 136C     		ldr	r3, [r2, #64]
 1629 0010 23F40003 		bic	r3, r3, #8388608
 1630 0014 1364     		str	r3, [r2, #64]
 547:Core/Src/stm32f7xx_hal_msp.c **** 
 1631              		.loc 1 547 5 view .LVU462
 1632 0016 074C     		ldr	r4, .L98+8
 1633 0018 8021     		movs	r1, #128
 1634 001a 2046     		mov	r0, r4
 1635              	.LVL78:
 547:Core/Src/stm32f7xx_hal_msp.c **** 
 1636              		.loc 1 547 5 is_stmt 0 view .LVU463
 1637 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1638              	.LVL79:
 549:Core/Src/stm32f7xx_hal_msp.c **** 
 1639              		.loc 1 549 5 is_stmt 1 view .LVU464
 1640 0020 4FF48071 		mov	r1, #256
 1641 0024 2046     		mov	r0, r4
 1642 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1643              	.LVL80:
 556:Core/Src/stm32f7xx_hal_msp.c **** 
 1644              		.loc 1 556 1 is_stmt 0 view .LVU465
 1645 002a 10BD     		pop	{r4, pc}
 1646              	.L99:
 1647              		.align	2
 1648              	.L98:
 1649 002c 005C0040 		.word	1073765376
 1650 0030 00380240 		.word	1073887232
 1651 0034 001C0240 		.word	1073880064
 1652              		.cfi_endproc
 1653              	.LFE153:
 1655              		.section	.text.HAL_LTDC_MspInit,"ax",%progbits
 1656              		.align	1
 1657              		.global	HAL_LTDC_MspInit
 1658              		.syntax unified
 1659              		.thumb
 1660              		.thumb_func
 1662              	HAL_LTDC_MspInit:
 1663              	.LVL81:
 1664              	.LFB154:
 565:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1665              		.loc 1 565 1 is_stmt 1 view -0
 1666              		.cfi_startproc
 1667              		@ args = 0, pretend = 0, frame = 48
 1668              		@ frame_needed = 0, uses_anonymous_args = 0
 565:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1669              		.loc 1 565 1 is_stmt 0 view .LVU467
 1670 0000 70B5     		push	{r4, r5, r6, lr}
 1671              	.LCFI33:
 1672              		.cfi_def_cfa_offset 16
 1673              		.cfi_offset 4, -16
 1674              		.cfi_offset 5, -12
 1675              		.cfi_offset 6, -8
 1676              		.cfi_offset 14, -4
ARM GAS  /tmp/ccQW9lcd.s 			page 67


 1677 0002 8CB0     		sub	sp, sp, #48
 1678              	.LCFI34:
 1679              		.cfi_def_cfa_offset 64
 566:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 1680              		.loc 1 566 3 is_stmt 1 view .LVU468
 566:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 1681              		.loc 1 566 20 is_stmt 0 view .LVU469
 1682 0004 0023     		movs	r3, #0
 1683 0006 0793     		str	r3, [sp, #28]
 1684 0008 0893     		str	r3, [sp, #32]
 1685 000a 0993     		str	r3, [sp, #36]
 1686 000c 0A93     		str	r3, [sp, #40]
 1687 000e 0B93     		str	r3, [sp, #44]
 567:Core/Src/stm32f7xx_hal_msp.c ****   {
 1688              		.loc 1 567 3 is_stmt 1 view .LVU470
 567:Core/Src/stm32f7xx_hal_msp.c ****   {
 1689              		.loc 1 567 11 is_stmt 0 view .LVU471
 1690 0010 0268     		ldr	r2, [r0]
 567:Core/Src/stm32f7xx_hal_msp.c ****   {
 1691              		.loc 1 567 5 view .LVU472
 1692 0012 3E4B     		ldr	r3, .L104
 1693 0014 9A42     		cmp	r2, r3
 1694 0016 01D0     		beq	.L103
 1695              	.LVL82:
 1696              	.L100:
 657:Core/Src/stm32f7xx_hal_msp.c **** 
 1697              		.loc 1 657 1 view .LVU473
 1698 0018 0CB0     		add	sp, sp, #48
 1699              	.LCFI35:
 1700              		.cfi_remember_state
 1701              		.cfi_def_cfa_offset 16
 1702              		@ sp needed
 1703 001a 70BD     		pop	{r4, r5, r6, pc}
 1704              	.LVL83:
 1705              	.L103:
 1706              	.LCFI36:
 1707              		.cfi_restore_state
 573:Core/Src/stm32f7xx_hal_msp.c **** 
 1708              		.loc 1 573 5 is_stmt 1 view .LVU474
 1709              	.LBB24:
 573:Core/Src/stm32f7xx_hal_msp.c **** 
 1710              		.loc 1 573 5 view .LVU475
 573:Core/Src/stm32f7xx_hal_msp.c **** 
 1711              		.loc 1 573 5 view .LVU476
 1712 001c 03F55043 		add	r3, r3, #53248
 1713 0020 5A6C     		ldr	r2, [r3, #68]
 1714 0022 42F08062 		orr	r2, r2, #67108864
 1715 0026 5A64     		str	r2, [r3, #68]
 573:Core/Src/stm32f7xx_hal_msp.c **** 
 1716              		.loc 1 573 5 view .LVU477
 1717 0028 5A6C     		ldr	r2, [r3, #68]
 1718 002a 02F08062 		and	r2, r2, #67108864
 1719 002e 0192     		str	r2, [sp, #4]
 573:Core/Src/stm32f7xx_hal_msp.c **** 
 1720              		.loc 1 573 5 view .LVU478
 1721 0030 019A     		ldr	r2, [sp, #4]
 1722              	.LBE24:
ARM GAS  /tmp/ccQW9lcd.s 			page 68


 573:Core/Src/stm32f7xx_hal_msp.c **** 
 1723              		.loc 1 573 5 view .LVU479
 575:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1724              		.loc 1 575 5 view .LVU480
 1725              	.LBB25:
 575:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1726              		.loc 1 575 5 view .LVU481
 575:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1727              		.loc 1 575 5 view .LVU482
 1728 0032 1A6B     		ldr	r2, [r3, #48]
 1729 0034 42F01002 		orr	r2, r2, #16
 1730 0038 1A63     		str	r2, [r3, #48]
 575:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1731              		.loc 1 575 5 view .LVU483
 1732 003a 1A6B     		ldr	r2, [r3, #48]
 1733 003c 02F01002 		and	r2, r2, #16
 1734 0040 0292     		str	r2, [sp, #8]
 575:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1735              		.loc 1 575 5 view .LVU484
 1736 0042 029A     		ldr	r2, [sp, #8]
 1737              	.LBE25:
 575:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1738              		.loc 1 575 5 view .LVU485
 576:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1739              		.loc 1 576 5 view .LVU486
 1740              	.LBB26:
 576:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1741              		.loc 1 576 5 view .LVU487
 576:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1742              		.loc 1 576 5 view .LVU488
 1743 0044 1A6B     		ldr	r2, [r3, #48]
 1744 0046 42F40072 		orr	r2, r2, #512
 1745 004a 1A63     		str	r2, [r3, #48]
 576:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1746              		.loc 1 576 5 view .LVU489
 1747 004c 1A6B     		ldr	r2, [r3, #48]
 1748 004e 02F40072 		and	r2, r2, #512
 1749 0052 0392     		str	r2, [sp, #12]
 576:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1750              		.loc 1 576 5 view .LVU490
 1751 0054 039A     		ldr	r2, [sp, #12]
 1752              	.LBE26:
 576:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1753              		.loc 1 576 5 view .LVU491
 577:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1754              		.loc 1 577 5 view .LVU492
 1755              	.LBB27:
 577:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1756              		.loc 1 577 5 view .LVU493
 577:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1757              		.loc 1 577 5 view .LVU494
 1758 0056 1A6B     		ldr	r2, [r3, #48]
 1759 0058 42F48062 		orr	r2, r2, #1024
 1760 005c 1A63     		str	r2, [r3, #48]
 577:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1761              		.loc 1 577 5 view .LVU495
 1762 005e 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccQW9lcd.s 			page 69


 1763 0060 02F48062 		and	r2, r2, #1024
 1764 0064 0492     		str	r2, [sp, #16]
 577:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1765              		.loc 1 577 5 view .LVU496
 1766 0066 049A     		ldr	r2, [sp, #16]
 1767              	.LBE27:
 577:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1768              		.loc 1 577 5 view .LVU497
 578:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1769              		.loc 1 578 5 view .LVU498
 1770              	.LBB28:
 578:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1771              		.loc 1 578 5 view .LVU499
 578:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1772              		.loc 1 578 5 view .LVU500
 1773 0068 1A6B     		ldr	r2, [r3, #48]
 1774 006a 42F04002 		orr	r2, r2, #64
 1775 006e 1A63     		str	r2, [r3, #48]
 578:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1776              		.loc 1 578 5 view .LVU501
 1777 0070 1A6B     		ldr	r2, [r3, #48]
 1778 0072 02F04002 		and	r2, r2, #64
 1779 0076 0592     		str	r2, [sp, #20]
 578:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1780              		.loc 1 578 5 view .LVU502
 1781 0078 059A     		ldr	r2, [sp, #20]
 1782              	.LBE28:
 578:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1783              		.loc 1 578 5 view .LVU503
 579:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1784              		.loc 1 579 5 view .LVU504
 1785              	.LBB29:
 579:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1786              		.loc 1 579 5 view .LVU505
 579:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1787              		.loc 1 579 5 view .LVU506
 1788 007a 1A6B     		ldr	r2, [r3, #48]
 1789 007c 42F48072 		orr	r2, r2, #256
 1790 0080 1A63     		str	r2, [r3, #48]
 579:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1791              		.loc 1 579 5 view .LVU507
 1792 0082 1B6B     		ldr	r3, [r3, #48]
 1793 0084 03F48073 		and	r3, r3, #256
 1794 0088 0693     		str	r3, [sp, #24]
 579:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1795              		.loc 1 579 5 view .LVU508
 1796 008a 069B     		ldr	r3, [sp, #24]
 1797              	.LBE29:
 579:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1798              		.loc 1 579 5 view .LVU509
 610:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1799              		.loc 1 610 5 view .LVU510
 610:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1800              		.loc 1 610 25 is_stmt 0 view .LVU511
 1801 008c 1023     		movs	r3, #16
 1802 008e 0793     		str	r3, [sp, #28]
 611:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccQW9lcd.s 			page 70


 1803              		.loc 1 611 5 is_stmt 1 view .LVU512
 611:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1804              		.loc 1 611 26 is_stmt 0 view .LVU513
 1805 0090 0225     		movs	r5, #2
 1806 0092 0895     		str	r5, [sp, #32]
 612:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1807              		.loc 1 612 5 is_stmt 1 view .LVU514
 613:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1808              		.loc 1 613 5 view .LVU515
 614:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 1809              		.loc 1 614 5 view .LVU516
 614:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 1810              		.loc 1 614 31 is_stmt 0 view .LVU517
 1811 0094 0E26     		movs	r6, #14
 1812 0096 0B96     		str	r6, [sp, #44]
 615:Core/Src/stm32f7xx_hal_msp.c **** 
 1813              		.loc 1 615 5 is_stmt 1 view .LVU518
 1814 0098 07A9     		add	r1, sp, #28
 1815 009a 1D48     		ldr	r0, .L104+4
 1816              	.LVL84:
 615:Core/Src/stm32f7xx_hal_msp.c **** 
 1817              		.loc 1 615 5 is_stmt 0 view .LVU519
 1818 009c FFF7FEFF 		bl	HAL_GPIO_Init
 1819              	.LVL85:
 617:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 1820              		.loc 1 617 5 is_stmt 1 view .LVU520
 617:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 1821              		.loc 1 617 25 is_stmt 0 view .LVU521
 1822 00a0 4EF6FF73 		movw	r3, #61439
 1823 00a4 0793     		str	r3, [sp, #28]
 621:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1824              		.loc 1 621 5 is_stmt 1 view .LVU522
 621:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1825              		.loc 1 621 26 is_stmt 0 view .LVU523
 1826 00a6 0895     		str	r5, [sp, #32]
 622:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1827              		.loc 1 622 5 is_stmt 1 view .LVU524
 622:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1828              		.loc 1 622 26 is_stmt 0 view .LVU525
 1829 00a8 0024     		movs	r4, #0
 1830 00aa 0994     		str	r4, [sp, #36]
 623:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1831              		.loc 1 623 5 is_stmt 1 view .LVU526
 623:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1832              		.loc 1 623 27 is_stmt 0 view .LVU527
 1833 00ac 0A94     		str	r4, [sp, #40]
 624:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 1834              		.loc 1 624 5 is_stmt 1 view .LVU528
 624:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 1835              		.loc 1 624 31 is_stmt 0 view .LVU529
 1836 00ae 0B96     		str	r6, [sp, #44]
 625:Core/Src/stm32f7xx_hal_msp.c **** 
 1837              		.loc 1 625 5 is_stmt 1 view .LVU530
 1838 00b0 07A9     		add	r1, sp, #28
 1839 00b2 1848     		ldr	r0, .L104+8
 1840 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 1841              	.LVL86:
ARM GAS  /tmp/ccQW9lcd.s 			page 71


 627:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
 1842              		.loc 1 627 5 view .LVU531
 627:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
 1843              		.loc 1 627 25 is_stmt 0 view .LVU532
 1844 00b8 F723     		movs	r3, #247
 1845 00ba 0793     		str	r3, [sp, #28]
 629:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1846              		.loc 1 629 5 is_stmt 1 view .LVU533
 629:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1847              		.loc 1 629 26 is_stmt 0 view .LVU534
 1848 00bc 0895     		str	r5, [sp, #32]
 630:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1849              		.loc 1 630 5 is_stmt 1 view .LVU535
 630:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1850              		.loc 1 630 26 is_stmt 0 view .LVU536
 1851 00be 0994     		str	r4, [sp, #36]
 631:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1852              		.loc 1 631 5 is_stmt 1 view .LVU537
 631:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1853              		.loc 1 631 27 is_stmt 0 view .LVU538
 1854 00c0 0A94     		str	r4, [sp, #40]
 632:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 1855              		.loc 1 632 5 is_stmt 1 view .LVU539
 632:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 1856              		.loc 1 632 31 is_stmt 0 view .LVU540
 1857 00c2 0B96     		str	r6, [sp, #44]
 633:Core/Src/stm32f7xx_hal_msp.c **** 
 1858              		.loc 1 633 5 is_stmt 1 view .LVU541
 1859 00c4 07A9     		add	r1, sp, #28
 1860 00c6 1448     		ldr	r0, .L104+12
 1861 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 1862              	.LVL87:
 635:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1863              		.loc 1 635 5 view .LVU542
 635:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1864              		.loc 1 635 25 is_stmt 0 view .LVU543
 1865 00cc 4FF48053 		mov	r3, #4096
 1866 00d0 0793     		str	r3, [sp, #28]
 636:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1867              		.loc 1 636 5 is_stmt 1 view .LVU544
 636:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1868              		.loc 1 636 26 is_stmt 0 view .LVU545
 1869 00d2 0895     		str	r5, [sp, #32]
 637:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1870              		.loc 1 637 5 is_stmt 1 view .LVU546
 637:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1871              		.loc 1 637 26 is_stmt 0 view .LVU547
 1872 00d4 0994     		str	r4, [sp, #36]
 638:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 1873              		.loc 1 638 5 is_stmt 1 view .LVU548
 638:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 1874              		.loc 1 638 27 is_stmt 0 view .LVU549
 1875 00d6 0A94     		str	r4, [sp, #40]
 639:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 1876              		.loc 1 639 5 is_stmt 1 view .LVU550
 639:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 1877              		.loc 1 639 31 is_stmt 0 view .LVU551
ARM GAS  /tmp/ccQW9lcd.s 			page 72


 1878 00d8 0923     		movs	r3, #9
 1879 00da 0B93     		str	r3, [sp, #44]
 640:Core/Src/stm32f7xx_hal_msp.c **** 
 1880              		.loc 1 640 5 is_stmt 1 view .LVU552
 1881 00dc 07A9     		add	r1, sp, #28
 1882 00de 0F48     		ldr	r0, .L104+16
 1883 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 1884              	.LVL88:
 642:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1885              		.loc 1 642 5 view .LVU553
 642:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1886              		.loc 1 642 25 is_stmt 0 view .LVU554
 1887 00e4 4FF44643 		mov	r3, #50688
 1888 00e8 0793     		str	r3, [sp, #28]
 643:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1889              		.loc 1 643 5 is_stmt 1 view .LVU555
 643:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1890              		.loc 1 643 26 is_stmt 0 view .LVU556
 1891 00ea 0895     		str	r5, [sp, #32]
 644:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1892              		.loc 1 644 5 is_stmt 1 view .LVU557
 644:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1893              		.loc 1 644 26 is_stmt 0 view .LVU558
 1894 00ec 0994     		str	r4, [sp, #36]
 645:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1895              		.loc 1 645 5 is_stmt 1 view .LVU559
 645:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1896              		.loc 1 645 27 is_stmt 0 view .LVU560
 1897 00ee 0A94     		str	r4, [sp, #40]
 646:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 1898              		.loc 1 646 5 is_stmt 1 view .LVU561
 646:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 1899              		.loc 1 646 31 is_stmt 0 view .LVU562
 1900 00f0 0B96     		str	r6, [sp, #44]
 647:Core/Src/stm32f7xx_hal_msp.c **** 
 1901              		.loc 1 647 5 is_stmt 1 view .LVU563
 1902 00f2 07A9     		add	r1, sp, #28
 1903 00f4 0A48     		ldr	r0, .L104+20
 1904 00f6 FFF7FEFF 		bl	HAL_GPIO_Init
 1905              	.LVL89:
 650:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LTDC_IRQn);
 1906              		.loc 1 650 5 view .LVU564
 1907 00fa 2246     		mov	r2, r4
 1908 00fc 2146     		mov	r1, r4
 1909 00fe 5820     		movs	r0, #88
 1910 0100 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1911              	.LVL90:
 651:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 1 */
 1912              		.loc 1 651 5 view .LVU565
 1913 0104 5820     		movs	r0, #88
 1914 0106 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1915              	.LVL91:
 657:Core/Src/stm32f7xx_hal_msp.c **** 
 1916              		.loc 1 657 1 is_stmt 0 view .LVU566
 1917 010a 85E7     		b	.L100
 1918              	.L105:
 1919              		.align	2
ARM GAS  /tmp/ccQW9lcd.s 			page 73


 1920              	.L104:
 1921 010c 00680140 		.word	1073833984
 1922 0110 00100240 		.word	1073876992
 1923 0114 00240240 		.word	1073882112
 1924 0118 00280240 		.word	1073883136
 1925 011c 00180240 		.word	1073879040
 1926 0120 00200240 		.word	1073881088
 1927              		.cfi_endproc
 1928              	.LFE154:
 1930              		.section	.text.HAL_LTDC_MspDeInit,"ax",%progbits
 1931              		.align	1
 1932              		.global	HAL_LTDC_MspDeInit
 1933              		.syntax unified
 1934              		.thumb
 1935              		.thumb_func
 1937              	HAL_LTDC_MspDeInit:
 1938              	.LVL92:
 1939              	.LFB155:
 666:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 1940              		.loc 1 666 1 is_stmt 1 view -0
 1941              		.cfi_startproc
 1942              		@ args = 0, pretend = 0, frame = 0
 1943              		@ frame_needed = 0, uses_anonymous_args = 0
 666:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 1944              		.loc 1 666 1 is_stmt 0 view .LVU568
 1945 0000 08B5     		push	{r3, lr}
 1946              	.LCFI37:
 1947              		.cfi_def_cfa_offset 8
 1948              		.cfi_offset 3, -8
 1949              		.cfi_offset 14, -4
 667:Core/Src/stm32f7xx_hal_msp.c ****   {
 1950              		.loc 1 667 3 is_stmt 1 view .LVU569
 667:Core/Src/stm32f7xx_hal_msp.c ****   {
 1951              		.loc 1 667 11 is_stmt 0 view .LVU570
 1952 0002 0268     		ldr	r2, [r0]
 667:Core/Src/stm32f7xx_hal_msp.c ****   {
 1953              		.loc 1 667 5 view .LVU571
 1954 0004 114B     		ldr	r3, .L110
 1955 0006 9A42     		cmp	r2, r3
 1956 0008 00D0     		beq	.L109
 1957              	.LVL93:
 1958              	.L106:
 726:Core/Src/stm32f7xx_hal_msp.c **** 
 1959              		.loc 1 726 1 view .LVU572
 1960 000a 08BD     		pop	{r3, pc}
 1961              	.LVL94:
 1962              	.L109:
 673:Core/Src/stm32f7xx_hal_msp.c **** 
 1963              		.loc 1 673 5 is_stmt 1 view .LVU573
 1964 000c 104A     		ldr	r2, .L110+4
 1965 000e 536C     		ldr	r3, [r2, #68]
 1966 0010 23F08063 		bic	r3, r3, #67108864
 1967 0014 5364     		str	r3, [r2, #68]
 705:Core/Src/stm32f7xx_hal_msp.c **** 
 1968              		.loc 1 705 5 view .LVU574
 1969 0016 1021     		movs	r1, #16
 1970 0018 0E48     		ldr	r0, .L110+8
ARM GAS  /tmp/ccQW9lcd.s 			page 74


 1971              	.LVL95:
 705:Core/Src/stm32f7xx_hal_msp.c **** 
 1972              		.loc 1 705 5 is_stmt 0 view .LVU575
 1973 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1974              	.LVL96:
 707:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 1975              		.loc 1 707 5 is_stmt 1 view .LVU576
 1976 001e 4EF6FF71 		movw	r1, #61439
 1977 0022 0D48     		ldr	r0, .L110+12
 1978 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1979              	.LVL97:
 712:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin);
 1980              		.loc 1 712 5 view .LVU577
 1981 0028 F721     		movs	r1, #247
 1982 002a 0C48     		ldr	r0, .L110+16
 1983 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1984              	.LVL98:
 715:Core/Src/stm32f7xx_hal_msp.c **** 
 1985              		.loc 1 715 5 view .LVU578
 1986 0030 4FF48051 		mov	r1, #4096
 1987 0034 0A48     		ldr	r0, .L110+20
 1988 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1989              	.LVL99:
 717:Core/Src/stm32f7xx_hal_msp.c **** 
 1990              		.loc 1 717 5 view .LVU579
 1991 003a 4FF44641 		mov	r1, #50688
 1992 003e 0948     		ldr	r0, .L110+24
 1993 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1994              	.LVL100:
 720:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 1 */
 1995              		.loc 1 720 5 view .LVU580
 1996 0044 5820     		movs	r0, #88
 1997 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1998              	.LVL101:
 726:Core/Src/stm32f7xx_hal_msp.c **** 
 1999              		.loc 1 726 1 is_stmt 0 view .LVU581
 2000 004a DEE7     		b	.L106
 2001              	.L111:
 2002              		.align	2
 2003              	.L110:
 2004 004c 00680140 		.word	1073833984
 2005 0050 00380240 		.word	1073887232
 2006 0054 00100240 		.word	1073876992
 2007 0058 00240240 		.word	1073882112
 2008 005c 00280240 		.word	1073883136
 2009 0060 00180240 		.word	1073879040
 2010 0064 00200240 		.word	1073881088
 2011              		.cfi_endproc
 2012              	.LFE155:
 2014              		.section	.text.HAL_QSPI_MspInit,"ax",%progbits
 2015              		.align	1
 2016              		.global	HAL_QSPI_MspInit
 2017              		.syntax unified
 2018              		.thumb
 2019              		.thumb_func
 2021              	HAL_QSPI_MspInit:
 2022              	.LVL102:
ARM GAS  /tmp/ccQW9lcd.s 			page 75


 2023              	.LFB156:
 735:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2024              		.loc 1 735 1 is_stmt 1 view -0
 2025              		.cfi_startproc
 2026              		@ args = 0, pretend = 0, frame = 40
 2027              		@ frame_needed = 0, uses_anonymous_args = 0
 735:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2028              		.loc 1 735 1 is_stmt 0 view .LVU583
 2029 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 2030              	.LCFI38:
 2031              		.cfi_def_cfa_offset 28
 2032              		.cfi_offset 4, -28
 2033              		.cfi_offset 5, -24
 2034              		.cfi_offset 6, -20
 2035              		.cfi_offset 7, -16
 2036              		.cfi_offset 8, -12
 2037              		.cfi_offset 9, -8
 2038              		.cfi_offset 14, -4
 2039 0004 8BB0     		sub	sp, sp, #44
 2040              	.LCFI39:
 2041              		.cfi_def_cfa_offset 72
 736:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 2042              		.loc 1 736 3 is_stmt 1 view .LVU584
 736:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 2043              		.loc 1 736 20 is_stmt 0 view .LVU585
 2044 0006 0023     		movs	r3, #0
 2045 0008 0593     		str	r3, [sp, #20]
 2046 000a 0693     		str	r3, [sp, #24]
 2047 000c 0793     		str	r3, [sp, #28]
 2048 000e 0893     		str	r3, [sp, #32]
 2049 0010 0993     		str	r3, [sp, #36]
 737:Core/Src/stm32f7xx_hal_msp.c ****   {
 2050              		.loc 1 737 3 is_stmt 1 view .LVU586
 737:Core/Src/stm32f7xx_hal_msp.c ****   {
 2051              		.loc 1 737 11 is_stmt 0 view .LVU587
 2052 0012 0268     		ldr	r2, [r0]
 737:Core/Src/stm32f7xx_hal_msp.c ****   {
 2053              		.loc 1 737 5 view .LVU588
 2054 0014 2E4B     		ldr	r3, .L116
 2055 0016 9A42     		cmp	r2, r3
 2056 0018 02D0     		beq	.L115
 2057              	.LVL103:
 2058              	.L112:
 789:Core/Src/stm32f7xx_hal_msp.c **** 
 2059              		.loc 1 789 1 view .LVU589
 2060 001a 0BB0     		add	sp, sp, #44
 2061              	.LCFI40:
 2062              		.cfi_remember_state
 2063              		.cfi_def_cfa_offset 28
 2064              		@ sp needed
 2065 001c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 2066              	.LVL104:
 2067              	.L115:
 2068              	.LCFI41:
 2069              		.cfi_restore_state
 743:Core/Src/stm32f7xx_hal_msp.c **** 
 2070              		.loc 1 743 5 is_stmt 1 view .LVU590
ARM GAS  /tmp/ccQW9lcd.s 			page 76


 2071              	.LBB30:
 743:Core/Src/stm32f7xx_hal_msp.c **** 
 2072              		.loc 1 743 5 view .LVU591
 743:Core/Src/stm32f7xx_hal_msp.c **** 
 2073              		.loc 1 743 5 view .LVU592
 2074 0020 2C4B     		ldr	r3, .L116+4
 2075 0022 9A6B     		ldr	r2, [r3, #56]
 2076 0024 42F00202 		orr	r2, r2, #2
 2077 0028 9A63     		str	r2, [r3, #56]
 743:Core/Src/stm32f7xx_hal_msp.c **** 
 2078              		.loc 1 743 5 view .LVU593
 2079 002a 9A6B     		ldr	r2, [r3, #56]
 2080 002c 02F00202 		and	r2, r2, #2
 2081 0030 0192     		str	r2, [sp, #4]
 743:Core/Src/stm32f7xx_hal_msp.c **** 
 2082              		.loc 1 743 5 view .LVU594
 2083 0032 019A     		ldr	r2, [sp, #4]
 2084              	.LBE30:
 743:Core/Src/stm32f7xx_hal_msp.c **** 
 2085              		.loc 1 743 5 view .LVU595
 745:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2086              		.loc 1 745 5 view .LVU596
 2087              	.LBB31:
 745:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2088              		.loc 1 745 5 view .LVU597
 745:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2089              		.loc 1 745 5 view .LVU598
 2090 0034 1A6B     		ldr	r2, [r3, #48]
 2091 0036 42F01002 		orr	r2, r2, #16
 2092 003a 1A63     		str	r2, [r3, #48]
 745:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2093              		.loc 1 745 5 view .LVU599
 2094 003c 1A6B     		ldr	r2, [r3, #48]
 2095 003e 02F01002 		and	r2, r2, #16
 2096 0042 0292     		str	r2, [sp, #8]
 745:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2097              		.loc 1 745 5 view .LVU600
 2098 0044 029A     		ldr	r2, [sp, #8]
 2099              	.LBE31:
 745:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 2100              		.loc 1 745 5 view .LVU601
 746:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2101              		.loc 1 746 5 view .LVU602
 2102              	.LBB32:
 746:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2103              		.loc 1 746 5 view .LVU603
 746:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2104              		.loc 1 746 5 view .LVU604
 2105 0046 1A6B     		ldr	r2, [r3, #48]
 2106 0048 42F00202 		orr	r2, r2, #2
 2107 004c 1A63     		str	r2, [r3, #48]
 746:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2108              		.loc 1 746 5 view .LVU605
 2109 004e 1A6B     		ldr	r2, [r3, #48]
 2110 0050 02F00202 		and	r2, r2, #2
 2111 0054 0392     		str	r2, [sp, #12]
 746:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
ARM GAS  /tmp/ccQW9lcd.s 			page 77


 2112              		.loc 1 746 5 view .LVU606
 2113 0056 039A     		ldr	r2, [sp, #12]
 2114              	.LBE32:
 746:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2115              		.loc 1 746 5 view .LVU607
 747:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 2116              		.loc 1 747 5 view .LVU608
 2117              	.LBB33:
 747:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 2118              		.loc 1 747 5 view .LVU609
 747:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 2119              		.loc 1 747 5 view .LVU610
 2120 0058 1A6B     		ldr	r2, [r3, #48]
 2121 005a 42F00802 		orr	r2, r2, #8
 2122 005e 1A63     		str	r2, [r3, #48]
 747:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 2123              		.loc 1 747 5 view .LVU611
 2124 0060 1B6B     		ldr	r3, [r3, #48]
 2125 0062 03F00803 		and	r3, r3, #8
 2126 0066 0493     		str	r3, [sp, #16]
 747:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 2127              		.loc 1 747 5 view .LVU612
 2128 0068 049B     		ldr	r3, [sp, #16]
 2129              	.LBE33:
 747:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 2130              		.loc 1 747 5 view .LVU613
 756:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2131              		.loc 1 756 5 view .LVU614
 756:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2132              		.loc 1 756 25 is_stmt 0 view .LVU615
 2133 006a 4FF00409 		mov	r9, #4
 2134 006e CDF81490 		str	r9, [sp, #20]
 757:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2135              		.loc 1 757 5 is_stmt 1 view .LVU616
 757:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2136              		.loc 1 757 26 is_stmt 0 view .LVU617
 2137 0072 0225     		movs	r5, #2
 2138 0074 0695     		str	r5, [sp, #24]
 758:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2139              		.loc 1 758 5 is_stmt 1 view .LVU618
 759:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 2140              		.loc 1 759 5 view .LVU619
 759:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 2141              		.loc 1 759 27 is_stmt 0 view .LVU620
 2142 0076 0324     		movs	r4, #3
 2143 0078 0894     		str	r4, [sp, #32]
 760:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 2144              		.loc 1 760 5 is_stmt 1 view .LVU621
 760:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 2145              		.loc 1 760 31 is_stmt 0 view .LVU622
 2146 007a 0926     		movs	r6, #9
 2147 007c 0996     		str	r6, [sp, #36]
 761:Core/Src/stm32f7xx_hal_msp.c **** 
 2148              		.loc 1 761 5 is_stmt 1 view .LVU623
 2149 007e 05A9     		add	r1, sp, #20
 2150 0080 1548     		ldr	r0, .L116+8
 2151              	.LVL105:
ARM GAS  /tmp/ccQW9lcd.s 			page 78


 761:Core/Src/stm32f7xx_hal_msp.c **** 
 2152              		.loc 1 761 5 is_stmt 0 view .LVU624
 2153 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 2154              	.LVL106:
 763:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2155              		.loc 1 763 5 is_stmt 1 view .LVU625
 763:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2156              		.loc 1 763 25 is_stmt 0 view .LVU626
 2157 0086 4023     		movs	r3, #64
 2158 0088 0593     		str	r3, [sp, #20]
 764:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2159              		.loc 1 764 5 is_stmt 1 view .LVU627
 764:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2160              		.loc 1 764 26 is_stmt 0 view .LVU628
 2161 008a 0695     		str	r5, [sp, #24]
 765:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2162              		.loc 1 765 5 is_stmt 1 view .LVU629
 765:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2163              		.loc 1 765 26 is_stmt 0 view .LVU630
 2164 008c 0027     		movs	r7, #0
 2165 008e 0797     		str	r7, [sp, #28]
 766:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 2166              		.loc 1 766 5 is_stmt 1 view .LVU631
 766:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 2167              		.loc 1 766 27 is_stmt 0 view .LVU632
 2168 0090 0894     		str	r4, [sp, #32]
 767:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 2169              		.loc 1 767 5 is_stmt 1 view .LVU633
 767:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 2170              		.loc 1 767 31 is_stmt 0 view .LVU634
 2171 0092 0A23     		movs	r3, #10
 2172 0094 0993     		str	r3, [sp, #36]
 768:Core/Src/stm32f7xx_hal_msp.c **** 
 2173              		.loc 1 768 5 is_stmt 1 view .LVU635
 2174 0096 DFF84880 		ldr	r8, .L116+16
 2175 009a 05A9     		add	r1, sp, #20
 2176 009c 4046     		mov	r0, r8
 2177 009e FFF7FEFF 		bl	HAL_GPIO_Init
 2178              	.LVL107:
 770:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2179              		.loc 1 770 5 view .LVU636
 770:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2180              		.loc 1 770 25 is_stmt 0 view .LVU637
 2181 00a2 CDF81490 		str	r9, [sp, #20]
 771:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2182              		.loc 1 771 5 is_stmt 1 view .LVU638
 771:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2183              		.loc 1 771 26 is_stmt 0 view .LVU639
 2184 00a6 0695     		str	r5, [sp, #24]
 772:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2185              		.loc 1 772 5 is_stmt 1 view .LVU640
 772:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2186              		.loc 1 772 26 is_stmt 0 view .LVU641
 2187 00a8 0797     		str	r7, [sp, #28]
 773:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 2188              		.loc 1 773 5 is_stmt 1 view .LVU642
 773:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
ARM GAS  /tmp/ccQW9lcd.s 			page 79


 2189              		.loc 1 773 27 is_stmt 0 view .LVU643
 2190 00aa 0894     		str	r4, [sp, #32]
 774:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2191              		.loc 1 774 5 is_stmt 1 view .LVU644
 774:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2192              		.loc 1 774 31 is_stmt 0 view .LVU645
 2193 00ac 0996     		str	r6, [sp, #36]
 775:Core/Src/stm32f7xx_hal_msp.c **** 
 2194              		.loc 1 775 5 is_stmt 1 view .LVU646
 2195 00ae 05A9     		add	r1, sp, #20
 2196 00b0 4046     		mov	r0, r8
 2197 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 2198              	.LVL108:
 777:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2199              		.loc 1 777 5 view .LVU647
 777:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2200              		.loc 1 777 25 is_stmt 0 view .LVU648
 2201 00b6 4FF46053 		mov	r3, #14336
 2202 00ba 0593     		str	r3, [sp, #20]
 778:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2203              		.loc 1 778 5 is_stmt 1 view .LVU649
 778:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2204              		.loc 1 778 26 is_stmt 0 view .LVU650
 2205 00bc 0695     		str	r5, [sp, #24]
 779:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2206              		.loc 1 779 5 is_stmt 1 view .LVU651
 779:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2207              		.loc 1 779 26 is_stmt 0 view .LVU652
 2208 00be 0797     		str	r7, [sp, #28]
 780:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 2209              		.loc 1 780 5 is_stmt 1 view .LVU653
 780:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 2210              		.loc 1 780 27 is_stmt 0 view .LVU654
 2211 00c0 0894     		str	r4, [sp, #32]
 781:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 2212              		.loc 1 781 5 is_stmt 1 view .LVU655
 781:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 2213              		.loc 1 781 31 is_stmt 0 view .LVU656
 2214 00c2 0996     		str	r6, [sp, #36]
 782:Core/Src/stm32f7xx_hal_msp.c **** 
 2215              		.loc 1 782 5 is_stmt 1 view .LVU657
 2216 00c4 05A9     		add	r1, sp, #20
 2217 00c6 0548     		ldr	r0, .L116+12
 2218 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 2219              	.LVL109:
 789:Core/Src/stm32f7xx_hal_msp.c **** 
 2220              		.loc 1 789 1 is_stmt 0 view .LVU658
 2221 00cc A5E7     		b	.L112
 2222              	.L117:
 2223 00ce 00BF     		.align	2
 2224              	.L116:
 2225 00d0 001000A0 		.word	-1610608640
 2226 00d4 00380240 		.word	1073887232
 2227 00d8 00100240 		.word	1073876992
 2228 00dc 000C0240 		.word	1073875968
 2229 00e0 00040240 		.word	1073873920
 2230              		.cfi_endproc
ARM GAS  /tmp/ccQW9lcd.s 			page 80


 2231              	.LFE156:
 2233              		.section	.text.HAL_QSPI_MspDeInit,"ax",%progbits
 2234              		.align	1
 2235              		.global	HAL_QSPI_MspDeInit
 2236              		.syntax unified
 2237              		.thumb
 2238              		.thumb_func
 2240              	HAL_QSPI_MspDeInit:
 2241              	.LVL110:
 2242              	.LFB157:
 798:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 2243              		.loc 1 798 1 is_stmt 1 view -0
 2244              		.cfi_startproc
 2245              		@ args = 0, pretend = 0, frame = 0
 2246              		@ frame_needed = 0, uses_anonymous_args = 0
 798:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 2247              		.loc 1 798 1 is_stmt 0 view .LVU660
 2248 0000 08B5     		push	{r3, lr}
 2249              	.LCFI42:
 2250              		.cfi_def_cfa_offset 8
 2251              		.cfi_offset 3, -8
 2252              		.cfi_offset 14, -4
 799:Core/Src/stm32f7xx_hal_msp.c ****   {
 2253              		.loc 1 799 3 is_stmt 1 view .LVU661
 799:Core/Src/stm32f7xx_hal_msp.c ****   {
 2254              		.loc 1 799 11 is_stmt 0 view .LVU662
 2255 0002 0268     		ldr	r2, [r0]
 799:Core/Src/stm32f7xx_hal_msp.c ****   {
 2256              		.loc 1 799 5 view .LVU663
 2257 0004 0B4B     		ldr	r3, .L122
 2258 0006 9A42     		cmp	r2, r3
 2259 0008 00D0     		beq	.L121
 2260              	.LVL111:
 2261              	.L118:
 826:Core/Src/stm32f7xx_hal_msp.c **** 
 2262              		.loc 1 826 1 view .LVU664
 2263 000a 08BD     		pop	{r3, pc}
 2264              	.LVL112:
 2265              	.L121:
 805:Core/Src/stm32f7xx_hal_msp.c **** 
 2266              		.loc 1 805 5 is_stmt 1 view .LVU665
 2267 000c 0A4A     		ldr	r2, .L122+4
 2268 000e 936B     		ldr	r3, [r2, #56]
 2269 0010 23F00203 		bic	r3, r3, #2
 2270 0014 9363     		str	r3, [r2, #56]
 815:Core/Src/stm32f7xx_hal_msp.c **** 
 2271              		.loc 1 815 5 view .LVU666
 2272 0016 0421     		movs	r1, #4
 2273 0018 0848     		ldr	r0, .L122+8
 2274              	.LVL113:
 815:Core/Src/stm32f7xx_hal_msp.c **** 
 2275              		.loc 1 815 5 is_stmt 0 view .LVU667
 2276 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 2277              	.LVL114:
 817:Core/Src/stm32f7xx_hal_msp.c **** 
 2278              		.loc 1 817 5 is_stmt 1 view .LVU668
 2279 001e 4421     		movs	r1, #68
ARM GAS  /tmp/ccQW9lcd.s 			page 81


 2280 0020 0748     		ldr	r0, .L122+12
 2281 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2282              	.LVL115:
 819:Core/Src/stm32f7xx_hal_msp.c **** 
 2283              		.loc 1 819 5 view .LVU669
 2284 0026 4FF46051 		mov	r1, #14336
 2285 002a 0648     		ldr	r0, .L122+16
 2286 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 2287              	.LVL116:
 826:Core/Src/stm32f7xx_hal_msp.c **** 
 2288              		.loc 1 826 1 is_stmt 0 view .LVU670
 2289 0030 EBE7     		b	.L118
 2290              	.L123:
 2291 0032 00BF     		.align	2
 2292              	.L122:
 2293 0034 001000A0 		.word	-1610608640
 2294 0038 00380240 		.word	1073887232
 2295 003c 00100240 		.word	1073876992
 2296 0040 00040240 		.word	1073873920
 2297 0044 000C0240 		.word	1073875968
 2298              		.cfi_endproc
 2299              	.LFE157:
 2301              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 2302              		.align	1
 2303              		.global	HAL_RTC_MspInit
 2304              		.syntax unified
 2305              		.thumb
 2306              		.thumb_func
 2308              	HAL_RTC_MspInit:
 2309              	.LVL117:
 2310              	.LFB158:
 835:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2311              		.loc 1 835 1 is_stmt 1 view -0
 2312              		.cfi_startproc
 2313              		@ args = 0, pretend = 0, frame = 136
 2314              		@ frame_needed = 0, uses_anonymous_args = 0
 835:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2315              		.loc 1 835 1 is_stmt 0 view .LVU672
 2316 0000 10B5     		push	{r4, lr}
 2317              	.LCFI43:
 2318              		.cfi_def_cfa_offset 8
 2319              		.cfi_offset 4, -8
 2320              		.cfi_offset 14, -4
 2321 0002 A2B0     		sub	sp, sp, #136
 2322              	.LCFI44:
 2323              		.cfi_def_cfa_offset 144
 2324 0004 0446     		mov	r4, r0
 836:Core/Src/stm32f7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 2325              		.loc 1 836 3 is_stmt 1 view .LVU673
 836:Core/Src/stm32f7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 2326              		.loc 1 836 28 is_stmt 0 view .LVU674
 2327 0006 8422     		movs	r2, #132
 2328 0008 0021     		movs	r1, #0
 2329 000a 01A8     		add	r0, sp, #4
 2330              	.LVL118:
 836:Core/Src/stm32f7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 2331              		.loc 1 836 28 view .LVU675
ARM GAS  /tmp/ccQW9lcd.s 			page 82


 2332 000c FFF7FEFF 		bl	memset
 2333              	.LVL119:
 837:Core/Src/stm32f7xx_hal_msp.c ****   {
 2334              		.loc 1 837 3 is_stmt 1 view .LVU676
 837:Core/Src/stm32f7xx_hal_msp.c ****   {
 2335              		.loc 1 837 10 is_stmt 0 view .LVU677
 2336 0010 2268     		ldr	r2, [r4]
 837:Core/Src/stm32f7xx_hal_msp.c ****   {
 2337              		.loc 1 837 5 view .LVU678
 2338 0012 0B4B     		ldr	r3, .L130
 2339 0014 9A42     		cmp	r2, r3
 2340 0016 01D0     		beq	.L128
 2341              	.L124:
 859:Core/Src/stm32f7xx_hal_msp.c **** 
 2342              		.loc 1 859 1 view .LVU679
 2343 0018 22B0     		add	sp, sp, #136
 2344              	.LCFI45:
 2345              		.cfi_remember_state
 2346              		.cfi_def_cfa_offset 8
 2347              		@ sp needed
 2348 001a 10BD     		pop	{r4, pc}
 2349              	.LVL120:
 2350              	.L128:
 2351              	.LCFI46:
 2352              		.cfi_restore_state
 845:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 2353              		.loc 1 845 5 is_stmt 1 view .LVU680
 845:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 2354              		.loc 1 845 46 is_stmt 0 view .LVU681
 2355 001c 2023     		movs	r3, #32
 2356 001e 0193     		str	r3, [sp, #4]
 846:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2357              		.loc 1 846 5 is_stmt 1 view .LVU682
 846:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2358              		.loc 1 846 43 is_stmt 0 view .LVU683
 2359 0020 4FF40073 		mov	r3, #512
 2360 0024 0D93     		str	r3, [sp, #52]
 847:Core/Src/stm32f7xx_hal_msp.c ****     {
 2361              		.loc 1 847 5 is_stmt 1 view .LVU684
 847:Core/Src/stm32f7xx_hal_msp.c ****     {
 2362              		.loc 1 847 9 is_stmt 0 view .LVU685
 2363 0026 01A8     		add	r0, sp, #4
 2364 0028 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2365              	.LVL121:
 847:Core/Src/stm32f7xx_hal_msp.c ****     {
 2366              		.loc 1 847 8 view .LVU686
 2367 002c 28B9     		cbnz	r0, .L129
 2368              	.L126:
 853:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 2369              		.loc 1 853 5 is_stmt 1 view .LVU687
 2370 002e 054A     		ldr	r2, .L130+4
 2371 0030 136F     		ldr	r3, [r2, #112]
 2372 0032 43F40043 		orr	r3, r3, #32768
 2373 0036 1367     		str	r3, [r2, #112]
 859:Core/Src/stm32f7xx_hal_msp.c **** 
 2374              		.loc 1 859 1 is_stmt 0 view .LVU688
 2375 0038 EEE7     		b	.L124
ARM GAS  /tmp/ccQW9lcd.s 			page 83


 2376              	.L129:
 849:Core/Src/stm32f7xx_hal_msp.c ****     }
 2377              		.loc 1 849 7 is_stmt 1 view .LVU689
 2378 003a FFF7FEFF 		bl	Error_Handler
 2379              	.LVL122:
 2380 003e F6E7     		b	.L126
 2381              	.L131:
 2382              		.align	2
 2383              	.L130:
 2384 0040 00280040 		.word	1073752064
 2385 0044 00380240 		.word	1073887232
 2386              		.cfi_endproc
 2387              	.LFE158:
 2389              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 2390              		.align	1
 2391              		.global	HAL_RTC_MspDeInit
 2392              		.syntax unified
 2393              		.thumb
 2394              		.thumb_func
 2396              	HAL_RTC_MspDeInit:
 2397              	.LVL123:
 2398              	.LFB159:
 868:Core/Src/stm32f7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 2399              		.loc 1 868 1 view -0
 2400              		.cfi_startproc
 2401              		@ args = 0, pretend = 0, frame = 0
 2402              		@ frame_needed = 0, uses_anonymous_args = 0
 2403              		@ link register save eliminated.
 869:Core/Src/stm32f7xx_hal_msp.c ****   {
 2404              		.loc 1 869 3 view .LVU691
 869:Core/Src/stm32f7xx_hal_msp.c ****   {
 2405              		.loc 1 869 10 is_stmt 0 view .LVU692
 2406 0000 0268     		ldr	r2, [r0]
 869:Core/Src/stm32f7xx_hal_msp.c ****   {
 2407              		.loc 1 869 5 view .LVU693
 2408 0002 054B     		ldr	r3, .L135
 2409 0004 9A42     		cmp	r2, r3
 2410 0006 00D0     		beq	.L134
 2411              	.L132:
 881:Core/Src/stm32f7xx_hal_msp.c **** 
 2412              		.loc 1 881 1 view .LVU694
 2413 0008 7047     		bx	lr
 2414              	.L134:
 875:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 2415              		.loc 1 875 5 is_stmt 1 view .LVU695
 2416 000a 044A     		ldr	r2, .L135+4
 2417 000c 136F     		ldr	r3, [r2, #112]
 2418 000e 23F40043 		bic	r3, r3, #32768
 2419 0012 1367     		str	r3, [r2, #112]
 881:Core/Src/stm32f7xx_hal_msp.c **** 
 2420              		.loc 1 881 1 is_stmt 0 view .LVU696
 2421 0014 F8E7     		b	.L132
 2422              	.L136:
 2423 0016 00BF     		.align	2
 2424              	.L135:
 2425 0018 00280040 		.word	1073752064
 2426 001c 00380240 		.word	1073887232
ARM GAS  /tmp/ccQW9lcd.s 			page 84


 2427              		.cfi_endproc
 2428              	.LFE159:
 2430              		.section	.text.HAL_SD_MspInit,"ax",%progbits
 2431              		.align	1
 2432              		.global	HAL_SD_MspInit
 2433              		.syntax unified
 2434              		.thumb
 2435              		.thumb_func
 2437              	HAL_SD_MspInit:
 2438              	.LVL124:
 2439              	.LFB160:
 890:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2440              		.loc 1 890 1 is_stmt 1 view -0
 2441              		.cfi_startproc
 2442              		@ args = 0, pretend = 0, frame = 32
 2443              		@ frame_needed = 0, uses_anonymous_args = 0
 890:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2444              		.loc 1 890 1 is_stmt 0 view .LVU698
 2445 0000 70B5     		push	{r4, r5, r6, lr}
 2446              	.LCFI47:
 2447              		.cfi_def_cfa_offset 16
 2448              		.cfi_offset 4, -16
 2449              		.cfi_offset 5, -12
 2450              		.cfi_offset 6, -8
 2451              		.cfi_offset 14, -4
 2452 0002 88B0     		sub	sp, sp, #32
 2453              	.LCFI48:
 2454              		.cfi_def_cfa_offset 48
 891:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 2455              		.loc 1 891 3 is_stmt 1 view .LVU699
 891:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 2456              		.loc 1 891 20 is_stmt 0 view .LVU700
 2457 0004 0023     		movs	r3, #0
 2458 0006 0393     		str	r3, [sp, #12]
 2459 0008 0493     		str	r3, [sp, #16]
 2460 000a 0593     		str	r3, [sp, #20]
 2461 000c 0693     		str	r3, [sp, #24]
 2462 000e 0793     		str	r3, [sp, #28]
 892:Core/Src/stm32f7xx_hal_msp.c ****   {
 2463              		.loc 1 892 3 is_stmt 1 view .LVU701
 892:Core/Src/stm32f7xx_hal_msp.c ****   {
 2464              		.loc 1 892 9 is_stmt 0 view .LVU702
 2465 0010 0268     		ldr	r2, [r0]
 892:Core/Src/stm32f7xx_hal_msp.c ****   {
 2466              		.loc 1 892 5 view .LVU703
 2467 0012 1E4B     		ldr	r3, .L141
 2468 0014 9A42     		cmp	r2, r3
 2469 0016 01D0     		beq	.L140
 2470              	.LVL125:
 2471              	.L137:
 930:Core/Src/stm32f7xx_hal_msp.c **** 
 2472              		.loc 1 930 1 view .LVU704
 2473 0018 08B0     		add	sp, sp, #32
 2474              	.LCFI49:
 2475              		.cfi_remember_state
 2476              		.cfi_def_cfa_offset 16
 2477              		@ sp needed
ARM GAS  /tmp/ccQW9lcd.s 			page 85


 2478 001a 70BD     		pop	{r4, r5, r6, pc}
 2479              	.LVL126:
 2480              	.L140:
 2481              	.LCFI50:
 2482              		.cfi_restore_state
 898:Core/Src/stm32f7xx_hal_msp.c **** 
 2483              		.loc 1 898 5 is_stmt 1 view .LVU705
 2484              	.LBB34:
 898:Core/Src/stm32f7xx_hal_msp.c **** 
 2485              		.loc 1 898 5 view .LVU706
 898:Core/Src/stm32f7xx_hal_msp.c **** 
 2486              		.loc 1 898 5 view .LVU707
 2487 001c 03F58633 		add	r3, r3, #68608
 2488 0020 5A6C     		ldr	r2, [r3, #68]
 2489 0022 42F40062 		orr	r2, r2, #2048
 2490 0026 5A64     		str	r2, [r3, #68]
 898:Core/Src/stm32f7xx_hal_msp.c **** 
 2491              		.loc 1 898 5 view .LVU708
 2492 0028 5A6C     		ldr	r2, [r3, #68]
 2493 002a 02F40062 		and	r2, r2, #2048
 2494 002e 0092     		str	r2, [sp]
 898:Core/Src/stm32f7xx_hal_msp.c **** 
 2495              		.loc 1 898 5 view .LVU709
 2496 0030 009A     		ldr	r2, [sp]
 2497              	.LBE34:
 898:Core/Src/stm32f7xx_hal_msp.c **** 
 2498              		.loc 1 898 5 view .LVU710
 900:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2499              		.loc 1 900 5 view .LVU711
 2500              	.LBB35:
 900:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2501              		.loc 1 900 5 view .LVU712
 900:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2502              		.loc 1 900 5 view .LVU713
 2503 0032 1A6B     		ldr	r2, [r3, #48]
 2504 0034 42F00402 		orr	r2, r2, #4
 2505 0038 1A63     		str	r2, [r3, #48]
 900:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2506              		.loc 1 900 5 view .LVU714
 2507 003a 1A6B     		ldr	r2, [r3, #48]
 2508 003c 02F00402 		and	r2, r2, #4
 2509 0040 0192     		str	r2, [sp, #4]
 900:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2510              		.loc 1 900 5 view .LVU715
 2511 0042 019A     		ldr	r2, [sp, #4]
 2512              	.LBE35:
 900:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2513              		.loc 1 900 5 view .LVU716
 901:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 2514              		.loc 1 901 5 view .LVU717
 2515              	.LBB36:
 901:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 2516              		.loc 1 901 5 view .LVU718
 901:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 2517              		.loc 1 901 5 view .LVU719
 2518 0044 1A6B     		ldr	r2, [r3, #48]
 2519 0046 42F00802 		orr	r2, r2, #8
ARM GAS  /tmp/ccQW9lcd.s 			page 86


 2520 004a 1A63     		str	r2, [r3, #48]
 901:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 2521              		.loc 1 901 5 view .LVU720
 2522 004c 1B6B     		ldr	r3, [r3, #48]
 2523 004e 03F00803 		and	r3, r3, #8
 2524 0052 0293     		str	r3, [sp, #8]
 901:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 2525              		.loc 1 901 5 view .LVU721
 2526 0054 029B     		ldr	r3, [sp, #8]
 2527              	.LBE36:
 901:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 2528              		.loc 1 901 5 view .LVU722
 910:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8;
 2529              		.loc 1 910 5 view .LVU723
 910:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8;
 2530              		.loc 1 910 25 is_stmt 0 view .LVU724
 2531 0056 4FF4F853 		mov	r3, #7936
 2532 005a 0393     		str	r3, [sp, #12]
 912:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2533              		.loc 1 912 5 is_stmt 1 view .LVU725
 912:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2534              		.loc 1 912 26 is_stmt 0 view .LVU726
 2535 005c 0226     		movs	r6, #2
 2536 005e 0496     		str	r6, [sp, #16]
 913:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2537              		.loc 1 913 5 is_stmt 1 view .LVU727
 914:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 2538              		.loc 1 914 5 view .LVU728
 914:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 2539              		.loc 1 914 27 is_stmt 0 view .LVU729
 2540 0060 0325     		movs	r5, #3
 2541 0062 0695     		str	r5, [sp, #24]
 915:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 2542              		.loc 1 915 5 is_stmt 1 view .LVU730
 915:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 2543              		.loc 1 915 31 is_stmt 0 view .LVU731
 2544 0064 0C24     		movs	r4, #12
 2545 0066 0794     		str	r4, [sp, #28]
 916:Core/Src/stm32f7xx_hal_msp.c **** 
 2546              		.loc 1 916 5 is_stmt 1 view .LVU732
 2547 0068 0DEB0401 		add	r1, sp, r4
 2548 006c 0848     		ldr	r0, .L141+4
 2549              	.LVL127:
 916:Core/Src/stm32f7xx_hal_msp.c **** 
 2550              		.loc 1 916 5 is_stmt 0 view .LVU733
 2551 006e FFF7FEFF 		bl	HAL_GPIO_Init
 2552              	.LVL128:
 918:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2553              		.loc 1 918 5 is_stmt 1 view .LVU734
 918:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2554              		.loc 1 918 25 is_stmt 0 view .LVU735
 2555 0072 0423     		movs	r3, #4
 2556 0074 0393     		str	r3, [sp, #12]
 919:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2557              		.loc 1 919 5 is_stmt 1 view .LVU736
 919:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2558              		.loc 1 919 26 is_stmt 0 view .LVU737
ARM GAS  /tmp/ccQW9lcd.s 			page 87


 2559 0076 0496     		str	r6, [sp, #16]
 920:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2560              		.loc 1 920 5 is_stmt 1 view .LVU738
 920:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2561              		.loc 1 920 26 is_stmt 0 view .LVU739
 2562 0078 0023     		movs	r3, #0
 2563 007a 0593     		str	r3, [sp, #20]
 921:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 2564              		.loc 1 921 5 is_stmt 1 view .LVU740
 921:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 2565              		.loc 1 921 27 is_stmt 0 view .LVU741
 2566 007c 0695     		str	r5, [sp, #24]
 922:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 2567              		.loc 1 922 5 is_stmt 1 view .LVU742
 922:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 2568              		.loc 1 922 31 is_stmt 0 view .LVU743
 2569 007e 0794     		str	r4, [sp, #28]
 923:Core/Src/stm32f7xx_hal_msp.c **** 
 2570              		.loc 1 923 5 is_stmt 1 view .LVU744
 2571 0080 0DEB0401 		add	r1, sp, r4
 2572 0084 0348     		ldr	r0, .L141+8
 2573 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 2574              	.LVL129:
 930:Core/Src/stm32f7xx_hal_msp.c **** 
 2575              		.loc 1 930 1 is_stmt 0 view .LVU745
 2576 008a C5E7     		b	.L137
 2577              	.L142:
 2578              		.align	2
 2579              	.L141:
 2580 008c 002C0140 		.word	1073818624
 2581 0090 00080240 		.word	1073874944
 2582 0094 000C0240 		.word	1073875968
 2583              		.cfi_endproc
 2584              	.LFE160:
 2586              		.section	.text.HAL_SD_MspDeInit,"ax",%progbits
 2587              		.align	1
 2588              		.global	HAL_SD_MspDeInit
 2589              		.syntax unified
 2590              		.thumb
 2591              		.thumb_func
 2593              	HAL_SD_MspDeInit:
 2594              	.LVL130:
 2595              	.LFB161:
 939:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 2596              		.loc 1 939 1 is_stmt 1 view -0
 2597              		.cfi_startproc
 2598              		@ args = 0, pretend = 0, frame = 0
 2599              		@ frame_needed = 0, uses_anonymous_args = 0
 939:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 2600              		.loc 1 939 1 is_stmt 0 view .LVU747
 2601 0000 08B5     		push	{r3, lr}
 2602              	.LCFI51:
 2603              		.cfi_def_cfa_offset 8
 2604              		.cfi_offset 3, -8
 2605              		.cfi_offset 14, -4
 940:Core/Src/stm32f7xx_hal_msp.c ****   {
 2606              		.loc 1 940 3 is_stmt 1 view .LVU748
ARM GAS  /tmp/ccQW9lcd.s 			page 88


 940:Core/Src/stm32f7xx_hal_msp.c ****   {
 2607              		.loc 1 940 9 is_stmt 0 view .LVU749
 2608 0002 0268     		ldr	r2, [r0]
 940:Core/Src/stm32f7xx_hal_msp.c ****   {
 2609              		.loc 1 940 5 view .LVU750
 2610 0004 094B     		ldr	r3, .L147
 2611 0006 9A42     		cmp	r2, r3
 2612 0008 00D0     		beq	.L146
 2613              	.LVL131:
 2614              	.L143:
 966:Core/Src/stm32f7xx_hal_msp.c **** 
 2615              		.loc 1 966 1 view .LVU751
 2616 000a 08BD     		pop	{r3, pc}
 2617              	.LVL132:
 2618              	.L146:
 946:Core/Src/stm32f7xx_hal_msp.c **** 
 2619              		.loc 1 946 5 is_stmt 1 view .LVU752
 2620 000c 084A     		ldr	r2, .L147+4
 2621 000e 536C     		ldr	r3, [r2, #68]
 2622 0010 23F40063 		bic	r3, r3, #2048
 2623 0014 5364     		str	r3, [r2, #68]
 956:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8);
 2624              		.loc 1 956 5 view .LVU753
 2625 0016 4FF4F851 		mov	r1, #7936
 2626 001a 0648     		ldr	r0, .L147+8
 2627              	.LVL133:
 956:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8);
 2628              		.loc 1 956 5 is_stmt 0 view .LVU754
 2629 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 2630              	.LVL134:
 959:Core/Src/stm32f7xx_hal_msp.c **** 
 2631              		.loc 1 959 5 is_stmt 1 view .LVU755
 2632 0020 0421     		movs	r1, #4
 2633 0022 0548     		ldr	r0, .L147+12
 2634 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2635              	.LVL135:
 966:Core/Src/stm32f7xx_hal_msp.c **** 
 2636              		.loc 1 966 1 is_stmt 0 view .LVU756
 2637 0028 EFE7     		b	.L143
 2638              	.L148:
 2639 002a 00BF     		.align	2
 2640              	.L147:
 2641 002c 002C0140 		.word	1073818624
 2642 0030 00380240 		.word	1073887232
 2643 0034 00080240 		.word	1073874944
 2644 0038 000C0240 		.word	1073875968
 2645              		.cfi_endproc
 2646              	.LFE161:
 2648              		.section	.text.HAL_SPDIFRX_MspInit,"ax",%progbits
 2649              		.align	1
 2650              		.global	HAL_SPDIFRX_MspInit
 2651              		.syntax unified
 2652              		.thumb
 2653              		.thumb_func
 2655              	HAL_SPDIFRX_MspInit:
 2656              	.LVL136:
 2657              	.LFB162:
ARM GAS  /tmp/ccQW9lcd.s 			page 89


 975:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2658              		.loc 1 975 1 is_stmt 1 view -0
 2659              		.cfi_startproc
 2660              		@ args = 0, pretend = 0, frame = 160
 2661              		@ frame_needed = 0, uses_anonymous_args = 0
 975:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2662              		.loc 1 975 1 is_stmt 0 view .LVU758
 2663 0000 10B5     		push	{r4, lr}
 2664              	.LCFI52:
 2665              		.cfi_def_cfa_offset 8
 2666              		.cfi_offset 4, -8
 2667              		.cfi_offset 14, -4
 2668 0002 A8B0     		sub	sp, sp, #160
 2669              	.LCFI53:
 2670              		.cfi_def_cfa_offset 168
 2671 0004 0446     		mov	r4, r0
 976:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2672              		.loc 1 976 3 is_stmt 1 view .LVU759
 976:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2673              		.loc 1 976 20 is_stmt 0 view .LVU760
 2674 0006 0021     		movs	r1, #0
 2675 0008 2391     		str	r1, [sp, #140]
 2676 000a 2491     		str	r1, [sp, #144]
 2677 000c 2591     		str	r1, [sp, #148]
 2678 000e 2691     		str	r1, [sp, #152]
 2679 0010 2791     		str	r1, [sp, #156]
 977:Core/Src/stm32f7xx_hal_msp.c ****   if(hspdifrx->Instance==SPDIFRX)
 2680              		.loc 1 977 3 is_stmt 1 view .LVU761
 977:Core/Src/stm32f7xx_hal_msp.c ****   if(hspdifrx->Instance==SPDIFRX)
 2681              		.loc 1 977 28 is_stmt 0 view .LVU762
 2682 0012 8422     		movs	r2, #132
 2683 0014 02A8     		add	r0, sp, #8
 2684              	.LVL137:
 977:Core/Src/stm32f7xx_hal_msp.c ****   if(hspdifrx->Instance==SPDIFRX)
 2685              		.loc 1 977 28 view .LVU763
 2686 0016 FFF7FEFF 		bl	memset
 2687              	.LVL138:
 978:Core/Src/stm32f7xx_hal_msp.c ****   {
 2688              		.loc 1 978 3 is_stmt 1 view .LVU764
 978:Core/Src/stm32f7xx_hal_msp.c ****   {
 2689              		.loc 1 978 14 is_stmt 0 view .LVU765
 2690 001a 2368     		ldr	r3, [r4]
 978:Core/Src/stm32f7xx_hal_msp.c ****   {
 2691              		.loc 1 978 5 view .LVU766
 2692 001c B3F1402F 		cmp	r3, #1073758208
 2693 0020 01D0     		beq	.L153
 2694              	.L149:
1016:Core/Src/stm32f7xx_hal_msp.c **** 
 2695              		.loc 1 1016 1 view .LVU767
 2696 0022 28B0     		add	sp, sp, #160
 2697              	.LCFI54:
 2698              		.cfi_remember_state
 2699              		.cfi_def_cfa_offset 8
 2700              		@ sp needed
 2701 0024 10BD     		pop	{r4, pc}
 2702              	.LVL139:
 2703              	.L153:
ARM GAS  /tmp/ccQW9lcd.s 			page 90


 2704              	.LCFI55:
 2705              		.cfi_restore_state
 986:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 2706              		.loc 1 986 5 is_stmt 1 view .LVU768
 986:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 2707              		.loc 1 986 46 is_stmt 0 view .LVU769
 2708 0026 4FF08073 		mov	r3, #16777216
 2709 002a 0293     		str	r3, [sp, #8]
 987:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 2710              		.loc 1 987 5 is_stmt 1 view .LVU770
 987:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 2711              		.loc 1 987 40 is_stmt 0 view .LVU771
 2712 002c 6423     		movs	r3, #100
 2713 002e 0393     		str	r3, [sp, #12]
 988:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 2714              		.loc 1 988 5 is_stmt 1 view .LVU772
 988:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 2715              		.loc 1 988 40 is_stmt 0 view .LVU773
 2716 0030 0223     		movs	r3, #2
 2717 0032 0693     		str	r3, [sp, #24]
 989:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 2718              		.loc 1 989 5 is_stmt 1 view .LVU774
 989:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 2719              		.loc 1 989 40 is_stmt 0 view .LVU775
 2720 0034 0493     		str	r3, [sp, #16]
 990:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2SDivQ = 1;
 2721              		.loc 1 990 5 is_stmt 1 view .LVU776
 990:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2SDivQ = 1;
 2722              		.loc 1 990 40 is_stmt 0 view .LVU777
 2723 0036 0593     		str	r3, [sp, #20]
 991:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2724              		.loc 1 991 5 is_stmt 1 view .LVU778
 991:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2725              		.loc 1 991 36 is_stmt 0 view .LVU779
 2726 0038 0123     		movs	r3, #1
 2727 003a 0B93     		str	r3, [sp, #44]
 992:Core/Src/stm32f7xx_hal_msp.c ****     {
 2728              		.loc 1 992 5 is_stmt 1 view .LVU780
 992:Core/Src/stm32f7xx_hal_msp.c ****     {
 2729              		.loc 1 992 9 is_stmt 0 view .LVU781
 2730 003c 02A8     		add	r0, sp, #8
 2731 003e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2732              	.LVL140:
 992:Core/Src/stm32f7xx_hal_msp.c ****     {
 2733              		.loc 1 992 8 view .LVU782
 2734 0042 00BB     		cbnz	r0, .L154
 2735              	.L151:
 998:Core/Src/stm32f7xx_hal_msp.c **** 
 2736              		.loc 1 998 5 is_stmt 1 view .LVU783
 2737              	.LBB37:
 998:Core/Src/stm32f7xx_hal_msp.c **** 
 2738              		.loc 1 998 5 view .LVU784
 998:Core/Src/stm32f7xx_hal_msp.c **** 
 2739              		.loc 1 998 5 view .LVU785
 2740 0044 114B     		ldr	r3, .L155
 2741 0046 1A6C     		ldr	r2, [r3, #64]
 2742 0048 42F48032 		orr	r2, r2, #65536
ARM GAS  /tmp/ccQW9lcd.s 			page 91


 2743 004c 1A64     		str	r2, [r3, #64]
 998:Core/Src/stm32f7xx_hal_msp.c **** 
 2744              		.loc 1 998 5 view .LVU786
 2745 004e 1A6C     		ldr	r2, [r3, #64]
 2746 0050 02F48032 		and	r2, r2, #65536
 2747 0054 0092     		str	r2, [sp]
 998:Core/Src/stm32f7xx_hal_msp.c **** 
 2748              		.loc 1 998 5 view .LVU787
 2749 0056 009A     		ldr	r2, [sp]
 2750              	.LBE37:
 998:Core/Src/stm32f7xx_hal_msp.c **** 
 2751              		.loc 1 998 5 view .LVU788
1000:Core/Src/stm32f7xx_hal_msp.c ****     /**SPDIFRX GPIO Configuration
 2752              		.loc 1 1000 5 view .LVU789
 2753              	.LBB38:
1000:Core/Src/stm32f7xx_hal_msp.c ****     /**SPDIFRX GPIO Configuration
 2754              		.loc 1 1000 5 view .LVU790
1000:Core/Src/stm32f7xx_hal_msp.c ****     /**SPDIFRX GPIO Configuration
 2755              		.loc 1 1000 5 view .LVU791
 2756 0058 1A6B     		ldr	r2, [r3, #48]
 2757 005a 42F00802 		orr	r2, r2, #8
 2758 005e 1A63     		str	r2, [r3, #48]
1000:Core/Src/stm32f7xx_hal_msp.c ****     /**SPDIFRX GPIO Configuration
 2759              		.loc 1 1000 5 view .LVU792
 2760 0060 1B6B     		ldr	r3, [r3, #48]
 2761 0062 03F00803 		and	r3, r3, #8
 2762 0066 0193     		str	r3, [sp, #4]
1000:Core/Src/stm32f7xx_hal_msp.c ****     /**SPDIFRX GPIO Configuration
 2763              		.loc 1 1000 5 view .LVU793
 2764 0068 019B     		ldr	r3, [sp, #4]
 2765              	.LBE38:
1000:Core/Src/stm32f7xx_hal_msp.c ****     /**SPDIFRX GPIO Configuration
 2766              		.loc 1 1000 5 view .LVU794
1004:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2767              		.loc 1 1004 5 view .LVU795
1004:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2768              		.loc 1 1004 25 is_stmt 0 view .LVU796
 2769 006a 8023     		movs	r3, #128
 2770 006c 2393     		str	r3, [sp, #140]
1005:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2771              		.loc 1 1005 5 is_stmt 1 view .LVU797
1005:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2772              		.loc 1 1005 26 is_stmt 0 view .LVU798
 2773 006e 0223     		movs	r3, #2
 2774 0070 2493     		str	r3, [sp, #144]
1006:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2775              		.loc 1 1006 5 is_stmt 1 view .LVU799
1006:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2776              		.loc 1 1006 26 is_stmt 0 view .LVU800
 2777 0072 0023     		movs	r3, #0
 2778 0074 2593     		str	r3, [sp, #148]
1007:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 2779              		.loc 1 1007 5 is_stmt 1 view .LVU801
1007:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 2780              		.loc 1 1007 27 is_stmt 0 view .LVU802
 2781 0076 2693     		str	r3, [sp, #152]
1008:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
ARM GAS  /tmp/ccQW9lcd.s 			page 92


 2782              		.loc 1 1008 5 is_stmt 1 view .LVU803
1008:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 2783              		.loc 1 1008 31 is_stmt 0 view .LVU804
 2784 0078 0823     		movs	r3, #8
 2785 007a 2793     		str	r3, [sp, #156]
1009:Core/Src/stm32f7xx_hal_msp.c **** 
 2786              		.loc 1 1009 5 is_stmt 1 view .LVU805
 2787 007c 23A9     		add	r1, sp, #140
 2788 007e 0448     		ldr	r0, .L155+4
 2789 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 2790              	.LVL141:
1016:Core/Src/stm32f7xx_hal_msp.c **** 
 2791              		.loc 1 1016 1 is_stmt 0 view .LVU806
 2792 0084 CDE7     		b	.L149
 2793              	.L154:
 994:Core/Src/stm32f7xx_hal_msp.c ****     }
 2794              		.loc 1 994 7 is_stmt 1 view .LVU807
 2795 0086 FFF7FEFF 		bl	Error_Handler
 2796              	.LVL142:
 2797 008a DBE7     		b	.L151
 2798              	.L156:
 2799              		.align	2
 2800              	.L155:
 2801 008c 00380240 		.word	1073887232
 2802 0090 000C0240 		.word	1073875968
 2803              		.cfi_endproc
 2804              	.LFE162:
 2806              		.section	.text.HAL_SPDIFRX_MspDeInit,"ax",%progbits
 2807              		.align	1
 2808              		.global	HAL_SPDIFRX_MspDeInit
 2809              		.syntax unified
 2810              		.thumb
 2811              		.thumb_func
 2813              	HAL_SPDIFRX_MspDeInit:
 2814              	.LVL143:
 2815              	.LFB163:
1025:Core/Src/stm32f7xx_hal_msp.c ****   if(hspdifrx->Instance==SPDIFRX)
 2816              		.loc 1 1025 1 view -0
 2817              		.cfi_startproc
 2818              		@ args = 0, pretend = 0, frame = 0
 2819              		@ frame_needed = 0, uses_anonymous_args = 0
1025:Core/Src/stm32f7xx_hal_msp.c ****   if(hspdifrx->Instance==SPDIFRX)
 2820              		.loc 1 1025 1 is_stmt 0 view .LVU809
 2821 0000 08B5     		push	{r3, lr}
 2822              	.LCFI56:
 2823              		.cfi_def_cfa_offset 8
 2824              		.cfi_offset 3, -8
 2825              		.cfi_offset 14, -4
1026:Core/Src/stm32f7xx_hal_msp.c ****   {
 2826              		.loc 1 1026 3 is_stmt 1 view .LVU810
1026:Core/Src/stm32f7xx_hal_msp.c ****   {
 2827              		.loc 1 1026 14 is_stmt 0 view .LVU811
 2828 0002 0368     		ldr	r3, [r0]
1026:Core/Src/stm32f7xx_hal_msp.c ****   {
 2829              		.loc 1 1026 5 view .LVU812
 2830 0004 B3F1402F 		cmp	r3, #1073758208
 2831 0008 00D0     		beq	.L160
ARM GAS  /tmp/ccQW9lcd.s 			page 93


 2832              	.LVL144:
 2833              	.L157:
1044:Core/Src/stm32f7xx_hal_msp.c **** 
 2834              		.loc 1 1044 1 view .LVU813
 2835 000a 08BD     		pop	{r3, pc}
 2836              	.LVL145:
 2837              	.L160:
1032:Core/Src/stm32f7xx_hal_msp.c **** 
 2838              		.loc 1 1032 5 is_stmt 1 view .LVU814
 2839 000c 044A     		ldr	r2, .L161
 2840 000e 136C     		ldr	r3, [r2, #64]
 2841 0010 23F48033 		bic	r3, r3, #65536
 2842 0014 1364     		str	r3, [r2, #64]
1037:Core/Src/stm32f7xx_hal_msp.c **** 
 2843              		.loc 1 1037 5 view .LVU815
 2844 0016 8021     		movs	r1, #128
 2845 0018 0248     		ldr	r0, .L161+4
 2846              	.LVL146:
1037:Core/Src/stm32f7xx_hal_msp.c **** 
 2847              		.loc 1 1037 5 is_stmt 0 view .LVU816
 2848 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 2849              	.LVL147:
1044:Core/Src/stm32f7xx_hal_msp.c **** 
 2850              		.loc 1 1044 1 view .LVU817
 2851 001e F4E7     		b	.L157
 2852              	.L162:
 2853              		.align	2
 2854              	.L161:
 2855 0020 00380240 		.word	1073887232
 2856 0024 000C0240 		.word	1073875968
 2857              		.cfi_endproc
 2858              	.LFE163:
 2860              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 2861              		.align	1
 2862              		.global	HAL_TIM_Base_MspInit
 2863              		.syntax unified
 2864              		.thumb
 2865              		.thumb_func
 2867              	HAL_TIM_Base_MspInit:
 2868              	.LVL148:
 2869              	.LFB164:
1053:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 2870              		.loc 1 1053 1 is_stmt 1 view -0
 2871              		.cfi_startproc
 2872              		@ args = 0, pretend = 0, frame = 24
 2873              		@ frame_needed = 0, uses_anonymous_args = 0
 2874              		@ link register save eliminated.
1053:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 2875              		.loc 1 1053 1 is_stmt 0 view .LVU819
 2876 0000 86B0     		sub	sp, sp, #24
 2877              	.LCFI57:
 2878              		.cfi_def_cfa_offset 24
1054:Core/Src/stm32f7xx_hal_msp.c ****   {
 2879              		.loc 1 1054 3 is_stmt 1 view .LVU820
1054:Core/Src/stm32f7xx_hal_msp.c ****   {
 2880              		.loc 1 1054 15 is_stmt 0 view .LVU821
 2881 0002 0368     		ldr	r3, [r0]
ARM GAS  /tmp/ccQW9lcd.s 			page 94


1054:Core/Src/stm32f7xx_hal_msp.c ****   {
 2882              		.loc 1 1054 5 view .LVU822
 2883 0004 234A     		ldr	r2, .L174
 2884 0006 9342     		cmp	r3, r2
 2885 0008 16D0     		beq	.L170
1065:Core/Src/stm32f7xx_hal_msp.c ****   {
 2886              		.loc 1 1065 8 is_stmt 1 view .LVU823
1065:Core/Src/stm32f7xx_hal_msp.c ****   {
 2887              		.loc 1 1065 10 is_stmt 0 view .LVU824
 2888 000a B3F1804F 		cmp	r3, #1073741824
 2889 000e 1FD0     		beq	.L171
1076:Core/Src/stm32f7xx_hal_msp.c ****   {
 2890              		.loc 1 1076 8 is_stmt 1 view .LVU825
1076:Core/Src/stm32f7xx_hal_msp.c ****   {
 2891              		.loc 1 1076 10 is_stmt 0 view .LVU826
 2892 0010 214A     		ldr	r2, .L174+4
 2893 0012 9342     		cmp	r3, r2
 2894 0014 28D0     		beq	.L172
1087:Core/Src/stm32f7xx_hal_msp.c ****   {
 2895              		.loc 1 1087 8 is_stmt 1 view .LVU827
1087:Core/Src/stm32f7xx_hal_msp.c ****   {
 2896              		.loc 1 1087 10 is_stmt 0 view .LVU828
 2897 0016 214A     		ldr	r2, .L174+8
 2898 0018 9342     		cmp	r3, r2
 2899 001a 30D0     		beq	.L173
1098:Core/Src/stm32f7xx_hal_msp.c ****   {
 2900              		.loc 1 1098 8 is_stmt 1 view .LVU829
1098:Core/Src/stm32f7xx_hal_msp.c ****   {
 2901              		.loc 1 1098 10 is_stmt 0 view .LVU830
 2902 001c 204A     		ldr	r2, .L174+12
 2903 001e 9342     		cmp	r3, r2
 2904 0020 14D1     		bne	.L163
1104:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 2905              		.loc 1 1104 5 is_stmt 1 view .LVU831
 2906              	.LBB39:
1104:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 2907              		.loc 1 1104 5 view .LVU832
1104:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 2908              		.loc 1 1104 5 view .LVU833
 2909 0022 204B     		ldr	r3, .L174+16
 2910 0024 5A6C     		ldr	r2, [r3, #68]
 2911 0026 42F00202 		orr	r2, r2, #2
 2912 002a 5A64     		str	r2, [r3, #68]
1104:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 2913              		.loc 1 1104 5 view .LVU834
 2914 002c 5B6C     		ldr	r3, [r3, #68]
 2915 002e 03F00203 		and	r3, r3, #2
 2916 0032 0593     		str	r3, [sp, #20]
1104:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 2917              		.loc 1 1104 5 view .LVU835
 2918 0034 059B     		ldr	r3, [sp, #20]
 2919              	.LBE39:
1104:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 2920              		.loc 1 1104 5 view .LVU836
1110:Core/Src/stm32f7xx_hal_msp.c **** 
 2921              		.loc 1 1110 1 is_stmt 0 view .LVU837
 2922 0036 09E0     		b	.L163
ARM GAS  /tmp/ccQW9lcd.s 			page 95


 2923              	.L170:
1060:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 2924              		.loc 1 1060 5 is_stmt 1 view .LVU838
 2925              	.LBB40:
1060:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 2926              		.loc 1 1060 5 view .LVU839
1060:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 2927              		.loc 1 1060 5 view .LVU840
 2928 0038 1A4B     		ldr	r3, .L174+16
 2929 003a 5A6C     		ldr	r2, [r3, #68]
 2930 003c 42F00102 		orr	r2, r2, #1
 2931 0040 5A64     		str	r2, [r3, #68]
1060:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 2932              		.loc 1 1060 5 view .LVU841
 2933 0042 5B6C     		ldr	r3, [r3, #68]
 2934 0044 03F00103 		and	r3, r3, #1
 2935 0048 0193     		str	r3, [sp, #4]
1060:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 2936              		.loc 1 1060 5 view .LVU842
 2937 004a 019B     		ldr	r3, [sp, #4]
 2938              	.LBE40:
1060:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 2939              		.loc 1 1060 5 view .LVU843
 2940              	.L163:
1110:Core/Src/stm32f7xx_hal_msp.c **** 
 2941              		.loc 1 1110 1 is_stmt 0 view .LVU844
 2942 004c 06B0     		add	sp, sp, #24
 2943              	.LCFI58:
 2944              		.cfi_remember_state
 2945              		.cfi_def_cfa_offset 0
 2946              		@ sp needed
 2947 004e 7047     		bx	lr
 2948              	.L171:
 2949              	.LCFI59:
 2950              		.cfi_restore_state
1071:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 2951              		.loc 1 1071 5 is_stmt 1 view .LVU845
 2952              	.LBB41:
1071:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 2953              		.loc 1 1071 5 view .LVU846
1071:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 2954              		.loc 1 1071 5 view .LVU847
 2955 0050 03F50E33 		add	r3, r3, #145408
 2956 0054 1A6C     		ldr	r2, [r3, #64]
 2957 0056 42F00102 		orr	r2, r2, #1
 2958 005a 1A64     		str	r2, [r3, #64]
1071:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 2959              		.loc 1 1071 5 view .LVU848
 2960 005c 1B6C     		ldr	r3, [r3, #64]
 2961 005e 03F00103 		and	r3, r3, #1
 2962 0062 0293     		str	r3, [sp, #8]
1071:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 2963              		.loc 1 1071 5 view .LVU849
 2964 0064 029B     		ldr	r3, [sp, #8]
 2965              	.LBE41:
1071:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 2966              		.loc 1 1071 5 view .LVU850
ARM GAS  /tmp/ccQW9lcd.s 			page 96


 2967 0066 F1E7     		b	.L163
 2968              	.L172:
1082:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2969              		.loc 1 1082 5 view .LVU851
 2970              	.LBB42:
1082:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2971              		.loc 1 1082 5 view .LVU852
1082:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2972              		.loc 1 1082 5 view .LVU853
 2973 0068 0E4B     		ldr	r3, .L174+16
 2974 006a 1A6C     		ldr	r2, [r3, #64]
 2975 006c 42F00202 		orr	r2, r2, #2
 2976 0070 1A64     		str	r2, [r3, #64]
1082:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2977              		.loc 1 1082 5 view .LVU854
 2978 0072 1B6C     		ldr	r3, [r3, #64]
 2979 0074 03F00203 		and	r3, r3, #2
 2980 0078 0393     		str	r3, [sp, #12]
1082:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2981              		.loc 1 1082 5 view .LVU855
 2982 007a 039B     		ldr	r3, [sp, #12]
 2983              	.LBE42:
1082:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2984              		.loc 1 1082 5 view .LVU856
 2985 007c E6E7     		b	.L163
 2986              	.L173:
1093:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 2987              		.loc 1 1093 5 view .LVU857
 2988              	.LBB43:
1093:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 2989              		.loc 1 1093 5 view .LVU858
1093:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 2990              		.loc 1 1093 5 view .LVU859
 2991 007e 094B     		ldr	r3, .L174+16
 2992 0080 1A6C     		ldr	r2, [r3, #64]
 2993 0082 42F00802 		orr	r2, r2, #8
 2994 0086 1A64     		str	r2, [r3, #64]
1093:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 2995              		.loc 1 1093 5 view .LVU860
 2996 0088 1B6C     		ldr	r3, [r3, #64]
 2997 008a 03F00803 		and	r3, r3, #8
 2998 008e 0493     		str	r3, [sp, #16]
1093:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 2999              		.loc 1 1093 5 view .LVU861
 3000 0090 049B     		ldr	r3, [sp, #16]
 3001              	.LBE43:
1093:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 3002              		.loc 1 1093 5 view .LVU862
 3003 0092 DBE7     		b	.L163
 3004              	.L175:
 3005              		.align	2
 3006              	.L174:
 3007 0094 00000140 		.word	1073807360
 3008 0098 00040040 		.word	1073742848
 3009 009c 000C0040 		.word	1073744896
 3010 00a0 00040140 		.word	1073808384
 3011 00a4 00380240 		.word	1073887232
ARM GAS  /tmp/ccQW9lcd.s 			page 97


 3012              		.cfi_endproc
 3013              	.LFE164:
 3015              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 3016              		.align	1
 3017              		.global	HAL_TIM_PWM_MspInit
 3018              		.syntax unified
 3019              		.thumb
 3020              		.thumb_func
 3022              	HAL_TIM_PWM_MspInit:
 3023              	.LVL149:
 3024              	.LFB165:
1119:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM12)
 3025              		.loc 1 1119 1 view -0
 3026              		.cfi_startproc
 3027              		@ args = 0, pretend = 0, frame = 8
 3028              		@ frame_needed = 0, uses_anonymous_args = 0
 3029              		@ link register save eliminated.
1120:Core/Src/stm32f7xx_hal_msp.c ****   {
 3030              		.loc 1 1120 3 view .LVU864
1120:Core/Src/stm32f7xx_hal_msp.c ****   {
 3031              		.loc 1 1120 14 is_stmt 0 view .LVU865
 3032 0000 0268     		ldr	r2, [r0]
1120:Core/Src/stm32f7xx_hal_msp.c ****   {
 3033              		.loc 1 1120 5 view .LVU866
 3034 0002 094B     		ldr	r3, .L183
 3035 0004 9A42     		cmp	r2, r3
 3036 0006 00D0     		beq	.L182
 3037 0008 7047     		bx	lr
 3038              	.L182:
1119:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM12)
 3039              		.loc 1 1119 1 view .LVU867
 3040 000a 82B0     		sub	sp, sp, #8
 3041              	.LCFI60:
 3042              		.cfi_def_cfa_offset 8
1126:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 3043              		.loc 1 1126 5 is_stmt 1 view .LVU868
 3044              	.LBB44:
1126:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 3045              		.loc 1 1126 5 view .LVU869
1126:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 3046              		.loc 1 1126 5 view .LVU870
 3047 000c 03F50833 		add	r3, r3, #139264
 3048 0010 1A6C     		ldr	r2, [r3, #64]
 3049 0012 42F04002 		orr	r2, r2, #64
 3050 0016 1A64     		str	r2, [r3, #64]
1126:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 3051              		.loc 1 1126 5 view .LVU871
 3052 0018 1B6C     		ldr	r3, [r3, #64]
 3053 001a 03F04003 		and	r3, r3, #64
 3054 001e 0193     		str	r3, [sp, #4]
1126:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 3055              		.loc 1 1126 5 view .LVU872
 3056 0020 019B     		ldr	r3, [sp, #4]
 3057              	.LBE44:
1126:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 3058              		.loc 1 1126 5 view .LVU873
1132:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  /tmp/ccQW9lcd.s 			page 98


 3059              		.loc 1 1132 1 is_stmt 0 view .LVU874
 3060 0022 02B0     		add	sp, sp, #8
 3061              	.LCFI61:
 3062              		.cfi_def_cfa_offset 0
 3063              		@ sp needed
 3064 0024 7047     		bx	lr
 3065              	.L184:
 3066 0026 00BF     		.align	2
 3067              	.L183:
 3068 0028 00180040 		.word	1073747968
 3069              		.cfi_endproc
 3070              	.LFE165:
 3072              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 3073              		.align	1
 3074              		.global	HAL_TIM_MspPostInit
 3075              		.syntax unified
 3076              		.thumb
 3077              		.thumb_func
 3079              	HAL_TIM_MspPostInit:
 3080              	.LVL150:
 3081              	.LFB166:
1135:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 3082              		.loc 1 1135 1 is_stmt 1 view -0
 3083              		.cfi_startproc
 3084              		@ args = 0, pretend = 0, frame = 40
 3085              		@ frame_needed = 0, uses_anonymous_args = 0
1135:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 3086              		.loc 1 1135 1 is_stmt 0 view .LVU876
 3087 0000 00B5     		push	{lr}
 3088              	.LCFI62:
 3089              		.cfi_def_cfa_offset 4
 3090              		.cfi_offset 14, -4
 3091 0002 8BB0     		sub	sp, sp, #44
 3092              	.LCFI63:
 3093              		.cfi_def_cfa_offset 48
1136:Core/Src/stm32f7xx_hal_msp.c ****   if(htim->Instance==TIM1)
 3094              		.loc 1 1136 3 is_stmt 1 view .LVU877
1136:Core/Src/stm32f7xx_hal_msp.c ****   if(htim->Instance==TIM1)
 3095              		.loc 1 1136 20 is_stmt 0 view .LVU878
 3096 0004 0023     		movs	r3, #0
 3097 0006 0593     		str	r3, [sp, #20]
 3098 0008 0693     		str	r3, [sp, #24]
 3099 000a 0793     		str	r3, [sp, #28]
 3100 000c 0893     		str	r3, [sp, #32]
 3101 000e 0993     		str	r3, [sp, #36]
1137:Core/Src/stm32f7xx_hal_msp.c ****   {
 3102              		.loc 1 1137 3 is_stmt 1 view .LVU879
1137:Core/Src/stm32f7xx_hal_msp.c ****   {
 3103              		.loc 1 1137 10 is_stmt 0 view .LVU880
 3104 0010 0368     		ldr	r3, [r0]
1137:Core/Src/stm32f7xx_hal_msp.c ****   {
 3105              		.loc 1 1137 5 view .LVU881
 3106 0012 3E4A     		ldr	r2, .L197
 3107 0014 9342     		cmp	r3, r2
 3108 0016 0ED0     		beq	.L192
1157:Core/Src/stm32f7xx_hal_msp.c ****   {
 3109              		.loc 1 1157 8 is_stmt 1 view .LVU882
ARM GAS  /tmp/ccQW9lcd.s 			page 99


1157:Core/Src/stm32f7xx_hal_msp.c ****   {
 3110              		.loc 1 1157 10 is_stmt 0 view .LVU883
 3111 0018 B3F1804F 		cmp	r3, #1073741824
 3112 001c 21D0     		beq	.L193
1178:Core/Src/stm32f7xx_hal_msp.c ****   {
 3113              		.loc 1 1178 8 is_stmt 1 view .LVU884
1178:Core/Src/stm32f7xx_hal_msp.c ****   {
 3114              		.loc 1 1178 10 is_stmt 0 view .LVU885
 3115 001e 3C4A     		ldr	r2, .L197+4
 3116 0020 9342     		cmp	r3, r2
 3117 0022 35D0     		beq	.L194
1199:Core/Src/stm32f7xx_hal_msp.c ****   {
 3118              		.loc 1 1199 8 is_stmt 1 view .LVU886
1199:Core/Src/stm32f7xx_hal_msp.c ****   {
 3119              		.loc 1 1199 10 is_stmt 0 view .LVU887
 3120 0024 3B4A     		ldr	r2, .L197+8
 3121 0026 9342     		cmp	r3, r2
 3122 0028 46D0     		beq	.L195
1220:Core/Src/stm32f7xx_hal_msp.c ****   {
 3123              		.loc 1 1220 8 is_stmt 1 view .LVU888
1220:Core/Src/stm32f7xx_hal_msp.c ****   {
 3124              		.loc 1 1220 10 is_stmt 0 view .LVU889
 3125 002a 3B4A     		ldr	r2, .L197+12
 3126 002c 9342     		cmp	r3, r2
 3127 002e 57D0     		beq	.L196
 3128              	.LVL151:
 3129              	.L185:
1242:Core/Src/stm32f7xx_hal_msp.c **** /**
 3130              		.loc 1 1242 1 view .LVU890
 3131 0030 0BB0     		add	sp, sp, #44
 3132              	.LCFI64:
 3133              		.cfi_remember_state
 3134              		.cfi_def_cfa_offset 4
 3135              		@ sp needed
 3136 0032 5DF804FB 		ldr	pc, [sp], #4
 3137              	.LVL152:
 3138              	.L192:
 3139              	.LCFI65:
 3140              		.cfi_restore_state
1142:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 3141              		.loc 1 1142 5 is_stmt 1 view .LVU891
 3142              	.LBB45:
1142:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 3143              		.loc 1 1142 5 view .LVU892
1142:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 3144              		.loc 1 1142 5 view .LVU893
 3145 0036 394B     		ldr	r3, .L197+16
 3146 0038 1A6B     		ldr	r2, [r3, #48]
 3147 003a 42F00102 		orr	r2, r2, #1
 3148 003e 1A63     		str	r2, [r3, #48]
1142:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 3149              		.loc 1 1142 5 view .LVU894
 3150 0040 1B6B     		ldr	r3, [r3, #48]
 3151 0042 03F00103 		and	r3, r3, #1
 3152 0046 0093     		str	r3, [sp]
1142:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 3153              		.loc 1 1142 5 view .LVU895
ARM GAS  /tmp/ccQW9lcd.s 			page 100


 3154 0048 009B     		ldr	r3, [sp]
 3155              	.LBE45:
1142:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 3156              		.loc 1 1142 5 view .LVU896
1146:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3157              		.loc 1 1146 5 view .LVU897
1146:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3158              		.loc 1 1146 25 is_stmt 0 view .LVU898
 3159 004a 4FF48073 		mov	r3, #256
 3160 004e 0593     		str	r3, [sp, #20]
1147:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3161              		.loc 1 1147 5 is_stmt 1 view .LVU899
1147:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3162              		.loc 1 1147 26 is_stmt 0 view .LVU900
 3163 0050 0223     		movs	r3, #2
 3164 0052 0693     		str	r3, [sp, #24]
1148:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3165              		.loc 1 1148 5 is_stmt 1 view .LVU901
1149:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 3166              		.loc 1 1149 5 view .LVU902
1150:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 3167              		.loc 1 1150 5 view .LVU903
1150:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 3168              		.loc 1 1150 31 is_stmt 0 view .LVU904
 3169 0054 0123     		movs	r3, #1
 3170 0056 0993     		str	r3, [sp, #36]
1151:Core/Src/stm32f7xx_hal_msp.c **** 
 3171              		.loc 1 1151 5 is_stmt 1 view .LVU905
 3172 0058 05A9     		add	r1, sp, #20
 3173 005a 3148     		ldr	r0, .L197+20
 3174              	.LVL153:
1151:Core/Src/stm32f7xx_hal_msp.c **** 
 3175              		.loc 1 1151 5 is_stmt 0 view .LVU906
 3176 005c FFF7FEFF 		bl	HAL_GPIO_Init
 3177              	.LVL154:
 3178 0060 E6E7     		b	.L185
 3179              	.LVL155:
 3180              	.L193:
1163:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 3181              		.loc 1 1163 5 is_stmt 1 view .LVU907
 3182              	.LBB46:
1163:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 3183              		.loc 1 1163 5 view .LVU908
1163:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 3184              		.loc 1 1163 5 view .LVU909
 3185 0062 03F50E33 		add	r3, r3, #145408
 3186 0066 1A6B     		ldr	r2, [r3, #48]
 3187 0068 42F00102 		orr	r2, r2, #1
 3188 006c 1A63     		str	r2, [r3, #48]
1163:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 3189              		.loc 1 1163 5 view .LVU910
 3190 006e 1B6B     		ldr	r3, [r3, #48]
 3191 0070 03F00103 		and	r3, r3, #1
 3192 0074 0193     		str	r3, [sp, #4]
1163:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 3193              		.loc 1 1163 5 view .LVU911
 3194 0076 019B     		ldr	r3, [sp, #4]
ARM GAS  /tmp/ccQW9lcd.s 			page 101


 3195              	.LBE46:
1163:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 3196              		.loc 1 1163 5 view .LVU912
1167:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3197              		.loc 1 1167 5 view .LVU913
1167:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3198              		.loc 1 1167 25 is_stmt 0 view .LVU914
 3199 0078 4FF40043 		mov	r3, #32768
 3200 007c 0593     		str	r3, [sp, #20]
1168:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3201              		.loc 1 1168 5 is_stmt 1 view .LVU915
1168:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3202              		.loc 1 1168 26 is_stmt 0 view .LVU916
 3203 007e 0223     		movs	r3, #2
 3204 0080 0693     		str	r3, [sp, #24]
1169:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3205              		.loc 1 1169 5 is_stmt 1 view .LVU917
1170:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 3206              		.loc 1 1170 5 view .LVU918
1171:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 3207              		.loc 1 1171 5 view .LVU919
1171:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 3208              		.loc 1 1171 31 is_stmt 0 view .LVU920
 3209 0082 0123     		movs	r3, #1
 3210 0084 0993     		str	r3, [sp, #36]
1172:Core/Src/stm32f7xx_hal_msp.c **** 
 3211              		.loc 1 1172 5 is_stmt 1 view .LVU921
 3212 0086 05A9     		add	r1, sp, #20
 3213 0088 2548     		ldr	r0, .L197+20
 3214              	.LVL156:
1172:Core/Src/stm32f7xx_hal_msp.c **** 
 3215              		.loc 1 1172 5 is_stmt 0 view .LVU922
 3216 008a FFF7FEFF 		bl	HAL_GPIO_Init
 3217              	.LVL157:
 3218 008e CFE7     		b	.L185
 3219              	.LVL158:
 3220              	.L194:
1184:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 3221              		.loc 1 1184 5 is_stmt 1 view .LVU923
 3222              	.LBB47:
1184:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 3223              		.loc 1 1184 5 view .LVU924
1184:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 3224              		.loc 1 1184 5 view .LVU925
 3225 0090 224B     		ldr	r3, .L197+16
 3226 0092 1A6B     		ldr	r2, [r3, #48]
 3227 0094 42F00202 		orr	r2, r2, #2
 3228 0098 1A63     		str	r2, [r3, #48]
1184:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 3229              		.loc 1 1184 5 view .LVU926
 3230 009a 1B6B     		ldr	r3, [r3, #48]
 3231 009c 03F00203 		and	r3, r3, #2
 3232 00a0 0293     		str	r3, [sp, #8]
1184:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 3233              		.loc 1 1184 5 view .LVU927
 3234 00a2 029B     		ldr	r3, [sp, #8]
 3235              	.LBE47:
ARM GAS  /tmp/ccQW9lcd.s 			page 102


1184:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 3236              		.loc 1 1184 5 view .LVU928
1188:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3237              		.loc 1 1188 5 view .LVU929
1188:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3238              		.loc 1 1188 25 is_stmt 0 view .LVU930
 3239 00a4 1023     		movs	r3, #16
 3240 00a6 0593     		str	r3, [sp, #20]
1189:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3241              		.loc 1 1189 5 is_stmt 1 view .LVU931
1189:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3242              		.loc 1 1189 26 is_stmt 0 view .LVU932
 3243 00a8 0223     		movs	r3, #2
 3244 00aa 0693     		str	r3, [sp, #24]
1190:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3245              		.loc 1 1190 5 is_stmt 1 view .LVU933
1191:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 3246              		.loc 1 1191 5 view .LVU934
1192:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 3247              		.loc 1 1192 5 view .LVU935
1192:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 3248              		.loc 1 1192 31 is_stmt 0 view .LVU936
 3249 00ac 0993     		str	r3, [sp, #36]
1193:Core/Src/stm32f7xx_hal_msp.c **** 
 3250              		.loc 1 1193 5 is_stmt 1 view .LVU937
 3251 00ae 05A9     		add	r1, sp, #20
 3252 00b0 1C48     		ldr	r0, .L197+24
 3253              	.LVL159:
1193:Core/Src/stm32f7xx_hal_msp.c **** 
 3254              		.loc 1 1193 5 is_stmt 0 view .LVU938
 3255 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 3256              	.LVL160:
 3257 00b6 BBE7     		b	.L185
 3258              	.LVL161:
 3259              	.L195:
1205:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 3260              		.loc 1 1205 5 is_stmt 1 view .LVU939
 3261              	.LBB48:
1205:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 3262              		.loc 1 1205 5 view .LVU940
1205:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 3263              		.loc 1 1205 5 view .LVU941
 3264 00b8 184B     		ldr	r3, .L197+16
 3265 00ba 1A6B     		ldr	r2, [r3, #48]
 3266 00bc 42F48072 		orr	r2, r2, #256
 3267 00c0 1A63     		str	r2, [r3, #48]
1205:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 3268              		.loc 1 1205 5 view .LVU942
 3269 00c2 1B6B     		ldr	r3, [r3, #48]
 3270 00c4 03F48073 		and	r3, r3, #256
 3271 00c8 0393     		str	r3, [sp, #12]
1205:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 3272              		.loc 1 1205 5 view .LVU943
 3273 00ca 039B     		ldr	r3, [sp, #12]
 3274              	.LBE48:
1205:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 3275              		.loc 1 1205 5 view .LVU944
ARM GAS  /tmp/ccQW9lcd.s 			page 103


1209:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3276              		.loc 1 1209 5 view .LVU945
1209:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3277              		.loc 1 1209 25 is_stmt 0 view .LVU946
 3278 00cc 0123     		movs	r3, #1
 3279 00ce 0593     		str	r3, [sp, #20]
1210:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3280              		.loc 1 1210 5 is_stmt 1 view .LVU947
1210:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3281              		.loc 1 1210 26 is_stmt 0 view .LVU948
 3282 00d0 0223     		movs	r3, #2
 3283 00d2 0693     		str	r3, [sp, #24]
1211:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3284              		.loc 1 1211 5 is_stmt 1 view .LVU949
1212:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 3285              		.loc 1 1212 5 view .LVU950
1213:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 3286              		.loc 1 1213 5 view .LVU951
1213:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 3287              		.loc 1 1213 31 is_stmt 0 view .LVU952
 3288 00d4 0993     		str	r3, [sp, #36]
1214:Core/Src/stm32f7xx_hal_msp.c **** 
 3289              		.loc 1 1214 5 is_stmt 1 view .LVU953
 3290 00d6 05A9     		add	r1, sp, #20
 3291 00d8 1348     		ldr	r0, .L197+28
 3292              	.LVL162:
1214:Core/Src/stm32f7xx_hal_msp.c **** 
 3293              		.loc 1 1214 5 is_stmt 0 view .LVU954
 3294 00da FFF7FEFF 		bl	HAL_GPIO_Init
 3295              	.LVL163:
 3296 00de A7E7     		b	.L185
 3297              	.LVL164:
 3298              	.L196:
1226:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 3299              		.loc 1 1226 5 is_stmt 1 view .LVU955
 3300              	.LBB49:
1226:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 3301              		.loc 1 1226 5 view .LVU956
1226:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 3302              		.loc 1 1226 5 view .LVU957
 3303 00e0 0E4B     		ldr	r3, .L197+16
 3304 00e2 1A6B     		ldr	r2, [r3, #48]
 3305 00e4 42F08002 		orr	r2, r2, #128
 3306 00e8 1A63     		str	r2, [r3, #48]
1226:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 3307              		.loc 1 1226 5 view .LVU958
 3308 00ea 1B6B     		ldr	r3, [r3, #48]
 3309 00ec 03F08003 		and	r3, r3, #128
 3310 00f0 0493     		str	r3, [sp, #16]
1226:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 3311              		.loc 1 1226 5 view .LVU959
 3312 00f2 049B     		ldr	r3, [sp, #16]
 3313              	.LBE49:
1226:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 3314              		.loc 1 1226 5 view .LVU960
1230:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3315              		.loc 1 1230 5 view .LVU961
ARM GAS  /tmp/ccQW9lcd.s 			page 104


1230:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3316              		.loc 1 1230 25 is_stmt 0 view .LVU962
 3317 00f4 4023     		movs	r3, #64
 3318 00f6 0593     		str	r3, [sp, #20]
1231:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3319              		.loc 1 1231 5 is_stmt 1 view .LVU963
1231:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3320              		.loc 1 1231 26 is_stmt 0 view .LVU964
 3321 00f8 0223     		movs	r3, #2
 3322 00fa 0693     		str	r3, [sp, #24]
1232:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3323              		.loc 1 1232 5 is_stmt 1 view .LVU965
1233:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 3324              		.loc 1 1233 5 view .LVU966
1234:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 3325              		.loc 1 1234 5 view .LVU967
1234:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 3326              		.loc 1 1234 31 is_stmt 0 view .LVU968
 3327 00fc 0923     		movs	r3, #9
 3328 00fe 0993     		str	r3, [sp, #36]
1235:Core/Src/stm32f7xx_hal_msp.c **** 
 3329              		.loc 1 1235 5 is_stmt 1 view .LVU969
 3330 0100 05A9     		add	r1, sp, #20
 3331 0102 0A48     		ldr	r0, .L197+32
 3332              	.LVL165:
1235:Core/Src/stm32f7xx_hal_msp.c **** 
 3333              		.loc 1 1235 5 is_stmt 0 view .LVU970
 3334 0104 FFF7FEFF 		bl	HAL_GPIO_Init
 3335              	.LVL166:
1242:Core/Src/stm32f7xx_hal_msp.c **** /**
 3336              		.loc 1 1242 1 view .LVU971
 3337 0108 92E7     		b	.L185
 3338              	.L198:
 3339 010a 00BF     		.align	2
 3340              	.L197:
 3341 010c 00000140 		.word	1073807360
 3342 0110 00040040 		.word	1073742848
 3343 0114 000C0040 		.word	1073744896
 3344 0118 00180040 		.word	1073747968
 3345 011c 00380240 		.word	1073887232
 3346 0120 00000240 		.word	1073872896
 3347 0124 00040240 		.word	1073873920
 3348 0128 00200240 		.word	1073881088
 3349 012c 001C0240 		.word	1073880064
 3350              		.cfi_endproc
 3351              	.LFE166:
 3353              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 3354              		.align	1
 3355              		.global	HAL_TIM_Base_MspDeInit
 3356              		.syntax unified
 3357              		.thumb
 3358              		.thumb_func
 3360              	HAL_TIM_Base_MspDeInit:
 3361              	.LVL167:
 3362              	.LFB167:
1250:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 3363              		.loc 1 1250 1 is_stmt 1 view -0
ARM GAS  /tmp/ccQW9lcd.s 			page 105


 3364              		.cfi_startproc
 3365              		@ args = 0, pretend = 0, frame = 0
 3366              		@ frame_needed = 0, uses_anonymous_args = 0
 3367              		@ link register save eliminated.
1251:Core/Src/stm32f7xx_hal_msp.c ****   {
 3368              		.loc 1 1251 3 view .LVU973
1251:Core/Src/stm32f7xx_hal_msp.c ****   {
 3369              		.loc 1 1251 15 is_stmt 0 view .LVU974
 3370 0000 0368     		ldr	r3, [r0]
1251:Core/Src/stm32f7xx_hal_msp.c ****   {
 3371              		.loc 1 1251 5 view .LVU975
 3372 0002 194A     		ldr	r2, .L210
 3373 0004 9342     		cmp	r3, r2
 3374 0006 0CD0     		beq	.L205
1262:Core/Src/stm32f7xx_hal_msp.c ****   {
 3375              		.loc 1 1262 8 is_stmt 1 view .LVU976
1262:Core/Src/stm32f7xx_hal_msp.c ****   {
 3376              		.loc 1 1262 10 is_stmt 0 view .LVU977
 3377 0008 B3F1804F 		cmp	r3, #1073741824
 3378 000c 10D0     		beq	.L206
1273:Core/Src/stm32f7xx_hal_msp.c ****   {
 3379              		.loc 1 1273 8 is_stmt 1 view .LVU978
1273:Core/Src/stm32f7xx_hal_msp.c ****   {
 3380              		.loc 1 1273 10 is_stmt 0 view .LVU979
 3381 000e 174A     		ldr	r2, .L210+4
 3382 0010 9342     		cmp	r3, r2
 3383 0012 13D0     		beq	.L207
1284:Core/Src/stm32f7xx_hal_msp.c ****   {
 3384              		.loc 1 1284 8 is_stmt 1 view .LVU980
1284:Core/Src/stm32f7xx_hal_msp.c ****   {
 3385              		.loc 1 1284 10 is_stmt 0 view .LVU981
 3386 0014 164A     		ldr	r2, .L210+8
 3387 0016 9342     		cmp	r3, r2
 3388 0018 17D0     		beq	.L208
1295:Core/Src/stm32f7xx_hal_msp.c ****   {
 3389              		.loc 1 1295 8 is_stmt 1 view .LVU982
1295:Core/Src/stm32f7xx_hal_msp.c ****   {
 3390              		.loc 1 1295 10 is_stmt 0 view .LVU983
 3391 001a 164A     		ldr	r2, .L210+12
 3392 001c 9342     		cmp	r3, r2
 3393 001e 1BD0     		beq	.L209
 3394              	.L199:
1307:Core/Src/stm32f7xx_hal_msp.c **** 
 3395              		.loc 1 1307 1 view .LVU984
 3396 0020 7047     		bx	lr
 3397              	.L205:
1257:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 3398              		.loc 1 1257 5 is_stmt 1 view .LVU985
 3399 0022 02F59C32 		add	r2, r2, #79872
 3400 0026 536C     		ldr	r3, [r2, #68]
 3401 0028 23F00103 		bic	r3, r3, #1
 3402 002c 5364     		str	r3, [r2, #68]
 3403 002e 7047     		bx	lr
 3404              	.L206:
1268:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 3405              		.loc 1 1268 5 view .LVU986
 3406 0030 114A     		ldr	r2, .L210+16
ARM GAS  /tmp/ccQW9lcd.s 			page 106


 3407 0032 136C     		ldr	r3, [r2, #64]
 3408 0034 23F00103 		bic	r3, r3, #1
 3409 0038 1364     		str	r3, [r2, #64]
 3410 003a 7047     		bx	lr
 3411              	.L207:
1279:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 3412              		.loc 1 1279 5 view .LVU987
 3413 003c 02F50D32 		add	r2, r2, #144384
 3414 0040 136C     		ldr	r3, [r2, #64]
 3415 0042 23F00203 		bic	r3, r3, #2
 3416 0046 1364     		str	r3, [r2, #64]
 3417 0048 7047     		bx	lr
 3418              	.L208:
1290:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 3419              		.loc 1 1290 5 view .LVU988
 3420 004a 02F50B32 		add	r2, r2, #142336
 3421 004e 136C     		ldr	r3, [r2, #64]
 3422 0050 23F00803 		bic	r3, r3, #8
 3423 0054 1364     		str	r3, [r2, #64]
 3424 0056 7047     		bx	lr
 3425              	.L209:
1301:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 3426              		.loc 1 1301 5 view .LVU989
 3427 0058 02F59A32 		add	r2, r2, #78848
 3428 005c 536C     		ldr	r3, [r2, #68]
 3429 005e 23F00203 		bic	r3, r3, #2
 3430 0062 5364     		str	r3, [r2, #68]
1307:Core/Src/stm32f7xx_hal_msp.c **** 
 3431              		.loc 1 1307 1 is_stmt 0 view .LVU990
 3432 0064 DCE7     		b	.L199
 3433              	.L211:
 3434 0066 00BF     		.align	2
 3435              	.L210:
 3436 0068 00000140 		.word	1073807360
 3437 006c 00040040 		.word	1073742848
 3438 0070 000C0040 		.word	1073744896
 3439 0074 00040140 		.word	1073808384
 3440 0078 00380240 		.word	1073887232
 3441              		.cfi_endproc
 3442              	.LFE167:
 3444              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 3445              		.align	1
 3446              		.global	HAL_TIM_PWM_MspDeInit
 3447              		.syntax unified
 3448              		.thumb
 3449              		.thumb_func
 3451              	HAL_TIM_PWM_MspDeInit:
 3452              	.LVL168:
 3453              	.LFB168:
1316:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM12)
 3454              		.loc 1 1316 1 is_stmt 1 view -0
 3455              		.cfi_startproc
 3456              		@ args = 0, pretend = 0, frame = 0
 3457              		@ frame_needed = 0, uses_anonymous_args = 0
 3458              		@ link register save eliminated.
1317:Core/Src/stm32f7xx_hal_msp.c ****   {
 3459              		.loc 1 1317 3 view .LVU992
ARM GAS  /tmp/ccQW9lcd.s 			page 107


1317:Core/Src/stm32f7xx_hal_msp.c ****   {
 3460              		.loc 1 1317 14 is_stmt 0 view .LVU993
 3461 0000 0268     		ldr	r2, [r0]
1317:Core/Src/stm32f7xx_hal_msp.c ****   {
 3462              		.loc 1 1317 5 view .LVU994
 3463 0002 054B     		ldr	r3, .L215
 3464 0004 9A42     		cmp	r2, r3
 3465 0006 00D0     		beq	.L214
 3466              	.L212:
1329:Core/Src/stm32f7xx_hal_msp.c **** 
 3467              		.loc 1 1329 1 view .LVU995
 3468 0008 7047     		bx	lr
 3469              	.L214:
1323:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 3470              		.loc 1 1323 5 is_stmt 1 view .LVU996
 3471 000a 044A     		ldr	r2, .L215+4
 3472 000c 136C     		ldr	r3, [r2, #64]
 3473 000e 23F04003 		bic	r3, r3, #64
 3474 0012 1364     		str	r3, [r2, #64]
1329:Core/Src/stm32f7xx_hal_msp.c **** 
 3475              		.loc 1 1329 1 is_stmt 0 view .LVU997
 3476 0014 F8E7     		b	.L212
 3477              	.L216:
 3478 0016 00BF     		.align	2
 3479              	.L215:
 3480 0018 00180040 		.word	1073747968
 3481 001c 00380240 		.word	1073887232
 3482              		.cfi_endproc
 3483              	.LFE168:
 3485              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 3486              		.align	1
 3487              		.global	HAL_UART_MspInit
 3488              		.syntax unified
 3489              		.thumb
 3490              		.thumb_func
 3492              	HAL_UART_MspInit:
 3493              	.LVL169:
 3494              	.LFB169:
1338:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 3495              		.loc 1 1338 1 is_stmt 1 view -0
 3496              		.cfi_startproc
 3497              		@ args = 0, pretend = 0, frame = 176
 3498              		@ frame_needed = 0, uses_anonymous_args = 0
1338:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 3499              		.loc 1 1338 1 is_stmt 0 view .LVU999
 3500 0000 70B5     		push	{r4, r5, r6, lr}
 3501              	.LCFI66:
 3502              		.cfi_def_cfa_offset 16
 3503              		.cfi_offset 4, -16
 3504              		.cfi_offset 5, -12
 3505              		.cfi_offset 6, -8
 3506              		.cfi_offset 14, -4
 3507 0002 ACB0     		sub	sp, sp, #176
 3508              	.LCFI67:
 3509              		.cfi_def_cfa_offset 192
 3510 0004 0446     		mov	r4, r0
1339:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
ARM GAS  /tmp/ccQW9lcd.s 			page 108


 3511              		.loc 1 1339 3 is_stmt 1 view .LVU1000
1339:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 3512              		.loc 1 1339 20 is_stmt 0 view .LVU1001
 3513 0006 0021     		movs	r1, #0
 3514 0008 2791     		str	r1, [sp, #156]
 3515 000a 2891     		str	r1, [sp, #160]
 3516 000c 2991     		str	r1, [sp, #164]
 3517 000e 2A91     		str	r1, [sp, #168]
 3518 0010 2B91     		str	r1, [sp, #172]
1340:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 3519              		.loc 1 1340 3 is_stmt 1 view .LVU1002
1340:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 3520              		.loc 1 1340 28 is_stmt 0 view .LVU1003
 3521 0012 8422     		movs	r2, #132
 3522 0014 06A8     		add	r0, sp, #24
 3523              	.LVL170:
1340:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 3524              		.loc 1 1340 28 view .LVU1004
 3525 0016 FFF7FEFF 		bl	memset
 3526              	.LVL171:
1341:Core/Src/stm32f7xx_hal_msp.c ****   {
 3527              		.loc 1 1341 3 is_stmt 1 view .LVU1005
1341:Core/Src/stm32f7xx_hal_msp.c ****   {
 3528              		.loc 1 1341 11 is_stmt 0 view .LVU1006
 3529 001a 2368     		ldr	r3, [r4]
1341:Core/Src/stm32f7xx_hal_msp.c ****   {
 3530              		.loc 1 1341 5 view .LVU1007
 3531 001c 394A     		ldr	r2, .L227
 3532 001e 9342     		cmp	r3, r2
 3533 0020 04D0     		beq	.L223
1383:Core/Src/stm32f7xx_hal_msp.c ****   {
 3534              		.loc 1 1383 8 is_stmt 1 view .LVU1008
1383:Core/Src/stm32f7xx_hal_msp.c ****   {
 3535              		.loc 1 1383 10 is_stmt 0 view .LVU1009
 3536 0022 394A     		ldr	r2, .L227+4
 3537 0024 9342     		cmp	r3, r2
 3538 0026 40D0     		beq	.L224
 3539              	.LVL172:
 3540              	.L217:
1418:Core/Src/stm32f7xx_hal_msp.c **** 
 3541              		.loc 1 1418 1 view .LVU1010
 3542 0028 2CB0     		add	sp, sp, #176
 3543              	.LCFI68:
 3544              		.cfi_remember_state
 3545              		.cfi_def_cfa_offset 16
 3546              		@ sp needed
 3547 002a 70BD     		pop	{r4, r5, r6, pc}
 3548              	.LVL173:
 3549              	.L223:
 3550              	.LCFI69:
 3551              		.cfi_restore_state
1349:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 3552              		.loc 1 1349 5 is_stmt 1 view .LVU1011
1349:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 3553              		.loc 1 1349 46 is_stmt 0 view .LVU1012
 3554 002c 4023     		movs	r3, #64
 3555 002e 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/ccQW9lcd.s 			page 109


1350:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 3556              		.loc 1 1350 5 is_stmt 1 view .LVU1013
1351:Core/Src/stm32f7xx_hal_msp.c ****     {
 3557              		.loc 1 1351 5 view .LVU1014
1351:Core/Src/stm32f7xx_hal_msp.c ****     {
 3558              		.loc 1 1351 9 is_stmt 0 view .LVU1015
 3559 0030 06A8     		add	r0, sp, #24
 3560 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 3561              	.LVL174:
1351:Core/Src/stm32f7xx_hal_msp.c ****     {
 3562              		.loc 1 1351 8 view .LVU1016
 3563 0036 0028     		cmp	r0, #0
 3564 0038 34D1     		bne	.L225
 3565              	.L219:
1357:Core/Src/stm32f7xx_hal_msp.c **** 
 3566              		.loc 1 1357 5 is_stmt 1 view .LVU1017
 3567              	.LBB50:
1357:Core/Src/stm32f7xx_hal_msp.c **** 
 3568              		.loc 1 1357 5 view .LVU1018
1357:Core/Src/stm32f7xx_hal_msp.c **** 
 3569              		.loc 1 1357 5 view .LVU1019
 3570 003a 344B     		ldr	r3, .L227+8
 3571 003c 5A6C     		ldr	r2, [r3, #68]
 3572 003e 42F01002 		orr	r2, r2, #16
 3573 0042 5A64     		str	r2, [r3, #68]
1357:Core/Src/stm32f7xx_hal_msp.c **** 
 3574              		.loc 1 1357 5 view .LVU1020
 3575 0044 5A6C     		ldr	r2, [r3, #68]
 3576 0046 02F01002 		and	r2, r2, #16
 3577 004a 0192     		str	r2, [sp, #4]
1357:Core/Src/stm32f7xx_hal_msp.c **** 
 3578              		.loc 1 1357 5 view .LVU1021
 3579 004c 019A     		ldr	r2, [sp, #4]
 3580              	.LBE50:
1357:Core/Src/stm32f7xx_hal_msp.c **** 
 3581              		.loc 1 1357 5 view .LVU1022
1359:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 3582              		.loc 1 1359 5 view .LVU1023
 3583              	.LBB51:
1359:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 3584              		.loc 1 1359 5 view .LVU1024
1359:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 3585              		.loc 1 1359 5 view .LVU1025
 3586 004e 1A6B     		ldr	r2, [r3, #48]
 3587 0050 42F00202 		orr	r2, r2, #2
 3588 0054 1A63     		str	r2, [r3, #48]
1359:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 3589              		.loc 1 1359 5 view .LVU1026
 3590 0056 1A6B     		ldr	r2, [r3, #48]
 3591 0058 02F00202 		and	r2, r2, #2
 3592 005c 0292     		str	r2, [sp, #8]
1359:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 3593              		.loc 1 1359 5 view .LVU1027
 3594 005e 029A     		ldr	r2, [sp, #8]
 3595              	.LBE51:
1359:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 3596              		.loc 1 1359 5 view .LVU1028
ARM GAS  /tmp/ccQW9lcd.s 			page 110


1360:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 3597              		.loc 1 1360 5 view .LVU1029
 3598              	.LBB52:
1360:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 3599              		.loc 1 1360 5 view .LVU1030
1360:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 3600              		.loc 1 1360 5 view .LVU1031
 3601 0060 1A6B     		ldr	r2, [r3, #48]
 3602 0062 42F00102 		orr	r2, r2, #1
 3603 0066 1A63     		str	r2, [r3, #48]
1360:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 3604              		.loc 1 1360 5 view .LVU1032
 3605 0068 1B6B     		ldr	r3, [r3, #48]
 3606 006a 03F00103 		and	r3, r3, #1
 3607 006e 0393     		str	r3, [sp, #12]
1360:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 3608              		.loc 1 1360 5 view .LVU1033
 3609 0070 039B     		ldr	r3, [sp, #12]
 3610              	.LBE52:
1360:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 3611              		.loc 1 1360 5 view .LVU1034
1365:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3612              		.loc 1 1365 5 view .LVU1035
1365:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3613              		.loc 1 1365 25 is_stmt 0 view .LVU1036
 3614 0072 8023     		movs	r3, #128
 3615 0074 2793     		str	r3, [sp, #156]
1366:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3616              		.loc 1 1366 5 is_stmt 1 view .LVU1037
1366:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3617              		.loc 1 1366 26 is_stmt 0 view .LVU1038
 3618 0076 0226     		movs	r6, #2
 3619 0078 2896     		str	r6, [sp, #160]
1367:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3620              		.loc 1 1367 5 is_stmt 1 view .LVU1039
1367:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3621              		.loc 1 1367 26 is_stmt 0 view .LVU1040
 3622 007a 0024     		movs	r4, #0
 3623              	.LVL175:
1367:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3624              		.loc 1 1367 26 view .LVU1041
 3625 007c 2994     		str	r4, [sp, #164]
1368:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 3626              		.loc 1 1368 5 is_stmt 1 view .LVU1042
1368:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 3627              		.loc 1 1368 27 is_stmt 0 view .LVU1043
 3628 007e 2A94     		str	r4, [sp, #168]
1369:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 3629              		.loc 1 1369 5 is_stmt 1 view .LVU1044
1369:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 3630              		.loc 1 1369 31 is_stmt 0 view .LVU1045
 3631 0080 0725     		movs	r5, #7
 3632 0082 2B95     		str	r5, [sp, #172]
1370:Core/Src/stm32f7xx_hal_msp.c **** 
 3633              		.loc 1 1370 5 is_stmt 1 view .LVU1046
 3634 0084 27A9     		add	r1, sp, #156
 3635 0086 2248     		ldr	r0, .L227+12
ARM GAS  /tmp/ccQW9lcd.s 			page 111


 3636 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 3637              	.LVL176:
1372:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3638              		.loc 1 1372 5 view .LVU1047
1372:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3639              		.loc 1 1372 25 is_stmt 0 view .LVU1048
 3640 008c 4FF40073 		mov	r3, #512
 3641 0090 2793     		str	r3, [sp, #156]
1373:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3642              		.loc 1 1373 5 is_stmt 1 view .LVU1049
1373:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3643              		.loc 1 1373 26 is_stmt 0 view .LVU1050
 3644 0092 2896     		str	r6, [sp, #160]
1374:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3645              		.loc 1 1374 5 is_stmt 1 view .LVU1051
1374:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3646              		.loc 1 1374 26 is_stmt 0 view .LVU1052
 3647 0094 2994     		str	r4, [sp, #164]
1375:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 3648              		.loc 1 1375 5 is_stmt 1 view .LVU1053
1375:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 3649              		.loc 1 1375 27 is_stmt 0 view .LVU1054
 3650 0096 2A94     		str	r4, [sp, #168]
1376:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 3651              		.loc 1 1376 5 is_stmt 1 view .LVU1055
1376:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 3652              		.loc 1 1376 31 is_stmt 0 view .LVU1056
 3653 0098 2B95     		str	r5, [sp, #172]
1377:Core/Src/stm32f7xx_hal_msp.c **** 
 3654              		.loc 1 1377 5 is_stmt 1 view .LVU1057
 3655 009a 27A9     		add	r1, sp, #156
 3656 009c 1D48     		ldr	r0, .L227+16
 3657 009e FFF7FEFF 		bl	HAL_GPIO_Init
 3658              	.LVL177:
 3659 00a2 C1E7     		b	.L217
 3660              	.LVL178:
 3661              	.L225:
1353:Core/Src/stm32f7xx_hal_msp.c ****     }
 3662              		.loc 1 1353 7 view .LVU1058
 3663 00a4 FFF7FEFF 		bl	Error_Handler
 3664              	.LVL179:
 3665 00a8 C7E7     		b	.L219
 3666              	.L224:
1391:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 3667              		.loc 1 1391 5 view .LVU1059
1391:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 3668              		.loc 1 1391 46 is_stmt 0 view .LVU1060
 3669 00aa 4FF40063 		mov	r3, #2048
 3670 00ae 0693     		str	r3, [sp, #24]
1392:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 3671              		.loc 1 1392 5 is_stmt 1 view .LVU1061
1393:Core/Src/stm32f7xx_hal_msp.c ****     {
 3672              		.loc 1 1393 5 view .LVU1062
1393:Core/Src/stm32f7xx_hal_msp.c ****     {
 3673              		.loc 1 1393 9 is_stmt 0 view .LVU1063
 3674 00b0 06A8     		add	r0, sp, #24
 3675 00b2 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
ARM GAS  /tmp/ccQW9lcd.s 			page 112


 3676              	.LVL180:
1393:Core/Src/stm32f7xx_hal_msp.c ****     {
 3677              		.loc 1 1393 8 view .LVU1064
 3678 00b6 08BB     		cbnz	r0, .L226
 3679              	.L221:
1399:Core/Src/stm32f7xx_hal_msp.c **** 
 3680              		.loc 1 1399 5 is_stmt 1 view .LVU1065
 3681              	.LBB53:
1399:Core/Src/stm32f7xx_hal_msp.c **** 
 3682              		.loc 1 1399 5 view .LVU1066
1399:Core/Src/stm32f7xx_hal_msp.c **** 
 3683              		.loc 1 1399 5 view .LVU1067
 3684 00b8 144B     		ldr	r3, .L227+8
 3685 00ba 5A6C     		ldr	r2, [r3, #68]
 3686 00bc 42F02002 		orr	r2, r2, #32
 3687 00c0 5A64     		str	r2, [r3, #68]
1399:Core/Src/stm32f7xx_hal_msp.c **** 
 3688              		.loc 1 1399 5 view .LVU1068
 3689 00c2 5A6C     		ldr	r2, [r3, #68]
 3690 00c4 02F02002 		and	r2, r2, #32
 3691 00c8 0492     		str	r2, [sp, #16]
1399:Core/Src/stm32f7xx_hal_msp.c **** 
 3692              		.loc 1 1399 5 view .LVU1069
 3693 00ca 049A     		ldr	r2, [sp, #16]
 3694              	.LBE53:
1399:Core/Src/stm32f7xx_hal_msp.c **** 
 3695              		.loc 1 1399 5 view .LVU1070
1401:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 3696              		.loc 1 1401 5 view .LVU1071
 3697              	.LBB54:
1401:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 3698              		.loc 1 1401 5 view .LVU1072
1401:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 3699              		.loc 1 1401 5 view .LVU1073
 3700 00cc 1A6B     		ldr	r2, [r3, #48]
 3701 00ce 42F00402 		orr	r2, r2, #4
 3702 00d2 1A63     		str	r2, [r3, #48]
1401:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 3703              		.loc 1 1401 5 view .LVU1074
 3704 00d4 1B6B     		ldr	r3, [r3, #48]
 3705 00d6 03F00403 		and	r3, r3, #4
 3706 00da 0593     		str	r3, [sp, #20]
1401:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 3707              		.loc 1 1401 5 view .LVU1075
 3708 00dc 059B     		ldr	r3, [sp, #20]
 3709              	.LBE54:
1401:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 3710              		.loc 1 1401 5 view .LVU1076
1406:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3711              		.loc 1 1406 5 view .LVU1077
1406:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3712              		.loc 1 1406 25 is_stmt 0 view .LVU1078
 3713 00de C023     		movs	r3, #192
 3714 00e0 2793     		str	r3, [sp, #156]
1407:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3715              		.loc 1 1407 5 is_stmt 1 view .LVU1079
1407:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccQW9lcd.s 			page 113


 3716              		.loc 1 1407 26 is_stmt 0 view .LVU1080
 3717 00e2 0223     		movs	r3, #2
 3718 00e4 2893     		str	r3, [sp, #160]
1408:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 3719              		.loc 1 1408 5 is_stmt 1 view .LVU1081
1408:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 3720              		.loc 1 1408 26 is_stmt 0 view .LVU1082
 3721 00e6 0023     		movs	r3, #0
 3722 00e8 2993     		str	r3, [sp, #164]
1409:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 3723              		.loc 1 1409 5 is_stmt 1 view .LVU1083
1409:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 3724              		.loc 1 1409 27 is_stmt 0 view .LVU1084
 3725 00ea 0323     		movs	r3, #3
 3726 00ec 2A93     		str	r3, [sp, #168]
1410:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 3727              		.loc 1 1410 5 is_stmt 1 view .LVU1085
1410:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 3728              		.loc 1 1410 31 is_stmt 0 view .LVU1086
 3729 00ee 0823     		movs	r3, #8
 3730 00f0 2B93     		str	r3, [sp, #172]
1411:Core/Src/stm32f7xx_hal_msp.c **** 
 3731              		.loc 1 1411 5 is_stmt 1 view .LVU1087
 3732 00f2 27A9     		add	r1, sp, #156
 3733 00f4 0848     		ldr	r0, .L227+20
 3734 00f6 FFF7FEFF 		bl	HAL_GPIO_Init
 3735              	.LVL181:
1418:Core/Src/stm32f7xx_hal_msp.c **** 
 3736              		.loc 1 1418 1 is_stmt 0 view .LVU1088
 3737 00fa 95E7     		b	.L217
 3738              	.L226:
1395:Core/Src/stm32f7xx_hal_msp.c ****     }
 3739              		.loc 1 1395 7 is_stmt 1 view .LVU1089
 3740 00fc FFF7FEFF 		bl	Error_Handler
 3741              	.LVL182:
 3742 0100 DAE7     		b	.L221
 3743              	.L228:
 3744 0102 00BF     		.align	2
 3745              	.L227:
 3746 0104 00100140 		.word	1073811456
 3747 0108 00140140 		.word	1073812480
 3748 010c 00380240 		.word	1073887232
 3749 0110 00040240 		.word	1073873920
 3750 0114 00000240 		.word	1073872896
 3751 0118 00080240 		.word	1073874944
 3752              		.cfi_endproc
 3753              	.LFE169:
 3755              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 3756              		.align	1
 3757              		.global	HAL_UART_MspDeInit
 3758              		.syntax unified
 3759              		.thumb
 3760              		.thumb_func
 3762              	HAL_UART_MspDeInit:
 3763              	.LVL183:
 3764              	.LFB170:
1427:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
ARM GAS  /tmp/ccQW9lcd.s 			page 114


 3765              		.loc 1 1427 1 view -0
 3766              		.cfi_startproc
 3767              		@ args = 0, pretend = 0, frame = 0
 3768              		@ frame_needed = 0, uses_anonymous_args = 0
1427:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 3769              		.loc 1 1427 1 is_stmt 0 view .LVU1091
 3770 0000 08B5     		push	{r3, lr}
 3771              	.LCFI70:
 3772              		.cfi_def_cfa_offset 8
 3773              		.cfi_offset 3, -8
 3774              		.cfi_offset 14, -4
1428:Core/Src/stm32f7xx_hal_msp.c ****   {
 3775              		.loc 1 1428 3 is_stmt 1 view .LVU1092
1428:Core/Src/stm32f7xx_hal_msp.c ****   {
 3776              		.loc 1 1428 11 is_stmt 0 view .LVU1093
 3777 0002 0368     		ldr	r3, [r0]
1428:Core/Src/stm32f7xx_hal_msp.c ****   {
 3778              		.loc 1 1428 5 view .LVU1094
 3779 0004 104A     		ldr	r2, .L235
 3780 0006 9342     		cmp	r3, r2
 3781 0008 03D0     		beq	.L233
1448:Core/Src/stm32f7xx_hal_msp.c ****   {
 3782              		.loc 1 1448 8 is_stmt 1 view .LVU1095
1448:Core/Src/stm32f7xx_hal_msp.c ****   {
 3783              		.loc 1 1448 10 is_stmt 0 view .LVU1096
 3784 000a 104A     		ldr	r2, .L235+4
 3785 000c 9342     		cmp	r3, r2
 3786 000e 10D0     		beq	.L234
 3787              	.LVL184:
 3788              	.L229:
1467:Core/Src/stm32f7xx_hal_msp.c **** 
 3789              		.loc 1 1467 1 view .LVU1097
 3790 0010 08BD     		pop	{r3, pc}
 3791              	.LVL185:
 3792              	.L233:
1434:Core/Src/stm32f7xx_hal_msp.c **** 
 3793              		.loc 1 1434 5 is_stmt 1 view .LVU1098
 3794 0012 02F59432 		add	r2, r2, #75776
 3795 0016 536C     		ldr	r3, [r2, #68]
 3796 0018 23F01003 		bic	r3, r3, #16
 3797 001c 5364     		str	r3, [r2, #68]
1440:Core/Src/stm32f7xx_hal_msp.c **** 
 3798              		.loc 1 1440 5 view .LVU1099
 3799 001e 8021     		movs	r1, #128
 3800 0020 0B48     		ldr	r0, .L235+8
 3801              	.LVL186:
1440:Core/Src/stm32f7xx_hal_msp.c **** 
 3802              		.loc 1 1440 5 is_stmt 0 view .LVU1100
 3803 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 3804              	.LVL187:
1442:Core/Src/stm32f7xx_hal_msp.c **** 
 3805              		.loc 1 1442 5 is_stmt 1 view .LVU1101
 3806 0026 4FF40071 		mov	r1, #512
 3807 002a 0A48     		ldr	r0, .L235+12
 3808 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 3809              	.LVL188:
 3810 0030 EEE7     		b	.L229
ARM GAS  /tmp/ccQW9lcd.s 			page 115


 3811              	.LVL189:
 3812              	.L234:
1454:Core/Src/stm32f7xx_hal_msp.c **** 
 3813              		.loc 1 1454 5 view .LVU1102
 3814 0032 02F59232 		add	r2, r2, #74752
 3815 0036 536C     		ldr	r3, [r2, #68]
 3816 0038 23F02003 		bic	r3, r3, #32
 3817 003c 5364     		str	r3, [r2, #68]
1460:Core/Src/stm32f7xx_hal_msp.c **** 
 3818              		.loc 1 1460 5 view .LVU1103
 3819 003e C021     		movs	r1, #192
 3820 0040 0548     		ldr	r0, .L235+16
 3821              	.LVL190:
1460:Core/Src/stm32f7xx_hal_msp.c **** 
 3822              		.loc 1 1460 5 is_stmt 0 view .LVU1104
 3823 0042 FFF7FEFF 		bl	HAL_GPIO_DeInit
 3824              	.LVL191:
1467:Core/Src/stm32f7xx_hal_msp.c **** 
 3825              		.loc 1 1467 1 view .LVU1105
 3826 0046 E3E7     		b	.L229
 3827              	.L236:
 3828              		.align	2
 3829              	.L235:
 3830 0048 00100140 		.word	1073811456
 3831 004c 00140140 		.word	1073812480
 3832 0050 00040240 		.word	1073873920
 3833 0054 00000240 		.word	1073872896
 3834 0058 00080240 		.word	1073874944
 3835              		.cfi_endproc
 3836              	.LFE170:
 3838              		.section	.text.HAL_SDRAM_MspInit,"ax",%progbits
 3839              		.align	1
 3840              		.global	HAL_SDRAM_MspInit
 3841              		.syntax unified
 3842              		.thumb
 3843              		.thumb_func
 3845              	HAL_SDRAM_MspInit:
 3846              	.LVL192:
 3847              	.LFB172:
1577:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 3848              		.loc 1 1577 52 is_stmt 1 view -0
 3849              		.cfi_startproc
 3850              		@ args = 0, pretend = 0, frame = 0
 3851              		@ frame_needed = 0, uses_anonymous_args = 0
1577:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 3852              		.loc 1 1577 52 is_stmt 0 view .LVU1107
 3853 0000 08B5     		push	{r3, lr}
 3854              	.LCFI71:
 3855              		.cfi_def_cfa_offset 8
 3856              		.cfi_offset 3, -8
 3857              		.cfi_offset 14, -4
1581:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
 3858              		.loc 1 1581 3 is_stmt 1 view .LVU1108
 3859 0002 FFF7FEFF 		bl	HAL_FMC_MspInit
 3860              	.LVL193:
1585:Core/Src/stm32f7xx_hal_msp.c **** 
 3861              		.loc 1 1585 1 is_stmt 0 view .LVU1109
ARM GAS  /tmp/ccQW9lcd.s 			page 116


 3862 0006 08BD     		pop	{r3, pc}
 3863              		.cfi_endproc
 3864              	.LFE172:
 3866              		.section	.text.HAL_SDRAM_MspDeInit,"ax",%progbits
 3867              		.align	1
 3868              		.global	HAL_SDRAM_MspDeInit
 3869              		.syntax unified
 3870              		.thumb
 3871              		.thumb_func
 3873              	HAL_SDRAM_MspDeInit:
 3874              	.LVL194:
 3875              	.LFB174:
1662:Core/Src/stm32f7xx_hal_msp.c **** 
1663:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SDRAM_MspDeInit(SDRAM_HandleTypeDef* hsdram){
 3876              		.loc 1 1663 54 is_stmt 1 view -0
 3877              		.cfi_startproc
 3878              		@ args = 0, pretend = 0, frame = 0
 3879              		@ frame_needed = 0, uses_anonymous_args = 0
 3880              		.loc 1 1663 54 is_stmt 0 view .LVU1111
 3881 0000 08B5     		push	{r3, lr}
 3882              	.LCFI72:
 3883              		.cfi_def_cfa_offset 8
 3884              		.cfi_offset 3, -8
 3885              		.cfi_offset 14, -4
1664:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 0 */
1665:Core/Src/stm32f7xx_hal_msp.c **** 
1666:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDRAM_MspDeInit 0 */
1667:Core/Src/stm32f7xx_hal_msp.c ****   HAL_FMC_MspDeInit();
 3886              		.loc 1 1667 3 is_stmt 1 view .LVU1112
 3887 0002 FFF7FEFF 		bl	HAL_FMC_MspDeInit
 3888              	.LVL195:
1668:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 1 */
1669:Core/Src/stm32f7xx_hal_msp.c **** 
1670:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDRAM_MspDeInit 1 */
1671:Core/Src/stm32f7xx_hal_msp.c **** }
 3889              		.loc 1 1671 1 is_stmt 0 view .LVU1113
 3890 0006 08BD     		pop	{r3, pc}
 3891              		.cfi_endproc
 3892              	.LFE174:
 3894              		.section	.text.HAL_SAI_MspInit,"ax",%progbits
 3895              		.align	1
 3896              		.global	HAL_SAI_MspInit
 3897              		.syntax unified
 3898              		.thumb
 3899              		.thumb_func
 3901              	HAL_SAI_MspInit:
 3902              	.LVL196:
 3903              	.LFB175:
1672:Core/Src/stm32f7xx_hal_msp.c **** 
1673:Core/Src/stm32f7xx_hal_msp.c **** static uint32_t SAI2_client =0;
1674:Core/Src/stm32f7xx_hal_msp.c **** 
1675:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
1676:Core/Src/stm32f7xx_hal_msp.c **** {
 3904              		.loc 1 1676 1 is_stmt 1 view -0
 3905              		.cfi_startproc
 3906              		@ args = 0, pretend = 0, frame = 32
 3907              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccQW9lcd.s 			page 117


 3908              		.loc 1 1676 1 is_stmt 0 view .LVU1115
 3909 0000 10B5     		push	{r4, lr}
 3910              	.LCFI73:
 3911              		.cfi_def_cfa_offset 8
 3912              		.cfi_offset 4, -8
 3913              		.cfi_offset 14, -4
 3914 0002 88B0     		sub	sp, sp, #32
 3915              	.LCFI74:
 3916              		.cfi_def_cfa_offset 40
 3917 0004 0446     		mov	r4, r0
1677:Core/Src/stm32f7xx_hal_msp.c **** 
1678:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 3918              		.loc 1 1678 3 is_stmt 1 view .LVU1116
1679:Core/Src/stm32f7xx_hal_msp.c **** /* SAI2 */
1680:Core/Src/stm32f7xx_hal_msp.c ****     if(hsai->Instance==SAI2_Block_A)
 3919              		.loc 1 1680 5 view .LVU1117
 3920              		.loc 1 1680 12 is_stmt 0 view .LVU1118
 3921 0006 0268     		ldr	r2, [r0]
 3922              		.loc 1 1680 7 view .LVU1119
 3923 0008 224B     		ldr	r3, .L249
 3924 000a 9A42     		cmp	r2, r3
 3925 000c 05D0     		beq	.L247
 3926              	.LVL197:
 3927              	.L242:
1681:Core/Src/stm32f7xx_hal_msp.c ****     {
1682:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1683:Core/Src/stm32f7xx_hal_msp.c ****     if (SAI2_client == 0)
1684:Core/Src/stm32f7xx_hal_msp.c ****     {
1685:Core/Src/stm32f7xx_hal_msp.c ****        __HAL_RCC_SAI2_CLK_ENABLE();
1686:Core/Src/stm32f7xx_hal_msp.c ****     }
1687:Core/Src/stm32f7xx_hal_msp.c ****     SAI2_client ++;
1688:Core/Src/stm32f7xx_hal_msp.c **** 
1689:Core/Src/stm32f7xx_hal_msp.c ****     /**SAI2_A_Block_A GPIO Configuration
1690:Core/Src/stm32f7xx_hal_msp.c ****     PI4     ------> SAI2_MCLK_A
1691:Core/Src/stm32f7xx_hal_msp.c ****     PI5     ------> SAI2_SCK_A
1692:Core/Src/stm32f7xx_hal_msp.c ****     PI7     ------> SAI2_FS_A
1693:Core/Src/stm32f7xx_hal_msp.c ****     PI6     ------> SAI2_SD_A
1694:Core/Src/stm32f7xx_hal_msp.c ****     */
1695:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
1696:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1697:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1698:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1699:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
1700:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
1701:Core/Src/stm32f7xx_hal_msp.c **** 
1702:Core/Src/stm32f7xx_hal_msp.c ****     }
1703:Core/Src/stm32f7xx_hal_msp.c ****     if(hsai->Instance==SAI2_Block_B)
 3928              		.loc 1 1703 5 is_stmt 1 view .LVU1120
 3929              		.loc 1 1703 12 is_stmt 0 view .LVU1121
 3930 000e 2268     		ldr	r2, [r4]
 3931              		.loc 1 1703 7 view .LVU1122
 3932 0010 214B     		ldr	r3, .L249+4
 3933 0012 9A42     		cmp	r2, r3
 3934 0014 1FD0     		beq	.L248
 3935              	.L241:
1704:Core/Src/stm32f7xx_hal_msp.c ****     {
1705:Core/Src/stm32f7xx_hal_msp.c ****       /* Peripheral clock enable */
ARM GAS  /tmp/ccQW9lcd.s 			page 118


1706:Core/Src/stm32f7xx_hal_msp.c ****       if (SAI2_client == 0)
1707:Core/Src/stm32f7xx_hal_msp.c ****       {
1708:Core/Src/stm32f7xx_hal_msp.c ****        __HAL_RCC_SAI2_CLK_ENABLE();
1709:Core/Src/stm32f7xx_hal_msp.c ****       }
1710:Core/Src/stm32f7xx_hal_msp.c ****     SAI2_client ++;
1711:Core/Src/stm32f7xx_hal_msp.c **** 
1712:Core/Src/stm32f7xx_hal_msp.c ****     /**SAI2_B_Block_B GPIO Configuration
1713:Core/Src/stm32f7xx_hal_msp.c ****     PG10     ------> SAI2_SD_B
1714:Core/Src/stm32f7xx_hal_msp.c ****     */
1715:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SAI2_SDB_Pin;
1716:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1717:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1718:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1719:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
1720:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
1721:Core/Src/stm32f7xx_hal_msp.c **** 
1722:Core/Src/stm32f7xx_hal_msp.c ****     }
1723:Core/Src/stm32f7xx_hal_msp.c **** }
 3936              		.loc 1 1723 1 view .LVU1123
 3937 0016 08B0     		add	sp, sp, #32
 3938              	.LCFI75:
 3939              		.cfi_remember_state
 3940              		.cfi_def_cfa_offset 8
 3941              		@ sp needed
 3942 0018 10BD     		pop	{r4, pc}
 3943              	.LVL198:
 3944              	.L247:
 3945              	.LCFI76:
 3946              		.cfi_restore_state
1683:Core/Src/stm32f7xx_hal_msp.c ****     {
 3947              		.loc 1 1683 5 is_stmt 1 view .LVU1124
1683:Core/Src/stm32f7xx_hal_msp.c ****     {
 3948              		.loc 1 1683 21 is_stmt 0 view .LVU1125
 3949 001a 204B     		ldr	r3, .L249+8
 3950 001c 1B68     		ldr	r3, [r3]
1683:Core/Src/stm32f7xx_hal_msp.c ****     {
 3951              		.loc 1 1683 8 view .LVU1126
 3952 001e 4BB9     		cbnz	r3, .L243
1685:Core/Src/stm32f7xx_hal_msp.c ****     }
 3953              		.loc 1 1685 8 is_stmt 1 view .LVU1127
 3954              	.LBB55:
1685:Core/Src/stm32f7xx_hal_msp.c ****     }
 3955              		.loc 1 1685 8 view .LVU1128
1685:Core/Src/stm32f7xx_hal_msp.c ****     }
 3956              		.loc 1 1685 8 view .LVU1129
 3957 0020 1F4A     		ldr	r2, .L249+12
 3958 0022 516C     		ldr	r1, [r2, #68]
 3959 0024 41F40001 		orr	r1, r1, #8388608
 3960 0028 5164     		str	r1, [r2, #68]
1685:Core/Src/stm32f7xx_hal_msp.c ****     }
 3961              		.loc 1 1685 8 view .LVU1130
 3962 002a 526C     		ldr	r2, [r2, #68]
 3963 002c 02F40002 		and	r2, r2, #8388608
 3964 0030 0192     		str	r2, [sp, #4]
1685:Core/Src/stm32f7xx_hal_msp.c ****     }
 3965              		.loc 1 1685 8 view .LVU1131
 3966 0032 019A     		ldr	r2, [sp, #4]
ARM GAS  /tmp/ccQW9lcd.s 			page 119


 3967              	.L243:
 3968              	.LBE55:
1685:Core/Src/stm32f7xx_hal_msp.c ****     }
 3969              		.loc 1 1685 8 discriminator 1 view .LVU1132
1687:Core/Src/stm32f7xx_hal_msp.c **** 
 3970              		.loc 1 1687 5 discriminator 1 view .LVU1133
1687:Core/Src/stm32f7xx_hal_msp.c **** 
 3971              		.loc 1 1687 17 is_stmt 0 discriminator 1 view .LVU1134
 3972 0034 0133     		adds	r3, r3, #1
 3973 0036 194A     		ldr	r2, .L249+8
 3974 0038 1360     		str	r3, [r2]
1695:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3975              		.loc 1 1695 5 is_stmt 1 discriminator 1 view .LVU1135
1695:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3976              		.loc 1 1695 25 is_stmt 0 discriminator 1 view .LVU1136
 3977 003a F023     		movs	r3, #240
 3978 003c 0393     		str	r3, [sp, #12]
1696:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3979              		.loc 1 1696 5 is_stmt 1 discriminator 1 view .LVU1137
1696:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3980              		.loc 1 1696 26 is_stmt 0 discriminator 1 view .LVU1138
 3981 003e 0223     		movs	r3, #2
 3982 0040 0493     		str	r3, [sp, #16]
1697:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3983              		.loc 1 1697 5 is_stmt 1 discriminator 1 view .LVU1139
1697:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3984              		.loc 1 1697 26 is_stmt 0 discriminator 1 view .LVU1140
 3985 0042 0023     		movs	r3, #0
 3986 0044 0593     		str	r3, [sp, #20]
1698:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 3987              		.loc 1 1698 5 is_stmt 1 discriminator 1 view .LVU1141
1698:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 3988              		.loc 1 1698 27 is_stmt 0 discriminator 1 view .LVU1142
 3989 0046 0693     		str	r3, [sp, #24]
1699:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 3990              		.loc 1 1699 5 is_stmt 1 discriminator 1 view .LVU1143
1699:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 3991              		.loc 1 1699 31 is_stmt 0 discriminator 1 view .LVU1144
 3992 0048 0A23     		movs	r3, #10
 3993 004a 0793     		str	r3, [sp, #28]
1700:Core/Src/stm32f7xx_hal_msp.c **** 
 3994              		.loc 1 1700 5 is_stmt 1 discriminator 1 view .LVU1145
 3995 004c 03A9     		add	r1, sp, #12
 3996 004e 1548     		ldr	r0, .L249+16
 3997              	.LVL199:
1700:Core/Src/stm32f7xx_hal_msp.c **** 
 3998              		.loc 1 1700 5 is_stmt 0 discriminator 1 view .LVU1146
 3999 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 4000              	.LVL200:
 4001 0054 DBE7     		b	.L242
 4002              	.L248:
1706:Core/Src/stm32f7xx_hal_msp.c ****       {
 4003              		.loc 1 1706 7 is_stmt 1 view .LVU1147
1706:Core/Src/stm32f7xx_hal_msp.c ****       {
 4004              		.loc 1 1706 23 is_stmt 0 view .LVU1148
 4005 0056 114B     		ldr	r3, .L249+8
 4006 0058 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccQW9lcd.s 			page 120


1706:Core/Src/stm32f7xx_hal_msp.c ****       {
 4007              		.loc 1 1706 10 view .LVU1149
 4008 005a 4BB9     		cbnz	r3, .L245
1708:Core/Src/stm32f7xx_hal_msp.c ****       }
 4009              		.loc 1 1708 8 is_stmt 1 view .LVU1150
 4010              	.LBB56:
1708:Core/Src/stm32f7xx_hal_msp.c ****       }
 4011              		.loc 1 1708 8 view .LVU1151
1708:Core/Src/stm32f7xx_hal_msp.c ****       }
 4012              		.loc 1 1708 8 view .LVU1152
 4013 005c 104A     		ldr	r2, .L249+12
 4014 005e 516C     		ldr	r1, [r2, #68]
 4015 0060 41F40001 		orr	r1, r1, #8388608
 4016 0064 5164     		str	r1, [r2, #68]
1708:Core/Src/stm32f7xx_hal_msp.c ****       }
 4017              		.loc 1 1708 8 view .LVU1153
 4018 0066 526C     		ldr	r2, [r2, #68]
 4019 0068 02F40002 		and	r2, r2, #8388608
 4020 006c 0292     		str	r2, [sp, #8]
1708:Core/Src/stm32f7xx_hal_msp.c ****       }
 4021              		.loc 1 1708 8 view .LVU1154
 4022 006e 029A     		ldr	r2, [sp, #8]
 4023              	.L245:
 4024              	.LBE56:
1708:Core/Src/stm32f7xx_hal_msp.c ****       }
 4025              		.loc 1 1708 8 discriminator 1 view .LVU1155
1710:Core/Src/stm32f7xx_hal_msp.c **** 
 4026              		.loc 1 1710 5 discriminator 1 view .LVU1156
1710:Core/Src/stm32f7xx_hal_msp.c **** 
 4027              		.loc 1 1710 17 is_stmt 0 discriminator 1 view .LVU1157
 4028 0070 0133     		adds	r3, r3, #1
 4029 0072 0A4A     		ldr	r2, .L249+8
 4030 0074 1360     		str	r3, [r2]
1715:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 4031              		.loc 1 1715 5 is_stmt 1 discriminator 1 view .LVU1158
1715:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 4032              		.loc 1 1715 25 is_stmt 0 discriminator 1 view .LVU1159
 4033 0076 4FF48063 		mov	r3, #1024
 4034 007a 0393     		str	r3, [sp, #12]
1716:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 4035              		.loc 1 1716 5 is_stmt 1 discriminator 1 view .LVU1160
1716:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 4036              		.loc 1 1716 26 is_stmt 0 discriminator 1 view .LVU1161
 4037 007c 0223     		movs	r3, #2
 4038 007e 0493     		str	r3, [sp, #16]
1717:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 4039              		.loc 1 1717 5 is_stmt 1 discriminator 1 view .LVU1162
1717:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 4040              		.loc 1 1717 26 is_stmt 0 discriminator 1 view .LVU1163
 4041 0080 0023     		movs	r3, #0
 4042 0082 0593     		str	r3, [sp, #20]
1718:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 4043              		.loc 1 1718 5 is_stmt 1 discriminator 1 view .LVU1164
1718:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 4044              		.loc 1 1718 27 is_stmt 0 discriminator 1 view .LVU1165
 4045 0084 0693     		str	r3, [sp, #24]
1719:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
ARM GAS  /tmp/ccQW9lcd.s 			page 121


 4046              		.loc 1 1719 5 is_stmt 1 discriminator 1 view .LVU1166
1719:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 4047              		.loc 1 1719 31 is_stmt 0 discriminator 1 view .LVU1167
 4048 0086 0A23     		movs	r3, #10
 4049 0088 0793     		str	r3, [sp, #28]
1720:Core/Src/stm32f7xx_hal_msp.c **** 
 4050              		.loc 1 1720 5 is_stmt 1 discriminator 1 view .LVU1168
 4051 008a 03A9     		add	r1, sp, #12
 4052 008c 0648     		ldr	r0, .L249+20
 4053 008e FFF7FEFF 		bl	HAL_GPIO_Init
 4054              	.LVL201:
 4055              		.loc 1 1723 1 is_stmt 0 discriminator 1 view .LVU1169
 4056 0092 C0E7     		b	.L241
 4057              	.L250:
 4058              		.align	2
 4059              	.L249:
 4060 0094 045C0140 		.word	1073830916
 4061 0098 245C0140 		.word	1073830948
 4062 009c 00000000 		.word	SAI2_client
 4063 00a0 00380240 		.word	1073887232
 4064 00a4 00200240 		.word	1073881088
 4065 00a8 00180240 		.word	1073879040
 4066              		.cfi_endproc
 4067              	.LFE175:
 4069              		.section	.text.HAL_SAI_MspDeInit,"ax",%progbits
 4070              		.align	1
 4071              		.global	HAL_SAI_MspDeInit
 4072              		.syntax unified
 4073              		.thumb
 4074              		.thumb_func
 4076              	HAL_SAI_MspDeInit:
 4077              	.LVL202:
 4078              	.LFB176:
1724:Core/Src/stm32f7xx_hal_msp.c **** 
1725:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
1726:Core/Src/stm32f7xx_hal_msp.c **** {
 4079              		.loc 1 1726 1 is_stmt 1 view -0
 4080              		.cfi_startproc
 4081              		@ args = 0, pretend = 0, frame = 0
 4082              		@ frame_needed = 0, uses_anonymous_args = 0
 4083              		.loc 1 1726 1 is_stmt 0 view .LVU1171
 4084 0000 10B5     		push	{r4, lr}
 4085              	.LCFI77:
 4086              		.cfi_def_cfa_offset 8
 4087              		.cfi_offset 4, -8
 4088              		.cfi_offset 14, -4
 4089 0002 0446     		mov	r4, r0
1727:Core/Src/stm32f7xx_hal_msp.c **** /* SAI2 */
1728:Core/Src/stm32f7xx_hal_msp.c ****     if(hsai->Instance==SAI2_Block_A)
 4090              		.loc 1 1728 5 is_stmt 1 view .LVU1172
 4091              		.loc 1 1728 12 is_stmt 0 view .LVU1173
 4092 0004 0268     		ldr	r2, [r0]
 4093              		.loc 1 1728 7 view .LVU1174
 4094 0006 134B     		ldr	r3, .L259
 4095 0008 9A42     		cmp	r2, r3
 4096 000a 04D0     		beq	.L257
 4097              	.LVL203:
ARM GAS  /tmp/ccQW9lcd.s 			page 122


 4098              	.L252:
1729:Core/Src/stm32f7xx_hal_msp.c ****     {
1730:Core/Src/stm32f7xx_hal_msp.c ****     SAI2_client --;
1731:Core/Src/stm32f7xx_hal_msp.c ****     if (SAI2_client == 0)
1732:Core/Src/stm32f7xx_hal_msp.c ****       {
1733:Core/Src/stm32f7xx_hal_msp.c ****       /* Peripheral clock disable */
1734:Core/Src/stm32f7xx_hal_msp.c ****        __HAL_RCC_SAI2_CLK_DISABLE();
1735:Core/Src/stm32f7xx_hal_msp.c ****       }
1736:Core/Src/stm32f7xx_hal_msp.c **** 
1737:Core/Src/stm32f7xx_hal_msp.c ****     /**SAI2_A_Block_A GPIO Configuration
1738:Core/Src/stm32f7xx_hal_msp.c ****     PI4     ------> SAI2_MCLK_A
1739:Core/Src/stm32f7xx_hal_msp.c ****     PI5     ------> SAI2_SCK_A
1740:Core/Src/stm32f7xx_hal_msp.c ****     PI7     ------> SAI2_FS_A
1741:Core/Src/stm32f7xx_hal_msp.c ****     PI6     ------> SAI2_SD_A
1742:Core/Src/stm32f7xx_hal_msp.c ****     */
1743:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOI, SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin);
1744:Core/Src/stm32f7xx_hal_msp.c **** 
1745:Core/Src/stm32f7xx_hal_msp.c ****     }
1746:Core/Src/stm32f7xx_hal_msp.c ****     if(hsai->Instance==SAI2_Block_B)
 4099              		.loc 1 1746 5 is_stmt 1 view .LVU1175
 4100              		.loc 1 1746 12 is_stmt 0 view .LVU1176
 4101 000c 2268     		ldr	r2, [r4]
 4102              		.loc 1 1746 7 view .LVU1177
 4103 000e 124B     		ldr	r3, .L259+4
 4104 0010 9A42     		cmp	r2, r3
 4105 0012 0FD0     		beq	.L258
 4106              	.L251:
1747:Core/Src/stm32f7xx_hal_msp.c ****     {
1748:Core/Src/stm32f7xx_hal_msp.c ****     SAI2_client --;
1749:Core/Src/stm32f7xx_hal_msp.c ****       if (SAI2_client == 0)
1750:Core/Src/stm32f7xx_hal_msp.c ****       {
1751:Core/Src/stm32f7xx_hal_msp.c ****       /* Peripheral clock disable */
1752:Core/Src/stm32f7xx_hal_msp.c ****       __HAL_RCC_SAI2_CLK_DISABLE();
1753:Core/Src/stm32f7xx_hal_msp.c ****       }
1754:Core/Src/stm32f7xx_hal_msp.c **** 
1755:Core/Src/stm32f7xx_hal_msp.c ****     /**SAI2_B_Block_B GPIO Configuration
1756:Core/Src/stm32f7xx_hal_msp.c ****     PG10     ------> SAI2_SD_B
1757:Core/Src/stm32f7xx_hal_msp.c ****     */
1758:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(SAI2_SDB_GPIO_Port, SAI2_SDB_Pin);
1759:Core/Src/stm32f7xx_hal_msp.c **** 
1760:Core/Src/stm32f7xx_hal_msp.c ****     }
1761:Core/Src/stm32f7xx_hal_msp.c **** }
 4107              		.loc 1 1761 1 view .LVU1178
 4108 0014 10BD     		pop	{r4, pc}
 4109              	.LVL204:
 4110              	.L257:
1730:Core/Src/stm32f7xx_hal_msp.c ****     if (SAI2_client == 0)
 4111              		.loc 1 1730 5 is_stmt 1 view .LVU1179
1730:Core/Src/stm32f7xx_hal_msp.c ****     if (SAI2_client == 0)
 4112              		.loc 1 1730 17 is_stmt 0 view .LVU1180
 4113 0016 114A     		ldr	r2, .L259+8
 4114 0018 1368     		ldr	r3, [r2]
 4115 001a 013B     		subs	r3, r3, #1
 4116 001c 1360     		str	r3, [r2]
1731:Core/Src/stm32f7xx_hal_msp.c ****       {
 4117              		.loc 1 1731 5 is_stmt 1 view .LVU1181
1731:Core/Src/stm32f7xx_hal_msp.c ****       {
ARM GAS  /tmp/ccQW9lcd.s 			page 123


 4118              		.loc 1 1731 8 is_stmt 0 view .LVU1182
 4119 001e 23B9     		cbnz	r3, .L253
1734:Core/Src/stm32f7xx_hal_msp.c ****       }
 4120              		.loc 1 1734 8 is_stmt 1 view .LVU1183
 4121 0020 0F4A     		ldr	r2, .L259+12
 4122 0022 536C     		ldr	r3, [r2, #68]
 4123 0024 23F40003 		bic	r3, r3, #8388608
 4124 0028 5364     		str	r3, [r2, #68]
 4125              	.L253:
1743:Core/Src/stm32f7xx_hal_msp.c **** 
 4126              		.loc 1 1743 5 view .LVU1184
 4127 002a F021     		movs	r1, #240
 4128 002c 0D48     		ldr	r0, .L259+16
 4129              	.LVL205:
1743:Core/Src/stm32f7xx_hal_msp.c **** 
 4130              		.loc 1 1743 5 is_stmt 0 view .LVU1185
 4131 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 4132              	.LVL206:
 4133 0032 EBE7     		b	.L252
 4134              	.L258:
1748:Core/Src/stm32f7xx_hal_msp.c ****       if (SAI2_client == 0)
 4135              		.loc 1 1748 5 is_stmt 1 view .LVU1186
1748:Core/Src/stm32f7xx_hal_msp.c ****       if (SAI2_client == 0)
 4136              		.loc 1 1748 17 is_stmt 0 view .LVU1187
 4137 0034 094A     		ldr	r2, .L259+8
 4138 0036 1368     		ldr	r3, [r2]
 4139 0038 013B     		subs	r3, r3, #1
 4140 003a 1360     		str	r3, [r2]
1749:Core/Src/stm32f7xx_hal_msp.c ****       {
 4141              		.loc 1 1749 7 is_stmt 1 view .LVU1188
1749:Core/Src/stm32f7xx_hal_msp.c ****       {
 4142              		.loc 1 1749 10 is_stmt 0 view .LVU1189
 4143 003c 23B9     		cbnz	r3, .L255
1752:Core/Src/stm32f7xx_hal_msp.c ****       }
 4144              		.loc 1 1752 7 is_stmt 1 view .LVU1190
 4145 003e 084A     		ldr	r2, .L259+12
 4146 0040 536C     		ldr	r3, [r2, #68]
 4147 0042 23F40003 		bic	r3, r3, #8388608
 4148 0046 5364     		str	r3, [r2, #68]
 4149              	.L255:
1758:Core/Src/stm32f7xx_hal_msp.c **** 
 4150              		.loc 1 1758 5 view .LVU1191
 4151 0048 4FF48061 		mov	r1, #1024
 4152 004c 0648     		ldr	r0, .L259+20
 4153 004e FFF7FEFF 		bl	HAL_GPIO_DeInit
 4154              	.LVL207:
 4155              		.loc 1 1761 1 is_stmt 0 view .LVU1192
 4156 0052 DFE7     		b	.L251
 4157              	.L260:
 4158              		.align	2
 4159              	.L259:
 4160 0054 045C0140 		.word	1073830916
 4161 0058 245C0140 		.word	1073830948
 4162 005c 00000000 		.word	SAI2_client
 4163 0060 00380240 		.word	1073887232
 4164 0064 00200240 		.word	1073881088
 4165 0068 00180240 		.word	1073879040
ARM GAS  /tmp/ccQW9lcd.s 			page 124


 4166              		.cfi_endproc
 4167              	.LFE176:
 4169              		.section	.bss.SAI2_client,"aw",%nobits
 4170              		.align	2
 4173              	SAI2_client:
 4174 0000 00000000 		.space	4
 4175              		.section	.bss.FMC_DeInitialized,"aw",%nobits
 4176              		.align	2
 4179              	FMC_DeInitialized:
 4180 0000 00000000 		.space	4
 4181              		.section	.bss.FMC_Initialized,"aw",%nobits
 4182              		.align	2
 4185              	FMC_Initialized:
 4186 0000 00000000 		.space	4
 4187              		.text
 4188              	.Letext0:
 4189              		.file 2 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 4190              		.file 3 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 4191              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 4192              		.file 5 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 4193              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 4194              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 4195              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 4196              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_adc.h"
 4197              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_crc.h"
 4198              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma2d.h"
 4199              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dcmi.h"
 4200              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_eth.h"
 4201              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 4202              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sdram.h"
 4203              		.file 16 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.h"
 4204              		.file 17 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_ltdc.h"
 4205              		.file 18 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_qspi.h"
 4206              		.file 19 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rtc.h"
 4207              		.file 20 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sai.h"
 4208              		.file 21 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_sdmmc.h"
 4209              		.file 22 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sd.h"
 4210              		.file 23 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spdifrx.h"
 4211              		.file 24 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 4212              		.file 25 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
 4213              		.file 26 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
 4214              		.file 27 "Core/Inc/main.h"
 4215              		.file 28 "<built-in>"
ARM GAS  /tmp/ccQW9lcd.s 			page 125


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f7xx_hal_msp.c
     /tmp/ccQW9lcd.s:21     .text.HAL_FMC_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:26     .text.HAL_FMC_MspInit:00000000 HAL_FMC_MspInit
     /tmp/ccQW9lcd.s:221    .text.HAL_FMC_MspInit:000000bc $d
     /tmp/ccQW9lcd.s:4185   .bss.FMC_Initialized:00000000 FMC_Initialized
     /tmp/ccQW9lcd.s:233    .text.HAL_FMC_MspDeInit:00000000 $t
     /tmp/ccQW9lcd.s:238    .text.HAL_FMC_MspDeInit:00000000 HAL_FMC_MspDeInit
     /tmp/ccQW9lcd.s:303    .text.HAL_FMC_MspDeInit:00000054 $d
     /tmp/ccQW9lcd.s:4179   .bss.FMC_DeInitialized:00000000 FMC_DeInitialized
     /tmp/ccQW9lcd.s:315    .text.HAL_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:321    .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccQW9lcd.s:371    .text.HAL_MspInit:0000002c $d
     /tmp/ccQW9lcd.s:376    .text.HAL_ADC_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:382    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
     /tmp/ccQW9lcd.s:509    .text.HAL_ADC_MspInit:0000007c $d
     /tmp/ccQW9lcd.s:516    .text.HAL_ADC_MspDeInit:00000000 $t
     /tmp/ccQW9lcd.s:522    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
     /tmp/ccQW9lcd.s:570    .text.HAL_ADC_MspDeInit:0000002c $d
     /tmp/ccQW9lcd.s:578    .text.HAL_CRC_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:584    .text.HAL_CRC_MspInit:00000000 HAL_CRC_MspInit
     /tmp/ccQW9lcd.s:630    .text.HAL_CRC_MspInit:00000028 $d
     /tmp/ccQW9lcd.s:635    .text.HAL_CRC_MspDeInit:00000000 $t
     /tmp/ccQW9lcd.s:641    .text.HAL_CRC_MspDeInit:00000000 HAL_CRC_MspDeInit
     /tmp/ccQW9lcd.s:670    .text.HAL_CRC_MspDeInit:00000018 $d
     /tmp/ccQW9lcd.s:676    .text.HAL_DCMI_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:682    .text.HAL_DCMI_MspInit:00000000 HAL_DCMI_MspInit
     /tmp/ccQW9lcd.s:930    .text.HAL_DCMI_MspInit:000000f8 $d
     /tmp/ccQW9lcd.s:941    .text.HAL_DCMI_MspDeInit:00000000 $t
     /tmp/ccQW9lcd.s:947    .text.HAL_DCMI_MspDeInit:00000000 HAL_DCMI_MspDeInit
     /tmp/ccQW9lcd.s:1010   .text.HAL_DCMI_MspDeInit:00000044 $d
     /tmp/ccQW9lcd.s:1021   .text.HAL_DMA2D_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:1027   .text.HAL_DMA2D_MspInit:00000000 HAL_DMA2D_MspInit
     /tmp/ccQW9lcd.s:1088   .text.HAL_DMA2D_MspInit:0000003c $d
     /tmp/ccQW9lcd.s:1093   .text.HAL_DMA2D_MspDeInit:00000000 $t
     /tmp/ccQW9lcd.s:1099   .text.HAL_DMA2D_MspDeInit:00000000 HAL_DMA2D_MspDeInit
     /tmp/ccQW9lcd.s:1141   .text.HAL_DMA2D_MspDeInit:00000020 $d
     /tmp/ccQW9lcd.s:1147   .text.HAL_ETH_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:1153   .text.HAL_ETH_MspInit:00000000 HAL_ETH_MspInit
     /tmp/ccQW9lcd.s:1365   .text.HAL_ETH_MspInit:000000d4 $d
     /tmp/ccQW9lcd.s:1373   .text.HAL_ETH_MspDeInit:00000000 $t
     /tmp/ccQW9lcd.s:1379   .text.HAL_ETH_MspDeInit:00000000 HAL_ETH_MspDeInit
     /tmp/ccQW9lcd.s:1442   .text.HAL_ETH_MspDeInit:00000044 $d
     /tmp/ccQW9lcd.s:1450   .text.HAL_I2C_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:1456   .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
     /tmp/ccQW9lcd.s:1591   .text.HAL_I2C_MspInit:00000080 $d
     /tmp/ccQW9lcd.s:1598   .text.HAL_I2C_MspDeInit:00000000 $t
     /tmp/ccQW9lcd.s:1604   .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
     /tmp/ccQW9lcd.s:1649   .text.HAL_I2C_MspDeInit:0000002c $d
     /tmp/ccQW9lcd.s:1656   .text.HAL_LTDC_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:1662   .text.HAL_LTDC_MspInit:00000000 HAL_LTDC_MspInit
     /tmp/ccQW9lcd.s:1921   .text.HAL_LTDC_MspInit:0000010c $d
     /tmp/ccQW9lcd.s:1931   .text.HAL_LTDC_MspDeInit:00000000 $t
     /tmp/ccQW9lcd.s:1937   .text.HAL_LTDC_MspDeInit:00000000 HAL_LTDC_MspDeInit
     /tmp/ccQW9lcd.s:2004   .text.HAL_LTDC_MspDeInit:0000004c $d
     /tmp/ccQW9lcd.s:2015   .text.HAL_QSPI_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:2021   .text.HAL_QSPI_MspInit:00000000 HAL_QSPI_MspInit
ARM GAS  /tmp/ccQW9lcd.s 			page 126


     /tmp/ccQW9lcd.s:2225   .text.HAL_QSPI_MspInit:000000d0 $d
     /tmp/ccQW9lcd.s:2234   .text.HAL_QSPI_MspDeInit:00000000 $t
     /tmp/ccQW9lcd.s:2240   .text.HAL_QSPI_MspDeInit:00000000 HAL_QSPI_MspDeInit
     /tmp/ccQW9lcd.s:2293   .text.HAL_QSPI_MspDeInit:00000034 $d
     /tmp/ccQW9lcd.s:2302   .text.HAL_RTC_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:2308   .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
     /tmp/ccQW9lcd.s:2384   .text.HAL_RTC_MspInit:00000040 $d
     /tmp/ccQW9lcd.s:2390   .text.HAL_RTC_MspDeInit:00000000 $t
     /tmp/ccQW9lcd.s:2396   .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
     /tmp/ccQW9lcd.s:2425   .text.HAL_RTC_MspDeInit:00000018 $d
     /tmp/ccQW9lcd.s:2431   .text.HAL_SD_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:2437   .text.HAL_SD_MspInit:00000000 HAL_SD_MspInit
     /tmp/ccQW9lcd.s:2580   .text.HAL_SD_MspInit:0000008c $d
     /tmp/ccQW9lcd.s:2587   .text.HAL_SD_MspDeInit:00000000 $t
     /tmp/ccQW9lcd.s:2593   .text.HAL_SD_MspDeInit:00000000 HAL_SD_MspDeInit
     /tmp/ccQW9lcd.s:2641   .text.HAL_SD_MspDeInit:0000002c $d
     /tmp/ccQW9lcd.s:2649   .text.HAL_SPDIFRX_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:2655   .text.HAL_SPDIFRX_MspInit:00000000 HAL_SPDIFRX_MspInit
     /tmp/ccQW9lcd.s:2801   .text.HAL_SPDIFRX_MspInit:0000008c $d
     /tmp/ccQW9lcd.s:2807   .text.HAL_SPDIFRX_MspDeInit:00000000 $t
     /tmp/ccQW9lcd.s:2813   .text.HAL_SPDIFRX_MspDeInit:00000000 HAL_SPDIFRX_MspDeInit
     /tmp/ccQW9lcd.s:2855   .text.HAL_SPDIFRX_MspDeInit:00000020 $d
     /tmp/ccQW9lcd.s:2861   .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:2867   .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccQW9lcd.s:3007   .text.HAL_TIM_Base_MspInit:00000094 $d
     /tmp/ccQW9lcd.s:3016   .text.HAL_TIM_PWM_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:3022   .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
     /tmp/ccQW9lcd.s:3068   .text.HAL_TIM_PWM_MspInit:00000028 $d
     /tmp/ccQW9lcd.s:3073   .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/ccQW9lcd.s:3079   .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/ccQW9lcd.s:3341   .text.HAL_TIM_MspPostInit:0000010c $d
     /tmp/ccQW9lcd.s:3354   .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccQW9lcd.s:3360   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccQW9lcd.s:3436   .text.HAL_TIM_Base_MspDeInit:00000068 $d
     /tmp/ccQW9lcd.s:3445   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
     /tmp/ccQW9lcd.s:3451   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccQW9lcd.s:3480   .text.HAL_TIM_PWM_MspDeInit:00000018 $d
     /tmp/ccQW9lcd.s:3486   .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:3492   .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccQW9lcd.s:3746   .text.HAL_UART_MspInit:00000104 $d
     /tmp/ccQW9lcd.s:3756   .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccQW9lcd.s:3762   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccQW9lcd.s:3830   .text.HAL_UART_MspDeInit:00000048 $d
     /tmp/ccQW9lcd.s:3839   .text.HAL_SDRAM_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:3845   .text.HAL_SDRAM_MspInit:00000000 HAL_SDRAM_MspInit
     /tmp/ccQW9lcd.s:3867   .text.HAL_SDRAM_MspDeInit:00000000 $t
     /tmp/ccQW9lcd.s:3873   .text.HAL_SDRAM_MspDeInit:00000000 HAL_SDRAM_MspDeInit
     /tmp/ccQW9lcd.s:3895   .text.HAL_SAI_MspInit:00000000 $t
     /tmp/ccQW9lcd.s:3901   .text.HAL_SAI_MspInit:00000000 HAL_SAI_MspInit
     /tmp/ccQW9lcd.s:4060   .text.HAL_SAI_MspInit:00000094 $d
     /tmp/ccQW9lcd.s:4173   .bss.SAI2_client:00000000 SAI2_client
     /tmp/ccQW9lcd.s:4070   .text.HAL_SAI_MspDeInit:00000000 $t
     /tmp/ccQW9lcd.s:4076   .text.HAL_SAI_MspDeInit:00000000 HAL_SAI_MspDeInit
     /tmp/ccQW9lcd.s:4160   .text.HAL_SAI_MspDeInit:00000054 $d
     /tmp/ccQW9lcd.s:4170   .bss.SAI2_client:00000000 $d
     /tmp/ccQW9lcd.s:4176   .bss.FMC_DeInitialized:00000000 $d
     /tmp/ccQW9lcd.s:4182   .bss.FMC_Initialized:00000000 $d
ARM GAS  /tmp/ccQW9lcd.s 			page 127



UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
