Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec  3 22:00:30 2021
| Host         : archHome running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file rsa_project_wrapper_timing_summary_routed.rpt -pb rsa_project_wrapper_timing_summary_routed.pb -rpx rsa_project_wrapper_timing_summary_routed.rpx
| Design       : rsa_project_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.091      -48.475                    161                54700        0.023        0.000                      0                54700        3.750        0.000                       0                 27539  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.091      -48.475                    161                54604        0.023        0.000                      0                54604        3.750        0.000                       0                 27539  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.430        0.000                      0                   96        0.614        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          161  Failing Endpoints,  Worst Slack       -1.091ns,  Total Violation      -48.475ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.091ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.853ns  (logic 6.127ns (56.452%)  route 4.726ns (43.548%))
  Logic Levels:           34  (CARRY4=29 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/clk
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=2, routed)           0.810     4.247    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.299     4.546 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14_replica/O
                         net (fo=1, routed)           0.431     4.977    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X57Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.101 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.168     6.269    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X77Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.393 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=112, routed)         0.799     7.192    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X83Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.316 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[784]_i_2/O
                         net (fo=3, routed)           0.166     7.482    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[785]
    SLICE_X83Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.606 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[3]_i_4__6/O
                         net (fo=1, routed)           0.606     8.211    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[785]
    SLICE_X85Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.718 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.718    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.832    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.946    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.294 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/O[1]
                         net (fo=2, routed)           0.747    10.041    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[13]
    SLICE_X86Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    10.857 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.857    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.974 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001    10.974    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.091 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.091    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.208    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.325    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.442    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.559    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.676    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.793    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.910 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.910    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.027 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.027    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.144 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.144    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.261 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.261    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.378 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.378    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.495 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.495    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.612 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.612    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.729 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.729    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.846 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.846    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.963 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.963    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.080 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.080    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.197 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.197    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.314 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.314    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.431 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.431    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.548 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.548    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.871 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14/O[1]
                         net (fo=1, routed)           0.000    13.871    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14_n_6
    SLICE_X86Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.532    12.711    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X86Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[110]/C
                         clock pessimism              0.115    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X86Y72         FDRE (Setup_fdre_C_D)        0.109    12.781    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[110]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -13.871    
  -------------------------------------------------------------------
                         slack                                 -1.091    

Slack (VIOLATED) :        -1.083ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/C1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.845ns  (logic 6.119ns (56.420%)  route 4.726ns (43.580%))
  Logic Levels:           34  (CARRY4=29 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/clk
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=2, routed)           0.810     4.247    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.299     4.546 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14_replica/O
                         net (fo=1, routed)           0.431     4.977    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X57Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.101 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.168     6.269    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X77Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.393 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=112, routed)         0.799     7.192    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X83Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.316 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[784]_i_2/O
                         net (fo=3, routed)           0.166     7.482    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[785]
    SLICE_X83Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.606 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[3]_i_4__6/O
                         net (fo=1, routed)           0.606     8.211    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[785]
    SLICE_X85Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.718 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.718    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.832    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.946    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.294 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/O[1]
                         net (fo=2, routed)           0.747    10.041    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[13]
    SLICE_X86Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    10.857 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.857    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.974 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001    10.974    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.091 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.091    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.208    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.325    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.442    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.559    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.676    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.793    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.910 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.910    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.027 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.027    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.144 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.144    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.261 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.261    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.378 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.378    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.495 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.495    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.612 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.612    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.729 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.729    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.846 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.846    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.963 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.963    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.080 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.080    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.197 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.197    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.314 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.314    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.431 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.431    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.548 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.548    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.863 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14/O[3]
                         net (fo=1, routed)           0.000    13.863    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14_n_4
    SLICE_X86Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/C1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.532    12.711    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X86Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/C1_reg/C
                         clock pessimism              0.115    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X86Y72         FDRE (Setup_fdre_C_D)        0.109    12.781    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/C1_reg
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -13.863    
  -------------------------------------------------------------------
                         slack                                 -1.083    

Slack (VIOLATED) :        -1.007ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.769ns  (logic 6.043ns (56.113%)  route 4.726ns (43.888%))
  Logic Levels:           34  (CARRY4=29 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/clk
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=2, routed)           0.810     4.247    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.299     4.546 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14_replica/O
                         net (fo=1, routed)           0.431     4.977    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X57Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.101 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.168     6.269    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X77Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.393 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=112, routed)         0.799     7.192    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X83Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.316 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[784]_i_2/O
                         net (fo=3, routed)           0.166     7.482    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[785]
    SLICE_X83Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.606 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[3]_i_4__6/O
                         net (fo=1, routed)           0.606     8.211    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[785]
    SLICE_X85Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.718 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.718    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.832    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.946    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.294 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/O[1]
                         net (fo=2, routed)           0.747    10.041    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[13]
    SLICE_X86Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    10.857 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.857    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.974 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001    10.974    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.091 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.091    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.208    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.325    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.442    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.559    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.676    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.793    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.910 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.910    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.027 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.027    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.144 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.144    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.261 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.261    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.378 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.378    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.495 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.495    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.612 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.612    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.729 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.729    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.846 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.846    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.963 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.963    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.080 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.080    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.197 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.197    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.314 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.314    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.431 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.431    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.548 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.548    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.787 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14/O[2]
                         net (fo=1, routed)           0.000    13.787    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14_n_5
    SLICE_X86Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.532    12.711    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X86Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]/C
                         clock pessimism              0.115    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X86Y72         FDRE (Setup_fdre_C_D)        0.109    12.781    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -13.787    
  -------------------------------------------------------------------
                         slack                                 -1.007    

Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.749ns  (logic 6.023ns (56.031%)  route 4.726ns (43.969%))
  Logic Levels:           34  (CARRY4=29 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/clk
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=2, routed)           0.810     4.247    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.299     4.546 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14_replica/O
                         net (fo=1, routed)           0.431     4.977    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X57Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.101 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.168     6.269    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X77Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.393 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=112, routed)         0.799     7.192    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X83Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.316 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[784]_i_2/O
                         net (fo=3, routed)           0.166     7.482    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[785]
    SLICE_X83Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.606 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[3]_i_4__6/O
                         net (fo=1, routed)           0.606     8.211    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[785]
    SLICE_X85Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.718 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.718    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.832    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.946    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.294 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/O[1]
                         net (fo=2, routed)           0.747    10.041    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[13]
    SLICE_X86Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    10.857 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.857    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.974 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001    10.974    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.091 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.091    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.208    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.325    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.442    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.559    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.676    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.793    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.910 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.910    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.027 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.027    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.144 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.144    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.261 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.261    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.378 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.378    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.495 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.495    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.612 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.612    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.729 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.729    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.846 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.846    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.963 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.963    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.080 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.080    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.197 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.197    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.314 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.314    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.431 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.431    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.548 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.548    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.767 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14/O[0]
                         net (fo=1, routed)           0.000    13.767    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__14_n_7
    SLICE_X86Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.532    12.711    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X86Y72         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[109]/C
                         clock pessimism              0.115    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X86Y72         FDRE (Setup_fdre_C_D)        0.109    12.781    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[109]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                 -0.987    

Slack (VIOLATED) :        -0.972ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.736ns  (logic 6.010ns (55.978%)  route 4.726ns (44.022%))
  Logic Levels:           33  (CARRY4=28 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/clk
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=2, routed)           0.810     4.247    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.299     4.546 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14_replica/O
                         net (fo=1, routed)           0.431     4.977    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X57Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.101 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.168     6.269    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X77Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.393 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=112, routed)         0.799     7.192    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X83Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.316 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[784]_i_2/O
                         net (fo=3, routed)           0.166     7.482    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[785]
    SLICE_X83Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.606 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[3]_i_4__6/O
                         net (fo=1, routed)           0.606     8.211    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[785]
    SLICE_X85Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.718 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.718    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.832    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.946    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.294 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/O[1]
                         net (fo=2, routed)           0.747    10.041    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[13]
    SLICE_X86Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    10.857 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.857    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.974 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001    10.974    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.091 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.091    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.208    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.325    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.442    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.559    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.676    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.793    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.910 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.910    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.027 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.027    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.144 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.144    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.261 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.261    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.378 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.378    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.495 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.495    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.612 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.612    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.729 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.729    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.846 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.846    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.963 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.963    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.080 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.080    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.197 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.197    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.314 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.314    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.431 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.431    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.754 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/O[1]
                         net (fo=1, routed)           0.000    13.754    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_6
    SLICE_X86Y71         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.534    12.713    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X86Y71         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[106]/C
                         clock pessimism              0.115    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X86Y71         FDRE (Setup_fdre_C_D)        0.109    12.783    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[106]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                         -13.754    
  -------------------------------------------------------------------
                         slack                                 -0.972    

Slack (VIOLATED) :        -0.964ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.728ns  (logic 6.002ns (55.945%)  route 4.726ns (44.055%))
  Logic Levels:           33  (CARRY4=28 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/clk
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=2, routed)           0.810     4.247    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.299     4.546 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14_replica/O
                         net (fo=1, routed)           0.431     4.977    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X57Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.101 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.168     6.269    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X77Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.393 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=112, routed)         0.799     7.192    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X83Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.316 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[784]_i_2/O
                         net (fo=3, routed)           0.166     7.482    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[785]
    SLICE_X83Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.606 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[3]_i_4__6/O
                         net (fo=1, routed)           0.606     8.211    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[785]
    SLICE_X85Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.718 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.718    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.832    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.946    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.294 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/O[1]
                         net (fo=2, routed)           0.747    10.041    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[13]
    SLICE_X86Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    10.857 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.857    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.974 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001    10.974    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.091 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.091    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.208    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.325    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.442    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.559    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.676    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.793    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.910 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.910    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.027 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.027    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.144 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.144    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.261 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.261    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.378 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.378    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.495 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.495    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.612 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.612    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.729 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.729    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.846 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.846    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.963 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.963    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.080 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.080    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.197 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.197    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.314 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.314    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.431 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.431    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.746 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/O[3]
                         net (fo=1, routed)           0.000    13.746    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_4
    SLICE_X86Y71         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.534    12.713    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X86Y71         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]/C
                         clock pessimism              0.115    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X86Y71         FDRE (Setup_fdre_C_D)        0.109    12.783    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                 -0.964    

Slack (VIOLATED) :        -0.888ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.652ns  (logic 5.926ns (55.630%)  route 4.726ns (44.370%))
  Logic Levels:           33  (CARRY4=28 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/clk
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=2, routed)           0.810     4.247    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.299     4.546 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14_replica/O
                         net (fo=1, routed)           0.431     4.977    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X57Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.101 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.168     6.269    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X77Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.393 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=112, routed)         0.799     7.192    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X83Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.316 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[784]_i_2/O
                         net (fo=3, routed)           0.166     7.482    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[785]
    SLICE_X83Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.606 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[3]_i_4__6/O
                         net (fo=1, routed)           0.606     8.211    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[785]
    SLICE_X85Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.718 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.718    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.832    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.946    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.294 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/O[1]
                         net (fo=2, routed)           0.747    10.041    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[13]
    SLICE_X86Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    10.857 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.857    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.974 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001    10.974    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.091 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.091    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.208    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.325    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.442    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.559    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.676    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.793    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.910 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.910    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.027 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.027    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.144 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.144    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.261 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.261    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.378 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.378    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.495 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.495    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.612 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.612    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.729 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.729    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.846 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.846    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.963 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.963    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.080 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.080    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.197 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.197    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.314 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.314    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.431 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.431    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.670 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/O[2]
                         net (fo=1, routed)           0.000    13.670    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_5
    SLICE_X86Y71         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.534    12.713    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X86Y71         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[107]/C
                         clock pessimism              0.115    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X86Y71         FDRE (Setup_fdre_C_D)        0.109    12.783    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[107]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                 -0.888    

Slack (VIOLATED) :        -0.868ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.632ns  (logic 5.906ns (55.547%)  route 4.726ns (44.453%))
  Logic Levels:           33  (CARRY4=28 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/clk
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=2, routed)           0.810     4.247    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.299     4.546 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14_replica/O
                         net (fo=1, routed)           0.431     4.977    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X57Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.101 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.168     6.269    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X77Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.393 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=112, routed)         0.799     7.192    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X83Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.316 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[784]_i_2/O
                         net (fo=3, routed)           0.166     7.482    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[785]
    SLICE_X83Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.606 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[3]_i_4__6/O
                         net (fo=1, routed)           0.606     8.211    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[785]
    SLICE_X85Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.718 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.718    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.832    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.946    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.294 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/O[1]
                         net (fo=2, routed)           0.747    10.041    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[13]
    SLICE_X86Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    10.857 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.857    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.974 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001    10.974    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.091 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.091    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.208    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.325    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.442    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.559    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.676    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.793    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.910 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.910    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.027 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.027    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.144 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.144    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.261 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.261    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.378 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.378    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.495 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.495    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.612 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.612    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.729 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.729    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.846 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.846    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.963 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.963    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.080 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.080    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.197 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.197    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.314 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.314    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.431 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.431    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.650 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14/O[0]
                         net (fo=1, routed)           0.000    13.650    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__14_n_7
    SLICE_X86Y71         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.534    12.713    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X86Y71         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[105]/C
                         clock pessimism              0.115    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X86Y71         FDRE (Setup_fdre_C_D)        0.109    12.783    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[105]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                         -13.650    
  -------------------------------------------------------------------
                         slack                                 -0.868    

Slack (VIOLATED) :        -0.854ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.619ns  (logic 5.893ns (55.493%)  route 4.726ns (44.507%))
  Logic Levels:           32  (CARRY4=27 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/clk
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=2, routed)           0.810     4.247    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.299     4.546 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14_replica/O
                         net (fo=1, routed)           0.431     4.977    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X57Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.101 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.168     6.269    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X77Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.393 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=112, routed)         0.799     7.192    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X83Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.316 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[784]_i_2/O
                         net (fo=3, routed)           0.166     7.482    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[785]
    SLICE_X83Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.606 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[3]_i_4__6/O
                         net (fo=1, routed)           0.606     8.211    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[785]
    SLICE_X85Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.718 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.718    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.832    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.946    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.294 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/O[1]
                         net (fo=2, routed)           0.747    10.041    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[13]
    SLICE_X86Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    10.857 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.857    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.974 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001    10.974    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.091 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.091    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.208    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.325    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.442    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.559    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.676    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.793    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.910 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.910    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.027 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.027    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.144 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.144    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.261 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.261    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.378 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.378    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.495 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.495    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.612 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.612    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.729 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.729    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.846 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.846    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.963 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.963    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.080 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.080    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.197 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.197    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.314 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.314    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.637 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/O[1]
                         net (fo=1, routed)           0.000    13.637    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_6
    SLICE_X86Y70         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.535    12.714    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X86Y70         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[102]/C
                         clock pessimism              0.115    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X86Y70         FDRE (Setup_fdre_C_D)        0.109    12.784    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[102]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                         -13.637    
  -------------------------------------------------------------------
                         slack                                 -0.854    

Slack (VIOLATED) :        -0.846ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.611ns  (logic 5.885ns (55.459%)  route 4.726ns (44.541%))
  Logic Levels:           32  (CARRY4=27 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/clk
    SLICE_X63Y34         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.419     3.437 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=2, routed)           0.810     4.247    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.299     4.546 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14_replica/O
                         net (fo=1, routed)           0.431     4.977    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X57Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.101 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/S0[111]_i_14__0/O
                         net (fo=114, routed)         1.168     6.269    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X77Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.393 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[894]_i_4/O
                         net (fo=112, routed)         0.799     7.192    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X83Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.316 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/regC_Q[784]_i_2/O
                         net (fo=3, routed)           0.166     7.482    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_b_result[785]
    SLICE_X83Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.606 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0[3]_i_4__6/O
                         net (fo=1, routed)           0.606     8.211    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/adder_m_input[785]
    SLICE_X85Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.718 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.718    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__15_n_0
    SLICE_X85Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.832 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.832    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__15_n_0
    SLICE_X85Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.946 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15/CO[3]
                         net (fo=1, routed)           0.000     8.946    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__15_n_0
    SLICE_X85Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.294 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__15/O[1]
                         net (fo=2, routed)           0.747    10.041    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[13]
    SLICE_X86Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    10.857 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    10.857    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[16]_i_1__14_n_0
    SLICE_X86Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.974 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001    10.974    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[20]_i_1__14_n_0
    SLICE_X86Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.091 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.091    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__14_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.208    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__14_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.325    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__14_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.442    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__14_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.559    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__14_n_0
    SLICE_X86Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.676    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__14_n_0
    SLICE_X86Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.793    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__14_n_0
    SLICE_X86Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.910 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    11.910    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__14_n_0
    SLICE_X86Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.027 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.027    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__14_n_0
    SLICE_X86Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.144 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.144    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__14_n_0
    SLICE_X86Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.261 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.261    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__14_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.378 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.378    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__14_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.495 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.495    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__14_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.612 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.612    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__14_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.729 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.729    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__14_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.846 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.846    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__14_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.963 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    12.963    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__14_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.080 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.080    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__14_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.197 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.197    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__14_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.314 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14/CO[3]
                         net (fo=1, routed)           0.000    13.314    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__14_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.629 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14/O[3]
                         net (fo=1, routed)           0.000    13.629    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__14_n_4
    SLICE_X86Y70         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.535    12.714    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/clk
    SLICE_X86Y70         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]/C
                         clock pessimism              0.115    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X86Y70         FDRE (Setup_fdre_C_D)        0.109    12.784    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[7].adder_i/S1_reg[104]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                         -13.629    
  -------------------------------------------------------------------
                         slack                                 -0.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[908]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[907]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.105%)  route 0.170ns (44.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.615     0.951    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/clk
    SLICE_X102Y49        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[908]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y49        FDRE (Prop_fdre_C_Q)         0.164     1.115 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[908]/Q
                         net (fo=1, routed)           0.170     1.285    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/in_a_reg_reg[1022]_2[907]
    SLICE_X103Y50        LUT6 (Prop_lut6_I5_O)        0.045     1.330 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/in_a_reg[907]_i_1__0/O
                         net (fo=1, routed)           0.000     1.330    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regA_Q_reg[1022][907]
    SLICE_X103Y50        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[907]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.879     1.245    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/clk
    SLICE_X103Y50        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[907]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X103Y50        FDRE (Hold_fdre_C_D)         0.092     1.307    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[907]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_skid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.657%)  route 0.204ns (52.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.548     0.884    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X51Y84         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_reg/Q
                         net (fo=6, routed)           0.204     1.229    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full
    SLICE_X49Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.274 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_skid_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.274    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data2skid_wlast
    SLICE_X49Y85         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_skid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.819     1.185    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y85         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_skid_reg_reg/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y85         FDRE (Hold_fdre_C_D)         0.091     1.241    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_skid_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.146%)  route 0.158ns (52.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.639     0.975    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X44Y100        FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[30]/Q
                         net (fo=2, routed)           0.158     1.274    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/Q[30]
    SLICE_X44Y99         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.825     1.191    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X44Y99         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[62]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.076     1.232    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.555     0.891    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/m_axi_s2mm_aclk
    SLICE_X43Y92         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[17]/Q
                         net (fo=1, routed)           0.110     1.142    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[17]
    SLICE_X42Y91         SRL16E                                       r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.823     1.189    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y91         SRL16E                                       r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X42Y91         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.090    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[714]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[714]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.227%)  route 0.271ns (65.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.557     0.893    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X40Y50         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[714]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[714]/Q
                         net (fo=5, routed)           0.271     1.305    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/s_axis_tdata[714]
    SLICE_X36Y46         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[714]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.829     1.195    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X36Y46         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[714]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.085     1.250    rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[714]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[10].acc_data_reg[335]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/r2modn_reg[335]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.893%)  route 0.241ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.553     0.889    rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X48Y30         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[10].acc_data_reg[335]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[10].acc_data_reg[335]/Q
                         net (fo=5, routed)           0.241     1.271    rsa_project_i/rsa_wrapper_0/inst/arm_to_fpga_data[335]
    SLICE_X53Y30         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/r2modn_reg[335]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.815     1.181    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X53Y30         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/r2modn_reg[335]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.070     1.216    rsa_project_i/rsa_wrapper_0/inst/r2modn_reg[335]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.556     0.892    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/m_axi_mm2s_aclk
    SLICE_X43Y96         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[17]/Q
                         net (fo=1, routed)           0.116     1.149    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[17]
    SLICE_X42Y95         SRL16E                                       r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.824     1.190    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X42Y95         SRL16E                                       r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X42Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.091    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[24].acc_data_reg[770]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/r2modn_reg[770]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.005%)  route 0.230ns (61.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.545     0.881    rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X48Y72         FDRE                                         r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[24].acc_data_reg[770]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[24].acc_data_reg[770]/Q
                         net (fo=5, routed)           0.230     1.252    rsa_project_i/rsa_wrapper_0/inst/arm_to_fpga_data[770]
    SLICE_X50Y69         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/r2modn_reg[770]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.810     1.176    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X50Y69         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/r2modn_reg[770]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.052     1.193    rsa_project_i/rsa_wrapper_0/inst/r2modn_reg[770]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.055%)  route 0.209ns (49.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.546     0.882    rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/out
    SLICE_X50Y82         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[10]/Q
                         net (fo=1, routed)           0.209     1.254    rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/cmd_step[2]
    SLICE_X47Y83         LUT5 (Prop_lut5_I1_O)        0.045     1.299 r  rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pre_next_word_1[2]_i_2/O
                         net (fo=1, routed)           0.000     1.299    rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/D[2]
    SLICE_X47Y83         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.817     1.183    rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/out
    SLICE_X47Y83         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[2]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X47Y83         FDRE (Hold_fdre_C_D)         0.092     1.240    rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/pre_next_word_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[914]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.544%)  route 0.250ns (54.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.577     0.913    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/clk
    SLICE_X54Y51         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S0_reg[19]/Q
                         net (fo=2, routed)           0.250     1.326    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S0[19]
    SLICE_X58Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.371 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/regC_Q[914]_i_1__0/O
                         net (fo=1, routed)           0.000     1.371    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M_n_1120
    SLICE_X58Y45         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[914]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.852     1.218    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X58Y45         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[914]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X58Y45         FDRE (Hold_fdre_C_D)         0.121     1.309    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[914]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X49Y94    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X49Y94    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y100   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y100   rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y99    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y99    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y99    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[32]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y96    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[33]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y96    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[34]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y81    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y81    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y81    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y81    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y81    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y81    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y81    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y81    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y91    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.773ns (26.230%)  route 2.174ns (73.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.640     2.934    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDPE (Prop_fdpe_C_Q)         0.478     3.412 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.970     4.382    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.295     4.677 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.204     5.881    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X33Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.462    12.641    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.311    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.773ns (26.230%)  route 2.174ns (73.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.640     2.934    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDPE (Prop_fdpe_C_Q)         0.478     3.412 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.970     4.382    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.295     4.677 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.204     5.881    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X33Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.462    12.641    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.311    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.773ns (26.230%)  route 2.174ns (73.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.640     2.934    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDPE (Prop_fdpe_C_Q)         0.478     3.412 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.970     4.382    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.295     4.677 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.204     5.881    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X33Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.462    12.641    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.311    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.773ns (26.230%)  route 2.174ns (73.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.640     2.934    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDPE (Prop_fdpe_C_Q)         0.478     3.412 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.970     4.382    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.295     4.677 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.204     5.881    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X33Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.462    12.641    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.311    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.430ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.773ns (26.230%)  route 2.174ns (73.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.640     2.934    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDPE (Prop_fdpe_C_Q)         0.478     3.412 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.970     4.382    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.295     4.677 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.204     5.881    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X33Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.462    12.641    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.311    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  6.430    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.718ns (24.560%)  route 2.206ns (75.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.639     2.933    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y80         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.419     3.352 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.026     4.378    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.299     4.677 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.180     5.857    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X35Y77         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.466    12.645    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y77         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X35Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.315    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.773ns (26.230%)  route 2.174ns (73.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.640     2.934    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDPE (Prop_fdpe_C_Q)         0.478     3.412 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.970     4.382    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.295     4.677 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.204     5.881    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X32Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.462    12.641    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X32Y75         FDCE (Recov_fdce_C_CLR)     -0.361    12.355    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  6.474    

Slack (MET) :             6.476ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.773ns (26.230%)  route 2.174ns (73.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.640     2.934    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDPE (Prop_fdpe_C_Q)         0.478     3.412 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.970     4.382    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.295     4.677 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.204     5.881    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X33Y75         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.462    12.641    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y75         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X33Y75         FDPE (Recov_fdpe_C_PRE)     -0.359    12.357    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  6.476    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.718ns (24.560%)  route 2.206ns (75.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.639     2.933    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y80         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.419     3.352 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.026     4.378    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X38Y80         LUT3 (Prop_lut3_I1_O)        0.299     4.677 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.180     5.857    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X35Y77         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.466    12.645    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y77         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X35Y77         FDPE (Recov_fdpe_C_PRE)     -0.359    12.361    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -5.857    
  -------------------------------------------------------------------
                         slack                                  6.504    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.773ns (26.230%)  route 2.174ns (73.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.640     2.934    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDPE (Prop_fdpe_C_Q)         0.478     3.412 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.970     4.382    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y78         LUT3 (Prop_lut3_I2_O)        0.295     4.677 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.204     5.881    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X32Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       1.462    12.641    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X32Y75         FDCE (Recov_fdce_C_CLR)     -0.319    12.397    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.397    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  6.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.356%)  route 0.389ns (67.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.548     0.884    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y80         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.212     1.236    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y80         LUT3 (Prop_lut3_I0_O)        0.045     1.281 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.177     1.458    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y80         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.814     1.180    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y80         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.264     0.916    
    SLICE_X36Y80         FDPE (Remov_fdpe_C_PRE)     -0.071     0.845    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.546     0.882    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.113    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.212 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.481    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y78         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.813     1.179    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X34Y78         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.264     0.915    
    SLICE_X34Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.546     0.882    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.113    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.212 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.481    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y78         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.813     1.179    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X34Y78         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.264     0.915    
    SLICE_X34Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.848    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.546     0.882    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.113    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.212 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.481    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y78         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.813     1.179    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y78         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.264     0.915    
    SLICE_X34Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     0.844    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.546     0.882    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.113    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.212 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.481    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y78         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.813     1.179    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X34Y78         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.264     0.915    
    SLICE_X34Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     0.844    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.546     0.882    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.113    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.212 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.481    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X34Y78         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.813     1.179    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X34Y78         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.264     0.915    
    SLICE_X34Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     0.844    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.546     0.882    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.113    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.212 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.481    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X35Y78         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.813     1.179    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X35Y78         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X35Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.823    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.546     0.882    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.113    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.212 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.481    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X35Y78         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.813     1.179    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X35Y78         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.264     0.915    
    SLICE_X35Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.823    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.546     0.882    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.113    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.212 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.481    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X35Y78         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.813     1.179    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X35Y78         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.264     0.915    
    SLICE_X35Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.823    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.247ns (41.240%)  route 0.352ns (58.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.546     0.882    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y78         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.148     1.030 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.084     1.113    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y78         LUT3 (Prop_lut3_I0_O)        0.099     1.212 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.268     1.481    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X35Y78         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27540, routed)       0.813     1.179    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X35Y78         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.264     0.915    
    SLICE_X35Y78         FDPE (Remov_fdpe_C_PRE)     -0.095     0.820    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.661    





