# VHDL

## Project Overview
This project consists of three separate VHDL modules. Two of these modules are believed to be completed without issues.

## Modules

### Module 1
- [ ] Description of Module 1
- [ ] Status: [Completed/In Progress/Needs Review]

### Module 2
- [ ] Description of Module 2
- [ ] Status: [Completed/In Progress/Needs Review]

### Module 3
- [ ] Description of Module 3
- [ ] Status: [Completed/In Progress/Needs Review]

## TODO List

- [ ] Verify functionality of Module 1
- [ ] Verify functionality of Module 2
- [ ] Complete implementation of Module 3
- [ ] Test all modules together
- [ ] Document each module's interface and functionality
- [ ] Add simulation testbenches
- [ ] Review and fix any potential issues
- [ ] Update README with detailed module descriptions
