// Seed: 4112152005
module module_0;
  wire id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  tri   id_3,
    output tri0  id_4
);
  assign id_4 = 1;
  assign id_0 = 1;
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    input tri1 id_1,
    output wand id_2
);
  id_4(
      .id_0(id_0 - 1 + id_2 < 1), .id_1(1), .id_2(1), .id_3(id_0)
  );
  buf (id_2, id_4);
  module_0();
endmodule
