Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri May 19 10:35:06 2017
| Host         : DANIEL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file super_top_level_control_sets_placed.rpt
| Design       : super_top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+------------------------------------------------+------------------------+------------------+----------------+
|                      Clock Signal                      |                  Enable Signal                 |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+------------------------------------------------+------------------------+------------------+----------------+
|  Unidade_controladora/Bloco_de_Controle/PC_inc         |                                                |                        |                1 |              1 |
|  Unidade_controladora/Bloco_de_Controle/RF_Rp_addr_n_0 |                                                |                        |                1 |              1 |
|  clk_IBUF_BUFG                                         |                                                |                        |                1 |              2 |
|  Unidade_controladora/Bloco_de_Controle/ALU_s_n_0      |                                                |                        |                1 |              3 |
|  decoder_7seg/clk_div                                  |                                                |                        |                1 |              4 |
|  clk_m_IBUF_BUFG                                       |                                                |                        |                3 |              6 |
|  Unidade_controladora/Bloco_de_Controle/E[0]           |                                                |                        |                8 |             16 |
|  Unidade_controladora/Bloco_de_Controle/mem_reg_5[0]   |                                                |                        |                8 |             16 |
|  clk_IBUF_BUFG                                         |                                                | decoder_7seg/clk_div_1 |                4 |             16 |
|  clk_m_IBUF_BUFG                                       | Unidade_controladora/Bloco_de_Controle/RF_W_wr |                        |                6 |             48 |
+--------------------------------------------------------+------------------------------------------------+------------------------+------------------+----------------+


