- 👋 Hi, I’m Chengjia (Daniel) Liu @chengjialiu
- 👀 I’m currently interested in fixing the design verification coverage holes by leveraging machine learning techniques and the applications of large language models (LLMs) in hardware design verification.
<!---
- 🌱 I’m currently learning ...
- 💞️ I’m looking to collaborate on ...
--->
- 📫 Email: liuchengjia0809@gmail.com

<!---
ChengjiaLiu/ChengjiaLiu is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
