	component my_softcore is
		port (
			clk_clk                              : in  std_logic                     := 'X';             -- clk
			pio_out_external_connection_in_port  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- in_port
			pio_out_external_connection_out_port : out std_logic_vector(31 downto 0);                    -- out_port
			reset_reset_n                        : in  std_logic                     := 'X'              -- reset_n
		);
	end component my_softcore;

