// Seed: 2374125022
module module_0;
  always_latch @(1'h0 === 1, 1 or posedge 1 + "" >= 1) begin
    id_1 <= id_1++;
  end
endmodule
module module_1;
  id_1(
      .id_0(id_2), .id_1(1)
  ); module_0();
endmodule
module module_2 (
    input supply0 id_0,
    input wand id_1,
    output tri0 id_2,
    input uwire id_3,
    output supply0 id_4,
    input wor id_5,
    output wand id_6,
    output wire id_7,
    output wand id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri0 id_11,
    input uwire id_12,
    output logic id_13,
    output tri id_14,
    input supply0 id_15,
    output supply1 id_16,
    input uwire id_17
);
  always
  fork
    id_13 = (1);
    id_8  = id_17;
  join
  wand id_19 = 1;
  final $display;
  module_0();
  always @(negedge "" or posedge 1'b0) id_13 <= 1;
endmodule
