{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680553428690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680553428691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 16:23:48 2023 " "Processing started: Mon Apr 03 16:23:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680553428691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680553428691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680553428691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1680553430682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "strlditb.v 1 1 " "Found 1 design units, including 1 entities, in source file strlditb.v" { { "Info" "ISGN_ENTITY_NAME" "1 StrLdiTB " "Found entity 1: StrLdiTB" {  } { { "StrLdiTB.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/StrLdiTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_tb " "Found entity 1: ADD_tb" {  } { { "ADD_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ADD_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431132 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AND_tb.v(43) " "Verilog HDL information at AND_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "AND_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/AND_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_tb " "Found entity 1: AND_tb" {  } { { "AND_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/AND_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431145 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DIV_tb.v(42) " "Verilog HDL information at DIV_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "DIV_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/DIV_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_tb " "Found entity 1: DIV_tb" {  } { { "DIV_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/DIV_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MUL_tb.v(44) " "Verilog HDL information at MUL_tb.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "MUL_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/MUL_tb.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_tb " "Found entity 1: MUL_tb" {  } { { "MUL_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/MUL_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431165 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NEG_tb.v(40) " "Verilog HDL information at NEG_tb.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "NEG_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/NEG_tb.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NEG_tb " "Found entity 1: NEG_tb" {  } { { "NEG_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/NEG_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431176 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "OR_tb.v(42) " "Verilog HDL information at OR_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "OR_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/OR_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_tb " "Found entity 1: OR_tb" {  } { { "OR_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/OR_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431188 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NOT_tb.v(40) " "Verilog HDL information at NOT_tb.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "NOT_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/NOT_tb.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_tb " "Found entity 1: NOT_tb" {  } { { "NOT_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/NOT_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431198 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ROL_tb.v(40) " "Verilog HDL information at ROL_tb.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "ROL_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ROL_tb.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROL_tb " "Found entity 1: ROL_tb" {  } { { "ROL_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ROL_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431210 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ROR_tb.v(40) " "Verilog HDL information at ROR_tb.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "ROR_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ROR_tb.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROR_tb " "Found entity 1: ROR_tb" {  } { { "ROR_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ROR_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431224 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SHL_tb.v(42) " "Verilog HDL information at SHL_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "SHL_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/SHL_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHL_tb " "Found entity 1: SHL_tb" {  } { { "SHL_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/SHL_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431236 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SHRA_tb.v(42) " "Verilog HDL information at SHRA_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "SHRA_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/SHRA_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHRA_tb " "Found entity 1: SHRA_tb" {  } { { "SHRA_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/SHRA_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431247 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SUB_tb.v(42) " "Verilog HDL information at SUB_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "SUB_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/SUB_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUB_tb " "Found entity 1: SUB_tb" {  } { { "SUB_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/SUB_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431257 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SHR_tb.v(42) " "Verilog HDL information at SHR_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "SHR_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/SHR_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHR_tb " "Found entity 1: SHR_tb" {  } { { "SHR_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/SHR_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDRout MDROut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"MDRout\" differs only in case from object \"MDROut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680553431275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCout PCOut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"PCout\" differs only in case from object \"PCOut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680553431275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZLOout ZLoOut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"ZLOout\" differs only in case from object \"ZLoOut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680553431275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZHIout ZHiOut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"ZHIout\" differs only in case from object \"ZHiOut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680553431276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8inputs_updated.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_8inputs_updated.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8inputs_updated " "Found entity 1: CLA_8inputs_updated" {  } { { "CLA_8inputs_updated.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/CLA_8inputs_updated.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/mux2_1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myencoder32_enc8b10b.v 2 2 " "Found 2 design units, including 2 entities, in source file myencoder32_enc8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 myencoder32_enc8b10b " "Found entity 1: myencoder32_enc8b10b" {  } { { "myencoder32_enc8b10b.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32_enc8b10b.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431470 ""} { "Info" "ISGN_ENTITY_NAME" "2 myencoder32_encoding_lut " "Found entity 2: myencoder32_encoding_lut" {  } { { "myencoder32_enc8b10b.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32_enc8b10b.v" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myencoder32.v 1 1 " "Found 1 design units, including 1 entities, in source file myencoder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 myencoder32 " "Found entity 1: myencoder32" {  } { { "myencoder32.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twocompliment.v 1 1 " "Found 1 design units, including 1 entities, in source file twocompliment.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoCompliment " "Found entity 1: twoCompliment" {  } { { "twoCompliment.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/twoCompliment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenchmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchMultiplier " "Found entity 1: TestbenchMultiplier" {  } { { "TestbenchMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchMultiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchcontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenchcontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchControlUnit " "Found entity 1: TestbenchControlUnit" {  } { { "TestbenchControlUnit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ripple_carry_adder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_combined.v 1 1 " "Found 1 design units, including 1 entities, in source file right_shift_combined.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift_combined " "Found entity 1: right_shift_combined" {  } { { "right_shift_combined.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/right_shift_combined.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file right_rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_rotate " "Found entity 1: right_rotate" {  } { { "right_rotate.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/right_rotate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32bit " "Found entity 1: reg32bit" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_g_block.v 1 1 " "Found 1 design units, including 1 entities, in source file p_g_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 P_G_block " "Found entity 1: P_G_block" {  } { { "P_G_block.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/P_G_block.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notoperation.v 1 1 " "Found 1 design units, including 1 entities, in source file notoperation.v" { { "Info" "ISGN_ENTITY_NAME" "1 NotOperation " "Found entity 1: NotOperation" {  } { { "NotOperation.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/NotOperation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivisionposineg.v 1 1 " "Found 1 design units, including 1 entities, in source file nonrestoringdivisionposineg.v" { { "Info" "ISGN_ENTITY_NAME" "1 nonRestoringDivisionPosiNeg " "Found entity 1: nonRestoringDivisionPosiNeg" {  } { { "nonRestoringDivisionPosiNeg.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/nonRestoringDivisionPosiNeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivision.v 1 1 " "Found 1 design units, including 1 entities, in source file nonrestoringdivision.v" { { "Info" "ISGN_ENTITY_NAME" "1 nonRestoringDivision " "Found entity 1: nonRestoringDivision" {  } { { "nonRestoringDivision.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/nonRestoringDivision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mybusmux_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file mybusmux_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmux " "Found entity 1: mybusmux" {  } { { "mybusmux_bb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/mybusmux_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrunit.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRunit " "Found entity 1: MDRunit" {  } { { "MDRunit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/MDRunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_or.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_or " "Found entity 1: logical_or" {  } { { "logical_or.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/logical_or.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_and.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_and " "Found entity 1: logical_and" {  } { { "logical_and.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/logical_and.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "left_shift.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/left_shift.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file left_rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_rotate " "Found entity 1: left_rotate" {  } { { "left_rotate.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/left_rotate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hierarchical_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file hierarchical_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hierarchical_CLA " "Found entity 1: Hierarchical_CLA" {  } { { "Hierarchical_CLA.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Hierarchical_CLA.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/half_adder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/full_adder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_q.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_q.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_Q " "Found entity 1: dff_Q" {  } { { "dff_Q.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/dff_Q.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file boothmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 boothMultiplier " "Found entity 1: boothMultiplier" {  } { { "boothMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/boothMultiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file aluregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALURegisters " "Found entity 1: ALURegisters" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode " "Found entity 1: select_encode" {  } { { "select_encode.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/select_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_sixteen_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file four_sixteen_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_sixteen_decoder " "Found entity 1: four_sixteen_decoder" {  } { { "four_sixteen_decoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/four_sixteen_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_four_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file two_four_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_four_decoder " "Found entity 1: two_four_decoder" {  } { { "two_four_decoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/two_four_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 CON_FF " "Found entity 1: CON_FF" {  } { { "CON_FF.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/CON_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flipflop " "Found entity 1: D_flipflop" {  } { { "D_flipflop.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/D_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchtbf.v 1 1 " "Found 1 design units, including 1 entities, in source file branchtbf.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchTBF " "Found entity 1: BranchTBF" {  } { { "BranchTBF.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/BranchTBF.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addiandioritb.v 1 1 " "Found 1 design units, including 1 entities, in source file addiandioritb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddiAndiOriTB " "Found entity 1: AddiAndiOriTB" {  } { { "AddiAndiOriTB.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/AddiAndiOriTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movhimovlooutput.v 1 1 " "Found 1 design units, including 1 entities, in source file movhimovlooutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 MovHiMovLoOutput " "Found entity 1: MovHiMovLoOutput" {  } { { "MovHiMovLoOutput.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/MovHiMovLoOutput.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumptb.v 1 1 " "Found 1 design units, including 1 entities, in source file jumptb.v" { { "Info" "ISGN_ENTITY_NAME" "1 JUMPTB " "Found entity 1: JUMPTB" {  } { { "JUMPTB.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/JUMPTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunitbus.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunitbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnitBus " "Found entity 1: ControlUnitBus" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlUnitBus " "Elaborating entity \"ControlUnitBus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680553432422 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ImmVal ControlUnitBus.v(19) " "Verilog HDL or VHDL warning at ControlUnitBus.v(19): object \"ImmVal\" assigned a value but never read" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1680553432431 "|ControlUnitBus"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OPCode ControlUnitBus.v(20) " "Verilog HDL or VHDL warning at ControlUnitBus.v(20): object \"OPCode\" assigned a value but never read" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1680553432431 "|ControlUnitBus"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regASel ControlUnitBus.v(21) " "Verilog HDL or VHDL warning at ControlUnitBus.v(21): object \"regASel\" assigned a value but never read" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1680553432431 "|ControlUnitBus"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regBSel ControlUnitBus.v(21) " "Verilog HDL or VHDL warning at ControlUnitBus.v(21): object \"regBSel\" assigned a value but never read" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1680553432431 "|ControlUnitBus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ControlUnitBus.v(39) " "Verilog HDL assignment warning at ControlUnitBus.v(39): truncated value with size 32 to match size of target (3)" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1680553432431 "|ControlUnitBus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:B " "Elaborating entity \"Bus\" for hierarchy \"Bus:B\"" {  } { { "ControlUnitBus.v" "B" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553432441 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regA Bus.v(86) " "Verilog HDL Always Construct warning at Bus.v(86): inferring latch(es) for variable \"regA\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680553432475 "|ControlUnitBus|Bus:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regB Bus.v(86) " "Verilog HDL Always Construct warning at Bus.v(86): inferring latch(es) for variable \"regB\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680553432476 "|ControlUnitBus|Bus:B"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCode Bus.v(140) " "Verilog HDL Always Construct warning at Bus.v(140): variable \"OPCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1680553432477 "|ControlUnitBus|Bus:B"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PCOut Bus.v(140) " "Verilog HDL Always Construct warning at Bus.v(140): variable \"PCOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1680553432477 "|ControlUnitBus|Bus:B"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immVal Bus.v(140) " "Verilog HDL Always Construct warning at Bus.v(140): variable \"immVal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1680553432477 "|ControlUnitBus|Bus:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARInTemp Bus.v(146) " "Verilog HDL Always Construct warning at Bus.v(146): inferring latch(es) for variable \"MARInTemp\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680553432479 "|ControlUnitBus|Bus:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite Bus.v(146) " "Verilog HDL Always Construct warning at Bus.v(146): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680553432480 "|ControlUnitBus|Bus:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OutportOutCheck Bus.v(146) " "Verilog HDL Always Construct warning at Bus.v(146): inferring latch(es) for variable \"OutportOutCheck\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680553432480 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Bus.v(176) " "Inferred latch for \"MemWrite\" at Bus.v(176)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432509 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutportOutCheck Bus.v(174) " "Inferred latch for \"OutportOutCheck\" at Bus.v(174)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432509 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[0\] Bus.v(160) " "Inferred latch for \"MARInTemp\[0\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432509 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[1\] Bus.v(160) " "Inferred latch for \"MARInTemp\[1\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432509 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[2\] Bus.v(160) " "Inferred latch for \"MARInTemp\[2\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432510 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[3\] Bus.v(160) " "Inferred latch for \"MARInTemp\[3\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432510 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[4\] Bus.v(160) " "Inferred latch for \"MARInTemp\[4\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432510 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[5\] Bus.v(160) " "Inferred latch for \"MARInTemp\[5\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432510 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[6\] Bus.v(160) " "Inferred latch for \"MARInTemp\[6\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432510 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[7\] Bus.v(160) " "Inferred latch for \"MARInTemp\[7\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432510 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[8\] Bus.v(160) " "Inferred latch for \"MARInTemp\[8\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432511 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[9\] Bus.v(160) " "Inferred latch for \"MARInTemp\[9\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432511 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[10\] Bus.v(160) " "Inferred latch for \"MARInTemp\[10\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432511 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[11\] Bus.v(160) " "Inferred latch for \"MARInTemp\[11\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432511 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[12\] Bus.v(160) " "Inferred latch for \"MARInTemp\[12\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432511 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[13\] Bus.v(160) " "Inferred latch for \"MARInTemp\[13\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432511 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[14\] Bus.v(160) " "Inferred latch for \"MARInTemp\[14\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432512 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[15\] Bus.v(160) " "Inferred latch for \"MARInTemp\[15\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432512 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[16\] Bus.v(160) " "Inferred latch for \"MARInTemp\[16\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432512 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[17\] Bus.v(160) " "Inferred latch for \"MARInTemp\[17\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432512 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[18\] Bus.v(160) " "Inferred latch for \"MARInTemp\[18\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432512 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[19\] Bus.v(160) " "Inferred latch for \"MARInTemp\[19\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432512 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[20\] Bus.v(160) " "Inferred latch for \"MARInTemp\[20\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432512 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[21\] Bus.v(160) " "Inferred latch for \"MARInTemp\[21\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432513 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[22\] Bus.v(160) " "Inferred latch for \"MARInTemp\[22\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432513 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[23\] Bus.v(160) " "Inferred latch for \"MARInTemp\[23\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432513 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[24\] Bus.v(160) " "Inferred latch for \"MARInTemp\[24\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432513 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[25\] Bus.v(160) " "Inferred latch for \"MARInTemp\[25\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432513 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[26\] Bus.v(160) " "Inferred latch for \"MARInTemp\[26\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432513 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[27\] Bus.v(160) " "Inferred latch for \"MARInTemp\[27\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432514 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[28\] Bus.v(160) " "Inferred latch for \"MARInTemp\[28\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432514 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[29\] Bus.v(160) " "Inferred latch for \"MARInTemp\[29\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432516 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[30\] Bus.v(160) " "Inferred latch for \"MARInTemp\[30\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432517 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[31\] Bus.v(160) " "Inferred latch for \"MARInTemp\[31\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432517 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[0\] Bus.v(121) " "Inferred latch for \"regB\[0\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432518 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[1\] Bus.v(121) " "Inferred latch for \"regB\[1\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432518 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[2\] Bus.v(121) " "Inferred latch for \"regB\[2\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432519 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[3\] Bus.v(121) " "Inferred latch for \"regB\[3\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432519 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[4\] Bus.v(121) " "Inferred latch for \"regB\[4\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432520 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[5\] Bus.v(121) " "Inferred latch for \"regB\[5\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432520 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[6\] Bus.v(121) " "Inferred latch for \"regB\[6\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432520 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[7\] Bus.v(121) " "Inferred latch for \"regB\[7\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432521 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[8\] Bus.v(121) " "Inferred latch for \"regB\[8\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432521 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[9\] Bus.v(121) " "Inferred latch for \"regB\[9\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432521 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[10\] Bus.v(121) " "Inferred latch for \"regB\[10\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432522 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[11\] Bus.v(121) " "Inferred latch for \"regB\[11\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432522 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[12\] Bus.v(121) " "Inferred latch for \"regB\[12\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432522 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[13\] Bus.v(121) " "Inferred latch for \"regB\[13\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432523 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[14\] Bus.v(121) " "Inferred latch for \"regB\[14\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432523 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[15\] Bus.v(121) " "Inferred latch for \"regB\[15\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432523 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[16\] Bus.v(121) " "Inferred latch for \"regB\[16\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432524 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[17\] Bus.v(121) " "Inferred latch for \"regB\[17\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432524 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[18\] Bus.v(121) " "Inferred latch for \"regB\[18\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432524 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[19\] Bus.v(121) " "Inferred latch for \"regB\[19\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432525 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[20\] Bus.v(121) " "Inferred latch for \"regB\[20\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432525 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[21\] Bus.v(121) " "Inferred latch for \"regB\[21\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432525 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[22\] Bus.v(121) " "Inferred latch for \"regB\[22\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432526 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[23\] Bus.v(121) " "Inferred latch for \"regB\[23\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432526 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[24\] Bus.v(121) " "Inferred latch for \"regB\[24\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432526 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[25\] Bus.v(121) " "Inferred latch for \"regB\[25\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432527 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[26\] Bus.v(121) " "Inferred latch for \"regB\[26\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432527 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[27\] Bus.v(121) " "Inferred latch for \"regB\[27\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432527 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[28\] Bus.v(121) " "Inferred latch for \"regB\[28\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432528 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[29\] Bus.v(121) " "Inferred latch for \"regB\[29\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432528 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[30\] Bus.v(121) " "Inferred latch for \"regB\[30\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432528 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[31\] Bus.v(121) " "Inferred latch for \"regB\[31\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432528 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[0\] Bus.v(117) " "Inferred latch for \"regA\[0\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432529 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[1\] Bus.v(117) " "Inferred latch for \"regA\[1\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432529 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[2\] Bus.v(117) " "Inferred latch for \"regA\[2\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432529 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[3\] Bus.v(117) " "Inferred latch for \"regA\[3\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432529 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[4\] Bus.v(117) " "Inferred latch for \"regA\[4\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432530 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[5\] Bus.v(117) " "Inferred latch for \"regA\[5\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432530 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[6\] Bus.v(117) " "Inferred latch for \"regA\[6\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432530 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[7\] Bus.v(117) " "Inferred latch for \"regA\[7\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432532 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[8\] Bus.v(117) " "Inferred latch for \"regA\[8\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432535 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[9\] Bus.v(117) " "Inferred latch for \"regA\[9\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432536 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[10\] Bus.v(117) " "Inferred latch for \"regA\[10\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432537 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[11\] Bus.v(117) " "Inferred latch for \"regA\[11\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432537 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[12\] Bus.v(117) " "Inferred latch for \"regA\[12\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432538 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[13\] Bus.v(117) " "Inferred latch for \"regA\[13\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432539 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[14\] Bus.v(117) " "Inferred latch for \"regA\[14\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432539 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[15\] Bus.v(117) " "Inferred latch for \"regA\[15\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432539 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[16\] Bus.v(117) " "Inferred latch for \"regA\[16\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432540 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[17\] Bus.v(117) " "Inferred latch for \"regA\[17\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432540 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[18\] Bus.v(117) " "Inferred latch for \"regA\[18\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432541 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[19\] Bus.v(117) " "Inferred latch for \"regA\[19\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432541 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[20\] Bus.v(117) " "Inferred latch for \"regA\[20\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432541 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[21\] Bus.v(117) " "Inferred latch for \"regA\[21\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432542 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[22\] Bus.v(117) " "Inferred latch for \"regA\[22\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432542 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[23\] Bus.v(117) " "Inferred latch for \"regA\[23\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432543 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[24\] Bus.v(117) " "Inferred latch for \"regA\[24\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432543 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[25\] Bus.v(117) " "Inferred latch for \"regA\[25\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432544 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[26\] Bus.v(117) " "Inferred latch for \"regA\[26\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432544 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[27\] Bus.v(117) " "Inferred latch for \"regA\[27\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432544 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[28\] Bus.v(117) " "Inferred latch for \"regA\[28\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432545 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[29\] Bus.v(117) " "Inferred latch for \"regA\[29\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432545 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[30\] Bus.v(117) " "Inferred latch for \"regA\[30\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432546 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[31\] Bus.v(117) " "Inferred latch for \"regA\[31\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432546 "|ControlUnitBus|Bus:B"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32bit Bus:B\|reg32bit:PC " "Elaborating entity \"reg32bit\" for hierarchy \"Bus:B\|reg32bit:PC\"" {  } { { "Bus.v" "PC" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553432748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDRunit Bus:B\|MDRunit:mdr " "Elaborating entity \"MDRunit\" for hierarchy \"Bus:B\|MDRunit:mdr\"" {  } { { "Bus.v" "mdr" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553432802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Bus:B\|ALU:Logic " "Elaborating entity \"ALU\" for hierarchy \"Bus:B\|ALU:Logic\"" {  } { { "Bus.v" "Logic" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553432838 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regLO ALU.v(44) " "Verilog HDL Always Construct warning at ALU.v(44): inferring latch(es) for variable \"regLO\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680553432847 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regHI ALU.v(44) " "Verilog HDL Always Construct warning at ALU.v(44): inferring latch(es) for variable \"regHI\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680553432847 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[0\] ALU.v(45) " "Inferred latch for \"regHI\[0\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432847 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[1\] ALU.v(45) " "Inferred latch for \"regHI\[1\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432847 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[2\] ALU.v(45) " "Inferred latch for \"regHI\[2\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432847 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[3\] ALU.v(45) " "Inferred latch for \"regHI\[3\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432847 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[4\] ALU.v(45) " "Inferred latch for \"regHI\[4\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432847 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[5\] ALU.v(45) " "Inferred latch for \"regHI\[5\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432848 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[6\] ALU.v(45) " "Inferred latch for \"regHI\[6\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432848 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[7\] ALU.v(45) " "Inferred latch for \"regHI\[7\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432848 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[8\] ALU.v(45) " "Inferred latch for \"regHI\[8\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432848 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[9\] ALU.v(45) " "Inferred latch for \"regHI\[9\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432848 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[10\] ALU.v(45) " "Inferred latch for \"regHI\[10\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432848 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[11\] ALU.v(45) " "Inferred latch for \"regHI\[11\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432849 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[12\] ALU.v(45) " "Inferred latch for \"regHI\[12\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432849 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[13\] ALU.v(45) " "Inferred latch for \"regHI\[13\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432849 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[14\] ALU.v(45) " "Inferred latch for \"regHI\[14\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432849 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[15\] ALU.v(45) " "Inferred latch for \"regHI\[15\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432850 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[16\] ALU.v(45) " "Inferred latch for \"regHI\[16\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432850 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[17\] ALU.v(45) " "Inferred latch for \"regHI\[17\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432850 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[18\] ALU.v(45) " "Inferred latch for \"regHI\[18\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432850 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[19\] ALU.v(45) " "Inferred latch for \"regHI\[19\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432850 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[20\] ALU.v(45) " "Inferred latch for \"regHI\[20\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432850 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[21\] ALU.v(45) " "Inferred latch for \"regHI\[21\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432850 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[22\] ALU.v(45) " "Inferred latch for \"regHI\[22\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432850 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[23\] ALU.v(45) " "Inferred latch for \"regHI\[23\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[24\] ALU.v(45) " "Inferred latch for \"regHI\[24\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[25\] ALU.v(45) " "Inferred latch for \"regHI\[25\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[26\] ALU.v(45) " "Inferred latch for \"regHI\[26\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[27\] ALU.v(45) " "Inferred latch for \"regHI\[27\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[28\] ALU.v(45) " "Inferred latch for \"regHI\[28\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[29\] ALU.v(45) " "Inferred latch for \"regHI\[29\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[30\] ALU.v(45) " "Inferred latch for \"regHI\[30\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[31\] ALU.v(45) " "Inferred latch for \"regHI\[31\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[0\] ALU.v(45) " "Inferred latch for \"regLO\[0\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432852 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[1\] ALU.v(45) " "Inferred latch for \"regLO\[1\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432852 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[2\] ALU.v(45) " "Inferred latch for \"regLO\[2\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432852 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[3\] ALU.v(45) " "Inferred latch for \"regLO\[3\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432852 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[4\] ALU.v(45) " "Inferred latch for \"regLO\[4\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432852 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[5\] ALU.v(45) " "Inferred latch for \"regLO\[5\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432852 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[6\] ALU.v(45) " "Inferred latch for \"regLO\[6\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432852 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[7\] ALU.v(45) " "Inferred latch for \"regLO\[7\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432852 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[8\] ALU.v(45) " "Inferred latch for \"regLO\[8\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[9\] ALU.v(45) " "Inferred latch for \"regLO\[9\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[10\] ALU.v(45) " "Inferred latch for \"regLO\[10\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[11\] ALU.v(45) " "Inferred latch for \"regLO\[11\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[12\] ALU.v(45) " "Inferred latch for \"regLO\[12\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[13\] ALU.v(45) " "Inferred latch for \"regLO\[13\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[14\] ALU.v(45) " "Inferred latch for \"regLO\[14\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[15\] ALU.v(45) " "Inferred latch for \"regLO\[15\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[16\] ALU.v(45) " "Inferred latch for \"regLO\[16\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[17\] ALU.v(45) " "Inferred latch for \"regLO\[17\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[18\] ALU.v(45) " "Inferred latch for \"regLO\[18\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[19\] ALU.v(45) " "Inferred latch for \"regLO\[19\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[20\] ALU.v(45) " "Inferred latch for \"regLO\[20\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[21\] ALU.v(45) " "Inferred latch for \"regLO\[21\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[22\] ALU.v(45) " "Inferred latch for \"regLO\[22\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[23\] ALU.v(45) " "Inferred latch for \"regLO\[23\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[24\] ALU.v(45) " "Inferred latch for \"regLO\[24\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[25\] ALU.v(45) " "Inferred latch for \"regLO\[25\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[26\] ALU.v(45) " "Inferred latch for \"regLO\[26\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[27\] ALU.v(45) " "Inferred latch for \"regLO\[27\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[28\] ALU.v(45) " "Inferred latch for \"regLO\[28\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[29\] ALU.v(45) " "Inferred latch for \"regLO\[29\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[30\] ALU.v(45) " "Inferred latch for \"regLO\[30\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432855 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[31\] ALU.v(45) " "Inferred latch for \"regLO\[31\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432855 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift Bus:B\|ALU:Logic\|left_shift:SHL " "Elaborating entity \"left_shift\" for hierarchy \"Bus:B\|ALU:Logic\|left_shift:SHL\"" {  } { { "ALU.v" "SHL" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553432862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_Q Bus:B\|ALU:Logic\|left_shift:SHL\|dff_Q:b2v_inst35 " "Elaborating entity \"dff_Q\" for hierarchy \"Bus:B\|ALU:Logic\|left_shift:SHL\|dff_Q:b2v_inst35\"" {  } { { "left_shift.v" "b2v_inst35" { Text "C:/Users/789wi/Videos/ELEC-374/left_shift.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553432870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_combined Bus:B\|ALU:Logic\|right_shift_combined:SHRL " "Elaborating entity \"right_shift_combined\" for hierarchy \"Bus:B\|ALU:Logic\|right_shift_combined:SHRL\"" {  } { { "ALU.v" "SHRL" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 Bus:B\|ALU:Logic\|right_shift_combined:SHRL\|mux2_1:b2v_inst1 " "Elaborating entity \"mux2_1\" for hierarchy \"Bus:B\|ALU:Logic\|right_shift_combined:SHRL\|mux2_1:b2v_inst1\"" {  } { { "right_shift_combined.v" "b2v_inst1" { Text "C:/Users/789wi/Videos/ELEC-374/right_shift_combined.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_rotate Bus:B\|ALU:Logic\|left_rotate:rotateL " "Elaborating entity \"left_rotate\" for hierarchy \"Bus:B\|ALU:Logic\|left_rotate:rotateL\"" {  } { { "ALU.v" "rotateL" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_rotate Bus:B\|ALU:Logic\|right_rotate:rotateR " "Elaborating entity \"right_rotate\" for hierarchy \"Bus:B\|ALU:Logic\|right_rotate:rotateR\"" {  } { { "ALU.v" "rotateR" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_and Bus:B\|ALU:Logic\|logical_and:log_and " "Elaborating entity \"logical_and\" for hierarchy \"Bus:B\|ALU:Logic\|logical_and:log_and\"" {  } { { "ALU.v" "log_and" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_or Bus:B\|ALU:Logic\|logical_or:log_or " "Elaborating entity \"logical_or\" for hierarchy \"Bus:B\|ALU:Logic\|logical_or:log_or\"" {  } { { "ALU.v" "log_or" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NotOperation Bus:B\|ALU:Logic\|NotOperation:operationNot " "Elaborating entity \"NotOperation\" for hierarchy \"Bus:B\|ALU:Logic\|NotOperation:operationNot\"" {  } { { "ALU.v" "operationNot" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoCompliment Bus:B\|ALU:Logic\|twoCompliment:neg " "Elaborating entity \"twoCompliment\" for hierarchy \"Bus:B\|ALU:Logic\|twoCompliment:neg\"" {  } { { "ALU.v" "neg" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hierarchical_CLA Bus:B\|ALU:Logic\|Hierarchical_CLA:add " "Elaborating entity \"Hierarchical_CLA\" for hierarchy \"Bus:B\|ALU:Logic\|Hierarchical_CLA:add\"" {  } { { "ALU.v" "add" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8inputs_updated Bus:B\|ALU:Logic\|Hierarchical_CLA:add\|CLA_8inputs_updated:b2v_inst38 " "Elaborating entity \"CLA_8inputs_updated\" for hierarchy \"Bus:B\|ALU:Logic\|Hierarchical_CLA:add\|CLA_8inputs_updated:b2v_inst38\"" {  } { { "Hierarchical_CLA.v" "b2v_inst38" { Text "C:/Users/789wi/Videos/ELEC-374/Hierarchical_CLA.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_G_block Bus:B\|ALU:Logic\|Hierarchical_CLA:add\|CLA_8inputs_updated:b2v_inst38\|P_G_block:b2v_inst " "Elaborating entity \"P_G_block\" for hierarchy \"Bus:B\|ALU:Logic\|Hierarchical_CLA:add\|CLA_8inputs_updated:b2v_inst38\|P_G_block:b2v_inst\"" {  } { { "CLA_8inputs_updated.v" "b2v_inst" { Text "C:/Users/789wi/Videos/ELEC-374/CLA_8inputs_updated.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boothMultiplier Bus:B\|ALU:Logic\|boothMultiplier:mul " "Elaborating entity \"boothMultiplier\" for hierarchy \"Bus:B\|ALU:Logic\|boothMultiplier:mul\"" {  } { { "ALU.v" "mul" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nonRestoringDivisionPosiNeg Bus:B\|ALU:Logic\|nonRestoringDivisionPosiNeg:div " "Elaborating entity \"nonRestoringDivisionPosiNeg\" for hierarchy \"Bus:B\|ALU:Logic\|nonRestoringDivisionPosiNeg:div\"" {  } { { "ALU.v" "div" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433709 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M nonRestoringDivisionPosiNeg.v(7) " "Verilog HDL or VHDL warning at nonRestoringDivisionPosiNeg.v(7): object \"M\" assigned a value but never read" {  } { { "nonRestoringDivisionPosiNeg.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/nonRestoringDivisionPosiNeg.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1680553433715 "|ControlUnitBus|Bus:B|ALU:Logic|nonRestoringDivisionPosiNeg:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALURegisters Bus:B\|ALURegisters:LogicReg " "Elaborating entity \"ALURegisters\" for hierarchy \"Bus:B\|ALURegisters:LogicReg\"" {  } { { "Bus.v" "LogicReg" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Bus:B\|Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"Bus:B\|Memory:memory\"" {  } { { "Bus.v" "memory" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder Bus:B\|encoder:EnO " "Elaborating entity \"encoder\" for hierarchy \"Bus:B\|encoder:EnO\"" {  } { { "Bus.v" "EnO" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433791 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d encoder.v(10) " "Verilog HDL Always Construct warning at encoder.v(10): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680553433792 "|ControlUnitBus|Bus:B|encoder:EnO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] encoder.v(13) " "Inferred latch for \"d\[0\]\" at encoder.v(13)" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553433793 "|ControlUnitBus|Bus:B|encoder:EnO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] encoder.v(13) " "Inferred latch for \"d\[1\]\" at encoder.v(13)" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553433793 "|ControlUnitBus|Bus:B|encoder:EnO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] encoder.v(13) " "Inferred latch for \"d\[2\]\" at encoder.v(13)" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553433793 "|ControlUnitBus|Bus:B|encoder:EnO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] encoder.v(13) " "Inferred latch for \"d\[3\]\" at encoder.v(13)" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553433793 "|ControlUnitBus|Bus:B|encoder:EnO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] encoder.v(13) " "Inferred latch for \"d\[4\]\" at encoder.v(13)" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553433793 "|ControlUnitBus|Bus:B|encoder:EnO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Bus:B\|Multiplexer:Mux " "Elaborating entity \"Multiplexer\" for hierarchy \"Bus:B\|Multiplexer:Mux\"" {  } { { "Bus.v" "Mux" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Bus:B\|encoder:EnO\|d\[4\] " "LATCH primitive \"Bus:B\|encoder:EnO\|d\[4\]\" is permanently disabled" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 13 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1680553435162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[0\] " "LATCH primitive \"Bus:B\|regA\[0\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[0\] " "LATCH primitive \"Bus:B\|regB\[0\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[1\] " "LATCH primitive \"Bus:B\|regA\[1\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[31\] " "LATCH primitive \"Bus:B\|regA\[31\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[30\] " "LATCH primitive \"Bus:B\|regA\[30\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[29\] " "LATCH primitive \"Bus:B\|regA\[29\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[28\] " "LATCH primitive \"Bus:B\|regA\[28\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[27\] " "LATCH primitive \"Bus:B\|regA\[27\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[26\] " "LATCH primitive \"Bus:B\|regA\[26\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[25\] " "LATCH primitive \"Bus:B\|regA\[25\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[24\] " "LATCH primitive \"Bus:B\|regA\[24\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[23\] " "LATCH primitive \"Bus:B\|regA\[23\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[22\] " "LATCH primitive \"Bus:B\|regA\[22\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[21\] " "LATCH primitive \"Bus:B\|regA\[21\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[20\] " "LATCH primitive \"Bus:B\|regA\[20\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[19\] " "LATCH primitive \"Bus:B\|regA\[19\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[18\] " "LATCH primitive \"Bus:B\|regA\[18\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[17\] " "LATCH primitive \"Bus:B\|regA\[17\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[16\] " "LATCH primitive \"Bus:B\|regA\[16\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[15\] " "LATCH primitive \"Bus:B\|regA\[15\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[14\] " "LATCH primitive \"Bus:B\|regA\[14\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[13\] " "LATCH primitive \"Bus:B\|regA\[13\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[12\] " "LATCH primitive \"Bus:B\|regA\[12\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[11\] " "LATCH primitive \"Bus:B\|regA\[11\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[10\] " "LATCH primitive \"Bus:B\|regA\[10\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[9\] " "LATCH primitive \"Bus:B\|regA\[9\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[8\] " "LATCH primitive \"Bus:B\|regA\[8\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[7\] " "LATCH primitive \"Bus:B\|regA\[7\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[6\] " "LATCH primitive \"Bus:B\|regA\[6\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[5\] " "LATCH primitive \"Bus:B\|regA\[5\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[4\] " "LATCH primitive \"Bus:B\|regA\[4\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[3\] " "LATCH primitive \"Bus:B\|regA\[3\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[2\] " "LATCH primitive \"Bus:B\|regA\[2\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[31\] " "LATCH primitive \"Bus:B\|regB\[31\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[30\] " "LATCH primitive \"Bus:B\|regB\[30\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[29\] " "LATCH primitive \"Bus:B\|regB\[29\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[28\] " "LATCH primitive \"Bus:B\|regB\[28\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[27\] " "LATCH primitive \"Bus:B\|regB\[27\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[26\] " "LATCH primitive \"Bus:B\|regB\[26\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[25\] " "LATCH primitive \"Bus:B\|regB\[25\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[24\] " "LATCH primitive \"Bus:B\|regB\[24\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[23\] " "LATCH primitive \"Bus:B\|regB\[23\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[22\] " "LATCH primitive \"Bus:B\|regB\[22\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[21\] " "LATCH primitive \"Bus:B\|regB\[21\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[20\] " "LATCH primitive \"Bus:B\|regB\[20\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[19\] " "LATCH primitive \"Bus:B\|regB\[19\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[18\] " "LATCH primitive \"Bus:B\|regB\[18\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[17\] " "LATCH primitive \"Bus:B\|regB\[17\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[16\] " "LATCH primitive \"Bus:B\|regB\[16\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[15\] " "LATCH primitive \"Bus:B\|regB\[15\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[14\] " "LATCH primitive \"Bus:B\|regB\[14\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[13\] " "LATCH primitive \"Bus:B\|regB\[13\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[12\] " "LATCH primitive \"Bus:B\|regB\[12\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[11\] " "LATCH primitive \"Bus:B\|regB\[11\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[10\] " "LATCH primitive \"Bus:B\|regB\[10\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[9\] " "LATCH primitive \"Bus:B\|regB\[9\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[8\] " "LATCH primitive \"Bus:B\|regB\[8\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[7\] " "LATCH primitive \"Bus:B\|regB\[7\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[6\] " "LATCH primitive \"Bus:B\|regB\[6\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[5\] " "LATCH primitive \"Bus:B\|regB\[5\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[4\] " "LATCH primitive \"Bus:B\|regB\[4\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[3\] " "LATCH primitive \"Bus:B\|regB\[3\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[2\] " "LATCH primitive \"Bus:B\|regB\[2\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[1\] " "LATCH primitive \"Bus:B\|regB\[1\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Bus:B\|Memory:memory\|RAMregisters_rtl_0 " "Inferred RAM node \"Bus:B\|Memory:memory\|RAMregisters_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1680553436413 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Bus:B\|Memory:memory\|RAMregisters_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Bus:B\|Memory:memory\|RAMregisters_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Phase1.ram0_Memory_a0c6519c.hdl.mif " "Parameter INIT_FILE set to db/Phase1.ram0_Memory_a0c6519c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1680553442214 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1680553442214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bus:B\|Memory:memory\|altsyncram:RAMregisters_rtl_0 " "Elaborated megafunction instantiation \"Bus:B\|Memory:memory\|altsyncram:RAMregisters_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553442515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bus:B\|Memory:memory\|altsyncram:RAMregisters_rtl_0 " "Instantiated megafunction \"Bus:B\|Memory:memory\|altsyncram:RAMregisters_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Phase1.ram0_Memory_a0c6519c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Phase1.ram0_Memory_a0c6519c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1680553442516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nqg1 " "Found entity 1: altsyncram_nqg1" {  } { { "db/altsyncram_nqg1.tdf" "" { Text "C:/Users/789wi/Videos/ELEC-374/db/altsyncram_nqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553442660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553442660 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "8B10B Encoder-Decoder (6AF7_0079) " "\"8B10B Encoder-Decoder (6AF7_0079)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1680553444038 ""}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1680553444038 ""}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "Quartus II" 0 -1 1680553444038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[0\] " "Latch Bus:B\|ALU:Logic\|regLO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444466 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[1\] " "Latch Bus:B\|ALU:Logic\|regLO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444466 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[2\] " "Latch Bus:B\|ALU:Logic\|regLO\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444467 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[3\] " "Latch Bus:B\|ALU:Logic\|regLO\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444467 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[4\] " "Latch Bus:B\|ALU:Logic\|regLO\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444467 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[5\] " "Latch Bus:B\|ALU:Logic\|regLO\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444467 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[6\] " "Latch Bus:B\|ALU:Logic\|regLO\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444467 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[7\] " "Latch Bus:B\|ALU:Logic\|regLO\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444467 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[8\] " "Latch Bus:B\|ALU:Logic\|regLO\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444467 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[9\] " "Latch Bus:B\|ALU:Logic\|regLO\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444468 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[10\] " "Latch Bus:B\|ALU:Logic\|regLO\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444468 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[11\] " "Latch Bus:B\|ALU:Logic\|regLO\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444468 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[12\] " "Latch Bus:B\|ALU:Logic\|regLO\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444468 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[13\] " "Latch Bus:B\|ALU:Logic\|regLO\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444468 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[14\] " "Latch Bus:B\|ALU:Logic\|regLO\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444468 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[15\] " "Latch Bus:B\|ALU:Logic\|regLO\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444468 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[16\] " "Latch Bus:B\|ALU:Logic\|regLO\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444469 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[17\] " "Latch Bus:B\|ALU:Logic\|regLO\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444469 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[18\] " "Latch Bus:B\|ALU:Logic\|regLO\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444469 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[19\] " "Latch Bus:B\|ALU:Logic\|regLO\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444469 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[20\] " "Latch Bus:B\|ALU:Logic\|regLO\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444469 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[21\] " "Latch Bus:B\|ALU:Logic\|regLO\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444469 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[22\] " "Latch Bus:B\|ALU:Logic\|regLO\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444469 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[23\] " "Latch Bus:B\|ALU:Logic\|regLO\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444470 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[24\] " "Latch Bus:B\|ALU:Logic\|regLO\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444470 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[25\] " "Latch Bus:B\|ALU:Logic\|regLO\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444470 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[26\] " "Latch Bus:B\|ALU:Logic\|regLO\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444470 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[27\] " "Latch Bus:B\|ALU:Logic\|regLO\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444470 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[28\] " "Latch Bus:B\|ALU:Logic\|regLO\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444470 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[29\] " "Latch Bus:B\|ALU:Logic\|regLO\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444470 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[30\] " "Latch Bus:B\|ALU:Logic\|regLO\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444471 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[31\] " "Latch Bus:B\|ALU:Logic\|regLO\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444471 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[0\] " "Latch Bus:B\|ALU:Logic\|regHI\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[27\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[27\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444471 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[31\] " "Latch Bus:B\|ALU:Logic\|regHI\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[27\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[27\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444471 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[30\] " "Latch Bus:B\|ALU:Logic\|regHI\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[27\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[27\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444471 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[29\] " "Latch Bus:B\|ALU:Logic\|regHI\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444471 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[28\] " "Latch Bus:B\|ALU:Logic\|regHI\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444472 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[27\] " "Latch Bus:B\|ALU:Logic\|regHI\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444472 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[26\] " "Latch Bus:B\|ALU:Logic\|regHI\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444472 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[25\] " "Latch Bus:B\|ALU:Logic\|regHI\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444472 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[24\] " "Latch Bus:B\|ALU:Logic\|regHI\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444472 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[23\] " "Latch Bus:B\|ALU:Logic\|regHI\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444472 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[22\] " "Latch Bus:B\|ALU:Logic\|regHI\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444472 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[21\] " "Latch Bus:B\|ALU:Logic\|regHI\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444472 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[20\] " "Latch Bus:B\|ALU:Logic\|regHI\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444473 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[19\] " "Latch Bus:B\|ALU:Logic\|regHI\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444473 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[18\] " "Latch Bus:B\|ALU:Logic\|regHI\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444473 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[17\] " "Latch Bus:B\|ALU:Logic\|regHI\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444473 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[16\] " "Latch Bus:B\|ALU:Logic\|regHI\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444473 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[15\] " "Latch Bus:B\|ALU:Logic\|regHI\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444473 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[14\] " "Latch Bus:B\|ALU:Logic\|regHI\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444473 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[13\] " "Latch Bus:B\|ALU:Logic\|regHI\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444474 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[12\] " "Latch Bus:B\|ALU:Logic\|regHI\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444474 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[11\] " "Latch Bus:B\|ALU:Logic\|regHI\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444474 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[10\] " "Latch Bus:B\|ALU:Logic\|regHI\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444474 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[9\] " "Latch Bus:B\|ALU:Logic\|regHI\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444474 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[8\] " "Latch Bus:B\|ALU:Logic\|regHI\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444474 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[7\] " "Latch Bus:B\|ALU:Logic\|regHI\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444475 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[6\] " "Latch Bus:B\|ALU:Logic\|regHI\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444475 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[5\] " "Latch Bus:B\|ALU:Logic\|regHI\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444475 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[4\] " "Latch Bus:B\|ALU:Logic\|regHI\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444475 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[3\] " "Latch Bus:B\|ALU:Logic\|regHI\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444475 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[2\] " "Latch Bus:B\|ALU:Logic\|regHI\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444476 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[1\] " "Latch Bus:B\|ALU:Logic\|regHI\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444476 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444476 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PresentState\[2\] PresentState\[2\]~_emulated PresentState\[2\]~1 " "Register \"PresentState\[2\]\" is converted into an equivalent circuit using register \"PresentState\[2\]~_emulated\" and latch \"PresentState\[2\]~1\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680553444529 "|ControlUnitBus|PresentState[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "StateHolder\[2\] StateHolder\[2\]~_emulated StateHolder\[2\]~1 " "Register \"StateHolder\[2\]\" is converted into an equivalent circuit using register \"StateHolder\[2\]~_emulated\" and latch \"StateHolder\[2\]~1\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680553444529 "|ControlUnitBus|StateHolder[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PresentState\[0\] PresentState\[0\]~_emulated PresentState\[2\]~1 " "Register \"PresentState\[0\]\" is converted into an equivalent circuit using register \"PresentState\[0\]~_emulated\" and latch \"PresentState\[2\]~1\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680553444529 "|ControlUnitBus|PresentState[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PresentState\[1\] PresentState\[1\]~_emulated PresentState\[2\]~1 " "Register \"PresentState\[1\]\" is converted into an equivalent circuit using register \"PresentState\[1\]~_emulated\" and latch \"PresentState\[2\]~1\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680553444529 "|ControlUnitBus|PresentState[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "StateHolder\[1\] StateHolder\[1\]~_emulated StateHolder\[1\]~5 " "Register \"StateHolder\[1\]\" is converted into an equivalent circuit using register \"StateHolder\[1\]~_emulated\" and latch \"StateHolder\[1\]~5\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680553444529 "|ControlUnitBus|StateHolder[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "StateHolder\[0\] StateHolder\[0\]~_emulated StateHolder\[0\]~9 " "Register \"StateHolder\[0\]\" is converted into an equivalent circuit using register \"StateHolder\[0\]~_emulated\" and latch \"StateHolder\[0\]~9\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680553444529 "|ControlUnitBus|StateHolder[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1680553444529 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1680553450306 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/789wi/Videos/ELEC-374/output_files/Phase1.map.smsg " "Generated suppressed messages file C:/Users/789wi/Videos/ELEC-374/output_files/Phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1680553460720 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1680553461529 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553461529 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[0\] " "No output dependent on input pin \"MDRMDataIn\[0\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[1\] " "No output dependent on input pin \"MDRMDataIn\[1\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[2\] " "No output dependent on input pin \"MDRMDataIn\[2\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[3\] " "No output dependent on input pin \"MDRMDataIn\[3\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[4\] " "No output dependent on input pin \"MDRMDataIn\[4\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[5\] " "No output dependent on input pin \"MDRMDataIn\[5\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[6\] " "No output dependent on input pin \"MDRMDataIn\[6\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[7\] " "No output dependent on input pin \"MDRMDataIn\[7\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[8\] " "No output dependent on input pin \"MDRMDataIn\[8\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[9\] " "No output dependent on input pin \"MDRMDataIn\[9\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[10\] " "No output dependent on input pin \"MDRMDataIn\[10\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[11\] " "No output dependent on input pin \"MDRMDataIn\[11\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[12\] " "No output dependent on input pin \"MDRMDataIn\[12\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[13\] " "No output dependent on input pin \"MDRMDataIn\[13\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[14\] " "No output dependent on input pin \"MDRMDataIn\[14\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[15\] " "No output dependent on input pin \"MDRMDataIn\[15\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[16\] " "No output dependent on input pin \"MDRMDataIn\[16\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[17\] " "No output dependent on input pin \"MDRMDataIn\[17\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[18\] " "No output dependent on input pin \"MDRMDataIn\[18\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[19\] " "No output dependent on input pin \"MDRMDataIn\[19\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[20\] " "No output dependent on input pin \"MDRMDataIn\[20\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[21\] " "No output dependent on input pin \"MDRMDataIn\[21\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[22\] " "No output dependent on input pin \"MDRMDataIn\[22\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[23\] " "No output dependent on input pin \"MDRMDataIn\[23\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[24\] " "No output dependent on input pin \"MDRMDataIn\[24\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[25\] " "No output dependent on input pin \"MDRMDataIn\[25\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[26\] " "No output dependent on input pin \"MDRMDataIn\[26\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[27\] " "No output dependent on input pin \"MDRMDataIn\[27\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[28\] " "No output dependent on input pin \"MDRMDataIn\[28\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[29\] " "No output dependent on input pin \"MDRMDataIn\[29\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[30\] " "No output dependent on input pin \"MDRMDataIn\[30\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[31\] " "No output dependent on input pin \"MDRMDataIn\[31\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1680553462256 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9763 " "Implemented 9763 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1680553462263 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1680553462263 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9664 " "Implemented 9664 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1680553462263 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1680553462263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1680553462263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 254 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 254 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680553462331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 16:24:22 2023 " "Processing ended: Mon Apr 03 16:24:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680553462331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680553462331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680553462331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680553462331 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680553428690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680553428691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 16:23:48 2023 " "Processing started: Mon Apr 03 16:23:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680553428691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680553428691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680553428691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1680553430682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "strlditb.v 1 1 " "Found 1 design units, including 1 entities, in source file strlditb.v" { { "Info" "ISGN_ENTITY_NAME" "1 StrLdiTB " "Found entity 1: StrLdiTB" {  } { { "StrLdiTB.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/StrLdiTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_tb " "Found entity 1: ADD_tb" {  } { { "ADD_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ADD_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431132 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AND_tb.v(43) " "Verilog HDL information at AND_tb.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "AND_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/AND_tb.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_tb " "Found entity 1: AND_tb" {  } { { "AND_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/AND_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431145 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DIV_tb.v(42) " "Verilog HDL information at DIV_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "DIV_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/DIV_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_tb " "Found entity 1: DIV_tb" {  } { { "DIV_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/DIV_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MUL_tb.v(44) " "Verilog HDL information at MUL_tb.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "MUL_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/MUL_tb.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_tb " "Found entity 1: MUL_tb" {  } { { "MUL_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/MUL_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431165 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NEG_tb.v(40) " "Verilog HDL information at NEG_tb.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "NEG_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/NEG_tb.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NEG_tb " "Found entity 1: NEG_tb" {  } { { "NEG_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/NEG_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431176 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "OR_tb.v(42) " "Verilog HDL information at OR_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "OR_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/OR_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_tb " "Found entity 1: OR_tb" {  } { { "OR_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/OR_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431188 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NOT_tb.v(40) " "Verilog HDL information at NOT_tb.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "NOT_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/NOT_tb.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_tb " "Found entity 1: NOT_tb" {  } { { "NOT_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/NOT_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431198 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ROL_tb.v(40) " "Verilog HDL information at ROL_tb.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "ROL_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ROL_tb.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROL_tb " "Found entity 1: ROL_tb" {  } { { "ROL_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ROL_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431210 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ROR_tb.v(40) " "Verilog HDL information at ROR_tb.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "ROR_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ROR_tb.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROR_tb " "Found entity 1: ROR_tb" {  } { { "ROR_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ROR_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431224 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SHL_tb.v(42) " "Verilog HDL information at SHL_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "SHL_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/SHL_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHL_tb " "Found entity 1: SHL_tb" {  } { { "SHL_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/SHL_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431236 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SHRA_tb.v(42) " "Verilog HDL information at SHRA_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "SHRA_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/SHRA_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHRA_tb " "Found entity 1: SHRA_tb" {  } { { "SHRA_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/SHRA_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431247 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SUB_tb.v(42) " "Verilog HDL information at SUB_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "SUB_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/SUB_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUB_tb " "Found entity 1: SUB_tb" {  } { { "SUB_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/SUB_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431257 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SHR_tb.v(42) " "Verilog HDL information at SHR_tb.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "SHR_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/SHR_tb.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680553431266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHR_tb " "Found entity 1: SHR_tb" {  } { { "SHR_tb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/SHR_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDRout MDROut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"MDRout\" differs only in case from object \"MDROut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680553431275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCout PCOut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"PCout\" differs only in case from object \"PCOut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680553431275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZLOout ZLoOut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"ZLOout\" differs only in case from object \"ZLoOut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680553431275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ZHIout ZHiOut Bus.v(4) " "Verilog HDL Declaration information at Bus.v(4): object \"ZHIout\" differs only in case from object \"ZHiOut\" in the same scope" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1680553431276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8inputs_updated.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_8inputs_updated.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8inputs_updated " "Found entity 1: CLA_8inputs_updated" {  } { { "CLA_8inputs_updated.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/CLA_8inputs_updated.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/mux2_1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myencoder32_enc8b10b.v 2 2 " "Found 2 design units, including 2 entities, in source file myencoder32_enc8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 myencoder32_enc8b10b " "Found entity 1: myencoder32_enc8b10b" {  } { { "myencoder32_enc8b10b.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32_enc8b10b.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431470 ""} { "Info" "ISGN_ENTITY_NAME" "2 myencoder32_encoding_lut " "Found entity 2: myencoder32_encoding_lut" {  } { { "myencoder32_enc8b10b.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32_enc8b10b.v" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myencoder32.v 1 1 " "Found 1 design units, including 1 entities, in source file myencoder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 myencoder32 " "Found entity 1: myencoder32" {  } { { "myencoder32.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twocompliment.v 1 1 " "Found 1 design units, including 1 entities, in source file twocompliment.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoCompliment " "Found entity 1: twoCompliment" {  } { { "twoCompliment.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/twoCompliment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenchmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchMultiplier " "Found entity 1: TestbenchMultiplier" {  } { { "TestbenchMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchMultiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchcontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenchcontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchControlUnit " "Found entity 1: TestbenchControlUnit" {  } { { "TestbenchControlUnit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ripple_carry_adder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shift_combined.v 1 1 " "Found 1 design units, including 1 entities, in source file right_shift_combined.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_shift_combined " "Found entity 1: right_shift_combined" {  } { { "right_shift_combined.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/right_shift_combined.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file right_rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 right_rotate " "Found entity 1: right_rotate" {  } { { "right_rotate.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/right_rotate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32bit " "Found entity 1: reg32bit" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_g_block.v 1 1 " "Found 1 design units, including 1 entities, in source file p_g_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 P_G_block " "Found entity 1: P_G_block" {  } { { "P_G_block.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/P_G_block.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notoperation.v 1 1 " "Found 1 design units, including 1 entities, in source file notoperation.v" { { "Info" "ISGN_ENTITY_NAME" "1 NotOperation " "Found entity 1: NotOperation" {  } { { "NotOperation.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/NotOperation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivisionposineg.v 1 1 " "Found 1 design units, including 1 entities, in source file nonrestoringdivisionposineg.v" { { "Info" "ISGN_ENTITY_NAME" "1 nonRestoringDivisionPosiNeg " "Found entity 1: nonRestoringDivisionPosiNeg" {  } { { "nonRestoringDivisionPosiNeg.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/nonRestoringDivisionPosiNeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivision.v 1 1 " "Found 1 design units, including 1 entities, in source file nonrestoringdivision.v" { { "Info" "ISGN_ENTITY_NAME" "1 nonRestoringDivision " "Found entity 1: nonRestoringDivision" {  } { { "nonRestoringDivision.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/nonRestoringDivision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mybusmux_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file mybusmux_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmux " "Found entity 1: mybusmux" {  } { { "mybusmux_bb.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/mybusmux_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrunit.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRunit " "Found entity 1: MDRunit" {  } { { "MDRunit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/MDRunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_or.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_or " "Found entity 1: logical_or" {  } { { "logical_or.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/logical_or.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_and.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_and " "Found entity 1: logical_and" {  } { { "logical_and.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/logical_and.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file left_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "left_shift.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/left_shift.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file left_rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_rotate " "Found entity 1: left_rotate" {  } { { "left_rotate.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/left_rotate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hierarchical_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file hierarchical_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hierarchical_CLA " "Found entity 1: Hierarchical_CLA" {  } { { "Hierarchical_CLA.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Hierarchical_CLA.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/half_adder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/full_adder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_q.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_q.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_Q " "Found entity 1: dff_Q" {  } { { "dff_Q.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/dff_Q.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file boothmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 boothMultiplier " "Found entity 1: boothMultiplier" {  } { { "boothMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/boothMultiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file aluregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALURegisters " "Found entity 1: ALURegisters" {  } { { "ALURegisters.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALURegisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode " "Found entity 1: select_encode" {  } { { "select_encode.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/select_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_sixteen_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file four_sixteen_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_sixteen_decoder " "Found entity 1: four_sixteen_decoder" {  } { { "four_sixteen_decoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/four_sixteen_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_four_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file two_four_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_four_decoder " "Found entity 1: two_four_decoder" {  } { { "two_four_decoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/two_four_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 CON_FF " "Found entity 1: CON_FF" {  } { { "CON_FF.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/CON_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flipflop " "Found entity 1: D_flipflop" {  } { { "D_flipflop.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/D_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchtbf.v 1 1 " "Found 1 design units, including 1 entities, in source file branchtbf.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchTBF " "Found entity 1: BranchTBF" {  } { { "BranchTBF.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/BranchTBF.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addiandioritb.v 1 1 " "Found 1 design units, including 1 entities, in source file addiandioritb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddiAndiOriTB " "Found entity 1: AddiAndiOriTB" {  } { { "AddiAndiOriTB.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/AddiAndiOriTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movhimovlooutput.v 1 1 " "Found 1 design units, including 1 entities, in source file movhimovlooutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 MovHiMovLoOutput " "Found entity 1: MovHiMovLoOutput" {  } { { "MovHiMovLoOutput.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/MovHiMovLoOutput.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumptb.v 1 1 " "Found 1 design units, including 1 entities, in source file jumptb.v" { { "Info" "ISGN_ENTITY_NAME" "1 JUMPTB " "Found entity 1: JUMPTB" {  } { { "JUMPTB.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/JUMPTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunitbus.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunitbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnitBus " "Found entity 1: ControlUnitBus" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553431887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553431887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlUnitBus " "Elaborating entity \"ControlUnitBus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680553432422 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ImmVal ControlUnitBus.v(19) " "Verilog HDL or VHDL warning at ControlUnitBus.v(19): object \"ImmVal\" assigned a value but never read" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1680553432431 "|ControlUnitBus"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OPCode ControlUnitBus.v(20) " "Verilog HDL or VHDL warning at ControlUnitBus.v(20): object \"OPCode\" assigned a value but never read" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1680553432431 "|ControlUnitBus"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regASel ControlUnitBus.v(21) " "Verilog HDL or VHDL warning at ControlUnitBus.v(21): object \"regASel\" assigned a value but never read" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1680553432431 "|ControlUnitBus"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regBSel ControlUnitBus.v(21) " "Verilog HDL or VHDL warning at ControlUnitBus.v(21): object \"regBSel\" assigned a value but never read" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1680553432431 "|ControlUnitBus"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ControlUnitBus.v(39) " "Verilog HDL assignment warning at ControlUnitBus.v(39): truncated value with size 32 to match size of target (3)" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1680553432431 "|ControlUnitBus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:B " "Elaborating entity \"Bus\" for hierarchy \"Bus:B\"" {  } { { "ControlUnitBus.v" "B" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553432441 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regA Bus.v(86) " "Verilog HDL Always Construct warning at Bus.v(86): inferring latch(es) for variable \"regA\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680553432475 "|ControlUnitBus|Bus:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regB Bus.v(86) " "Verilog HDL Always Construct warning at Bus.v(86): inferring latch(es) for variable \"regB\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680553432476 "|ControlUnitBus|Bus:B"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCode Bus.v(140) " "Verilog HDL Always Construct warning at Bus.v(140): variable \"OPCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1680553432477 "|ControlUnitBus|Bus:B"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PCOut Bus.v(140) " "Verilog HDL Always Construct warning at Bus.v(140): variable \"PCOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1680553432477 "|ControlUnitBus|Bus:B"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immVal Bus.v(140) " "Verilog HDL Always Construct warning at Bus.v(140): variable \"immVal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1680553432477 "|ControlUnitBus|Bus:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARInTemp Bus.v(146) " "Verilog HDL Always Construct warning at Bus.v(146): inferring latch(es) for variable \"MARInTemp\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680553432479 "|ControlUnitBus|Bus:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite Bus.v(146) " "Verilog HDL Always Construct warning at Bus.v(146): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680553432480 "|ControlUnitBus|Bus:B"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OutportOutCheck Bus.v(146) " "Verilog HDL Always Construct warning at Bus.v(146): inferring latch(es) for variable \"OutportOutCheck\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 146 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680553432480 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Bus.v(176) " "Inferred latch for \"MemWrite\" at Bus.v(176)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432509 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutportOutCheck Bus.v(174) " "Inferred latch for \"OutportOutCheck\" at Bus.v(174)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432509 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[0\] Bus.v(160) " "Inferred latch for \"MARInTemp\[0\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432509 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[1\] Bus.v(160) " "Inferred latch for \"MARInTemp\[1\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432509 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[2\] Bus.v(160) " "Inferred latch for \"MARInTemp\[2\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432510 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[3\] Bus.v(160) " "Inferred latch for \"MARInTemp\[3\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432510 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[4\] Bus.v(160) " "Inferred latch for \"MARInTemp\[4\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432510 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[5\] Bus.v(160) " "Inferred latch for \"MARInTemp\[5\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432510 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[6\] Bus.v(160) " "Inferred latch for \"MARInTemp\[6\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432510 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[7\] Bus.v(160) " "Inferred latch for \"MARInTemp\[7\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432510 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[8\] Bus.v(160) " "Inferred latch for \"MARInTemp\[8\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432511 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[9\] Bus.v(160) " "Inferred latch for \"MARInTemp\[9\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432511 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[10\] Bus.v(160) " "Inferred latch for \"MARInTemp\[10\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432511 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[11\] Bus.v(160) " "Inferred latch for \"MARInTemp\[11\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432511 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[12\] Bus.v(160) " "Inferred latch for \"MARInTemp\[12\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432511 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[13\] Bus.v(160) " "Inferred latch for \"MARInTemp\[13\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432511 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[14\] Bus.v(160) " "Inferred latch for \"MARInTemp\[14\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432512 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[15\] Bus.v(160) " "Inferred latch for \"MARInTemp\[15\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432512 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[16\] Bus.v(160) " "Inferred latch for \"MARInTemp\[16\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432512 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[17\] Bus.v(160) " "Inferred latch for \"MARInTemp\[17\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432512 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[18\] Bus.v(160) " "Inferred latch for \"MARInTemp\[18\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432512 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[19\] Bus.v(160) " "Inferred latch for \"MARInTemp\[19\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432512 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[20\] Bus.v(160) " "Inferred latch for \"MARInTemp\[20\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432512 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[21\] Bus.v(160) " "Inferred latch for \"MARInTemp\[21\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432513 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[22\] Bus.v(160) " "Inferred latch for \"MARInTemp\[22\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432513 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[23\] Bus.v(160) " "Inferred latch for \"MARInTemp\[23\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432513 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[24\] Bus.v(160) " "Inferred latch for \"MARInTemp\[24\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432513 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[25\] Bus.v(160) " "Inferred latch for \"MARInTemp\[25\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432513 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[26\] Bus.v(160) " "Inferred latch for \"MARInTemp\[26\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432513 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[27\] Bus.v(160) " "Inferred latch for \"MARInTemp\[27\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432514 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[28\] Bus.v(160) " "Inferred latch for \"MARInTemp\[28\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432514 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[29\] Bus.v(160) " "Inferred latch for \"MARInTemp\[29\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432516 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[30\] Bus.v(160) " "Inferred latch for \"MARInTemp\[30\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432517 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARInTemp\[31\] Bus.v(160) " "Inferred latch for \"MARInTemp\[31\]\" at Bus.v(160)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432517 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[0\] Bus.v(121) " "Inferred latch for \"regB\[0\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432518 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[1\] Bus.v(121) " "Inferred latch for \"regB\[1\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432518 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[2\] Bus.v(121) " "Inferred latch for \"regB\[2\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432519 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[3\] Bus.v(121) " "Inferred latch for \"regB\[3\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432519 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[4\] Bus.v(121) " "Inferred latch for \"regB\[4\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432520 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[5\] Bus.v(121) " "Inferred latch for \"regB\[5\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432520 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[6\] Bus.v(121) " "Inferred latch for \"regB\[6\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432520 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[7\] Bus.v(121) " "Inferred latch for \"regB\[7\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432521 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[8\] Bus.v(121) " "Inferred latch for \"regB\[8\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432521 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[9\] Bus.v(121) " "Inferred latch for \"regB\[9\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432521 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[10\] Bus.v(121) " "Inferred latch for \"regB\[10\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432522 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[11\] Bus.v(121) " "Inferred latch for \"regB\[11\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432522 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[12\] Bus.v(121) " "Inferred latch for \"regB\[12\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432522 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[13\] Bus.v(121) " "Inferred latch for \"regB\[13\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432523 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[14\] Bus.v(121) " "Inferred latch for \"regB\[14\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432523 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[15\] Bus.v(121) " "Inferred latch for \"regB\[15\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432523 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[16\] Bus.v(121) " "Inferred latch for \"regB\[16\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432524 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[17\] Bus.v(121) " "Inferred latch for \"regB\[17\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432524 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[18\] Bus.v(121) " "Inferred latch for \"regB\[18\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432524 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[19\] Bus.v(121) " "Inferred latch for \"regB\[19\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432525 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[20\] Bus.v(121) " "Inferred latch for \"regB\[20\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432525 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[21\] Bus.v(121) " "Inferred latch for \"regB\[21\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432525 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[22\] Bus.v(121) " "Inferred latch for \"regB\[22\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432526 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[23\] Bus.v(121) " "Inferred latch for \"regB\[23\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432526 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[24\] Bus.v(121) " "Inferred latch for \"regB\[24\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432526 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[25\] Bus.v(121) " "Inferred latch for \"regB\[25\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432527 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[26\] Bus.v(121) " "Inferred latch for \"regB\[26\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432527 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[27\] Bus.v(121) " "Inferred latch for \"regB\[27\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432527 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[28\] Bus.v(121) " "Inferred latch for \"regB\[28\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432528 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[29\] Bus.v(121) " "Inferred latch for \"regB\[29\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432528 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[30\] Bus.v(121) " "Inferred latch for \"regB\[30\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432528 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regB\[31\] Bus.v(121) " "Inferred latch for \"regB\[31\]\" at Bus.v(121)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432528 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[0\] Bus.v(117) " "Inferred latch for \"regA\[0\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432529 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[1\] Bus.v(117) " "Inferred latch for \"regA\[1\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432529 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[2\] Bus.v(117) " "Inferred latch for \"regA\[2\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432529 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[3\] Bus.v(117) " "Inferred latch for \"regA\[3\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432529 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[4\] Bus.v(117) " "Inferred latch for \"regA\[4\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432530 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[5\] Bus.v(117) " "Inferred latch for \"regA\[5\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432530 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[6\] Bus.v(117) " "Inferred latch for \"regA\[6\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432530 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[7\] Bus.v(117) " "Inferred latch for \"regA\[7\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432532 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[8\] Bus.v(117) " "Inferred latch for \"regA\[8\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432535 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[9\] Bus.v(117) " "Inferred latch for \"regA\[9\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432536 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[10\] Bus.v(117) " "Inferred latch for \"regA\[10\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432537 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[11\] Bus.v(117) " "Inferred latch for \"regA\[11\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432537 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[12\] Bus.v(117) " "Inferred latch for \"regA\[12\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432538 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[13\] Bus.v(117) " "Inferred latch for \"regA\[13\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432539 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[14\] Bus.v(117) " "Inferred latch for \"regA\[14\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432539 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[15\] Bus.v(117) " "Inferred latch for \"regA\[15\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432539 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[16\] Bus.v(117) " "Inferred latch for \"regA\[16\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432540 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[17\] Bus.v(117) " "Inferred latch for \"regA\[17\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432540 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[18\] Bus.v(117) " "Inferred latch for \"regA\[18\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432541 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[19\] Bus.v(117) " "Inferred latch for \"regA\[19\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432541 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[20\] Bus.v(117) " "Inferred latch for \"regA\[20\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432541 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[21\] Bus.v(117) " "Inferred latch for \"regA\[21\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432542 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[22\] Bus.v(117) " "Inferred latch for \"regA\[22\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432542 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[23\] Bus.v(117) " "Inferred latch for \"regA\[23\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432543 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[24\] Bus.v(117) " "Inferred latch for \"regA\[24\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432543 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[25\] Bus.v(117) " "Inferred latch for \"regA\[25\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432544 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[26\] Bus.v(117) " "Inferred latch for \"regA\[26\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432544 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[27\] Bus.v(117) " "Inferred latch for \"regA\[27\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432544 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[28\] Bus.v(117) " "Inferred latch for \"regA\[28\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432545 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[29\] Bus.v(117) " "Inferred latch for \"regA\[29\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432545 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[30\] Bus.v(117) " "Inferred latch for \"regA\[30\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432546 "|ControlUnitBus|Bus:B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regA\[31\] Bus.v(117) " "Inferred latch for \"regA\[31\]\" at Bus.v(117)" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432546 "|ControlUnitBus|Bus:B"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32bit Bus:B\|reg32bit:PC " "Elaborating entity \"reg32bit\" for hierarchy \"Bus:B\|reg32bit:PC\"" {  } { { "Bus.v" "PC" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553432748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDRunit Bus:B\|MDRunit:mdr " "Elaborating entity \"MDRunit\" for hierarchy \"Bus:B\|MDRunit:mdr\"" {  } { { "Bus.v" "mdr" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553432802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Bus:B\|ALU:Logic " "Elaborating entity \"ALU\" for hierarchy \"Bus:B\|ALU:Logic\"" {  } { { "Bus.v" "Logic" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553432838 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regLO ALU.v(44) " "Verilog HDL Always Construct warning at ALU.v(44): inferring latch(es) for variable \"regLO\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680553432847 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regHI ALU.v(44) " "Verilog HDL Always Construct warning at ALU.v(44): inferring latch(es) for variable \"regHI\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680553432847 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[0\] ALU.v(45) " "Inferred latch for \"regHI\[0\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432847 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[1\] ALU.v(45) " "Inferred latch for \"regHI\[1\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432847 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[2\] ALU.v(45) " "Inferred latch for \"regHI\[2\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432847 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[3\] ALU.v(45) " "Inferred latch for \"regHI\[3\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432847 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[4\] ALU.v(45) " "Inferred latch for \"regHI\[4\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432847 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[5\] ALU.v(45) " "Inferred latch for \"regHI\[5\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432848 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[6\] ALU.v(45) " "Inferred latch for \"regHI\[6\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432848 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[7\] ALU.v(45) " "Inferred latch for \"regHI\[7\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432848 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[8\] ALU.v(45) " "Inferred latch for \"regHI\[8\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432848 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[9\] ALU.v(45) " "Inferred latch for \"regHI\[9\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432848 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[10\] ALU.v(45) " "Inferred latch for \"regHI\[10\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432848 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[11\] ALU.v(45) " "Inferred latch for \"regHI\[11\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432849 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[12\] ALU.v(45) " "Inferred latch for \"regHI\[12\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432849 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[13\] ALU.v(45) " "Inferred latch for \"regHI\[13\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432849 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[14\] ALU.v(45) " "Inferred latch for \"regHI\[14\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432849 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[15\] ALU.v(45) " "Inferred latch for \"regHI\[15\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432850 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[16\] ALU.v(45) " "Inferred latch for \"regHI\[16\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432850 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[17\] ALU.v(45) " "Inferred latch for \"regHI\[17\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432850 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[18\] ALU.v(45) " "Inferred latch for \"regHI\[18\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432850 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[19\] ALU.v(45) " "Inferred latch for \"regHI\[19\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432850 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[20\] ALU.v(45) " "Inferred latch for \"regHI\[20\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432850 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[21\] ALU.v(45) " "Inferred latch for \"regHI\[21\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432850 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[22\] ALU.v(45) " "Inferred latch for \"regHI\[22\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432850 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[23\] ALU.v(45) " "Inferred latch for \"regHI\[23\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[24\] ALU.v(45) " "Inferred latch for \"regHI\[24\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[25\] ALU.v(45) " "Inferred latch for \"regHI\[25\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[26\] ALU.v(45) " "Inferred latch for \"regHI\[26\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[27\] ALU.v(45) " "Inferred latch for \"regHI\[27\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[28\] ALU.v(45) " "Inferred latch for \"regHI\[28\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[29\] ALU.v(45) " "Inferred latch for \"regHI\[29\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[30\] ALU.v(45) " "Inferred latch for \"regHI\[30\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regHI\[31\] ALU.v(45) " "Inferred latch for \"regHI\[31\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432851 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[0\] ALU.v(45) " "Inferred latch for \"regLO\[0\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432852 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[1\] ALU.v(45) " "Inferred latch for \"regLO\[1\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432852 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[2\] ALU.v(45) " "Inferred latch for \"regLO\[2\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432852 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[3\] ALU.v(45) " "Inferred latch for \"regLO\[3\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432852 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[4\] ALU.v(45) " "Inferred latch for \"regLO\[4\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432852 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[5\] ALU.v(45) " "Inferred latch for \"regLO\[5\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432852 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[6\] ALU.v(45) " "Inferred latch for \"regLO\[6\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432852 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[7\] ALU.v(45) " "Inferred latch for \"regLO\[7\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432852 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[8\] ALU.v(45) " "Inferred latch for \"regLO\[8\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[9\] ALU.v(45) " "Inferred latch for \"regLO\[9\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[10\] ALU.v(45) " "Inferred latch for \"regLO\[10\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[11\] ALU.v(45) " "Inferred latch for \"regLO\[11\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[12\] ALU.v(45) " "Inferred latch for \"regLO\[12\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[13\] ALU.v(45) " "Inferred latch for \"regLO\[13\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[14\] ALU.v(45) " "Inferred latch for \"regLO\[14\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[15\] ALU.v(45) " "Inferred latch for \"regLO\[15\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[16\] ALU.v(45) " "Inferred latch for \"regLO\[16\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[17\] ALU.v(45) " "Inferred latch for \"regLO\[17\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[18\] ALU.v(45) " "Inferred latch for \"regLO\[18\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[19\] ALU.v(45) " "Inferred latch for \"regLO\[19\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432853 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[20\] ALU.v(45) " "Inferred latch for \"regLO\[20\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[21\] ALU.v(45) " "Inferred latch for \"regLO\[21\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[22\] ALU.v(45) " "Inferred latch for \"regLO\[22\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[23\] ALU.v(45) " "Inferred latch for \"regLO\[23\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[24\] ALU.v(45) " "Inferred latch for \"regLO\[24\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[25\] ALU.v(45) " "Inferred latch for \"regLO\[25\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[26\] ALU.v(45) " "Inferred latch for \"regLO\[26\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[27\] ALU.v(45) " "Inferred latch for \"regLO\[27\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[28\] ALU.v(45) " "Inferred latch for \"regLO\[28\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[29\] ALU.v(45) " "Inferred latch for \"regLO\[29\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432854 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[30\] ALU.v(45) " "Inferred latch for \"regLO\[30\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432855 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regLO\[31\] ALU.v(45) " "Inferred latch for \"regLO\[31\]\" at ALU.v(45)" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553432855 "|ControlUnitBus|Bus:B|ALU:Logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift Bus:B\|ALU:Logic\|left_shift:SHL " "Elaborating entity \"left_shift\" for hierarchy \"Bus:B\|ALU:Logic\|left_shift:SHL\"" {  } { { "ALU.v" "SHL" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553432862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_Q Bus:B\|ALU:Logic\|left_shift:SHL\|dff_Q:b2v_inst35 " "Elaborating entity \"dff_Q\" for hierarchy \"Bus:B\|ALU:Logic\|left_shift:SHL\|dff_Q:b2v_inst35\"" {  } { { "left_shift.v" "b2v_inst35" { Text "C:/Users/789wi/Videos/ELEC-374/left_shift.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553432870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shift_combined Bus:B\|ALU:Logic\|right_shift_combined:SHRL " "Elaborating entity \"right_shift_combined\" for hierarchy \"Bus:B\|ALU:Logic\|right_shift_combined:SHRL\"" {  } { { "ALU.v" "SHRL" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 Bus:B\|ALU:Logic\|right_shift_combined:SHRL\|mux2_1:b2v_inst1 " "Elaborating entity \"mux2_1\" for hierarchy \"Bus:B\|ALU:Logic\|right_shift_combined:SHRL\|mux2_1:b2v_inst1\"" {  } { { "right_shift_combined.v" "b2v_inst1" { Text "C:/Users/789wi/Videos/ELEC-374/right_shift_combined.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_rotate Bus:B\|ALU:Logic\|left_rotate:rotateL " "Elaborating entity \"left_rotate\" for hierarchy \"Bus:B\|ALU:Logic\|left_rotate:rotateL\"" {  } { { "ALU.v" "rotateL" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_rotate Bus:B\|ALU:Logic\|right_rotate:rotateR " "Elaborating entity \"right_rotate\" for hierarchy \"Bus:B\|ALU:Logic\|right_rotate:rotateR\"" {  } { { "ALU.v" "rotateR" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_and Bus:B\|ALU:Logic\|logical_and:log_and " "Elaborating entity \"logical_and\" for hierarchy \"Bus:B\|ALU:Logic\|logical_and:log_and\"" {  } { { "ALU.v" "log_and" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_or Bus:B\|ALU:Logic\|logical_or:log_or " "Elaborating entity \"logical_or\" for hierarchy \"Bus:B\|ALU:Logic\|logical_or:log_or\"" {  } { { "ALU.v" "log_or" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NotOperation Bus:B\|ALU:Logic\|NotOperation:operationNot " "Elaborating entity \"NotOperation\" for hierarchy \"Bus:B\|ALU:Logic\|NotOperation:operationNot\"" {  } { { "ALU.v" "operationNot" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoCompliment Bus:B\|ALU:Logic\|twoCompliment:neg " "Elaborating entity \"twoCompliment\" for hierarchy \"Bus:B\|ALU:Logic\|twoCompliment:neg\"" {  } { { "ALU.v" "neg" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hierarchical_CLA Bus:B\|ALU:Logic\|Hierarchical_CLA:add " "Elaborating entity \"Hierarchical_CLA\" for hierarchy \"Bus:B\|ALU:Logic\|Hierarchical_CLA:add\"" {  } { { "ALU.v" "add" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8inputs_updated Bus:B\|ALU:Logic\|Hierarchical_CLA:add\|CLA_8inputs_updated:b2v_inst38 " "Elaborating entity \"CLA_8inputs_updated\" for hierarchy \"Bus:B\|ALU:Logic\|Hierarchical_CLA:add\|CLA_8inputs_updated:b2v_inst38\"" {  } { { "Hierarchical_CLA.v" "b2v_inst38" { Text "C:/Users/789wi/Videos/ELEC-374/Hierarchical_CLA.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_G_block Bus:B\|ALU:Logic\|Hierarchical_CLA:add\|CLA_8inputs_updated:b2v_inst38\|P_G_block:b2v_inst " "Elaborating entity \"P_G_block\" for hierarchy \"Bus:B\|ALU:Logic\|Hierarchical_CLA:add\|CLA_8inputs_updated:b2v_inst38\|P_G_block:b2v_inst\"" {  } { { "CLA_8inputs_updated.v" "b2v_inst" { Text "C:/Users/789wi/Videos/ELEC-374/CLA_8inputs_updated.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boothMultiplier Bus:B\|ALU:Logic\|boothMultiplier:mul " "Elaborating entity \"boothMultiplier\" for hierarchy \"Bus:B\|ALU:Logic\|boothMultiplier:mul\"" {  } { { "ALU.v" "mul" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nonRestoringDivisionPosiNeg Bus:B\|ALU:Logic\|nonRestoringDivisionPosiNeg:div " "Elaborating entity \"nonRestoringDivisionPosiNeg\" for hierarchy \"Bus:B\|ALU:Logic\|nonRestoringDivisionPosiNeg:div\"" {  } { { "ALU.v" "div" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433709 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M nonRestoringDivisionPosiNeg.v(7) " "Verilog HDL or VHDL warning at nonRestoringDivisionPosiNeg.v(7): object \"M\" assigned a value but never read" {  } { { "nonRestoringDivisionPosiNeg.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/nonRestoringDivisionPosiNeg.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1680553433715 "|ControlUnitBus|Bus:B|ALU:Logic|nonRestoringDivisionPosiNeg:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALURegisters Bus:B\|ALURegisters:LogicReg " "Elaborating entity \"ALURegisters\" for hierarchy \"Bus:B\|ALURegisters:LogicReg\"" {  } { { "Bus.v" "LogicReg" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Bus:B\|Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"Bus:B\|Memory:memory\"" {  } { { "Bus.v" "memory" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder Bus:B\|encoder:EnO " "Elaborating entity \"encoder\" for hierarchy \"Bus:B\|encoder:EnO\"" {  } { { "Bus.v" "EnO" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433791 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d encoder.v(10) " "Verilog HDL Always Construct warning at encoder.v(10): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680553433792 "|ControlUnitBus|Bus:B|encoder:EnO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] encoder.v(13) " "Inferred latch for \"d\[0\]\" at encoder.v(13)" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553433793 "|ControlUnitBus|Bus:B|encoder:EnO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] encoder.v(13) " "Inferred latch for \"d\[1\]\" at encoder.v(13)" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553433793 "|ControlUnitBus|Bus:B|encoder:EnO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] encoder.v(13) " "Inferred latch for \"d\[2\]\" at encoder.v(13)" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553433793 "|ControlUnitBus|Bus:B|encoder:EnO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] encoder.v(13) " "Inferred latch for \"d\[3\]\" at encoder.v(13)" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553433793 "|ControlUnitBus|Bus:B|encoder:EnO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] encoder.v(13) " "Inferred latch for \"d\[4\]\" at encoder.v(13)" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680553433793 "|ControlUnitBus|Bus:B|encoder:EnO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Bus:B\|Multiplexer:Mux " "Elaborating entity \"Multiplexer\" for hierarchy \"Bus:B\|Multiplexer:Mux\"" {  } { { "Bus.v" "Mux" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553433797 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Bus:B\|encoder:EnO\|d\[4\] " "LATCH primitive \"Bus:B\|encoder:EnO\|d\[4\]\" is permanently disabled" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 13 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1680553435162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[0\] " "LATCH primitive \"Bus:B\|regA\[0\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[0\] " "LATCH primitive \"Bus:B\|regB\[0\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[1\] " "LATCH primitive \"Bus:B\|regA\[1\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[31\] " "LATCH primitive \"Bus:B\|regA\[31\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[30\] " "LATCH primitive \"Bus:B\|regA\[30\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[29\] " "LATCH primitive \"Bus:B\|regA\[29\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[28\] " "LATCH primitive \"Bus:B\|regA\[28\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[27\] " "LATCH primitive \"Bus:B\|regA\[27\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[26\] " "LATCH primitive \"Bus:B\|regA\[26\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[25\] " "LATCH primitive \"Bus:B\|regA\[25\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[24\] " "LATCH primitive \"Bus:B\|regA\[24\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[23\] " "LATCH primitive \"Bus:B\|regA\[23\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[22\] " "LATCH primitive \"Bus:B\|regA\[22\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[21\] " "LATCH primitive \"Bus:B\|regA\[21\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[20\] " "LATCH primitive \"Bus:B\|regA\[20\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[19\] " "LATCH primitive \"Bus:B\|regA\[19\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[18\] " "LATCH primitive \"Bus:B\|regA\[18\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[17\] " "LATCH primitive \"Bus:B\|regA\[17\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[16\] " "LATCH primitive \"Bus:B\|regA\[16\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[15\] " "LATCH primitive \"Bus:B\|regA\[15\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[14\] " "LATCH primitive \"Bus:B\|regA\[14\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[13\] " "LATCH primitive \"Bus:B\|regA\[13\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[12\] " "LATCH primitive \"Bus:B\|regA\[12\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[11\] " "LATCH primitive \"Bus:B\|regA\[11\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[10\] " "LATCH primitive \"Bus:B\|regA\[10\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[9\] " "LATCH primitive \"Bus:B\|regA\[9\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[8\] " "LATCH primitive \"Bus:B\|regA\[8\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[7\] " "LATCH primitive \"Bus:B\|regA\[7\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[6\] " "LATCH primitive \"Bus:B\|regA\[6\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[5\] " "LATCH primitive \"Bus:B\|regA\[5\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[4\] " "LATCH primitive \"Bus:B\|regA\[4\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[3\] " "LATCH primitive \"Bus:B\|regA\[3\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regA\[2\] " "LATCH primitive \"Bus:B\|regA\[2\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 117 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[31\] " "LATCH primitive \"Bus:B\|regB\[31\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[30\] " "LATCH primitive \"Bus:B\|regB\[30\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[29\] " "LATCH primitive \"Bus:B\|regB\[29\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[28\] " "LATCH primitive \"Bus:B\|regB\[28\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[27\] " "LATCH primitive \"Bus:B\|regB\[27\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[26\] " "LATCH primitive \"Bus:B\|regB\[26\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[25\] " "LATCH primitive \"Bus:B\|regB\[25\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[24\] " "LATCH primitive \"Bus:B\|regB\[24\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[23\] " "LATCH primitive \"Bus:B\|regB\[23\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[22\] " "LATCH primitive \"Bus:B\|regB\[22\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[21\] " "LATCH primitive \"Bus:B\|regB\[21\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[20\] " "LATCH primitive \"Bus:B\|regB\[20\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[19\] " "LATCH primitive \"Bus:B\|regB\[19\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[18\] " "LATCH primitive \"Bus:B\|regB\[18\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[17\] " "LATCH primitive \"Bus:B\|regB\[17\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[16\] " "LATCH primitive \"Bus:B\|regB\[16\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[15\] " "LATCH primitive \"Bus:B\|regB\[15\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[14\] " "LATCH primitive \"Bus:B\|regB\[14\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[13\] " "LATCH primitive \"Bus:B\|regB\[13\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[12\] " "LATCH primitive \"Bus:B\|regB\[12\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[11\] " "LATCH primitive \"Bus:B\|regB\[11\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[10\] " "LATCH primitive \"Bus:B\|regB\[10\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[9\] " "LATCH primitive \"Bus:B\|regB\[9\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[8\] " "LATCH primitive \"Bus:B\|regB\[8\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[7\] " "LATCH primitive \"Bus:B\|regB\[7\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[6\] " "LATCH primitive \"Bus:B\|regB\[6\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[5\] " "LATCH primitive \"Bus:B\|regB\[5\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[4\] " "LATCH primitive \"Bus:B\|regB\[4\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[3\] " "LATCH primitive \"Bus:B\|regB\[3\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[2\] " "LATCH primitive \"Bus:B\|regB\[2\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Bus:B\|regB\[1\] " "LATCH primitive \"Bus:B\|regB\[1\]\" is permanently enabled" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 121 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1680553436314 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Bus:B\|Memory:memory\|RAMregisters_rtl_0 " "Inferred RAM node \"Bus:B\|Memory:memory\|RAMregisters_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1680553436413 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Bus:B\|Memory:memory\|RAMregisters_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Bus:B\|Memory:memory\|RAMregisters_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Phase1.ram0_Memory_a0c6519c.hdl.mif " "Parameter INIT_FILE set to db/Phase1.ram0_Memory_a0c6519c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1680553442214 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1680553442214 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1680553442214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bus:B\|Memory:memory\|altsyncram:RAMregisters_rtl_0 " "Elaborated megafunction instantiation \"Bus:B\|Memory:memory\|altsyncram:RAMregisters_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553442515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bus:B\|Memory:memory\|altsyncram:RAMregisters_rtl_0 " "Instantiated megafunction \"Bus:B\|Memory:memory\|altsyncram:RAMregisters_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Phase1.ram0_Memory_a0c6519c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Phase1.ram0_Memory_a0c6519c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680553442516 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1680553442516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nqg1 " "Found entity 1: altsyncram_nqg1" {  } { { "db/altsyncram_nqg1.tdf" "" { Text "C:/Users/789wi/Videos/ELEC-374/db/altsyncram_nqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680553442660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680553442660 ""}
{ "Warning" "WSGN_USE_OPENCORE" "" "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "8B10B Encoder-Decoder (6AF7_0079) " "\"8B10B Encoder-Decoder (6AF7_0079)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1680553444038 ""}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1680553444038 ""}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "Quartus II" 0 -1 1680553444038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[0\] " "Latch Bus:B\|ALU:Logic\|regLO\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444466 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[1\] " "Latch Bus:B\|ALU:Logic\|regLO\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444466 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[2\] " "Latch Bus:B\|ALU:Logic\|regLO\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444467 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[3\] " "Latch Bus:B\|ALU:Logic\|regLO\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444467 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[4\] " "Latch Bus:B\|ALU:Logic\|regLO\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444467 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[5\] " "Latch Bus:B\|ALU:Logic\|regLO\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444467 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[6\] " "Latch Bus:B\|ALU:Logic\|regLO\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444467 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[7\] " "Latch Bus:B\|ALU:Logic\|regLO\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444467 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[8\] " "Latch Bus:B\|ALU:Logic\|regLO\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444467 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[9\] " "Latch Bus:B\|ALU:Logic\|regLO\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444468 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[10\] " "Latch Bus:B\|ALU:Logic\|regLO\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444468 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[11\] " "Latch Bus:B\|ALU:Logic\|regLO\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444468 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[12\] " "Latch Bus:B\|ALU:Logic\|regLO\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444468 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[13\] " "Latch Bus:B\|ALU:Logic\|regLO\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444468 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[14\] " "Latch Bus:B\|ALU:Logic\|regLO\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444468 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[15\] " "Latch Bus:B\|ALU:Logic\|regLO\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444468 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[16\] " "Latch Bus:B\|ALU:Logic\|regLO\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444469 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[17\] " "Latch Bus:B\|ALU:Logic\|regLO\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444469 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[18\] " "Latch Bus:B\|ALU:Logic\|regLO\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444469 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[19\] " "Latch Bus:B\|ALU:Logic\|regLO\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444469 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[20\] " "Latch Bus:B\|ALU:Logic\|regLO\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444469 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[21\] " "Latch Bus:B\|ALU:Logic\|regLO\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444469 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[22\] " "Latch Bus:B\|ALU:Logic\|regLO\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444469 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[23\] " "Latch Bus:B\|ALU:Logic\|regLO\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444470 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[24\] " "Latch Bus:B\|ALU:Logic\|regLO\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444470 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[25\] " "Latch Bus:B\|ALU:Logic\|regLO\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444470 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[26\] " "Latch Bus:B\|ALU:Logic\|regLO\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444470 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[27\] " "Latch Bus:B\|ALU:Logic\|regLO\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444470 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[28\] " "Latch Bus:B\|ALU:Logic\|regLO\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444470 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[29\] " "Latch Bus:B\|ALU:Logic\|regLO\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444470 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[30\] " "Latch Bus:B\|ALU:Logic\|regLO\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[31\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[31\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444471 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regLO\[31\] " "Latch Bus:B\|ALU:Logic\|regLO\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[30\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[30\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444471 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[0\] " "Latch Bus:B\|ALU:Logic\|regHI\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[27\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[27\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444471 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[31\] " "Latch Bus:B\|ALU:Logic\|regHI\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[27\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[27\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444471 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[30\] " "Latch Bus:B\|ALU:Logic\|regHI\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[27\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[27\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444471 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[29\] " "Latch Bus:B\|ALU:Logic\|regHI\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444471 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[28\] " "Latch Bus:B\|ALU:Logic\|regHI\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444472 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[27\] " "Latch Bus:B\|ALU:Logic\|regHI\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444472 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[26\] " "Latch Bus:B\|ALU:Logic\|regHI\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444472 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[25\] " "Latch Bus:B\|ALU:Logic\|regHI\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444472 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[24\] " "Latch Bus:B\|ALU:Logic\|regHI\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444472 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[23\] " "Latch Bus:B\|ALU:Logic\|regHI\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444472 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[22\] " "Latch Bus:B\|ALU:Logic\|regHI\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444472 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[21\] " "Latch Bus:B\|ALU:Logic\|regHI\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444472 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[20\] " "Latch Bus:B\|ALU:Logic\|regHI\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444473 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[19\] " "Latch Bus:B\|ALU:Logic\|regHI\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444473 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[18\] " "Latch Bus:B\|ALU:Logic\|regHI\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444473 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[17\] " "Latch Bus:B\|ALU:Logic\|regHI\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444473 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[16\] " "Latch Bus:B\|ALU:Logic\|regHI\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444473 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[15\] " "Latch Bus:B\|ALU:Logic\|regHI\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444473 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[14\] " "Latch Bus:B\|ALU:Logic\|regHI\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444473 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[13\] " "Latch Bus:B\|ALU:Logic\|regHI\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444474 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[12\] " "Latch Bus:B\|ALU:Logic\|regHI\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444474 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[11\] " "Latch Bus:B\|ALU:Logic\|regHI\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444474 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[10\] " "Latch Bus:B\|ALU:Logic\|regHI\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444474 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[9\] " "Latch Bus:B\|ALU:Logic\|regHI\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444474 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[8\] " "Latch Bus:B\|ALU:Logic\|regHI\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444474 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[7\] " "Latch Bus:B\|ALU:Logic\|regHI\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444475 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[6\] " "Latch Bus:B\|ALU:Logic\|regHI\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444475 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[5\] " "Latch Bus:B\|ALU:Logic\|regHI\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444475 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[4\] " "Latch Bus:B\|ALU:Logic\|regHI\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444475 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[3\] " "Latch Bus:B\|ALU:Logic\|regHI\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444475 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[2\] " "Latch Bus:B\|ALU:Logic\|regHI\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444476 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:B\|ALU:Logic\|regHI\[1\] " "Latch Bus:B\|ALU:Logic\|regHI\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Bus:B\|reg32bit:IR\|r\[28\] " "Ports D and ENA on the latch are fed by the same signal Bus:B\|reg32bit:IR\|r\[28\]" {  } { { "reg32bit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/reg32bit.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1680553444476 ""}  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1680553444476 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PresentState\[2\] PresentState\[2\]~_emulated PresentState\[2\]~1 " "Register \"PresentState\[2\]\" is converted into an equivalent circuit using register \"PresentState\[2\]~_emulated\" and latch \"PresentState\[2\]~1\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680553444529 "|ControlUnitBus|PresentState[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "StateHolder\[2\] StateHolder\[2\]~_emulated StateHolder\[2\]~1 " "Register \"StateHolder\[2\]\" is converted into an equivalent circuit using register \"StateHolder\[2\]~_emulated\" and latch \"StateHolder\[2\]~1\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680553444529 "|ControlUnitBus|StateHolder[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PresentState\[0\] PresentState\[0\]~_emulated PresentState\[2\]~1 " "Register \"PresentState\[0\]\" is converted into an equivalent circuit using register \"PresentState\[0\]~_emulated\" and latch \"PresentState\[2\]~1\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680553444529 "|ControlUnitBus|PresentState[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PresentState\[1\] PresentState\[1\]~_emulated PresentState\[2\]~1 " "Register \"PresentState\[1\]\" is converted into an equivalent circuit using register \"PresentState\[1\]~_emulated\" and latch \"PresentState\[2\]~1\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680553444529 "|ControlUnitBus|PresentState[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "StateHolder\[1\] StateHolder\[1\]~_emulated StateHolder\[1\]~5 " "Register \"StateHolder\[1\]\" is converted into an equivalent circuit using register \"StateHolder\[1\]~_emulated\" and latch \"StateHolder\[1\]~5\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680553444529 "|ControlUnitBus|StateHolder[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "StateHolder\[0\] StateHolder\[0\]~_emulated StateHolder\[0\]~9 " "Register \"StateHolder\[0\]\" is converted into an equivalent circuit using register \"StateHolder\[0\]~_emulated\" and latch \"StateHolder\[0\]~9\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 44 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1680553444529 "|ControlUnitBus|StateHolder[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1680553444529 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1680553450306 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/789wi/Videos/ELEC-374/output_files/Phase1.map.smsg " "Generated suppressed messages file C:/Users/789wi/Videos/ELEC-374/output_files/Phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1680553460720 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1680553461529 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553461529 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[0\] " "No output dependent on input pin \"MDRMDataIn\[0\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[1\] " "No output dependent on input pin \"MDRMDataIn\[1\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[2\] " "No output dependent on input pin \"MDRMDataIn\[2\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[3\] " "No output dependent on input pin \"MDRMDataIn\[3\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[4\] " "No output dependent on input pin \"MDRMDataIn\[4\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[5\] " "No output dependent on input pin \"MDRMDataIn\[5\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[6\] " "No output dependent on input pin \"MDRMDataIn\[6\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[7\] " "No output dependent on input pin \"MDRMDataIn\[7\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[8\] " "No output dependent on input pin \"MDRMDataIn\[8\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[9\] " "No output dependent on input pin \"MDRMDataIn\[9\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[10\] " "No output dependent on input pin \"MDRMDataIn\[10\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[11\] " "No output dependent on input pin \"MDRMDataIn\[11\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[12\] " "No output dependent on input pin \"MDRMDataIn\[12\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[13\] " "No output dependent on input pin \"MDRMDataIn\[13\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[14\] " "No output dependent on input pin \"MDRMDataIn\[14\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[15\] " "No output dependent on input pin \"MDRMDataIn\[15\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[16\] " "No output dependent on input pin \"MDRMDataIn\[16\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[17\] " "No output dependent on input pin \"MDRMDataIn\[17\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[18\] " "No output dependent on input pin \"MDRMDataIn\[18\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[19\] " "No output dependent on input pin \"MDRMDataIn\[19\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[20\] " "No output dependent on input pin \"MDRMDataIn\[20\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[21\] " "No output dependent on input pin \"MDRMDataIn\[21\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[22\] " "No output dependent on input pin \"MDRMDataIn\[22\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[23\] " "No output dependent on input pin \"MDRMDataIn\[23\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[24\] " "No output dependent on input pin \"MDRMDataIn\[24\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[25\] " "No output dependent on input pin \"MDRMDataIn\[25\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[26\] " "No output dependent on input pin \"MDRMDataIn\[26\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[27\] " "No output dependent on input pin \"MDRMDataIn\[27\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[28\] " "No output dependent on input pin \"MDRMDataIn\[28\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[29\] " "No output dependent on input pin \"MDRMDataIn\[29\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[30\] " "No output dependent on input pin \"MDRMDataIn\[30\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRMDataIn\[31\] " "No output dependent on input pin \"MDRMDataIn\[31\]\"" {  } { { "ControlUnitBus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnitBus.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680553462256 "|ControlUnitBus|MDRMDataIn[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1680553462256 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9763 " "Implemented 9763 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1680553462263 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1680553462263 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9664 " "Implemented 9664 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1680553462263 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1680553462263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1680553462263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 254 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 254 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680553462331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 16:24:22 2023 " "Processing ended: Mon Apr 03 16:24:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680553462331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680553462331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680553462331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680553462331 ""}
