Title,Authors,Platform,Cited_url,Cited_count,Year
StreamIt: A language for streaming applications,"W Thies, M Karczmarek, S Amarasinghe","International Conference on Compiler Construction, 179-196",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13420734674127601938,1391,2002
The raw microprocessor: A computational fabric for software circuits and general-purpose programs,"MB Taylor, J Kim, J Miller, D Wentzlaff, F Ghodrat, B Greenwald, ...","IEEE micro 22 (2), 25-35","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5565794801728432710,13506324999368345565",1183,2002
Baring it all to software: The raw machine,"E Waingold, M Taylor, V Sarkar, V Lee, W Lee, J Kim, M Frank, P Finch, ...",Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14403175222980776981,918,1997
Maximizing multiprocessor performance with the SUIF compiler,"MW Hall, JM Anderson, SP Amarasinghe, BR Murphy, SW Liao, ...","Computer 29 (12), 84-89",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3005697754530192788,741,1996
Secure Execution via Program Shepherding.,"V Kiriansky, D Bruening, SP Amarasinghe","USENIX Security Symposium 92, 84",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8002678071150010568,714,2002
SUIF: An infrastructure for research on parallelizing and optimizing compilers,"RP Wilson, RS French, CS Wilson, SP Amarasinghe, JM Anderson, ...","ACM Sigplan Notices 29 (12), 31-37",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14902992480374495867,702,1994
"Exploiting coarse-grained task, data, and pipeline parallelism in stream programs","MI Gordon, W Thies, S Amarasinghe","ACM SIGARCH Computer Architecture News 34 (5), 151-162",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5164430016200693425,648,2006
An infrastructure for adaptive dynamic optimization,"D Bruening, T Garnett, S Amarasinghe","International Symposium on Code Generation and Optimization, 2003. CGO 2003 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10261101245218438115,605,2003
"Halide: a language and compiler for optimizing parallelism, locality, and recomputation in image processing pipelines","J Ragan-Kelley, C Barnes, A Adams, S Paris, F Durand, S Amarasinghe","Acm Sigplan Notices 48 (6), 519-530",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13170145555722133781,594,2013
Evaluation of the Raw microprocessor: An exposed-wire-delay architecture for ILP and streams,"MB Taylor, W Lee, J Miller, D Wentzlaff, I Bratt, B Greenwald, H Hoffmann, ...","ACM SIGARCH Computer Architecture News 32 (2), 2",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5030295330886256322,588,2004
Exploiting superword level parallelism with multimedia instruction sets,"S Larsen, S Amarasinghe","Acm Sigplan Notices 35 (5), 145-156",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14770703338769666820,484,2000
"Efficient, transparent, and comprehensive runtime code manipulation","D Bruening, S Amarasinghe","Massachusetts Institute of Technology, Department of Electrical Engineering …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10286016963005187083,424,2004
Kendo: efficient deterministic multithreading in software,"M Olszewski, J Ansel, S Amarasinghe","ACM Sigplan Notices 44 (3), 97-108",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11795388722167331078,421,2009
PetaBricks: a language and compiler for algorithmic choice,"J Ansel, C Chan, YL Wong, M Olszewski, Q Zhao, A Edelman, ...","ACM Sigplan Notices 44 (6), 38-49",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10967681641918096357,405,2009
A stream compiler for communication-exposed architectures,"MI Gordon, W Thies, M Karczmarek, J Lin, AS Meli, AA Lamb, C Leger, ...","ACM SIGOPS Operating Systems Review 36 (5), 291-303",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12956795862255230776,400,2002
Automatically patching errors in deployed software,"JH Perkins, S Kim, S Larsen, S Amarasinghe, J Bachrach, M Carbin, ...",Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10615365151037003723,388,2009
An Overview of the SUIF Compiler for Scalable Parallel Machines.,"SP Amarasinghe, JAM Anderson, MS Lam, CW Tseng","PPSC, 662-667",,383,1995
An Overview of the SUIF Compiler for Scalable Parallel Machines.,"SP Amarasinghe, JAM Anderson, MS Lam, CW Tseng","PPSC, 662-667","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3519126213870296383,7381694888978292754",383,1995
Space-time scheduling of instruction-level parallelism on a raw machine,"W Lee, R Barua, M Frank, D Srikrishna, J Babb, V Sarkar, S Amarasinghe","ACM SIGPLAN Notices 33 (11), 46-57",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1151529405620501036,361,1998
Communication optimization and code generation for distributed memory machines,"SP Amarasinghe, MS Lam","ACM SIGPLAN Notices 28 (6), 126-138",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4123135689348579682,348,1993
Data and computation transformations for multiprocessors,"JM Anderson, SP Amarasinghe, MS Lam","ACM SIGPLAN Notices 30 (8), 166-178",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2423443079493419962,342,1995
Bidwidth analysis with application to silicon compilation,"M Stephenson, J Babb, S Amarasinghe","ACM SIGPLAN Notices 35 (5), 108-120",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10463237278884562045,316,2000
Opentuner: An extensible framework for program autotuning,"J Ansel, S Kamil, K Veeramachaneni, J Ragan-Kelley, J Bosboom, ...",Proceedings of the 23rd international conference on Parallel architectures …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14505242080779484483,292,2014
Meta optimization: improving compiler heuristics with machine learning,"M Stephenson, S Amarasinghe, M Martin, UM O'Reilly","ACM SIGPLAN Notices 38 (5), 77-90",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17097258106248367014,291,2003
Array-data flow analysis and its use in array privatization,"DE Maydan, SP Amarasinghe, MS Lam",Proceedings of the 20th ACM SIGPLAN-SIGACT symposium on Principles of …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13449802540310038754,254,1993
Scalar operand networks: On-chip interconnect for ILP in partitioned architectures,"MB Taylor, W Lee, S Amarasinghe, A Agarwal",The Ninth International Symposium on High-Performance Computer Architecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13530977402586347803,252,2003
Secure execution of a computer program,"VL Kiriansky, DL Bruening, SP Amarasinghe","US Patent 7,594,111",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18328267455978441441,238,2009
A practical approach to exploiting coarse-grained pipeline parallelism in C programs,"W Thies, V Chandrasekhar, S Amarasinghe",Proceedings of the 40th Annual IEEE/ACM International Symposium on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11303999408548478362,234,2007
Detecting coarse-grain parallelism using an interprocedural parallelizing compiler,"MW Hall, SP Amarasinghe, BR Murphy, SW Liao, MS Lam",Supercomputing'95: Proceedings of the 1995 ACM/IEEE Conference on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14380402776817357045,203,1995
Decoupling algorithms from schedules for easy optimization of image processing pipelines,"J Ragan-Kelley, A Adams, S Paris, M Levoy, S Amarasinghe, F Durand",Association for Computing Machinery (ACM),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1645719340227483281,194,2012
Predicting unroll factors using supervised classification,"M Stephenson, S Amarasinghe",Proceedings of the international symposium on Code generation and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1864571453061586123,188,2005
Digital microfluidics using soft lithography,"JP Urbanski, W Thies, C Rhodes, S Amarasinghe, T Thorsen","Lab on a Chip 6 (1), 96-104",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16536473639479754701,186,2006
Maps: a compiler-managed memory system for raw machines,"R Barua, W Lee, S Amarasinghe, A Agarwal","ACM SIGARCH Computer Architecture News 27 (2), 4-15",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6437408528232060508,180,1999
An empirical characterization of stream programs and its implications for language and compiler design,"W Thies, S Amarasinghe",2010 19th International Conference on Parallel Architectures and Compilation …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9611304340964818320,176,2010
Increasing and detecting memory address congruence,"S Larsen, E Witchel, S Amarasinghe",Proceedings. International Conference on Parallel Architectures and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8310756897444525733,152,2002
Design and implementation of a dynamic optimization framework for Windows,"D Bruening, E Duesterwald, S Amarasinghe",4th ACM Workshop on Feedback-Directed and Dynamic Optimization (FDDO-4),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11768231519734537445,151,2001
Parallelizing applications into silicon,"J Babb, M Rinard, CA Moritz, W Lee, M Frank, R Barua, S Amarasinghe",Seventh Annual IEEE Symposium on Field-Programmable Custom Computing …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=800722346980747801,148,1999
Scalar operand networks,"MD Taylor, W Lee, SP Amarasinghe, A Agarwal","IEEE Transactions on Parallel and Distributed Systems 16 (2), 145-162",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3870317230256484343,142,2005
A 16-issue multiple-program-counter microprocessor with point-to-point scalar operand network,"MB Taylor, J Kim, J Miller, D Wentzlaff, F Ghodrat, B Greenwald, ...","2003 IEEE International Solid-State Circuits Conference, 2003. Digest of …","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14619925226678139888,3730357987248286314",134,2003
Abstraction layers for scalable microfluidic biocomputing,"W Thies, JP Urbanski, T Thorsen, S Amarasinghe","Natural Computing 7 (2), 255-275",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11910928649235970603,131,2008
Convergent scheduling,"W Lee, D Puppin, S Swenson, S Amarasinghe","35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15149986976004336616,127,2002
Language and compiler support for stream programs,WF Thies,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12260871995123504570,126,2009
Hot pages: Software caching for raw microprocessors,"CA Moritz, M Frank, MM Frank, W Lee, S Amarasinghe",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5506612464316478118,114,1999
Exascale software study: Software challenges in extreme scale systems,"S Amarasinghe, D Campbell, W Carlson, A Chien, W Dally, E Elnohazy, ...","DARPA IPTO, Air Force Research Labs, Tech. Rep, 1-153",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4262675206250424860,113,2009
Constraint injection system for immunizing software programs against vulnerabilities and attacks,"SP Amarasinghe, B Chandramohan, C Renert, DL Bruening, VL Kiriansky, ...","US Patent 7,945,958",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6540447893858412536,110,2011
Compiler support for scalable and efficient memory systems,"R Barua, W Lee, S Arnarasinghe, A Agarwal","IEEE Transactions on Computers 50 (11), 1234-1247",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15560440677434951581,110,2001
Language and compiler support for auto-tuning variable-accuracy algorithms,"J Ansel, YL Wong, C Chan, M Olszewski, A Edelman, S Amarasinghe","International Symposium on Code Generation and Optimization (CGO 2011), 85-96",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12295803923201764721,109,2011
Secure execution of a computer program using a code cache,"DL Bruening, VL Kiriansky, SP Amarasinghe","US Patent 7,603,704",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8758370031589412911,109,2009
Transparent dynamic instrumentation,"D Bruening, Q Zhao, S Amarasinghe","ACM SIGPLAN Notices 47 (7), 133-144",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10940655016995857811,107,2012
The RAW compiler project,"A Agarwal, S Amarasinghe, R Barua, M Frank, W Lee, V Sarkar, ...","Proceedings of the Second SUIF Compiler Workshop, Stanford, CA",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13498121661342814261,107,1997
Interprocedural analysis for parallelization,"MW Hall, BR Murphy, SP Amarasinghe, SW Liao, MS Lam","International Workshop on Languages and Compilers for Parallel Computing, 61-80","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12132634648852824497,433872567139244726",98,1995
Cache aware optimization of stream programs,"J Sermulins, W Thies, R Rabbah, S Amarasinghe","ACM SIGPLAN Notices 40 (7), 115-126",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16384219013338694724,96,2005
Memory bank disambiguation using modulo unrolling for Raw machines,"R Barua, W Lee, S Amarasinghe, A Agarwal",Proceedings. Fifth International Conference on High Performance Computing …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10418518066110179798,94,1998
Portable performance on heterogeneous architectures,"PM Phothilimthana, J Ansel, J Ragan-Kelley, S Amarasinghe","ACM SIGPLAN Notices 48 (4), 431-444",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13121538101559845904,91,2013
A unified framework for schedule and storage optimization,"W Thies, F Vivien, J Sheldon, S Amarasinghe","ACM SIGPLAN Notices 36 (5), 232-242",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=710401911590265136,85,2001
Exascale software study: Software challenges in extreme scale systems,"V Sarkar, S Amarasinghe, D Campbell, W Carlson, A Chien, W Dally, ...","ExaScale Computing Study, DARPA IPTO 1",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15356234437560456569,84,2009
The suif compiler system: a parallelizing and optimizing research compiler,"R Wilson, R French, C Wilson, S Amarasinghe, J Anderson, S Tjiang, ...",Stanford University Technical Report No. CSL-TR-94-620,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16423354625942493687,82,1994
Interprocedural parallelization analysis in SUIF,"MW Hall, SP Amarasinghe, BR Murphy, SW Liao, MS Lam","ACM Transactions on Programming Languages and Systems (TOPLAS) 27 (4), 662-731",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2053145367866227806,80,2005
Autotuning algorithmic choice for input sensitivity,"Y Ding, J Ansel, K Veeramachaneni, X Shen, UM O’Reilly, ...","ACM SIGPLAN Notices 50 (6), 379-390",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12603431525155557600,78,2015
The tensor algebra compiler,"F Kjolstad, S Kamil, S Chou, D Lugato, S Amarasinghe","Proceedings of the ACM on Programming Languages 1 (OOPSLA), 77",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5197115231827853838,77,2017
Phased scheduling of stream programs,"M Karczmarek, W Thies, S Amarasinghe","ACM SIGPLAN Notices 38 (7), 103-112",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9127353778781574000,77,2003
Weld: A common runtime for high performance data analytics,"S Palkar, JJ Thomas, A Shanbhag, D Narayanan, H Pirk, M Schwarzkopf, ...",Conference on Innovative Data Systems Research (CIDR),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5822285495855900654,74,2017
Dynamic native optimization of interpreters,"GT Sullivan, DL Bruening, I Baron, T Garnett, S Amarasinghe","Proceedings of the 2003 workshop on Interpreters, virtual machines and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16658677543959257472,74,2003
Parallelizing compiler techniques based on linear inequalities,SP Amarasinghe,Stanford University,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8980275211871715163,73,1997
StreamIt: A Compiler for Streaming ApplicationsЃ,"W Thies, M Karczmarek, M Gordon, D Maze, J Wong, H Hoffmann, ...",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3276870567698470167,70,2002
Umbra: Efficient and scalable memory shadowing,"Q Zhao, D Bruening, S Amarasinghe",Proceedings of the 8th annual IEEE/ACM international symposium on Code …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16704326255057541995,65,2010
Dynamic cache contention detection in multi-threaded applications,"Q Zhao, D Koh, S Raza, D Bruening, WF Wong, S Amarasinghe","ACM SIGPLAN Notices 46 (7), 27-38",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1091852489843583539,63,2011
A lightweight streaming layer for multicore execution,"D Zhang, QJ Li, R Rabbah, S Amarasinghe","ACM SIGARCH Computer Architecture News 36 (2), 18-27",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2258508877356086952,63,2008
Teleport messaging for distributed stream programs,"W Thies, M Karczmarek, J Sermulins, R Rabbah, S Amarasinghe",Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11684902697977139735,63,2005
Flexcache: A framework for flexible compiler generated data caching,"CA Moritz, MI Frank, S Amarasinghe","International Workshop on Intelligent Memory Systems, 135-146",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1718469288268193268,63,2000
Multiprocessors from a software perspective,"SP Amarasinghe, JM Anderson, CS Wilson, SW Liao, BR Murphy, ...","IEEE micro 16 (3), 52-61",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12583690400489762319,61,1996
Linear analysis and optimization of stream programs,"AA Lamb, W Thies, S Amarasinghe","ACM SIGPLAN Notices 38 (5), 12-25",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13328593590553234893,58,2003
0-touch and 1-touch techniques for improving the availability of computer programs under protection without compromising security,"S Mantripragada, T Garnett, D Bruening, V Kiriansky, B Chandramohan, ...","US Patent 7,735,136",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13201973093775707302,57,2010
Secure execution of a computer program,"VL Kiriansky, DL Bruening, SP Amarasinghe","US Patent 7,886,148",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15443921659721891837,56,2011
Computer-aided design for microfluidic chips based on multilayer soft lithography,"N Amin, W Thies, S Amarasinghe","2009 IEEE International Conference on Computer Design, 2-9",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8049726431208017766,56,2009
How to do a million watchpoints: Efficient debugging using dynamic instrumentation,"Q Zhao, R Rabbah, S Amarasinghe, L Rudolph, WF Wong","International Conference on Compiler Construction, 147-162",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2795972446310393464,52,2008
Compiler techniques for scalable performance of stream programs on multicore architectures,"MI Gordon, S Amarasinghe","Massachusetts Institute of Technology, Department of Electrical Engineering …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17432556742908712618,51,2010
Language and compiler design for streaming applications,"S Amarasinghe, M Karczmarek, J Lin, D Maze, RM Rabbah, W Thies","International Journal of Parallel Programming 33 (2-3), 261-278",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2815243416461935742,51,2005
Evaluation of IVR data collection UIs for untrained rural users,"A Lerer, M Ward, S Amarasinghe","Proceedings of the first ACM symposium on computing for development, 2",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=200577137891724768,48,2010
Maintaining consistency and bounding capacity of software code caches,"D Bruening, S Amarasinghe",Proceedings of the international symposium on Code generation and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12108658024190632948,48,2005
MPEG-2 decoding in a stream programming language,"M Drake, H Hoffmann, R Rabbah, S Amarasinghe",Proceedings 20th IEEE International Parallel & Distributed Processing …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17607369799046038341,47,2006
Softspec: Software-based speculative parallelism,"D Bruening, S Devabhaktuni, S Amarasinghe",In 3rd ACM Workshop on Feedback-Directed and Dynamic Optimization (FDDO-3,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10072266101597972529,45,1998
DAWG: A defense against cache timing attacks in speculative execution processors,"V Kiriansky, I Lebedev, S Amarasinghe, S Devadas, J Emer",2018 51st Annual IEEE/ACM International Symposium on Microarchitecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10623314566848525038,44,2018
Siblingrivalry: online autotuning through local competitions,"J Ansel, M Pacula, YL Wong, C Chan, M Olszewski, UM O'Reilly, ...","Proceedings of the 2012 international conference on Compilers, architectures …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17191288418371443072,44,2012
Dynamic expressivity with static optimization for streaming languages,"R Soulé, MI Gordon, S Amarasinghe, R Grimm, M Hirzel",Proceedings of the 7th ACM international conference on Distributed event …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15865385071330903564,40,2013
Searching the world wide web in low-connectivity communities,"W Thies, J Prevost, T Mahtab, G Cuevas, S Shakhshir, A Artola, B Vo, ...",Proceedings of WWW 2,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=937230399407455149,40,2002
Simit: A language for physical simulation,"F Kjolstad, S Kamil, J Ragan-Kelley, DIW Levin, S Sueda, D Chen, ...","ACM Transactions on Graphics (TOG) 35 (2), 20",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13433620426480250548,37,2016
Adaptive cache sizing based on monitoring of regenerated and replaced cache entries,"DL Bruening, SP Amarasinghe","US Patent 7,478,218",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=931678312075365931,36,2009
Optimizing stream programs using linear state space analysis,"S Agrawal, W Thies, S Amarasinghe","Proceedings of the 2005 international conference on Compilers, architectures …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1626120304109954914,35,2005
Genetic programming applied to compiler heuristic optimization,"M Stephenson, UM O’Reilly, MC Martin, S Amarasinghe","European conference on genetic programming, 238-253",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7436400650957340332,35,2003
Autotuning multigrid with petabricks,"C Chan, J Ansel, YL Wong, S Amarasinghe, A Edelman",Proceedings of the Conference on High Performance Computing Networking …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5483064593760808914,34,2009
Efficient pipelining of nested loops: unroll-and-squash,"D Petkov, R Harr, S Amarasinghe",Proceedings 16th International Parallel and Distributed Processing Symposium …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1228278327259429256,32,2001
Detection of false sharing using machine learning,"S Jayasena, S Amarasinghe, A Abeyweera, G Amarasinghe, H De Silva, ...",Proceedings of the International Conference on High Performance Computing …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8852018621395584164,31,2013
Ubiquitous memory introspection,"Q Zhao, R Rabbah, S Amarasinghe, L Rudolph, WF Wong",Proceedings of the International Symposium on Code Generation and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12851709816467055779,30,2007
An overview of the SUIF compiler system,"R Wilson, R French, C Wilson, S Amarasinghe, J Anderson, S Tjiang, ...","Unpublished manuscript, Stanford University",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11144927969997955775,30,1995
Exploiting vector parallelism in software pipelined loops,"S Larsen, R Rabbah, S Amarasinghe",38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'05 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9585611342715276813,29,2005
Unified compilation techniques for shared and distributed address space machines,"CW Tseng, JM Anderson, SP Amarasinghe, MS Lam","International Conference on Supercomputing, 67-76",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3323224475907831011,28,1995
An audio wiki for publishing user-generated content in the developing world,"P Kotkar, W Thies, S Amarasinghe",HCI for Community and International Development (Workshop at CHI 2008 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5684095121336110830,27,2008
Making caches work for graph analytics,"Y Zhang, V Kiriansky, C Mendis, S Amarasinghe, M Zaharia","2017 IEEE International Conference on Big Data (Big Data), 293-302",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=174313750644722262,26,2017
Efficient memory shadowing for 64-bit architectures,"Q Zhao, D Bruening, S Amarasinghe","ACM Sigplan Notices 45 (8), 93-102",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=449642132786564860,23,2010
Adaptive cache sizing by utilizing regenerative entries,"DL Bruening, SP Amarasinghe","US Patent 7,856,531",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1952115876938960450,22,2010
Strength reduction of integer division and modulo operations,"J Sheldon, W Lee, B Greenwald, S Amarasinghe",International Workshop on Languages and Compilers for Parallel Computing …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9386647615392963016,22,2001
Techniques for increasing and detecting memory alignment,"S Larsen, E Witchel, S Amarasinghe",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10984904425812462428,22,2001
Aikido: accelerating shared data dynamic analyses,"M Olszewski, Q Zhao, D Koh, J Ansel, S Amarasinghe","ACM SIGARCH Computer Architecture News 40 (1), 173-184",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4007399523340529935,21,2012
Halide: decoupling algorithms from schedules for high-performance image processing,"J Ragan-Kelley, A Adams, D Sharlet, C Barnes, S Paris, M Levoy, ...","Communications of the ACM 61 (1), 106-115",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9680773676737134135,20,2017
Automating the construction of a complier heuristics using machine learning,MW Stephenson,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9739821477160502136,20,2006
A productive programming environment for stream computing,"K Kuo, R Rabbah, S Amarasinghe","Second Workshop on Productivity and Performance in High-End Computing, 35-44",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3185021747656384083,20,2005
"Architectures, Languages and Compilers for the Streaming Domain","S Amarasinghe, B Thies",Tutorial at the 12th Annual International Conference on Parallel …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3627119596209035691,20,2003
Distributed halide,"T Denniston, S Kamil, S Amarasinghe","ACM SIGPLAN Notices 51 (8), 5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11671280335015753156,19,2016
Decoupling algorithms from the organization of computation for high performance image processing,JM Ragan-Kelley,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8866034969367343435,19,2014
Tiramisu: A polyhedral compiler for expressing fast and portable code,"R Baghdadi, J Ray, MB Romdhane, E Del Sozzo, A Akkas, Y Zhang, ...",Proceedings of the 2019 IEEE/ACM International Symposium on Code Generation …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18088209347087070305,18,2019
Weld: Rethinking the interface between data-intensive applications,"S Palkar, J Thomas, D Narayanan, A Shanbhag, R Palamuttam, H Pirk, ...",arXiv preprint arXiv:1709.06416,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18242282593372707050,18,2017
StreamJIT: a commensal compiler for high-performance stream programming,"J Bosboom, S Rajadurai, WF Wong, S Amarasinghe","ACM SIGPLAN Notices 49 (10), 177-195",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1742802046140105732,18,2014
Evaluating end-to-end optimization for data analytics applications in weld,"S Palkar, J Thomas, D Narayanan, P Thaker, R Palamuttam, P Negi, ...","Proceedings of the VLDB Endowment 11 (9), 1002-1015",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6169667424710080111,17,2018
Optimizing indirect memory references with milk,"V Kiriansky, Y Zhang, S Amarasinghe",2016 International Conference on Parallel Architecture and Compilation …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2305698257775216720,16,2016
Multicore Performance Optimization Using Partner Cores.,"E Lau, JE Miller, I Choi, D Yeung, SP Amarasinghe, A Agarwal",HotPar,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10916175449516412391,16,2011
Programmable microfluidics,"WB Thies, JP Urbanski, M Cooper, D Wentzlaff, T Thorsen, ...",presented at Stanford University,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3607261855856948145,15,2007
Secure execution environment via program shepherding,VL Kiriansky,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3716461847776820984,15,2003
Helium: lifting high-performance stencil kernels from stripped x86 binaries to halide DSL code,"C Mendis, J Bosboom, K Wu, S Kamil, J Ragan-Kelley, S Paris, Q Zhao, ...","ACM SIGPLAN Notices 50 (6), 391-402",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8282095113378681638,14,2015
Constraint injection system for immunizing software programs against vulnerabilities and attacks,"SP Amarasinghe, B Chandramohan, C Renert, DL Bruening, V Kiriansky, ...","US Patent 8,656,497",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18378956814921213782,14,2014
Scaling deterministic multithreading,"M Olszewski, J Ansel, S Amarasinghe",2nd WoDet,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9157448408557657792,14,2011
Multicores from the compiler's perspective: A blessing or a curse?,S Amarasinghe,"International Symposium on Code Generation and Optimization, 137",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5980164916378989263,14,2005
Suds: Primitive mechanisms for memory dependence speculation,"M Frank, CA Moritz, B Greenwald, S Amarasinghe, A Agarwal",MIT/LCS Technical Memo MIT-LCS-TM-591,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16613640226690643686,14,1999
Graphit: A high-performance graph dsl,"Y Zhang, M Yang, R Baghdadi, S Kamil, J Shun, S Amarasinghe","Proceedings of the ACM on Programming Languages 2 (OOPSLA), 121",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16313214908058001591,13,2018
A step towards unifying schedule and storage optimization,"W Thies, F Vivien, S Amarasinghe","ACM Transactions on Programming Languages and Systems (TOPLAS) 29 (6), 34",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11186212517130276425,13,2007
A Software Framework for Supporting General Purpose Applications on Raw Computation Fabrics,"M Frank, W Lee, S Amarasinghe",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=952417875776333118,13,2001
Maps: a compiler-managed memory system for software-exposed architectures,RK Barua,Massachusetts Institute of Technology,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12450950211204031523,5522765652835373745",13,2000
A common backend for hardware acceleration on FPGA,"E Del Sozzo, R Baghdadi, S Amarasinghe, MD Santambrogio","2017 IEEE International Conference on Computer Design (ICCD), 427-430",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13914380532921472404,12,2017
A common machine language for grid-based architectures,"W Thies, M Karczmarek, M Gordon, D Maze, J Wong, H Hoffmann, ...","ACM SIGARCH Computer Architecture News 30 (3), 13",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10449458099839759431,12,2002
GraphIt: A High-Performance DSL for Graph Analytics,"Y Zhang, M Yang, R Baghdadi, S Kamil, J Shun, S Amarasinghe",arXiv preprint arXiv:1805.00923,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11731276901415821296,11,2018
File transfer using standard blocks and standard-block identifiers,"M Aasted, S Meera, SP Amarasinghe, T Garnett","US Patent 9,235,577",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5700365261688669173,11,2016
0-touch and 1-touch techniques for improving the availability of computer programs under protection without compromising security,"S Mantripragada, T Garnett, DL Bruening, V Kiriansky, B Chandramohan, ...","US Patent 8,171,548",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=722105041605147284,11,2012
Hyperparameter tuning in bandit-based adaptive operator selection,"M Pacula, J Ansel, S Amarasinghe, UM O’Reilly","European Conference on the Applications of Evolutionary Computation, 73-82",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13742825540085379687,11,2012
Petabricks: a language and compiler based on autotuning,S Amarasinghe,Proceedings of the 6th International Conference on High Performance and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16877220862993911892,11,2011
Abstraction layers for scalable microfluidic biocomputers,"W Thies, JP Urbanski, T Thorsen, S Amarasinghe","International Workshop on DNA-Based Computers, 308-323",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18050258916673002564,11,2006
"Ithemal: Accurate, portable and fast basic block throughput estimation using deep neural networks","C Mendis, A Renda, S Amarasinghe, M Carbin",arXiv preprint arXiv:1808.07412,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18038536400560725800,10,2018
LQCD SciDAC-4 Project,"PE Shanahan, D Trewartha, W Detmold, S Chou, F Kjolstad, ...","Phys. Rev. D 97 (054513), 094506",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4430185541128337560,10,2018
Tiled multicore processors,"MB Taylor, W Lee, JE Miller, D Wentzlaff, I Bratt, B Greenwald, ...","Multicore Processors and Systems, 1-33",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8560518970773869997,10,2009
Language and compiler design for streaming applications,"W Thies, MI Gordon, M Karczmarek, J Lin, D Maze, RM Rabbah, ...","18th International Parallel and Distributed Processing Symposium, 2004 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14900696853179850428,10,2004
Adapting convergent scheduling using machine-learning,"D Puppin, M Stephenson, S Amarasinghe, M Martin, UM O’Reilly","International Workshop on Languages and Compilers for Parallel Computing, 17-31","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14475503088203073033,17629276583090316046",10,2003
Execution model enforcement via program shepherding,"V Kiriansky, D Bruening, S Amarasinghe",LCS Technical Memos,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15563431728996546112,10,2003
SUDS: Automatic parallelization for Raw processors,MI Frank,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7902865098503372967,10,2003
Phased computation graphs in the polyhedral model,"W Thies, J Lin, S Amarasinghe","Rapport technique LCS-TM-630, MIT Laboratory for Computer Science, Cambridge …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7565561238175184168,10,2002
Gigabit ip routing on raw,"G Chuvpilo, D Wentzlaff, S Amarasinghe",Proceedings of the 8th International Symposium on High-Performance Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12755332837466308595,10,2002
The Raw processor: A composeable 32-bit fabric for embedded and general purpose computing,"M Taylor, J Kim, J Miller, F Ghodrat, B Greenwald, P Johnson, W Lee, ...",Proceedings of HotChips 13,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2817371330873632446,10,2001
Format abstraction for sparse tensor algebra compilers,"S Chou, F Kjolstad, S Amarasinghe","Proceedings of the ACM on Programming Languages 2 (OOPSLA), 123",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16403983918096648308,9,2018
Providing Web search capability for low-connectivity communities,"L Levison, W Thies, S Amarasinghe",IEEE 2002 International Symposium on Technology and Society (ISTAS'02 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5265779301876388497,9,2002
The three pillars of machine programming,"J Gottschlich, A Solar-Lezama, N Tatbul, M Carbin, M Rinard, R Barzilay, ...",Proceedings of the 2nd ACM SIGPLAN International Workshop on Machine …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10715500587998172897,8,2018
Optimizing cache performance for graph analytics,"Y Zhang, V Kiriansky, C Mendis, M Zaharia, S Amarasinghe",arXiv preprint arXiv:1608.01362,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14762714301172634876,8,2016
Compilation techniques for short-vector instructions,S Larsen,"Massachusetts Institute of Technology, Department of Electrical Engineering …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11873187562872881378,8,2006
A theoretical and practical approach to instruction scheduling on spatial architectures,"S Amarasinghe, DR Karger, W Lee, VS Mirrokni","Technical Report MIT-LCS-TM-635, MIT",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14215455850751993379,8,2002
Baring it all to software: The raw machine,"EW Michael, M Taylor, V Sarkar, W Lee, V Lee, J Kim, M Frank, P Finch, ...",IEEE Computer,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10174551520534286520,8,1997
The magazine archive includes every article published in Communications of the ACM for over the past 50 years.,"J Ragan-Kelley, A Adams, D Sharlet, C Barnes, S Paris, M Levoy, ...","Communications of the ACM 61 (1), 106-115","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10792654162253078892,10869433795188372592,14659152391394716272",7,2018
A unified backend for targeting fpgas from dsls,"E Del Sozzo, R Baghdadi, S Amarasinghe, MD Santambrogio",2018 IEEE 29th International Conference on Application-specific Systems …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1138895393789319197,6,2018
Tiramisu: A code optimization framework for high performance systems,"R Baghdadi, J Ray, MB Romdhane, E Del Sozzo, P Suriana, S Kamil, ...",arXiv preprint arXiv:1804.10694,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11865017581072582204,6,2018
taco: A tool to generate tensor algebra kernels,"F Kjolstad, S Chou, D Lugato, S Kamil, S Amarasinghe",Proceedings of the 32nd IEEE/ACM International Conference on Automated …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13247880600948033144,6,2017
An efficient evolutionary algorithm for solving incrementally structured problems,"J Ansel, M Pacula, S Amarasinghe, UM O'Reilly",Proceedings of the 13th annual conference on Genetic and evolutionary …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6383936377929675425,6,2011
Getting Performance out of Multiprocessors with the SUIF Compiler,"MW Hall, JM Anderson, SP Amarasinghe, BR Murphy, SW Liao, ...",IEEE Computer,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6072038816420363049,6,1996
Interprocedural parallelization analysis: Preliminary results,"MW Hall, SP Amarasinghe, BR Murphy, SW Liao, MS Lam",Computer,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7134570587360289427,6,1995
Gloss: Seamless live reconfiguration and reoptimization of stream programs,"S Rajadurai, J Bosboom, WF Wong, S Amarasinghe","ACM SIGPLAN Notices 53 (2), 98-112",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11477520166468129264,5,2018
Distributed functional programming in Scheme,A Schwendner,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5587612749515741951,5,2010
Mapping stream programs into the compressed domain,"W Thies, S Hall, S Amarasinghe",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12406251468052911403,5,2007
"Scalar Operand Networks: Design, Implementation, and Analysis","MB Taylor, W Lee, S Amarasinghe, A Agarwal",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12705843356299960538,5,2004
A graph editing framework for the StreamIt language,JC Reyes,Massachusetts Institute of Technology,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12135322096274067208,13453538314975298734",5,2004
The StreamIt development tool: A programming environment for StreamIt,KS Kuo,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2797454756422710994,5,2004
The multiprocessor as a general-purpose processor: a software perspective,"SP Amarasinghe, JM Anderson, CS Wilson, SW Liao, RS French, ...",IEEE Micro 16 (3),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15861838537711117000,5,1996
Cimple: instruction and memory level parallelism: a DSL for uncovering ILP and MLP,"V Kiriansky, H Xu, M Rinard, S Amarasinghe",Proceedings of the 27th International Conference on Parallel Architectures …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2812485364482644518,4,2018
Sparse Tensor Algebra Optimizations with Workspaces,"F Kjolstad, P Ahrens, S Kamil, S Amarasinghe",arXiv preprint arXiv:1802.10574,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6025844543495179694,11021739509742334572",4,2018
(How) can programmers conquer the multicore menace?,S Amarasinghe,Proceedings of the 17th international conference on Parallel architectures …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6030277924668687585,4,2008
The looming software crisis due to the multicore menace,S Amarasinghe,"lecture, Nati’l Science Foundation",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5505906125334312088,4,2007
Stream programming for image and video compression,MH Drake,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10119486775964592883,4,2006
High-Productivity Stream Programming For High-Performance Systems,"R Rabbah, B Thies, M Gordon, J Sermulins, S Amarasinghe",Proceedings of the 9th Annual High Performance Embedded Computing Workshop …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8854561690024855160,4,2005
The TEK Search Engine,"L Levison, B Thies, S Amarasinghe",Position paper at the Development by design workshop,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12070793136225614040,4,2001
Overview of an interprocedural automatic parallelization system,"M Hall, B Murphy, S Amarasinghe, SW Liao, M Lam","Fifth International Workshop on Compilers for Parallel Computers, 570-579",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5449474688684301682,4,1995
goSLP: globally optimized superword level parallelism framework,"C Mendis, S Amarasinghe","Proceedings of the ACM on Programming Languages 2 (OOPSLA), 110",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1883387375496609562,3,2018
Cimple: instruction and memory level parallelism,"V Kiriansky, H Xu, M Rinard, S Amarasinghe",arXiv preprint arXiv:1807.01624,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15201513567968901698,3,2018
The magazine archive includes every article published in Communications of the ACM for over the past 50 years.,G Mone,"Communications of the ACM 60 (4), 12-14","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17246411173499750480,8166173205794975785",3,2017
Zettabricks: A language compiler and runtime system for anyscale computing,S Amarasinghe,"Massachusetts Inst. of Technology (MIT), Cambridge, MA (United States)",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8767022208056499886,3,2015
Manipulating lossless video in the compressed domain,"W Thies, S Hall, S Amarasinghe","Proceedings of the 17th ACM international conference on Multimedia, 331-340",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10705885603135096211,3,2009
A hybrid static/dynamic approach to scheduling stream programs,C Tan,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3973506951794588853,3,2009
Abstraction layers for scalable microfluidic biocomputers (Extended version),"W Thies, JP Urbanski, T Thorsen, S Amarasinghe",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2303517380128922774,3,2006
Ubiquitous stream programming to facilitate the migration to multicore architectures,"M Drake, D Zhang, M Gordon, J Sermulins, W Thies, A Dimock, R Rabbah, ...",Proc. STMCS First Workshop on Software Tools for Multi-Core Systems,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1903167346063554055,3,2006
Collaborative compilation,BR Wagner,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16690548648869729797,3,2006
Method and apparatus for copying/moving data on optical recording medium,SJ Cho,"US Patent 6,975,567",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7825890911525550869,3,2005
Convergent scheduling,"D Puppin, M Stephenson, W Lee, S Amarasinghe","The Journal of Instruction Level Parallelism 6 (1), 1-23",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14953073593888694179,3,2004
An API for dynamic partial evaluation under DynamoRIO,C Leger,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7297404957509622666,3,2004
Searching the world wide web in low-connectivity communities,"WL Levison, W Thies, S Amarasinghe",2002 International Symposium on Technology and Society,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15889872725575570732,3,2002
The raw microprocessor,"M Taylor, J Kim, J Miller, D Wentzlaff, F Ghodrat, B Greenwald, ...","IEEE Micro, Apr",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10878187513875486541,3,2002
Spatial instruction scheduling for raw machines,SM Swenson,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18004537616347943407,3,2002
Maximizing Multiprocessor Performance with the SUIF Compiler,"MWHJM Anderson, SP Amarasinghe, BR Murphy, SW Liao, E Bugnion, ...","IEEE Computer, December",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4005392522819291065,3,1996
Self-defending software: Automatically patching security vulnerabilities,"J Perkins, S Kim, S Larsen, S Amarasinghe, J Bachrach, M Carbin, ...",Proceedings of the ACM Symposium on Operating Systems Principles (SOSP),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9401606131306733387,2,2009
Computer-aided design for multilayer microfluidic chips,N Amin,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10827494041573435870,2,2009
An Audio Wiki for Building Local Repositories of Knowledge in the Developing World,"P Kotkar, W Thies, S Amarasinghe",Wireless Systems: Advanced Research and Development (Poster Session),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5354162446174839266,2,2008
Image-based motion estimation in a stream programming language,A Aziz,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9278660200873774436,2,2007
Modeling the scalability of acrylic stream programs,JN Wong,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5116474573881346147,2,2004
Linear state-space analysis and optimization of StreamIt programs,S Agrawal,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11833029797517895781,2,2004
High-bandwidth packet switching on the raw general-purpose architecture,"GA Chuvpilo, S Amarasinghe","2003 International Conference on Parallel Processing, 2003. Proceedings., 3-10",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15173005900161287924,2,2003
Perspectives on the Use of the Internet in Sri Lanka,"G Shrestha, S Amarasinghe",LCS Technical Report TR-815,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18425371941203869552,2,2001
How to build scalable on-chip ILP networks for a decentralized architecture,"M Taylor, W Lee, S Amarasinghe, A Agarwal",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=922194012436132431,2,2000
Revec: program rejuvenation through revectorization,"C Mendis, A Jain, P Jain, S Amarasinghe","Proceedings of the 28th International Conference on Compiler Construction, 29-41",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11627806782800807076,1,2019
Tensor algebra compilation with workspaces,"F Kjolstad, P Ahrens, S Kamil, S Amarasinghe",Proceedings of the 2019 IEEE/ACM International Symposium on Code Generation …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1848696280494319203,1,2019
Taco: Compilation et génération de code dexpressions tensorielles,"D Lugato, F Kjolstad, S Chou, S Amarasinghe, S Kamil","AVANCÉES, 52",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8503015401540923787,1,2018
Reliable computation on unreliable hardware: Can we have our digital cake and eat it?,"V Kiriansky, S Amarasinghe",WACAS: Workshop on Approximate Computing Across the System Stack,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7662879750838401219,1,2014
Implementation and evaluation of an IVR rendering platform for data collection in the developing world,A Lerer,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14167662460554365770,1,2010
A programming language for precision--cost tradeoffs,MD Steele,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14304033136188383524,1,2009
Compiling and optimizing spreadsheets for FPGA and multicore execution,A Hirsch,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8452880035236083225,1,2007
MPEG-2 in a stream programming language,"M Drake, H Hoffmann, R Rabbah, S Amarasinghe",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12431853328167114289,1,2005
Cache optimizations for stream programs,Å SermuliÅ,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=178763420782968517,1,2005
Software orchestration of instruction level parallelism on tiled processor architectures,W Lee,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2544224360581028370,1,2005
Predicting unroll factors using nearest neighbors,"M Stephenson, S Amarasinghe",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1486295365593563129,1,2004
Defying the speed of light:: a spatially-aware compiler for wire-exposed architectures,S Amarasinghe,Proceedings of the ASIAN symposium on Partial evaluation and semantics-based …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9637155025902767915,1,2002
RawNet: Network Processing on the Raw Processor,"D Wentzlaff, GA Chuvpilo, A Saraf, S Amarasinghe, A Agarwal",Research Abstracts of the MIT Laboratory for Computer Science,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9778755604888040907,1,2002
Strength Reduction of Integer Division and Modulo Operations,"S Amarasinghe, W Lee, B Greenwald","MI Tl aboratory for Computer Science T echnical Memo, MI T-L CS-Tm-600",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8336972479168661858,1,1999
Tseng. The suif compiler for scalable parallel machines,S AMARASINGHE,Proc. of the 7th SIAM conference on parallel processing for scientific computing,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17155548642159254476,1,1995
PriorityGraph: A Unified Programming Model for Optimizing Ordered Graph Algorithms,"Y Zhang, A Brahmakshatriya, X Chen, L Dhulipala, S Kamil, ...",arXiv preprint arXiv:1911.07260,,0,2019
Seq: a high-performance language for bioinformatics,"A Shajii, I Numanagić, R Baghdadi, B Berger, S Amarasinghe","Proceedings of the ACM on Programming Languages 3 (OOPSLA), 125",,0,2019
AEDAM: Whole Program Adaptive Error Detection and Mitigation—Year 3 Report,"M Carbin, S Amarasinghe","Massachusetts Inst. of Technology (MIT), Cambridge, MA (United States)",,0,2019
The sparse tensor algebra compiler (keynote),S Amarasinghe,"Proceedings of the 28th International Conference on Compiler Construction, 1-1",,0,2019
Compiler Auto-Vectorization with Imitation Learning,"C Mendis, C Yang, Y Pu, S Amarasinghe, M Carbin","Advances in Neural Information Processing Systems, 14598-14609",,0,2019
File Transfer Using Standard Blocks and Standard-Block Identifiers,"M Aasted, S Meera, SP Amarasinghe, T Garnett","US Patent App. 16/022,242",,0,2018
Domain Specific Language for Exascale,S Amarasinghe,"Massachusetts Inst. of Technology (MIT), Cambridge, MA (United States)",,0,2018
Technical Report about Tiramisu: a Three-Layered Abstraction for Hiding Hardware Complexity from DSL Compilers,"R Baghdadi, J Ray, MB Romdhane, E Del Sozzo, P Suriana, S Kamil, ...",arXiv preprint arXiv:1803.00419,,0,2018
Unfield sparse formats for tensor algebra compilers,S Chou,Massachusetts Institute of Technology,,0,2018
File Transfer Using Standard Blocks and Standard-Block Identifiers,"M Aasted, S Meera, SP Amarasinghe, T Garnett","US Patent App. 14/981,611",,0,2016
WOSC 2014: second workshop on optimizing stencil computations,"S Kamil, S Amarasinghe, P Sadayappan",Proceedings of the companion publication of the 2014 ACM SIGPLAN conference …,,0,2014
NSF Annual Report CPA-CSA-T: ATAC: Enhancing Multicore Programmability through All-to-All Computing,"A Agarwal, L Kimerling, S Amarasinghe",,,0,2010
"6.172 Performance Engineering of Software Systems, Fall 2010","S Amarasinghe, C Leiserson",,,0,2010
Selective Vectorization for Short-Vector Instructions,"S Amarasinghe, R Rabbah, S Larsen",,,0,2009
"6.172 Performance Engineering of Software Systems, Fall 2009","C Leiserson, S Amarasinghe",,,0,2009
Nada Amin,SP Amarasinghe,Massachusetts Institute of Technology,,0,2008
"General-purpose operating systems, such as Linux","Q Zhao, R Rabbah, S Amarasinghe, L Rudolph, WF Wong","International Symposium on Code Generation and Optimization (CGO'07), 299-311",,0,2007
"PCA RAW FABRIC: Architectural Prototyping, Demonstration and Evaluation","S Amarasinghe, A Agarwal",MASSACHUSETTS INST OF TECH CAMBRIDGE COMPUTER SCIENCE AND ARTIFICIAL …,,0,2007
Stream multicore processors,"MB Taylor, W Lee, JE Miller, D Wentzlaff, I Bratt, B Greenwald, ...","Processor Design, 309-338",,0,2007
Ubiquitous Memory Introspection (Preliminary Manuscript),"Q Zhao, R Rabbah, S Amarasinghe, L Rudolph, WF Wong",,,0,2006
Abstraction Layers for Scalable Microfluidic Biocomputers (Extended Version),"S Amarasinghe, W Thies, JP Urbanski, T Thorsen, S Amarasinghe",Massachusetts Institute of Technology Computer Science and Artificial …,,0,2006
Software Issues for Multicore Systems,"J Larus, RB AMD, L Harrison, D Kuck, M Scott, B Smith",Principles and Practice of Parallel Programming: Proceedings of the eleventh …,,0,2006
"Wild and Crazy Ideas Session-Session 4-Scheduling and Spatial Programming-Exploiting Coarse-Grained Task, Data, and Pipeline Parallelism in Stream Programs","MI Gordon, W Thies, S Amarasinghe","ACM SIGARCH-Computer Architecture News 34 (5), 151",,0,2006
Understanding program structure and behavior,SH Dharmawan,Massachusetts Institute of Technology,,0,2006
Still Image and Motion Picture Compression Using Stream Programming,"M Drake, R Rabbah, S Amarasinghe",,,0,2005
MONICA S. LAM,"MW HALL, SP AMARASINGHE, BR MURPHY, SWEI LIAO","ACM Transactions on Programming Languages and Systems 27 (4-6), 662-731",,0,2005
The Raw Fabric: A Technology for Rapid Embedded System Customization,"A Agarwal, S Amarasinghe",MASSACHUSETTS INST OF TECH CAMBRIDGE LAB FOR COMPUTER SCIENCE,,0,2004
"Convergent Scheduling Diego Puppin diego. puppin@ alum. mit. edu Institute for Information Science and Technologies via Moruzzi 1, 56100, Pisa, Italy","M Stephenson, W Lee, S Amarasinghe","Journal of Instruction-Level Parallelism 1, 1-23",,0,2004
Compiler and simulator construction,S Amarasinghe,Conference on Programming Language Design and Implementation: Proceedings of …,,0,2004
Characterizing function inlining with genetic programming,C Yu,Massachusetts Institute of Technology,,0,2004
Meta Optimization: Improving Compiler Heuristics with Machine Learning,S Amarasinghe,"ACM SIGPLAN 2003 Conference, 77",,0,2003
Scalar Queue Conversion: Dynamic Single Assignment for Concurrent Scheduling,"MI Frank, S Amarasinghe","Coordinated Science Laboratory Report no. UILU-ENG-03-2215, CRHC-03-07",,0,2003
Bit-Packing Optimization for StreamIt,"K Agrawal, SP Amarasinghe, WF Wong",,,0,2003
StreamIt: A Language and Compiler for Communication-Exposed Architectures,"W Thies, MI Gordon, M Karczmarek, D Maze, SP Amarasinghe",,,0,2003
"STS. 310 History of Science, Fall 2003",D Kaiser,,,0,2003
"6.035 Computer Language Engineering (SMA 5502), Fall 2002","SP Amarasinghe, MC Rinard",,,0,2002
"8.02 Electricity and Magnetism: TEAL: Studio Physics Project, Fall 2002","JW Belcher, P Dourmashkin",,,0,2002
Parallelizing Applications into Silicon,"JB Martin, M Rinard, CA Moritz, W Lee, M Frank, R Barua, S Amarasinghe",In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines,,0,1999
Achieving High Performance on Digital AlphaServers with the SUIF Compiler,"JM Andersony, MW Hallz, SP Amarasinghe, BR Murphy, SW Liao, ...",,,0,1999
Extending multicore architectures to exploit hybrid parallelism in single-thread applications.,"X Li, J Zhang, H Akkary, MA Driscoll, CS Ananian, K Asanovic, ...","Information Technology Journal 12 (9), pp: 226-236",,0,1998
"Parallelizing compilers for multiprocessors face many hurdles. However, SUIF’s robust analysis and memory optimization techniques enabled speedups on three fourths of the NAS …","MW Hall, JM Anderson, SP Amarasinghe, BR Murphy, SW Liao, ...","Digital Technical Journal 10 (1), 71",,0,1998
Michael Taylor,"M Taylor, MR Beaumont",Beaux Arts,,0,1993
Cache Aware Optimization of Stream Programs,"JSWTR Rabbah, S Amarasinghe",ACM SIGPLAN Notices: A Monthly Publication of the Special Interest Group on …,,0,1991
TIRAMISU: A Polyhedral Compiler for Dense and Sparse Deep Learning,"R Baghdadi, AN Debbagh, K Abdous, BF Zohra, A Renda, JE Frankle, ...",,,0,0
uvith the SUIF Compiler,"MW Hall, SP Amarasinghe, BR Murphy, E Bugnion",,,0,0
BHive: A Benchmark Suite and Measurement Framework for Validating x86-64 Basic Block Performance Models,"Y Chen, A Brahmakshatriya, C Mendis, A Renda, E Atkinson, O Sýkora, ...",,,0,0
AUTO-TUNING HOTSPOT JVM,"S Jayasena, S Amarasinghe",,,0,0
A deep learning approach for automatic code optimization in Tiramisu,"M Henni, II Mekki, R Baghdadi, T Arbaoui, K Benatchba, S Amarasinghe",,,0,0
Learning automatic schedulers with projective reparameterization,"A Jain, S Amarasinghe",,,0,0
AE ii lCh ti ti f An Empirical Characterization of Stream Programs and its Implications g p for Language and Compiler Design,"B Thies, S Amarasinghe",,,0,0
Abstraction Layers for Scalable Microfluidic Biocomputers,"T Thorsen, S Amarasinghe",,,0,0
Ыг изд Ыг ил ж Й з Ыд йа и к Ш ж аа а зб,"D Bruening, S Devabhaktuni, S Amarasinghe",,,0,0
ĖÓ Ų× Ō ĖÓ ŲŪ Ö ¹× ĖŌ ŁŠ Ų Ś Č Ö ŠŠ Š× Ń,"D Bruening, S Devabhaktuni, S Amarasinghe",,,0,0
Abstract Secure Execution Via Program Shepherding,"V Kiriansky, D Bruening, S Amarasinghe",,,0,0
Tiramisu: A Polyhedral Compiler with A Scheduling Language for Targeting High Performance Systems,"R Baghdadi, J Ray, MB Romdhane, E Del Sozzo, P Suriana, A Akkas, ...",,,0,0
"Browsing CSAIL Technical Reports (July 1, 2003-present) by Issue Date Research and Teaching Output of the MIT Community","S Gil, S Kumar, M Mazumder, D Katabi, D Rus, MF Cusumano-Towner, ...",,,0,0
SoFTwARE PERSPECTI,"SP Amarasinghe, BR Murphy, MW Hall",,,0,0
"FlexCache: A Framework for Flexible Compiler Generated Data Caching Csaba Andras Moritz1, Matthew I. Frank2, and Saman Amarasinghe2 1 University of Massachusetts, Electrical …","CA Moritz, MI Frank, S Amarasinghe",,,0,0
Introspective and Adaptive Runtime Systems with Transactions,"R Rabbah, S Amarasinghe",,,0,0
Multicores from the Compiler's Perspective,S Amarasinghe,,,0,0
Yufei Ding,"KV Ansel, X Shen, UM O’Reilly, S Amarasinghe, Z Zhao, S Eisenstat",,,0,0
Keynote 2,S Amarasinghe,,,0,0
Perceptual Interfaces,"B Chen, K Jamieson, H Balakrishnan, R Morris, NB Priyantha, ...",,,0,0
TEK Team,"S Amarasinghe, M Cheng, B Thies",,,0,0
1.0 Technology Trends,"MB Taylor, J Kim, J Miller, D Wentzlaff, F Ghodrat, B Greenwald, ...",,,0,0
Helium,"C Mendis, J Bosboom, K Wu, S Kamil, J Ragan-Kelley, S Paris, Q Zhao, ...",,,0,0
Research Abstracts-2006,"DJ Abadi, DJ DeWitt, S Harizopoulos, SR Madden, DS Myers, ...",,,0,0
ISCA 2014 external reviewers,"TM Aamodt, J Cong, P Ienne, D Abts, B Coppens, E Ipek, S Adve, CR Das, ...",,,0,0
Building Dynamic Instrumentation Tools with DynamoRIO,"S Amarasinghe, D Bruening, Q Zhao",,,0,0
"Abdelzaher, TF, see He, T., T-PDS Oct 05 995-1006 Acacio, ME, J. Gonzalez, JM Garcia, and J. Duato. A two-level directory architecture for highly scalable cc-NUMA …","A Agarwal, A Aggarwal, G Agrawal, AS Alfa, L Alvisi, H Amano, ...",,,0,0
"Mary Hall, USC/ISI (Co-Chair)","V Sarkar, E Altman, S Amarasinghe, S Carr, J Carter, M Cosnard, ...",,,0,0
Alban Douillet Evelyn Duesterwald Sandhya Dwarkadas Erik Eidt Dan Ernst,"J Abella, S Abraham, S Adve, T Afzal, D Albonesi, B Alpern, E Altman, ...",,,0,0
RIO: Runtime Introspection and Optimization,"D Bruening, J Jacobs, V Kiriansky, T Garnett, S Amarasinghe",,,0,0
StreamIt: A Language and Compiler for Streaming Applications,"W Thies, M Karczmarek, M Gordon, D Maze, S Amarasinghe",,,0,0
Browsing Singapore-MIT Alliance (SMA) by Title Research and Teaching Output of the MIT Community,"YS Lee, MB Nardelli, N Marzari, SC Graves, HV Jagadish, BC Ooi, ...",,,0,0
Reviewers Reviewers,"S Adve, P Ahuja, H Al-Sukhni, C Alvarez, S Amarasinghe, J Anderson, ...",,,0,0
Compiler Support for Independently Addressable Memory Banks,"S Larsen, S Amarasinghe",,,0,0
Defying the Speed of Light: Wire-Exposed Architectures and Spatially-Aware Compilers,S Amarasinghe,,,0,0
Outfoxing the Mammoths,"M Olszewski, S Amarasinghe",,,0,0
Dynamic Optimization of Interpreters–“JIT’s for Free!”,"GT Sullivan, S Amarasinghe, I Baron",,,0,0
Domain-Specific Optimization of Stream Programs,"A Lamb, W Thies, S Amarasinghe",,,0,0
with the SUIF Compiler,"MW Hall, JM Anderson, SP Amarasinghe, BR Murphy, SW Liao, ...",,,0,0
Space-time scheduling of instruction level parallelism,"W Lee, S Amarasinghe, A Agarwal",,,0,0
31st Annual International Symposium on Computer Architecture ISCA 2004,"T Agerwala, M Taylor, W Lee, J Miller, D Wentzlaff, B Greenwald, ...",,,0,0
SUDS: Software Managed Speculation for Raw Microprocessors,"M Frank, S Amarasinghe, A Agarwal",,,0,0
This page provides an index into the SC'95 Proceedings technical papers by,"D Abramson, VS Adve, G Agha, G Agrawal, V Allis, B Alpern, ...",,,0,0
TEK: A Low Connectivity Search Engine,"L Levison, W Thies, S Amarasinghe",,,0,0
"IEEE MICRO 2002 ANNUAL INDEX, VOL. 22","A Agarwal, L Almeida, A Al-Rabadi, S Amarasinghe",,,0,0
"Matthew Frank, Rajeev Barua, and Saman Amarasinghe Laboratory for Computer Science Massachusetts Institute of Technology Cambridge, MA 02139","J Babb, M Rinard, CA Moritz, W Lee",,,0,0
TEK: An Information Delivery Tool for Low-Connectivity Communities,"L Levison, W Thies, S Amarasinghe",,,0,0
TEK: An Information Delivery Tool for Low-Connectivity Communities,"W Thies, H Tian, L Levison, S Amarasinghe",,,0,0
An Audio Wiki for Sharing Spoken Content in the Developing World,"P Kotkar, W Thies, S Amarasinghe",,,0,0
Hybrid Space-Time Partitioning of Stream Programs,"M Gordon, J Lin, W Thies, S Amarasinghe",,,0,0
Session I.,"N Patil, S Mitra, N Amin, W Thies, S Amarasinghe",,,0,0
Interprocedural Analysis in SUIF,"S Amarasinghe, J Anderson, M Hall, M Lam, D Leroy, SW Liao, B Murphy, ...",,,0,0
Parallelizing Applications into Smart Memories,"J Babb, M Rinard, A Moritz, W Lee, M Frank, R Barua, S Amarasinghe",,,0,0
Optimizing Compiler Heuristics with Machine Learning,"M Stephenson, M Martin, UM O’Reilly, S Amarasinghe",,,0,0
Universität Karlsruhe (TH),"M Stephenson, J Babb, S Amarasinghe",,,0,0
AU THOR IN DEX,"B Aball, A Agarwal, CC Aggarwal, E Altman, S Amarasinghe, A Antola, ...",,,0,0
DynamoRIO: An Infrastructure for Runtime Code Manipulation,"D Bruening, V Kiriansky, T Garnett, S Amarasinghe",,,0,0
Mary W. Hall,"BR Murphy, SP Amarasinghe, SW Liao, MS Lam",,,0,0
