###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sat Mar  5 14:06:03 2022
#  Design:            filter_top
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix postRouteOpt_hold -outDir ../Reports/1_Encounter/4H_postRouteOpt
###############################################################
Path 1: MET Hold Check with Pin Del_Input_reg[2][7]/C 
Endpoint:   Del_Input_reg[2][7]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][7]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.120
  Slack Time                    0.545
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                              |       |                            |            |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                          |   ^   | clk                        |            |       |   0.000 |   -0.545 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.545 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.545 | 
     | clk__L2_I1/A                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.545 | 
     | clk__L2_I1/Q                 |   ^   | clk__L2_N1                 | IN_5VX16   | 0.000 |   0.000 |   -0.545 | 
     | clk__L3_I2/A                 |   ^   | clk__L2_N1                 | BU_5VX16   | 0.000 |   0.000 |   -0.545 | 
     | clk__L3_I2/Q                 |   ^   | clk__L3_N2                 | BU_5VX16   | 0.000 |   0.000 |   -0.545 | 
     | Del_Input_reg[1][7]/C        |   ^   | clk__L3_N2                 | DFRQ_5VX1  | 0.000 |   0.000 |   -0.545 | 
     | Del_Input_reg[1][7]/Q        |   v   | Del_Input[1][7]            | DFRQ_5VX1  | 0.498 |   0.498 |   -0.046 | 
     | FE_PHC1793_Del_Input_1__7_/A |   v   | Del_Input[1][7]            | BU_5VX2    | 0.000 |   0.498 |   -0.046 | 
     | FE_PHC1793_Del_Input_1__7_/Q |   v   | FE_PHN1793_Del_Input_1__7_ | BU_5VX2    | 0.199 |   0.697 |    0.153 | 
     | FE_PHC724_Del_Input_1__7_/A  |   v   | FE_PHN1793_Del_Input_1__7_ | DLY2_5VX1  | 0.000 |   0.697 |    0.153 | 
     | FE_PHC724_Del_Input_1__7_/Q  |   v   | FE_PHN724_Del_Input_1__7_  | DLY2_5VX1  | 2.036 |   2.734 |    2.189 | 
     | g59/AN                       |   v   | FE_PHN724_Del_Input_1__7_  | NO2I1_5VX1 | 0.002 |   2.735 |    2.191 | 
     | g59/Q                        |   v   | n_243                      | NO2I1_5VX1 | 0.384 |   3.120 |    2.575 | 
     | Del_Input_reg[2][7]/D        |   v   | n_243                      | DFRQ_5VX1  | 0.000 |   3.120 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.545 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.545 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.545 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.545 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.545 | 
     | clk__L3_I7/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.545 | 
     | clk__L3_I7/Q          |   ^   | clk__L3_N7 | BU_5VX16  | 0.000 |   0.000 |    0.545 | 
     | Del_Input_reg[2][7]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.000 |   0.000 |    0.545 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Del_Input_reg[1][6]/C 
Endpoint:   Del_Input_reg[1][6]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[0][6]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.570
  Arrival Time                  3.128
  Slack Time                    0.558
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                              |       |                            |            |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                          |   ^   | clk                        |            |       |   0.000 |   -0.558 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.558 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.558 | 
     | clk__L2_I4/A                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.558 | 
     | clk__L2_I4/Q                 |   ^   | clk__L2_N4                 | IN_5VX16   | 0.000 |   0.000 |   -0.558 | 
     | clk__L3_I11/A                |   ^   | clk__L2_N4                 | BU_5VX16   | 0.000 |   0.000 |   -0.558 | 
     | clk__L3_I11/Q                |   ^   | clk__L3_N11                | BU_5VX16   | 0.000 |   0.000 |   -0.558 | 
     | Del_Input_reg[0][6]/C        |   ^   | clk__L3_N11                | DFRQ_5VX1  | 0.000 |   0.000 |   -0.558 | 
     | Del_Input_reg[0][6]/Q        |   v   | Del_Input[0][6]            | DFRQ_5VX1  | 0.477 |   0.477 |   -0.081 | 
     | FE_PHC1682_Del_Input_0__6_/A |   v   | Del_Input[0][6]            | BU_5VX0    | 0.000 |   0.477 |   -0.081 | 
     | FE_PHC1682_Del_Input_0__6_/Q |   v   | FE_PHN1682_Del_Input_0__6_ | BU_5VX0    | 0.195 |   0.672 |    0.115 | 
     | FE_PHC719_Del_Input_0__6_/A  |   v   | FE_PHN1682_Del_Input_0__6_ | DLY2_5VX1  | 0.000 |   0.672 |    0.115 | 
     | FE_PHC719_Del_Input_0__6_/Q  |   v   | FE_PHN719_Del_Input_0__6_  | DLY2_5VX1  | 2.066 |   2.738 |    2.181 | 
     | g92/AN                       |   v   | FE_PHN719_Del_Input_0__6_  | NO2I1_5VX1 | 0.001 |   2.739 |    2.182 | 
     | g92/Q                        |   v   | n_210                      | NO2I1_5VX1 | 0.388 |   3.128 |    2.570 | 
     | Del_Input_reg[1][6]/D        |   v   | n_210                      | DFRQ_5VX1  | 0.000 |   3.128 |    2.570 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.558 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.558 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.558 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.558 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.558 | 
     | clk__L3_I2/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.558 | 
     | clk__L3_I2/Q          |   ^   | clk__L3_N2 | BU_5VX16  | 0.000 |   0.000 |    0.558 | 
     | Del_Input_reg[1][6]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.000 |   0.000 |    0.558 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Del_Input_reg[2][6]/C 
Endpoint:   Del_Input_reg[2][6]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][6]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.148
  Slack Time                    0.573
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                              |       |                            |            |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                          |   ^   | clk                        |            |       |   0.000 |   -0.573 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.573 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.573 | 
     | clk__L2_I1/A                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.573 | 
     | clk__L2_I1/Q                 |   ^   | clk__L2_N1                 | IN_5VX16   | 0.000 |   0.000 |   -0.573 | 
     | clk__L3_I2/A                 |   ^   | clk__L2_N1                 | BU_5VX16   | 0.000 |   0.000 |   -0.573 | 
     | clk__L3_I2/Q                 |   ^   | clk__L3_N2                 | BU_5VX16   | 0.000 |   0.000 |   -0.573 | 
     | Del_Input_reg[1][6]/C        |   ^   | clk__L3_N2                 | DFRQ_5VX1  | 0.000 |   0.000 |   -0.573 | 
     | Del_Input_reg[1][6]/Q        |   v   | Del_Input[1][6]            | DFRQ_5VX1  | 0.477 |   0.477 |   -0.097 | 
     | FE_PHC1773_Del_Input_1__6_/A |   v   | Del_Input[1][6]            | BU_5VX2    | 0.000 |   0.477 |   -0.097 | 
     | FE_PHC1773_Del_Input_1__6_/Q |   v   | FE_PHN1773_Del_Input_1__6_ | BU_5VX2    | 0.199 |   0.676 |    0.103 | 
     | FE_PHC731_Del_Input_1__6_/A  |   v   | FE_PHN1773_Del_Input_1__6_ | DLY2_5VX1  | 0.000 |   0.676 |    0.103 | 
     | FE_PHC731_Del_Input_1__6_/Q  |   v   | FE_PHN731_Del_Input_1__6_  | DLY2_5VX1  | 2.099 |   2.775 |    2.202 | 
     | g58/AN                       |   v   | FE_PHN731_Del_Input_1__6_  | NO2I1_5VX1 | 0.001 |   2.776 |    2.203 | 
     | g58/Q                        |   v   | n_244                      | NO2I1_5VX1 | 0.372 |   3.148 |    2.575 | 
     | Del_Input_reg[2][6]/D        |   v   | n_244                      | DFRQ_5VX1  | 0.000 |   3.148 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.573 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.573 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.573 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.573 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.573 | 
     | clk__L3_I6/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.573 | 
     | clk__L3_I6/Q          |   ^   | clk__L3_N6 | BU_5VX16  | 0.000 |   0.000 |    0.573 | 
     | Del_Input_reg[2][6]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.000 |   0.000 |    0.573 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.536
  Arrival Time                  3.110
  Slack Time                    0.573
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.573 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.573 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.573 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.573 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  | 0.000 |   0.000 |   -0.573 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  | 0.000 |   0.000 |   -0.573 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  | 0.000 |   0.000 |   -0.573 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.573 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/Q |   v   | Z1toZ3_out[1][0][1]                    | DFRQ_5VX1 | 0.529 |   0.529 |   -0.045 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1081/D               |   v   | Z1toZ3_out[1][0][1]                    | AO22_5VX1 | 0.000 |   0.529 |   -0.045 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1081/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_47            | AO22_5VX1 | 0.435 |   0.964 |    0.390 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1776_n_47/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_47            | BU_5VX1   | 0.000 |   0.964 |    0.390 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1776_n_47/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1776_n_47 | BU_5VX1   | 0.219 |   1.183 |    0.610 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1254_n_47/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1776_n_47 | DLY2_5VX1 | 0.000 |   1.183 |    0.610 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1254_n_47/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1254_n_47 | DLY2_5VX1 | 1.926 |   3.110 |    2.536 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1254_n_47 | DFRQ_5VX1 | 0.000 |   3.110 |    2.536 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.573 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.573 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.573 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.573 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.573 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.573 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.573 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][1]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.573 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u_out_mux/cnt_reg[0]/C 
Endpoint:   u_out_mux/cnt_reg[0]/D (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/cnt_reg[0]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                         -0.001
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.499
  Arrival Time                  3.072
  Slack Time                    0.574
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                               |       |                             |            |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | clk                           |   ^   | clk                         |            |       |   0.000 |   -0.574 | 
     | clk__L1_I0/A                  |   ^   | clk                         | IN_5VX16   | 0.000 |   0.000 |   -0.574 | 
     | clk__L1_I0/Q                  |   v   | clk__L1_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.574 | 
     | clk__L2_I0/A                  |   v   | clk__L1_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.574 | 
     | clk__L2_I0/Q                  |   ^   | clk__L2_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.574 | 
     | clk__L3_I0/A                  |   ^   | clk__L2_N0                  | BU_5VX16   | 0.000 |   0.000 |   -0.574 | 
     | clk__L3_I0/Q                  |   ^   | clk__L3_N0                  | BU_5VX16   | 0.000 |   0.000 |   -0.574 | 
     | u_out_mux/cnt_reg[0]/C        |   ^   | clk__L3_N0                  | DFRQ_5VX1  | 0.000 |   0.000 |   -0.574 | 
     | u_out_mux/cnt_reg[0]/Q        |   v   | u_out_mux/cnt[0]            | DFRQ_5VX1  | 0.461 |   0.461 |   -0.113 | 
     | u_out_mux/FE_PHC713_cnt_0_/A  |   v   | u_out_mux/cnt[0]            | DLY2_5VX1  | 0.000 |   0.461 |   -0.113 | 
     | u_out_mux/FE_PHC713_cnt_0_/Q  |   v   | u_out_mux/FE_PHN713_cnt_0_  | DLY2_5VX1  | 1.860 |   2.322 |    1.748 | 
     | u_out_mux/FE_PHC2071_cnt_0_/A |   v   | u_out_mux/FE_PHN713_cnt_0_  | BU_5VX0    | 0.000 |   2.322 |    1.748 | 
     | u_out_mux/FE_PHC2071_cnt_0_/Q |   v   | u_out_mux/FE_PHN2071_cnt_0_ | BU_5VX0    | 0.276 |   2.598 |    2.024 | 
     | u_out_mux/g1363/A             |   v   | u_out_mux/FE_PHN2071_cnt_0_ | IN_5VX1    | 0.000 |   2.598 |    2.024 | 
     | u_out_mux/g1363/Q             |   ^   | u_out_mux/n_271             | IN_5VX1    | 0.192 |   2.790 |    2.216 | 
     | u_out_mux/g276/AN             |   ^   | u_out_mux/n_271             | NO2I1_5VX1 | 0.000 |   2.790 |    2.216 | 
     | u_out_mux/g276/Q              |   ^   | u_out_mux/n_2               | NO2I1_5VX1 | 0.283 |   3.072 |    2.499 | 
     | u_out_mux/cnt_reg[0]/D        |   ^   | u_out_mux/n_2               | DFRQ_5VX1  | 0.000 |   3.072 |    2.499 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                        |       |            |           |       |  Time   |   Time   | 
     |------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                    |   ^   | clk        |           |       |   0.000 |    0.574 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.574 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.574 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.574 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |    0.574 | 
     | clk__L3_I0/A           |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |    0.574 | 
     | clk__L3_I0/Q           |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |    0.574 | 
     | u_out_mux/cnt_reg[0]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |    0.574 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][4]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][4]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][4]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.530
  Arrival Time                  3.107
  Slack Time                    0.577
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.577 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.577 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.577 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.577 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  | 0.000 |   0.000 |   -0.577 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  | 0.000 |   0.000 |   -0.577 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  | 0.000 |   0.000 |   -0.577 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][4]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.577 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][4]/Q |   v   | Z1toZ3_out[1][2][4]                    | DFRQ_5VX1 | 0.482 |   0.482 |   -0.095 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1041/D               |   v   | Z1toZ3_out[1][2][4]                    | AO22_5VX1 | 0.000 |   0.482 |   -0.095 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1041/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_54            | AO22_5VX1 | 0.415 |   0.897 |    0.320 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1767_n_54/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_54            | BU_5VX0   | 0.000 |   0.897 |    0.320 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1767_n_54/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1767_n_54 | BU_5VX0   | 0.254 |   1.151 |    0.574 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1305_n_54/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1767_n_54 | DLY2_5VX1 | 0.000 |   1.151 |    0.574 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1305_n_54/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1305_n_54 | DLY2_5VX1 | 1.956 |   3.107 |    2.530 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][4]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1305_n_54 | DFRQ_5VX1 | 0.000 |   3.107 |    2.530 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.577 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.577 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.577 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.577 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.577 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.577 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.577 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][4]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.577 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][5]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.168
  Slack Time                    0.593
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                                     |   ^   | clk                        |            |       |   0.000 |   -0.593 | 
     | clk__L1_I0/A                            |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.593 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.593 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.593 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1                 | IN_5VX16   | 0.000 |   0.000 |   -0.593 | 
     | clk__L3_I2/A                            |   ^   | clk__L2_N1                 | BU_5VX16   | 0.000 |   0.000 |   -0.593 | 
     | clk__L3_I2/Q                            |   ^   | clk__L3_N2                 | BU_5VX16   | 0.000 |   0.000 |   -0.593 | 
     | Del_Input_reg[1][5]/C                   |   ^   | clk__L3_N2                 | DFRQ_5VX1  | 0.000 |   0.000 |   -0.593 | 
     | Del_Input_reg[1][5]/Q                   |   v   | Del_Input[1][5]            | DFRQ_5VX1  | 0.488 |   0.488 |   -0.105 | 
     | FE_PHC1783_Del_Input_1__5_/A            |   v   | Del_Input[1][5]            | BU_5VX2    | 0.000 |   0.488 |   -0.105 | 
     | FE_PHC1783_Del_Input_1__5_/Q            |   v   | FE_PHN1783_Del_Input_1__5_ | BU_5VX2    | 0.199 |   0.687 |    0.094 | 
     | FE_PHC725_Del_Input_1__5_/A             |   v   | FE_PHN1783_Del_Input_1__5_ | DLY2_5VX1  | 0.000 |   0.687 |    0.094 | 
     | FE_PHC725_Del_Input_1__5_/Q             |   v   | FE_PHN725_Del_Input_1__5_  | DLY2_5VX1  | 2.105 |   2.792 |    2.198 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1137/AN         |   v   | FE_PHN725_Del_Input_1__5_  | NO2I1_5VX1 | 0.001 |   2.793 |    2.200 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1137/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_3 | NO2I1_5VX1 | 0.375 |   3.168 |    2.575 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][5]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_3 | DFRQ_5VX1  | 0.000 |   3.168 |    2.575 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |    0.593 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.593 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.593 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.593 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.593 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.593 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.593 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][5]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.593 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Del_Input_reg[2][5]/C 
Endpoint:   Del_Input_reg[2][5]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][5]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.574
  Arrival Time                  3.169
  Slack Time                    0.595
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                              |       |                            |            |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                          |   ^   | clk                        |            |       |   0.000 |   -0.595 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.595 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.595 | 
     | clk__L2_I1/A                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.595 | 
     | clk__L2_I1/Q                 |   ^   | clk__L2_N1                 | IN_5VX16   | 0.000 |   0.000 |   -0.595 | 
     | clk__L3_I2/A                 |   ^   | clk__L2_N1                 | BU_5VX16   | 0.000 |   0.000 |   -0.595 | 
     | clk__L3_I2/Q                 |   ^   | clk__L3_N2                 | BU_5VX16   | 0.000 |   0.000 |   -0.595 | 
     | Del_Input_reg[1][5]/C        |   ^   | clk__L3_N2                 | DFRQ_5VX1  | 0.000 |   0.000 |   -0.595 | 
     | Del_Input_reg[1][5]/Q        |   v   | Del_Input[1][5]            | DFRQ_5VX1  | 0.488 |   0.488 |   -0.107 | 
     | FE_PHC1783_Del_Input_1__5_/A |   v   | Del_Input[1][5]            | BU_5VX2    | 0.000 |   0.488 |   -0.107 | 
     | FE_PHC1783_Del_Input_1__5_/Q |   v   | FE_PHN1783_Del_Input_1__5_ | BU_5VX2    | 0.199 |   0.687 |    0.092 | 
     | FE_PHC725_Del_Input_1__5_/A  |   v   | FE_PHN1783_Del_Input_1__5_ | DLY2_5VX1  | 0.000 |   0.687 |    0.092 | 
     | FE_PHC725_Del_Input_1__5_/Q  |   v   | FE_PHN725_Del_Input_1__5_  | DLY2_5VX1  | 2.105 |   2.792 |    2.197 | 
     | g57/AN                       |   v   | FE_PHN725_Del_Input_1__5_  | NO2I1_5VX1 | 0.000 |   2.792 |    2.197 | 
     | g57/Q                        |   v   | n_245                      | NO2I1_5VX1 | 0.377 |   3.169 |    2.574 | 
     | Del_Input_reg[2][5]/D        |   v   | n_245                      | DFRQ_5VX1  | 0.000 |   3.169 |    2.574 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.595 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.595 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.595 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.595 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.595 | 
     | clk__L3_I3/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.595 | 
     | clk__L3_I3/Q          |   ^   | clk__L3_N3 | BU_5VX16  | 0.000 |   0.000 |    0.595 | 
     | Del_Input_reg[2][5]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.000 |   0.000 |    0.595 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.040
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.540
  Arrival Time                  3.141
  Slack Time                    0.601
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.601 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.601 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.601 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.601 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3                             | IN_5VX16  | 0.000 |   0.000 |   -0.601 | 
     | clk__L3_I9/A                                 |   ^   | clk__L2_N3                             | BU_5VX16  | 0.000 |   0.000 |   -0.601 | 
     | clk__L3_I9/Q                                 |   ^   | clk__L3_N9                             | BU_5VX16  | 0.000 |   0.000 |   -0.601 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/C |   ^   | clk__L3_N9                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.601 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/Q |   v   | Z1toZ3_out[2][1][1]                    | DFRQ_5VX1 | 0.483 |   0.483 |   -0.118 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1097/D               |   v   | Z1toZ3_out[2][1][1]                    | AO22_5VX1 | 0.000 |   0.483 |   -0.118 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1097/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1765_n_31 | AO22_5VX1 | 0.334 |   0.816 |    0.215 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2392_n_31/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1765_n_31 | BU_5VX1   | 0.000 |   0.816 |    0.215 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2392_n_31/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2392_n_31 | BU_5VX1   | 0.201 |   1.018 |    0.417 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1765_n_31/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2392_n_31 | BU_5VX0   | 0.000 |   1.018 |    0.417 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1765_n_31/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_31            | BU_5VX0   | 0.240 |   1.257 |    0.656 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1285_n_31/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_31            | DLY2_5VX1 | 0.000 |   1.257 |    0.656 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1285_n_31/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1285_n_31 | DLY2_5VX1 | 1.884 |   3.141 |    2.540 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1285_n_31 | DFRQ_5VX1 | 0.000 |   3.141 |    2.540 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.601 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.601 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.601 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.601 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.601 | 
     | clk__L3_I9/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.601 | 
     | clk__L3_I9/Q                                 |   ^   | clk__L3_N9 | BU_5VX16  | 0.000 |   0.000 |    0.601 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[1][1]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.000 |   0.000 |    0.601 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.534
  Arrival Time                  3.138
  Slack Time                    0.604
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.604 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.604 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.604 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.604 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.604 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0                             | BU_5VX16  | 0.000 |   0.000 |   -0.604 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0                             | BU_5VX16  | 0.000 |   0.000 |   -0.604 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/C |   ^   | clk__L3_N0                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.604 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/Q |   v   | Z1toZ3_out[1][2][1]                    | DFRQ_5VX1 | 0.537 |   0.537 |   -0.067 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1036/D               |   v   | Z1toZ3_out[1][2][1]                    | AO22_5VX1 | 0.000 |   0.537 |   -0.067 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1036/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_59            | AO22_5VX1 | 0.432 |   0.969 |    0.365 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1825_n_59/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_59            | BU_5VX1   | 0.000 |   0.969 |    0.365 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1825_n_59/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1825_n_59 | BU_5VX1   | 0.231 |   1.201 |    0.596 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1255_n_59/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1825_n_59 | DLY2_5VX1 | 0.000 |   1.201 |    0.596 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1255_n_59/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1255_n_59 | DLY2_5VX1 | 1.938 |   3.138 |    2.534 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1255_n_59 | DFRQ_5VX1 | 0.000 |   3.138 |    2.534 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.604 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.604 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.604 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.604 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |    0.604 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |    0.604 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |    0.604 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][1]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |    0.604 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.043
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.543
  Arrival Time                  3.149
  Slack Time                    0.606
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.606 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.606 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.606 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.606 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1                             | IN_5VX16  | 0.000 |   0.000 |   -0.606 | 
     | clk__L3_I3/A                                 |   ^   | clk__L2_N1                             | BU_5VX16  | 0.000 |   0.000 |   -0.606 | 
     | clk__L3_I3/Q                                 |   ^   | clk__L3_N3                             | BU_5VX16  | 0.000 |   0.000 |   -0.606 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/C |   ^   | clk__L3_N3                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.606 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/Q |   v   | Z1toZ3_out[2][2][2]                    | DFRQ_5VX1 | 0.489 |   0.489 |   -0.117 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1038/D               |   v   | Z1toZ3_out[2][2][2]                    | AO22_5VX1 | 0.000 |   0.489 |   -0.117 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1038/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_57            | AO22_5VX1 | 0.365 |   0.855 |    0.248 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1745_n_57/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_57            | BU_5VX0   | 0.000 |   0.855 |    0.248 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1745_n_57/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1745_n_57 | BU_5VX0   | 0.217 |   1.072 |    0.466 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2410_n_57/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1745_n_57 | BU_5VX1   | 0.000 |   1.072 |    0.466 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2410_n_57/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2410_n_57 | BU_5VX1   | 0.216 |   1.288 |    0.682 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1259_n_57/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2410_n_57 | DLY2_5VX1 | 0.000 |   1.288 |    0.682 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1259_n_57/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1259_n_57 | DLY2_5VX1 | 1.861 |   3.149 |    2.543 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1259_n_57 | DFRQ_5VX1 | 0.000 |   3.149 |    2.543 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.606 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.606 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.606 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.606 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.606 | 
     | clk__L3_I3/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.606 | 
     | clk__L3_I3/Q                                 |   ^   | clk__L3_N3 | BU_5VX16  | 0.000 |   0.000 |    0.606 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][2]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.000 |   0.000 |    0.606 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin Del_Input_reg[1][5]/C 
Endpoint:   Del_Input_reg[1][5]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[0][5]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.571
  Arrival Time                  3.196
  Slack Time                    0.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                              |       |                            |            |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                          |   ^   | clk                        |            |       |   0.000 |   -0.625 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.625 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.625 | 
     | clk__L2_I4/A                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.625 | 
     | clk__L2_I4/Q                 |   ^   | clk__L2_N4                 | IN_5VX16   | 0.000 |   0.000 |   -0.625 | 
     | clk__L3_I11/A                |   ^   | clk__L2_N4                 | BU_5VX16   | 0.000 |   0.000 |   -0.625 | 
     | clk__L3_I11/Q                |   ^   | clk__L3_N11                | BU_5VX16   | 0.000 |   0.000 |   -0.625 | 
     | Del_Input_reg[0][5]/C        |   ^   | clk__L3_N11                | DFRQ_5VX1  | 0.000 |   0.000 |   -0.625 | 
     | Del_Input_reg[0][5]/Q        |   v   | Del_Input[0][5]            | DFRQ_5VX1  | 0.500 |   0.500 |   -0.125 | 
     | FE_PHC1742_Del_Input_0__5_/A |   v   | Del_Input[0][5]            | BU_5VX2    | 0.000 |   0.500 |   -0.125 | 
     | FE_PHC1742_Del_Input_0__5_/Q |   v   | FE_PHN1742_Del_Input_0__5_ | BU_5VX2    | 0.194 |   0.694 |    0.069 | 
     | FE_PHC721_Del_Input_0__5_/A  |   v   | FE_PHN1742_Del_Input_0__5_ | DLY2_5VX1  | 0.000 |   0.694 |    0.069 | 
     | FE_PHC721_Del_Input_0__5_/Q  |   v   | FE_PHN721_Del_Input_0__5_  | DLY2_5VX1  | 2.109 |   2.803 |    2.178 | 
     | g91/AN                       |   v   | FE_PHN721_Del_Input_0__5_  | NO2I1_5VX1 | 0.001 |   2.804 |    2.178 | 
     | g91/Q                        |   v   | n_211                      | NO2I1_5VX1 | 0.393 |   3.196 |    2.571 | 
     | Del_Input_reg[1][5]/D        |   v   | n_211                      | DFRQ_5VX1  | 0.000 |   3.196 |    2.571 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.625 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.625 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.625 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.625 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.625 | 
     | clk__L3_I2/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.625 | 
     | clk__L3_I2/Q          |   ^   | clk__L3_N2 | BU_5VX16  | 0.000 |   0.000 |    0.625 | 
     | Del_Input_reg[1][5]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.000 |   0.000 |    0.625 | 
     +-------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[0][0]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.222
  Slack Time                    0.647
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | clk                                     |   ^   | clk                         |            |       |   0.000 |   -0.647 | 
     | clk__L1_I0/A                            |   ^   | clk                         | IN_5VX16   | 0.000 |   0.000 |   -0.647 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.647 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.647 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4                  | IN_5VX16   | 0.000 |   0.000 |   -0.647 | 
     | clk__L3_I13/A                           |   ^   | clk__L2_N4                  | BU_5VX16   | 0.000 |   0.000 |   -0.647 | 
     | clk__L3_I13/Q                           |   ^   | clk__L3_N13                 | BU_5VX16   | 0.000 |   0.000 |   -0.647 | 
     | Del_Input_reg[0][0]/C                   |   ^   | clk__L3_N13                 | DFRQ_5VX1  | 0.000 |   0.000 |   -0.647 | 
     | Del_Input_reg[0][0]/Q                   |   v   | Del_Input[0][0]             | DFRQ_5VX1  | 0.468 |   0.468 |   -0.179 | 
     | FE_PHC1865_Del_Input_0__0_/A            |   v   | Del_Input[0][0]             | BU_5VX2    | 0.000 |   0.468 |   -0.179 | 
     | FE_PHC1865_Del_Input_0__0_/Q            |   v   | FE_PHN1865_Del_Input_0__0_  | BU_5VX2    | 0.188 |   0.656 |    0.010 | 
     | FE_PHC735_Del_Input_0__0_/A             |   v   | FE_PHN1865_Del_Input_0__0_  | DLY2_5VX1  | 0.000 |   0.656 |    0.010 | 
     | FE_PHC735_Del_Input_0__0_/Q             |   v   | FE_PHN735_Del_Input_0__0_   | DLY2_5VX1  | 2.184 |   2.840 |    2.193 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1130/AN         |   v   | FE_PHN735_Del_Input_0__0_   | NO2I1_5VX1 | 0.000 |   2.840 |    2.194 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1130/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_11 | NO2I1_5VX1 | 0.381 |   3.222 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_11 | DFRQ_5VX1  | 0.000 |   3.222 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |    0.647 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.647 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |    0.647 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |    0.647 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |    0.647 | 
     | clk__L3_I13/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |    0.647 | 
     | clk__L3_I13/Q                           |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |    0.647 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |    0.647 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[0][4]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.223
  Slack Time                    0.648
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                                     |   ^   | clk                        |            |       |   0.000 |   -0.648 | 
     | clk__L1_I0/A                            |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.648 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.648 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.648 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4                 | IN_5VX16   | 0.000 |   0.000 |   -0.648 | 
     | clk__L3_I13/A                           |   ^   | clk__L2_N4                 | BU_5VX16   | 0.000 |   0.000 |   -0.648 | 
     | clk__L3_I13/Q                           |   ^   | clk__L3_N13                | BU_5VX16   | 0.000 |   0.000 |   -0.648 | 
     | Del_Input_reg[0][4]/C                   |   ^   | clk__L3_N13                | DFRQ_5VX1  | 0.000 |   0.000 |   -0.648 | 
     | Del_Input_reg[0][4]/Q                   |   v   | Del_Input[0][4]            | DFRQ_5VX1  | 0.517 |   0.517 |   -0.130 | 
     | FE_PHC2018_Del_Input_0__4_/A            |   v   | Del_Input[0][4]            | BU_5VX2    | 0.000 |   0.517 |   -0.130 | 
     | FE_PHC2018_Del_Input_0__4_/Q            |   v   | FE_PHN2018_Del_Input_0__4_ | BU_5VX2    | 0.204 |   0.721 |    0.073 | 
     | FE_PHC734_Del_Input_0__4_/A             |   v   | FE_PHN2018_Del_Input_0__4_ | DLY2_5VX1  | 0.000 |   0.721 |    0.073 | 
     | FE_PHC734_Del_Input_0__4_/Q             |   v   | FE_PHN734_Del_Input_0__4_  | DLY2_5VX1  | 2.132 |   2.853 |    2.206 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1133/AN         |   v   | FE_PHN734_Del_Input_0__4_  | NO2I1_5VX1 | 0.001 |   2.854 |    2.207 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1133/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_8 | NO2I1_5VX1 | 0.369 |   3.223 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_8 | DFRQ_5VX1  | 0.000 |   3.223 |    2.575 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |    0.648 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.648 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |    0.648 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |    0.648 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |    0.648 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |    0.648 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |    0.648 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |    0.648 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.541
  Arrival Time                  3.198
  Slack Time                    0.658
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.658 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.658 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.658 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.658 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3                             | IN_5VX16  | 0.000 |   0.000 |   -0.658 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N3                             | BU_5VX16  | 0.000 |   0.000 |   -0.658 | 
     | clk__L3_I7/Q                                 |   ^   | clk__L3_N7                             | BU_5VX16  | 0.000 |   0.000 |   -0.658 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/C |   ^   | clk__L3_N7                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.658 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/Q |   v   | Z1toZ3_out[2][0][9]                    | DFRQ_5VX1 | 0.488 |   0.488 |   -0.170 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1094/D               |   v   | Z1toZ3_out[2][0][9]                    | AO22_5VX1 | 0.000 |   0.488 |   -0.170 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1094/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_34            | AO22_5VX1 | 0.375 |   0.863 |    0.205 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1785_n_34/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_34            | BU_5VX0   | 0.000 |   0.863 |    0.205 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1785_n_34/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1785_n_34 | BU_5VX0   | 0.254 |   1.117 |    0.459 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2433_n_34/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1785_n_34 | BU_5VX1   | 0.000 |   1.117 |    0.459 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2433_n_34/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2433_n_34 | BU_5VX1   | 0.213 |   1.330 |    0.672 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1286_n_34/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2433_n_34 | DLY2_5VX1 | 0.000 |   1.330 |    0.672 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1286_n_34/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1286_n_34 | DLY2_5VX1 | 1.868 |   3.198 |    2.541 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1286_n_34 | DFRQ_5VX1 | 0.000 |   3.198 |    2.541 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.658 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.658 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.658 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.658 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.658 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.658 | 
     | clk__L3_I7/Q                                 |   ^   | clk__L3_N7 | BU_5VX16  | 0.000 |   0.000 |    0.658 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][9]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.000 |   0.000 |    0.658 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin Del_Input_reg[2][0]/C 
Endpoint:   Del_Input_reg[2][0]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][0]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.235
  Slack Time                    0.659
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                              |       |                            |            |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                          |   ^   | clk                        |            |       |   0.000 |   -0.659 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.659 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.659 | 
     | clk__L2_I3/A                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.659 | 
     | clk__L2_I3/Q                 |   ^   | clk__L2_N3                 | IN_5VX16   | 0.000 |   0.000 |   -0.659 | 
     | clk__L3_I9/A                 |   ^   | clk__L2_N3                 | BU_5VX16   | 0.000 |   0.000 |   -0.659 | 
     | clk__L3_I9/Q                 |   ^   | clk__L3_N9                 | BU_5VX16   | 0.000 |   0.000 |   -0.659 | 
     | Del_Input_reg[1][0]/C        |   ^   | clk__L3_N9                 | DFRQ_5VX1  | 0.000 |   0.000 |   -0.659 | 
     | Del_Input_reg[1][0]/Q        |   v   | FE_PHN3590_Del_Input_1__0_ | DFRQ_5VX1  | 0.481 |   0.481 |   -0.179 | 
     | FE_PHC3590_Del_Input_1__0_/A |   v   | FE_PHN3590_Del_Input_1__0_ | BU_5VX1    | 0.000 |   0.481 |   -0.179 | 
     | FE_PHC3590_Del_Input_1__0_/Q |   v   | Del_Input[1][0]            | BU_5VX1    | 0.236 |   0.717 |    0.058 | 
     | FE_PHC1827_Del_Input_1__0_/A |   v   | Del_Input[1][0]            | BU_5VX2    | 0.000 |   0.717 |    0.058 | 
     | FE_PHC1827_Del_Input_1__0_/Q |   v   | FE_PHN1827_Del_Input_1__0_ | BU_5VX2    | 0.191 |   0.908 |    0.249 | 
     | FE_PHC732_Del_Input_1__0_/A  |   v   | FE_PHN1827_Del_Input_1__0_ | DLY2_5VX1  | 0.000 |   0.908 |    0.249 | 
     | FE_PHC732_Del_Input_1__0_/Q  |   v   | FE_PHN732_Del_Input_1__0_  | DLY2_5VX1  | 1.965 |   2.873 |    2.213 | 
     | g96/AN                       |   v   | FE_PHN732_Del_Input_1__0_  | NO2I1_5VX1 | 0.000 |   2.873 |    2.214 | 
     | g96/Q                        |   v   | n_206                      | NO2I1_5VX1 | 0.362 |   3.235 |    2.575 | 
     | Del_Input_reg[2][0]/D        |   v   | n_206                      | DFRQ_5VX1  | 0.000 |   3.235 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.659 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.659 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.659 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.659 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.659 | 
     | clk__L3_I9/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.659 | 
     | clk__L3_I9/Q          |   ^   | clk__L3_N9 | BU_5VX16  | 0.000 |   0.000 |    0.659 | 
     | Del_Input_reg[2][0]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.000 |   0.000 |    0.659 | 
     +-------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin Del_Input_reg[1][4]/C 
Endpoint:   Del_Input_reg[1][4]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[0][4]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.574
  Arrival Time                  3.234
  Slack Time                    0.660
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                              |       |                            |            |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                          |   ^   | clk                        |            |       |   0.000 |   -0.660 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.660 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.660 | 
     | clk__L2_I4/A                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.660 | 
     | clk__L2_I4/Q                 |   ^   | clk__L2_N4                 | IN_5VX16   | 0.000 |   0.000 |   -0.660 | 
     | clk__L3_I13/A                |   ^   | clk__L2_N4                 | BU_5VX16   | 0.000 |   0.000 |   -0.660 | 
     | clk__L3_I13/Q                |   ^   | clk__L3_N13                | BU_5VX16   | 0.000 |   0.000 |   -0.660 | 
     | Del_Input_reg[0][4]/C        |   ^   | clk__L3_N13                | DFRQ_5VX1  | 0.000 |   0.000 |   -0.660 | 
     | Del_Input_reg[0][4]/Q        |   v   | Del_Input[0][4]            | DFRQ_5VX1  | 0.517 |   0.517 |   -0.143 | 
     | FE_PHC2018_Del_Input_0__4_/A |   v   | Del_Input[0][4]            | BU_5VX2    | 0.000 |   0.517 |   -0.143 | 
     | FE_PHC2018_Del_Input_0__4_/Q |   v   | FE_PHN2018_Del_Input_0__4_ | BU_5VX2    | 0.204 |   0.721 |    0.061 | 
     | FE_PHC734_Del_Input_0__4_/A  |   v   | FE_PHN2018_Del_Input_0__4_ | DLY2_5VX1  | 0.000 |   0.721 |    0.061 | 
     | FE_PHC734_Del_Input_0__4_/Q  |   v   | FE_PHN734_Del_Input_0__4_  | DLY2_5VX1  | 2.132 |   2.853 |    2.193 | 
     | g90/AN                       |   v   | FE_PHN734_Del_Input_0__4_  | NO2I1_5VX1 | 0.002 |   2.855 |    2.195 | 
     | g90/Q                        |   v   | n_212                      | NO2I1_5VX1 | 0.379 |   3.234 |    2.574 | 
     | Del_Input_reg[1][4]/D        |   v   | n_212                      | DFRQ_5VX1  | 0.000 |   3.234 |    2.574 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.660 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.660 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.660 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.660 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.660 | 
     | clk__L3_I1/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.660 | 
     | clk__L3_I1/Q          |   ^   | clk__L3_N1 | BU_5VX16  | 0.000 |   0.000 |    0.660 | 
     | Del_Input_reg[1][4]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.000 |   0.000 |    0.660 | 
     +-------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.047
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.547
  Arrival Time                  3.208
  Slack Time                    0.661
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.661 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.661 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.661 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.661 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.661 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0                             | BU_5VX16  | 0.000 |   0.000 |   -0.661 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0                             | BU_5VX16  | 0.000 |   0.000 |   -0.661 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/C |   ^   | clk__L3_N0                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.661 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/Q |   v   | Z1toZ3_out[1][1][2]                    | DFRQ_5VX1 | 0.565 |   0.565 |   -0.096 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1099/D               |   v   | Z1toZ3_out[1][1][2]                    | AO22_5VX1 | 0.000 |   0.565 |   -0.096 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1099/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_29            | AO22_5VX1 | 0.374 |   0.939 |    0.278 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1780_n_29/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_29            | BU_5VX0   | 0.000 |   0.939 |    0.278 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1780_n_29/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1780_n_29 | BU_5VX0   | 0.220 |   1.159 |    0.498 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2397_n_29/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1780_n_29 | BU_5VX1   | 0.000 |   1.159 |    0.498 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2397_n_29/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2397_n_29 | BU_5VX1   | 0.220 |   1.379 |    0.718 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1244_n_29/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2397_n_29 | DLY2_5VX1 | 0.000 |   1.379 |    0.718 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1244_n_29/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1244_n_29 | DLY2_5VX1 | 1.829 |   3.208 |    2.547 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1244_n_29 | DFRQ_5VX1 | 0.000 |   3.208 |    2.547 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.661 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.661 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.661 | 
     | clk__L2_I0/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.661 | 
     | clk__L2_I0/Q                                 |   ^   | clk__L2_N0 | IN_5VX16  | 0.000 |   0.000 |    0.661 | 
     | clk__L3_I0/A                                 |   ^   | clk__L2_N0 | BU_5VX16  | 0.000 |   0.000 |    0.661 | 
     | clk__L3_I0/Q                                 |   ^   | clk__L3_N0 | BU_5VX16  | 0.000 |   0.000 |    0.661 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][2]/C |   ^   | clk__L3_N0 | DFRQ_5VX1 | 0.000 |   0.000 |    0.661 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.539
  Arrival Time                  3.203
  Slack Time                    0.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.664 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.664 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.664 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.664 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  | 0.000 |   0.000 |   -0.664 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  | 0.000 |   0.000 |   -0.664 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  | 0.000 |   0.000 |   -0.664 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.664 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/Q |   v   | Z1toZ3_out[1][0][8]                    | DFRQ_5VX1 | 0.500 |   0.500 |   -0.164 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1092/D               |   v   | Z1toZ3_out[1][0][8]                    | AO22_5VX1 | 0.000 |   0.500 |   -0.164 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1092/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_36            | AO22_5VX1 | 0.391 |   0.891 |    0.227 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1810_n_36/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_36            | BU_5VX0   | 0.000 |   0.891 |    0.227 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1810_n_36/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1810_n_36 | BU_5VX0   | 0.237 |   1.128 |    0.464 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2413_n_36/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1810_n_36 | BU_5VX1   | 0.000 |   1.128 |    0.464 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2413_n_36/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2413_n_36 | BU_5VX1   | 0.198 |   1.326 |    0.662 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1301_n_36/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2413_n_36 | DLY2_5VX1 | 0.000 |   1.326 |    0.662 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1301_n_36/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1301_n_36 | DLY2_5VX1 | 1.877 |   3.203 |    2.539 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1301_n_36 | DFRQ_5VX1 | 0.000 |   3.203 |    2.539 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.664 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.664 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.664 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.664 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.664 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.664 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.664 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][8]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.664 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][0]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.240
  Slack Time                    0.666
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | clk                                     |   ^   | clk                         |            |       |   0.000 |   -0.666 | 
     | clk__L1_I0/A                            |   ^   | clk                         | IN_5VX16   | 0.000 |   0.000 |   -0.666 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.666 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.666 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3                  | IN_5VX16   | 0.000 |   0.000 |   -0.666 | 
     | clk__L3_I9/A                            |   ^   | clk__L2_N3                  | BU_5VX16   | 0.000 |   0.000 |   -0.666 | 
     | clk__L3_I9/Q                            |   ^   | clk__L3_N9                  | BU_5VX16   | 0.000 |   0.000 |   -0.666 | 
     | Del_Input_reg[1][0]/C                   |   ^   | clk__L3_N9                  | DFRQ_5VX1  | 0.000 |   0.000 |   -0.666 | 
     | Del_Input_reg[1][0]/Q                   |   v   | FE_PHN3590_Del_Input_1__0_  | DFRQ_5VX1  | 0.481 |   0.481 |   -0.185 | 
     | FE_PHC3590_Del_Input_1__0_/A            |   v   | FE_PHN3590_Del_Input_1__0_  | BU_5VX1    | 0.000 |   0.481 |   -0.185 | 
     | FE_PHC3590_Del_Input_1__0_/Q            |   v   | Del_Input[1][0]             | BU_5VX1    | 0.236 |   0.717 |    0.051 | 
     | FE_PHC1827_Del_Input_1__0_/A            |   v   | Del_Input[1][0]             | BU_5VX2    | 0.000 |   0.717 |    0.051 | 
     | FE_PHC1827_Del_Input_1__0_/Q            |   v   | FE_PHN1827_Del_Input_1__0_  | BU_5VX2    | 0.191 |   0.908 |    0.242 | 
     | FE_PHC732_Del_Input_1__0_/A             |   v   | FE_PHN1827_Del_Input_1__0_  | DLY2_5VX1  | 0.000 |   0.908 |    0.242 | 
     | FE_PHC732_Del_Input_1__0_/Q             |   v   | FE_PHN732_Del_Input_1__0_   | DLY2_5VX1  | 1.965 |   2.873 |    2.207 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1130/AN         |   v   | FE_PHN732_Del_Input_1__0_   | NO2I1_5VX1 | 0.001 |   2.873 |    2.207 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1130/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_11 | NO2I1_5VX1 | 0.367 |   3.240 |    2.575 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][0]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_11 | DFRQ_5VX1  | 0.000 |   3.240 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |    0.666 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.666 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.666 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.666 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.666 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.666 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.666 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][0]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.666 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[0][6]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.077
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.577
  Arrival Time                  3.249
  Slack Time                    0.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                               |            |       |   0.000 |   -0.672 | 
     | clk__L1_I0/A                                       |   ^   | clk                                               | IN_5VX16   | 0.000 |   0.000 |   -0.672 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                        | IN_5VX16   | 0.000 |   0.000 |   -0.672 | 
     | clk__L2_I4/A                                       |   v   | clk__L1_N0                                        | IN_5VX16   | 0.000 |   0.000 |   -0.672 | 
     | clk__L2_I4/Q                                       |   ^   | clk__L2_N4                                        | IN_5VX16   | 0.000 |   0.000 |   -0.672 | 
     | clk__L3_I11/A                                      |   ^   | clk__L2_N4                                        | BU_5VX16   | 0.000 |   0.000 |   -0.672 | 
     | clk__L3_I11/Q                                      |   ^   | clk__L3_N11                                       | BU_5VX16   | 0.000 |   0.000 |   -0.672 | 
     | Del_Input_reg[0][6]/C                              |   ^   | clk__L3_N11                                       | DFRQ_5VX1  | 0.000 |   0.000 |   -0.672 | 
     | Del_Input_reg[0][6]/Q                              |   v   | Del_Input[0][6]                                   | DFRQ_5VX1  | 0.477 |   0.477 |   -0.195 | 
     | FE_PHC1682_Del_Input_0__6_/A                       |   v   | Del_Input[0][6]                                   | BU_5VX0    | 0.000 |   0.477 |   -0.195 | 
     | FE_PHC1682_Del_Input_0__6_/Q                       |   v   | FE_PHN1682_Del_Input_0__6_                        | BU_5VX0    | 0.195 |   0.672 |    0.000 | 
     | FE_PHC719_Del_Input_0__6_/A                        |   v   | FE_PHN1682_Del_Input_0__6_                        | DLY2_5VX1  | 0.000 |   0.672 |    0.000 | 
     | FE_PHC719_Del_Input_0__6_/Q                        |   v   | FE_PHN719_Del_Input_0__6_                         | DLY2_5VX1  | 2.066 |   2.738 |    2.066 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC2485_Del_Input_0__6_/ |   v   | FE_PHN719_Del_Input_0__6_                         | BU_5VX1    | 0.000 |   2.739 |    2.067 | 
     | A                                                  |       |                                                   |            |       |         |          | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC2485_Del_Input_0__6_/ |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN2485_Del_Input_0__6_ | BU_5VX1    | 0.285 |   3.024 |    2.352 | 
     | Q                                                  |       |                                                   |            |       |         |          | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1140/AN                    |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN2485_Del_Input_0__6_ | NO2I1_5VX1 | 0.000 |   3.024 |    2.352 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1140/Q                     |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_1                        | NO2I1_5VX1 | 0.225 |   3.249 |    2.577 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/D            |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_1                        | DFRQ_5VX1  | 0.000 |   3.249 |    2.577 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |    0.672 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.672 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |    0.672 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |    0.672 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |    0.672 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |    0.672 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |    0.672 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |    0.672 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.538
  Arrival Time                  3.213
  Slack Time                    0.674
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.674 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.674 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.674 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.674 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  | 0.000 |   0.000 |   -0.674 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  | 0.000 |   0.000 |   -0.674 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  | 0.000 |   0.000 |   -0.674 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.674 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/Q |   v   | Z1toZ3_out[1][1][7]                    | DFRQ_5VX1 | 0.492 |   0.492 |   -0.182 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1084/D               |   v   | Z1toZ3_out[1][1][7]                    | AO22_5VX1 | 0.000 |   0.492 |   -0.182 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1084/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_44            | AO22_5VX1 | 0.406 |   0.898 |    0.224 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1832_n_44/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_44            | BU_5VX0   | 0.000 |   0.898 |    0.224 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1832_n_44/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1832_n_44 | BU_5VX0   | 0.240 |   1.138 |    0.464 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2420_n_44/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1832_n_44 | BU_5VX1   | 0.000 |   1.138 |    0.464 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2420_n_44/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2420_n_44 | BU_5VX1   | 0.197 |   1.335 |    0.661 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1300_n_44/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2420_n_44 | DLY2_5VX1 | 0.000 |   1.335 |    0.661 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1300_n_44/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1300_n_44 | DLY2_5VX1 | 1.878 |   3.213 |    2.538 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1300_n_44 | DFRQ_5VX1 | 0.000 |   3.213 |    2.538 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.674 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.674 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.674 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.674 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.674 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.674 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.674 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[1][7]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.674 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][10]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][10]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][10]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.040
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.540
  Arrival Time                  3.217
  Slack Time                    0.677
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                               |       |                                        |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk                                    |           |       |   0.000 |   -0.677 | 
     | clk__L1_I0/A                                  |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.677 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.677 | 
     | clk__L2_I2/A                                  |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.677 | 
     | clk__L2_I2/Q                                  |   ^   | clk__L2_N2                             | IN_5VX16  | 0.000 |   0.000 |   -0.677 | 
     | clk__L3_I5/A                                  |   ^   | clk__L2_N2                             | BU_5VX16  | 0.000 |   0.000 |   -0.677 | 
     | clk__L3_I5/Q                                  |   ^   | clk__L3_N5                             | BU_5VX16  | 0.000 |   0.000 |   -0.677 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][10]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.677 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][10]/Q |   v   | Z1toZ3_out[1][0][10]                   | DFRQ_5VX1 | 0.519 |   0.519 |   -0.158 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1098/D                |   v   | Z1toZ3_out[1][0][10]                   | AO22_5VX1 | 0.000 |   0.519 |   -0.158 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1098/Q                |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_30            | AO22_5VX1 | 0.412 |   0.931 |    0.254 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1855_n_30/A      |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_30            | BU_5VX0   | 0.000 |   0.931 |    0.254 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1855_n_30/Q      |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1855_n_30 | BU_5VX0   | 0.221 |   1.152 |    0.475 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2425_n_30/A      |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1855_n_30 | BU_5VX1   | 0.000 |   1.152 |    0.475 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2425_n_30/Q      |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2425_n_30 | BU_5VX1   | 0.196 |   1.348 |    0.671 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1304_n_30/A      |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2425_n_30 | DLY2_5VX1 | 0.000 |   1.348 |    0.671 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1304_n_30/Q      |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1304_n_30 | DLY2_5VX1 | 1.868 |   3.217 |    2.540 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][10]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1304_n_30 | DFRQ_5VX1 | 0.000 |   3.217 |    2.540 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk        |           |       |   0.000 |    0.677 | 
     | clk__L1_I0/A                                  |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.677 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.677 | 
     | clk__L2_I2/A                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.677 | 
     | clk__L2_I2/Q                                  |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.677 | 
     | clk__L3_I5/A                                  |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.677 | 
     | clk__L3_I5/Q                                  |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.677 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][10]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.677 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin Del_Input_reg[1][0]/C 
Endpoint:   Del_Input_reg[1][0]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[0][0]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.571
  Arrival Time                  3.250
  Slack Time                    0.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                              |       |                            |            |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                          |   ^   | clk                        |            |       |   0.000 |   -0.678 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.678 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.678 | 
     | clk__L2_I4/A                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.678 | 
     | clk__L2_I4/Q                 |   ^   | clk__L2_N4                 | IN_5VX16   | 0.000 |   0.000 |   -0.678 | 
     | clk__L3_I13/A                |   ^   | clk__L2_N4                 | BU_5VX16   | 0.000 |   0.000 |   -0.678 | 
     | clk__L3_I13/Q                |   ^   | clk__L3_N13                | BU_5VX16   | 0.000 |   0.000 |   -0.678 | 
     | Del_Input_reg[0][0]/C        |   ^   | clk__L3_N13                | DFRQ_5VX1  | 0.000 |   0.000 |   -0.678 | 
     | Del_Input_reg[0][0]/Q        |   v   | Del_Input[0][0]            | DFRQ_5VX1  | 0.468 |   0.468 |   -0.211 | 
     | FE_PHC1865_Del_Input_0__0_/A |   v   | Del_Input[0][0]            | BU_5VX2    | 0.000 |   0.468 |   -0.211 | 
     | FE_PHC1865_Del_Input_0__0_/Q |   v   | FE_PHN1865_Del_Input_0__0_ | BU_5VX2    | 0.188 |   0.656 |   -0.022 | 
     | FE_PHC735_Del_Input_0__0_/A  |   v   | FE_PHN1865_Del_Input_0__0_ | DLY2_5VX1  | 0.000 |   0.656 |   -0.022 | 
     | FE_PHC735_Del_Input_0__0_/Q  |   v   | FE_PHN735_Del_Input_0__0_  | DLY2_5VX1  | 2.184 |   2.840 |    2.161 | 
     | g84/AN                       |   v   | FE_PHN735_Del_Input_0__0_  | NO2I1_5VX1 | 0.003 |   2.842 |    2.164 | 
     | g84/Q                        |   v   | n_218                      | NO2I1_5VX1 | 0.407 |   3.250 |    2.571 | 
     | Del_Input_reg[1][0]/D        |   v   | n_218                      | DFRQ_5VX1  | 0.000 |   3.250 |    2.571 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.678 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.678 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.678 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.678 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.678 | 
     | clk__L3_I9/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.678 | 
     | clk__L3_I9/Q          |   ^   | clk__L3_N9 | BU_5VX16  | 0.000 |   0.000 |    0.678 | 
     | Del_Input_reg[1][0]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.000 |   0.000 |    0.678 | 
     +-------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.539
  Arrival Time                  3.219
  Slack Time                    0.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                               |       |                                        |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk                                    |           |       |   0.000 |   -0.681 | 
     | clk__L1_I0/A                                  |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.681 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.681 | 
     | clk__L2_I3/A                                  |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.681 | 
     | clk__L2_I3/Q                                  |   ^   | clk__L2_N3                             | IN_5VX16  | 0.000 |   0.000 |   -0.681 | 
     | clk__L3_I8/A                                  |   ^   | clk__L2_N3                             | BU_5VX16  | 0.000 |   0.000 |   -0.681 | 
     | clk__L3_I8/Q                                  |   ^   | clk__L3_N8                             | BU_5VX16  | 0.000 |   0.000 |   -0.681 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/C |   ^   | clk__L3_N8                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.681 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/Q |   v   | Z1toZ3_out[2][0][10]                   | DFRQ_5VX1 | 0.498 |   0.498 |   -0.183 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1098/D                |   v   | Z1toZ3_out[2][0][10]                   | AO22_5VX1 | 0.000 |   0.498 |   -0.183 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1098/Q                |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_30            | AO22_5VX1 | 0.375 |   0.873 |    0.193 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1834_n_30/A      |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_30            | BU_5VX0   | 0.000 |   0.873 |    0.193 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1834_n_30/Q      |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1834_n_30 | BU_5VX0   | 0.254 |   1.127 |    0.447 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2408_n_30/A      |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1834_n_30 | BU_5VX1   | 0.000 |   1.127 |    0.447 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2408_n_30/Q      |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2408_n_30 | BU_5VX1   | 0.220 |   1.347 |    0.666 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1269_n_30/A      |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2408_n_30 | DLY2_5VX1 | 0.000 |   1.347 |    0.666 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1269_n_30/Q      |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1269_n_30 | DLY2_5VX1 | 1.872 |   3.219 |    2.539 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1269_n_30 | DFRQ_5VX1 | 0.000 |   3.219 |    2.539 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                               |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                           |   ^   | clk        |           |       |   0.000 |    0.681 | 
     | clk__L1_I0/A                                  |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.681 | 
     | clk__L1_I0/Q                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.681 | 
     | clk__L2_I3/A                                  |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.681 | 
     | clk__L2_I3/Q                                  |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.681 | 
     | clk__L3_I8/A                                  |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.681 | 
     | clk__L3_I8/Q                                  |   ^   | clk__L3_N8 | BU_5VX16  | 0.000 |   0.000 |    0.681 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][10]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.000 |   0.000 |    0.681 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.044
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.544
  Arrival Time                  3.225
  Slack Time                    0.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.681 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.681 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.681 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.681 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  | 0.000 |   0.000 |   -0.681 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  | 0.000 |   0.000 |   -0.681 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  | 0.000 |   0.000 |   -0.681 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.681 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/Q |   v   | Z1toZ3_out[1][0][2]                    | DFRQ_5VX1 | 0.554 |   0.554 |   -0.128 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1083/D               |   v   | Z1toZ3_out[1][0][2]                    | AO22_5VX1 | 0.000 |   0.554 |   -0.128 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1083/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_45            | AO22_5VX1 | 0.375 |   0.929 |    0.247 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1709_n_45/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_45            | BU_5VX0   | 0.000 |   0.929 |    0.247 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1709_n_45/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1709_n_45 | BU_5VX0   | 0.245 |   1.174 |    0.492 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2421_n_45/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1709_n_45 | BU_5VX1   | 0.000 |   1.174 |    0.492 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2421_n_45/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2421_n_45 | BU_5VX1   | 0.208 |   1.382 |    0.701 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1248_n_45/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2421_n_45 | DLY2_5VX1 | 0.000 |   1.382 |    0.701 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1248_n_45/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1248_n_45 | DLY2_5VX1 | 1.843 |   3.225 |    2.544 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1248_n_45 | DFRQ_5VX1 | 0.000 |   3.225 |    2.544 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.681 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.681 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.681 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.681 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.681 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.681 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.681 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][2]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.681 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.539
  Arrival Time                  3.222
  Slack Time                    0.683
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.683 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.683 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.683 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.683 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  | 0.000 |   0.000 |   -0.683 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  | 0.000 |   0.000 |   -0.683 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  | 0.000 |   0.000 |   -0.683 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.683 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/Q |   v   | Z1toZ3_out[1][0][6]                    | DFRQ_5VX1 | 0.515 |   0.515 |   -0.168 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1090/D               |   v   | Z1toZ3_out[1][0][6]                    | AO22_5VX1 | 0.000 |   0.515 |   -0.168 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1090/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_38            | AO22_5VX1 | 0.425 |   0.940 |    0.257 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1799_n_38/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_38            | BU_5VX0   | 0.000 |   0.940 |    0.257 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1799_n_38/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1799_n_38 | BU_5VX0   | 0.211 |   1.151 |    0.468 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2483_n_38/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1799_n_38 | BU_5VX1   | 0.000 |   1.151 |    0.468 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2483_n_38/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2483_n_38 | BU_5VX1   | 0.187 |   1.338 |    0.655 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1295_n_38/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2483_n_38 | DLY2_5VX1 | 0.000 |   1.338 |    0.655 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1295_n_38/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1295_n_38 | DLY2_5VX1 | 1.884 |   3.222 |    2.539 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1295_n_38 | DFRQ_5VX1 | 0.000 |   3.222 |    2.539 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.683 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.683 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.683 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.683 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.683 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.683 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.683 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][6]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.683 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][2]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][2]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][2]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.534
  Arrival Time                  3.219
  Slack Time                    0.685
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.685 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.685 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.685 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.685 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  | 0.000 |   0.000 |   -0.685 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  | 0.000 |   0.000 |   -0.685 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  | 0.000 |   0.000 |   -0.685 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][2]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.685 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][2]/Q |   v   | Z1toZ3_out[1][2][2]                    | DFRQ_5VX1 | 0.505 |   0.505 |   -0.180 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1038/D               |   v   | Z1toZ3_out[1][2][2]                    | AO22_5VX1 | 0.000 |   0.505 |   -0.180 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1038/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_57            | AO22_5VX1 | 0.391 |   0.896 |    0.211 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1803_n_57/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_57            | BU_5VX1   | 0.000 |   0.896 |    0.211 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1803_n_57/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1803_n_57 | BU_5VX1   | 0.209 |   1.104 |    0.419 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2528_n_57/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1803_n_57 | BU_5VX1   | 0.000 |   1.104 |    0.419 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2528_n_57/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2528_n_57 | BU_5VX1   | 0.200 |   1.305 |    0.620 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1271_n_57/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2528_n_57 | DLY2_5VX1 | 0.000 |   1.305 |    0.620 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1271_n_57/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1271_n_57 | DLY2_5VX1 | 1.914 |   3.219 |    2.534 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][2]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1271_n_57 | DFRQ_5VX1 | 0.000 |   3.219 |    2.534 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.685 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.685 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.685 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.685 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.685 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.685 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.685 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[2][2]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.685 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.537
  Arrival Time                  3.235
  Slack Time                    0.697
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.697 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.697 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.697 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.697 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3                             | IN_5VX16  | 0.000 |   0.000 |   -0.697 | 
     | clk__L3_I6/A                                 |   ^   | clk__L2_N3                             | BU_5VX16  | 0.000 |   0.000 |   -0.697 | 
     | clk__L3_I6/Q                                 |   ^   | clk__L3_N6                             | BU_5VX16  | 0.000 |   0.000 |   -0.697 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/C |   ^   | clk__L3_N6                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.697 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/Q |   v   | Z1toZ3_out[2][0][5]                    | DFRQ_5VX1 | 0.488 |   0.488 |   -0.210 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1089/D               |   v   | Z1toZ3_out[2][0][5]                    | AO22_5VX1 | 0.000 |   0.488 |   -0.210 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1089/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_39            | AO22_5VX1 | 0.382 |   0.870 |    0.172 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1805_n_39/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_39            | BU_5VX0   | 0.000 |   0.870 |    0.172 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1805_n_39/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1805_n_39 | BU_5VX0   | 0.248 |   1.117 |    0.420 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2419_n_39/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1805_n_39 | BU_5VX1   | 0.000 |   1.117 |    0.420 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2419_n_39/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2419_n_39 | BU_5VX1   | 0.222 |   1.340 |    0.642 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1299_n_39/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2419_n_39 | DLY2_5VX1 | 0.000 |   1.340 |    0.642 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1299_n_39/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1299_n_39 | DLY2_5VX1 | 1.895 |   3.235 |    2.537 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1299_n_39 | DFRQ_5VX1 | 0.000 |   3.235 |    2.537 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.697 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.697 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.697 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.697 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.697 | 
     | clk__L3_I6/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.697 | 
     | clk__L3_I6/Q                                 |   ^   | clk__L3_N6 | BU_5VX16  | 0.000 |   0.000 |    0.697 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][5]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.000 |   0.000 |    0.697 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.539
  Arrival Time                  3.237
  Slack Time                    0.698
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.698 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.698 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.698 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.698 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1                             | IN_5VX16  | 0.000 |   0.000 |   -0.698 | 
     | clk__L3_I3/A                                 |   ^   | clk__L2_N1                             | BU_5VX16  | 0.000 |   0.000 |   -0.698 | 
     | clk__L3_I3/Q                                 |   ^   | clk__L3_N3                             | BU_5VX16  | 0.000 |   0.000 |   -0.698 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/C |   ^   | clk__L3_N3                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.698 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/Q |   v   | Z1toZ3_out[2][0][2]                    | DFRQ_5VX1 | 0.487 |   0.487 |   -0.211 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1083/D               |   v   | Z1toZ3_out[2][0][2]                    | AO22_5VX1 | 0.000 |   0.487 |   -0.211 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1083/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_45            | AO22_5VX1 | 0.412 |   0.900 |    0.202 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1787_n_45/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_45            | BU_5VX0   | 0.000 |   0.900 |    0.202 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1787_n_45/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1787_n_45 | BU_5VX0   | 0.245 |   1.144 |    0.446 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2427_n_45/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1787_n_45 | BU_5VX1   | 0.000 |   1.144 |    0.446 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2427_n_45/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2427_n_45 | BU_5VX1   | 0.210 |   1.354 |    0.656 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1293_n_45/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2427_n_45 | DLY2_5VX1 | 0.000 |   1.354 |    0.656 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1293_n_45/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1293_n_45 | DLY2_5VX1 | 1.883 |   3.237 |    2.539 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1293_n_45 | DFRQ_5VX1 | 0.000 |   3.237 |    2.539 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.698 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.698 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.698 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.698 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.698 | 
     | clk__L3_I3/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.698 | 
     | clk__L3_I3/Q                                 |   ^   | clk__L3_N3 | BU_5VX16  | 0.000 |   0.000 |    0.698 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][2]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.000 |   0.000 |    0.698 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.537
  Arrival Time                  3.237
  Slack Time                    0.699
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.699 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.699 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.699 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.699 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  | 0.000 |   0.000 |   -0.699 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  | 0.000 |   0.000 |   -0.699 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  | 0.000 |   0.000 |   -0.699 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.699 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/Q |   v   | Z1toZ3_out[1][0][4]                    | DFRQ_5VX1 | 0.504 |   0.504 |   -0.196 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1088/D               |   v   | Z1toZ3_out[1][0][4]                    | AO22_5VX1 | 0.000 |   0.504 |   -0.196 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1088/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_40            | AO22_5VX1 | 0.396 |   0.899 |    0.200 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1747_n_40/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_40            | BU_5VX1   | 0.000 |   0.899 |    0.200 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1747_n_40/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1747_n_40 | BU_5VX1   | 0.237 |   1.137 |    0.437 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2470_n_40/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1747_n_40 | BU_5VX1   | 0.000 |   1.137 |    0.437 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2470_n_40/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2470_n_40 | BU_5VX1   | 0.208 |   1.344 |    0.645 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1274_n_40/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2470_n_40 | DLY2_5VX1 | 0.000 |   1.344 |    0.645 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1274_n_40/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1274_n_40 | DLY2_5VX1 | 1.893 |   3.237 |    2.537 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1274_n_40 | DFRQ_5VX1 | 0.000 |   3.237 |    2.537 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.699 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.699 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.699 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.699 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.699 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.699 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.699 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][4]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.699 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][9]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][9]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][9]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                  3.278
  Slack Time                    0.703
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | clk                                     |   ^   | clk                         |            |       |   0.000 |   -0.703 | 
     | clk__L1_I0/A                            |   ^   | clk                         | IN_5VX16   | 0.000 |   0.000 |   -0.703 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.703 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.703 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1                  | IN_5VX16   | 0.000 |   0.000 |   -0.703 | 
     | clk__L3_I3/A                            |   ^   | clk__L2_N1                  | BU_5VX16   | 0.000 |   0.000 |   -0.703 | 
     | clk__L3_I3/Q                            |   ^   | clk__L3_N3                  | BU_5VX16   | 0.000 |   0.000 |   -0.703 | 
     | Del_Input_reg[1][9]/C                   |   ^   | clk__L3_N3                  | DFRQ_5VX1  | 0.000 |   0.000 |   -0.703 | 
     | Del_Input_reg[1][9]/Q                   |   v   | Del_Input[1][9]             | DFRQ_5VX1  | 0.481 |   0.481 |   -0.221 | 
     | FE_PHC3632_Del_Input_1__9_/A            |   v   | Del_Input[1][9]             | BU_5VX1    | 0.000 |   0.482 |   -0.221 | 
     | FE_PHC3632_Del_Input_1__9_/Q            |   v   | FE_PHN3632_Del_Input_1__9_  | BU_5VX1    | 0.260 |   0.742 |    0.039 | 
     | FE_PHC1718_Del_Input_1__9_/A            |   v   | FE_PHN3632_Del_Input_1__9_  | BU_5VX2    | 0.000 |   0.742 |    0.039 | 
     | FE_PHC1718_Del_Input_1__9_/Q            |   v   | FE_PHN1718_Del_Input_1__9_  | BU_5VX2    | 0.211 |   0.952 |    0.250 | 
     | FE_PHC723_Del_Input_1__9_/A             |   v   | FE_PHN1718_Del_Input_1__9_  | DLY2_5VX1  | 0.000 |   0.952 |    0.250 | 
     | FE_PHC723_Del_Input_1__9_/Q             |   v   | FE_PHN723_Del_Input_1__9_   | DLY2_5VX1  | 1.952 |   2.904 |    2.201 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1131/AN         |   v   | FE_PHN723_Del_Input_1__9_   | NO2I1_5VX1 | 0.002 |   2.906 |    2.203 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1131/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_10 | NO2I1_5VX1 | 0.372 |   3.278 |    2.576 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][9]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_10 | DFRQ_5VX1  | 0.000 |   3.278 |    2.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |    0.703 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.703 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.703 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.703 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.703 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.703 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.703 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][9]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.703 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin Del_Input_reg[2][9]/C 
Endpoint:   Del_Input_reg[2][9]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][9]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.280
  Slack Time                    0.704
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                              |       |                            |            |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                          |   ^   | clk                        |            |       |   0.000 |   -0.704 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.704 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.704 | 
     | clk__L2_I1/A                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.704 | 
     | clk__L2_I1/Q                 |   ^   | clk__L2_N1                 | IN_5VX16   | 0.000 |   0.000 |   -0.704 | 
     | clk__L3_I3/A                 |   ^   | clk__L2_N1                 | BU_5VX16   | 0.000 |   0.000 |   -0.704 | 
     | clk__L3_I3/Q                 |   ^   | clk__L3_N3                 | BU_5VX16   | 0.000 |   0.000 |   -0.704 | 
     | Del_Input_reg[1][9]/C        |   ^   | clk__L3_N3                 | DFRQ_5VX1  | 0.000 |   0.000 |   -0.704 | 
     | Del_Input_reg[1][9]/Q        |   v   | Del_Input[1][9]            | DFRQ_5VX1  | 0.481 |   0.481 |   -0.223 | 
     | FE_PHC3632_Del_Input_1__9_/A |   v   | Del_Input[1][9]            | BU_5VX1    | 0.000 |   0.482 |   -0.223 | 
     | FE_PHC3632_Del_Input_1__9_/Q |   v   | FE_PHN3632_Del_Input_1__9_ | BU_5VX1    | 0.260 |   0.742 |    0.037 | 
     | FE_PHC1718_Del_Input_1__9_/A |   v   | FE_PHN3632_Del_Input_1__9_ | BU_5VX2    | 0.000 |   0.742 |    0.037 | 
     | FE_PHC1718_Del_Input_1__9_/Q |   v   | FE_PHN1718_Del_Input_1__9_ | BU_5VX2    | 0.211 |   0.952 |    0.248 | 
     | FE_PHC723_Del_Input_1__9_/A  |   v   | FE_PHN1718_Del_Input_1__9_ | DLY2_5VX1  | 0.000 |   0.952 |    0.248 | 
     | FE_PHC723_Del_Input_1__9_/Q  |   v   | FE_PHN723_Del_Input_1__9_  | DLY2_5VX1  | 1.952 |   2.904 |    2.200 | 
     | g62/AN                       |   v   | FE_PHN723_Del_Input_1__9_  | NO2I1_5VX1 | 0.001 |   2.905 |    2.201 | 
     | g62/Q                        |   v   | n_240                      | NO2I1_5VX1 | 0.375 |   3.280 |    2.575 | 
     | Del_Input_reg[2][9]/D        |   v   | n_240                      | DFRQ_5VX1  | 0.000 |   3.280 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.704 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.704 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.704 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.704 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.704 | 
     | clk__L3_I8/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.704 | 
     | clk__L3_I8/Q          |   ^   | clk__L3_N8 | BU_5VX16  | 0.000 |   0.000 |    0.704 | 
     | Del_Input_reg[2][9]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.000 |   0.000 |    0.704 | 
     +-------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][2]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][2]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][2]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.290
  Slack Time                    0.716
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                                     |   ^   | clk                        |            |       |   0.000 |   -0.716 | 
     | clk__L1_I0/A                            |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.716 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.716 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.716 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1                 | IN_5VX16   | 0.000 |   0.000 |   -0.716 | 
     | clk__L3_I2/A                            |   ^   | clk__L2_N1                 | BU_5VX16   | 0.000 |   0.000 |   -0.716 | 
     | clk__L3_I2/Q                            |   ^   | clk__L3_N2                 | BU_5VX16   | 0.000 |   0.000 |   -0.716 | 
     | Del_Input_reg[1][2]/C                   |   ^   | clk__L3_N2                 | DFRQ_5VX1  | 0.000 |   0.000 |   -0.716 | 
     | Del_Input_reg[1][2]/Q                   |   v   | Del_Input[1][2]            | DFRQ_5VX1  | 0.493 |   0.493 |   -0.223 | 
     | FE_PHC1875_Del_Input_1__2_/A            |   v   | Del_Input[1][2]            | BU_5VX2    | 0.000 |   0.493 |   -0.223 | 
     | FE_PHC1875_Del_Input_1__2_/Q            |   v   | FE_PHN3719_Del_Input_1__2_ | BU_5VX2    | 0.205 |   0.698 |   -0.018 | 
     | FE_PHC3719_Del_Input_1__2_/A            |   v   | FE_PHN3719_Del_Input_1__2_ | BU_5VX1    | 0.000 |   0.698 |   -0.018 | 
     | FE_PHC3719_Del_Input_1__2_/Q            |   v   | FE_PHN1875_Del_Input_1__2_ | BU_5VX1    | 0.194 |   0.892 |    0.177 | 
     | FE_PHC722_Del_Input_1__2_/A             |   v   | FE_PHN1875_Del_Input_1__2_ | DLY2_5VX1  | 0.000 |   0.892 |    0.177 | 
     | FE_PHC722_Del_Input_1__2_/Q             |   v   | FE_PHN722_Del_Input_1__2_  | DLY2_5VX1  | 2.010 |   2.903 |    2.187 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1139/AN         |   v   | FE_PHN722_Del_Input_1__2_  | NO2I1_5VX1 | 0.002 |   2.904 |    2.189 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1139/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_2 | NO2I1_5VX1 | 0.386 |   3.290 |    2.575 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][2]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_2 | DFRQ_5VX1  | 0.000 |   3.290 |    2.575 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |    0.716 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.716 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.716 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.716 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.716 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.716 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.716 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][2]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.716 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[0][5]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.077
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.577
  Arrival Time                  3.293
  Slack Time                    0.717
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                               |            |       |   0.000 |   -0.717 | 
     | clk__L1_I0/A                                       |   ^   | clk                                               | IN_5VX16   | 0.000 |   0.000 |   -0.717 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                        | IN_5VX16   | 0.000 |   0.000 |   -0.717 | 
     | clk__L2_I4/A                                       |   v   | clk__L1_N0                                        | IN_5VX16   | 0.000 |   0.000 |   -0.717 | 
     | clk__L2_I4/Q                                       |   ^   | clk__L2_N4                                        | IN_5VX16   | 0.000 |   0.000 |   -0.717 | 
     | clk__L3_I11/A                                      |   ^   | clk__L2_N4                                        | BU_5VX16   | 0.000 |   0.000 |   -0.717 | 
     | clk__L3_I11/Q                                      |   ^   | clk__L3_N11                                       | BU_5VX16   | 0.000 |   0.000 |   -0.717 | 
     | Del_Input_reg[0][5]/C                              |   ^   | clk__L3_N11                                       | DFRQ_5VX1  | 0.000 |   0.000 |   -0.717 | 
     | Del_Input_reg[0][5]/Q                              |   v   | Del_Input[0][5]                                   | DFRQ_5VX1  | 0.500 |   0.500 |   -0.217 | 
     | FE_PHC1742_Del_Input_0__5_/A                       |   v   | Del_Input[0][5]                                   | BU_5VX2    | 0.000 |   0.500 |   -0.217 | 
     | FE_PHC1742_Del_Input_0__5_/Q                       |   v   | FE_PHN1742_Del_Input_0__5_                        | BU_5VX2    | 0.194 |   0.694 |   -0.023 | 
     | FE_PHC721_Del_Input_0__5_/A                        |   v   | FE_PHN1742_Del_Input_0__5_                        | DLY2_5VX1  | 0.000 |   0.694 |   -0.023 | 
     | FE_PHC721_Del_Input_0__5_/Q                        |   v   | FE_PHN721_Del_Input_0__5_                         | DLY2_5VX1  | 2.109 |   2.803 |    2.086 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC3762_Del_Input_0__5_/ |   v   | FE_PHN721_Del_Input_0__5_                         | BU_5VX4    | 0.000 |   2.803 |    2.086 | 
     | A                                                  |       |                                                   |            |       |         |          | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHC3762_Del_Input_0__5_/ |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN3762_Del_Input_0__5_ | BU_5VX4    | 0.269 |   3.072 |    2.355 | 
     | Q                                                  |       |                                                   |            |       |         |          | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1137/AN                    |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/FE_PHN3762_Del_Input_0__5_ | NO2I1_5VX1 | 0.000 |   3.072 |    2.355 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1137/Q                     |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_3                        | NO2I1_5VX1 | 0.221 |   3.293 |    2.577 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/D            |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_3                        | DFRQ_5VX1  | 0.000 |   3.293 |    2.577 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |    0.717 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |    0.717 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |    0.717 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |    0.717 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |    0.717 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |    0.717 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |    0.717 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |    0.717 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin Del_Input_reg[2][10]/C 
Endpoint:   Del_Input_reg[2][10]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][10]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                  3.294
  Slack Time                    0.718
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                               |       |                             |            |       |  Time   |   Time   | 
     |-------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | clk                           |   ^   | clk                         |            |       |   0.000 |   -0.718 | 
     | clk__L1_I0/A                  |   ^   | clk                         | IN_5VX16   | 0.000 |   0.000 |   -0.718 | 
     | clk__L1_I0/Q                  |   v   | clk__L1_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.718 | 
     | clk__L2_I3/A                  |   v   | clk__L1_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.718 | 
     | clk__L2_I3/Q                  |   ^   | clk__L2_N3                  | IN_5VX16   | 0.000 |   0.000 |   -0.718 | 
     | clk__L3_I7/A                  |   ^   | clk__L2_N3                  | BU_5VX16   | 0.000 |   0.000 |   -0.718 | 
     | clk__L3_I7/Q                  |   ^   | clk__L3_N7                  | BU_5VX16   | 0.000 |   0.000 |   -0.718 | 
     | Del_Input_reg[1][10]/C        |   ^   | clk__L3_N7                  | DFRQ_5VX1  | 0.000 |   0.000 |   -0.718 | 
     | Del_Input_reg[1][10]/Q        |   v   | Del_Input[1][10]            | DFRQ_5VX1  | 0.467 |   0.467 |   -0.251 | 
     | FE_PHC1688_Del_Input_1__10_/A |   v   | Del_Input[1][10]            | BU_5VX2    | 0.000 |   0.467 |   -0.251 | 
     | FE_PHC1688_Del_Input_1__10_/Q |   v   | FE_PHN1688_Del_Input_1__10_ | BU_5VX2    | 0.201 |   0.668 |   -0.050 | 
     | FE_PHC716_Del_Input_1__10_/A  |   v   | FE_PHN1688_Del_Input_1__10_ | DLY2_5VX1  | 0.000 |   0.668 |   -0.050 | 
     | FE_PHC716_Del_Input_1__10_/Q  |   v   | FE_PHN716_Del_Input_1__10_  | DLY2_5VX1  | 2.062 |   2.729 |    2.011 | 
     | FE_PHC3772_Del_Input_1__10_/A |   v   | FE_PHN716_Del_Input_1__10_  | BU_5VX1    | 0.002 |   2.731 |    2.013 | 
     | FE_PHC3772_Del_Input_1__10_/Q |   v   | FE_PHN3772_Del_Input_1__10_ | BU_5VX1    | 0.327 |   3.058 |    2.340 | 
     | g85/AN                        |   v   | FE_PHN3772_Del_Input_1__10_ | NO2I1_5VX1 | 0.000 |   3.058 |    2.340 | 
     | g85/Q                         |   v   | n_217                       | NO2I1_5VX1 | 0.236 |   3.294 |    2.576 | 
     | Del_Input_reg[2][10]/D        |   v   | n_217                       | DFRQ_5VX1  | 0.000 |   3.294 |    2.576 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                        |       |            |           |       |  Time   |   Time   | 
     |------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                    |   ^   | clk        |           |       |   0.000 |    0.718 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.718 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.718 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.718 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.718 | 
     | clk__L3_I8/A           |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.718 | 
     | clk__L3_I8/Q           |   ^   | clk__L3_N8 | BU_5VX16  | 0.000 |   0.000 |    0.718 | 
     | Del_Input_reg[2][10]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.000 |   0.000 |    0.718 | 
     +--------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin Del_Input_reg[2][2]/C 
Endpoint:   Del_Input_reg[2][2]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][2]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.574
  Arrival Time                  3.293
  Slack Time                    0.719
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                              |       |                            |            |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                          |   ^   | clk                        |            |       |   0.000 |   -0.719 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.719 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.719 | 
     | clk__L2_I1/A                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.719 | 
     | clk__L2_I1/Q                 |   ^   | clk__L2_N1                 | IN_5VX16   | 0.000 |   0.000 |   -0.719 | 
     | clk__L3_I2/A                 |   ^   | clk__L2_N1                 | BU_5VX16   | 0.000 |   0.000 |   -0.719 | 
     | clk__L3_I2/Q                 |   ^   | clk__L3_N2                 | BU_5VX16   | 0.000 |   0.000 |   -0.719 | 
     | Del_Input_reg[1][2]/C        |   ^   | clk__L3_N2                 | DFRQ_5VX1  | 0.000 |   0.000 |   -0.719 | 
     | Del_Input_reg[1][2]/Q        |   v   | Del_Input[1][2]            | DFRQ_5VX1  | 0.493 |   0.493 |   -0.226 | 
     | FE_PHC1875_Del_Input_1__2_/A |   v   | Del_Input[1][2]            | BU_5VX2    | 0.000 |   0.493 |   -0.226 | 
     | FE_PHC1875_Del_Input_1__2_/Q |   v   | FE_PHN3719_Del_Input_1__2_ | BU_5VX2    | 0.205 |   0.698 |   -0.021 | 
     | FE_PHC3719_Del_Input_1__2_/A |   v   | FE_PHN3719_Del_Input_1__2_ | BU_5VX1    | 0.000 |   0.698 |   -0.021 | 
     | FE_PHC3719_Del_Input_1__2_/Q |   v   | FE_PHN1875_Del_Input_1__2_ | BU_5VX1    | 0.194 |   0.892 |    0.174 | 
     | FE_PHC722_Del_Input_1__2_/A  |   v   | FE_PHN1875_Del_Input_1__2_ | DLY2_5VX1  | 0.000 |   0.892 |    0.174 | 
     | FE_PHC722_Del_Input_1__2_/Q  |   v   | FE_PHN722_Del_Input_1__2_  | DLY2_5VX1  | 2.010 |   2.903 |    2.184 | 
     | g99/AN                       |   v   | FE_PHN722_Del_Input_1__2_  | NO2I1_5VX1 | 0.001 |   2.903 |    2.185 | 
     | g99/Q                        |   v   | n_203                      | NO2I1_5VX1 | 0.389 |   3.293 |    2.574 | 
     | Del_Input_reg[2][2]/D        |   v   | n_203                      | DFRQ_5VX1  | 0.000 |   3.293 |    2.574 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.719 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.719 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.719 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.719 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.719 | 
     | clk__L3_I2/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.719 | 
     | clk__L3_I2/Q          |   ^   | clk__L3_N2 | BU_5VX16  | 0.000 |   0.000 |    0.719 | 
     | Del_Input_reg[2][2]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.000 |   0.000 |    0.719 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][7]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.077
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.577
  Arrival Time                  3.310
  Slack Time                    0.733
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+---------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                               |            |       |   0.000 |   -0.733 | 
     | clk__L1_I0/A                                       |   ^   | clk                                               | IN_5VX16   | 0.000 |   0.000 |   -0.733 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                        | IN_5VX16   | 0.000 |   0.000 |   -0.733 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                        | IN_5VX16   | 0.000 |   0.000 |   -0.733 | 
     | clk__L2_I1/Q                                       |   ^   | clk__L2_N1                                        | IN_5VX16   | 0.000 |   0.000 |   -0.733 | 
     | clk__L3_I2/A                                       |   ^   | clk__L2_N1                                        | BU_5VX16   | 0.000 |   0.000 |   -0.733 | 
     | clk__L3_I2/Q                                       |   ^   | clk__L3_N2                                        | BU_5VX16   | 0.000 |   0.000 |   -0.733 | 
     | Del_Input_reg[1][7]/C                              |   ^   | clk__L3_N2                                        | DFRQ_5VX1  | 0.000 |   0.000 |   -0.733 | 
     | Del_Input_reg[1][7]/Q                              |   v   | Del_Input[1][7]                                   | DFRQ_5VX1  | 0.498 |   0.498 |   -0.235 | 
     | FE_PHC1793_Del_Input_1__7_/A                       |   v   | Del_Input[1][7]                                   | BU_5VX2    | 0.000 |   0.498 |   -0.235 | 
     | FE_PHC1793_Del_Input_1__7_/Q                       |   v   | FE_PHN1793_Del_Input_1__7_                        | BU_5VX2    | 0.199 |   0.697 |   -0.036 | 
     | FE_PHC724_Del_Input_1__7_/A                        |   v   | FE_PHN1793_Del_Input_1__7_                        | DLY2_5VX1  | 0.000 |   0.697 |   -0.036 | 
     | FE_PHC724_Del_Input_1__7_/Q                        |   v   | FE_PHN724_Del_Input_1__7_                         | DLY2_5VX1  | 2.036 |   2.734 |    2.001 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC3751_Del_Input_1__7_/ |   v   | FE_PHN724_Del_Input_1__7_                         | BU_5VX1    | 0.002 |   2.736 |    2.003 | 
     | A                                                  |       |                                                   |            |       |         |          | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC3751_Del_Input_1__7_/ |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN3751_Del_Input_1__7_ | BU_5VX1    | 0.338 |   3.074 |    2.341 | 
     | Q                                                  |       |                                                   |            |       |         |          | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1134/AN                    |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN3751_Del_Input_1__7_ | NO2I1_5VX1 | 0.000 |   3.074 |    2.341 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1134/Q                     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_7                        | NO2I1_5VX1 | 0.236 |   3.310 |    2.577 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/D            |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_7                        | DFRQ_5VX1  | 0.000 |   3.310 |    2.577 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |    0.733 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.733 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.733 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.733 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.733 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.733 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.733 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.733 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][0]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][0]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.537
  Arrival Time                  3.270
  Slack Time                    0.733
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.733 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.733 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.733 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.733 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  | 0.000 |   0.000 |   -0.733 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  | 0.000 |   0.000 |   -0.733 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  | 0.000 |   0.000 |   -0.733 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][0]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.733 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][0]/Q |   v   | Z1toZ3_out[1][0][0]                    | DFRQ_5VX1 | 0.491 |   0.491 |   -0.242 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1093/D               |   v   | Z1toZ3_out[1][0][0]                    | AO22_5VX1 | 0.000 |   0.491 |   -0.242 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1093/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_35            | AO22_5VX1 | 0.412 |   0.903 |    0.169 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1779_n_35/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_35            | BU_5VX0   | 0.000 |   0.903 |    0.169 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1779_n_35/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1779_n_35 | BU_5VX0   | 0.238 |   1.140 |    0.407 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2469_n_35/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1779_n_35 | BU_5VX1   | 0.000 |   1.140 |    0.407 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2469_n_35/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2469_n_35 | BU_5VX1   | 0.202 |   1.342 |    0.609 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1294_n_35/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2469_n_35 | DLY2_5VX1 | 0.000 |   1.342 |    0.609 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1294_n_35/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1294_n_35 | DLY2_5VX1 | 1.928 |   3.270 |    2.537 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][0]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1294_n_35 | DFRQ_5VX1 | 0.000 |   3.270 |    2.537 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.733 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.733 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.733 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.733 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.733 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.733 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.733 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][0]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.733 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.537
  Arrival Time                  3.273
  Slack Time                    0.736
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.736 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.736 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.736 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.736 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2                             | IN_5VX16  | 0.000 |   0.000 |   -0.736 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2                             | BU_5VX16  | 0.000 |   0.000 |   -0.736 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5                             | BU_5VX16  | 0.000 |   0.000 |   -0.736 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/C |   ^   | clk__L3_N5                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.736 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/Q |   v   | Z1toZ3_out[1][0][3]                    | DFRQ_5VX1 | 0.510 |   0.510 |   -0.226 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1085/D               |   v   | Z1toZ3_out[1][0][3]                    | AO22_5VX1 | 0.000 |   0.510 |   -0.226 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1085/Q               |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_43            | AO22_5VX1 | 0.421 |   0.931 |    0.195 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1774_n_43/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_43            | BU_5VX0   | 0.000 |   0.931 |    0.195 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1774_n_43/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1774_n_43 | BU_5VX0   | 0.252 |   1.184 |    0.447 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2435_n_43/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1774_n_43 | BU_5VX1   | 0.000 |   1.184 |    0.447 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC2435_n_43/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2435_n_43 | BU_5VX1   | 0.203 |   1.387 |    0.651 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1256_n_43/A     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN2435_n_43 | DLY2_5VX1 | 0.000 |   1.387 |    0.651 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHC1256_n_43/Q     |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1256_n_43 | DLY2_5VX1 | 1.886 |   3.273 |    2.537 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/FE_PHN1256_n_43 | DFRQ_5VX1 | 0.000 |   3.273 |    2.537 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.736 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.736 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.736 | 
     | clk__L2_I2/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.736 | 
     | clk__L2_I2/Q                                 |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.736 | 
     | clk__L3_I5/A                                 |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.736 | 
     | clk__L3_I5/Q                                 |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.736 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_div3_reg[0][3]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.736 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Del_Input_reg[2][1]/C 
Endpoint:   Del_Input_reg[2][1]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][1]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.312
  Slack Time                    0.737
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                              |       |                            |            |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                          |   ^   | clk                        |            |       |   0.000 |   -0.737 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.737 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.737 | 
     | clk__L2_I1/A                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.737 | 
     | clk__L2_I1/Q                 |   ^   | clk__L2_N1                 | IN_5VX16   | 0.000 |   0.000 |   -0.737 | 
     | clk__L3_I2/A                 |   ^   | clk__L2_N1                 | BU_5VX16   | 0.000 |   0.000 |   -0.737 | 
     | clk__L3_I2/Q                 |   ^   | clk__L3_N2                 | BU_5VX16   | 0.000 |   0.000 |   -0.737 | 
     | Del_Input_reg[1][1]/C        |   ^   | clk__L3_N2                 | DFRQ_5VX1  | 0.000 |   0.000 |   -0.737 | 
     | Del_Input_reg[1][1]/Q        |   v   | Del_Input[1][1]            | DFRQ_5VX1  | 0.472 |   0.472 |   -0.265 | 
     | FE_PHC1944_Del_Input_1__1_/A |   v   | Del_Input[1][1]            | BU_5VX2    | 0.000 |   0.472 |   -0.265 | 
     | FE_PHC1944_Del_Input_1__1_/Q |   v   | FE_PHN3685_Del_Input_1__1_ | BU_5VX2    | 0.197 |   0.669 |   -0.068 | 
     | FE_PHC3685_Del_Input_1__1_/A |   v   | FE_PHN3685_Del_Input_1__1_ | BU_5VX1    | 0.000 |   0.669 |   -0.068 | 
     | FE_PHC3685_Del_Input_1__1_/Q |   v   | FE_PHN1944_Del_Input_1__1_ | BU_5VX1    | 0.233 |   0.902 |    0.165 | 
     | FE_PHC728_Del_Input_1__1_/A  |   v   | FE_PHN1944_Del_Input_1__1_ | DLY2_5VX1  | 0.000 |   0.902 |    0.165 | 
     | FE_PHC728_Del_Input_1__1_/Q  |   v   | FE_PHN728_Del_Input_1__1_  | DLY2_5VX1  | 2.029 |   2.931 |    2.194 | 
     | g98/AN                       |   v   | FE_PHN728_Del_Input_1__1_  | NO2I1_5VX1 | 0.001 |   2.931 |    2.195 | 
     | g98/Q                        |   v   | n_204                      | NO2I1_5VX1 | 0.381 |   3.312 |    2.575 | 
     | Del_Input_reg[2][1]/D        |   v   | n_204                      | DFRQ_5VX1  | 0.000 |   3.312 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.737 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.737 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.737 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.737 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.737 | 
     | clk__L3_I3/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.737 | 
     | clk__L3_I3/Q          |   ^   | clk__L3_N3 | BU_5VX16  | 0.000 |   0.000 |    0.737 | 
     | Del_Input_reg[2][1]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.000 |   0.000 |    0.737 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.536
  Arrival Time                  3.280
  Slack Time                    0.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.743 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.743 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.743 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.743 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3                             | IN_5VX16  | 0.000 |   0.000 |   -0.743 | 
     | clk__L3_I9/A                                 |   ^   | clk__L2_N3                             | BU_5VX16  | 0.000 |   0.000 |   -0.743 | 
     | clk__L3_I9/Q                                 |   ^   | clk__L3_N9                             | BU_5VX16  | 0.000 |   0.000 |   -0.743 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/C |   ^   | clk__L3_N9                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.743 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/Q |   v   | Z1toZ3_out[2][2][0]                    | DFRQ_5VX1 | 0.496 |   0.496 |   -0.247 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1037/D               |   v   | Z1toZ3_out[2][2][0]                    | AO22_5VX1 | 0.000 |   0.496 |   -0.247 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1037/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1656_n_58 | AO22_5VX1 | 0.323 |   0.819 |    0.076 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2492_n_58/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1656_n_58 | BU_5VX1   | 0.000 |   0.819 |    0.076 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2492_n_58/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2492_n_58 | BU_5VX1   | 0.203 |   1.022 |    0.279 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1656_n_58/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2492_n_58 | BU_5VX0   | 0.000 |   1.022 |    0.279 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1656_n_58/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_58            | BU_5VX0   | 0.276 |   1.298 |    0.555 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1306_n_58/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_58            | DLY2_5VX1 | 0.000 |   1.298 |    0.555 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1306_n_58/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1306_n_58 | DLY2_5VX1 | 1.981 |   3.280 |    2.536 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1306_n_58 | DFRQ_5VX1 | 0.000 |   3.280 |    2.536 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.743 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.743 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.743 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.743 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.743 | 
     | clk__L3_I9/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.743 | 
     | clk__L3_I9/Q                                 |   ^   | clk__L3_N9 | BU_5VX16  | 0.000 |   0.000 |    0.743 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][0]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.000 |   0.000 |    0.743 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Del_Input_reg[2][8]/C 
Endpoint:   Del_Input_reg[2][8]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][8]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.319
  Slack Time                    0.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                              |       |                            |            |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                          |   ^   | clk                        |            |       |   0.000 |   -0.744 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.744 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.744 | 
     | clk__L2_I1/A                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.744 | 
     | clk__L2_I1/Q                 |   ^   | clk__L2_N1                 | IN_5VX16   | 0.000 |   0.000 |   -0.744 | 
     | clk__L3_I3/A                 |   ^   | clk__L2_N1                 | BU_5VX16   | 0.000 |   0.000 |   -0.744 | 
     | clk__L3_I3/Q                 |   ^   | clk__L3_N3                 | BU_5VX16   | 0.000 |   0.000 |   -0.744 | 
     | Del_Input_reg[1][8]/C        |   ^   | clk__L3_N3                 | DFRQ_5VX1  | 0.000 |   0.000 |   -0.744 | 
     | Del_Input_reg[1][8]/Q        |   v   | Del_Input[1][8]            | DFRQ_5VX1  | 0.487 |   0.487 |   -0.257 | 
     | FE_PHC1735_Del_Input_1__8_/A |   v   | Del_Input[1][8]            | BU_5VX2    | 0.000 |   0.487 |   -0.257 | 
     | FE_PHC1735_Del_Input_1__8_/Q |   v   | FE_PHN3715_Del_Input_1__8_ | BU_5VX2    | 0.223 |   0.710 |   -0.033 | 
     | FE_PHC3715_Del_Input_1__8_/A |   v   | FE_PHN3715_Del_Input_1__8_ | BU_5VX1    | 0.000 |   0.710 |   -0.033 | 
     | FE_PHC3715_Del_Input_1__8_/Q |   v   | FE_PHN1735_Del_Input_1__8_ | BU_5VX1    | 0.208 |   0.918 |    0.174 | 
     | FE_PHC726_Del_Input_1__8_/A  |   v   | FE_PHN1735_Del_Input_1__8_ | DLY2_5VX1  | 0.000 |   0.918 |    0.174 | 
     | FE_PHC726_Del_Input_1__8_/Q  |   v   | FE_PHN726_Del_Input_1__8_  | DLY2_5VX1  | 2.027 |   2.945 |    2.201 | 
     | g60/AN                       |   v   | FE_PHN726_Del_Input_1__8_  | NO2I1_5VX1 | 0.001 |   2.946 |    2.202 | 
     | g60/Q                        |   v   | n_242                      | NO2I1_5VX1 | 0.373 |   3.319 |    2.575 | 
     | Del_Input_reg[2][8]/D        |   v   | n_242                      | DFRQ_5VX1  | 0.000 |   3.319 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.744 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.744 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.744 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.744 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.744 | 
     | clk__L3_I7/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.744 | 
     | clk__L3_I7/Q          |   ^   | clk__L3_N7 | BU_5VX16  | 0.000 |   0.000 |    0.744 | 
     | Del_Input_reg[2][8]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.000 |   0.000 |    0.744 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][1]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.574
  Arrival Time                  3.320
  Slack Time                    0.746
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                                     |   ^   | clk                        |            |       |   0.000 |   -0.746 | 
     | clk__L1_I0/A                            |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.746 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.746 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.746 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1                 | IN_5VX16   | 0.000 |   0.000 |   -0.746 | 
     | clk__L3_I2/A                            |   ^   | clk__L2_N1                 | BU_5VX16   | 0.000 |   0.000 |   -0.746 | 
     | clk__L3_I2/Q                            |   ^   | clk__L3_N2                 | BU_5VX16   | 0.000 |   0.000 |   -0.746 | 
     | Del_Input_reg[1][1]/C                   |   ^   | clk__L3_N2                 | DFRQ_5VX1  | 0.000 |   0.000 |   -0.746 | 
     | Del_Input_reg[1][1]/Q                   |   v   | Del_Input[1][1]            | DFRQ_5VX1  | 0.472 |   0.472 |   -0.274 | 
     | FE_PHC1944_Del_Input_1__1_/A            |   v   | Del_Input[1][1]            | BU_5VX2    | 0.000 |   0.472 |   -0.274 | 
     | FE_PHC1944_Del_Input_1__1_/Q            |   v   | FE_PHN3685_Del_Input_1__1_ | BU_5VX2    | 0.197 |   0.669 |   -0.077 | 
     | FE_PHC3685_Del_Input_1__1_/A            |   v   | FE_PHN3685_Del_Input_1__1_ | BU_5VX1    | 0.000 |   0.669 |   -0.077 | 
     | FE_PHC3685_Del_Input_1__1_/Q            |   v   | FE_PHN1944_Del_Input_1__1_ | BU_5VX1    | 0.233 |   0.902 |    0.156 | 
     | FE_PHC728_Del_Input_1__1_/A             |   v   | FE_PHN1944_Del_Input_1__1_ | DLY2_5VX1  | 0.000 |   0.902 |    0.156 | 
     | FE_PHC728_Del_Input_1__1_/Q             |   v   | FE_PHN728_Del_Input_1__1_  | DLY2_5VX1  | 2.029 |   2.931 |    2.185 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1132/AN         |   v   | FE_PHN728_Del_Input_1__1_  | NO2I1_5VX1 | 0.001 |   2.932 |    2.186 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1132/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_9 | NO2I1_5VX1 | 0.388 |   3.320 |    2.574 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][1]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_9 | DFRQ_5VX1  | 0.000 |   3.320 |    2.574 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |    0.746 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.746 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.746 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.746 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.746 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.746 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.746 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][1]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.746 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.537
  Arrival Time                  3.283
  Slack Time                    0.746
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.746 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.746 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.746 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.746 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3                             | IN_5VX16  | 0.000 |   0.000 |   -0.746 | 
     | clk__L3_I8/A                                 |   ^   | clk__L2_N3                             | BU_5VX16  | 0.000 |   0.000 |   -0.746 | 
     | clk__L3_I8/Q                                 |   ^   | clk__L3_N8                             | BU_5VX16  | 0.000 |   0.000 |   -0.746 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/C |   ^   | clk__L3_N8                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.746 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/Q |   v   | Z1toZ3_out[2][2][7]                    | DFRQ_5VX1 | 0.498 |   0.498 |   -0.248 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1044/D               |   v   | Z1toZ3_out[2][2][7]                    | AO22_5VX1 | 0.000 |   0.498 |   -0.248 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1044/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_51            | AO22_5VX1 | 0.396 |   0.894 |    0.148 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1966_n_51/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_51            | BU_5VX0   | 0.000 |   0.894 |    0.148 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1966_n_51/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1966_n_51 | BU_5VX0   | 0.261 |   1.155 |    0.409 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2390_n_51/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1966_n_51 | BU_5VX1   | 0.000 |   1.155 |    0.409 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2390_n_51/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2390_n_51 | BU_5VX1   | 0.221 |   1.376 |    0.630 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1303_n_51/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2390_n_51 | DLY2_5VX1 | 0.000 |   1.376 |    0.630 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1303_n_51/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1303_n_51 | DLY2_5VX1 | 1.907 |   3.283 |    2.537 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1303_n_51 | DFRQ_5VX1 | 0.000 |   3.283 |    2.537 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.746 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.746 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.746 | 
     | clk__L2_I3/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.746 | 
     | clk__L2_I3/Q                                 |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |    0.746 | 
     | clk__L3_I8/A                                 |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |    0.746 | 
     | clk__L3_I8/Q                                 |   ^   | clk__L3_N8 | BU_5VX16  | 0.000 |   0.000 |    0.746 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[2][7]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.000 |   0.000 |    0.746 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][8]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][8]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][8]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.324
  Slack Time                    0.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                                     |   ^   | clk                        |            |       |   0.000 |   -0.749 | 
     | clk__L1_I0/A                            |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.749 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.749 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.749 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1                 | IN_5VX16   | 0.000 |   0.000 |   -0.749 | 
     | clk__L3_I3/A                            |   ^   | clk__L2_N1                 | BU_5VX16   | 0.000 |   0.000 |   -0.749 | 
     | clk__L3_I3/Q                            |   ^   | clk__L3_N3                 | BU_5VX16   | 0.000 |   0.000 |   -0.749 | 
     | Del_Input_reg[1][8]/C                   |   ^   | clk__L3_N3                 | DFRQ_5VX1  | 0.000 |   0.000 |   -0.749 | 
     | Del_Input_reg[1][8]/Q                   |   v   | Del_Input[1][8]            | DFRQ_5VX1  | 0.487 |   0.487 |   -0.262 | 
     | FE_PHC1735_Del_Input_1__8_/A            |   v   | Del_Input[1][8]            | BU_5VX2    | 0.000 |   0.487 |   -0.262 | 
     | FE_PHC1735_Del_Input_1__8_/Q            |   v   | FE_PHN3715_Del_Input_1__8_ | BU_5VX2    | 0.223 |   0.710 |   -0.039 | 
     | FE_PHC3715_Del_Input_1__8_/A            |   v   | FE_PHN3715_Del_Input_1__8_ | BU_5VX1    | 0.000 |   0.710 |   -0.039 | 
     | FE_PHC3715_Del_Input_1__8_/Q            |   v   | FE_PHN1735_Del_Input_1__8_ | BU_5VX1    | 0.208 |   0.918 |    0.169 | 
     | FE_PHC726_Del_Input_1__8_/A             |   v   | FE_PHN1735_Del_Input_1__8_ | DLY2_5VX1  | 0.000 |   0.918 |    0.169 | 
     | FE_PHC726_Del_Input_1__8_/Q             |   v   | FE_PHN726_Del_Input_1__8_  | DLY2_5VX1  | 2.027 |   2.945 |    2.196 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1136/AN         |   v   | FE_PHN726_Del_Input_1__8_  | NO2I1_5VX1 | 0.002 |   2.947 |    2.197 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1136/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_4 | NO2I1_5VX1 | 0.378 |   3.324 |    2.575 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][8]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_4 | DFRQ_5VX1  | 0.000 |   3.324 |    2.575 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |    0.749 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.749 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.749 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.749 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.749 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.749 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.749 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][8]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.749 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][3]/Q                   (v) triggered by  leading 
edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.329
  Slack Time                    0.754
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | clk                                     |   ^   | clk                         |            |       |   0.000 |   -0.754 | 
     | clk__L1_I0/A                            |   ^   | clk                         | IN_5VX16   | 0.000 |   0.000 |   -0.754 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.754 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0                  | IN_5VX16   | 0.000 |   0.000 |   -0.754 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1                  | IN_5VX16   | 0.000 |   0.000 |   -0.754 | 
     | clk__L3_I1/A                            |   ^   | clk__L2_N1                  | BU_5VX16   | 0.000 |   0.000 |   -0.754 | 
     | clk__L3_I1/Q                            |   ^   | clk__L3_N1                  | BU_5VX16   | 0.000 |   0.000 |   -0.754 | 
     | Del_Input_reg[1][3]/C                   |   ^   | clk__L3_N1                  | DFRQ_5VX1  | 0.000 |   0.000 |   -0.754 | 
     | Del_Input_reg[1][3]/Q                   |   v   | Del_Input[1][3]             | DFRQ_5VX1  | 0.472 |   0.472 |   -0.283 | 
     | FE_PHC1781_Del_Input_1__3_/A            |   v   | Del_Input[1][3]             | BU_5VX2    | 0.000 |   0.472 |   -0.283 | 
     | FE_PHC1781_Del_Input_1__3_/Q            |   v   | FE_PHN3708_Del_Input_1__3_  | BU_5VX2    | 0.207 |   0.679 |   -0.076 | 
     | FE_PHC3708_Del_Input_1__3_/A            |   v   | FE_PHN3708_Del_Input_1__3_  | BU_5VX1    | 0.000 |   0.679 |   -0.076 | 
     | FE_PHC3708_Del_Input_1__3_/Q            |   v   | FE_PHN1781_Del_Input_1__3_  | BU_5VX1    | 0.206 |   0.885 |    0.131 | 
     | FE_PHC729_Del_Input_1__3_/A             |   v   | FE_PHN1781_Del_Input_1__3_  | DLY2_5VX1  | 0.000 |   0.885 |    0.131 | 
     | FE_PHC729_Del_Input_1__3_/Q             |   v   | FE_PHN729_Del_Input_1__3_   | DLY2_5VX1  | 2.074 |   2.959 |    2.205 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1129/AN         |   v   | FE_PHN729_Del_Input_1__3_   | NO2I1_5VX1 | 0.001 |   2.961 |    2.207 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1129/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_12 | NO2I1_5VX1 | 0.368 |   3.329 |    2.575 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][3]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_12 | DFRQ_5VX1  | 0.000 |   3.329 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |    0.754 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.754 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.754 | 
     | clk__L2_I2/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.754 | 
     | clk__L2_I2/Q                            |   ^   | clk__L2_N2 | IN_5VX16  | 0.000 |   0.000 |    0.754 | 
     | clk__L3_I5/A                            |   ^   | clk__L2_N2 | BU_5VX16  | 0.000 |   0.000 |    0.754 | 
     | clk__L3_I5/Q                            |   ^   | clk__L3_N5 | BU_5VX16  | 0.000 |   0.000 |    0.754 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][3]/C |   ^   | clk__L3_N5 | DFRQ_5VX1 | 0.000 |   0.000 |    0.754 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Del_Input_reg[2][3]/C 
Endpoint:   Del_Input_reg[2][3]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][3]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.574
  Arrival Time                  3.331
  Slack Time                    0.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                              |       |                            |            |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                          |   ^   | clk                        |            |       |   0.000 |   -0.757 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.757 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.757 | 
     | clk__L2_I1/A                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.757 | 
     | clk__L2_I1/Q                 |   ^   | clk__L2_N1                 | IN_5VX16   | 0.000 |   0.000 |   -0.757 | 
     | clk__L3_I1/A                 |   ^   | clk__L2_N1                 | BU_5VX16   | 0.000 |   0.000 |   -0.757 | 
     | clk__L3_I1/Q                 |   ^   | clk__L3_N1                 | BU_5VX16   | 0.000 |   0.000 |   -0.757 | 
     | Del_Input_reg[1][3]/C        |   ^   | clk__L3_N1                 | DFRQ_5VX1  | 0.000 |   0.000 |   -0.757 | 
     | Del_Input_reg[1][3]/Q        |   v   | Del_Input[1][3]            | DFRQ_5VX1  | 0.472 |   0.472 |   -0.285 | 
     | FE_PHC1781_Del_Input_1__3_/A |   v   | Del_Input[1][3]            | BU_5VX2    | 0.000 |   0.472 |   -0.285 | 
     | FE_PHC1781_Del_Input_1__3_/Q |   v   | FE_PHN3708_Del_Input_1__3_ | BU_5VX2    | 0.207 |   0.679 |   -0.078 | 
     | FE_PHC3708_Del_Input_1__3_/A |   v   | FE_PHN3708_Del_Input_1__3_ | BU_5VX1    | 0.000 |   0.679 |   -0.078 | 
     | FE_PHC3708_Del_Input_1__3_/Q |   v   | FE_PHN1781_Del_Input_1__3_ | BU_5VX1    | 0.206 |   0.885 |    0.128 | 
     | FE_PHC729_Del_Input_1__3_/A  |   v   | FE_PHN1781_Del_Input_1__3_ | DLY2_5VX1  | 0.000 |   0.885 |    0.128 | 
     | FE_PHC729_Del_Input_1__3_/Q  |   v   | FE_PHN729_Del_Input_1__3_  | DLY2_5VX1  | 2.074 |   2.960 |    2.203 | 
     | g100/AN                      |   v   | FE_PHN729_Del_Input_1__3_  | NO2I1_5VX1 | 0.000 |   2.960 |    2.203 | 
     | g100/Q                       |   v   | n_202                      | NO2I1_5VX1 | 0.371 |   3.331 |    2.574 | 
     | Del_Input_reg[2][3]/D        |   v   | n_202                      | DFRQ_5VX1  | 0.000 |   3.331 |    2.574 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.757 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.757 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.757 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.757 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.757 | 
     | clk__L3_I2/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.757 | 
     | clk__L3_I2/Q          |   ^   | clk__L3_N2 | BU_5VX16  | 0.000 |   0.000 |    0.757 | 
     | Del_Input_reg[2][3]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.000 |   0.000 |    0.757 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/D (v) checked with  
leading edge of 'clk_obj'
Beginpoint: u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/Q (v) triggered by  
leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.537
  Arrival Time                  3.302
  Slack Time                    0.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                        |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                    |           |       |   0.000 |   -0.764 | 
     | clk__L1_I0/A                                 |   ^   | clk                                    | IN_5VX16  | 0.000 |   0.000 |   -0.764 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.764 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0                             | IN_5VX16  | 0.000 |   0.000 |   -0.764 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1                             | IN_5VX16  | 0.000 |   0.000 |   -0.764 | 
     | clk__L3_I3/A                                 |   ^   | clk__L2_N1                             | BU_5VX16  | 0.000 |   0.000 |   -0.764 | 
     | clk__L3_I3/Q                                 |   ^   | clk__L3_N3                             | BU_5VX16  | 0.000 |   0.000 |   -0.764 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/C |   ^   | clk__L3_N3                             | DFRQ_5VX1 | 0.000 |   0.000 |   -0.764 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/Q |   v   | Z1toZ3_out[2][0][3]                    | DFRQ_5VX1 | 0.481 |   0.481 |   -0.283 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1085/D               |   v   | Z1toZ3_out[2][0][3]                    | AO22_5VX1 | 0.000 |   0.481 |   -0.283 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1085/Q               |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_43            | AO22_5VX1 | 0.423 |   0.904 |    0.139 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1794_n_43/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_43            | BU_5VX0   | 0.000 |   0.904 |    0.139 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1794_n_43/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1794_n_43 | BU_5VX0   | 0.258 |   1.162 |    0.398 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2465_n_43/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1794_n_43 | BU_5VX1   | 0.000 |   1.162 |    0.398 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC2465_n_43/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2465_n_43 | BU_5VX1   | 0.237 |   1.399 |    0.635 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1272_n_43/A     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN2465_n_43 | DLY2_5VX1 | 0.000 |   1.399 |    0.635 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHC1272_n_43/Q     |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1272_n_43 | DLY2_5VX1 | 1.903 |   3.302 |    2.537 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/FE_PHN1272_n_43 | DFRQ_5VX1 | 0.000 |   3.302 |    2.537 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                              |       |            |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk        |           |       |   0.000 |    0.764 | 
     | clk__L1_I0/A                                 |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.764 | 
     | clk__L1_I0/Q                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.764 | 
     | clk__L2_I1/A                                 |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.764 | 
     | clk__L2_I1/Q                                 |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.764 | 
     | clk__L3_I3/A                                 |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.764 | 
     | clk__L3_I3/Q                                 |   ^   | clk__L3_N3 | BU_5VX16  | 0.000 |   0.000 |    0.764 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_div3_reg[0][3]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.000 |   0.000 |    0.764 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Del_Input_reg[2][4]/C 
Endpoint:   Del_Input_reg[2][4]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: Del_Input_reg[1][4]/Q (v) triggered by  leading edge of 'clk_obj'
Path Groups: {reg2reg}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                  3.340
  Slack Time                    0.765
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                              |       |                            |            |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | clk                          |   ^   | clk                        |            |       |   0.000 |   -0.765 | 
     | clk__L1_I0/A                 |   ^   | clk                        | IN_5VX16   | 0.000 |   0.000 |   -0.765 | 
     | clk__L1_I0/Q                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.765 | 
     | clk__L2_I1/A                 |   v   | clk__L1_N0                 | IN_5VX16   | 0.000 |   0.000 |   -0.765 | 
     | clk__L2_I1/Q                 |   ^   | clk__L2_N1                 | IN_5VX16   | 0.000 |   0.000 |   -0.765 | 
     | clk__L3_I1/A                 |   ^   | clk__L2_N1                 | BU_5VX16   | 0.000 |   0.000 |   -0.765 | 
     | clk__L3_I1/Q                 |   ^   | clk__L3_N1                 | BU_5VX16   | 0.000 |   0.000 |   -0.765 | 
     | Del_Input_reg[1][4]/C        |   ^   | clk__L3_N1                 | DFRQ_5VX1  | 0.000 |   0.000 |   -0.765 | 
     | Del_Input_reg[1][4]/Q        |   v   | Del_Input[1][4]            | DFRQ_5VX1  | 0.476 |   0.476 |   -0.289 | 
     | FE_PHC1926_Del_Input_1__4_/A |   v   | Del_Input[1][4]            | BU_5VX2    | 0.000 |   0.476 |   -0.289 | 
     | FE_PHC1926_Del_Input_1__4_/Q |   v   | FE_PHN1926_Del_Input_1__4_ | BU_5VX2    | 0.229 |   0.705 |   -0.060 | 
     | FE_PHC3689_Del_Input_1__4_/A |   v   | FE_PHN1926_Del_Input_1__4_ | BU_5VX1    | 0.000 |   0.705 |   -0.060 | 
     | FE_PHC3689_Del_Input_1__4_/Q |   v   | FE_PHN3689_Del_Input_1__4_ | BU_5VX1    | 0.234 |   0.939 |    0.174 | 
     | FE_PHC733_Del_Input_1__4_/A  |   v   | FE_PHN3689_Del_Input_1__4_ | DLY2_5VX1  | 0.000 |   0.939 |    0.174 | 
     | FE_PHC733_Del_Input_1__4_/Q  |   v   | FE_PHN733_Del_Input_1__4_  | DLY2_5VX1  | 2.029 |   2.968 |    2.203 | 
     | g97/AN                       |   v   | FE_PHN733_Del_Input_1__4_  | NO2I1_5VX1 | 0.000 |   2.968 |    2.203 | 
     | g97/Q                        |   v   | n_205                      | NO2I1_5VX1 | 0.372 |   3.340 |    2.575 | 
     | Del_Input_reg[2][4]/D        |   v   | n_205                      | DFRQ_5VX1  | 0.000 |   3.340 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |    0.765 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |    0.765 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.765 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |    0.765 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |    0.765 | 
     | clk__L3_I3/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |    0.765 | 
     | clk__L3_I3/Q          |   ^   | clk__L3_N3 | BU_5VX16  | 0.000 |   0.000 |    0.765 | 
     | Del_Input_reg[2][4]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.000 |   0.000 |    0.765 | 
     +-------------------------------------------------------------------------------------+ 

