{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733975809738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733975809747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 11:56:49 2024 " "Processing started: Thu Dec 12 11:56:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733975809747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733975809747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off thunderbird -c thunderbird " "Command: quartus_map --read_settings_files=on --write_settings_files=off thunderbird -c thunderbird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733975809747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733975810138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733975810138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "D:/quartus/laboratory_activities/lab9/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733975818436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733975818436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thunderbird.v 1 1 " "Found 1 design units, including 1 entities, in source file thunderbird.v" { { "Info" "ISGN_ENTITY_NAME" "1 thunderbird " "Found entity 1: thunderbird" {  } { { "thunderbird.v" "" { Text "D:/quartus/laboratory_activities/lab9/thunderbird.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733975818438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733975818438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Clk clk thunderbird_wrapper.v(2) " "Verilog HDL Declaration information at thunderbird_wrapper.v(2): object \"Clk\" differs only in case from object \"clk\" in the same scope" {  } { { "thunderbird_wrapper.v" "" { Text "D:/quartus/laboratory_activities/lab9/thunderbird_wrapper.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733975818441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thunderbird_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file thunderbird_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 thunderbird_wrapper " "Found entity 1: thunderbird_wrapper" {  } { { "thunderbird_wrapper.v" "" { Text "D:/quartus/laboratory_activities/lab9/thunderbird_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733975818441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733975818441 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "thunderbird thunderbird.v(1) " "Verilog HDL error at thunderbird.v(1): module \"thunderbird\" cannot be declared more than once" {  } { { "thunderbird.v" "" { Text "D:/quartus/laboratory_activities/lab9/thunderbird.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1733975818443 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "thunderbird thunderbird.v(1) " "HDL info at thunderbird.v(1): see declaration for object \"thunderbird\"" {  } { { "thunderbird.v" "" { Text "D:/quartus/laboratory_activities/lab9/thunderbird.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733975818443 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "thunderbird_tb thunderbird_tb.v(3) " "Ignored design unit \"thunderbird_tb\" at thunderbird_tb.v(3) due to previous errors" {  } { { "thunderbird_tb.v" "" { Text "D:/quartus/laboratory_activities/lab9/thunderbird_tb.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1733975818443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thunderbird_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file thunderbird_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733975818443 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus/laboratory_activities/lab9/output_files/thunderbird.map.smsg " "Generated suppressed messages file D:/quartus/laboratory_activities/lab9/output_files/thunderbird.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733975818466 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733975818508 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 12 11:56:58 2024 " "Processing ended: Thu Dec 12 11:56:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733975818508 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733975818508 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733975818508 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733975818508 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733975819164 ""}
