#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Mar 23 15:37:53 2018
# Process ID: 8424
# Current directory: C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.runs/impl_1
# Command line: vivado.exe -log wavetablebd_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source wavetablebd_wrapper.tcl -notrace
# Log file: C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.runs/impl_1/wavetablebd_wrapper.vdi
# Journal file: C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source wavetablebd_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx2/Vivado/2015.4/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_wavetable_0_1/src/Basys3_Master-1.xdc] for cell 'wavetablebd_i/wavetable_0/inst'
Finished Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_wavetable_0_1/src/Basys3_Master-1.xdc] for cell 'wavetablebd_i/wavetable_0/inst'
Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_pwm_0_0/src/Basys3_Master-1.xdc] for cell 'wavetablebd_i/pwm_0/inst'
Finished Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_pwm_0_0/src/Basys3_Master-1.xdc] for cell 'wavetablebd_i/pwm_0/inst'
Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0_board.xdc] for cell 'wavetablebd_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0_board.xdc] for cell 'wavetablebd_i/clk_wiz_0/inst'
Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0.xdc] for cell 'wavetablebd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 914.996 ; gain = 463.973
Finished Parsing XDC File [c:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/sources_1/bd/wavetablebd/ip/wavetablebd_clk_wiz_0_0/wavetablebd_clk_wiz_0_0.xdc] for cell 'wavetablebd_i/clk_wiz_0/inst'
Parsing XDC File [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc]
WARNING: [Vivado 12-584] No ports matched 'sout'. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sout'. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gain'. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gain'. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'shutdown_l'. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'shutdown_l'. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.srcs/constrs_1/imports/Lab4/Basys3_Master-1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 914.996 ; gain = 709.410
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 914.996 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 2d2085bff

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a2e8174d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 920.691 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1a2e8174d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 920.691 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 386 unconnected nets.
INFO: [Opt 31-140] Inserted 18 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 397 unconnected cells.
Phase 3 Sweep | Checksum: 15833ccac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.661 . Memory (MB): peak = 920.691 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 920.691 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15833ccac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.661 . Memory (MB): peak = 920.691 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15833ccac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 920.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 10 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 920.691 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.runs/impl_1/wavetablebd_wrapper_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 920.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 920.691 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 914da9da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 920.691 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 914da9da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 920.691 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 914da9da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 920.691 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 914da9da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 920.691 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d7eb5e70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 920.691 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1185a5f8e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 920.691 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 19c902b66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 920.691 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 19c902b66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 920.691 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 19c902b66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 920.691 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19c902b66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 920.691 ; gain = 0.000

Phase 2 Final Placement Cleanup
Phase 2 Final Placement Cleanup | Checksum: 19c902b66

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 920.691 ; gain = 0.000
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: d7eb5e70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 920.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 10 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 920.691 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 920.691 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 920.691 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 920.691 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 914da9da ConstDB: 0 ShapeSum: 469db496 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9dea09ce

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1017.184 ; gain = 96.492

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9dea09ce

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1019.922 ; gain = 99.230

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 9dea09ce

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1026.980 ; gain = 106.289

Phase 2.3 Timing Verification

Phase 2.3.1 Update Timing
Phase 2.3.1 Update Timing | Checksum: 9dea09ce

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1028.270 ; gain = 107.578
Phase 2.3 Timing Verification | Checksum: 9dea09ce

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1028.270 ; gain = 107.578
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.4 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.4 Route finalize | Checksum: 9dea09ce

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1028.270 ; gain = 107.578

Phase 2.5 Verifying routed nets

 Verification completed successfully
Phase 2.5 Verifying routed nets | Checksum: 9dea09ce

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.445 ; gain = 108.754

Phase 2.6 Depositing Routes
Phase 2.6 Depositing Routes | Checksum: 9dea09ce

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.445 ; gain = 108.754
Phase 2 Router Initialization | Checksum: 9dea09ce

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.445 ; gain = 108.754

Phase 3 Post Router Timing
Phase 3 Post Router Timing | Checksum: 9dea09ce

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.445 ; gain = 108.754
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.445 ; gain = 108.754

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 10 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1029.445 ; gain = 108.754
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1029.445 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/XilinxWorking/Lab5/2_3_wavetable_test/2_3_wavetable_test.runs/impl_1/wavetablebd_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Mar 23 15:39:05 2018...
