#![no_std]
#![allow(non_camel_case_types, non_snake_case, non_upper_case_globals)]
#[repr(i32)]
pub enum IRQn_Type {
    NonMaskableInt_IRQn = -14,
    HardFault_IRQn = -13,
    MemoryManagement_IRQn = -12,
    BusFault_IRQn = -11,
    UsageFault_IRQn = -10,
    SVCall_IRQn = -5,
    DebugMonitor_IRQn = -4,
    PendSV_IRQn = -2,
    SysTick_IRQn = -1,
    WWDG_IRQn = 0,
    PVD_IRQn = 1,
    TAMPER_IRQn = 2,
    RTC_IRQn = 3,
    FLASH_IRQn = 4,
    RCC_IRQn = 5,
    EXTI0_IRQn = 6,
    EXTI1_IRQn = 7,
    EXTI2_IRQn = 8,
    EXTI3_IRQn = 9,
    EXTI4_IRQn = 10,
    DMA1_Channel1_IRQn = 11,
    DMA1_Channel2_IRQn = 12,
    DMA1_Channel3_IRQn = 13,
    DMA1_Channel4_IRQn = 14,
    DMA1_Channel5_IRQn = 15,
    DMA1_Channel6_IRQn = 16,
    DMA1_Channel7_IRQn = 17,
    ADC1_2_IRQn = 18,
    USB_HP_CAN1_TX_IRQn = 19,
    USB_LP_CAN1_RX0_IRQn = 20,
    CAN1_RX1_IRQn = 21,
    CAN1_SCE_IRQn = 22,
    EXTI9_5_IRQn = 23,
    TIM1_BRK_IRQn = 24,
    TIM1_UP_IRQn = 25,
    TIM1_TRG_COM_IRQn = 26,
    TIM1_CC_IRQn = 27,
    TIM2_IRQn = 28,
    TIM3_IRQn = 29,
    TIM4_IRQn = 30,
    I2C1_EV_IRQn = 31,
    I2C1_ER_IRQn = 32,
    I2C2_EV_IRQn = 33,
    I2C2_ER_IRQn = 34,
    SPI1_IRQn = 35,
    SPI2_IRQn = 36,
    USART1_IRQn = 37,
    USART2_IRQn = 38,
    USART3_IRQn = 39,
    EXTI15_10_IRQn = 40,
    RTC_Alarm_IRQn = 41,
    USBWakeUp_IRQn = 42,
    TIM8_BRK_IRQn = 43,
    TIM8_UP_IRQn = 44,
    TIM8_TRG_COM_IRQn = 45,
    TIM8_CC_IRQn = 46,
    ADC3_IRQn = 47,
    FSMC_IRQn = 48,
    SDIO_IRQn = 49,
    TIM5_IRQn = 50,
    SPI3_IRQn = 51,
    UART4_IRQn = 52,
    UART5_IRQn = 53,
    TIM6_IRQn = 54,
    TIM7_IRQn = 55,
    DMA2_Channel1_IRQn = 56,
    DMA2_Channel2_IRQn = 57,
    DMA2_Channel3_IRQn = 58,
    DMA2_Channel4_5_IRQn = 59,
}
#[repr(C)]
pub struct ADC_TypeDef {
    pub SR: u32,
    pub CR1: u32,
    pub CR2: u32,
    pub SMPR1: u32,
    pub SMPR2: u32,
    pub JOFR1: u32,
    pub JOFR2: u32,
    pub JOFR3: u32,
    pub JOFR4: u32,
    pub HTR: u32,
    pub LTR: u32,
    pub SQR1: u32,
    pub SQR2: u32,
    pub SQR3: u32,
    pub JSQR: u32,
    pub JDR1: u32,
    pub JDR2: u32,
    pub JDR3: u32,
    pub JDR4: u32,
    pub DR: u32,
}
#[repr(C)]
pub struct ADC_Common_TypeDef {
    pub SR: u32,
    pub CR1: u32,
    pub CR2: u32,
    pub RESERVED: [u32; 16],
    pub DR: u32,
}
#[repr(C)]
pub struct BKP_TypeDef {
    pub RESERVED0: u32,
    pub DR1: u32,
    pub DR2: u32,
    pub DR3: u32,
    pub DR4: u32,
    pub DR5: u32,
    pub DR6: u32,
    pub DR7: u32,
    pub DR8: u32,
    pub DR9: u32,
    pub DR10: u32,
    pub RTCCR: u32,
    pub CR: u32,
    pub CSR: u32,
    pub RESERVED13: [u32; 2],
    pub DR11: u32,
    pub DR12: u32,
    pub DR13: u32,
    pub DR14: u32,
    pub DR15: u32,
    pub DR16: u32,
    pub DR17: u32,
    pub DR18: u32,
    pub DR19: u32,
    pub DR20: u32,
    pub DR21: u32,
    pub DR22: u32,
    pub DR23: u32,
    pub DR24: u32,
    pub DR25: u32,
    pub DR26: u32,
    pub DR27: u32,
    pub DR28: u32,
    pub DR29: u32,
    pub DR30: u32,
    pub DR31: u32,
    pub DR32: u32,
    pub DR33: u32,
    pub DR34: u32,
    pub DR35: u32,
    pub DR36: u32,
    pub DR37: u32,
    pub DR38: u32,
    pub DR39: u32,
    pub DR40: u32,
    pub DR41: u32,
    pub DR42: u32,
}
#[repr(C)]
pub struct CAN_TxMailBox_TypeDef {
    pub TIR: u32,
    pub TDTR: u32,
    pub TDLR: u32,
    pub TDHR: u32,
}
#[repr(C)]
pub struct CAN_FIFOMailBox_TypeDef {
    pub RIR: u32,
    pub RDTR: u32,
    pub RDLR: u32,
    pub RDHR: u32,
}
#[repr(C)]
pub struct CAN_FilterRegister_TypeDef {
    pub FR1: u32,
    pub FR2: u32,
}
#[repr(C)]
pub struct CAN_TypeDef {
    pub MCR: u32,
    pub MSR: u32,
    pub TSR: u32,
    pub RF0R: u32,
    pub RF1R: u32,
    pub IER: u32,
    pub ESR: u32,
    pub BTR: u32,
    pub RESERVED0: [u32; 88],
    pub sTxMailBox: [u32; 3],
    pub sFIFOMailBox: [u32; 2],
    pub RESERVED1: [u32; 12],
    pub FMR: u32,
    pub FM1R: u32,
    pub RESERVED2: u32,
    pub FS1R: u32,
    pub RESERVED3: u32,
    pub FFA1R: u32,
    pub RESERVED4: u32,
    pub FA1R: u32,
    pub RESERVED5: [u32; 8],
    pub sFilterRegister: [u32; 14],
}
#[repr(C)]
pub struct CRC_TypeDef {
    pub DR: u32,
    pub IDR: u32,
    pub RESERVED0: u32,
    pub RESERVED1: u32,
    pub CR: u32,
}
#[repr(C)]
pub struct DAC_TypeDef {
    pub CR: u32,
    pub SWTRIGR: u32,
    pub DHR12R1: u32,
    pub DHR12L1: u32,
    pub DHR8R1: u32,
    pub DHR12R2: u32,
    pub DHR12L2: u32,
    pub DHR8R2: u32,
    pub DHR12RD: u32,
    pub DHR12LD: u32,
    pub DHR8RD: u32,
    pub DOR1: u32,
    pub DOR2: u32,
}
#[repr(C)]
pub struct DBGMCU_TypeDef {
    pub IDCODE: u32,
    pub CR: u32,
}
#[repr(C)]
pub struct DMA_Channel_TypeDef {
    pub CCR: u32,
    pub CNDTR: u32,
    pub CPAR: u32,
    pub CMAR: u32,
}
#[repr(C)]
pub struct DMA_TypeDef {
    pub ISR: u32,
    pub IFCR: u32,
}
#[repr(C)]
pub struct EXTI_TypeDef {
    pub IMR: u32,
    pub EMR: u32,
    pub RTSR: u32,
    pub FTSR: u32,
    pub SWIER: u32,
    pub PR: u32,
}
#[repr(C)]
pub struct FLASH_TypeDef {
    pub ACR: u32,
    pub KEYR: u32,
    pub OPTKEYR: u32,
    pub SR: u32,
    pub CR: u32,
    pub AR: u32,
    pub RESERVED: u32,
    pub OBR: u32,
    pub WRPR: u32,
}
#[repr(C)]
pub struct OB_TypeDef {
    pub RDP: u32,
    pub USER: u32,
    pub Data0: u32,
    pub Data1: u32,
    pub WRP0: u32,
    pub WRP1: u32,
    pub WRP2: u32,
    pub WRP3: u32,
}
#[repr(C)]
pub struct FSMC_Bank1_TypeDef {
    pub BTCR: [u32; 8],
}
#[repr(C)]
pub struct FSMC_Bank1E_TypeDef {
    pub BWTR: [u32; 7],
}
#[repr(C)]
pub struct FSMC_Bank2_3_TypeDef {
    pub PCR2: u32,
    pub SR2: u32,
    pub PMEM2: u32,
    pub PATT2: u32,
    pub RESERVED0: u32,
    pub ECCR2: u32,
    pub RESERVED1: u32,
    pub RESERVED2: u32,
    pub PCR3: u32,
    pub SR3: u32,
    pub PMEM3: u32,
    pub PATT3: u32,
    pub RESERVED3: u32,
    pub ECCR3: u32,
}
#[repr(C)]
pub struct FSMC_Bank4_TypeDef {
    pub PCR4: u32,
    pub SR4: u32,
    pub PMEM4: u32,
    pub PATT4: u32,
    pub PIO4: u32,
}
#[repr(C)]
pub struct GPIO_TypeDef {
    pub CRL: u32,
    pub CRH: u32,
    pub IDR: u32,
    pub ODR: u32,
    pub BSRR: u32,
    pub BRR: u32,
    pub LCKR: u32,
}
#[repr(C)]
pub struct AFIO_TypeDef {
    pub EVCR: u32,
    pub MAPR: u32,
    pub EXTICR: [u32; 4],
    pub RESERVED0: u32,
    pub MAPR2: u32,
}
#[repr(C)]
pub struct I2C_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub OAR1: u32,
    pub OAR2: u32,
    pub DR: u32,
    pub SR1: u32,
    pub SR2: u32,
    pub CCR: u32,
    pub TRISE: u32,
}
#[repr(C)]
pub struct IWDG_TypeDef {
    pub KR: u32,
    pub PR: u32,
    pub RLR: u32,
    pub SR: u32,
}
#[repr(C)]
pub struct PWR_TypeDef {
    pub CR: u32,
    pub CSR: u32,
}
#[repr(C)]
pub struct RCC_TypeDef {
    pub CR: u32,
    pub CFGR: u32,
    pub CIR: u32,
    pub APB2RSTR: u32,
    pub APB1RSTR: u32,
    pub AHBENR: u32,
    pub APB2ENR: u32,
    pub APB1ENR: u32,
    pub BDCR: u32,
    pub CSR: u32,
}
#[repr(C)]
pub struct RTC_TypeDef {
    pub CRH: u32,
    pub CRL: u32,
    pub PRLH: u32,
    pub PRLL: u32,
    pub DIVH: u32,
    pub DIVL: u32,
    pub CNTH: u32,
    pub CNTL: u32,
    pub ALRH: u32,
    pub ALRL: u32,
}
#[repr(C)]
pub struct SDIO_TypeDef {
    pub POWER: u32,
    pub CLKCR: u32,
    pub ARG: u32,
    pub CMD: u32,
    pub RESPCMD: u32,
    pub RESP1: u32,
    pub RESP2: u32,
    pub RESP3: u32,
    pub RESP4: u32,
    pub DTIMER: u32,
    pub DLEN: u32,
    pub DCTRL: u32,
    pub DCOUNT: u32,
    pub STA: u32,
    pub ICR: u32,
    pub MASK: u32,
    pub RESERVED0: [u32; 2],
    pub FIFOCNT: u32,
    pub RESERVED1: [u32; 13],
    pub FIFO: u32,
}
#[repr(C)]
pub struct SPI_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub SR: u32,
    pub DR: u32,
    pub CRCPR: u32,
    pub RXCRCR: u32,
    pub TXCRCR: u32,
    pub I2SCFGR: u32,
    pub I2SPR: u32,
}
#[repr(C)]
pub struct TIM_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub SMCR: u32,
    pub DIER: u32,
    pub SR: u32,
    pub EGR: u32,
    pub CCMR1: u32,
    pub CCMR2: u32,
    pub CCER: u32,
    pub CNT: u32,
    pub PSC: u32,
    pub ARR: u32,
    pub RCR: u32,
    pub CCR1: u32,
    pub CCR2: u32,
    pub CCR3: u32,
    pub CCR4: u32,
    pub BDTR: u32,
    pub DCR: u32,
    pub DMAR: u32,
    pub OR: u32,
}
#[repr(C)]
pub struct USART_TypeDef {
    pub SR: u32,
    pub DR: u32,
    pub BRR: u32,
    pub CR1: u32,
    pub CR2: u32,
    pub CR3: u32,
    pub GTPR: u32,
}
#[repr(C)]
pub struct USB_TypeDef {
    pub EP0R: u32,
    pub RESERVED0: u32,
    pub EP1R: u32,
    pub RESERVED1: u32,
    pub EP2R: u32,
    pub RESERVED2: u32,
    pub EP3R: u32,
    pub RESERVED3: u32,
    pub EP4R: u32,
    pub RESERVED4: u32,
    pub EP5R: u32,
    pub RESERVED5: u32,
    pub EP6R: u32,
    pub RESERVED6: u32,
    pub EP7R: u32,
    pub RESERVED7: [u32; 17],
    pub CNTR: u32,
    pub RESERVED8: u32,
    pub ISTR: u32,
    pub RESERVED9: u32,
    pub FNR: u32,
    pub RESERVEDA: u32,
    pub DADDR: u32,
    pub RESERVEDB: u32,
    pub BTABLE: u32,
    pub RESERVEDC: u32,
}
#[repr(C)]
pub struct WWDG_TypeDef {
    pub CR: u32,
    pub CFR: u32,
    pub SR: u32,
}
pub const __CM3_REV: u32 = 0x0200;
pub const __MPU_PRESENT: u32 = 0;
pub const __NVIC_PRIO_BITS: u32 = 4;
pub const __Vendor_SysTickConfig: u32 = 0;
pub const FLASH_BASE: u32 = 0x08000000;
pub const FLASH_BANK1_END: u32 = 0x0807FFFF;
pub const SRAM_BASE: u32 = 0x20000000;
pub const PERIPH_BASE: u32 = 0x40000000;
pub const SRAM_BB_BASE: u32 = 0x22000000;
pub const PERIPH_BB_BASE: u32 = 0x42000000;
pub const FSMC_BASE: u32 = 0x60000000;
pub const FSMC_R_BASE: u32 = 0xA0000000;
pub const APB1PERIPH_BASE: u32 = PERIPH_BASE;
pub const APB2PERIPH_BASE: u32 = PERIPH_BASE + 0x00010000;
pub const AHBPERIPH_BASE: u32 = PERIPH_BASE + 0x00020000;
pub const TIM2_BASE: u32 = APB1PERIPH_BASE + 0x00000000;
pub const TIM3_BASE: u32 = APB1PERIPH_BASE + 0x00000400;
pub const TIM4_BASE: u32 = APB1PERIPH_BASE + 0x00000800;
pub const TIM5_BASE: u32 = APB1PERIPH_BASE + 0x00000C00;
pub const TIM6_BASE: u32 = APB1PERIPH_BASE + 0x00001000;
pub const TIM7_BASE: u32 = APB1PERIPH_BASE + 0x00001400;
pub const RTC_BASE: u32 = APB1PERIPH_BASE + 0x00002800;
pub const WWDG_BASE: u32 = APB1PERIPH_BASE + 0x00002C00;
pub const IWDG_BASE: u32 = APB1PERIPH_BASE + 0x00003000;
pub const SPI2_BASE: u32 = APB1PERIPH_BASE + 0x00003800;
pub const SPI3_BASE: u32 = APB1PERIPH_BASE + 0x00003C00;
pub const USART2_BASE: u32 = APB1PERIPH_BASE + 0x00004400;
pub const USART3_BASE: u32 = APB1PERIPH_BASE + 0x00004800;
pub const UART4_BASE: u32 = APB1PERIPH_BASE + 0x00004C00;
pub const UART5_BASE: u32 = APB1PERIPH_BASE + 0x00005000;
pub const I2C1_BASE: u32 = APB1PERIPH_BASE + 0x00005400;
pub const I2C2_BASE: u32 = APB1PERIPH_BASE + 0x00005800;
pub const CAN1_BASE: u32 = APB1PERIPH_BASE + 0x00006400;
pub const BKP_BASE: u32 = APB1PERIPH_BASE + 0x00006C00;
pub const PWR_BASE: u32 = APB1PERIPH_BASE + 0x00007000;
pub const DAC_BASE: u32 = APB1PERIPH_BASE + 0x00007400;
pub const AFIO_BASE: u32 = APB2PERIPH_BASE + 0x00000000;
pub const EXTI_BASE: u32 = APB2PERIPH_BASE + 0x00000400;
pub const GPIOA_BASE: u32 = APB2PERIPH_BASE + 0x00000800;
pub const GPIOB_BASE: u32 = APB2PERIPH_BASE + 0x00000C00;
pub const GPIOC_BASE: u32 = APB2PERIPH_BASE + 0x00001000;
pub const GPIOD_BASE: u32 = APB2PERIPH_BASE + 0x00001400;
pub const GPIOE_BASE: u32 = APB2PERIPH_BASE + 0x00001800;
pub const GPIOF_BASE: u32 = APB2PERIPH_BASE + 0x00001C00;
pub const GPIOG_BASE: u32 = APB2PERIPH_BASE + 0x00002000;
pub const ADC1_BASE: u32 = APB2PERIPH_BASE + 0x00002400;
pub const ADC2_BASE: u32 = APB2PERIPH_BASE + 0x00002800;
pub const TIM1_BASE: u32 = APB2PERIPH_BASE + 0x00002C00;
pub const SPI1_BASE: u32 = APB2PERIPH_BASE + 0x00003000;
pub const TIM8_BASE: u32 = APB2PERIPH_BASE + 0x00003400;
pub const USART1_BASE: u32 = APB2PERIPH_BASE + 0x00003800;
pub const ADC3_BASE: u32 = APB2PERIPH_BASE + 0x00003C00;
pub const SDIO_BASE: u32 = PERIPH_BASE + 0x00018000;
pub const DMA1_BASE: u32 = AHBPERIPH_BASE + 0x00000000;
pub const DMA1_Channel1_BASE: u32 = AHBPERIPH_BASE + 0x00000008;
pub const DMA1_Channel2_BASE: u32 = AHBPERIPH_BASE + 0x0000001C;
pub const DMA1_Channel3_BASE: u32 = AHBPERIPH_BASE + 0x00000030;
pub const DMA1_Channel4_BASE: u32 = AHBPERIPH_BASE + 0x00000044;
pub const DMA1_Channel5_BASE: u32 = AHBPERIPH_BASE + 0x00000058;
pub const DMA1_Channel6_BASE: u32 = AHBPERIPH_BASE + 0x0000006C;
pub const DMA1_Channel7_BASE: u32 = AHBPERIPH_BASE + 0x00000080;
pub const DMA2_BASE: u32 = AHBPERIPH_BASE + 0x00000400;
pub const DMA2_Channel1_BASE: u32 = AHBPERIPH_BASE + 0x00000408;
pub const DMA2_Channel2_BASE: u32 = AHBPERIPH_BASE + 0x0000041C;
pub const DMA2_Channel3_BASE: u32 = AHBPERIPH_BASE + 0x00000430;
pub const DMA2_Channel4_BASE: u32 = AHBPERIPH_BASE + 0x00000444;
pub const DMA2_Channel5_BASE: u32 = AHBPERIPH_BASE + 0x00000458;
pub const RCC_BASE: u32 = AHBPERIPH_BASE + 0x00001000;
pub const CRC_BASE: u32 = AHBPERIPH_BASE + 0x00003000;
pub const FLASH_R_BASE: u32 = AHBPERIPH_BASE + 0x00002000;
pub const FLASHSIZE_BASE: u32 = 0x1FFFF7E0;
pub const UID_BASE: u32 = 0x1FFFF7E8;
pub const OB_BASE: u32 = 0x1FFFF800;
pub const FSMC_BANK1: u32 = FSMC_BASE;
pub const FSMC_BANK1_1: u32 = FSMC_BANK1;
pub const FSMC_BANK1_2: u32 = FSMC_BANK1 + 0x04000000;
pub const FSMC_BANK1_3: u32 = FSMC_BANK1 + 0x08000000;
pub const FSMC_BANK1_4: u32 = FSMC_BANK1 + 0x0C000000;
pub const FSMC_BANK2: u32 = FSMC_BASE + 0x10000000;
pub const FSMC_BANK3: u32 = FSMC_BASE + 0x20000000;
pub const FSMC_BANK4: u32 = FSMC_BASE + 0x30000000;
pub const FSMC_BANK1_R_BASE: u32 = FSMC_R_BASE + 0x00000000;
pub const FSMC_BANK1E_R_BASE: u32 = FSMC_R_BASE + 0x00000104;
pub const FSMC_BANK2_3_R_BASE: u32 = FSMC_R_BASE + 0x00000060;
pub const FSMC_BANK4_R_BASE: u32 = FSMC_R_BASE + 0x000000A0;
pub const DBGMCU_BASE: u32 = 0xE0042000;
pub const USB_BASE: u32 = APB1PERIPH_BASE + 0x00005C00;
pub const USB_PMAADDR: u32 = APB1PERIPH_BASE + 0x00006000;
pub const LSI_STARTUP_TIME: u32 = 85;
pub const CRC_DR_DR_Pos: u32 = 0;
pub const CRC_DR_DR_Msk: u32 = 0xFFFFFFFF << CRC_DR_DR_Pos;
pub const CRC_DR_DR: u32 = CRC_DR_DR_Msk;
pub const CRC_IDR_IDR_Pos: u32 = 0;
pub const CRC_IDR_IDR_Msk: u32 = 0xFF << CRC_IDR_IDR_Pos;
pub const CRC_IDR_IDR: u32 = CRC_IDR_IDR_Msk;
pub const CRC_CR_RESET_Pos: u32 = 0;
pub const CRC_CR_RESET_Msk: u32 = 0x1 << CRC_CR_RESET_Pos;
pub const CRC_CR_RESET: u32 = CRC_CR_RESET_Msk;
pub const PWR_CR_LPDS_Pos: u32 = 0;
pub const PWR_CR_LPDS_Msk: u32 = 0x1 << PWR_CR_LPDS_Pos;
pub const PWR_CR_LPDS: u32 = PWR_CR_LPDS_Msk;
pub const PWR_CR_PDDS_Pos: u32 = 1;
pub const PWR_CR_PDDS_Msk: u32 = 0x1 << PWR_CR_PDDS_Pos;
pub const PWR_CR_PDDS: u32 = PWR_CR_PDDS_Msk;
pub const PWR_CR_CWUF_Pos: u32 = 2;
pub const PWR_CR_CWUF_Msk: u32 = 0x1 << PWR_CR_CWUF_Pos;
pub const PWR_CR_CWUF: u32 = PWR_CR_CWUF_Msk;
pub const PWR_CR_CSBF_Pos: u32 = 3;
pub const PWR_CR_CSBF_Msk: u32 = 0x1 << PWR_CR_CSBF_Pos;
pub const PWR_CR_CSBF: u32 = PWR_CR_CSBF_Msk;
pub const PWR_CR_PVDE_Pos: u32 = 4;
pub const PWR_CR_PVDE_Msk: u32 = 0x1 << PWR_CR_PVDE_Pos;
pub const PWR_CR_PVDE: u32 = PWR_CR_PVDE_Msk;
pub const PWR_CR_PLS_Pos: u32 = 5;
pub const PWR_CR_PLS_Msk: u32 = 0x7 << PWR_CR_PLS_Pos;
pub const PWR_CR_PLS: u32 = PWR_CR_PLS_Msk;
pub const PWR_CR_PLS_0: u32 = 0x1 << PWR_CR_PLS_Pos;
pub const PWR_CR_PLS_1: u32 = 0x2 << PWR_CR_PLS_Pos;
pub const PWR_CR_PLS_2: u32 = 0x4 << PWR_CR_PLS_Pos;
pub const PWR_CR_PLS_LEV0: u32 = 0x00000000;
pub const PWR_CR_PLS_LEV1: u32 = 0x00000020;
pub const PWR_CR_PLS_LEV2: u32 = 0x00000040;
pub const PWR_CR_PLS_LEV3: u32 = 0x00000060;
pub const PWR_CR_PLS_LEV4: u32 = 0x00000080;
pub const PWR_CR_PLS_LEV5: u32 = 0x000000A0;
pub const PWR_CR_PLS_LEV6: u32 = 0x000000C0;
pub const PWR_CR_PLS_LEV7: u32 = 0x000000E0;
pub const PWR_CR_PLS_2V2: u32 = PWR_CR_PLS_LEV0;
pub const PWR_CR_PLS_2V3: u32 = PWR_CR_PLS_LEV1;
pub const PWR_CR_PLS_2V4: u32 = PWR_CR_PLS_LEV2;
pub const PWR_CR_PLS_2V5: u32 = PWR_CR_PLS_LEV3;
pub const PWR_CR_PLS_2V6: u32 = PWR_CR_PLS_LEV4;
pub const PWR_CR_PLS_2V7: u32 = PWR_CR_PLS_LEV5;
pub const PWR_CR_PLS_2V8: u32 = PWR_CR_PLS_LEV6;
pub const PWR_CR_PLS_2V9: u32 = PWR_CR_PLS_LEV7;
pub const PWR_CR_DBP_Pos: u32 = 8;
pub const PWR_CR_DBP_Msk: u32 = 0x1 << PWR_CR_DBP_Pos;
pub const PWR_CR_DBP: u32 = PWR_CR_DBP_Msk;
pub const PWR_CSR_WUF_Pos: u32 = 0;
pub const PWR_CSR_WUF_Msk: u32 = 0x1 << PWR_CSR_WUF_Pos;
pub const PWR_CSR_WUF: u32 = PWR_CSR_WUF_Msk;
pub const PWR_CSR_SBF_Pos: u32 = 1;
pub const PWR_CSR_SBF_Msk: u32 = 0x1 << PWR_CSR_SBF_Pos;
pub const PWR_CSR_SBF: u32 = PWR_CSR_SBF_Msk;
pub const PWR_CSR_PVDO_Pos: u32 = 2;
pub const PWR_CSR_PVDO_Msk: u32 = 0x1 << PWR_CSR_PVDO_Pos;
pub const PWR_CSR_PVDO: u32 = PWR_CSR_PVDO_Msk;
pub const PWR_CSR_EWUP_Pos: u32 = 8;
pub const PWR_CSR_EWUP_Msk: u32 = 0x1 << PWR_CSR_EWUP_Pos;
pub const PWR_CSR_EWUP: u32 = PWR_CSR_EWUP_Msk;
pub const BKP_DR1_D_Pos: u32 = 0;
pub const BKP_DR1_D_Msk: u32 = 0xFFFF << BKP_DR1_D_Pos;
pub const BKP_DR1_D: u32 = BKP_DR1_D_Msk;
pub const BKP_DR2_D_Pos: u32 = 0;
pub const BKP_DR2_D_Msk: u32 = 0xFFFF << BKP_DR2_D_Pos;
pub const BKP_DR2_D: u32 = BKP_DR2_D_Msk;
pub const BKP_DR3_D_Pos: u32 = 0;
pub const BKP_DR3_D_Msk: u32 = 0xFFFF << BKP_DR3_D_Pos;
pub const BKP_DR3_D: u32 = BKP_DR3_D_Msk;
pub const BKP_DR4_D_Pos: u32 = 0;
pub const BKP_DR4_D_Msk: u32 = 0xFFFF << BKP_DR4_D_Pos;
pub const BKP_DR4_D: u32 = BKP_DR4_D_Msk;
pub const BKP_DR5_D_Pos: u32 = 0;
pub const BKP_DR5_D_Msk: u32 = 0xFFFF << BKP_DR5_D_Pos;
pub const BKP_DR5_D: u32 = BKP_DR5_D_Msk;
pub const BKP_DR6_D_Pos: u32 = 0;
pub const BKP_DR6_D_Msk: u32 = 0xFFFF << BKP_DR6_D_Pos;
pub const BKP_DR6_D: u32 = BKP_DR6_D_Msk;
pub const BKP_DR7_D_Pos: u32 = 0;
pub const BKP_DR7_D_Msk: u32 = 0xFFFF << BKP_DR7_D_Pos;
pub const BKP_DR7_D: u32 = BKP_DR7_D_Msk;
pub const BKP_DR8_D_Pos: u32 = 0;
pub const BKP_DR8_D_Msk: u32 = 0xFFFF << BKP_DR8_D_Pos;
pub const BKP_DR8_D: u32 = BKP_DR8_D_Msk;
pub const BKP_DR9_D_Pos: u32 = 0;
pub const BKP_DR9_D_Msk: u32 = 0xFFFF << BKP_DR9_D_Pos;
pub const BKP_DR9_D: u32 = BKP_DR9_D_Msk;
pub const BKP_DR10_D_Pos: u32 = 0;
pub const BKP_DR10_D_Msk: u32 = 0xFFFF << BKP_DR10_D_Pos;
pub const BKP_DR10_D: u32 = BKP_DR10_D_Msk;
pub const BKP_DR11_D_Pos: u32 = 0;
pub const BKP_DR11_D_Msk: u32 = 0xFFFF << BKP_DR11_D_Pos;
pub const BKP_DR11_D: u32 = BKP_DR11_D_Msk;
pub const BKP_DR12_D_Pos: u32 = 0;
pub const BKP_DR12_D_Msk: u32 = 0xFFFF << BKP_DR12_D_Pos;
pub const BKP_DR12_D: u32 = BKP_DR12_D_Msk;
pub const BKP_DR13_D_Pos: u32 = 0;
pub const BKP_DR13_D_Msk: u32 = 0xFFFF << BKP_DR13_D_Pos;
pub const BKP_DR13_D: u32 = BKP_DR13_D_Msk;
pub const BKP_DR14_D_Pos: u32 = 0;
pub const BKP_DR14_D_Msk: u32 = 0xFFFF << BKP_DR14_D_Pos;
pub const BKP_DR14_D: u32 = BKP_DR14_D_Msk;
pub const BKP_DR15_D_Pos: u32 = 0;
pub const BKP_DR15_D_Msk: u32 = 0xFFFF << BKP_DR15_D_Pos;
pub const BKP_DR15_D: u32 = BKP_DR15_D_Msk;
pub const BKP_DR16_D_Pos: u32 = 0;
pub const BKP_DR16_D_Msk: u32 = 0xFFFF << BKP_DR16_D_Pos;
pub const BKP_DR16_D: u32 = BKP_DR16_D_Msk;
pub const BKP_DR17_D_Pos: u32 = 0;
pub const BKP_DR17_D_Msk: u32 = 0xFFFF << BKP_DR17_D_Pos;
pub const BKP_DR17_D: u32 = BKP_DR17_D_Msk;
pub const BKP_DR18_D_Pos: u32 = 0;
pub const BKP_DR18_D_Msk: u32 = 0xFFFF << BKP_DR18_D_Pos;
pub const BKP_DR18_D: u32 = BKP_DR18_D_Msk;
pub const BKP_DR19_D_Pos: u32 = 0;
pub const BKP_DR19_D_Msk: u32 = 0xFFFF << BKP_DR19_D_Pos;
pub const BKP_DR19_D: u32 = BKP_DR19_D_Msk;
pub const BKP_DR20_D_Pos: u32 = 0;
pub const BKP_DR20_D_Msk: u32 = 0xFFFF << BKP_DR20_D_Pos;
pub const BKP_DR20_D: u32 = BKP_DR20_D_Msk;
pub const BKP_DR21_D_Pos: u32 = 0;
pub const BKP_DR21_D_Msk: u32 = 0xFFFF << BKP_DR21_D_Pos;
pub const BKP_DR21_D: u32 = BKP_DR21_D_Msk;
pub const BKP_DR22_D_Pos: u32 = 0;
pub const BKP_DR22_D_Msk: u32 = 0xFFFF << BKP_DR22_D_Pos;
pub const BKP_DR22_D: u32 = BKP_DR22_D_Msk;
pub const BKP_DR23_D_Pos: u32 = 0;
pub const BKP_DR23_D_Msk: u32 = 0xFFFF << BKP_DR23_D_Pos;
pub const BKP_DR23_D: u32 = BKP_DR23_D_Msk;
pub const BKP_DR24_D_Pos: u32 = 0;
pub const BKP_DR24_D_Msk: u32 = 0xFFFF << BKP_DR24_D_Pos;
pub const BKP_DR24_D: u32 = BKP_DR24_D_Msk;
pub const BKP_DR25_D_Pos: u32 = 0;
pub const BKP_DR25_D_Msk: u32 = 0xFFFF << BKP_DR25_D_Pos;
pub const BKP_DR25_D: u32 = BKP_DR25_D_Msk;
pub const BKP_DR26_D_Pos: u32 = 0;
pub const BKP_DR26_D_Msk: u32 = 0xFFFF << BKP_DR26_D_Pos;
pub const BKP_DR26_D: u32 = BKP_DR26_D_Msk;
pub const BKP_DR27_D_Pos: u32 = 0;
pub const BKP_DR27_D_Msk: u32 = 0xFFFF << BKP_DR27_D_Pos;
pub const BKP_DR27_D: u32 = BKP_DR27_D_Msk;
pub const BKP_DR28_D_Pos: u32 = 0;
pub const BKP_DR28_D_Msk: u32 = 0xFFFF << BKP_DR28_D_Pos;
pub const BKP_DR28_D: u32 = BKP_DR28_D_Msk;
pub const BKP_DR29_D_Pos: u32 = 0;
pub const BKP_DR29_D_Msk: u32 = 0xFFFF << BKP_DR29_D_Pos;
pub const BKP_DR29_D: u32 = BKP_DR29_D_Msk;
pub const BKP_DR30_D_Pos: u32 = 0;
pub const BKP_DR30_D_Msk: u32 = 0xFFFF << BKP_DR30_D_Pos;
pub const BKP_DR30_D: u32 = BKP_DR30_D_Msk;
pub const BKP_DR31_D_Pos: u32 = 0;
pub const BKP_DR31_D_Msk: u32 = 0xFFFF << BKP_DR31_D_Pos;
pub const BKP_DR31_D: u32 = BKP_DR31_D_Msk;
pub const BKP_DR32_D_Pos: u32 = 0;
pub const BKP_DR32_D_Msk: u32 = 0xFFFF << BKP_DR32_D_Pos;
pub const BKP_DR32_D: u32 = BKP_DR32_D_Msk;
pub const BKP_DR33_D_Pos: u32 = 0;
pub const BKP_DR33_D_Msk: u32 = 0xFFFF << BKP_DR33_D_Pos;
pub const BKP_DR33_D: u32 = BKP_DR33_D_Msk;
pub const BKP_DR34_D_Pos: u32 = 0;
pub const BKP_DR34_D_Msk: u32 = 0xFFFF << BKP_DR34_D_Pos;
pub const BKP_DR34_D: u32 = BKP_DR34_D_Msk;
pub const BKP_DR35_D_Pos: u32 = 0;
pub const BKP_DR35_D_Msk: u32 = 0xFFFF << BKP_DR35_D_Pos;
pub const BKP_DR35_D: u32 = BKP_DR35_D_Msk;
pub const BKP_DR36_D_Pos: u32 = 0;
pub const BKP_DR36_D_Msk: u32 = 0xFFFF << BKP_DR36_D_Pos;
pub const BKP_DR36_D: u32 = BKP_DR36_D_Msk;
pub const BKP_DR37_D_Pos: u32 = 0;
pub const BKP_DR37_D_Msk: u32 = 0xFFFF << BKP_DR37_D_Pos;
pub const BKP_DR37_D: u32 = BKP_DR37_D_Msk;
pub const BKP_DR38_D_Pos: u32 = 0;
pub const BKP_DR38_D_Msk: u32 = 0xFFFF << BKP_DR38_D_Pos;
pub const BKP_DR38_D: u32 = BKP_DR38_D_Msk;
pub const BKP_DR39_D_Pos: u32 = 0;
pub const BKP_DR39_D_Msk: u32 = 0xFFFF << BKP_DR39_D_Pos;
pub const BKP_DR39_D: u32 = BKP_DR39_D_Msk;
pub const BKP_DR40_D_Pos: u32 = 0;
pub const BKP_DR40_D_Msk: u32 = 0xFFFF << BKP_DR40_D_Pos;
pub const BKP_DR40_D: u32 = BKP_DR40_D_Msk;
pub const BKP_DR41_D_Pos: u32 = 0;
pub const BKP_DR41_D_Msk: u32 = 0xFFFF << BKP_DR41_D_Pos;
pub const BKP_DR41_D: u32 = BKP_DR41_D_Msk;
pub const BKP_DR42_D_Pos: u32 = 0;
pub const BKP_DR42_D_Msk: u32 = 0xFFFF << BKP_DR42_D_Pos;
pub const BKP_DR42_D: u32 = BKP_DR42_D_Msk;
pub const RTC_BKP_NUMBER: u32 = 42;
pub const BKP_RTCCR_CAL_Pos: u32 = 0;
pub const BKP_RTCCR_CAL_Msk: u32 = 0x7F << BKP_RTCCR_CAL_Pos;
pub const BKP_RTCCR_CAL: u32 = BKP_RTCCR_CAL_Msk;
pub const BKP_RTCCR_CCO_Pos: u32 = 7;
pub const BKP_RTCCR_CCO_Msk: u32 = 0x1 << BKP_RTCCR_CCO_Pos;
pub const BKP_RTCCR_CCO: u32 = BKP_RTCCR_CCO_Msk;
pub const BKP_RTCCR_ASOE_Pos: u32 = 8;
pub const BKP_RTCCR_ASOE_Msk: u32 = 0x1 << BKP_RTCCR_ASOE_Pos;
pub const BKP_RTCCR_ASOE: u32 = BKP_RTCCR_ASOE_Msk;
pub const BKP_RTCCR_ASOS_Pos: u32 = 9;
pub const BKP_RTCCR_ASOS_Msk: u32 = 0x1 << BKP_RTCCR_ASOS_Pos;
pub const BKP_RTCCR_ASOS: u32 = BKP_RTCCR_ASOS_Msk;
pub const BKP_CR_TPE_Pos: u32 = 0;
pub const BKP_CR_TPE_Msk: u32 = 0x1 << BKP_CR_TPE_Pos;
pub const BKP_CR_TPE: u32 = BKP_CR_TPE_Msk;
pub const BKP_CR_TPAL_Pos: u32 = 1;
pub const BKP_CR_TPAL_Msk: u32 = 0x1 << BKP_CR_TPAL_Pos;
pub const BKP_CR_TPAL: u32 = BKP_CR_TPAL_Msk;
pub const BKP_CSR_CTE_Pos: u32 = 0;
pub const BKP_CSR_CTE_Msk: u32 = 0x1 << BKP_CSR_CTE_Pos;
pub const BKP_CSR_CTE: u32 = BKP_CSR_CTE_Msk;
pub const BKP_CSR_CTI_Pos: u32 = 1;
pub const BKP_CSR_CTI_Msk: u32 = 0x1 << BKP_CSR_CTI_Pos;
pub const BKP_CSR_CTI: u32 = BKP_CSR_CTI_Msk;
pub const BKP_CSR_TPIE_Pos: u32 = 2;
pub const BKP_CSR_TPIE_Msk: u32 = 0x1 << BKP_CSR_TPIE_Pos;
pub const BKP_CSR_TPIE: u32 = BKP_CSR_TPIE_Msk;
pub const BKP_CSR_TEF_Pos: u32 = 8;
pub const BKP_CSR_TEF_Msk: u32 = 0x1 << BKP_CSR_TEF_Pos;
pub const BKP_CSR_TEF: u32 = BKP_CSR_TEF_Msk;
pub const BKP_CSR_TIF_Pos: u32 = 9;
pub const BKP_CSR_TIF_Msk: u32 = 0x1 << BKP_CSR_TIF_Pos;
pub const BKP_CSR_TIF: u32 = BKP_CSR_TIF_Msk;
pub const RCC_CR_HSION_Pos: u32 = 0;
pub const RCC_CR_HSION_Msk: u32 = 0x1 << RCC_CR_HSION_Pos;
pub const RCC_CR_HSION: u32 = RCC_CR_HSION_Msk;
pub const RCC_CR_HSIRDY_Pos: u32 = 1;
pub const RCC_CR_HSIRDY_Msk: u32 = 0x1 << RCC_CR_HSIRDY_Pos;
pub const RCC_CR_HSIRDY: u32 = RCC_CR_HSIRDY_Msk;
pub const RCC_CR_HSITRIM_Pos: u32 = 3;
pub const RCC_CR_HSITRIM_Msk: u32 = 0x1F << RCC_CR_HSITRIM_Pos;
pub const RCC_CR_HSITRIM: u32 = RCC_CR_HSITRIM_Msk;
pub const RCC_CR_HSICAL_Pos: u32 = 8;
pub const RCC_CR_HSICAL_Msk: u32 = 0xFF << RCC_CR_HSICAL_Pos;
pub const RCC_CR_HSICAL: u32 = RCC_CR_HSICAL_Msk;
pub const RCC_CR_HSEON_Pos: u32 = 16;
pub const RCC_CR_HSEON_Msk: u32 = 0x1 << RCC_CR_HSEON_Pos;
pub const RCC_CR_HSEON: u32 = RCC_CR_HSEON_Msk;
pub const RCC_CR_HSERDY_Pos: u32 = 17;
pub const RCC_CR_HSERDY_Msk: u32 = 0x1 << RCC_CR_HSERDY_Pos;
pub const RCC_CR_HSERDY: u32 = RCC_CR_HSERDY_Msk;
pub const RCC_CR_HSEBYP_Pos: u32 = 18;
pub const RCC_CR_HSEBYP_Msk: u32 = 0x1 << RCC_CR_HSEBYP_Pos;
pub const RCC_CR_HSEBYP: u32 = RCC_CR_HSEBYP_Msk;
pub const RCC_CR_CSSON_Pos: u32 = 19;
pub const RCC_CR_CSSON_Msk: u32 = 0x1 << RCC_CR_CSSON_Pos;
pub const RCC_CR_CSSON: u32 = RCC_CR_CSSON_Msk;
pub const RCC_CR_PLLON_Pos: u32 = 24;
pub const RCC_CR_PLLON_Msk: u32 = 0x1 << RCC_CR_PLLON_Pos;
pub const RCC_CR_PLLON: u32 = RCC_CR_PLLON_Msk;
pub const RCC_CR_PLLRDY_Pos: u32 = 25;
pub const RCC_CR_PLLRDY_Msk: u32 = 0x1 << RCC_CR_PLLRDY_Pos;
pub const RCC_CR_PLLRDY: u32 = RCC_CR_PLLRDY_Msk;
pub const RCC_CFGR_SW_Pos: u32 = 0;
pub const RCC_CFGR_SW_Msk: u32 = 0x3 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW: u32 = RCC_CFGR_SW_Msk;
pub const RCC_CFGR_SW_0: u32 = 0x1 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW_1: u32 = 0x2 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW_HSI: u32 = 0x00000000;
pub const RCC_CFGR_SW_HSE: u32 = 0x00000001;
pub const RCC_CFGR_SW_PLL: u32 = 0x00000002;
pub const RCC_CFGR_SWS_Pos: u32 = 2;
pub const RCC_CFGR_SWS_Msk: u32 = 0x3 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS: u32 = RCC_CFGR_SWS_Msk;
pub const RCC_CFGR_SWS_0: u32 = 0x1 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS_1: u32 = 0x2 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS_HSI: u32 = 0x00000000;
pub const RCC_CFGR_SWS_HSE: u32 = 0x00000004;
pub const RCC_CFGR_SWS_PLL: u32 = 0x00000008;
pub const RCC_CFGR_HPRE_Pos: u32 = 4;
pub const RCC_CFGR_HPRE_Msk: u32 = 0xF << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE: u32 = RCC_CFGR_HPRE_Msk;
pub const RCC_CFGR_HPRE_0: u32 = 0x1 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_1: u32 = 0x2 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_2: u32 = 0x4 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_3: u32 = 0x8 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_DIV1: u32 = 0x00000000;
pub const RCC_CFGR_HPRE_DIV2: u32 = 0x00000080;
pub const RCC_CFGR_HPRE_DIV4: u32 = 0x00000090;
pub const RCC_CFGR_HPRE_DIV8: u32 = 0x000000A0;
pub const RCC_CFGR_HPRE_DIV16: u32 = 0x000000B0;
pub const RCC_CFGR_HPRE_DIV64: u32 = 0x000000C0;
pub const RCC_CFGR_HPRE_DIV128: u32 = 0x000000D0;
pub const RCC_CFGR_HPRE_DIV256: u32 = 0x000000E0;
pub const RCC_CFGR_HPRE_DIV512: u32 = 0x000000F0;
pub const RCC_CFGR_PPRE1_Pos: u32 = 8;
pub const RCC_CFGR_PPRE1_Msk: u32 = 0x7 << RCC_CFGR_PPRE1_Pos;
pub const RCC_CFGR_PPRE1: u32 = RCC_CFGR_PPRE1_Msk;
pub const RCC_CFGR_PPRE1_0: u32 = 0x1 << RCC_CFGR_PPRE1_Pos;
pub const RCC_CFGR_PPRE1_1: u32 = 0x2 << RCC_CFGR_PPRE1_Pos;
pub const RCC_CFGR_PPRE1_2: u32 = 0x4 << RCC_CFGR_PPRE1_Pos;
pub const RCC_CFGR_PPRE1_DIV1: u32 = 0x00000000;
pub const RCC_CFGR_PPRE1_DIV2: u32 = 0x00000400;
pub const RCC_CFGR_PPRE1_DIV4: u32 = 0x00000500;
pub const RCC_CFGR_PPRE1_DIV8: u32 = 0x00000600;
pub const RCC_CFGR_PPRE1_DIV16: u32 = 0x00000700;
pub const RCC_CFGR_PPRE2_Pos: u32 = 11;
pub const RCC_CFGR_PPRE2_Msk: u32 = 0x7 << RCC_CFGR_PPRE2_Pos;
pub const RCC_CFGR_PPRE2: u32 = RCC_CFGR_PPRE2_Msk;
pub const RCC_CFGR_PPRE2_0: u32 = 0x1 << RCC_CFGR_PPRE2_Pos;
pub const RCC_CFGR_PPRE2_1: u32 = 0x2 << RCC_CFGR_PPRE2_Pos;
pub const RCC_CFGR_PPRE2_2: u32 = 0x4 << RCC_CFGR_PPRE2_Pos;
pub const RCC_CFGR_PPRE2_DIV1: u32 = 0x00000000;
pub const RCC_CFGR_PPRE2_DIV2: u32 = 0x00002000;
pub const RCC_CFGR_PPRE2_DIV4: u32 = 0x00002800;
pub const RCC_CFGR_PPRE2_DIV8: u32 = 0x00003000;
pub const RCC_CFGR_PPRE2_DIV16: u32 = 0x00003800;
pub const RCC_CFGR_ADCPRE_Pos: u32 = 14;
pub const RCC_CFGR_ADCPRE_Msk: u32 = 0x3 << RCC_CFGR_ADCPRE_Pos;
pub const RCC_CFGR_ADCPRE: u32 = RCC_CFGR_ADCPRE_Msk;
pub const RCC_CFGR_ADCPRE_0: u32 = 0x1 << RCC_CFGR_ADCPRE_Pos;
pub const RCC_CFGR_ADCPRE_1: u32 = 0x2 << RCC_CFGR_ADCPRE_Pos;
pub const RCC_CFGR_ADCPRE_DIV2: u32 = 0x00000000;
pub const RCC_CFGR_ADCPRE_DIV4: u32 = 0x00004000;
pub const RCC_CFGR_ADCPRE_DIV6: u32 = 0x00008000;
pub const RCC_CFGR_ADCPRE_DIV8: u32 = 0x0000C000;
pub const RCC_CFGR_PLLSRC_Pos: u32 = 16;
pub const RCC_CFGR_PLLSRC_Msk: u32 = 0x1 << RCC_CFGR_PLLSRC_Pos;
pub const RCC_CFGR_PLLSRC: u32 = RCC_CFGR_PLLSRC_Msk;
pub const RCC_CFGR_PLLXTPRE_Pos: u32 = 17;
pub const RCC_CFGR_PLLXTPRE_Msk: u32 = 0x1 << RCC_CFGR_PLLXTPRE_Pos;
pub const RCC_CFGR_PLLXTPRE: u32 = RCC_CFGR_PLLXTPRE_Msk;
pub const RCC_CFGR_PLLMULL_Pos: u32 = 18;
pub const RCC_CFGR_PLLMULL_Msk: u32 = 0xF << RCC_CFGR_PLLMULL_Pos;
pub const RCC_CFGR_PLLMULL: u32 = RCC_CFGR_PLLMULL_Msk;
pub const RCC_CFGR_PLLMULL_0: u32 = 0x1 << RCC_CFGR_PLLMULL_Pos;
pub const RCC_CFGR_PLLMULL_1: u32 = 0x2 << RCC_CFGR_PLLMULL_Pos;
pub const RCC_CFGR_PLLMULL_2: u32 = 0x4 << RCC_CFGR_PLLMULL_Pos;
pub const RCC_CFGR_PLLMULL_3: u32 = 0x8 << RCC_CFGR_PLLMULL_Pos;
pub const RCC_CFGR_PLLXTPRE_HSE: u32 = 0x00000000;
pub const RCC_CFGR_PLLXTPRE_HSE_DIV2: u32 = 0x00020000;
pub const RCC_CFGR_PLLMULL2: u32 = 0x00000000;
pub const RCC_CFGR_PLLMULL3_Pos: u32 = 18;
pub const RCC_CFGR_PLLMULL3_Msk: u32 = 0x1 << RCC_CFGR_PLLMULL3_Pos;
pub const RCC_CFGR_PLLMULL3: u32 = RCC_CFGR_PLLMULL3_Msk;
pub const RCC_CFGR_PLLMULL4_Pos: u32 = 19;
pub const RCC_CFGR_PLLMULL4_Msk: u32 = 0x1 << RCC_CFGR_PLLMULL4_Pos;
pub const RCC_CFGR_PLLMULL4: u32 = RCC_CFGR_PLLMULL4_Msk;
pub const RCC_CFGR_PLLMULL5_Pos: u32 = 18;
pub const RCC_CFGR_PLLMULL5_Msk: u32 = 0x3 << RCC_CFGR_PLLMULL5_Pos;
pub const RCC_CFGR_PLLMULL5: u32 = RCC_CFGR_PLLMULL5_Msk;
pub const RCC_CFGR_PLLMULL6_Pos: u32 = 20;
pub const RCC_CFGR_PLLMULL6_Msk: u32 = 0x1 << RCC_CFGR_PLLMULL6_Pos;
pub const RCC_CFGR_PLLMULL6: u32 = RCC_CFGR_PLLMULL6_Msk;
pub const RCC_CFGR_PLLMULL7_Pos: u32 = 18;
pub const RCC_CFGR_PLLMULL7_Msk: u32 = 0x5 << RCC_CFGR_PLLMULL7_Pos;
pub const RCC_CFGR_PLLMULL7: u32 = RCC_CFGR_PLLMULL7_Msk;
pub const RCC_CFGR_PLLMULL8_Pos: u32 = 19;
pub const RCC_CFGR_PLLMULL8_Msk: u32 = 0x3 << RCC_CFGR_PLLMULL8_Pos;
pub const RCC_CFGR_PLLMULL8: u32 = RCC_CFGR_PLLMULL8_Msk;
pub const RCC_CFGR_PLLMULL9_Pos: u32 = 18;
pub const RCC_CFGR_PLLMULL9_Msk: u32 = 0x7 << RCC_CFGR_PLLMULL9_Pos;
pub const RCC_CFGR_PLLMULL9: u32 = RCC_CFGR_PLLMULL9_Msk;
pub const RCC_CFGR_PLLMULL10_Pos: u32 = 21;
pub const RCC_CFGR_PLLMULL10_Msk: u32 = 0x1 << RCC_CFGR_PLLMULL10_Pos;
pub const RCC_CFGR_PLLMULL10: u32 = RCC_CFGR_PLLMULL10_Msk;
pub const RCC_CFGR_PLLMULL11_Pos: u32 = 18;
pub const RCC_CFGR_PLLMULL11_Msk: u32 = 0x9 << RCC_CFGR_PLLMULL11_Pos;
pub const RCC_CFGR_PLLMULL11: u32 = RCC_CFGR_PLLMULL11_Msk;
pub const RCC_CFGR_PLLMULL12_Pos: u32 = 19;
pub const RCC_CFGR_PLLMULL12_Msk: u32 = 0x5 << RCC_CFGR_PLLMULL12_Pos;
pub const RCC_CFGR_PLLMULL12: u32 = RCC_CFGR_PLLMULL12_Msk;
pub const RCC_CFGR_PLLMULL13_Pos: u32 = 18;
pub const RCC_CFGR_PLLMULL13_Msk: u32 = 0xB << RCC_CFGR_PLLMULL13_Pos;
pub const RCC_CFGR_PLLMULL13: u32 = RCC_CFGR_PLLMULL13_Msk;
pub const RCC_CFGR_PLLMULL14_Pos: u32 = 20;
pub const RCC_CFGR_PLLMULL14_Msk: u32 = 0x3 << RCC_CFGR_PLLMULL14_Pos;
pub const RCC_CFGR_PLLMULL14: u32 = RCC_CFGR_PLLMULL14_Msk;
pub const RCC_CFGR_PLLMULL15_Pos: u32 = 18;
pub const RCC_CFGR_PLLMULL15_Msk: u32 = 0xD << RCC_CFGR_PLLMULL15_Pos;
pub const RCC_CFGR_PLLMULL15: u32 = RCC_CFGR_PLLMULL15_Msk;
pub const RCC_CFGR_PLLMULL16_Pos: u32 = 19;
pub const RCC_CFGR_PLLMULL16_Msk: u32 = 0x7 << RCC_CFGR_PLLMULL16_Pos;
pub const RCC_CFGR_PLLMULL16: u32 = RCC_CFGR_PLLMULL16_Msk;
pub const RCC_CFGR_USBPRE_Pos: u32 = 22;
pub const RCC_CFGR_USBPRE_Msk: u32 = 0x1 << RCC_CFGR_USBPRE_Pos;
pub const RCC_CFGR_USBPRE: u32 = RCC_CFGR_USBPRE_Msk;
pub const RCC_CFGR_MCO_Pos: u32 = 24;
pub const RCC_CFGR_MCO_Msk: u32 = 0x7 << RCC_CFGR_MCO_Pos;
pub const RCC_CFGR_MCO: u32 = RCC_CFGR_MCO_Msk;
pub const RCC_CFGR_MCO_0: u32 = 0x1 << RCC_CFGR_MCO_Pos;
pub const RCC_CFGR_MCO_1: u32 = 0x2 << RCC_CFGR_MCO_Pos;
pub const RCC_CFGR_MCO_2: u32 = 0x4 << RCC_CFGR_MCO_Pos;
pub const RCC_CFGR_MCO_NOCLOCK: u32 = 0x00000000;
pub const RCC_CFGR_MCO_SYSCLK: u32 = 0x04000000;
pub const RCC_CFGR_MCO_HSI: u32 = 0x05000000;
pub const RCC_CFGR_MCO_HSE: u32 = 0x06000000;
pub const RCC_CFGR_MCO_PLLCLK_DIV2: u32 = 0x07000000;
pub const RCC_CFGR_MCOSEL: u32 = RCC_CFGR_MCO;
pub const RCC_CFGR_MCOSEL_0: u32 = RCC_CFGR_MCO_0;
pub const RCC_CFGR_MCOSEL_1: u32 = RCC_CFGR_MCO_1;
pub const RCC_CFGR_MCOSEL_2: u32 = RCC_CFGR_MCO_2;
pub const RCC_CFGR_MCOSEL_NOCLOCK: u32 = RCC_CFGR_MCO_NOCLOCK;
pub const RCC_CFGR_MCOSEL_SYSCLK: u32 = RCC_CFGR_MCO_SYSCLK;
pub const RCC_CFGR_MCOSEL_HSI: u32 = RCC_CFGR_MCO_HSI;
pub const RCC_CFGR_MCOSEL_HSE: u32 = RCC_CFGR_MCO_HSE;
pub const RCC_CFGR_MCOSEL_PLL_DIV2: u32 = RCC_CFGR_MCO_PLLCLK_DIV2;
pub const RCC_CIR_LSIRDYF_Pos: u32 = 0;
pub const RCC_CIR_LSIRDYF_Msk: u32 = 0x1 << RCC_CIR_LSIRDYF_Pos;
pub const RCC_CIR_LSIRDYF: u32 = RCC_CIR_LSIRDYF_Msk;
pub const RCC_CIR_LSERDYF_Pos: u32 = 1;
pub const RCC_CIR_LSERDYF_Msk: u32 = 0x1 << RCC_CIR_LSERDYF_Pos;
pub const RCC_CIR_LSERDYF: u32 = RCC_CIR_LSERDYF_Msk;
pub const RCC_CIR_HSIRDYF_Pos: u32 = 2;
pub const RCC_CIR_HSIRDYF_Msk: u32 = 0x1 << RCC_CIR_HSIRDYF_Pos;
pub const RCC_CIR_HSIRDYF: u32 = RCC_CIR_HSIRDYF_Msk;
pub const RCC_CIR_HSERDYF_Pos: u32 = 3;
pub const RCC_CIR_HSERDYF_Msk: u32 = 0x1 << RCC_CIR_HSERDYF_Pos;
pub const RCC_CIR_HSERDYF: u32 = RCC_CIR_HSERDYF_Msk;
pub const RCC_CIR_PLLRDYF_Pos: u32 = 4;
pub const RCC_CIR_PLLRDYF_Msk: u32 = 0x1 << RCC_CIR_PLLRDYF_Pos;
pub const RCC_CIR_PLLRDYF: u32 = RCC_CIR_PLLRDYF_Msk;
pub const RCC_CIR_CSSF_Pos: u32 = 7;
pub const RCC_CIR_CSSF_Msk: u32 = 0x1 << RCC_CIR_CSSF_Pos;
pub const RCC_CIR_CSSF: u32 = RCC_CIR_CSSF_Msk;
pub const RCC_CIR_LSIRDYIE_Pos: u32 = 8;
pub const RCC_CIR_LSIRDYIE_Msk: u32 = 0x1 << RCC_CIR_LSIRDYIE_Pos;
pub const RCC_CIR_LSIRDYIE: u32 = RCC_CIR_LSIRDYIE_Msk;
pub const RCC_CIR_LSERDYIE_Pos: u32 = 9;
pub const RCC_CIR_LSERDYIE_Msk: u32 = 0x1 << RCC_CIR_LSERDYIE_Pos;
pub const RCC_CIR_LSERDYIE: u32 = RCC_CIR_LSERDYIE_Msk;
pub const RCC_CIR_HSIRDYIE_Pos: u32 = 10;
pub const RCC_CIR_HSIRDYIE_Msk: u32 = 0x1 << RCC_CIR_HSIRDYIE_Pos;
pub const RCC_CIR_HSIRDYIE: u32 = RCC_CIR_HSIRDYIE_Msk;
pub const RCC_CIR_HSERDYIE_Pos: u32 = 11;
pub const RCC_CIR_HSERDYIE_Msk: u32 = 0x1 << RCC_CIR_HSERDYIE_Pos;
pub const RCC_CIR_HSERDYIE: u32 = RCC_CIR_HSERDYIE_Msk;
pub const RCC_CIR_PLLRDYIE_Pos: u32 = 12;
pub const RCC_CIR_PLLRDYIE_Msk: u32 = 0x1 << RCC_CIR_PLLRDYIE_Pos;
pub const RCC_CIR_PLLRDYIE: u32 = RCC_CIR_PLLRDYIE_Msk;
pub const RCC_CIR_LSIRDYC_Pos: u32 = 16;
pub const RCC_CIR_LSIRDYC_Msk: u32 = 0x1 << RCC_CIR_LSIRDYC_Pos;
pub const RCC_CIR_LSIRDYC: u32 = RCC_CIR_LSIRDYC_Msk;
pub const RCC_CIR_LSERDYC_Pos: u32 = 17;
pub const RCC_CIR_LSERDYC_Msk: u32 = 0x1 << RCC_CIR_LSERDYC_Pos;
pub const RCC_CIR_LSERDYC: u32 = RCC_CIR_LSERDYC_Msk;
pub const RCC_CIR_HSIRDYC_Pos: u32 = 18;
pub const RCC_CIR_HSIRDYC_Msk: u32 = 0x1 << RCC_CIR_HSIRDYC_Pos;
pub const RCC_CIR_HSIRDYC: u32 = RCC_CIR_HSIRDYC_Msk;
pub const RCC_CIR_HSERDYC_Pos: u32 = 19;
pub const RCC_CIR_HSERDYC_Msk: u32 = 0x1 << RCC_CIR_HSERDYC_Pos;
pub const RCC_CIR_HSERDYC: u32 = RCC_CIR_HSERDYC_Msk;
pub const RCC_CIR_PLLRDYC_Pos: u32 = 20;
pub const RCC_CIR_PLLRDYC_Msk: u32 = 0x1 << RCC_CIR_PLLRDYC_Pos;
pub const RCC_CIR_PLLRDYC: u32 = RCC_CIR_PLLRDYC_Msk;
pub const RCC_CIR_CSSC_Pos: u32 = 23;
pub const RCC_CIR_CSSC_Msk: u32 = 0x1 << RCC_CIR_CSSC_Pos;
pub const RCC_CIR_CSSC: u32 = RCC_CIR_CSSC_Msk;
pub const RCC_APB2RSTR_AFIORST_Pos: u32 = 0;
pub const RCC_APB2RSTR_AFIORST_Msk: u32 = 0x1 << RCC_APB2RSTR_AFIORST_Pos;
pub const RCC_APB2RSTR_AFIORST: u32 = RCC_APB2RSTR_AFIORST_Msk;
pub const RCC_APB2RSTR_IOPARST_Pos: u32 = 2;
pub const RCC_APB2RSTR_IOPARST_Msk: u32 = 0x1 << RCC_APB2RSTR_IOPARST_Pos;
pub const RCC_APB2RSTR_IOPARST: u32 = RCC_APB2RSTR_IOPARST_Msk;
pub const RCC_APB2RSTR_IOPBRST_Pos: u32 = 3;
pub const RCC_APB2RSTR_IOPBRST_Msk: u32 = 0x1 << RCC_APB2RSTR_IOPBRST_Pos;
pub const RCC_APB2RSTR_IOPBRST: u32 = RCC_APB2RSTR_IOPBRST_Msk;
pub const RCC_APB2RSTR_IOPCRST_Pos: u32 = 4;
pub const RCC_APB2RSTR_IOPCRST_Msk: u32 = 0x1 << RCC_APB2RSTR_IOPCRST_Pos;
pub const RCC_APB2RSTR_IOPCRST: u32 = RCC_APB2RSTR_IOPCRST_Msk;
pub const RCC_APB2RSTR_IOPDRST_Pos: u32 = 5;
pub const RCC_APB2RSTR_IOPDRST_Msk: u32 = 0x1 << RCC_APB2RSTR_IOPDRST_Pos;
pub const RCC_APB2RSTR_IOPDRST: u32 = RCC_APB2RSTR_IOPDRST_Msk;
pub const RCC_APB2RSTR_ADC1RST_Pos: u32 = 9;
pub const RCC_APB2RSTR_ADC1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_ADC1RST_Pos;
pub const RCC_APB2RSTR_ADC1RST: u32 = RCC_APB2RSTR_ADC1RST_Msk;
pub const RCC_APB2RSTR_ADC2RST_Pos: u32 = 10;
pub const RCC_APB2RSTR_ADC2RST_Msk: u32 = 0x1 << RCC_APB2RSTR_ADC2RST_Pos;
pub const RCC_APB2RSTR_ADC2RST: u32 = RCC_APB2RSTR_ADC2RST_Msk;
pub const RCC_APB2RSTR_TIM1RST_Pos: u32 = 11;
pub const RCC_APB2RSTR_TIM1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM1RST_Pos;
pub const RCC_APB2RSTR_TIM1RST: u32 = RCC_APB2RSTR_TIM1RST_Msk;
pub const RCC_APB2RSTR_SPI1RST_Pos: u32 = 12;
pub const RCC_APB2RSTR_SPI1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_SPI1RST_Pos;
pub const RCC_APB2RSTR_SPI1RST: u32 = RCC_APB2RSTR_SPI1RST_Msk;
pub const RCC_APB2RSTR_USART1RST_Pos: u32 = 14;
pub const RCC_APB2RSTR_USART1RST_Msk: u32 = 0x1 << RCC_APB2RSTR_USART1RST_Pos;
pub const RCC_APB2RSTR_USART1RST: u32 = RCC_APB2RSTR_USART1RST_Msk;
pub const RCC_APB2RSTR_IOPERST_Pos: u32 = 6;
pub const RCC_APB2RSTR_IOPERST_Msk: u32 = 0x1 << RCC_APB2RSTR_IOPERST_Pos;
pub const RCC_APB2RSTR_IOPERST: u32 = RCC_APB2RSTR_IOPERST_Msk;
pub const RCC_APB2RSTR_IOPFRST_Pos: u32 = 7;
pub const RCC_APB2RSTR_IOPFRST_Msk: u32 = 0x1 << RCC_APB2RSTR_IOPFRST_Pos;
pub const RCC_APB2RSTR_IOPFRST: u32 = RCC_APB2RSTR_IOPFRST_Msk;
pub const RCC_APB2RSTR_IOPGRST_Pos: u32 = 8;
pub const RCC_APB2RSTR_IOPGRST_Msk: u32 = 0x1 << RCC_APB2RSTR_IOPGRST_Pos;
pub const RCC_APB2RSTR_IOPGRST: u32 = RCC_APB2RSTR_IOPGRST_Msk;
pub const RCC_APB2RSTR_TIM8RST_Pos: u32 = 13;
pub const RCC_APB2RSTR_TIM8RST_Msk: u32 = 0x1 << RCC_APB2RSTR_TIM8RST_Pos;
pub const RCC_APB2RSTR_TIM8RST: u32 = RCC_APB2RSTR_TIM8RST_Msk;
pub const RCC_APB2RSTR_ADC3RST_Pos: u32 = 15;
pub const RCC_APB2RSTR_ADC3RST_Msk: u32 = 0x1 << RCC_APB2RSTR_ADC3RST_Pos;
pub const RCC_APB2RSTR_ADC3RST: u32 = RCC_APB2RSTR_ADC3RST_Msk;
pub const RCC_APB1RSTR_TIM2RST_Pos: u32 = 0;
pub const RCC_APB1RSTR_TIM2RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM2RST_Pos;
pub const RCC_APB1RSTR_TIM2RST: u32 = RCC_APB1RSTR_TIM2RST_Msk;
pub const RCC_APB1RSTR_TIM3RST_Pos: u32 = 1;
pub const RCC_APB1RSTR_TIM3RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM3RST_Pos;
pub const RCC_APB1RSTR_TIM3RST: u32 = RCC_APB1RSTR_TIM3RST_Msk;
pub const RCC_APB1RSTR_WWDGRST_Pos: u32 = 11;
pub const RCC_APB1RSTR_WWDGRST_Msk: u32 = 0x1 << RCC_APB1RSTR_WWDGRST_Pos;
pub const RCC_APB1RSTR_WWDGRST: u32 = RCC_APB1RSTR_WWDGRST_Msk;
pub const RCC_APB1RSTR_USART2RST_Pos: u32 = 17;
pub const RCC_APB1RSTR_USART2RST_Msk: u32 = 0x1 << RCC_APB1RSTR_USART2RST_Pos;
pub const RCC_APB1RSTR_USART2RST: u32 = RCC_APB1RSTR_USART2RST_Msk;
pub const RCC_APB1RSTR_I2C1RST_Pos: u32 = 21;
pub const RCC_APB1RSTR_I2C1RST_Msk: u32 = 0x1 << RCC_APB1RSTR_I2C1RST_Pos;
pub const RCC_APB1RSTR_I2C1RST: u32 = RCC_APB1RSTR_I2C1RST_Msk;
pub const RCC_APB1RSTR_CAN1RST_Pos: u32 = 25;
pub const RCC_APB1RSTR_CAN1RST_Msk: u32 = 0x1 << RCC_APB1RSTR_CAN1RST_Pos;
pub const RCC_APB1RSTR_CAN1RST: u32 = RCC_APB1RSTR_CAN1RST_Msk;
pub const RCC_APB1RSTR_BKPRST_Pos: u32 = 27;
pub const RCC_APB1RSTR_BKPRST_Msk: u32 = 0x1 << RCC_APB1RSTR_BKPRST_Pos;
pub const RCC_APB1RSTR_BKPRST: u32 = RCC_APB1RSTR_BKPRST_Msk;
pub const RCC_APB1RSTR_PWRRST_Pos: u32 = 28;
pub const RCC_APB1RSTR_PWRRST_Msk: u32 = 0x1 << RCC_APB1RSTR_PWRRST_Pos;
pub const RCC_APB1RSTR_PWRRST: u32 = RCC_APB1RSTR_PWRRST_Msk;
pub const RCC_APB1RSTR_TIM4RST_Pos: u32 = 2;
pub const RCC_APB1RSTR_TIM4RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM4RST_Pos;
pub const RCC_APB1RSTR_TIM4RST: u32 = RCC_APB1RSTR_TIM4RST_Msk;
pub const RCC_APB1RSTR_SPI2RST_Pos: u32 = 14;
pub const RCC_APB1RSTR_SPI2RST_Msk: u32 = 0x1 << RCC_APB1RSTR_SPI2RST_Pos;
pub const RCC_APB1RSTR_SPI2RST: u32 = RCC_APB1RSTR_SPI2RST_Msk;
pub const RCC_APB1RSTR_USART3RST_Pos: u32 = 18;
pub const RCC_APB1RSTR_USART3RST_Msk: u32 = 0x1 << RCC_APB1RSTR_USART3RST_Pos;
pub const RCC_APB1RSTR_USART3RST: u32 = RCC_APB1RSTR_USART3RST_Msk;
pub const RCC_APB1RSTR_I2C2RST_Pos: u32 = 22;
pub const RCC_APB1RSTR_I2C2RST_Msk: u32 = 0x1 << RCC_APB1RSTR_I2C2RST_Pos;
pub const RCC_APB1RSTR_I2C2RST: u32 = RCC_APB1RSTR_I2C2RST_Msk;
pub const RCC_APB1RSTR_USBRST_Pos: u32 = 23;
pub const RCC_APB1RSTR_USBRST_Msk: u32 = 0x1 << RCC_APB1RSTR_USBRST_Pos;
pub const RCC_APB1RSTR_USBRST: u32 = RCC_APB1RSTR_USBRST_Msk;
pub const RCC_APB1RSTR_TIM5RST_Pos: u32 = 3;
pub const RCC_APB1RSTR_TIM5RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM5RST_Pos;
pub const RCC_APB1RSTR_TIM5RST: u32 = RCC_APB1RSTR_TIM5RST_Msk;
pub const RCC_APB1RSTR_TIM6RST_Pos: u32 = 4;
pub const RCC_APB1RSTR_TIM6RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM6RST_Pos;
pub const RCC_APB1RSTR_TIM6RST: u32 = RCC_APB1RSTR_TIM6RST_Msk;
pub const RCC_APB1RSTR_TIM7RST_Pos: u32 = 5;
pub const RCC_APB1RSTR_TIM7RST_Msk: u32 = 0x1 << RCC_APB1RSTR_TIM7RST_Pos;
pub const RCC_APB1RSTR_TIM7RST: u32 = RCC_APB1RSTR_TIM7RST_Msk;
pub const RCC_APB1RSTR_SPI3RST_Pos: u32 = 15;
pub const RCC_APB1RSTR_SPI3RST_Msk: u32 = 0x1 << RCC_APB1RSTR_SPI3RST_Pos;
pub const RCC_APB1RSTR_SPI3RST: u32 = RCC_APB1RSTR_SPI3RST_Msk;
pub const RCC_APB1RSTR_UART4RST_Pos: u32 = 19;
pub const RCC_APB1RSTR_UART4RST_Msk: u32 = 0x1 << RCC_APB1RSTR_UART4RST_Pos;
pub const RCC_APB1RSTR_UART4RST: u32 = RCC_APB1RSTR_UART4RST_Msk;
pub const RCC_APB1RSTR_UART5RST_Pos: u32 = 20;
pub const RCC_APB1RSTR_UART5RST_Msk: u32 = 0x1 << RCC_APB1RSTR_UART5RST_Pos;
pub const RCC_APB1RSTR_UART5RST: u32 = RCC_APB1RSTR_UART5RST_Msk;
pub const RCC_APB1RSTR_DACRST_Pos: u32 = 29;
pub const RCC_APB1RSTR_DACRST_Msk: u32 = 0x1 << RCC_APB1RSTR_DACRST_Pos;
pub const RCC_APB1RSTR_DACRST: u32 = RCC_APB1RSTR_DACRST_Msk;
pub const RCC_AHBENR_DMA1EN_Pos: u32 = 0;
pub const RCC_AHBENR_DMA1EN_Msk: u32 = 0x1 << RCC_AHBENR_DMA1EN_Pos;
pub const RCC_AHBENR_DMA1EN: u32 = RCC_AHBENR_DMA1EN_Msk;
pub const RCC_AHBENR_SRAMEN_Pos: u32 = 2;
pub const RCC_AHBENR_SRAMEN_Msk: u32 = 0x1 << RCC_AHBENR_SRAMEN_Pos;
pub const RCC_AHBENR_SRAMEN: u32 = RCC_AHBENR_SRAMEN_Msk;
pub const RCC_AHBENR_FLITFEN_Pos: u32 = 4;
pub const RCC_AHBENR_FLITFEN_Msk: u32 = 0x1 << RCC_AHBENR_FLITFEN_Pos;
pub const RCC_AHBENR_FLITFEN: u32 = RCC_AHBENR_FLITFEN_Msk;
pub const RCC_AHBENR_CRCEN_Pos: u32 = 6;
pub const RCC_AHBENR_CRCEN_Msk: u32 = 0x1 << RCC_AHBENR_CRCEN_Pos;
pub const RCC_AHBENR_CRCEN: u32 = RCC_AHBENR_CRCEN_Msk;
pub const RCC_AHBENR_DMA2EN_Pos: u32 = 1;
pub const RCC_AHBENR_DMA2EN_Msk: u32 = 0x1 << RCC_AHBENR_DMA2EN_Pos;
pub const RCC_AHBENR_DMA2EN: u32 = RCC_AHBENR_DMA2EN_Msk;
pub const RCC_AHBENR_FSMCEN_Pos: u32 = 8;
pub const RCC_AHBENR_FSMCEN_Msk: u32 = 0x1 << RCC_AHBENR_FSMCEN_Pos;
pub const RCC_AHBENR_FSMCEN: u32 = RCC_AHBENR_FSMCEN_Msk;
pub const RCC_AHBENR_SDIOEN_Pos: u32 = 10;
pub const RCC_AHBENR_SDIOEN_Msk: u32 = 0x1 << RCC_AHBENR_SDIOEN_Pos;
pub const RCC_AHBENR_SDIOEN: u32 = RCC_AHBENR_SDIOEN_Msk;
pub const RCC_APB2ENR_AFIOEN_Pos: u32 = 0;
pub const RCC_APB2ENR_AFIOEN_Msk: u32 = 0x1 << RCC_APB2ENR_AFIOEN_Pos;
pub const RCC_APB2ENR_AFIOEN: u32 = RCC_APB2ENR_AFIOEN_Msk;
pub const RCC_APB2ENR_IOPAEN_Pos: u32 = 2;
pub const RCC_APB2ENR_IOPAEN_Msk: u32 = 0x1 << RCC_APB2ENR_IOPAEN_Pos;
pub const RCC_APB2ENR_IOPAEN: u32 = RCC_APB2ENR_IOPAEN_Msk;
pub const RCC_APB2ENR_IOPBEN_Pos: u32 = 3;
pub const RCC_APB2ENR_IOPBEN_Msk: u32 = 0x1 << RCC_APB2ENR_IOPBEN_Pos;
pub const RCC_APB2ENR_IOPBEN: u32 = RCC_APB2ENR_IOPBEN_Msk;
pub const RCC_APB2ENR_IOPCEN_Pos: u32 = 4;
pub const RCC_APB2ENR_IOPCEN_Msk: u32 = 0x1 << RCC_APB2ENR_IOPCEN_Pos;
pub const RCC_APB2ENR_IOPCEN: u32 = RCC_APB2ENR_IOPCEN_Msk;
pub const RCC_APB2ENR_IOPDEN_Pos: u32 = 5;
pub const RCC_APB2ENR_IOPDEN_Msk: u32 = 0x1 << RCC_APB2ENR_IOPDEN_Pos;
pub const RCC_APB2ENR_IOPDEN: u32 = RCC_APB2ENR_IOPDEN_Msk;
pub const RCC_APB2ENR_ADC1EN_Pos: u32 = 9;
pub const RCC_APB2ENR_ADC1EN_Msk: u32 = 0x1 << RCC_APB2ENR_ADC1EN_Pos;
pub const RCC_APB2ENR_ADC1EN: u32 = RCC_APB2ENR_ADC1EN_Msk;
pub const RCC_APB2ENR_ADC2EN_Pos: u32 = 10;
pub const RCC_APB2ENR_ADC2EN_Msk: u32 = 0x1 << RCC_APB2ENR_ADC2EN_Pos;
pub const RCC_APB2ENR_ADC2EN: u32 = RCC_APB2ENR_ADC2EN_Msk;
pub const RCC_APB2ENR_TIM1EN_Pos: u32 = 11;
pub const RCC_APB2ENR_TIM1EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM1EN_Pos;
pub const RCC_APB2ENR_TIM1EN: u32 = RCC_APB2ENR_TIM1EN_Msk;
pub const RCC_APB2ENR_SPI1EN_Pos: u32 = 12;
pub const RCC_APB2ENR_SPI1EN_Msk: u32 = 0x1 << RCC_APB2ENR_SPI1EN_Pos;
pub const RCC_APB2ENR_SPI1EN: u32 = RCC_APB2ENR_SPI1EN_Msk;
pub const RCC_APB2ENR_USART1EN_Pos: u32 = 14;
pub const RCC_APB2ENR_USART1EN_Msk: u32 = 0x1 << RCC_APB2ENR_USART1EN_Pos;
pub const RCC_APB2ENR_USART1EN: u32 = RCC_APB2ENR_USART1EN_Msk;
pub const RCC_APB2ENR_IOPEEN_Pos: u32 = 6;
pub const RCC_APB2ENR_IOPEEN_Msk: u32 = 0x1 << RCC_APB2ENR_IOPEEN_Pos;
pub const RCC_APB2ENR_IOPEEN: u32 = RCC_APB2ENR_IOPEEN_Msk;
pub const RCC_APB2ENR_IOPFEN_Pos: u32 = 7;
pub const RCC_APB2ENR_IOPFEN_Msk: u32 = 0x1 << RCC_APB2ENR_IOPFEN_Pos;
pub const RCC_APB2ENR_IOPFEN: u32 = RCC_APB2ENR_IOPFEN_Msk;
pub const RCC_APB2ENR_IOPGEN_Pos: u32 = 8;
pub const RCC_APB2ENR_IOPGEN_Msk: u32 = 0x1 << RCC_APB2ENR_IOPGEN_Pos;
pub const RCC_APB2ENR_IOPGEN: u32 = RCC_APB2ENR_IOPGEN_Msk;
pub const RCC_APB2ENR_TIM8EN_Pos: u32 = 13;
pub const RCC_APB2ENR_TIM8EN_Msk: u32 = 0x1 << RCC_APB2ENR_TIM8EN_Pos;
pub const RCC_APB2ENR_TIM8EN: u32 = RCC_APB2ENR_TIM8EN_Msk;
pub const RCC_APB2ENR_ADC3EN_Pos: u32 = 15;
pub const RCC_APB2ENR_ADC3EN_Msk: u32 = 0x1 << RCC_APB2ENR_ADC3EN_Pos;
pub const RCC_APB2ENR_ADC3EN: u32 = RCC_APB2ENR_ADC3EN_Msk;
pub const RCC_APB1ENR_TIM2EN_Pos: u32 = 0;
pub const RCC_APB1ENR_TIM2EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM2EN_Pos;
pub const RCC_APB1ENR_TIM2EN: u32 = RCC_APB1ENR_TIM2EN_Msk;
pub const RCC_APB1ENR_TIM3EN_Pos: u32 = 1;
pub const RCC_APB1ENR_TIM3EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM3EN_Pos;
pub const RCC_APB1ENR_TIM3EN: u32 = RCC_APB1ENR_TIM3EN_Msk;
pub const RCC_APB1ENR_WWDGEN_Pos: u32 = 11;
pub const RCC_APB1ENR_WWDGEN_Msk: u32 = 0x1 << RCC_APB1ENR_WWDGEN_Pos;
pub const RCC_APB1ENR_WWDGEN: u32 = RCC_APB1ENR_WWDGEN_Msk;
pub const RCC_APB1ENR_USART2EN_Pos: u32 = 17;
pub const RCC_APB1ENR_USART2EN_Msk: u32 = 0x1 << RCC_APB1ENR_USART2EN_Pos;
pub const RCC_APB1ENR_USART2EN: u32 = RCC_APB1ENR_USART2EN_Msk;
pub const RCC_APB1ENR_I2C1EN_Pos: u32 = 21;
pub const RCC_APB1ENR_I2C1EN_Msk: u32 = 0x1 << RCC_APB1ENR_I2C1EN_Pos;
pub const RCC_APB1ENR_I2C1EN: u32 = RCC_APB1ENR_I2C1EN_Msk;
pub const RCC_APB1ENR_CAN1EN_Pos: u32 = 25;
pub const RCC_APB1ENR_CAN1EN_Msk: u32 = 0x1 << RCC_APB1ENR_CAN1EN_Pos;
pub const RCC_APB1ENR_CAN1EN: u32 = RCC_APB1ENR_CAN1EN_Msk;
pub const RCC_APB1ENR_BKPEN_Pos: u32 = 27;
pub const RCC_APB1ENR_BKPEN_Msk: u32 = 0x1 << RCC_APB1ENR_BKPEN_Pos;
pub const RCC_APB1ENR_BKPEN: u32 = RCC_APB1ENR_BKPEN_Msk;
pub const RCC_APB1ENR_PWREN_Pos: u32 = 28;
pub const RCC_APB1ENR_PWREN_Msk: u32 = 0x1 << RCC_APB1ENR_PWREN_Pos;
pub const RCC_APB1ENR_PWREN: u32 = RCC_APB1ENR_PWREN_Msk;
pub const RCC_APB1ENR_TIM4EN_Pos: u32 = 2;
pub const RCC_APB1ENR_TIM4EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM4EN_Pos;
pub const RCC_APB1ENR_TIM4EN: u32 = RCC_APB1ENR_TIM4EN_Msk;
pub const RCC_APB1ENR_SPI2EN_Pos: u32 = 14;
pub const RCC_APB1ENR_SPI2EN_Msk: u32 = 0x1 << RCC_APB1ENR_SPI2EN_Pos;
pub const RCC_APB1ENR_SPI2EN: u32 = RCC_APB1ENR_SPI2EN_Msk;
pub const RCC_APB1ENR_USART3EN_Pos: u32 = 18;
pub const RCC_APB1ENR_USART3EN_Msk: u32 = 0x1 << RCC_APB1ENR_USART3EN_Pos;
pub const RCC_APB1ENR_USART3EN: u32 = RCC_APB1ENR_USART3EN_Msk;
pub const RCC_APB1ENR_I2C2EN_Pos: u32 = 22;
pub const RCC_APB1ENR_I2C2EN_Msk: u32 = 0x1 << RCC_APB1ENR_I2C2EN_Pos;
pub const RCC_APB1ENR_I2C2EN: u32 = RCC_APB1ENR_I2C2EN_Msk;
pub const RCC_APB1ENR_USBEN_Pos: u32 = 23;
pub const RCC_APB1ENR_USBEN_Msk: u32 = 0x1 << RCC_APB1ENR_USBEN_Pos;
pub const RCC_APB1ENR_USBEN: u32 = RCC_APB1ENR_USBEN_Msk;
pub const RCC_APB1ENR_TIM5EN_Pos: u32 = 3;
pub const RCC_APB1ENR_TIM5EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM5EN_Pos;
pub const RCC_APB1ENR_TIM5EN: u32 = RCC_APB1ENR_TIM5EN_Msk;
pub const RCC_APB1ENR_TIM6EN_Pos: u32 = 4;
pub const RCC_APB1ENR_TIM6EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM6EN_Pos;
pub const RCC_APB1ENR_TIM6EN: u32 = RCC_APB1ENR_TIM6EN_Msk;
pub const RCC_APB1ENR_TIM7EN_Pos: u32 = 5;
pub const RCC_APB1ENR_TIM7EN_Msk: u32 = 0x1 << RCC_APB1ENR_TIM7EN_Pos;
pub const RCC_APB1ENR_TIM7EN: u32 = RCC_APB1ENR_TIM7EN_Msk;
pub const RCC_APB1ENR_SPI3EN_Pos: u32 = 15;
pub const RCC_APB1ENR_SPI3EN_Msk: u32 = 0x1 << RCC_APB1ENR_SPI3EN_Pos;
pub const RCC_APB1ENR_SPI3EN: u32 = RCC_APB1ENR_SPI3EN_Msk;
pub const RCC_APB1ENR_UART4EN_Pos: u32 = 19;
pub const RCC_APB1ENR_UART4EN_Msk: u32 = 0x1 << RCC_APB1ENR_UART4EN_Pos;
pub const RCC_APB1ENR_UART4EN: u32 = RCC_APB1ENR_UART4EN_Msk;
pub const RCC_APB1ENR_UART5EN_Pos: u32 = 20;
pub const RCC_APB1ENR_UART5EN_Msk: u32 = 0x1 << RCC_APB1ENR_UART5EN_Pos;
pub const RCC_APB1ENR_UART5EN: u32 = RCC_APB1ENR_UART5EN_Msk;
pub const RCC_APB1ENR_DACEN_Pos: u32 = 29;
pub const RCC_APB1ENR_DACEN_Msk: u32 = 0x1 << RCC_APB1ENR_DACEN_Pos;
pub const RCC_APB1ENR_DACEN: u32 = RCC_APB1ENR_DACEN_Msk;
pub const RCC_BDCR_LSEON_Pos: u32 = 0;
pub const RCC_BDCR_LSEON_Msk: u32 = 0x1 << RCC_BDCR_LSEON_Pos;
pub const RCC_BDCR_LSEON: u32 = RCC_BDCR_LSEON_Msk;
pub const RCC_BDCR_LSERDY_Pos: u32 = 1;
pub const RCC_BDCR_LSERDY_Msk: u32 = 0x1 << RCC_BDCR_LSERDY_Pos;
pub const RCC_BDCR_LSERDY: u32 = RCC_BDCR_LSERDY_Msk;
pub const RCC_BDCR_LSEBYP_Pos: u32 = 2;
pub const RCC_BDCR_LSEBYP_Msk: u32 = 0x1 << RCC_BDCR_LSEBYP_Pos;
pub const RCC_BDCR_LSEBYP: u32 = RCC_BDCR_LSEBYP_Msk;
pub const RCC_BDCR_RTCSEL_Pos: u32 = 8;
pub const RCC_BDCR_RTCSEL_Msk: u32 = 0x3 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCSEL: u32 = RCC_BDCR_RTCSEL_Msk;
pub const RCC_BDCR_RTCSEL_0: u32 = 0x1 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCSEL_1: u32 = 0x2 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCSEL_NOCLOCK: u32 = 0x00000000;
pub const RCC_BDCR_RTCSEL_LSE: u32 = 0x00000100;
pub const RCC_BDCR_RTCSEL_LSI: u32 = 0x00000200;
pub const RCC_BDCR_RTCSEL_HSE: u32 = 0x00000300;
pub const RCC_BDCR_RTCEN_Pos: u32 = 15;
pub const RCC_BDCR_RTCEN_Msk: u32 = 0x1 << RCC_BDCR_RTCEN_Pos;
pub const RCC_BDCR_RTCEN: u32 = RCC_BDCR_RTCEN_Msk;
pub const RCC_BDCR_BDRST_Pos: u32 = 16;
pub const RCC_BDCR_BDRST_Msk: u32 = 0x1 << RCC_BDCR_BDRST_Pos;
pub const RCC_BDCR_BDRST: u32 = RCC_BDCR_BDRST_Msk;
pub const RCC_CSR_LSION_Pos: u32 = 0;
pub const RCC_CSR_LSION_Msk: u32 = 0x1 << RCC_CSR_LSION_Pos;
pub const RCC_CSR_LSION: u32 = RCC_CSR_LSION_Msk;
pub const RCC_CSR_LSIRDY_Pos: u32 = 1;
pub const RCC_CSR_LSIRDY_Msk: u32 = 0x1 << RCC_CSR_LSIRDY_Pos;
pub const RCC_CSR_LSIRDY: u32 = RCC_CSR_LSIRDY_Msk;
pub const RCC_CSR_RMVF_Pos: u32 = 24;
pub const RCC_CSR_RMVF_Msk: u32 = 0x1 << RCC_CSR_RMVF_Pos;
pub const RCC_CSR_RMVF: u32 = RCC_CSR_RMVF_Msk;
pub const RCC_CSR_PINRSTF_Pos: u32 = 26;
pub const RCC_CSR_PINRSTF_Msk: u32 = 0x1 << RCC_CSR_PINRSTF_Pos;
pub const RCC_CSR_PINRSTF: u32 = RCC_CSR_PINRSTF_Msk;
pub const RCC_CSR_PORRSTF_Pos: u32 = 27;
pub const RCC_CSR_PORRSTF_Msk: u32 = 0x1 << RCC_CSR_PORRSTF_Pos;
pub const RCC_CSR_PORRSTF: u32 = RCC_CSR_PORRSTF_Msk;
pub const RCC_CSR_SFTRSTF_Pos: u32 = 28;
pub const RCC_CSR_SFTRSTF_Msk: u32 = 0x1 << RCC_CSR_SFTRSTF_Pos;
pub const RCC_CSR_SFTRSTF: u32 = RCC_CSR_SFTRSTF_Msk;
pub const RCC_CSR_IWDGRSTF_Pos: u32 = 29;
pub const RCC_CSR_IWDGRSTF_Msk: u32 = 0x1 << RCC_CSR_IWDGRSTF_Pos;
pub const RCC_CSR_IWDGRSTF: u32 = RCC_CSR_IWDGRSTF_Msk;
pub const RCC_CSR_WWDGRSTF_Pos: u32 = 30;
pub const RCC_CSR_WWDGRSTF_Msk: u32 = 0x1 << RCC_CSR_WWDGRSTF_Pos;
pub const RCC_CSR_WWDGRSTF: u32 = RCC_CSR_WWDGRSTF_Msk;
pub const RCC_CSR_LPWRRSTF_Pos: u32 = 31;
pub const RCC_CSR_LPWRRSTF_Msk: u32 = 0x1 << RCC_CSR_LPWRRSTF_Pos;
pub const RCC_CSR_LPWRRSTF: u32 = RCC_CSR_LPWRRSTF_Msk;
pub const GPIO_CRL_MODE_Pos: u32 = 0;
pub const GPIO_CRL_MODE_Msk: u32 = 0x33333333 << GPIO_CRL_MODE_Pos;
pub const GPIO_CRL_MODE: u32 = GPIO_CRL_MODE_Msk;
pub const GPIO_CRL_MODE0_Pos: u32 = 0;
pub const GPIO_CRL_MODE0_Msk: u32 = 0x3 << GPIO_CRL_MODE0_Pos;
pub const GPIO_CRL_MODE0: u32 = GPIO_CRL_MODE0_Msk;
pub const GPIO_CRL_MODE0_0: u32 = 0x1 << GPIO_CRL_MODE0_Pos;
pub const GPIO_CRL_MODE0_1: u32 = 0x2 << GPIO_CRL_MODE0_Pos;
pub const GPIO_CRL_MODE1_Pos: u32 = 4;
pub const GPIO_CRL_MODE1_Msk: u32 = 0x3 << GPIO_CRL_MODE1_Pos;
pub const GPIO_CRL_MODE1: u32 = GPIO_CRL_MODE1_Msk;
pub const GPIO_CRL_MODE1_0: u32 = 0x1 << GPIO_CRL_MODE1_Pos;
pub const GPIO_CRL_MODE1_1: u32 = 0x2 << GPIO_CRL_MODE1_Pos;
pub const GPIO_CRL_MODE2_Pos: u32 = 8;
pub const GPIO_CRL_MODE2_Msk: u32 = 0x3 << GPIO_CRL_MODE2_Pos;
pub const GPIO_CRL_MODE2: u32 = GPIO_CRL_MODE2_Msk;
pub const GPIO_CRL_MODE2_0: u32 = 0x1 << GPIO_CRL_MODE2_Pos;
pub const GPIO_CRL_MODE2_1: u32 = 0x2 << GPIO_CRL_MODE2_Pos;
pub const GPIO_CRL_MODE3_Pos: u32 = 12;
pub const GPIO_CRL_MODE3_Msk: u32 = 0x3 << GPIO_CRL_MODE3_Pos;
pub const GPIO_CRL_MODE3: u32 = GPIO_CRL_MODE3_Msk;
pub const GPIO_CRL_MODE3_0: u32 = 0x1 << GPIO_CRL_MODE3_Pos;
pub const GPIO_CRL_MODE3_1: u32 = 0x2 << GPIO_CRL_MODE3_Pos;
pub const GPIO_CRL_MODE4_Pos: u32 = 16;
pub const GPIO_CRL_MODE4_Msk: u32 = 0x3 << GPIO_CRL_MODE4_Pos;
pub const GPIO_CRL_MODE4: u32 = GPIO_CRL_MODE4_Msk;
pub const GPIO_CRL_MODE4_0: u32 = 0x1 << GPIO_CRL_MODE4_Pos;
pub const GPIO_CRL_MODE4_1: u32 = 0x2 << GPIO_CRL_MODE4_Pos;
pub const GPIO_CRL_MODE5_Pos: u32 = 20;
pub const GPIO_CRL_MODE5_Msk: u32 = 0x3 << GPIO_CRL_MODE5_Pos;
pub const GPIO_CRL_MODE5: u32 = GPIO_CRL_MODE5_Msk;
pub const GPIO_CRL_MODE5_0: u32 = 0x1 << GPIO_CRL_MODE5_Pos;
pub const GPIO_CRL_MODE5_1: u32 = 0x2 << GPIO_CRL_MODE5_Pos;
pub const GPIO_CRL_MODE6_Pos: u32 = 24;
pub const GPIO_CRL_MODE6_Msk: u32 = 0x3 << GPIO_CRL_MODE6_Pos;
pub const GPIO_CRL_MODE6: u32 = GPIO_CRL_MODE6_Msk;
pub const GPIO_CRL_MODE6_0: u32 = 0x1 << GPIO_CRL_MODE6_Pos;
pub const GPIO_CRL_MODE6_1: u32 = 0x2 << GPIO_CRL_MODE6_Pos;
pub const GPIO_CRL_MODE7_Pos: u32 = 28;
pub const GPIO_CRL_MODE7_Msk: u32 = 0x3 << GPIO_CRL_MODE7_Pos;
pub const GPIO_CRL_MODE7: u32 = GPIO_CRL_MODE7_Msk;
pub const GPIO_CRL_MODE7_0: u32 = 0x1 << GPIO_CRL_MODE7_Pos;
pub const GPIO_CRL_MODE7_1: u32 = 0x2 << GPIO_CRL_MODE7_Pos;
pub const GPIO_CRL_CNF_Pos: u32 = 2;
pub const GPIO_CRL_CNF_Msk: u32 = 0x33333333 << GPIO_CRL_CNF_Pos;
pub const GPIO_CRL_CNF: u32 = GPIO_CRL_CNF_Msk;
pub const GPIO_CRL_CNF0_Pos: u32 = 2;
pub const GPIO_CRL_CNF0_Msk: u32 = 0x3 << GPIO_CRL_CNF0_Pos;
pub const GPIO_CRL_CNF0: u32 = GPIO_CRL_CNF0_Msk;
pub const GPIO_CRL_CNF0_0: u32 = 0x1 << GPIO_CRL_CNF0_Pos;
pub const GPIO_CRL_CNF0_1: u32 = 0x2 << GPIO_CRL_CNF0_Pos;
pub const GPIO_CRL_CNF1_Pos: u32 = 6;
pub const GPIO_CRL_CNF1_Msk: u32 = 0x3 << GPIO_CRL_CNF1_Pos;
pub const GPIO_CRL_CNF1: u32 = GPIO_CRL_CNF1_Msk;
pub const GPIO_CRL_CNF1_0: u32 = 0x1 << GPIO_CRL_CNF1_Pos;
pub const GPIO_CRL_CNF1_1: u32 = 0x2 << GPIO_CRL_CNF1_Pos;
pub const GPIO_CRL_CNF2_Pos: u32 = 10;
pub const GPIO_CRL_CNF2_Msk: u32 = 0x3 << GPIO_CRL_CNF2_Pos;
pub const GPIO_CRL_CNF2: u32 = GPIO_CRL_CNF2_Msk;
pub const GPIO_CRL_CNF2_0: u32 = 0x1 << GPIO_CRL_CNF2_Pos;
pub const GPIO_CRL_CNF2_1: u32 = 0x2 << GPIO_CRL_CNF2_Pos;
pub const GPIO_CRL_CNF3_Pos: u32 = 14;
pub const GPIO_CRL_CNF3_Msk: u32 = 0x3 << GPIO_CRL_CNF3_Pos;
pub const GPIO_CRL_CNF3: u32 = GPIO_CRL_CNF3_Msk;
pub const GPIO_CRL_CNF3_0: u32 = 0x1 << GPIO_CRL_CNF3_Pos;
pub const GPIO_CRL_CNF3_1: u32 = 0x2 << GPIO_CRL_CNF3_Pos;
pub const GPIO_CRL_CNF4_Pos: u32 = 18;
pub const GPIO_CRL_CNF4_Msk: u32 = 0x3 << GPIO_CRL_CNF4_Pos;
pub const GPIO_CRL_CNF4: u32 = GPIO_CRL_CNF4_Msk;
pub const GPIO_CRL_CNF4_0: u32 = 0x1 << GPIO_CRL_CNF4_Pos;
pub const GPIO_CRL_CNF4_1: u32 = 0x2 << GPIO_CRL_CNF4_Pos;
pub const GPIO_CRL_CNF5_Pos: u32 = 22;
pub const GPIO_CRL_CNF5_Msk: u32 = 0x3 << GPIO_CRL_CNF5_Pos;
pub const GPIO_CRL_CNF5: u32 = GPIO_CRL_CNF5_Msk;
pub const GPIO_CRL_CNF5_0: u32 = 0x1 << GPIO_CRL_CNF5_Pos;
pub const GPIO_CRL_CNF5_1: u32 = 0x2 << GPIO_CRL_CNF5_Pos;
pub const GPIO_CRL_CNF6_Pos: u32 = 26;
pub const GPIO_CRL_CNF6_Msk: u32 = 0x3 << GPIO_CRL_CNF6_Pos;
pub const GPIO_CRL_CNF6: u32 = GPIO_CRL_CNF6_Msk;
pub const GPIO_CRL_CNF6_0: u32 = 0x1 << GPIO_CRL_CNF6_Pos;
pub const GPIO_CRL_CNF6_1: u32 = 0x2 << GPIO_CRL_CNF6_Pos;
pub const GPIO_CRL_CNF7_Pos: u32 = 30;
pub const GPIO_CRL_CNF7_Msk: u32 = 0x3 << GPIO_CRL_CNF7_Pos;
pub const GPIO_CRL_CNF7: u32 = GPIO_CRL_CNF7_Msk;
pub const GPIO_CRL_CNF7_0: u32 = 0x1 << GPIO_CRL_CNF7_Pos;
pub const GPIO_CRL_CNF7_1: u32 = 0x2 << GPIO_CRL_CNF7_Pos;
pub const GPIO_CRH_MODE_Pos: u32 = 0;
pub const GPIO_CRH_MODE_Msk: u32 = 0x33333333 << GPIO_CRH_MODE_Pos;
pub const GPIO_CRH_MODE: u32 = GPIO_CRH_MODE_Msk;
pub const GPIO_CRH_MODE8_Pos: u32 = 0;
pub const GPIO_CRH_MODE8_Msk: u32 = 0x3 << GPIO_CRH_MODE8_Pos;
pub const GPIO_CRH_MODE8: u32 = GPIO_CRH_MODE8_Msk;
pub const GPIO_CRH_MODE8_0: u32 = 0x1 << GPIO_CRH_MODE8_Pos;
pub const GPIO_CRH_MODE8_1: u32 = 0x2 << GPIO_CRH_MODE8_Pos;
pub const GPIO_CRH_MODE9_Pos: u32 = 4;
pub const GPIO_CRH_MODE9_Msk: u32 = 0x3 << GPIO_CRH_MODE9_Pos;
pub const GPIO_CRH_MODE9: u32 = GPIO_CRH_MODE9_Msk;
pub const GPIO_CRH_MODE9_0: u32 = 0x1 << GPIO_CRH_MODE9_Pos;
pub const GPIO_CRH_MODE9_1: u32 = 0x2 << GPIO_CRH_MODE9_Pos;
pub const GPIO_CRH_MODE10_Pos: u32 = 8;
pub const GPIO_CRH_MODE10_Msk: u32 = 0x3 << GPIO_CRH_MODE10_Pos;
pub const GPIO_CRH_MODE10: u32 = GPIO_CRH_MODE10_Msk;
pub const GPIO_CRH_MODE10_0: u32 = 0x1 << GPIO_CRH_MODE10_Pos;
pub const GPIO_CRH_MODE10_1: u32 = 0x2 << GPIO_CRH_MODE10_Pos;
pub const GPIO_CRH_MODE11_Pos: u32 = 12;
pub const GPIO_CRH_MODE11_Msk: u32 = 0x3 << GPIO_CRH_MODE11_Pos;
pub const GPIO_CRH_MODE11: u32 = GPIO_CRH_MODE11_Msk;
pub const GPIO_CRH_MODE11_0: u32 = 0x1 << GPIO_CRH_MODE11_Pos;
pub const GPIO_CRH_MODE11_1: u32 = 0x2 << GPIO_CRH_MODE11_Pos;
pub const GPIO_CRH_MODE12_Pos: u32 = 16;
pub const GPIO_CRH_MODE12_Msk: u32 = 0x3 << GPIO_CRH_MODE12_Pos;
pub const GPIO_CRH_MODE12: u32 = GPIO_CRH_MODE12_Msk;
pub const GPIO_CRH_MODE12_0: u32 = 0x1 << GPIO_CRH_MODE12_Pos;
pub const GPIO_CRH_MODE12_1: u32 = 0x2 << GPIO_CRH_MODE12_Pos;
pub const GPIO_CRH_MODE13_Pos: u32 = 20;
pub const GPIO_CRH_MODE13_Msk: u32 = 0x3 << GPIO_CRH_MODE13_Pos;
pub const GPIO_CRH_MODE13: u32 = GPIO_CRH_MODE13_Msk;
pub const GPIO_CRH_MODE13_0: u32 = 0x1 << GPIO_CRH_MODE13_Pos;
pub const GPIO_CRH_MODE13_1: u32 = 0x2 << GPIO_CRH_MODE13_Pos;
pub const GPIO_CRH_MODE14_Pos: u32 = 24;
pub const GPIO_CRH_MODE14_Msk: u32 = 0x3 << GPIO_CRH_MODE14_Pos;
pub const GPIO_CRH_MODE14: u32 = GPIO_CRH_MODE14_Msk;
pub const GPIO_CRH_MODE14_0: u32 = 0x1 << GPIO_CRH_MODE14_Pos;
pub const GPIO_CRH_MODE14_1: u32 = 0x2 << GPIO_CRH_MODE14_Pos;
pub const GPIO_CRH_MODE15_Pos: u32 = 28;
pub const GPIO_CRH_MODE15_Msk: u32 = 0x3 << GPIO_CRH_MODE15_Pos;
pub const GPIO_CRH_MODE15: u32 = GPIO_CRH_MODE15_Msk;
pub const GPIO_CRH_MODE15_0: u32 = 0x1 << GPIO_CRH_MODE15_Pos;
pub const GPIO_CRH_MODE15_1: u32 = 0x2 << GPIO_CRH_MODE15_Pos;
pub const GPIO_CRH_CNF_Pos: u32 = 2;
pub const GPIO_CRH_CNF_Msk: u32 = 0x33333333 << GPIO_CRH_CNF_Pos;
pub const GPIO_CRH_CNF: u32 = GPIO_CRH_CNF_Msk;
pub const GPIO_CRH_CNF8_Pos: u32 = 2;
pub const GPIO_CRH_CNF8_Msk: u32 = 0x3 << GPIO_CRH_CNF8_Pos;
pub const GPIO_CRH_CNF8: u32 = GPIO_CRH_CNF8_Msk;
pub const GPIO_CRH_CNF8_0: u32 = 0x1 << GPIO_CRH_CNF8_Pos;
pub const GPIO_CRH_CNF8_1: u32 = 0x2 << GPIO_CRH_CNF8_Pos;
pub const GPIO_CRH_CNF9_Pos: u32 = 6;
pub const GPIO_CRH_CNF9_Msk: u32 = 0x3 << GPIO_CRH_CNF9_Pos;
pub const GPIO_CRH_CNF9: u32 = GPIO_CRH_CNF9_Msk;
pub const GPIO_CRH_CNF9_0: u32 = 0x1 << GPIO_CRH_CNF9_Pos;
pub const GPIO_CRH_CNF9_1: u32 = 0x2 << GPIO_CRH_CNF9_Pos;
pub const GPIO_CRH_CNF10_Pos: u32 = 10;
pub const GPIO_CRH_CNF10_Msk: u32 = 0x3 << GPIO_CRH_CNF10_Pos;
pub const GPIO_CRH_CNF10: u32 = GPIO_CRH_CNF10_Msk;
pub const GPIO_CRH_CNF10_0: u32 = 0x1 << GPIO_CRH_CNF10_Pos;
pub const GPIO_CRH_CNF10_1: u32 = 0x2 << GPIO_CRH_CNF10_Pos;
pub const GPIO_CRH_CNF11_Pos: u32 = 14;
pub const GPIO_CRH_CNF11_Msk: u32 = 0x3 << GPIO_CRH_CNF11_Pos;
pub const GPIO_CRH_CNF11: u32 = GPIO_CRH_CNF11_Msk;
pub const GPIO_CRH_CNF11_0: u32 = 0x1 << GPIO_CRH_CNF11_Pos;
pub const GPIO_CRH_CNF11_1: u32 = 0x2 << GPIO_CRH_CNF11_Pos;
pub const GPIO_CRH_CNF12_Pos: u32 = 18;
pub const GPIO_CRH_CNF12_Msk: u32 = 0x3 << GPIO_CRH_CNF12_Pos;
pub const GPIO_CRH_CNF12: u32 = GPIO_CRH_CNF12_Msk;
pub const GPIO_CRH_CNF12_0: u32 = 0x1 << GPIO_CRH_CNF12_Pos;
pub const GPIO_CRH_CNF12_1: u32 = 0x2 << GPIO_CRH_CNF12_Pos;
pub const GPIO_CRH_CNF13_Pos: u32 = 22;
pub const GPIO_CRH_CNF13_Msk: u32 = 0x3 << GPIO_CRH_CNF13_Pos;
pub const GPIO_CRH_CNF13: u32 = GPIO_CRH_CNF13_Msk;
pub const GPIO_CRH_CNF13_0: u32 = 0x1 << GPIO_CRH_CNF13_Pos;
pub const GPIO_CRH_CNF13_1: u32 = 0x2 << GPIO_CRH_CNF13_Pos;
pub const GPIO_CRH_CNF14_Pos: u32 = 26;
pub const GPIO_CRH_CNF14_Msk: u32 = 0x3 << GPIO_CRH_CNF14_Pos;
pub const GPIO_CRH_CNF14: u32 = GPIO_CRH_CNF14_Msk;
pub const GPIO_CRH_CNF14_0: u32 = 0x1 << GPIO_CRH_CNF14_Pos;
pub const GPIO_CRH_CNF14_1: u32 = 0x2 << GPIO_CRH_CNF14_Pos;
pub const GPIO_CRH_CNF15_Pos: u32 = 30;
pub const GPIO_CRH_CNF15_Msk: u32 = 0x3 << GPIO_CRH_CNF15_Pos;
pub const GPIO_CRH_CNF15: u32 = GPIO_CRH_CNF15_Msk;
pub const GPIO_CRH_CNF15_0: u32 = 0x1 << GPIO_CRH_CNF15_Pos;
pub const GPIO_CRH_CNF15_1: u32 = 0x2 << GPIO_CRH_CNF15_Pos;
pub const GPIO_IDR_IDR0_Pos: u32 = 0;
pub const GPIO_IDR_IDR0_Msk: u32 = 0x1 << GPIO_IDR_IDR0_Pos;
pub const GPIO_IDR_IDR0: u32 = GPIO_IDR_IDR0_Msk;
pub const GPIO_IDR_IDR1_Pos: u32 = 1;
pub const GPIO_IDR_IDR1_Msk: u32 = 0x1 << GPIO_IDR_IDR1_Pos;
pub const GPIO_IDR_IDR1: u32 = GPIO_IDR_IDR1_Msk;
pub const GPIO_IDR_IDR2_Pos: u32 = 2;
pub const GPIO_IDR_IDR2_Msk: u32 = 0x1 << GPIO_IDR_IDR2_Pos;
pub const GPIO_IDR_IDR2: u32 = GPIO_IDR_IDR2_Msk;
pub const GPIO_IDR_IDR3_Pos: u32 = 3;
pub const GPIO_IDR_IDR3_Msk: u32 = 0x1 << GPIO_IDR_IDR3_Pos;
pub const GPIO_IDR_IDR3: u32 = GPIO_IDR_IDR3_Msk;
pub const GPIO_IDR_IDR4_Pos: u32 = 4;
pub const GPIO_IDR_IDR4_Msk: u32 = 0x1 << GPIO_IDR_IDR4_Pos;
pub const GPIO_IDR_IDR4: u32 = GPIO_IDR_IDR4_Msk;
pub const GPIO_IDR_IDR5_Pos: u32 = 5;
pub const GPIO_IDR_IDR5_Msk: u32 = 0x1 << GPIO_IDR_IDR5_Pos;
pub const GPIO_IDR_IDR5: u32 = GPIO_IDR_IDR5_Msk;
pub const GPIO_IDR_IDR6_Pos: u32 = 6;
pub const GPIO_IDR_IDR6_Msk: u32 = 0x1 << GPIO_IDR_IDR6_Pos;
pub const GPIO_IDR_IDR6: u32 = GPIO_IDR_IDR6_Msk;
pub const GPIO_IDR_IDR7_Pos: u32 = 7;
pub const GPIO_IDR_IDR7_Msk: u32 = 0x1 << GPIO_IDR_IDR7_Pos;
pub const GPIO_IDR_IDR7: u32 = GPIO_IDR_IDR7_Msk;
pub const GPIO_IDR_IDR8_Pos: u32 = 8;
pub const GPIO_IDR_IDR8_Msk: u32 = 0x1 << GPIO_IDR_IDR8_Pos;
pub const GPIO_IDR_IDR8: u32 = GPIO_IDR_IDR8_Msk;
pub const GPIO_IDR_IDR9_Pos: u32 = 9;
pub const GPIO_IDR_IDR9_Msk: u32 = 0x1 << GPIO_IDR_IDR9_Pos;
pub const GPIO_IDR_IDR9: u32 = GPIO_IDR_IDR9_Msk;
pub const GPIO_IDR_IDR10_Pos: u32 = 10;
pub const GPIO_IDR_IDR10_Msk: u32 = 0x1 << GPIO_IDR_IDR10_Pos;
pub const GPIO_IDR_IDR10: u32 = GPIO_IDR_IDR10_Msk;
pub const GPIO_IDR_IDR11_Pos: u32 = 11;
pub const GPIO_IDR_IDR11_Msk: u32 = 0x1 << GPIO_IDR_IDR11_Pos;
pub const GPIO_IDR_IDR11: u32 = GPIO_IDR_IDR11_Msk;
pub const GPIO_IDR_IDR12_Pos: u32 = 12;
pub const GPIO_IDR_IDR12_Msk: u32 = 0x1 << GPIO_IDR_IDR12_Pos;
pub const GPIO_IDR_IDR12: u32 = GPIO_IDR_IDR12_Msk;
pub const GPIO_IDR_IDR13_Pos: u32 = 13;
pub const GPIO_IDR_IDR13_Msk: u32 = 0x1 << GPIO_IDR_IDR13_Pos;
pub const GPIO_IDR_IDR13: u32 = GPIO_IDR_IDR13_Msk;
pub const GPIO_IDR_IDR14_Pos: u32 = 14;
pub const GPIO_IDR_IDR14_Msk: u32 = 0x1 << GPIO_IDR_IDR14_Pos;
pub const GPIO_IDR_IDR14: u32 = GPIO_IDR_IDR14_Msk;
pub const GPIO_IDR_IDR15_Pos: u32 = 15;
pub const GPIO_IDR_IDR15_Msk: u32 = 0x1 << GPIO_IDR_IDR15_Pos;
pub const GPIO_IDR_IDR15: u32 = GPIO_IDR_IDR15_Msk;
pub const GPIO_ODR_ODR0_Pos: u32 = 0;
pub const GPIO_ODR_ODR0_Msk: u32 = 0x1 << GPIO_ODR_ODR0_Pos;
pub const GPIO_ODR_ODR0: u32 = GPIO_ODR_ODR0_Msk;
pub const GPIO_ODR_ODR1_Pos: u32 = 1;
pub const GPIO_ODR_ODR1_Msk: u32 = 0x1 << GPIO_ODR_ODR1_Pos;
pub const GPIO_ODR_ODR1: u32 = GPIO_ODR_ODR1_Msk;
pub const GPIO_ODR_ODR2_Pos: u32 = 2;
pub const GPIO_ODR_ODR2_Msk: u32 = 0x1 << GPIO_ODR_ODR2_Pos;
pub const GPIO_ODR_ODR2: u32 = GPIO_ODR_ODR2_Msk;
pub const GPIO_ODR_ODR3_Pos: u32 = 3;
pub const GPIO_ODR_ODR3_Msk: u32 = 0x1 << GPIO_ODR_ODR3_Pos;
pub const GPIO_ODR_ODR3: u32 = GPIO_ODR_ODR3_Msk;
pub const GPIO_ODR_ODR4_Pos: u32 = 4;
pub const GPIO_ODR_ODR4_Msk: u32 = 0x1 << GPIO_ODR_ODR4_Pos;
pub const GPIO_ODR_ODR4: u32 = GPIO_ODR_ODR4_Msk;
pub const GPIO_ODR_ODR5_Pos: u32 = 5;
pub const GPIO_ODR_ODR5_Msk: u32 = 0x1 << GPIO_ODR_ODR5_Pos;
pub const GPIO_ODR_ODR5: u32 = GPIO_ODR_ODR5_Msk;
pub const GPIO_ODR_ODR6_Pos: u32 = 6;
pub const GPIO_ODR_ODR6_Msk: u32 = 0x1 << GPIO_ODR_ODR6_Pos;
pub const GPIO_ODR_ODR6: u32 = GPIO_ODR_ODR6_Msk;
pub const GPIO_ODR_ODR7_Pos: u32 = 7;
pub const GPIO_ODR_ODR7_Msk: u32 = 0x1 << GPIO_ODR_ODR7_Pos;
pub const GPIO_ODR_ODR7: u32 = GPIO_ODR_ODR7_Msk;
pub const GPIO_ODR_ODR8_Pos: u32 = 8;
pub const GPIO_ODR_ODR8_Msk: u32 = 0x1 << GPIO_ODR_ODR8_Pos;
pub const GPIO_ODR_ODR8: u32 = GPIO_ODR_ODR8_Msk;
pub const GPIO_ODR_ODR9_Pos: u32 = 9;
pub const GPIO_ODR_ODR9_Msk: u32 = 0x1 << GPIO_ODR_ODR9_Pos;
pub const GPIO_ODR_ODR9: u32 = GPIO_ODR_ODR9_Msk;
pub const GPIO_ODR_ODR10_Pos: u32 = 10;
pub const GPIO_ODR_ODR10_Msk: u32 = 0x1 << GPIO_ODR_ODR10_Pos;
pub const GPIO_ODR_ODR10: u32 = GPIO_ODR_ODR10_Msk;
pub const GPIO_ODR_ODR11_Pos: u32 = 11;
pub const GPIO_ODR_ODR11_Msk: u32 = 0x1 << GPIO_ODR_ODR11_Pos;
pub const GPIO_ODR_ODR11: u32 = GPIO_ODR_ODR11_Msk;
pub const GPIO_ODR_ODR12_Pos: u32 = 12;
pub const GPIO_ODR_ODR12_Msk: u32 = 0x1 << GPIO_ODR_ODR12_Pos;
pub const GPIO_ODR_ODR12: u32 = GPIO_ODR_ODR12_Msk;
pub const GPIO_ODR_ODR13_Pos: u32 = 13;
pub const GPIO_ODR_ODR13_Msk: u32 = 0x1 << GPIO_ODR_ODR13_Pos;
pub const GPIO_ODR_ODR13: u32 = GPIO_ODR_ODR13_Msk;
pub const GPIO_ODR_ODR14_Pos: u32 = 14;
pub const GPIO_ODR_ODR14_Msk: u32 = 0x1 << GPIO_ODR_ODR14_Pos;
pub const GPIO_ODR_ODR14: u32 = GPIO_ODR_ODR14_Msk;
pub const GPIO_ODR_ODR15_Pos: u32 = 15;
pub const GPIO_ODR_ODR15_Msk: u32 = 0x1 << GPIO_ODR_ODR15_Pos;
pub const GPIO_ODR_ODR15: u32 = GPIO_ODR_ODR15_Msk;
pub const GPIO_BSRR_BS0_Pos: u32 = 0;
pub const GPIO_BSRR_BS0_Msk: u32 = 0x1 << GPIO_BSRR_BS0_Pos;
pub const GPIO_BSRR_BS0: u32 = GPIO_BSRR_BS0_Msk;
pub const GPIO_BSRR_BS1_Pos: u32 = 1;
pub const GPIO_BSRR_BS1_Msk: u32 = 0x1 << GPIO_BSRR_BS1_Pos;
pub const GPIO_BSRR_BS1: u32 = GPIO_BSRR_BS1_Msk;
pub const GPIO_BSRR_BS2_Pos: u32 = 2;
pub const GPIO_BSRR_BS2_Msk: u32 = 0x1 << GPIO_BSRR_BS2_Pos;
pub const GPIO_BSRR_BS2: u32 = GPIO_BSRR_BS2_Msk;
pub const GPIO_BSRR_BS3_Pos: u32 = 3;
pub const GPIO_BSRR_BS3_Msk: u32 = 0x1 << GPIO_BSRR_BS3_Pos;
pub const GPIO_BSRR_BS3: u32 = GPIO_BSRR_BS3_Msk;
pub const GPIO_BSRR_BS4_Pos: u32 = 4;
pub const GPIO_BSRR_BS4_Msk: u32 = 0x1 << GPIO_BSRR_BS4_Pos;
pub const GPIO_BSRR_BS4: u32 = GPIO_BSRR_BS4_Msk;
pub const GPIO_BSRR_BS5_Pos: u32 = 5;
pub const GPIO_BSRR_BS5_Msk: u32 = 0x1 << GPIO_BSRR_BS5_Pos;
pub const GPIO_BSRR_BS5: u32 = GPIO_BSRR_BS5_Msk;
pub const GPIO_BSRR_BS6_Pos: u32 = 6;
pub const GPIO_BSRR_BS6_Msk: u32 = 0x1 << GPIO_BSRR_BS6_Pos;
pub const GPIO_BSRR_BS6: u32 = GPIO_BSRR_BS6_Msk;
pub const GPIO_BSRR_BS7_Pos: u32 = 7;
pub const GPIO_BSRR_BS7_Msk: u32 = 0x1 << GPIO_BSRR_BS7_Pos;
pub const GPIO_BSRR_BS7: u32 = GPIO_BSRR_BS7_Msk;
pub const GPIO_BSRR_BS8_Pos: u32 = 8;
pub const GPIO_BSRR_BS8_Msk: u32 = 0x1 << GPIO_BSRR_BS8_Pos;
pub const GPIO_BSRR_BS8: u32 = GPIO_BSRR_BS8_Msk;
pub const GPIO_BSRR_BS9_Pos: u32 = 9;
pub const GPIO_BSRR_BS9_Msk: u32 = 0x1 << GPIO_BSRR_BS9_Pos;
pub const GPIO_BSRR_BS9: u32 = GPIO_BSRR_BS9_Msk;
pub const GPIO_BSRR_BS10_Pos: u32 = 10;
pub const GPIO_BSRR_BS10_Msk: u32 = 0x1 << GPIO_BSRR_BS10_Pos;
pub const GPIO_BSRR_BS10: u32 = GPIO_BSRR_BS10_Msk;
pub const GPIO_BSRR_BS11_Pos: u32 = 11;
pub const GPIO_BSRR_BS11_Msk: u32 = 0x1 << GPIO_BSRR_BS11_Pos;
pub const GPIO_BSRR_BS11: u32 = GPIO_BSRR_BS11_Msk;
pub const GPIO_BSRR_BS12_Pos: u32 = 12;
pub const GPIO_BSRR_BS12_Msk: u32 = 0x1 << GPIO_BSRR_BS12_Pos;
pub const GPIO_BSRR_BS12: u32 = GPIO_BSRR_BS12_Msk;
pub const GPIO_BSRR_BS13_Pos: u32 = 13;
pub const GPIO_BSRR_BS13_Msk: u32 = 0x1 << GPIO_BSRR_BS13_Pos;
pub const GPIO_BSRR_BS13: u32 = GPIO_BSRR_BS13_Msk;
pub const GPIO_BSRR_BS14_Pos: u32 = 14;
pub const GPIO_BSRR_BS14_Msk: u32 = 0x1 << GPIO_BSRR_BS14_Pos;
pub const GPIO_BSRR_BS14: u32 = GPIO_BSRR_BS14_Msk;
pub const GPIO_BSRR_BS15_Pos: u32 = 15;
pub const GPIO_BSRR_BS15_Msk: u32 = 0x1 << GPIO_BSRR_BS15_Pos;
pub const GPIO_BSRR_BS15: u32 = GPIO_BSRR_BS15_Msk;
pub const GPIO_BSRR_BR0_Pos: u32 = 16;
pub const GPIO_BSRR_BR0_Msk: u32 = 0x1 << GPIO_BSRR_BR0_Pos;
pub const GPIO_BSRR_BR0: u32 = GPIO_BSRR_BR0_Msk;
pub const GPIO_BSRR_BR1_Pos: u32 = 17;
pub const GPIO_BSRR_BR1_Msk: u32 = 0x1 << GPIO_BSRR_BR1_Pos;
pub const GPIO_BSRR_BR1: u32 = GPIO_BSRR_BR1_Msk;
pub const GPIO_BSRR_BR2_Pos: u32 = 18;
pub const GPIO_BSRR_BR2_Msk: u32 = 0x1 << GPIO_BSRR_BR2_Pos;
pub const GPIO_BSRR_BR2: u32 = GPIO_BSRR_BR2_Msk;
pub const GPIO_BSRR_BR3_Pos: u32 = 19;
pub const GPIO_BSRR_BR3_Msk: u32 = 0x1 << GPIO_BSRR_BR3_Pos;
pub const GPIO_BSRR_BR3: u32 = GPIO_BSRR_BR3_Msk;
pub const GPIO_BSRR_BR4_Pos: u32 = 20;
pub const GPIO_BSRR_BR4_Msk: u32 = 0x1 << GPIO_BSRR_BR4_Pos;
pub const GPIO_BSRR_BR4: u32 = GPIO_BSRR_BR4_Msk;
pub const GPIO_BSRR_BR5_Pos: u32 = 21;
pub const GPIO_BSRR_BR5_Msk: u32 = 0x1 << GPIO_BSRR_BR5_Pos;
pub const GPIO_BSRR_BR5: u32 = GPIO_BSRR_BR5_Msk;
pub const GPIO_BSRR_BR6_Pos: u32 = 22;
pub const GPIO_BSRR_BR6_Msk: u32 = 0x1 << GPIO_BSRR_BR6_Pos;
pub const GPIO_BSRR_BR6: u32 = GPIO_BSRR_BR6_Msk;
pub const GPIO_BSRR_BR7_Pos: u32 = 23;
pub const GPIO_BSRR_BR7_Msk: u32 = 0x1 << GPIO_BSRR_BR7_Pos;
pub const GPIO_BSRR_BR7: u32 = GPIO_BSRR_BR7_Msk;
pub const GPIO_BSRR_BR8_Pos: u32 = 24;
pub const GPIO_BSRR_BR8_Msk: u32 = 0x1 << GPIO_BSRR_BR8_Pos;
pub const GPIO_BSRR_BR8: u32 = GPIO_BSRR_BR8_Msk;
pub const GPIO_BSRR_BR9_Pos: u32 = 25;
pub const GPIO_BSRR_BR9_Msk: u32 = 0x1 << GPIO_BSRR_BR9_Pos;
pub const GPIO_BSRR_BR9: u32 = GPIO_BSRR_BR9_Msk;
pub const GPIO_BSRR_BR10_Pos: u32 = 26;
pub const GPIO_BSRR_BR10_Msk: u32 = 0x1 << GPIO_BSRR_BR10_Pos;
pub const GPIO_BSRR_BR10: u32 = GPIO_BSRR_BR10_Msk;
pub const GPIO_BSRR_BR11_Pos: u32 = 27;
pub const GPIO_BSRR_BR11_Msk: u32 = 0x1 << GPIO_BSRR_BR11_Pos;
pub const GPIO_BSRR_BR11: u32 = GPIO_BSRR_BR11_Msk;
pub const GPIO_BSRR_BR12_Pos: u32 = 28;
pub const GPIO_BSRR_BR12_Msk: u32 = 0x1 << GPIO_BSRR_BR12_Pos;
pub const GPIO_BSRR_BR12: u32 = GPIO_BSRR_BR12_Msk;
pub const GPIO_BSRR_BR13_Pos: u32 = 29;
pub const GPIO_BSRR_BR13_Msk: u32 = 0x1 << GPIO_BSRR_BR13_Pos;
pub const GPIO_BSRR_BR13: u32 = GPIO_BSRR_BR13_Msk;
pub const GPIO_BSRR_BR14_Pos: u32 = 30;
pub const GPIO_BSRR_BR14_Msk: u32 = 0x1 << GPIO_BSRR_BR14_Pos;
pub const GPIO_BSRR_BR14: u32 = GPIO_BSRR_BR14_Msk;
pub const GPIO_BSRR_BR15_Pos: u32 = 31;
pub const GPIO_BSRR_BR15_Msk: u32 = 0x1 << GPIO_BSRR_BR15_Pos;
pub const GPIO_BSRR_BR15: u32 = GPIO_BSRR_BR15_Msk;
pub const GPIO_BRR_BR0_Pos: u32 = 0;
pub const GPIO_BRR_BR0_Msk: u32 = 0x1 << GPIO_BRR_BR0_Pos;
pub const GPIO_BRR_BR0: u32 = GPIO_BRR_BR0_Msk;
pub const GPIO_BRR_BR1_Pos: u32 = 1;
pub const GPIO_BRR_BR1_Msk: u32 = 0x1 << GPIO_BRR_BR1_Pos;
pub const GPIO_BRR_BR1: u32 = GPIO_BRR_BR1_Msk;
pub const GPIO_BRR_BR2_Pos: u32 = 2;
pub const GPIO_BRR_BR2_Msk: u32 = 0x1 << GPIO_BRR_BR2_Pos;
pub const GPIO_BRR_BR2: u32 = GPIO_BRR_BR2_Msk;
pub const GPIO_BRR_BR3_Pos: u32 = 3;
pub const GPIO_BRR_BR3_Msk: u32 = 0x1 << GPIO_BRR_BR3_Pos;
pub const GPIO_BRR_BR3: u32 = GPIO_BRR_BR3_Msk;
pub const GPIO_BRR_BR4_Pos: u32 = 4;
pub const GPIO_BRR_BR4_Msk: u32 = 0x1 << GPIO_BRR_BR4_Pos;
pub const GPIO_BRR_BR4: u32 = GPIO_BRR_BR4_Msk;
pub const GPIO_BRR_BR5_Pos: u32 = 5;
pub const GPIO_BRR_BR5_Msk: u32 = 0x1 << GPIO_BRR_BR5_Pos;
pub const GPIO_BRR_BR5: u32 = GPIO_BRR_BR5_Msk;
pub const GPIO_BRR_BR6_Pos: u32 = 6;
pub const GPIO_BRR_BR6_Msk: u32 = 0x1 << GPIO_BRR_BR6_Pos;
pub const GPIO_BRR_BR6: u32 = GPIO_BRR_BR6_Msk;
pub const GPIO_BRR_BR7_Pos: u32 = 7;
pub const GPIO_BRR_BR7_Msk: u32 = 0x1 << GPIO_BRR_BR7_Pos;
pub const GPIO_BRR_BR7: u32 = GPIO_BRR_BR7_Msk;
pub const GPIO_BRR_BR8_Pos: u32 = 8;
pub const GPIO_BRR_BR8_Msk: u32 = 0x1 << GPIO_BRR_BR8_Pos;
pub const GPIO_BRR_BR8: u32 = GPIO_BRR_BR8_Msk;
pub const GPIO_BRR_BR9_Pos: u32 = 9;
pub const GPIO_BRR_BR9_Msk: u32 = 0x1 << GPIO_BRR_BR9_Pos;
pub const GPIO_BRR_BR9: u32 = GPIO_BRR_BR9_Msk;
pub const GPIO_BRR_BR10_Pos: u32 = 10;
pub const GPIO_BRR_BR10_Msk: u32 = 0x1 << GPIO_BRR_BR10_Pos;
pub const GPIO_BRR_BR10: u32 = GPIO_BRR_BR10_Msk;
pub const GPIO_BRR_BR11_Pos: u32 = 11;
pub const GPIO_BRR_BR11_Msk: u32 = 0x1 << GPIO_BRR_BR11_Pos;
pub const GPIO_BRR_BR11: u32 = GPIO_BRR_BR11_Msk;
pub const GPIO_BRR_BR12_Pos: u32 = 12;
pub const GPIO_BRR_BR12_Msk: u32 = 0x1 << GPIO_BRR_BR12_Pos;
pub const GPIO_BRR_BR12: u32 = GPIO_BRR_BR12_Msk;
pub const GPIO_BRR_BR13_Pos: u32 = 13;
pub const GPIO_BRR_BR13_Msk: u32 = 0x1 << GPIO_BRR_BR13_Pos;
pub const GPIO_BRR_BR13: u32 = GPIO_BRR_BR13_Msk;
pub const GPIO_BRR_BR14_Pos: u32 = 14;
pub const GPIO_BRR_BR14_Msk: u32 = 0x1 << GPIO_BRR_BR14_Pos;
pub const GPIO_BRR_BR14: u32 = GPIO_BRR_BR14_Msk;
pub const GPIO_BRR_BR15_Pos: u32 = 15;
pub const GPIO_BRR_BR15_Msk: u32 = 0x1 << GPIO_BRR_BR15_Pos;
pub const GPIO_BRR_BR15: u32 = GPIO_BRR_BR15_Msk;
pub const GPIO_LCKR_LCK0_Pos: u32 = 0;
pub const GPIO_LCKR_LCK0_Msk: u32 = 0x1 << GPIO_LCKR_LCK0_Pos;
pub const GPIO_LCKR_LCK0: u32 = GPIO_LCKR_LCK0_Msk;
pub const GPIO_LCKR_LCK1_Pos: u32 = 1;
pub const GPIO_LCKR_LCK1_Msk: u32 = 0x1 << GPIO_LCKR_LCK1_Pos;
pub const GPIO_LCKR_LCK1: u32 = GPIO_LCKR_LCK1_Msk;
pub const GPIO_LCKR_LCK2_Pos: u32 = 2;
pub const GPIO_LCKR_LCK2_Msk: u32 = 0x1 << GPIO_LCKR_LCK2_Pos;
pub const GPIO_LCKR_LCK2: u32 = GPIO_LCKR_LCK2_Msk;
pub const GPIO_LCKR_LCK3_Pos: u32 = 3;
pub const GPIO_LCKR_LCK3_Msk: u32 = 0x1 << GPIO_LCKR_LCK3_Pos;
pub const GPIO_LCKR_LCK3: u32 = GPIO_LCKR_LCK3_Msk;
pub const GPIO_LCKR_LCK4_Pos: u32 = 4;
pub const GPIO_LCKR_LCK4_Msk: u32 = 0x1 << GPIO_LCKR_LCK4_Pos;
pub const GPIO_LCKR_LCK4: u32 = GPIO_LCKR_LCK4_Msk;
pub const GPIO_LCKR_LCK5_Pos: u32 = 5;
pub const GPIO_LCKR_LCK5_Msk: u32 = 0x1 << GPIO_LCKR_LCK5_Pos;
pub const GPIO_LCKR_LCK5: u32 = GPIO_LCKR_LCK5_Msk;
pub const GPIO_LCKR_LCK6_Pos: u32 = 6;
pub const GPIO_LCKR_LCK6_Msk: u32 = 0x1 << GPIO_LCKR_LCK6_Pos;
pub const GPIO_LCKR_LCK6: u32 = GPIO_LCKR_LCK6_Msk;
pub const GPIO_LCKR_LCK7_Pos: u32 = 7;
pub const GPIO_LCKR_LCK7_Msk: u32 = 0x1 << GPIO_LCKR_LCK7_Pos;
pub const GPIO_LCKR_LCK7: u32 = GPIO_LCKR_LCK7_Msk;
pub const GPIO_LCKR_LCK8_Pos: u32 = 8;
pub const GPIO_LCKR_LCK8_Msk: u32 = 0x1 << GPIO_LCKR_LCK8_Pos;
pub const GPIO_LCKR_LCK8: u32 = GPIO_LCKR_LCK8_Msk;
pub const GPIO_LCKR_LCK9_Pos: u32 = 9;
pub const GPIO_LCKR_LCK9_Msk: u32 = 0x1 << GPIO_LCKR_LCK9_Pos;
pub const GPIO_LCKR_LCK9: u32 = GPIO_LCKR_LCK9_Msk;
pub const GPIO_LCKR_LCK10_Pos: u32 = 10;
pub const GPIO_LCKR_LCK10_Msk: u32 = 0x1 << GPIO_LCKR_LCK10_Pos;
pub const GPIO_LCKR_LCK10: u32 = GPIO_LCKR_LCK10_Msk;
pub const GPIO_LCKR_LCK11_Pos: u32 = 11;
pub const GPIO_LCKR_LCK11_Msk: u32 = 0x1 << GPIO_LCKR_LCK11_Pos;
pub const GPIO_LCKR_LCK11: u32 = GPIO_LCKR_LCK11_Msk;
pub const GPIO_LCKR_LCK12_Pos: u32 = 12;
pub const GPIO_LCKR_LCK12_Msk: u32 = 0x1 << GPIO_LCKR_LCK12_Pos;
pub const GPIO_LCKR_LCK12: u32 = GPIO_LCKR_LCK12_Msk;
pub const GPIO_LCKR_LCK13_Pos: u32 = 13;
pub const GPIO_LCKR_LCK13_Msk: u32 = 0x1 << GPIO_LCKR_LCK13_Pos;
pub const GPIO_LCKR_LCK13: u32 = GPIO_LCKR_LCK13_Msk;
pub const GPIO_LCKR_LCK14_Pos: u32 = 14;
pub const GPIO_LCKR_LCK14_Msk: u32 = 0x1 << GPIO_LCKR_LCK14_Pos;
pub const GPIO_LCKR_LCK14: u32 = GPIO_LCKR_LCK14_Msk;
pub const GPIO_LCKR_LCK15_Pos: u32 = 15;
pub const GPIO_LCKR_LCK15_Msk: u32 = 0x1 << GPIO_LCKR_LCK15_Pos;
pub const GPIO_LCKR_LCK15: u32 = GPIO_LCKR_LCK15_Msk;
pub const GPIO_LCKR_LCKK_Pos: u32 = 16;
pub const GPIO_LCKR_LCKK_Msk: u32 = 0x1 << GPIO_LCKR_LCKK_Pos;
pub const GPIO_LCKR_LCKK: u32 = GPIO_LCKR_LCKK_Msk;
pub const AFIO_EVCR_PIN_Pos: u32 = 0;
pub const AFIO_EVCR_PIN_Msk: u32 = 0xF << AFIO_EVCR_PIN_Pos;
pub const AFIO_EVCR_PIN: u32 = AFIO_EVCR_PIN_Msk;
pub const AFIO_EVCR_PIN_0: u32 = 0x1 << AFIO_EVCR_PIN_Pos;
pub const AFIO_EVCR_PIN_1: u32 = 0x2 << AFIO_EVCR_PIN_Pos;
pub const AFIO_EVCR_PIN_2: u32 = 0x4 << AFIO_EVCR_PIN_Pos;
pub const AFIO_EVCR_PIN_3: u32 = 0x8 << AFIO_EVCR_PIN_Pos;
pub const AFIO_EVCR_PIN_PX0: u32 = 0x00000000;
pub const AFIO_EVCR_PIN_PX1_Pos: u32 = 0;
pub const AFIO_EVCR_PIN_PX1_Msk: u32 = 0x1 << AFIO_EVCR_PIN_PX1_Pos;
pub const AFIO_EVCR_PIN_PX1: u32 = AFIO_EVCR_PIN_PX1_Msk;
pub const AFIO_EVCR_PIN_PX2_Pos: u32 = 1;
pub const AFIO_EVCR_PIN_PX2_Msk: u32 = 0x1 << AFIO_EVCR_PIN_PX2_Pos;
pub const AFIO_EVCR_PIN_PX2: u32 = AFIO_EVCR_PIN_PX2_Msk;
pub const AFIO_EVCR_PIN_PX3_Pos: u32 = 0;
pub const AFIO_EVCR_PIN_PX3_Msk: u32 = 0x3 << AFIO_EVCR_PIN_PX3_Pos;
pub const AFIO_EVCR_PIN_PX3: u32 = AFIO_EVCR_PIN_PX3_Msk;
pub const AFIO_EVCR_PIN_PX4_Pos: u32 = 2;
pub const AFIO_EVCR_PIN_PX4_Msk: u32 = 0x1 << AFIO_EVCR_PIN_PX4_Pos;
pub const AFIO_EVCR_PIN_PX4: u32 = AFIO_EVCR_PIN_PX4_Msk;
pub const AFIO_EVCR_PIN_PX5_Pos: u32 = 0;
pub const AFIO_EVCR_PIN_PX5_Msk: u32 = 0x5 << AFIO_EVCR_PIN_PX5_Pos;
pub const AFIO_EVCR_PIN_PX5: u32 = AFIO_EVCR_PIN_PX5_Msk;
pub const AFIO_EVCR_PIN_PX6_Pos: u32 = 1;
pub const AFIO_EVCR_PIN_PX6_Msk: u32 = 0x3 << AFIO_EVCR_PIN_PX6_Pos;
pub const AFIO_EVCR_PIN_PX6: u32 = AFIO_EVCR_PIN_PX6_Msk;
pub const AFIO_EVCR_PIN_PX7_Pos: u32 = 0;
pub const AFIO_EVCR_PIN_PX7_Msk: u32 = 0x7 << AFIO_EVCR_PIN_PX7_Pos;
pub const AFIO_EVCR_PIN_PX7: u32 = AFIO_EVCR_PIN_PX7_Msk;
pub const AFIO_EVCR_PIN_PX8_Pos: u32 = 3;
pub const AFIO_EVCR_PIN_PX8_Msk: u32 = 0x1 << AFIO_EVCR_PIN_PX8_Pos;
pub const AFIO_EVCR_PIN_PX8: u32 = AFIO_EVCR_PIN_PX8_Msk;
pub const AFIO_EVCR_PIN_PX9_Pos: u32 = 0;
pub const AFIO_EVCR_PIN_PX9_Msk: u32 = 0x9 << AFIO_EVCR_PIN_PX9_Pos;
pub const AFIO_EVCR_PIN_PX9: u32 = AFIO_EVCR_PIN_PX9_Msk;
pub const AFIO_EVCR_PIN_PX10_Pos: u32 = 1;
pub const AFIO_EVCR_PIN_PX10_Msk: u32 = 0x5 << AFIO_EVCR_PIN_PX10_Pos;
pub const AFIO_EVCR_PIN_PX10: u32 = AFIO_EVCR_PIN_PX10_Msk;
pub const AFIO_EVCR_PIN_PX11_Pos: u32 = 0;
pub const AFIO_EVCR_PIN_PX11_Msk: u32 = 0xB << AFIO_EVCR_PIN_PX11_Pos;
pub const AFIO_EVCR_PIN_PX11: u32 = AFIO_EVCR_PIN_PX11_Msk;
pub const AFIO_EVCR_PIN_PX12_Pos: u32 = 2;
pub const AFIO_EVCR_PIN_PX12_Msk: u32 = 0x3 << AFIO_EVCR_PIN_PX12_Pos;
pub const AFIO_EVCR_PIN_PX12: u32 = AFIO_EVCR_PIN_PX12_Msk;
pub const AFIO_EVCR_PIN_PX13_Pos: u32 = 0;
pub const AFIO_EVCR_PIN_PX13_Msk: u32 = 0xD << AFIO_EVCR_PIN_PX13_Pos;
pub const AFIO_EVCR_PIN_PX13: u32 = AFIO_EVCR_PIN_PX13_Msk;
pub const AFIO_EVCR_PIN_PX14_Pos: u32 = 1;
pub const AFIO_EVCR_PIN_PX14_Msk: u32 = 0x7 << AFIO_EVCR_PIN_PX14_Pos;
pub const AFIO_EVCR_PIN_PX14: u32 = AFIO_EVCR_PIN_PX14_Msk;
pub const AFIO_EVCR_PIN_PX15_Pos: u32 = 0;
pub const AFIO_EVCR_PIN_PX15_Msk: u32 = 0xF << AFIO_EVCR_PIN_PX15_Pos;
pub const AFIO_EVCR_PIN_PX15: u32 = AFIO_EVCR_PIN_PX15_Msk;
pub const AFIO_EVCR_PORT_Pos: u32 = 4;
pub const AFIO_EVCR_PORT_Msk: u32 = 0x7 << AFIO_EVCR_PORT_Pos;
pub const AFIO_EVCR_PORT: u32 = AFIO_EVCR_PORT_Msk;
pub const AFIO_EVCR_PORT_0: u32 = 0x1 << AFIO_EVCR_PORT_Pos;
pub const AFIO_EVCR_PORT_1: u32 = 0x2 << AFIO_EVCR_PORT_Pos;
pub const AFIO_EVCR_PORT_2: u32 = 0x4 << AFIO_EVCR_PORT_Pos;
pub const AFIO_EVCR_PORT_PA: u32 = 0x00000000;
pub const AFIO_EVCR_PORT_PB_Pos: u32 = 4;
pub const AFIO_EVCR_PORT_PB_Msk: u32 = 0x1 << AFIO_EVCR_PORT_PB_Pos;
pub const AFIO_EVCR_PORT_PB: u32 = AFIO_EVCR_PORT_PB_Msk;
pub const AFIO_EVCR_PORT_PC_Pos: u32 = 5;
pub const AFIO_EVCR_PORT_PC_Msk: u32 = 0x1 << AFIO_EVCR_PORT_PC_Pos;
pub const AFIO_EVCR_PORT_PC: u32 = AFIO_EVCR_PORT_PC_Msk;
pub const AFIO_EVCR_PORT_PD_Pos: u32 = 4;
pub const AFIO_EVCR_PORT_PD_Msk: u32 = 0x3 << AFIO_EVCR_PORT_PD_Pos;
pub const AFIO_EVCR_PORT_PD: u32 = AFIO_EVCR_PORT_PD_Msk;
pub const AFIO_EVCR_PORT_PE_Pos: u32 = 6;
pub const AFIO_EVCR_PORT_PE_Msk: u32 = 0x1 << AFIO_EVCR_PORT_PE_Pos;
pub const AFIO_EVCR_PORT_PE: u32 = AFIO_EVCR_PORT_PE_Msk;
pub const AFIO_EVCR_EVOE_Pos: u32 = 7;
pub const AFIO_EVCR_EVOE_Msk: u32 = 0x1 << AFIO_EVCR_EVOE_Pos;
pub const AFIO_EVCR_EVOE: u32 = AFIO_EVCR_EVOE_Msk;
pub const AFIO_MAPR_SPI1_REMAP_Pos: u32 = 0;
pub const AFIO_MAPR_SPI1_REMAP_Msk: u32 = 0x1 << AFIO_MAPR_SPI1_REMAP_Pos;
pub const AFIO_MAPR_SPI1_REMAP: u32 = AFIO_MAPR_SPI1_REMAP_Msk;
pub const AFIO_MAPR_I2C1_REMAP_Pos: u32 = 1;
pub const AFIO_MAPR_I2C1_REMAP_Msk: u32 = 0x1 << AFIO_MAPR_I2C1_REMAP_Pos;
pub const AFIO_MAPR_I2C1_REMAP: u32 = AFIO_MAPR_I2C1_REMAP_Msk;
pub const AFIO_MAPR_USART1_REMAP_Pos: u32 = 2;
pub const AFIO_MAPR_USART1_REMAP_Msk: u32 = 0x1 << AFIO_MAPR_USART1_REMAP_Pos;
pub const AFIO_MAPR_USART1_REMAP: u32 = AFIO_MAPR_USART1_REMAP_Msk;
pub const AFIO_MAPR_USART2_REMAP_Pos: u32 = 3;
pub const AFIO_MAPR_USART2_REMAP_Msk: u32 = 0x1 << AFIO_MAPR_USART2_REMAP_Pos;
pub const AFIO_MAPR_USART2_REMAP: u32 = AFIO_MAPR_USART2_REMAP_Msk;
pub const AFIO_MAPR_USART3_REMAP_Pos: u32 = 4;
pub const AFIO_MAPR_USART3_REMAP_Msk: u32 = 0x3 << AFIO_MAPR_USART3_REMAP_Pos;
pub const AFIO_MAPR_USART3_REMAP: u32 = AFIO_MAPR_USART3_REMAP_Msk;
pub const AFIO_MAPR_USART3_REMAP_0: u32 = 0x1 << AFIO_MAPR_USART3_REMAP_Pos;
pub const AFIO_MAPR_USART3_REMAP_1: u32 = 0x2 << AFIO_MAPR_USART3_REMAP_Pos;
pub const AFIO_MAPR_USART3_REMAP_NOREMAP: u32 = 0x00000000;
pub const AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos: u32 = 4;
pub const AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk: u32 =
    0x1 << AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos;
pub const AFIO_MAPR_USART3_REMAP_PARTIALREMAP: u32 = AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk;
pub const AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos: u32 = 4;
pub const AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk: u32 = 0x3 << AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos;
pub const AFIO_MAPR_USART3_REMAP_FULLREMAP: u32 = AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk;
pub const AFIO_MAPR_TIM1_REMAP_Pos: u32 = 6;
pub const AFIO_MAPR_TIM1_REMAP_Msk: u32 = 0x3 << AFIO_MAPR_TIM1_REMAP_Pos;
pub const AFIO_MAPR_TIM1_REMAP: u32 = AFIO_MAPR_TIM1_REMAP_Msk;
pub const AFIO_MAPR_TIM1_REMAP_0: u32 = 0x1 << AFIO_MAPR_TIM1_REMAP_Pos;
pub const AFIO_MAPR_TIM1_REMAP_1: u32 = 0x2 << AFIO_MAPR_TIM1_REMAP_Pos;
pub const AFIO_MAPR_TIM1_REMAP_NOREMAP: u32 = 0x00000000;
pub const AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos: u32 = 6;
pub const AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk: u32 = 0x1 << AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos;
pub const AFIO_MAPR_TIM1_REMAP_PARTIALREMAP: u32 = AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk;
pub const AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos: u32 = 6;
pub const AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk: u32 = 0x3 << AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos;
pub const AFIO_MAPR_TIM1_REMAP_FULLREMAP: u32 = AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk;
pub const AFIO_MAPR_TIM2_REMAP_Pos: u32 = 8;
pub const AFIO_MAPR_TIM2_REMAP_Msk: u32 = 0x3 << AFIO_MAPR_TIM2_REMAP_Pos;
pub const AFIO_MAPR_TIM2_REMAP: u32 = AFIO_MAPR_TIM2_REMAP_Msk;
pub const AFIO_MAPR_TIM2_REMAP_0: u32 = 0x1 << AFIO_MAPR_TIM2_REMAP_Pos;
pub const AFIO_MAPR_TIM2_REMAP_1: u32 = 0x2 << AFIO_MAPR_TIM2_REMAP_Pos;
pub const AFIO_MAPR_TIM2_REMAP_NOREMAP: u32 = 0x00000000;
pub const AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos: u32 = 8;
pub const AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk: u32 =
    0x1 << AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos;
pub const AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1: u32 = AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk;
pub const AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos: u32 = 9;
pub const AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk: u32 =
    0x1 << AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos;
pub const AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2: u32 = AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk;
pub const AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos: u32 = 8;
pub const AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk: u32 = 0x3 << AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos;
pub const AFIO_MAPR_TIM2_REMAP_FULLREMAP: u32 = AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk;
pub const AFIO_MAPR_TIM3_REMAP_Pos: u32 = 10;
pub const AFIO_MAPR_TIM3_REMAP_Msk: u32 = 0x3 << AFIO_MAPR_TIM3_REMAP_Pos;
pub const AFIO_MAPR_TIM3_REMAP: u32 = AFIO_MAPR_TIM3_REMAP_Msk;
pub const AFIO_MAPR_TIM3_REMAP_0: u32 = 0x1 << AFIO_MAPR_TIM3_REMAP_Pos;
pub const AFIO_MAPR_TIM3_REMAP_1: u32 = 0x2 << AFIO_MAPR_TIM3_REMAP_Pos;
pub const AFIO_MAPR_TIM3_REMAP_NOREMAP: u32 = 0x00000000;
pub const AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos: u32 = 11;
pub const AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk: u32 = 0x1 << AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos;
pub const AFIO_MAPR_TIM3_REMAP_PARTIALREMAP: u32 = AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk;
pub const AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos: u32 = 10;
pub const AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk: u32 = 0x3 << AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos;
pub const AFIO_MAPR_TIM3_REMAP_FULLREMAP: u32 = AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk;
pub const AFIO_MAPR_TIM4_REMAP_Pos: u32 = 12;
pub const AFIO_MAPR_TIM4_REMAP_Msk: u32 = 0x1 << AFIO_MAPR_TIM4_REMAP_Pos;
pub const AFIO_MAPR_TIM4_REMAP: u32 = AFIO_MAPR_TIM4_REMAP_Msk;
pub const AFIO_MAPR_CAN_REMAP_Pos: u32 = 13;
pub const AFIO_MAPR_CAN_REMAP_Msk: u32 = 0x3 << AFIO_MAPR_CAN_REMAP_Pos;
pub const AFIO_MAPR_CAN_REMAP: u32 = AFIO_MAPR_CAN_REMAP_Msk;
pub const AFIO_MAPR_CAN_REMAP_0: u32 = 0x1 << AFIO_MAPR_CAN_REMAP_Pos;
pub const AFIO_MAPR_CAN_REMAP_1: u32 = 0x2 << AFIO_MAPR_CAN_REMAP_Pos;
pub const AFIO_MAPR_CAN_REMAP_REMAP1: u32 = 0x00000000;
pub const AFIO_MAPR_CAN_REMAP_REMAP2_Pos: u32 = 14;
pub const AFIO_MAPR_CAN_REMAP_REMAP2_Msk: u32 = 0x1 << AFIO_MAPR_CAN_REMAP_REMAP2_Pos;
pub const AFIO_MAPR_CAN_REMAP_REMAP2: u32 = AFIO_MAPR_CAN_REMAP_REMAP2_Msk;
pub const AFIO_MAPR_CAN_REMAP_REMAP3_Pos: u32 = 13;
pub const AFIO_MAPR_CAN_REMAP_REMAP3_Msk: u32 = 0x3 << AFIO_MAPR_CAN_REMAP_REMAP3_Pos;
pub const AFIO_MAPR_CAN_REMAP_REMAP3: u32 = AFIO_MAPR_CAN_REMAP_REMAP3_Msk;
pub const AFIO_MAPR_PD01_REMAP_Pos: u32 = 15;
pub const AFIO_MAPR_PD01_REMAP_Msk: u32 = 0x1 << AFIO_MAPR_PD01_REMAP_Pos;
pub const AFIO_MAPR_PD01_REMAP: u32 = AFIO_MAPR_PD01_REMAP_Msk;
pub const AFIO_MAPR_TIM5CH4_IREMAP_Pos: u32 = 16;
pub const AFIO_MAPR_TIM5CH4_IREMAP_Msk: u32 = 0x1 << AFIO_MAPR_TIM5CH4_IREMAP_Pos;
pub const AFIO_MAPR_TIM5CH4_IREMAP: u32 = AFIO_MAPR_TIM5CH4_IREMAP_Msk;
pub const AFIO_MAPR_ADC1_ETRGINJ_REMAP_Pos: u32 = 17;
pub const AFIO_MAPR_ADC1_ETRGINJ_REMAP_Msk: u32 = 0x1 << AFIO_MAPR_ADC1_ETRGINJ_REMAP_Pos;
pub const AFIO_MAPR_ADC1_ETRGINJ_REMAP: u32 = AFIO_MAPR_ADC1_ETRGINJ_REMAP_Msk;
pub const AFIO_MAPR_ADC1_ETRGREG_REMAP_Pos: u32 = 18;
pub const AFIO_MAPR_ADC1_ETRGREG_REMAP_Msk: u32 = 0x1 << AFIO_MAPR_ADC1_ETRGREG_REMAP_Pos;
pub const AFIO_MAPR_ADC1_ETRGREG_REMAP: u32 = AFIO_MAPR_ADC1_ETRGREG_REMAP_Msk;
pub const AFIO_MAPR_ADC2_ETRGINJ_REMAP_Pos: u32 = 19;
pub const AFIO_MAPR_ADC2_ETRGINJ_REMAP_Msk: u32 = 0x1 << AFIO_MAPR_ADC2_ETRGINJ_REMAP_Pos;
pub const AFIO_MAPR_ADC2_ETRGINJ_REMAP: u32 = AFIO_MAPR_ADC2_ETRGINJ_REMAP_Msk;
pub const AFIO_MAPR_ADC2_ETRGREG_REMAP_Pos: u32 = 20;
pub const AFIO_MAPR_ADC2_ETRGREG_REMAP_Msk: u32 = 0x1 << AFIO_MAPR_ADC2_ETRGREG_REMAP_Pos;
pub const AFIO_MAPR_ADC2_ETRGREG_REMAP: u32 = AFIO_MAPR_ADC2_ETRGREG_REMAP_Msk;
pub const AFIO_MAPR_SWJ_CFG_Pos: u32 = 24;
pub const AFIO_MAPR_SWJ_CFG_Msk: u32 = 0x7 << AFIO_MAPR_SWJ_CFG_Pos;
pub const AFIO_MAPR_SWJ_CFG: u32 = AFIO_MAPR_SWJ_CFG_Msk;
pub const AFIO_MAPR_SWJ_CFG_0: u32 = 0x1 << AFIO_MAPR_SWJ_CFG_Pos;
pub const AFIO_MAPR_SWJ_CFG_1: u32 = 0x2 << AFIO_MAPR_SWJ_CFG_Pos;
pub const AFIO_MAPR_SWJ_CFG_2: u32 = 0x4 << AFIO_MAPR_SWJ_CFG_Pos;
pub const AFIO_MAPR_SWJ_CFG_RESET: u32 = 0x00000000;
pub const AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos: u32 = 24;
pub const AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk: u32 = 0x1 << AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos;
pub const AFIO_MAPR_SWJ_CFG_NOJNTRST: u32 = AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk;
pub const AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos: u32 = 25;
pub const AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk: u32 = 0x1 << AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos;
pub const AFIO_MAPR_SWJ_CFG_JTAGDISABLE: u32 = AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk;
pub const AFIO_MAPR_SWJ_CFG_DISABLE_Pos: u32 = 26;
pub const AFIO_MAPR_SWJ_CFG_DISABLE_Msk: u32 = 0x1 << AFIO_MAPR_SWJ_CFG_DISABLE_Pos;
pub const AFIO_MAPR_SWJ_CFG_DISABLE: u32 = AFIO_MAPR_SWJ_CFG_DISABLE_Msk;
pub const AFIO_EXTICR1_EXTI0_Pos: u32 = 0;
pub const AFIO_EXTICR1_EXTI0_Msk: u32 = 0xF << AFIO_EXTICR1_EXTI0_Pos;
pub const AFIO_EXTICR1_EXTI0: u32 = AFIO_EXTICR1_EXTI0_Msk;
pub const AFIO_EXTICR1_EXTI1_Pos: u32 = 4;
pub const AFIO_EXTICR1_EXTI1_Msk: u32 = 0xF << AFIO_EXTICR1_EXTI1_Pos;
pub const AFIO_EXTICR1_EXTI1: u32 = AFIO_EXTICR1_EXTI1_Msk;
pub const AFIO_EXTICR1_EXTI2_Pos: u32 = 8;
pub const AFIO_EXTICR1_EXTI2_Msk: u32 = 0xF << AFIO_EXTICR1_EXTI2_Pos;
pub const AFIO_EXTICR1_EXTI2: u32 = AFIO_EXTICR1_EXTI2_Msk;
pub const AFIO_EXTICR1_EXTI3_Pos: u32 = 12;
pub const AFIO_EXTICR1_EXTI3_Msk: u32 = 0xF << AFIO_EXTICR1_EXTI3_Pos;
pub const AFIO_EXTICR1_EXTI3: u32 = AFIO_EXTICR1_EXTI3_Msk;
pub const AFIO_EXTICR1_EXTI0_PA: u32 = 0x00000000;
pub const AFIO_EXTICR1_EXTI0_PB_Pos: u32 = 0;
pub const AFIO_EXTICR1_EXTI0_PB_Msk: u32 = 0x1 << AFIO_EXTICR1_EXTI0_PB_Pos;
pub const AFIO_EXTICR1_EXTI0_PB: u32 = AFIO_EXTICR1_EXTI0_PB_Msk;
pub const AFIO_EXTICR1_EXTI0_PC_Pos: u32 = 1;
pub const AFIO_EXTICR1_EXTI0_PC_Msk: u32 = 0x1 << AFIO_EXTICR1_EXTI0_PC_Pos;
pub const AFIO_EXTICR1_EXTI0_PC: u32 = AFIO_EXTICR1_EXTI0_PC_Msk;
pub const AFIO_EXTICR1_EXTI0_PD_Pos: u32 = 0;
pub const AFIO_EXTICR1_EXTI0_PD_Msk: u32 = 0x3 << AFIO_EXTICR1_EXTI0_PD_Pos;
pub const AFIO_EXTICR1_EXTI0_PD: u32 = AFIO_EXTICR1_EXTI0_PD_Msk;
pub const AFIO_EXTICR1_EXTI0_PE_Pos: u32 = 2;
pub const AFIO_EXTICR1_EXTI0_PE_Msk: u32 = 0x1 << AFIO_EXTICR1_EXTI0_PE_Pos;
pub const AFIO_EXTICR1_EXTI0_PE: u32 = AFIO_EXTICR1_EXTI0_PE_Msk;
pub const AFIO_EXTICR1_EXTI0_PF_Pos: u32 = 0;
pub const AFIO_EXTICR1_EXTI0_PF_Msk: u32 = 0x5 << AFIO_EXTICR1_EXTI0_PF_Pos;
pub const AFIO_EXTICR1_EXTI0_PF: u32 = AFIO_EXTICR1_EXTI0_PF_Msk;
pub const AFIO_EXTICR1_EXTI0_PG_Pos: u32 = 1;
pub const AFIO_EXTICR1_EXTI0_PG_Msk: u32 = 0x3 << AFIO_EXTICR1_EXTI0_PG_Pos;
pub const AFIO_EXTICR1_EXTI0_PG: u32 = AFIO_EXTICR1_EXTI0_PG_Msk;
pub const AFIO_EXTICR1_EXTI1_PA: u32 = 0x00000000;
pub const AFIO_EXTICR1_EXTI1_PB_Pos: u32 = 4;
pub const AFIO_EXTICR1_EXTI1_PB_Msk: u32 = 0x1 << AFIO_EXTICR1_EXTI1_PB_Pos;
pub const AFIO_EXTICR1_EXTI1_PB: u32 = AFIO_EXTICR1_EXTI1_PB_Msk;
pub const AFIO_EXTICR1_EXTI1_PC_Pos: u32 = 5;
pub const AFIO_EXTICR1_EXTI1_PC_Msk: u32 = 0x1 << AFIO_EXTICR1_EXTI1_PC_Pos;
pub const AFIO_EXTICR1_EXTI1_PC: u32 = AFIO_EXTICR1_EXTI1_PC_Msk;
pub const AFIO_EXTICR1_EXTI1_PD_Pos: u32 = 4;
pub const AFIO_EXTICR1_EXTI1_PD_Msk: u32 = 0x3 << AFIO_EXTICR1_EXTI1_PD_Pos;
pub const AFIO_EXTICR1_EXTI1_PD: u32 = AFIO_EXTICR1_EXTI1_PD_Msk;
pub const AFIO_EXTICR1_EXTI1_PE_Pos: u32 = 6;
pub const AFIO_EXTICR1_EXTI1_PE_Msk: u32 = 0x1 << AFIO_EXTICR1_EXTI1_PE_Pos;
pub const AFIO_EXTICR1_EXTI1_PE: u32 = AFIO_EXTICR1_EXTI1_PE_Msk;
pub const AFIO_EXTICR1_EXTI1_PF_Pos: u32 = 4;
pub const AFIO_EXTICR1_EXTI1_PF_Msk: u32 = 0x5 << AFIO_EXTICR1_EXTI1_PF_Pos;
pub const AFIO_EXTICR1_EXTI1_PF: u32 = AFIO_EXTICR1_EXTI1_PF_Msk;
pub const AFIO_EXTICR1_EXTI1_PG_Pos: u32 = 5;
pub const AFIO_EXTICR1_EXTI1_PG_Msk: u32 = 0x3 << AFIO_EXTICR1_EXTI1_PG_Pos;
pub const AFIO_EXTICR1_EXTI1_PG: u32 = AFIO_EXTICR1_EXTI1_PG_Msk;
pub const AFIO_EXTICR1_EXTI2_PA: u32 = 0x00000000;
pub const AFIO_EXTICR1_EXTI2_PB_Pos: u32 = 8;
pub const AFIO_EXTICR1_EXTI2_PB_Msk: u32 = 0x1 << AFIO_EXTICR1_EXTI2_PB_Pos;
pub const AFIO_EXTICR1_EXTI2_PB: u32 = AFIO_EXTICR1_EXTI2_PB_Msk;
pub const AFIO_EXTICR1_EXTI2_PC_Pos: u32 = 9;
pub const AFIO_EXTICR1_EXTI2_PC_Msk: u32 = 0x1 << AFIO_EXTICR1_EXTI2_PC_Pos;
pub const AFIO_EXTICR1_EXTI2_PC: u32 = AFIO_EXTICR1_EXTI2_PC_Msk;
pub const AFIO_EXTICR1_EXTI2_PD_Pos: u32 = 8;
pub const AFIO_EXTICR1_EXTI2_PD_Msk: u32 = 0x3 << AFIO_EXTICR1_EXTI2_PD_Pos;
pub const AFIO_EXTICR1_EXTI2_PD: u32 = AFIO_EXTICR1_EXTI2_PD_Msk;
pub const AFIO_EXTICR1_EXTI2_PE_Pos: u32 = 10;
pub const AFIO_EXTICR1_EXTI2_PE_Msk: u32 = 0x1 << AFIO_EXTICR1_EXTI2_PE_Pos;
pub const AFIO_EXTICR1_EXTI2_PE: u32 = AFIO_EXTICR1_EXTI2_PE_Msk;
pub const AFIO_EXTICR1_EXTI2_PF_Pos: u32 = 8;
pub const AFIO_EXTICR1_EXTI2_PF_Msk: u32 = 0x5 << AFIO_EXTICR1_EXTI2_PF_Pos;
pub const AFIO_EXTICR1_EXTI2_PF: u32 = AFIO_EXTICR1_EXTI2_PF_Msk;
pub const AFIO_EXTICR1_EXTI2_PG_Pos: u32 = 9;
pub const AFIO_EXTICR1_EXTI2_PG_Msk: u32 = 0x3 << AFIO_EXTICR1_EXTI2_PG_Pos;
pub const AFIO_EXTICR1_EXTI2_PG: u32 = AFIO_EXTICR1_EXTI2_PG_Msk;
pub const AFIO_EXTICR1_EXTI3_PA: u32 = 0x00000000;
pub const AFIO_EXTICR1_EXTI3_PB_Pos: u32 = 12;
pub const AFIO_EXTICR1_EXTI3_PB_Msk: u32 = 0x1 << AFIO_EXTICR1_EXTI3_PB_Pos;
pub const AFIO_EXTICR1_EXTI3_PB: u32 = AFIO_EXTICR1_EXTI3_PB_Msk;
pub const AFIO_EXTICR1_EXTI3_PC_Pos: u32 = 13;
pub const AFIO_EXTICR1_EXTI3_PC_Msk: u32 = 0x1 << AFIO_EXTICR1_EXTI3_PC_Pos;
pub const AFIO_EXTICR1_EXTI3_PC: u32 = AFIO_EXTICR1_EXTI3_PC_Msk;
pub const AFIO_EXTICR1_EXTI3_PD_Pos: u32 = 12;
pub const AFIO_EXTICR1_EXTI3_PD_Msk: u32 = 0x3 << AFIO_EXTICR1_EXTI3_PD_Pos;
pub const AFIO_EXTICR1_EXTI3_PD: u32 = AFIO_EXTICR1_EXTI3_PD_Msk;
pub const AFIO_EXTICR1_EXTI3_PE_Pos: u32 = 14;
pub const AFIO_EXTICR1_EXTI3_PE_Msk: u32 = 0x1 << AFIO_EXTICR1_EXTI3_PE_Pos;
pub const AFIO_EXTICR1_EXTI3_PE: u32 = AFIO_EXTICR1_EXTI3_PE_Msk;
pub const AFIO_EXTICR1_EXTI3_PF_Pos: u32 = 12;
pub const AFIO_EXTICR1_EXTI3_PF_Msk: u32 = 0x5 << AFIO_EXTICR1_EXTI3_PF_Pos;
pub const AFIO_EXTICR1_EXTI3_PF: u32 = AFIO_EXTICR1_EXTI3_PF_Msk;
pub const AFIO_EXTICR1_EXTI3_PG_Pos: u32 = 13;
pub const AFIO_EXTICR1_EXTI3_PG_Msk: u32 = 0x3 << AFIO_EXTICR1_EXTI3_PG_Pos;
pub const AFIO_EXTICR1_EXTI3_PG: u32 = AFIO_EXTICR1_EXTI3_PG_Msk;
pub const AFIO_EXTICR2_EXTI4_Pos: u32 = 0;
pub const AFIO_EXTICR2_EXTI4_Msk: u32 = 0xF << AFIO_EXTICR2_EXTI4_Pos;
pub const AFIO_EXTICR2_EXTI4: u32 = AFIO_EXTICR2_EXTI4_Msk;
pub const AFIO_EXTICR2_EXTI5_Pos: u32 = 4;
pub const AFIO_EXTICR2_EXTI5_Msk: u32 = 0xF << AFIO_EXTICR2_EXTI5_Pos;
pub const AFIO_EXTICR2_EXTI5: u32 = AFIO_EXTICR2_EXTI5_Msk;
pub const AFIO_EXTICR2_EXTI6_Pos: u32 = 8;
pub const AFIO_EXTICR2_EXTI6_Msk: u32 = 0xF << AFIO_EXTICR2_EXTI6_Pos;
pub const AFIO_EXTICR2_EXTI6: u32 = AFIO_EXTICR2_EXTI6_Msk;
pub const AFIO_EXTICR2_EXTI7_Pos: u32 = 12;
pub const AFIO_EXTICR2_EXTI7_Msk: u32 = 0xF << AFIO_EXTICR2_EXTI7_Pos;
pub const AFIO_EXTICR2_EXTI7: u32 = AFIO_EXTICR2_EXTI7_Msk;
pub const AFIO_EXTICR2_EXTI4_PA: u32 = 0x00000000;
pub const AFIO_EXTICR2_EXTI4_PB_Pos: u32 = 0;
pub const AFIO_EXTICR2_EXTI4_PB_Msk: u32 = 0x1 << AFIO_EXTICR2_EXTI4_PB_Pos;
pub const AFIO_EXTICR2_EXTI4_PB: u32 = AFIO_EXTICR2_EXTI4_PB_Msk;
pub const AFIO_EXTICR2_EXTI4_PC_Pos: u32 = 1;
pub const AFIO_EXTICR2_EXTI4_PC_Msk: u32 = 0x1 << AFIO_EXTICR2_EXTI4_PC_Pos;
pub const AFIO_EXTICR2_EXTI4_PC: u32 = AFIO_EXTICR2_EXTI4_PC_Msk;
pub const AFIO_EXTICR2_EXTI4_PD_Pos: u32 = 0;
pub const AFIO_EXTICR2_EXTI4_PD_Msk: u32 = 0x3 << AFIO_EXTICR2_EXTI4_PD_Pos;
pub const AFIO_EXTICR2_EXTI4_PD: u32 = AFIO_EXTICR2_EXTI4_PD_Msk;
pub const AFIO_EXTICR2_EXTI4_PE_Pos: u32 = 2;
pub const AFIO_EXTICR2_EXTI4_PE_Msk: u32 = 0x1 << AFIO_EXTICR2_EXTI4_PE_Pos;
pub const AFIO_EXTICR2_EXTI4_PE: u32 = AFIO_EXTICR2_EXTI4_PE_Msk;
pub const AFIO_EXTICR2_EXTI4_PF_Pos: u32 = 0;
pub const AFIO_EXTICR2_EXTI4_PF_Msk: u32 = 0x5 << AFIO_EXTICR2_EXTI4_PF_Pos;
pub const AFIO_EXTICR2_EXTI4_PF: u32 = AFIO_EXTICR2_EXTI4_PF_Msk;
pub const AFIO_EXTICR2_EXTI4_PG_Pos: u32 = 1;
pub const AFIO_EXTICR2_EXTI4_PG_Msk: u32 = 0x3 << AFIO_EXTICR2_EXTI4_PG_Pos;
pub const AFIO_EXTICR2_EXTI4_PG: u32 = AFIO_EXTICR2_EXTI4_PG_Msk;
pub const AFIO_EXTICR2_EXTI5_PA: u32 = 0x00000000;
pub const AFIO_EXTICR2_EXTI5_PB_Pos: u32 = 4;
pub const AFIO_EXTICR2_EXTI5_PB_Msk: u32 = 0x1 << AFIO_EXTICR2_EXTI5_PB_Pos;
pub const AFIO_EXTICR2_EXTI5_PB: u32 = AFIO_EXTICR2_EXTI5_PB_Msk;
pub const AFIO_EXTICR2_EXTI5_PC_Pos: u32 = 5;
pub const AFIO_EXTICR2_EXTI5_PC_Msk: u32 = 0x1 << AFIO_EXTICR2_EXTI5_PC_Pos;
pub const AFIO_EXTICR2_EXTI5_PC: u32 = AFIO_EXTICR2_EXTI5_PC_Msk;
pub const AFIO_EXTICR2_EXTI5_PD_Pos: u32 = 4;
pub const AFIO_EXTICR2_EXTI5_PD_Msk: u32 = 0x3 << AFIO_EXTICR2_EXTI5_PD_Pos;
pub const AFIO_EXTICR2_EXTI5_PD: u32 = AFIO_EXTICR2_EXTI5_PD_Msk;
pub const AFIO_EXTICR2_EXTI5_PE_Pos: u32 = 6;
pub const AFIO_EXTICR2_EXTI5_PE_Msk: u32 = 0x1 << AFIO_EXTICR2_EXTI5_PE_Pos;
pub const AFIO_EXTICR2_EXTI5_PE: u32 = AFIO_EXTICR2_EXTI5_PE_Msk;
pub const AFIO_EXTICR2_EXTI5_PF_Pos: u32 = 4;
pub const AFIO_EXTICR2_EXTI5_PF_Msk: u32 = 0x5 << AFIO_EXTICR2_EXTI5_PF_Pos;
pub const AFIO_EXTICR2_EXTI5_PF: u32 = AFIO_EXTICR2_EXTI5_PF_Msk;
pub const AFIO_EXTICR2_EXTI5_PG_Pos: u32 = 5;
pub const AFIO_EXTICR2_EXTI5_PG_Msk: u32 = 0x3 << AFIO_EXTICR2_EXTI5_PG_Pos;
pub const AFIO_EXTICR2_EXTI5_PG: u32 = AFIO_EXTICR2_EXTI5_PG_Msk;
pub const AFIO_EXTICR2_EXTI6_PA: u32 = 0x00000000;
pub const AFIO_EXTICR2_EXTI6_PB_Pos: u32 = 8;
pub const AFIO_EXTICR2_EXTI6_PB_Msk: u32 = 0x1 << AFIO_EXTICR2_EXTI6_PB_Pos;
pub const AFIO_EXTICR2_EXTI6_PB: u32 = AFIO_EXTICR2_EXTI6_PB_Msk;
pub const AFIO_EXTICR2_EXTI6_PC_Pos: u32 = 9;
pub const AFIO_EXTICR2_EXTI6_PC_Msk: u32 = 0x1 << AFIO_EXTICR2_EXTI6_PC_Pos;
pub const AFIO_EXTICR2_EXTI6_PC: u32 = AFIO_EXTICR2_EXTI6_PC_Msk;
pub const AFIO_EXTICR2_EXTI6_PD_Pos: u32 = 8;
pub const AFIO_EXTICR2_EXTI6_PD_Msk: u32 = 0x3 << AFIO_EXTICR2_EXTI6_PD_Pos;
pub const AFIO_EXTICR2_EXTI6_PD: u32 = AFIO_EXTICR2_EXTI6_PD_Msk;
pub const AFIO_EXTICR2_EXTI6_PE_Pos: u32 = 10;
pub const AFIO_EXTICR2_EXTI6_PE_Msk: u32 = 0x1 << AFIO_EXTICR2_EXTI6_PE_Pos;
pub const AFIO_EXTICR2_EXTI6_PE: u32 = AFIO_EXTICR2_EXTI6_PE_Msk;
pub const AFIO_EXTICR2_EXTI6_PF_Pos: u32 = 8;
pub const AFIO_EXTICR2_EXTI6_PF_Msk: u32 = 0x5 << AFIO_EXTICR2_EXTI6_PF_Pos;
pub const AFIO_EXTICR2_EXTI6_PF: u32 = AFIO_EXTICR2_EXTI6_PF_Msk;
pub const AFIO_EXTICR2_EXTI6_PG_Pos: u32 = 9;
pub const AFIO_EXTICR2_EXTI6_PG_Msk: u32 = 0x3 << AFIO_EXTICR2_EXTI6_PG_Pos;
pub const AFIO_EXTICR2_EXTI6_PG: u32 = AFIO_EXTICR2_EXTI6_PG_Msk;
pub const AFIO_EXTICR2_EXTI7_PA: u32 = 0x00000000;
pub const AFIO_EXTICR2_EXTI7_PB_Pos: u32 = 12;
pub const AFIO_EXTICR2_EXTI7_PB_Msk: u32 = 0x1 << AFIO_EXTICR2_EXTI7_PB_Pos;
pub const AFIO_EXTICR2_EXTI7_PB: u32 = AFIO_EXTICR2_EXTI7_PB_Msk;
pub const AFIO_EXTICR2_EXTI7_PC_Pos: u32 = 13;
pub const AFIO_EXTICR2_EXTI7_PC_Msk: u32 = 0x1 << AFIO_EXTICR2_EXTI7_PC_Pos;
pub const AFIO_EXTICR2_EXTI7_PC: u32 = AFIO_EXTICR2_EXTI7_PC_Msk;
pub const AFIO_EXTICR2_EXTI7_PD_Pos: u32 = 12;
pub const AFIO_EXTICR2_EXTI7_PD_Msk: u32 = 0x3 << AFIO_EXTICR2_EXTI7_PD_Pos;
pub const AFIO_EXTICR2_EXTI7_PD: u32 = AFIO_EXTICR2_EXTI7_PD_Msk;
pub const AFIO_EXTICR2_EXTI7_PE_Pos: u32 = 14;
pub const AFIO_EXTICR2_EXTI7_PE_Msk: u32 = 0x1 << AFIO_EXTICR2_EXTI7_PE_Pos;
pub const AFIO_EXTICR2_EXTI7_PE: u32 = AFIO_EXTICR2_EXTI7_PE_Msk;
pub const AFIO_EXTICR2_EXTI7_PF_Pos: u32 = 12;
pub const AFIO_EXTICR2_EXTI7_PF_Msk: u32 = 0x5 << AFIO_EXTICR2_EXTI7_PF_Pos;
pub const AFIO_EXTICR2_EXTI7_PF: u32 = AFIO_EXTICR2_EXTI7_PF_Msk;
pub const AFIO_EXTICR2_EXTI7_PG_Pos: u32 = 13;
pub const AFIO_EXTICR2_EXTI7_PG_Msk: u32 = 0x3 << AFIO_EXTICR2_EXTI7_PG_Pos;
pub const AFIO_EXTICR2_EXTI7_PG: u32 = AFIO_EXTICR2_EXTI7_PG_Msk;
pub const AFIO_EXTICR3_EXTI8_Pos: u32 = 0;
pub const AFIO_EXTICR3_EXTI8_Msk: u32 = 0xF << AFIO_EXTICR3_EXTI8_Pos;
pub const AFIO_EXTICR3_EXTI8: u32 = AFIO_EXTICR3_EXTI8_Msk;
pub const AFIO_EXTICR3_EXTI9_Pos: u32 = 4;
pub const AFIO_EXTICR3_EXTI9_Msk: u32 = 0xF << AFIO_EXTICR3_EXTI9_Pos;
pub const AFIO_EXTICR3_EXTI9: u32 = AFIO_EXTICR3_EXTI9_Msk;
pub const AFIO_EXTICR3_EXTI10_Pos: u32 = 8;
pub const AFIO_EXTICR3_EXTI10_Msk: u32 = 0xF << AFIO_EXTICR3_EXTI10_Pos;
pub const AFIO_EXTICR3_EXTI10: u32 = AFIO_EXTICR3_EXTI10_Msk;
pub const AFIO_EXTICR3_EXTI11_Pos: u32 = 12;
pub const AFIO_EXTICR3_EXTI11_Msk: u32 = 0xF << AFIO_EXTICR3_EXTI11_Pos;
pub const AFIO_EXTICR3_EXTI11: u32 = AFIO_EXTICR3_EXTI11_Msk;
pub const AFIO_EXTICR3_EXTI8_PA: u32 = 0x00000000;
pub const AFIO_EXTICR3_EXTI8_PB_Pos: u32 = 0;
pub const AFIO_EXTICR3_EXTI8_PB_Msk: u32 = 0x1 << AFIO_EXTICR3_EXTI8_PB_Pos;
pub const AFIO_EXTICR3_EXTI8_PB: u32 = AFIO_EXTICR3_EXTI8_PB_Msk;
pub const AFIO_EXTICR3_EXTI8_PC_Pos: u32 = 1;
pub const AFIO_EXTICR3_EXTI8_PC_Msk: u32 = 0x1 << AFIO_EXTICR3_EXTI8_PC_Pos;
pub const AFIO_EXTICR3_EXTI8_PC: u32 = AFIO_EXTICR3_EXTI8_PC_Msk;
pub const AFIO_EXTICR3_EXTI8_PD_Pos: u32 = 0;
pub const AFIO_EXTICR3_EXTI8_PD_Msk: u32 = 0x3 << AFIO_EXTICR3_EXTI8_PD_Pos;
pub const AFIO_EXTICR3_EXTI8_PD: u32 = AFIO_EXTICR3_EXTI8_PD_Msk;
pub const AFIO_EXTICR3_EXTI8_PE_Pos: u32 = 2;
pub const AFIO_EXTICR3_EXTI8_PE_Msk: u32 = 0x1 << AFIO_EXTICR3_EXTI8_PE_Pos;
pub const AFIO_EXTICR3_EXTI8_PE: u32 = AFIO_EXTICR3_EXTI8_PE_Msk;
pub const AFIO_EXTICR3_EXTI8_PF_Pos: u32 = 0;
pub const AFIO_EXTICR3_EXTI8_PF_Msk: u32 = 0x5 << AFIO_EXTICR3_EXTI8_PF_Pos;
pub const AFIO_EXTICR3_EXTI8_PF: u32 = AFIO_EXTICR3_EXTI8_PF_Msk;
pub const AFIO_EXTICR3_EXTI8_PG_Pos: u32 = 1;
pub const AFIO_EXTICR3_EXTI8_PG_Msk: u32 = 0x3 << AFIO_EXTICR3_EXTI8_PG_Pos;
pub const AFIO_EXTICR3_EXTI8_PG: u32 = AFIO_EXTICR3_EXTI8_PG_Msk;
pub const AFIO_EXTICR3_EXTI9_PA: u32 = 0x00000000;
pub const AFIO_EXTICR3_EXTI9_PB_Pos: u32 = 4;
pub const AFIO_EXTICR3_EXTI9_PB_Msk: u32 = 0x1 << AFIO_EXTICR3_EXTI9_PB_Pos;
pub const AFIO_EXTICR3_EXTI9_PB: u32 = AFIO_EXTICR3_EXTI9_PB_Msk;
pub const AFIO_EXTICR3_EXTI9_PC_Pos: u32 = 5;
pub const AFIO_EXTICR3_EXTI9_PC_Msk: u32 = 0x1 << AFIO_EXTICR3_EXTI9_PC_Pos;
pub const AFIO_EXTICR3_EXTI9_PC: u32 = AFIO_EXTICR3_EXTI9_PC_Msk;
pub const AFIO_EXTICR3_EXTI9_PD_Pos: u32 = 4;
pub const AFIO_EXTICR3_EXTI9_PD_Msk: u32 = 0x3 << AFIO_EXTICR3_EXTI9_PD_Pos;
pub const AFIO_EXTICR3_EXTI9_PD: u32 = AFIO_EXTICR3_EXTI9_PD_Msk;
pub const AFIO_EXTICR3_EXTI9_PE_Pos: u32 = 6;
pub const AFIO_EXTICR3_EXTI9_PE_Msk: u32 = 0x1 << AFIO_EXTICR3_EXTI9_PE_Pos;
pub const AFIO_EXTICR3_EXTI9_PE: u32 = AFIO_EXTICR3_EXTI9_PE_Msk;
pub const AFIO_EXTICR3_EXTI9_PF_Pos: u32 = 4;
pub const AFIO_EXTICR3_EXTI9_PF_Msk: u32 = 0x5 << AFIO_EXTICR3_EXTI9_PF_Pos;
pub const AFIO_EXTICR3_EXTI9_PF: u32 = AFIO_EXTICR3_EXTI9_PF_Msk;
pub const AFIO_EXTICR3_EXTI9_PG_Pos: u32 = 5;
pub const AFIO_EXTICR3_EXTI9_PG_Msk: u32 = 0x3 << AFIO_EXTICR3_EXTI9_PG_Pos;
pub const AFIO_EXTICR3_EXTI9_PG: u32 = AFIO_EXTICR3_EXTI9_PG_Msk;
pub const AFIO_EXTICR3_EXTI10_PA: u32 = 0x00000000;
pub const AFIO_EXTICR3_EXTI10_PB_Pos: u32 = 8;
pub const AFIO_EXTICR3_EXTI10_PB_Msk: u32 = 0x1 << AFIO_EXTICR3_EXTI10_PB_Pos;
pub const AFIO_EXTICR3_EXTI10_PB: u32 = AFIO_EXTICR3_EXTI10_PB_Msk;
pub const AFIO_EXTICR3_EXTI10_PC_Pos: u32 = 9;
pub const AFIO_EXTICR3_EXTI10_PC_Msk: u32 = 0x1 << AFIO_EXTICR3_EXTI10_PC_Pos;
pub const AFIO_EXTICR3_EXTI10_PC: u32 = AFIO_EXTICR3_EXTI10_PC_Msk;
pub const AFIO_EXTICR3_EXTI10_PD_Pos: u32 = 8;
pub const AFIO_EXTICR3_EXTI10_PD_Msk: u32 = 0x3 << AFIO_EXTICR3_EXTI10_PD_Pos;
pub const AFIO_EXTICR3_EXTI10_PD: u32 = AFIO_EXTICR3_EXTI10_PD_Msk;
pub const AFIO_EXTICR3_EXTI10_PE_Pos: u32 = 10;
pub const AFIO_EXTICR3_EXTI10_PE_Msk: u32 = 0x1 << AFIO_EXTICR3_EXTI10_PE_Pos;
pub const AFIO_EXTICR3_EXTI10_PE: u32 = AFIO_EXTICR3_EXTI10_PE_Msk;
pub const AFIO_EXTICR3_EXTI10_PF_Pos: u32 = 8;
pub const AFIO_EXTICR3_EXTI10_PF_Msk: u32 = 0x5 << AFIO_EXTICR3_EXTI10_PF_Pos;
pub const AFIO_EXTICR3_EXTI10_PF: u32 = AFIO_EXTICR3_EXTI10_PF_Msk;
pub const AFIO_EXTICR3_EXTI10_PG_Pos: u32 = 9;
pub const AFIO_EXTICR3_EXTI10_PG_Msk: u32 = 0x3 << AFIO_EXTICR3_EXTI10_PG_Pos;
pub const AFIO_EXTICR3_EXTI10_PG: u32 = AFIO_EXTICR3_EXTI10_PG_Msk;
pub const AFIO_EXTICR3_EXTI11_PA: u32 = 0x00000000;
pub const AFIO_EXTICR3_EXTI11_PB_Pos: u32 = 12;
pub const AFIO_EXTICR3_EXTI11_PB_Msk: u32 = 0x1 << AFIO_EXTICR3_EXTI11_PB_Pos;
pub const AFIO_EXTICR3_EXTI11_PB: u32 = AFIO_EXTICR3_EXTI11_PB_Msk;
pub const AFIO_EXTICR3_EXTI11_PC_Pos: u32 = 13;
pub const AFIO_EXTICR3_EXTI11_PC_Msk: u32 = 0x1 << AFIO_EXTICR3_EXTI11_PC_Pos;
pub const AFIO_EXTICR3_EXTI11_PC: u32 = AFIO_EXTICR3_EXTI11_PC_Msk;
pub const AFIO_EXTICR3_EXTI11_PD_Pos: u32 = 12;
pub const AFIO_EXTICR3_EXTI11_PD_Msk: u32 = 0x3 << AFIO_EXTICR3_EXTI11_PD_Pos;
pub const AFIO_EXTICR3_EXTI11_PD: u32 = AFIO_EXTICR3_EXTI11_PD_Msk;
pub const AFIO_EXTICR3_EXTI11_PE_Pos: u32 = 14;
pub const AFIO_EXTICR3_EXTI11_PE_Msk: u32 = 0x1 << AFIO_EXTICR3_EXTI11_PE_Pos;
pub const AFIO_EXTICR3_EXTI11_PE: u32 = AFIO_EXTICR3_EXTI11_PE_Msk;
pub const AFIO_EXTICR3_EXTI11_PF_Pos: u32 = 12;
pub const AFIO_EXTICR3_EXTI11_PF_Msk: u32 = 0x5 << AFIO_EXTICR3_EXTI11_PF_Pos;
pub const AFIO_EXTICR3_EXTI11_PF: u32 = AFIO_EXTICR3_EXTI11_PF_Msk;
pub const AFIO_EXTICR3_EXTI11_PG_Pos: u32 = 13;
pub const AFIO_EXTICR3_EXTI11_PG_Msk: u32 = 0x3 << AFIO_EXTICR3_EXTI11_PG_Pos;
pub const AFIO_EXTICR3_EXTI11_PG: u32 = AFIO_EXTICR3_EXTI11_PG_Msk;
pub const AFIO_EXTICR4_EXTI12_Pos: u32 = 0;
pub const AFIO_EXTICR4_EXTI12_Msk: u32 = 0xF << AFIO_EXTICR4_EXTI12_Pos;
pub const AFIO_EXTICR4_EXTI12: u32 = AFIO_EXTICR4_EXTI12_Msk;
pub const AFIO_EXTICR4_EXTI13_Pos: u32 = 4;
pub const AFIO_EXTICR4_EXTI13_Msk: u32 = 0xF << AFIO_EXTICR4_EXTI13_Pos;
pub const AFIO_EXTICR4_EXTI13: u32 = AFIO_EXTICR4_EXTI13_Msk;
pub const AFIO_EXTICR4_EXTI14_Pos: u32 = 8;
pub const AFIO_EXTICR4_EXTI14_Msk: u32 = 0xF << AFIO_EXTICR4_EXTI14_Pos;
pub const AFIO_EXTICR4_EXTI14: u32 = AFIO_EXTICR4_EXTI14_Msk;
pub const AFIO_EXTICR4_EXTI15_Pos: u32 = 12;
pub const AFIO_EXTICR4_EXTI15_Msk: u32 = 0xF << AFIO_EXTICR4_EXTI15_Pos;
pub const AFIO_EXTICR4_EXTI15: u32 = AFIO_EXTICR4_EXTI15_Msk;
pub const AFIO_EXTICR4_EXTI12_PA: u32 = 0x00000000;
pub const AFIO_EXTICR4_EXTI12_PB_Pos: u32 = 0;
pub const AFIO_EXTICR4_EXTI12_PB_Msk: u32 = 0x1 << AFIO_EXTICR4_EXTI12_PB_Pos;
pub const AFIO_EXTICR4_EXTI12_PB: u32 = AFIO_EXTICR4_EXTI12_PB_Msk;
pub const AFIO_EXTICR4_EXTI12_PC_Pos: u32 = 1;
pub const AFIO_EXTICR4_EXTI12_PC_Msk: u32 = 0x1 << AFIO_EXTICR4_EXTI12_PC_Pos;
pub const AFIO_EXTICR4_EXTI12_PC: u32 = AFIO_EXTICR4_EXTI12_PC_Msk;
pub const AFIO_EXTICR4_EXTI12_PD_Pos: u32 = 0;
pub const AFIO_EXTICR4_EXTI12_PD_Msk: u32 = 0x3 << AFIO_EXTICR4_EXTI12_PD_Pos;
pub const AFIO_EXTICR4_EXTI12_PD: u32 = AFIO_EXTICR4_EXTI12_PD_Msk;
pub const AFIO_EXTICR4_EXTI12_PE_Pos: u32 = 2;
pub const AFIO_EXTICR4_EXTI12_PE_Msk: u32 = 0x1 << AFIO_EXTICR4_EXTI12_PE_Pos;
pub const AFIO_EXTICR4_EXTI12_PE: u32 = AFIO_EXTICR4_EXTI12_PE_Msk;
pub const AFIO_EXTICR4_EXTI12_PF_Pos: u32 = 0;
pub const AFIO_EXTICR4_EXTI12_PF_Msk: u32 = 0x5 << AFIO_EXTICR4_EXTI12_PF_Pos;
pub const AFIO_EXTICR4_EXTI12_PF: u32 = AFIO_EXTICR4_EXTI12_PF_Msk;
pub const AFIO_EXTICR4_EXTI12_PG_Pos: u32 = 1;
pub const AFIO_EXTICR4_EXTI12_PG_Msk: u32 = 0x3 << AFIO_EXTICR4_EXTI12_PG_Pos;
pub const AFIO_EXTICR4_EXTI12_PG: u32 = AFIO_EXTICR4_EXTI12_PG_Msk;
pub const AFIO_EXTICR4_EXTI13_PA: u32 = 0x00000000;
pub const AFIO_EXTICR4_EXTI13_PB_Pos: u32 = 4;
pub const AFIO_EXTICR4_EXTI13_PB_Msk: u32 = 0x1 << AFIO_EXTICR4_EXTI13_PB_Pos;
pub const AFIO_EXTICR4_EXTI13_PB: u32 = AFIO_EXTICR4_EXTI13_PB_Msk;
pub const AFIO_EXTICR4_EXTI13_PC_Pos: u32 = 5;
pub const AFIO_EXTICR4_EXTI13_PC_Msk: u32 = 0x1 << AFIO_EXTICR4_EXTI13_PC_Pos;
pub const AFIO_EXTICR4_EXTI13_PC: u32 = AFIO_EXTICR4_EXTI13_PC_Msk;
pub const AFIO_EXTICR4_EXTI13_PD_Pos: u32 = 4;
pub const AFIO_EXTICR4_EXTI13_PD_Msk: u32 = 0x3 << AFIO_EXTICR4_EXTI13_PD_Pos;
pub const AFIO_EXTICR4_EXTI13_PD: u32 = AFIO_EXTICR4_EXTI13_PD_Msk;
pub const AFIO_EXTICR4_EXTI13_PE_Pos: u32 = 6;
pub const AFIO_EXTICR4_EXTI13_PE_Msk: u32 = 0x1 << AFIO_EXTICR4_EXTI13_PE_Pos;
pub const AFIO_EXTICR4_EXTI13_PE: u32 = AFIO_EXTICR4_EXTI13_PE_Msk;
pub const AFIO_EXTICR4_EXTI13_PF_Pos: u32 = 4;
pub const AFIO_EXTICR4_EXTI13_PF_Msk: u32 = 0x5 << AFIO_EXTICR4_EXTI13_PF_Pos;
pub const AFIO_EXTICR4_EXTI13_PF: u32 = AFIO_EXTICR4_EXTI13_PF_Msk;
pub const AFIO_EXTICR4_EXTI13_PG_Pos: u32 = 5;
pub const AFIO_EXTICR4_EXTI13_PG_Msk: u32 = 0x3 << AFIO_EXTICR4_EXTI13_PG_Pos;
pub const AFIO_EXTICR4_EXTI13_PG: u32 = AFIO_EXTICR4_EXTI13_PG_Msk;
pub const AFIO_EXTICR4_EXTI14_PA: u32 = 0x00000000;
pub const AFIO_EXTICR4_EXTI14_PB_Pos: u32 = 8;
pub const AFIO_EXTICR4_EXTI14_PB_Msk: u32 = 0x1 << AFIO_EXTICR4_EXTI14_PB_Pos;
pub const AFIO_EXTICR4_EXTI14_PB: u32 = AFIO_EXTICR4_EXTI14_PB_Msk;
pub const AFIO_EXTICR4_EXTI14_PC_Pos: u32 = 9;
pub const AFIO_EXTICR4_EXTI14_PC_Msk: u32 = 0x1 << AFIO_EXTICR4_EXTI14_PC_Pos;
pub const AFIO_EXTICR4_EXTI14_PC: u32 = AFIO_EXTICR4_EXTI14_PC_Msk;
pub const AFIO_EXTICR4_EXTI14_PD_Pos: u32 = 8;
pub const AFIO_EXTICR4_EXTI14_PD_Msk: u32 = 0x3 << AFIO_EXTICR4_EXTI14_PD_Pos;
pub const AFIO_EXTICR4_EXTI14_PD: u32 = AFIO_EXTICR4_EXTI14_PD_Msk;
pub const AFIO_EXTICR4_EXTI14_PE_Pos: u32 = 10;
pub const AFIO_EXTICR4_EXTI14_PE_Msk: u32 = 0x1 << AFIO_EXTICR4_EXTI14_PE_Pos;
pub const AFIO_EXTICR4_EXTI14_PE: u32 = AFIO_EXTICR4_EXTI14_PE_Msk;
pub const AFIO_EXTICR4_EXTI14_PF_Pos: u32 = 8;
pub const AFIO_EXTICR4_EXTI14_PF_Msk: u32 = 0x5 << AFIO_EXTICR4_EXTI14_PF_Pos;
pub const AFIO_EXTICR4_EXTI14_PF: u32 = AFIO_EXTICR4_EXTI14_PF_Msk;
pub const AFIO_EXTICR4_EXTI14_PG_Pos: u32 = 9;
pub const AFIO_EXTICR4_EXTI14_PG_Msk: u32 = 0x3 << AFIO_EXTICR4_EXTI14_PG_Pos;
pub const AFIO_EXTICR4_EXTI14_PG: u32 = AFIO_EXTICR4_EXTI14_PG_Msk;
pub const AFIO_EXTICR4_EXTI15_PA: u32 = 0x00000000;
pub const AFIO_EXTICR4_EXTI15_PB_Pos: u32 = 12;
pub const AFIO_EXTICR4_EXTI15_PB_Msk: u32 = 0x1 << AFIO_EXTICR4_EXTI15_PB_Pos;
pub const AFIO_EXTICR4_EXTI15_PB: u32 = AFIO_EXTICR4_EXTI15_PB_Msk;
pub const AFIO_EXTICR4_EXTI15_PC_Pos: u32 = 13;
pub const AFIO_EXTICR4_EXTI15_PC_Msk: u32 = 0x1 << AFIO_EXTICR4_EXTI15_PC_Pos;
pub const AFIO_EXTICR4_EXTI15_PC: u32 = AFIO_EXTICR4_EXTI15_PC_Msk;
pub const AFIO_EXTICR4_EXTI15_PD_Pos: u32 = 12;
pub const AFIO_EXTICR4_EXTI15_PD_Msk: u32 = 0x3 << AFIO_EXTICR4_EXTI15_PD_Pos;
pub const AFIO_EXTICR4_EXTI15_PD: u32 = AFIO_EXTICR4_EXTI15_PD_Msk;
pub const AFIO_EXTICR4_EXTI15_PE_Pos: u32 = 14;
pub const AFIO_EXTICR4_EXTI15_PE_Msk: u32 = 0x1 << AFIO_EXTICR4_EXTI15_PE_Pos;
pub const AFIO_EXTICR4_EXTI15_PE: u32 = AFIO_EXTICR4_EXTI15_PE_Msk;
pub const AFIO_EXTICR4_EXTI15_PF_Pos: u32 = 12;
pub const AFIO_EXTICR4_EXTI15_PF_Msk: u32 = 0x5 << AFIO_EXTICR4_EXTI15_PF_Pos;
pub const AFIO_EXTICR4_EXTI15_PF: u32 = AFIO_EXTICR4_EXTI15_PF_Msk;
pub const AFIO_EXTICR4_EXTI15_PG_Pos: u32 = 13;
pub const AFIO_EXTICR4_EXTI15_PG_Msk: u32 = 0x3 << AFIO_EXTICR4_EXTI15_PG_Pos;
pub const AFIO_EXTICR4_EXTI15_PG: u32 = AFIO_EXTICR4_EXTI15_PG_Msk;
pub const AFIO_MAPR2_FSMC_NADV_REMAP_Pos: u32 = 10;
pub const AFIO_MAPR2_FSMC_NADV_REMAP_Msk: u32 = 0x1 << AFIO_MAPR2_FSMC_NADV_REMAP_Pos;
pub const AFIO_MAPR2_FSMC_NADV_REMAP: u32 = AFIO_MAPR2_FSMC_NADV_REMAP_Msk;
pub const EXTI_IMR_MR0_Pos: u32 = 0;
pub const EXTI_IMR_MR0_Msk: u32 = 0x1 << EXTI_IMR_MR0_Pos;
pub const EXTI_IMR_MR0: u32 = EXTI_IMR_MR0_Msk;
pub const EXTI_IMR_MR1_Pos: u32 = 1;
pub const EXTI_IMR_MR1_Msk: u32 = 0x1 << EXTI_IMR_MR1_Pos;
pub const EXTI_IMR_MR1: u32 = EXTI_IMR_MR1_Msk;
pub const EXTI_IMR_MR2_Pos: u32 = 2;
pub const EXTI_IMR_MR2_Msk: u32 = 0x1 << EXTI_IMR_MR2_Pos;
pub const EXTI_IMR_MR2: u32 = EXTI_IMR_MR2_Msk;
pub const EXTI_IMR_MR3_Pos: u32 = 3;
pub const EXTI_IMR_MR3_Msk: u32 = 0x1 << EXTI_IMR_MR3_Pos;
pub const EXTI_IMR_MR3: u32 = EXTI_IMR_MR3_Msk;
pub const EXTI_IMR_MR4_Pos: u32 = 4;
pub const EXTI_IMR_MR4_Msk: u32 = 0x1 << EXTI_IMR_MR4_Pos;
pub const EXTI_IMR_MR4: u32 = EXTI_IMR_MR4_Msk;
pub const EXTI_IMR_MR5_Pos: u32 = 5;
pub const EXTI_IMR_MR5_Msk: u32 = 0x1 << EXTI_IMR_MR5_Pos;
pub const EXTI_IMR_MR5: u32 = EXTI_IMR_MR5_Msk;
pub const EXTI_IMR_MR6_Pos: u32 = 6;
pub const EXTI_IMR_MR6_Msk: u32 = 0x1 << EXTI_IMR_MR6_Pos;
pub const EXTI_IMR_MR6: u32 = EXTI_IMR_MR6_Msk;
pub const EXTI_IMR_MR7_Pos: u32 = 7;
pub const EXTI_IMR_MR7_Msk: u32 = 0x1 << EXTI_IMR_MR7_Pos;
pub const EXTI_IMR_MR7: u32 = EXTI_IMR_MR7_Msk;
pub const EXTI_IMR_MR8_Pos: u32 = 8;
pub const EXTI_IMR_MR8_Msk: u32 = 0x1 << EXTI_IMR_MR8_Pos;
pub const EXTI_IMR_MR8: u32 = EXTI_IMR_MR8_Msk;
pub const EXTI_IMR_MR9_Pos: u32 = 9;
pub const EXTI_IMR_MR9_Msk: u32 = 0x1 << EXTI_IMR_MR9_Pos;
pub const EXTI_IMR_MR9: u32 = EXTI_IMR_MR9_Msk;
pub const EXTI_IMR_MR10_Pos: u32 = 10;
pub const EXTI_IMR_MR10_Msk: u32 = 0x1 << EXTI_IMR_MR10_Pos;
pub const EXTI_IMR_MR10: u32 = EXTI_IMR_MR10_Msk;
pub const EXTI_IMR_MR11_Pos: u32 = 11;
pub const EXTI_IMR_MR11_Msk: u32 = 0x1 << EXTI_IMR_MR11_Pos;
pub const EXTI_IMR_MR11: u32 = EXTI_IMR_MR11_Msk;
pub const EXTI_IMR_MR12_Pos: u32 = 12;
pub const EXTI_IMR_MR12_Msk: u32 = 0x1 << EXTI_IMR_MR12_Pos;
pub const EXTI_IMR_MR12: u32 = EXTI_IMR_MR12_Msk;
pub const EXTI_IMR_MR13_Pos: u32 = 13;
pub const EXTI_IMR_MR13_Msk: u32 = 0x1 << EXTI_IMR_MR13_Pos;
pub const EXTI_IMR_MR13: u32 = EXTI_IMR_MR13_Msk;
pub const EXTI_IMR_MR14_Pos: u32 = 14;
pub const EXTI_IMR_MR14_Msk: u32 = 0x1 << EXTI_IMR_MR14_Pos;
pub const EXTI_IMR_MR14: u32 = EXTI_IMR_MR14_Msk;
pub const EXTI_IMR_MR15_Pos: u32 = 15;
pub const EXTI_IMR_MR15_Msk: u32 = 0x1 << EXTI_IMR_MR15_Pos;
pub const EXTI_IMR_MR15: u32 = EXTI_IMR_MR15_Msk;
pub const EXTI_IMR_MR16_Pos: u32 = 16;
pub const EXTI_IMR_MR16_Msk: u32 = 0x1 << EXTI_IMR_MR16_Pos;
pub const EXTI_IMR_MR16: u32 = EXTI_IMR_MR16_Msk;
pub const EXTI_IMR_MR17_Pos: u32 = 17;
pub const EXTI_IMR_MR17_Msk: u32 = 0x1 << EXTI_IMR_MR17_Pos;
pub const EXTI_IMR_MR17: u32 = EXTI_IMR_MR17_Msk;
pub const EXTI_IMR_MR18_Pos: u32 = 18;
pub const EXTI_IMR_MR18_Msk: u32 = 0x1 << EXTI_IMR_MR18_Pos;
pub const EXTI_IMR_MR18: u32 = EXTI_IMR_MR18_Msk;
pub const EXTI_IMR_IM0: u32 = EXTI_IMR_MR0;
pub const EXTI_IMR_IM1: u32 = EXTI_IMR_MR1;
pub const EXTI_IMR_IM2: u32 = EXTI_IMR_MR2;
pub const EXTI_IMR_IM3: u32 = EXTI_IMR_MR3;
pub const EXTI_IMR_IM4: u32 = EXTI_IMR_MR4;
pub const EXTI_IMR_IM5: u32 = EXTI_IMR_MR5;
pub const EXTI_IMR_IM6: u32 = EXTI_IMR_MR6;
pub const EXTI_IMR_IM7: u32 = EXTI_IMR_MR7;
pub const EXTI_IMR_IM8: u32 = EXTI_IMR_MR8;
pub const EXTI_IMR_IM9: u32 = EXTI_IMR_MR9;
pub const EXTI_IMR_IM10: u32 = EXTI_IMR_MR10;
pub const EXTI_IMR_IM11: u32 = EXTI_IMR_MR11;
pub const EXTI_IMR_IM12: u32 = EXTI_IMR_MR12;
pub const EXTI_IMR_IM13: u32 = EXTI_IMR_MR13;
pub const EXTI_IMR_IM14: u32 = EXTI_IMR_MR14;
pub const EXTI_IMR_IM15: u32 = EXTI_IMR_MR15;
pub const EXTI_IMR_IM16: u32 = EXTI_IMR_MR16;
pub const EXTI_IMR_IM17: u32 = EXTI_IMR_MR17;
pub const EXTI_IMR_IM18: u32 = EXTI_IMR_MR18;
pub const EXTI_IMR_IM: u32 = 0x0007FFFF;
pub const EXTI_EMR_MR0_Pos: u32 = 0;
pub const EXTI_EMR_MR0_Msk: u32 = 0x1 << EXTI_EMR_MR0_Pos;
pub const EXTI_EMR_MR0: u32 = EXTI_EMR_MR0_Msk;
pub const EXTI_EMR_MR1_Pos: u32 = 1;
pub const EXTI_EMR_MR1_Msk: u32 = 0x1 << EXTI_EMR_MR1_Pos;
pub const EXTI_EMR_MR1: u32 = EXTI_EMR_MR1_Msk;
pub const EXTI_EMR_MR2_Pos: u32 = 2;
pub const EXTI_EMR_MR2_Msk: u32 = 0x1 << EXTI_EMR_MR2_Pos;
pub const EXTI_EMR_MR2: u32 = EXTI_EMR_MR2_Msk;
pub const EXTI_EMR_MR3_Pos: u32 = 3;
pub const EXTI_EMR_MR3_Msk: u32 = 0x1 << EXTI_EMR_MR3_Pos;
pub const EXTI_EMR_MR3: u32 = EXTI_EMR_MR3_Msk;
pub const EXTI_EMR_MR4_Pos: u32 = 4;
pub const EXTI_EMR_MR4_Msk: u32 = 0x1 << EXTI_EMR_MR4_Pos;
pub const EXTI_EMR_MR4: u32 = EXTI_EMR_MR4_Msk;
pub const EXTI_EMR_MR5_Pos: u32 = 5;
pub const EXTI_EMR_MR5_Msk: u32 = 0x1 << EXTI_EMR_MR5_Pos;
pub const EXTI_EMR_MR5: u32 = EXTI_EMR_MR5_Msk;
pub const EXTI_EMR_MR6_Pos: u32 = 6;
pub const EXTI_EMR_MR6_Msk: u32 = 0x1 << EXTI_EMR_MR6_Pos;
pub const EXTI_EMR_MR6: u32 = EXTI_EMR_MR6_Msk;
pub const EXTI_EMR_MR7_Pos: u32 = 7;
pub const EXTI_EMR_MR7_Msk: u32 = 0x1 << EXTI_EMR_MR7_Pos;
pub const EXTI_EMR_MR7: u32 = EXTI_EMR_MR7_Msk;
pub const EXTI_EMR_MR8_Pos: u32 = 8;
pub const EXTI_EMR_MR8_Msk: u32 = 0x1 << EXTI_EMR_MR8_Pos;
pub const EXTI_EMR_MR8: u32 = EXTI_EMR_MR8_Msk;
pub const EXTI_EMR_MR9_Pos: u32 = 9;
pub const EXTI_EMR_MR9_Msk: u32 = 0x1 << EXTI_EMR_MR9_Pos;
pub const EXTI_EMR_MR9: u32 = EXTI_EMR_MR9_Msk;
pub const EXTI_EMR_MR10_Pos: u32 = 10;
pub const EXTI_EMR_MR10_Msk: u32 = 0x1 << EXTI_EMR_MR10_Pos;
pub const EXTI_EMR_MR10: u32 = EXTI_EMR_MR10_Msk;
pub const EXTI_EMR_MR11_Pos: u32 = 11;
pub const EXTI_EMR_MR11_Msk: u32 = 0x1 << EXTI_EMR_MR11_Pos;
pub const EXTI_EMR_MR11: u32 = EXTI_EMR_MR11_Msk;
pub const EXTI_EMR_MR12_Pos: u32 = 12;
pub const EXTI_EMR_MR12_Msk: u32 = 0x1 << EXTI_EMR_MR12_Pos;
pub const EXTI_EMR_MR12: u32 = EXTI_EMR_MR12_Msk;
pub const EXTI_EMR_MR13_Pos: u32 = 13;
pub const EXTI_EMR_MR13_Msk: u32 = 0x1 << EXTI_EMR_MR13_Pos;
pub const EXTI_EMR_MR13: u32 = EXTI_EMR_MR13_Msk;
pub const EXTI_EMR_MR14_Pos: u32 = 14;
pub const EXTI_EMR_MR14_Msk: u32 = 0x1 << EXTI_EMR_MR14_Pos;
pub const EXTI_EMR_MR14: u32 = EXTI_EMR_MR14_Msk;
pub const EXTI_EMR_MR15_Pos: u32 = 15;
pub const EXTI_EMR_MR15_Msk: u32 = 0x1 << EXTI_EMR_MR15_Pos;
pub const EXTI_EMR_MR15: u32 = EXTI_EMR_MR15_Msk;
pub const EXTI_EMR_MR16_Pos: u32 = 16;
pub const EXTI_EMR_MR16_Msk: u32 = 0x1 << EXTI_EMR_MR16_Pos;
pub const EXTI_EMR_MR16: u32 = EXTI_EMR_MR16_Msk;
pub const EXTI_EMR_MR17_Pos: u32 = 17;
pub const EXTI_EMR_MR17_Msk: u32 = 0x1 << EXTI_EMR_MR17_Pos;
pub const EXTI_EMR_MR17: u32 = EXTI_EMR_MR17_Msk;
pub const EXTI_EMR_MR18_Pos: u32 = 18;
pub const EXTI_EMR_MR18_Msk: u32 = 0x1 << EXTI_EMR_MR18_Pos;
pub const EXTI_EMR_MR18: u32 = EXTI_EMR_MR18_Msk;
pub const EXTI_EMR_EM0: u32 = EXTI_EMR_MR0;
pub const EXTI_EMR_EM1: u32 = EXTI_EMR_MR1;
pub const EXTI_EMR_EM2: u32 = EXTI_EMR_MR2;
pub const EXTI_EMR_EM3: u32 = EXTI_EMR_MR3;
pub const EXTI_EMR_EM4: u32 = EXTI_EMR_MR4;
pub const EXTI_EMR_EM5: u32 = EXTI_EMR_MR5;
pub const EXTI_EMR_EM6: u32 = EXTI_EMR_MR6;
pub const EXTI_EMR_EM7: u32 = EXTI_EMR_MR7;
pub const EXTI_EMR_EM8: u32 = EXTI_EMR_MR8;
pub const EXTI_EMR_EM9: u32 = EXTI_EMR_MR9;
pub const EXTI_EMR_EM10: u32 = EXTI_EMR_MR10;
pub const EXTI_EMR_EM11: u32 = EXTI_EMR_MR11;
pub const EXTI_EMR_EM12: u32 = EXTI_EMR_MR12;
pub const EXTI_EMR_EM13: u32 = EXTI_EMR_MR13;
pub const EXTI_EMR_EM14: u32 = EXTI_EMR_MR14;
pub const EXTI_EMR_EM15: u32 = EXTI_EMR_MR15;
pub const EXTI_EMR_EM16: u32 = EXTI_EMR_MR16;
pub const EXTI_EMR_EM17: u32 = EXTI_EMR_MR17;
pub const EXTI_EMR_EM18: u32 = EXTI_EMR_MR18;
pub const EXTI_RTSR_TR0_Pos: u32 = 0;
pub const EXTI_RTSR_TR0_Msk: u32 = 0x1 << EXTI_RTSR_TR0_Pos;
pub const EXTI_RTSR_TR0: u32 = EXTI_RTSR_TR0_Msk;
pub const EXTI_RTSR_TR1_Pos: u32 = 1;
pub const EXTI_RTSR_TR1_Msk: u32 = 0x1 << EXTI_RTSR_TR1_Pos;
pub const EXTI_RTSR_TR1: u32 = EXTI_RTSR_TR1_Msk;
pub const EXTI_RTSR_TR2_Pos: u32 = 2;
pub const EXTI_RTSR_TR2_Msk: u32 = 0x1 << EXTI_RTSR_TR2_Pos;
pub const EXTI_RTSR_TR2: u32 = EXTI_RTSR_TR2_Msk;
pub const EXTI_RTSR_TR3_Pos: u32 = 3;
pub const EXTI_RTSR_TR3_Msk: u32 = 0x1 << EXTI_RTSR_TR3_Pos;
pub const EXTI_RTSR_TR3: u32 = EXTI_RTSR_TR3_Msk;
pub const EXTI_RTSR_TR4_Pos: u32 = 4;
pub const EXTI_RTSR_TR4_Msk: u32 = 0x1 << EXTI_RTSR_TR4_Pos;
pub const EXTI_RTSR_TR4: u32 = EXTI_RTSR_TR4_Msk;
pub const EXTI_RTSR_TR5_Pos: u32 = 5;
pub const EXTI_RTSR_TR5_Msk: u32 = 0x1 << EXTI_RTSR_TR5_Pos;
pub const EXTI_RTSR_TR5: u32 = EXTI_RTSR_TR5_Msk;
pub const EXTI_RTSR_TR6_Pos: u32 = 6;
pub const EXTI_RTSR_TR6_Msk: u32 = 0x1 << EXTI_RTSR_TR6_Pos;
pub const EXTI_RTSR_TR6: u32 = EXTI_RTSR_TR6_Msk;
pub const EXTI_RTSR_TR7_Pos: u32 = 7;
pub const EXTI_RTSR_TR7_Msk: u32 = 0x1 << EXTI_RTSR_TR7_Pos;
pub const EXTI_RTSR_TR7: u32 = EXTI_RTSR_TR7_Msk;
pub const EXTI_RTSR_TR8_Pos: u32 = 8;
pub const EXTI_RTSR_TR8_Msk: u32 = 0x1 << EXTI_RTSR_TR8_Pos;
pub const EXTI_RTSR_TR8: u32 = EXTI_RTSR_TR8_Msk;
pub const EXTI_RTSR_TR9_Pos: u32 = 9;
pub const EXTI_RTSR_TR9_Msk: u32 = 0x1 << EXTI_RTSR_TR9_Pos;
pub const EXTI_RTSR_TR9: u32 = EXTI_RTSR_TR9_Msk;
pub const EXTI_RTSR_TR10_Pos: u32 = 10;
pub const EXTI_RTSR_TR10_Msk: u32 = 0x1 << EXTI_RTSR_TR10_Pos;
pub const EXTI_RTSR_TR10: u32 = EXTI_RTSR_TR10_Msk;
pub const EXTI_RTSR_TR11_Pos: u32 = 11;
pub const EXTI_RTSR_TR11_Msk: u32 = 0x1 << EXTI_RTSR_TR11_Pos;
pub const EXTI_RTSR_TR11: u32 = EXTI_RTSR_TR11_Msk;
pub const EXTI_RTSR_TR12_Pos: u32 = 12;
pub const EXTI_RTSR_TR12_Msk: u32 = 0x1 << EXTI_RTSR_TR12_Pos;
pub const EXTI_RTSR_TR12: u32 = EXTI_RTSR_TR12_Msk;
pub const EXTI_RTSR_TR13_Pos: u32 = 13;
pub const EXTI_RTSR_TR13_Msk: u32 = 0x1 << EXTI_RTSR_TR13_Pos;
pub const EXTI_RTSR_TR13: u32 = EXTI_RTSR_TR13_Msk;
pub const EXTI_RTSR_TR14_Pos: u32 = 14;
pub const EXTI_RTSR_TR14_Msk: u32 = 0x1 << EXTI_RTSR_TR14_Pos;
pub const EXTI_RTSR_TR14: u32 = EXTI_RTSR_TR14_Msk;
pub const EXTI_RTSR_TR15_Pos: u32 = 15;
pub const EXTI_RTSR_TR15_Msk: u32 = 0x1 << EXTI_RTSR_TR15_Pos;
pub const EXTI_RTSR_TR15: u32 = EXTI_RTSR_TR15_Msk;
pub const EXTI_RTSR_TR16_Pos: u32 = 16;
pub const EXTI_RTSR_TR16_Msk: u32 = 0x1 << EXTI_RTSR_TR16_Pos;
pub const EXTI_RTSR_TR16: u32 = EXTI_RTSR_TR16_Msk;
pub const EXTI_RTSR_TR17_Pos: u32 = 17;
pub const EXTI_RTSR_TR17_Msk: u32 = 0x1 << EXTI_RTSR_TR17_Pos;
pub const EXTI_RTSR_TR17: u32 = EXTI_RTSR_TR17_Msk;
pub const EXTI_RTSR_TR18_Pos: u32 = 18;
pub const EXTI_RTSR_TR18_Msk: u32 = 0x1 << EXTI_RTSR_TR18_Pos;
pub const EXTI_RTSR_TR18: u32 = EXTI_RTSR_TR18_Msk;
pub const EXTI_RTSR_RT0: u32 = EXTI_RTSR_TR0;
pub const EXTI_RTSR_RT1: u32 = EXTI_RTSR_TR1;
pub const EXTI_RTSR_RT2: u32 = EXTI_RTSR_TR2;
pub const EXTI_RTSR_RT3: u32 = EXTI_RTSR_TR3;
pub const EXTI_RTSR_RT4: u32 = EXTI_RTSR_TR4;
pub const EXTI_RTSR_RT5: u32 = EXTI_RTSR_TR5;
pub const EXTI_RTSR_RT6: u32 = EXTI_RTSR_TR6;
pub const EXTI_RTSR_RT7: u32 = EXTI_RTSR_TR7;
pub const EXTI_RTSR_RT8: u32 = EXTI_RTSR_TR8;
pub const EXTI_RTSR_RT9: u32 = EXTI_RTSR_TR9;
pub const EXTI_RTSR_RT10: u32 = EXTI_RTSR_TR10;
pub const EXTI_RTSR_RT11: u32 = EXTI_RTSR_TR11;
pub const EXTI_RTSR_RT12: u32 = EXTI_RTSR_TR12;
pub const EXTI_RTSR_RT13: u32 = EXTI_RTSR_TR13;
pub const EXTI_RTSR_RT14: u32 = EXTI_RTSR_TR14;
pub const EXTI_RTSR_RT15: u32 = EXTI_RTSR_TR15;
pub const EXTI_RTSR_RT16: u32 = EXTI_RTSR_TR16;
pub const EXTI_RTSR_RT17: u32 = EXTI_RTSR_TR17;
pub const EXTI_RTSR_RT18: u32 = EXTI_RTSR_TR18;
pub const EXTI_FTSR_TR0_Pos: u32 = 0;
pub const EXTI_FTSR_TR0_Msk: u32 = 0x1 << EXTI_FTSR_TR0_Pos;
pub const EXTI_FTSR_TR0: u32 = EXTI_FTSR_TR0_Msk;
pub const EXTI_FTSR_TR1_Pos: u32 = 1;
pub const EXTI_FTSR_TR1_Msk: u32 = 0x1 << EXTI_FTSR_TR1_Pos;
pub const EXTI_FTSR_TR1: u32 = EXTI_FTSR_TR1_Msk;
pub const EXTI_FTSR_TR2_Pos: u32 = 2;
pub const EXTI_FTSR_TR2_Msk: u32 = 0x1 << EXTI_FTSR_TR2_Pos;
pub const EXTI_FTSR_TR2: u32 = EXTI_FTSR_TR2_Msk;
pub const EXTI_FTSR_TR3_Pos: u32 = 3;
pub const EXTI_FTSR_TR3_Msk: u32 = 0x1 << EXTI_FTSR_TR3_Pos;
pub const EXTI_FTSR_TR3: u32 = EXTI_FTSR_TR3_Msk;
pub const EXTI_FTSR_TR4_Pos: u32 = 4;
pub const EXTI_FTSR_TR4_Msk: u32 = 0x1 << EXTI_FTSR_TR4_Pos;
pub const EXTI_FTSR_TR4: u32 = EXTI_FTSR_TR4_Msk;
pub const EXTI_FTSR_TR5_Pos: u32 = 5;
pub const EXTI_FTSR_TR5_Msk: u32 = 0x1 << EXTI_FTSR_TR5_Pos;
pub const EXTI_FTSR_TR5: u32 = EXTI_FTSR_TR5_Msk;
pub const EXTI_FTSR_TR6_Pos: u32 = 6;
pub const EXTI_FTSR_TR6_Msk: u32 = 0x1 << EXTI_FTSR_TR6_Pos;
pub const EXTI_FTSR_TR6: u32 = EXTI_FTSR_TR6_Msk;
pub const EXTI_FTSR_TR7_Pos: u32 = 7;
pub const EXTI_FTSR_TR7_Msk: u32 = 0x1 << EXTI_FTSR_TR7_Pos;
pub const EXTI_FTSR_TR7: u32 = EXTI_FTSR_TR7_Msk;
pub const EXTI_FTSR_TR8_Pos: u32 = 8;
pub const EXTI_FTSR_TR8_Msk: u32 = 0x1 << EXTI_FTSR_TR8_Pos;
pub const EXTI_FTSR_TR8: u32 = EXTI_FTSR_TR8_Msk;
pub const EXTI_FTSR_TR9_Pos: u32 = 9;
pub const EXTI_FTSR_TR9_Msk: u32 = 0x1 << EXTI_FTSR_TR9_Pos;
pub const EXTI_FTSR_TR9: u32 = EXTI_FTSR_TR9_Msk;
pub const EXTI_FTSR_TR10_Pos: u32 = 10;
pub const EXTI_FTSR_TR10_Msk: u32 = 0x1 << EXTI_FTSR_TR10_Pos;
pub const EXTI_FTSR_TR10: u32 = EXTI_FTSR_TR10_Msk;
pub const EXTI_FTSR_TR11_Pos: u32 = 11;
pub const EXTI_FTSR_TR11_Msk: u32 = 0x1 << EXTI_FTSR_TR11_Pos;
pub const EXTI_FTSR_TR11: u32 = EXTI_FTSR_TR11_Msk;
pub const EXTI_FTSR_TR12_Pos: u32 = 12;
pub const EXTI_FTSR_TR12_Msk: u32 = 0x1 << EXTI_FTSR_TR12_Pos;
pub const EXTI_FTSR_TR12: u32 = EXTI_FTSR_TR12_Msk;
pub const EXTI_FTSR_TR13_Pos: u32 = 13;
pub const EXTI_FTSR_TR13_Msk: u32 = 0x1 << EXTI_FTSR_TR13_Pos;
pub const EXTI_FTSR_TR13: u32 = EXTI_FTSR_TR13_Msk;
pub const EXTI_FTSR_TR14_Pos: u32 = 14;
pub const EXTI_FTSR_TR14_Msk: u32 = 0x1 << EXTI_FTSR_TR14_Pos;
pub const EXTI_FTSR_TR14: u32 = EXTI_FTSR_TR14_Msk;
pub const EXTI_FTSR_TR15_Pos: u32 = 15;
pub const EXTI_FTSR_TR15_Msk: u32 = 0x1 << EXTI_FTSR_TR15_Pos;
pub const EXTI_FTSR_TR15: u32 = EXTI_FTSR_TR15_Msk;
pub const EXTI_FTSR_TR16_Pos: u32 = 16;
pub const EXTI_FTSR_TR16_Msk: u32 = 0x1 << EXTI_FTSR_TR16_Pos;
pub const EXTI_FTSR_TR16: u32 = EXTI_FTSR_TR16_Msk;
pub const EXTI_FTSR_TR17_Pos: u32 = 17;
pub const EXTI_FTSR_TR17_Msk: u32 = 0x1 << EXTI_FTSR_TR17_Pos;
pub const EXTI_FTSR_TR17: u32 = EXTI_FTSR_TR17_Msk;
pub const EXTI_FTSR_TR18_Pos: u32 = 18;
pub const EXTI_FTSR_TR18_Msk: u32 = 0x1 << EXTI_FTSR_TR18_Pos;
pub const EXTI_FTSR_TR18: u32 = EXTI_FTSR_TR18_Msk;
pub const EXTI_FTSR_FT0: u32 = EXTI_FTSR_TR0;
pub const EXTI_FTSR_FT1: u32 = EXTI_FTSR_TR1;
pub const EXTI_FTSR_FT2: u32 = EXTI_FTSR_TR2;
pub const EXTI_FTSR_FT3: u32 = EXTI_FTSR_TR3;
pub const EXTI_FTSR_FT4: u32 = EXTI_FTSR_TR4;
pub const EXTI_FTSR_FT5: u32 = EXTI_FTSR_TR5;
pub const EXTI_FTSR_FT6: u32 = EXTI_FTSR_TR6;
pub const EXTI_FTSR_FT7: u32 = EXTI_FTSR_TR7;
pub const EXTI_FTSR_FT8: u32 = EXTI_FTSR_TR8;
pub const EXTI_FTSR_FT9: u32 = EXTI_FTSR_TR9;
pub const EXTI_FTSR_FT10: u32 = EXTI_FTSR_TR10;
pub const EXTI_FTSR_FT11: u32 = EXTI_FTSR_TR11;
pub const EXTI_FTSR_FT12: u32 = EXTI_FTSR_TR12;
pub const EXTI_FTSR_FT13: u32 = EXTI_FTSR_TR13;
pub const EXTI_FTSR_FT14: u32 = EXTI_FTSR_TR14;
pub const EXTI_FTSR_FT15: u32 = EXTI_FTSR_TR15;
pub const EXTI_FTSR_FT16: u32 = EXTI_FTSR_TR16;
pub const EXTI_FTSR_FT17: u32 = EXTI_FTSR_TR17;
pub const EXTI_FTSR_FT18: u32 = EXTI_FTSR_TR18;
pub const EXTI_SWIER_SWIER0_Pos: u32 = 0;
pub const EXTI_SWIER_SWIER0_Msk: u32 = 0x1 << EXTI_SWIER_SWIER0_Pos;
pub const EXTI_SWIER_SWIER0: u32 = EXTI_SWIER_SWIER0_Msk;
pub const EXTI_SWIER_SWIER1_Pos: u32 = 1;
pub const EXTI_SWIER_SWIER1_Msk: u32 = 0x1 << EXTI_SWIER_SWIER1_Pos;
pub const EXTI_SWIER_SWIER1: u32 = EXTI_SWIER_SWIER1_Msk;
pub const EXTI_SWIER_SWIER2_Pos: u32 = 2;
pub const EXTI_SWIER_SWIER2_Msk: u32 = 0x1 << EXTI_SWIER_SWIER2_Pos;
pub const EXTI_SWIER_SWIER2: u32 = EXTI_SWIER_SWIER2_Msk;
pub const EXTI_SWIER_SWIER3_Pos: u32 = 3;
pub const EXTI_SWIER_SWIER3_Msk: u32 = 0x1 << EXTI_SWIER_SWIER3_Pos;
pub const EXTI_SWIER_SWIER3: u32 = EXTI_SWIER_SWIER3_Msk;
pub const EXTI_SWIER_SWIER4_Pos: u32 = 4;
pub const EXTI_SWIER_SWIER4_Msk: u32 = 0x1 << EXTI_SWIER_SWIER4_Pos;
pub const EXTI_SWIER_SWIER4: u32 = EXTI_SWIER_SWIER4_Msk;
pub const EXTI_SWIER_SWIER5_Pos: u32 = 5;
pub const EXTI_SWIER_SWIER5_Msk: u32 = 0x1 << EXTI_SWIER_SWIER5_Pos;
pub const EXTI_SWIER_SWIER5: u32 = EXTI_SWIER_SWIER5_Msk;
pub const EXTI_SWIER_SWIER6_Pos: u32 = 6;
pub const EXTI_SWIER_SWIER6_Msk: u32 = 0x1 << EXTI_SWIER_SWIER6_Pos;
pub const EXTI_SWIER_SWIER6: u32 = EXTI_SWIER_SWIER6_Msk;
pub const EXTI_SWIER_SWIER7_Pos: u32 = 7;
pub const EXTI_SWIER_SWIER7_Msk: u32 = 0x1 << EXTI_SWIER_SWIER7_Pos;
pub const EXTI_SWIER_SWIER7: u32 = EXTI_SWIER_SWIER7_Msk;
pub const EXTI_SWIER_SWIER8_Pos: u32 = 8;
pub const EXTI_SWIER_SWIER8_Msk: u32 = 0x1 << EXTI_SWIER_SWIER8_Pos;
pub const EXTI_SWIER_SWIER8: u32 = EXTI_SWIER_SWIER8_Msk;
pub const EXTI_SWIER_SWIER9_Pos: u32 = 9;
pub const EXTI_SWIER_SWIER9_Msk: u32 = 0x1 << EXTI_SWIER_SWIER9_Pos;
pub const EXTI_SWIER_SWIER9: u32 = EXTI_SWIER_SWIER9_Msk;
pub const EXTI_SWIER_SWIER10_Pos: u32 = 10;
pub const EXTI_SWIER_SWIER10_Msk: u32 = 0x1 << EXTI_SWIER_SWIER10_Pos;
pub const EXTI_SWIER_SWIER10: u32 = EXTI_SWIER_SWIER10_Msk;
pub const EXTI_SWIER_SWIER11_Pos: u32 = 11;
pub const EXTI_SWIER_SWIER11_Msk: u32 = 0x1 << EXTI_SWIER_SWIER11_Pos;
pub const EXTI_SWIER_SWIER11: u32 = EXTI_SWIER_SWIER11_Msk;
pub const EXTI_SWIER_SWIER12_Pos: u32 = 12;
pub const EXTI_SWIER_SWIER12_Msk: u32 = 0x1 << EXTI_SWIER_SWIER12_Pos;
pub const EXTI_SWIER_SWIER12: u32 = EXTI_SWIER_SWIER12_Msk;
pub const EXTI_SWIER_SWIER13_Pos: u32 = 13;
pub const EXTI_SWIER_SWIER13_Msk: u32 = 0x1 << EXTI_SWIER_SWIER13_Pos;
pub const EXTI_SWIER_SWIER13: u32 = EXTI_SWIER_SWIER13_Msk;
pub const EXTI_SWIER_SWIER14_Pos: u32 = 14;
pub const EXTI_SWIER_SWIER14_Msk: u32 = 0x1 << EXTI_SWIER_SWIER14_Pos;
pub const EXTI_SWIER_SWIER14: u32 = EXTI_SWIER_SWIER14_Msk;
pub const EXTI_SWIER_SWIER15_Pos: u32 = 15;
pub const EXTI_SWIER_SWIER15_Msk: u32 = 0x1 << EXTI_SWIER_SWIER15_Pos;
pub const EXTI_SWIER_SWIER15: u32 = EXTI_SWIER_SWIER15_Msk;
pub const EXTI_SWIER_SWIER16_Pos: u32 = 16;
pub const EXTI_SWIER_SWIER16_Msk: u32 = 0x1 << EXTI_SWIER_SWIER16_Pos;
pub const EXTI_SWIER_SWIER16: u32 = EXTI_SWIER_SWIER16_Msk;
pub const EXTI_SWIER_SWIER17_Pos: u32 = 17;
pub const EXTI_SWIER_SWIER17_Msk: u32 = 0x1 << EXTI_SWIER_SWIER17_Pos;
pub const EXTI_SWIER_SWIER17: u32 = EXTI_SWIER_SWIER17_Msk;
pub const EXTI_SWIER_SWIER18_Pos: u32 = 18;
pub const EXTI_SWIER_SWIER18_Msk: u32 = 0x1 << EXTI_SWIER_SWIER18_Pos;
pub const EXTI_SWIER_SWIER18: u32 = EXTI_SWIER_SWIER18_Msk;
pub const EXTI_SWIER_SWI0: u32 = EXTI_SWIER_SWIER0;
pub const EXTI_SWIER_SWI1: u32 = EXTI_SWIER_SWIER1;
pub const EXTI_SWIER_SWI2: u32 = EXTI_SWIER_SWIER2;
pub const EXTI_SWIER_SWI3: u32 = EXTI_SWIER_SWIER3;
pub const EXTI_SWIER_SWI4: u32 = EXTI_SWIER_SWIER4;
pub const EXTI_SWIER_SWI5: u32 = EXTI_SWIER_SWIER5;
pub const EXTI_SWIER_SWI6: u32 = EXTI_SWIER_SWIER6;
pub const EXTI_SWIER_SWI7: u32 = EXTI_SWIER_SWIER7;
pub const EXTI_SWIER_SWI8: u32 = EXTI_SWIER_SWIER8;
pub const EXTI_SWIER_SWI9: u32 = EXTI_SWIER_SWIER9;
pub const EXTI_SWIER_SWI10: u32 = EXTI_SWIER_SWIER10;
pub const EXTI_SWIER_SWI11: u32 = EXTI_SWIER_SWIER11;
pub const EXTI_SWIER_SWI12: u32 = EXTI_SWIER_SWIER12;
pub const EXTI_SWIER_SWI13: u32 = EXTI_SWIER_SWIER13;
pub const EXTI_SWIER_SWI14: u32 = EXTI_SWIER_SWIER14;
pub const EXTI_SWIER_SWI15: u32 = EXTI_SWIER_SWIER15;
pub const EXTI_SWIER_SWI16: u32 = EXTI_SWIER_SWIER16;
pub const EXTI_SWIER_SWI17: u32 = EXTI_SWIER_SWIER17;
pub const EXTI_SWIER_SWI18: u32 = EXTI_SWIER_SWIER18;
pub const EXTI_PR_PR0_Pos: u32 = 0;
pub const EXTI_PR_PR0_Msk: u32 = 0x1 << EXTI_PR_PR0_Pos;
pub const EXTI_PR_PR0: u32 = EXTI_PR_PR0_Msk;
pub const EXTI_PR_PR1_Pos: u32 = 1;
pub const EXTI_PR_PR1_Msk: u32 = 0x1 << EXTI_PR_PR1_Pos;
pub const EXTI_PR_PR1: u32 = EXTI_PR_PR1_Msk;
pub const EXTI_PR_PR2_Pos: u32 = 2;
pub const EXTI_PR_PR2_Msk: u32 = 0x1 << EXTI_PR_PR2_Pos;
pub const EXTI_PR_PR2: u32 = EXTI_PR_PR2_Msk;
pub const EXTI_PR_PR3_Pos: u32 = 3;
pub const EXTI_PR_PR3_Msk: u32 = 0x1 << EXTI_PR_PR3_Pos;
pub const EXTI_PR_PR3: u32 = EXTI_PR_PR3_Msk;
pub const EXTI_PR_PR4_Pos: u32 = 4;
pub const EXTI_PR_PR4_Msk: u32 = 0x1 << EXTI_PR_PR4_Pos;
pub const EXTI_PR_PR4: u32 = EXTI_PR_PR4_Msk;
pub const EXTI_PR_PR5_Pos: u32 = 5;
pub const EXTI_PR_PR5_Msk: u32 = 0x1 << EXTI_PR_PR5_Pos;
pub const EXTI_PR_PR5: u32 = EXTI_PR_PR5_Msk;
pub const EXTI_PR_PR6_Pos: u32 = 6;
pub const EXTI_PR_PR6_Msk: u32 = 0x1 << EXTI_PR_PR6_Pos;
pub const EXTI_PR_PR6: u32 = EXTI_PR_PR6_Msk;
pub const EXTI_PR_PR7_Pos: u32 = 7;
pub const EXTI_PR_PR7_Msk: u32 = 0x1 << EXTI_PR_PR7_Pos;
pub const EXTI_PR_PR7: u32 = EXTI_PR_PR7_Msk;
pub const EXTI_PR_PR8_Pos: u32 = 8;
pub const EXTI_PR_PR8_Msk: u32 = 0x1 << EXTI_PR_PR8_Pos;
pub const EXTI_PR_PR8: u32 = EXTI_PR_PR8_Msk;
pub const EXTI_PR_PR9_Pos: u32 = 9;
pub const EXTI_PR_PR9_Msk: u32 = 0x1 << EXTI_PR_PR9_Pos;
pub const EXTI_PR_PR9: u32 = EXTI_PR_PR9_Msk;
pub const EXTI_PR_PR10_Pos: u32 = 10;
pub const EXTI_PR_PR10_Msk: u32 = 0x1 << EXTI_PR_PR10_Pos;
pub const EXTI_PR_PR10: u32 = EXTI_PR_PR10_Msk;
pub const EXTI_PR_PR11_Pos: u32 = 11;
pub const EXTI_PR_PR11_Msk: u32 = 0x1 << EXTI_PR_PR11_Pos;
pub const EXTI_PR_PR11: u32 = EXTI_PR_PR11_Msk;
pub const EXTI_PR_PR12_Pos: u32 = 12;
pub const EXTI_PR_PR12_Msk: u32 = 0x1 << EXTI_PR_PR12_Pos;
pub const EXTI_PR_PR12: u32 = EXTI_PR_PR12_Msk;
pub const EXTI_PR_PR13_Pos: u32 = 13;
pub const EXTI_PR_PR13_Msk: u32 = 0x1 << EXTI_PR_PR13_Pos;
pub const EXTI_PR_PR13: u32 = EXTI_PR_PR13_Msk;
pub const EXTI_PR_PR14_Pos: u32 = 14;
pub const EXTI_PR_PR14_Msk: u32 = 0x1 << EXTI_PR_PR14_Pos;
pub const EXTI_PR_PR14: u32 = EXTI_PR_PR14_Msk;
pub const EXTI_PR_PR15_Pos: u32 = 15;
pub const EXTI_PR_PR15_Msk: u32 = 0x1 << EXTI_PR_PR15_Pos;
pub const EXTI_PR_PR15: u32 = EXTI_PR_PR15_Msk;
pub const EXTI_PR_PR16_Pos: u32 = 16;
pub const EXTI_PR_PR16_Msk: u32 = 0x1 << EXTI_PR_PR16_Pos;
pub const EXTI_PR_PR16: u32 = EXTI_PR_PR16_Msk;
pub const EXTI_PR_PR17_Pos: u32 = 17;
pub const EXTI_PR_PR17_Msk: u32 = 0x1 << EXTI_PR_PR17_Pos;
pub const EXTI_PR_PR17: u32 = EXTI_PR_PR17_Msk;
pub const EXTI_PR_PR18_Pos: u32 = 18;
pub const EXTI_PR_PR18_Msk: u32 = 0x1 << EXTI_PR_PR18_Pos;
pub const EXTI_PR_PR18: u32 = EXTI_PR_PR18_Msk;
pub const EXTI_PR_PIF0: u32 = EXTI_PR_PR0;
pub const EXTI_PR_PIF1: u32 = EXTI_PR_PR1;
pub const EXTI_PR_PIF2: u32 = EXTI_PR_PR2;
pub const EXTI_PR_PIF3: u32 = EXTI_PR_PR3;
pub const EXTI_PR_PIF4: u32 = EXTI_PR_PR4;
pub const EXTI_PR_PIF5: u32 = EXTI_PR_PR5;
pub const EXTI_PR_PIF6: u32 = EXTI_PR_PR6;
pub const EXTI_PR_PIF7: u32 = EXTI_PR_PR7;
pub const EXTI_PR_PIF8: u32 = EXTI_PR_PR8;
pub const EXTI_PR_PIF9: u32 = EXTI_PR_PR9;
pub const EXTI_PR_PIF10: u32 = EXTI_PR_PR10;
pub const EXTI_PR_PIF11: u32 = EXTI_PR_PR11;
pub const EXTI_PR_PIF12: u32 = EXTI_PR_PR12;
pub const EXTI_PR_PIF13: u32 = EXTI_PR_PR13;
pub const EXTI_PR_PIF14: u32 = EXTI_PR_PR14;
pub const EXTI_PR_PIF15: u32 = EXTI_PR_PR15;
pub const EXTI_PR_PIF16: u32 = EXTI_PR_PR16;
pub const EXTI_PR_PIF17: u32 = EXTI_PR_PR17;
pub const EXTI_PR_PIF18: u32 = EXTI_PR_PR18;
pub const DMA_ISR_GIF1_Pos: u32 = 0;
pub const DMA_ISR_GIF1_Msk: u32 = 0x1 << DMA_ISR_GIF1_Pos;
pub const DMA_ISR_GIF1: u32 = DMA_ISR_GIF1_Msk;
pub const DMA_ISR_TCIF1_Pos: u32 = 1;
pub const DMA_ISR_TCIF1_Msk: u32 = 0x1 << DMA_ISR_TCIF1_Pos;
pub const DMA_ISR_TCIF1: u32 = DMA_ISR_TCIF1_Msk;
pub const DMA_ISR_HTIF1_Pos: u32 = 2;
pub const DMA_ISR_HTIF1_Msk: u32 = 0x1 << DMA_ISR_HTIF1_Pos;
pub const DMA_ISR_HTIF1: u32 = DMA_ISR_HTIF1_Msk;
pub const DMA_ISR_TEIF1_Pos: u32 = 3;
pub const DMA_ISR_TEIF1_Msk: u32 = 0x1 << DMA_ISR_TEIF1_Pos;
pub const DMA_ISR_TEIF1: u32 = DMA_ISR_TEIF1_Msk;
pub const DMA_ISR_GIF2_Pos: u32 = 4;
pub const DMA_ISR_GIF2_Msk: u32 = 0x1 << DMA_ISR_GIF2_Pos;
pub const DMA_ISR_GIF2: u32 = DMA_ISR_GIF2_Msk;
pub const DMA_ISR_TCIF2_Pos: u32 = 5;
pub const DMA_ISR_TCIF2_Msk: u32 = 0x1 << DMA_ISR_TCIF2_Pos;
pub const DMA_ISR_TCIF2: u32 = DMA_ISR_TCIF2_Msk;
pub const DMA_ISR_HTIF2_Pos: u32 = 6;
pub const DMA_ISR_HTIF2_Msk: u32 = 0x1 << DMA_ISR_HTIF2_Pos;
pub const DMA_ISR_HTIF2: u32 = DMA_ISR_HTIF2_Msk;
pub const DMA_ISR_TEIF2_Pos: u32 = 7;
pub const DMA_ISR_TEIF2_Msk: u32 = 0x1 << DMA_ISR_TEIF2_Pos;
pub const DMA_ISR_TEIF2: u32 = DMA_ISR_TEIF2_Msk;
pub const DMA_ISR_GIF3_Pos: u32 = 8;
pub const DMA_ISR_GIF3_Msk: u32 = 0x1 << DMA_ISR_GIF3_Pos;
pub const DMA_ISR_GIF3: u32 = DMA_ISR_GIF3_Msk;
pub const DMA_ISR_TCIF3_Pos: u32 = 9;
pub const DMA_ISR_TCIF3_Msk: u32 = 0x1 << DMA_ISR_TCIF3_Pos;
pub const DMA_ISR_TCIF3: u32 = DMA_ISR_TCIF3_Msk;
pub const DMA_ISR_HTIF3_Pos: u32 = 10;
pub const DMA_ISR_HTIF3_Msk: u32 = 0x1 << DMA_ISR_HTIF3_Pos;
pub const DMA_ISR_HTIF3: u32 = DMA_ISR_HTIF3_Msk;
pub const DMA_ISR_TEIF3_Pos: u32 = 11;
pub const DMA_ISR_TEIF3_Msk: u32 = 0x1 << DMA_ISR_TEIF3_Pos;
pub const DMA_ISR_TEIF3: u32 = DMA_ISR_TEIF3_Msk;
pub const DMA_ISR_GIF4_Pos: u32 = 12;
pub const DMA_ISR_GIF4_Msk: u32 = 0x1 << DMA_ISR_GIF4_Pos;
pub const DMA_ISR_GIF4: u32 = DMA_ISR_GIF4_Msk;
pub const DMA_ISR_TCIF4_Pos: u32 = 13;
pub const DMA_ISR_TCIF4_Msk: u32 = 0x1 << DMA_ISR_TCIF4_Pos;
pub const DMA_ISR_TCIF4: u32 = DMA_ISR_TCIF4_Msk;
pub const DMA_ISR_HTIF4_Pos: u32 = 14;
pub const DMA_ISR_HTIF4_Msk: u32 = 0x1 << DMA_ISR_HTIF4_Pos;
pub const DMA_ISR_HTIF4: u32 = DMA_ISR_HTIF4_Msk;
pub const DMA_ISR_TEIF4_Pos: u32 = 15;
pub const DMA_ISR_TEIF4_Msk: u32 = 0x1 << DMA_ISR_TEIF4_Pos;
pub const DMA_ISR_TEIF4: u32 = DMA_ISR_TEIF4_Msk;
pub const DMA_ISR_GIF5_Pos: u32 = 16;
pub const DMA_ISR_GIF5_Msk: u32 = 0x1 << DMA_ISR_GIF5_Pos;
pub const DMA_ISR_GIF5: u32 = DMA_ISR_GIF5_Msk;
pub const DMA_ISR_TCIF5_Pos: u32 = 17;
pub const DMA_ISR_TCIF5_Msk: u32 = 0x1 << DMA_ISR_TCIF5_Pos;
pub const DMA_ISR_TCIF5: u32 = DMA_ISR_TCIF5_Msk;
pub const DMA_ISR_HTIF5_Pos: u32 = 18;
pub const DMA_ISR_HTIF5_Msk: u32 = 0x1 << DMA_ISR_HTIF5_Pos;
pub const DMA_ISR_HTIF5: u32 = DMA_ISR_HTIF5_Msk;
pub const DMA_ISR_TEIF5_Pos: u32 = 19;
pub const DMA_ISR_TEIF5_Msk: u32 = 0x1 << DMA_ISR_TEIF5_Pos;
pub const DMA_ISR_TEIF5: u32 = DMA_ISR_TEIF5_Msk;
pub const DMA_ISR_GIF6_Pos: u32 = 20;
pub const DMA_ISR_GIF6_Msk: u32 = 0x1 << DMA_ISR_GIF6_Pos;
pub const DMA_ISR_GIF6: u32 = DMA_ISR_GIF6_Msk;
pub const DMA_ISR_TCIF6_Pos: u32 = 21;
pub const DMA_ISR_TCIF6_Msk: u32 = 0x1 << DMA_ISR_TCIF6_Pos;
pub const DMA_ISR_TCIF6: u32 = DMA_ISR_TCIF6_Msk;
pub const DMA_ISR_HTIF6_Pos: u32 = 22;
pub const DMA_ISR_HTIF6_Msk: u32 = 0x1 << DMA_ISR_HTIF6_Pos;
pub const DMA_ISR_HTIF6: u32 = DMA_ISR_HTIF6_Msk;
pub const DMA_ISR_TEIF6_Pos: u32 = 23;
pub const DMA_ISR_TEIF6_Msk: u32 = 0x1 << DMA_ISR_TEIF6_Pos;
pub const DMA_ISR_TEIF6: u32 = DMA_ISR_TEIF6_Msk;
pub const DMA_ISR_GIF7_Pos: u32 = 24;
pub const DMA_ISR_GIF7_Msk: u32 = 0x1 << DMA_ISR_GIF7_Pos;
pub const DMA_ISR_GIF7: u32 = DMA_ISR_GIF7_Msk;
pub const DMA_ISR_TCIF7_Pos: u32 = 25;
pub const DMA_ISR_TCIF7_Msk: u32 = 0x1 << DMA_ISR_TCIF7_Pos;
pub const DMA_ISR_TCIF7: u32 = DMA_ISR_TCIF7_Msk;
pub const DMA_ISR_HTIF7_Pos: u32 = 26;
pub const DMA_ISR_HTIF7_Msk: u32 = 0x1 << DMA_ISR_HTIF7_Pos;
pub const DMA_ISR_HTIF7: u32 = DMA_ISR_HTIF7_Msk;
pub const DMA_ISR_TEIF7_Pos: u32 = 27;
pub const DMA_ISR_TEIF7_Msk: u32 = 0x1 << DMA_ISR_TEIF7_Pos;
pub const DMA_ISR_TEIF7: u32 = DMA_ISR_TEIF7_Msk;
pub const DMA_IFCR_CGIF1_Pos: u32 = 0;
pub const DMA_IFCR_CGIF1_Msk: u32 = 0x1 << DMA_IFCR_CGIF1_Pos;
pub const DMA_IFCR_CGIF1: u32 = DMA_IFCR_CGIF1_Msk;
pub const DMA_IFCR_CTCIF1_Pos: u32 = 1;
pub const DMA_IFCR_CTCIF1_Msk: u32 = 0x1 << DMA_IFCR_CTCIF1_Pos;
pub const DMA_IFCR_CTCIF1: u32 = DMA_IFCR_CTCIF1_Msk;
pub const DMA_IFCR_CHTIF1_Pos: u32 = 2;
pub const DMA_IFCR_CHTIF1_Msk: u32 = 0x1 << DMA_IFCR_CHTIF1_Pos;
pub const DMA_IFCR_CHTIF1: u32 = DMA_IFCR_CHTIF1_Msk;
pub const DMA_IFCR_CTEIF1_Pos: u32 = 3;
pub const DMA_IFCR_CTEIF1_Msk: u32 = 0x1 << DMA_IFCR_CTEIF1_Pos;
pub const DMA_IFCR_CTEIF1: u32 = DMA_IFCR_CTEIF1_Msk;
pub const DMA_IFCR_CGIF2_Pos: u32 = 4;
pub const DMA_IFCR_CGIF2_Msk: u32 = 0x1 << DMA_IFCR_CGIF2_Pos;
pub const DMA_IFCR_CGIF2: u32 = DMA_IFCR_CGIF2_Msk;
pub const DMA_IFCR_CTCIF2_Pos: u32 = 5;
pub const DMA_IFCR_CTCIF2_Msk: u32 = 0x1 << DMA_IFCR_CTCIF2_Pos;
pub const DMA_IFCR_CTCIF2: u32 = DMA_IFCR_CTCIF2_Msk;
pub const DMA_IFCR_CHTIF2_Pos: u32 = 6;
pub const DMA_IFCR_CHTIF2_Msk: u32 = 0x1 << DMA_IFCR_CHTIF2_Pos;
pub const DMA_IFCR_CHTIF2: u32 = DMA_IFCR_CHTIF2_Msk;
pub const DMA_IFCR_CTEIF2_Pos: u32 = 7;
pub const DMA_IFCR_CTEIF2_Msk: u32 = 0x1 << DMA_IFCR_CTEIF2_Pos;
pub const DMA_IFCR_CTEIF2: u32 = DMA_IFCR_CTEIF2_Msk;
pub const DMA_IFCR_CGIF3_Pos: u32 = 8;
pub const DMA_IFCR_CGIF3_Msk: u32 = 0x1 << DMA_IFCR_CGIF3_Pos;
pub const DMA_IFCR_CGIF3: u32 = DMA_IFCR_CGIF3_Msk;
pub const DMA_IFCR_CTCIF3_Pos: u32 = 9;
pub const DMA_IFCR_CTCIF3_Msk: u32 = 0x1 << DMA_IFCR_CTCIF3_Pos;
pub const DMA_IFCR_CTCIF3: u32 = DMA_IFCR_CTCIF3_Msk;
pub const DMA_IFCR_CHTIF3_Pos: u32 = 10;
pub const DMA_IFCR_CHTIF3_Msk: u32 = 0x1 << DMA_IFCR_CHTIF3_Pos;
pub const DMA_IFCR_CHTIF3: u32 = DMA_IFCR_CHTIF3_Msk;
pub const DMA_IFCR_CTEIF3_Pos: u32 = 11;
pub const DMA_IFCR_CTEIF3_Msk: u32 = 0x1 << DMA_IFCR_CTEIF3_Pos;
pub const DMA_IFCR_CTEIF3: u32 = DMA_IFCR_CTEIF3_Msk;
pub const DMA_IFCR_CGIF4_Pos: u32 = 12;
pub const DMA_IFCR_CGIF4_Msk: u32 = 0x1 << DMA_IFCR_CGIF4_Pos;
pub const DMA_IFCR_CGIF4: u32 = DMA_IFCR_CGIF4_Msk;
pub const DMA_IFCR_CTCIF4_Pos: u32 = 13;
pub const DMA_IFCR_CTCIF4_Msk: u32 = 0x1 << DMA_IFCR_CTCIF4_Pos;
pub const DMA_IFCR_CTCIF4: u32 = DMA_IFCR_CTCIF4_Msk;
pub const DMA_IFCR_CHTIF4_Pos: u32 = 14;
pub const DMA_IFCR_CHTIF4_Msk: u32 = 0x1 << DMA_IFCR_CHTIF4_Pos;
pub const DMA_IFCR_CHTIF4: u32 = DMA_IFCR_CHTIF4_Msk;
pub const DMA_IFCR_CTEIF4_Pos: u32 = 15;
pub const DMA_IFCR_CTEIF4_Msk: u32 = 0x1 << DMA_IFCR_CTEIF4_Pos;
pub const DMA_IFCR_CTEIF4: u32 = DMA_IFCR_CTEIF4_Msk;
pub const DMA_IFCR_CGIF5_Pos: u32 = 16;
pub const DMA_IFCR_CGIF5_Msk: u32 = 0x1 << DMA_IFCR_CGIF5_Pos;
pub const DMA_IFCR_CGIF5: u32 = DMA_IFCR_CGIF5_Msk;
pub const DMA_IFCR_CTCIF5_Pos: u32 = 17;
pub const DMA_IFCR_CTCIF5_Msk: u32 = 0x1 << DMA_IFCR_CTCIF5_Pos;
pub const DMA_IFCR_CTCIF5: u32 = DMA_IFCR_CTCIF5_Msk;
pub const DMA_IFCR_CHTIF5_Pos: u32 = 18;
pub const DMA_IFCR_CHTIF5_Msk: u32 = 0x1 << DMA_IFCR_CHTIF5_Pos;
pub const DMA_IFCR_CHTIF5: u32 = DMA_IFCR_CHTIF5_Msk;
pub const DMA_IFCR_CTEIF5_Pos: u32 = 19;
pub const DMA_IFCR_CTEIF5_Msk: u32 = 0x1 << DMA_IFCR_CTEIF5_Pos;
pub const DMA_IFCR_CTEIF5: u32 = DMA_IFCR_CTEIF5_Msk;
pub const DMA_IFCR_CGIF6_Pos: u32 = 20;
pub const DMA_IFCR_CGIF6_Msk: u32 = 0x1 << DMA_IFCR_CGIF6_Pos;
pub const DMA_IFCR_CGIF6: u32 = DMA_IFCR_CGIF6_Msk;
pub const DMA_IFCR_CTCIF6_Pos: u32 = 21;
pub const DMA_IFCR_CTCIF6_Msk: u32 = 0x1 << DMA_IFCR_CTCIF6_Pos;
pub const DMA_IFCR_CTCIF6: u32 = DMA_IFCR_CTCIF6_Msk;
pub const DMA_IFCR_CHTIF6_Pos: u32 = 22;
pub const DMA_IFCR_CHTIF6_Msk: u32 = 0x1 << DMA_IFCR_CHTIF6_Pos;
pub const DMA_IFCR_CHTIF6: u32 = DMA_IFCR_CHTIF6_Msk;
pub const DMA_IFCR_CTEIF6_Pos: u32 = 23;
pub const DMA_IFCR_CTEIF6_Msk: u32 = 0x1 << DMA_IFCR_CTEIF6_Pos;
pub const DMA_IFCR_CTEIF6: u32 = DMA_IFCR_CTEIF6_Msk;
pub const DMA_IFCR_CGIF7_Pos: u32 = 24;
pub const DMA_IFCR_CGIF7_Msk: u32 = 0x1 << DMA_IFCR_CGIF7_Pos;
pub const DMA_IFCR_CGIF7: u32 = DMA_IFCR_CGIF7_Msk;
pub const DMA_IFCR_CTCIF7_Pos: u32 = 25;
pub const DMA_IFCR_CTCIF7_Msk: u32 = 0x1 << DMA_IFCR_CTCIF7_Pos;
pub const DMA_IFCR_CTCIF7: u32 = DMA_IFCR_CTCIF7_Msk;
pub const DMA_IFCR_CHTIF7_Pos: u32 = 26;
pub const DMA_IFCR_CHTIF7_Msk: u32 = 0x1 << DMA_IFCR_CHTIF7_Pos;
pub const DMA_IFCR_CHTIF7: u32 = DMA_IFCR_CHTIF7_Msk;
pub const DMA_IFCR_CTEIF7_Pos: u32 = 27;
pub const DMA_IFCR_CTEIF7_Msk: u32 = 0x1 << DMA_IFCR_CTEIF7_Pos;
pub const DMA_IFCR_CTEIF7: u32 = DMA_IFCR_CTEIF7_Msk;
pub const DMA_CCR_EN_Pos: u32 = 0;
pub const DMA_CCR_EN_Msk: u32 = 0x1 << DMA_CCR_EN_Pos;
pub const DMA_CCR_EN: u32 = DMA_CCR_EN_Msk;
pub const DMA_CCR_TCIE_Pos: u32 = 1;
pub const DMA_CCR_TCIE_Msk: u32 = 0x1 << DMA_CCR_TCIE_Pos;
pub const DMA_CCR_TCIE: u32 = DMA_CCR_TCIE_Msk;
pub const DMA_CCR_HTIE_Pos: u32 = 2;
pub const DMA_CCR_HTIE_Msk: u32 = 0x1 << DMA_CCR_HTIE_Pos;
pub const DMA_CCR_HTIE: u32 = DMA_CCR_HTIE_Msk;
pub const DMA_CCR_TEIE_Pos: u32 = 3;
pub const DMA_CCR_TEIE_Msk: u32 = 0x1 << DMA_CCR_TEIE_Pos;
pub const DMA_CCR_TEIE: u32 = DMA_CCR_TEIE_Msk;
pub const DMA_CCR_DIR_Pos: u32 = 4;
pub const DMA_CCR_DIR_Msk: u32 = 0x1 << DMA_CCR_DIR_Pos;
pub const DMA_CCR_DIR: u32 = DMA_CCR_DIR_Msk;
pub const DMA_CCR_CIRC_Pos: u32 = 5;
pub const DMA_CCR_CIRC_Msk: u32 = 0x1 << DMA_CCR_CIRC_Pos;
pub const DMA_CCR_CIRC: u32 = DMA_CCR_CIRC_Msk;
pub const DMA_CCR_PINC_Pos: u32 = 6;
pub const DMA_CCR_PINC_Msk: u32 = 0x1 << DMA_CCR_PINC_Pos;
pub const DMA_CCR_PINC: u32 = DMA_CCR_PINC_Msk;
pub const DMA_CCR_MINC_Pos: u32 = 7;
pub const DMA_CCR_MINC_Msk: u32 = 0x1 << DMA_CCR_MINC_Pos;
pub const DMA_CCR_MINC: u32 = DMA_CCR_MINC_Msk;
pub const DMA_CCR_PSIZE_Pos: u32 = 8;
pub const DMA_CCR_PSIZE_Msk: u32 = 0x3 << DMA_CCR_PSIZE_Pos;
pub const DMA_CCR_PSIZE: u32 = DMA_CCR_PSIZE_Msk;
pub const DMA_CCR_PSIZE_0: u32 = 0x1 << DMA_CCR_PSIZE_Pos;
pub const DMA_CCR_PSIZE_1: u32 = 0x2 << DMA_CCR_PSIZE_Pos;
pub const DMA_CCR_MSIZE_Pos: u32 = 10;
pub const DMA_CCR_MSIZE_Msk: u32 = 0x3 << DMA_CCR_MSIZE_Pos;
pub const DMA_CCR_MSIZE: u32 = DMA_CCR_MSIZE_Msk;
pub const DMA_CCR_MSIZE_0: u32 = 0x1 << DMA_CCR_MSIZE_Pos;
pub const DMA_CCR_MSIZE_1: u32 = 0x2 << DMA_CCR_MSIZE_Pos;
pub const DMA_CCR_PL_Pos: u32 = 12;
pub const DMA_CCR_PL_Msk: u32 = 0x3 << DMA_CCR_PL_Pos;
pub const DMA_CCR_PL: u32 = DMA_CCR_PL_Msk;
pub const DMA_CCR_PL_0: u32 = 0x1 << DMA_CCR_PL_Pos;
pub const DMA_CCR_PL_1: u32 = 0x2 << DMA_CCR_PL_Pos;
pub const DMA_CCR_MEM2MEM_Pos: u32 = 14;
pub const DMA_CCR_MEM2MEM_Msk: u32 = 0x1 << DMA_CCR_MEM2MEM_Pos;
pub const DMA_CCR_MEM2MEM: u32 = DMA_CCR_MEM2MEM_Msk;
pub const DMA_CNDTR_NDT_Pos: u32 = 0;
pub const DMA_CNDTR_NDT_Msk: u32 = 0xFFFF << DMA_CNDTR_NDT_Pos;
pub const DMA_CNDTR_NDT: u32 = DMA_CNDTR_NDT_Msk;
pub const DMA_CPAR_PA_Pos: u32 = 0;
pub const DMA_CPAR_PA_Msk: u32 = 0xFFFFFFFF << DMA_CPAR_PA_Pos;
pub const DMA_CPAR_PA: u32 = DMA_CPAR_PA_Msk;
pub const DMA_CMAR_MA_Pos: u32 = 0;
pub const DMA_CMAR_MA_Msk: u32 = 0xFFFFFFFF << DMA_CMAR_MA_Pos;
pub const DMA_CMAR_MA: u32 = DMA_CMAR_MA_Msk;
pub const ADC_SR_AWD_Pos: u32 = 0;
pub const ADC_SR_AWD_Msk: u32 = 0x1 << ADC_SR_AWD_Pos;
pub const ADC_SR_AWD: u32 = ADC_SR_AWD_Msk;
pub const ADC_SR_EOS_Pos: u32 = 1;
pub const ADC_SR_EOS_Msk: u32 = 0x1 << ADC_SR_EOS_Pos;
pub const ADC_SR_EOS: u32 = ADC_SR_EOS_Msk;
pub const ADC_SR_JEOS_Pos: u32 = 2;
pub const ADC_SR_JEOS_Msk: u32 = 0x1 << ADC_SR_JEOS_Pos;
pub const ADC_SR_JEOS: u32 = ADC_SR_JEOS_Msk;
pub const ADC_SR_JSTRT_Pos: u32 = 3;
pub const ADC_SR_JSTRT_Msk: u32 = 0x1 << ADC_SR_JSTRT_Pos;
pub const ADC_SR_JSTRT: u32 = ADC_SR_JSTRT_Msk;
pub const ADC_SR_STRT_Pos: u32 = 4;
pub const ADC_SR_STRT_Msk: u32 = 0x1 << ADC_SR_STRT_Pos;
pub const ADC_SR_STRT: u32 = ADC_SR_STRT_Msk;
pub const ADC_SR_EOC: u32 = ADC_SR_EOS;
pub const ADC_SR_JEOC: u32 = ADC_SR_JEOS;
pub const ADC_CR1_AWDCH_Pos: u32 = 0;
pub const ADC_CR1_AWDCH_Msk: u32 = 0x1F << ADC_CR1_AWDCH_Pos;
pub const ADC_CR1_AWDCH: u32 = ADC_CR1_AWDCH_Msk;
pub const ADC_CR1_AWDCH_0: u32 = 0x01 << ADC_CR1_AWDCH_Pos;
pub const ADC_CR1_AWDCH_1: u32 = 0x02 << ADC_CR1_AWDCH_Pos;
pub const ADC_CR1_AWDCH_2: u32 = 0x04 << ADC_CR1_AWDCH_Pos;
pub const ADC_CR1_AWDCH_3: u32 = 0x08 << ADC_CR1_AWDCH_Pos;
pub const ADC_CR1_AWDCH_4: u32 = 0x10 << ADC_CR1_AWDCH_Pos;
pub const ADC_CR1_EOSIE_Pos: u32 = 5;
pub const ADC_CR1_EOSIE_Msk: u32 = 0x1 << ADC_CR1_EOSIE_Pos;
pub const ADC_CR1_EOSIE: u32 = ADC_CR1_EOSIE_Msk;
pub const ADC_CR1_AWDIE_Pos: u32 = 6;
pub const ADC_CR1_AWDIE_Msk: u32 = 0x1 << ADC_CR1_AWDIE_Pos;
pub const ADC_CR1_AWDIE: u32 = ADC_CR1_AWDIE_Msk;
pub const ADC_CR1_JEOSIE_Pos: u32 = 7;
pub const ADC_CR1_JEOSIE_Msk: u32 = 0x1 << ADC_CR1_JEOSIE_Pos;
pub const ADC_CR1_JEOSIE: u32 = ADC_CR1_JEOSIE_Msk;
pub const ADC_CR1_SCAN_Pos: u32 = 8;
pub const ADC_CR1_SCAN_Msk: u32 = 0x1 << ADC_CR1_SCAN_Pos;
pub const ADC_CR1_SCAN: u32 = ADC_CR1_SCAN_Msk;
pub const ADC_CR1_AWDSGL_Pos: u32 = 9;
pub const ADC_CR1_AWDSGL_Msk: u32 = 0x1 << ADC_CR1_AWDSGL_Pos;
pub const ADC_CR1_AWDSGL: u32 = ADC_CR1_AWDSGL_Msk;
pub const ADC_CR1_JAUTO_Pos: u32 = 10;
pub const ADC_CR1_JAUTO_Msk: u32 = 0x1 << ADC_CR1_JAUTO_Pos;
pub const ADC_CR1_JAUTO: u32 = ADC_CR1_JAUTO_Msk;
pub const ADC_CR1_DISCEN_Pos: u32 = 11;
pub const ADC_CR1_DISCEN_Msk: u32 = 0x1 << ADC_CR1_DISCEN_Pos;
pub const ADC_CR1_DISCEN: u32 = ADC_CR1_DISCEN_Msk;
pub const ADC_CR1_JDISCEN_Pos: u32 = 12;
pub const ADC_CR1_JDISCEN_Msk: u32 = 0x1 << ADC_CR1_JDISCEN_Pos;
pub const ADC_CR1_JDISCEN: u32 = ADC_CR1_JDISCEN_Msk;
pub const ADC_CR1_DISCNUM_Pos: u32 = 13;
pub const ADC_CR1_DISCNUM_Msk: u32 = 0x7 << ADC_CR1_DISCNUM_Pos;
pub const ADC_CR1_DISCNUM: u32 = ADC_CR1_DISCNUM_Msk;
pub const ADC_CR1_DISCNUM_0: u32 = 0x1 << ADC_CR1_DISCNUM_Pos;
pub const ADC_CR1_DISCNUM_1: u32 = 0x2 << ADC_CR1_DISCNUM_Pos;
pub const ADC_CR1_DISCNUM_2: u32 = 0x4 << ADC_CR1_DISCNUM_Pos;
pub const ADC_CR1_DUALMOD_Pos: u32 = 16;
pub const ADC_CR1_DUALMOD_Msk: u32 = 0xF << ADC_CR1_DUALMOD_Pos;
pub const ADC_CR1_DUALMOD: u32 = ADC_CR1_DUALMOD_Msk;
pub const ADC_CR1_DUALMOD_0: u32 = 0x1 << ADC_CR1_DUALMOD_Pos;
pub const ADC_CR1_DUALMOD_1: u32 = 0x2 << ADC_CR1_DUALMOD_Pos;
pub const ADC_CR1_DUALMOD_2: u32 = 0x4 << ADC_CR1_DUALMOD_Pos;
pub const ADC_CR1_DUALMOD_3: u32 = 0x8 << ADC_CR1_DUALMOD_Pos;
pub const ADC_CR1_JAWDEN_Pos: u32 = 22;
pub const ADC_CR1_JAWDEN_Msk: u32 = 0x1 << ADC_CR1_JAWDEN_Pos;
pub const ADC_CR1_JAWDEN: u32 = ADC_CR1_JAWDEN_Msk;
pub const ADC_CR1_AWDEN_Pos: u32 = 23;
pub const ADC_CR1_AWDEN_Msk: u32 = 0x1 << ADC_CR1_AWDEN_Pos;
pub const ADC_CR1_AWDEN: u32 = ADC_CR1_AWDEN_Msk;
pub const ADC_CR1_EOCIE: u32 = ADC_CR1_EOSIE;
pub const ADC_CR1_JEOCIE: u32 = ADC_CR1_JEOSIE;
pub const ADC_CR2_ADON_Pos: u32 = 0;
pub const ADC_CR2_ADON_Msk: u32 = 0x1 << ADC_CR2_ADON_Pos;
pub const ADC_CR2_ADON: u32 = ADC_CR2_ADON_Msk;
pub const ADC_CR2_CONT_Pos: u32 = 1;
pub const ADC_CR2_CONT_Msk: u32 = 0x1 << ADC_CR2_CONT_Pos;
pub const ADC_CR2_CONT: u32 = ADC_CR2_CONT_Msk;
pub const ADC_CR2_CAL_Pos: u32 = 2;
pub const ADC_CR2_CAL_Msk: u32 = 0x1 << ADC_CR2_CAL_Pos;
pub const ADC_CR2_CAL: u32 = ADC_CR2_CAL_Msk;
pub const ADC_CR2_RSTCAL_Pos: u32 = 3;
pub const ADC_CR2_RSTCAL_Msk: u32 = 0x1 << ADC_CR2_RSTCAL_Pos;
pub const ADC_CR2_RSTCAL: u32 = ADC_CR2_RSTCAL_Msk;
pub const ADC_CR2_DMA_Pos: u32 = 8;
pub const ADC_CR2_DMA_Msk: u32 = 0x1 << ADC_CR2_DMA_Pos;
pub const ADC_CR2_DMA: u32 = ADC_CR2_DMA_Msk;
pub const ADC_CR2_ALIGN_Pos: u32 = 11;
pub const ADC_CR2_ALIGN_Msk: u32 = 0x1 << ADC_CR2_ALIGN_Pos;
pub const ADC_CR2_ALIGN: u32 = ADC_CR2_ALIGN_Msk;
pub const ADC_CR2_JEXTSEL_Pos: u32 = 12;
pub const ADC_CR2_JEXTSEL_Msk: u32 = 0x7 << ADC_CR2_JEXTSEL_Pos;
pub const ADC_CR2_JEXTSEL: u32 = ADC_CR2_JEXTSEL_Msk;
pub const ADC_CR2_JEXTSEL_0: u32 = 0x1 << ADC_CR2_JEXTSEL_Pos;
pub const ADC_CR2_JEXTSEL_1: u32 = 0x2 << ADC_CR2_JEXTSEL_Pos;
pub const ADC_CR2_JEXTSEL_2: u32 = 0x4 << ADC_CR2_JEXTSEL_Pos;
pub const ADC_CR2_JEXTTRIG_Pos: u32 = 15;
pub const ADC_CR2_JEXTTRIG_Msk: u32 = 0x1 << ADC_CR2_JEXTTRIG_Pos;
pub const ADC_CR2_JEXTTRIG: u32 = ADC_CR2_JEXTTRIG_Msk;
pub const ADC_CR2_EXTSEL_Pos: u32 = 17;
pub const ADC_CR2_EXTSEL_Msk: u32 = 0x7 << ADC_CR2_EXTSEL_Pos;
pub const ADC_CR2_EXTSEL: u32 = ADC_CR2_EXTSEL_Msk;
pub const ADC_CR2_EXTSEL_0: u32 = 0x1 << ADC_CR2_EXTSEL_Pos;
pub const ADC_CR2_EXTSEL_1: u32 = 0x2 << ADC_CR2_EXTSEL_Pos;
pub const ADC_CR2_EXTSEL_2: u32 = 0x4 << ADC_CR2_EXTSEL_Pos;
pub const ADC_CR2_EXTTRIG_Pos: u32 = 20;
pub const ADC_CR2_EXTTRIG_Msk: u32 = 0x1 << ADC_CR2_EXTTRIG_Pos;
pub const ADC_CR2_EXTTRIG: u32 = ADC_CR2_EXTTRIG_Msk;
pub const ADC_CR2_JSWSTART_Pos: u32 = 21;
pub const ADC_CR2_JSWSTART_Msk: u32 = 0x1 << ADC_CR2_JSWSTART_Pos;
pub const ADC_CR2_JSWSTART: u32 = ADC_CR2_JSWSTART_Msk;
pub const ADC_CR2_SWSTART_Pos: u32 = 22;
pub const ADC_CR2_SWSTART_Msk: u32 = 0x1 << ADC_CR2_SWSTART_Pos;
pub const ADC_CR2_SWSTART: u32 = ADC_CR2_SWSTART_Msk;
pub const ADC_CR2_TSVREFE_Pos: u32 = 23;
pub const ADC_CR2_TSVREFE_Msk: u32 = 0x1 << ADC_CR2_TSVREFE_Pos;
pub const ADC_CR2_TSVREFE: u32 = ADC_CR2_TSVREFE_Msk;
pub const ADC_SMPR1_SMP10_Pos: u32 = 0;
pub const ADC_SMPR1_SMP10_Msk: u32 = 0x7 << ADC_SMPR1_SMP10_Pos;
pub const ADC_SMPR1_SMP10: u32 = ADC_SMPR1_SMP10_Msk;
pub const ADC_SMPR1_SMP10_0: u32 = 0x1 << ADC_SMPR1_SMP10_Pos;
pub const ADC_SMPR1_SMP10_1: u32 = 0x2 << ADC_SMPR1_SMP10_Pos;
pub const ADC_SMPR1_SMP10_2: u32 = 0x4 << ADC_SMPR1_SMP10_Pos;
pub const ADC_SMPR1_SMP11_Pos: u32 = 3;
pub const ADC_SMPR1_SMP11_Msk: u32 = 0x7 << ADC_SMPR1_SMP11_Pos;
pub const ADC_SMPR1_SMP11: u32 = ADC_SMPR1_SMP11_Msk;
pub const ADC_SMPR1_SMP11_0: u32 = 0x1 << ADC_SMPR1_SMP11_Pos;
pub const ADC_SMPR1_SMP11_1: u32 = 0x2 << ADC_SMPR1_SMP11_Pos;
pub const ADC_SMPR1_SMP11_2: u32 = 0x4 << ADC_SMPR1_SMP11_Pos;
pub const ADC_SMPR1_SMP12_Pos: u32 = 6;
pub const ADC_SMPR1_SMP12_Msk: u32 = 0x7 << ADC_SMPR1_SMP12_Pos;
pub const ADC_SMPR1_SMP12: u32 = ADC_SMPR1_SMP12_Msk;
pub const ADC_SMPR1_SMP12_0: u32 = 0x1 << ADC_SMPR1_SMP12_Pos;
pub const ADC_SMPR1_SMP12_1: u32 = 0x2 << ADC_SMPR1_SMP12_Pos;
pub const ADC_SMPR1_SMP12_2: u32 = 0x4 << ADC_SMPR1_SMP12_Pos;
pub const ADC_SMPR1_SMP13_Pos: u32 = 9;
pub const ADC_SMPR1_SMP13_Msk: u32 = 0x7 << ADC_SMPR1_SMP13_Pos;
pub const ADC_SMPR1_SMP13: u32 = ADC_SMPR1_SMP13_Msk;
pub const ADC_SMPR1_SMP13_0: u32 = 0x1 << ADC_SMPR1_SMP13_Pos;
pub const ADC_SMPR1_SMP13_1: u32 = 0x2 << ADC_SMPR1_SMP13_Pos;
pub const ADC_SMPR1_SMP13_2: u32 = 0x4 << ADC_SMPR1_SMP13_Pos;
pub const ADC_SMPR1_SMP14_Pos: u32 = 12;
pub const ADC_SMPR1_SMP14_Msk: u32 = 0x7 << ADC_SMPR1_SMP14_Pos;
pub const ADC_SMPR1_SMP14: u32 = ADC_SMPR1_SMP14_Msk;
pub const ADC_SMPR1_SMP14_0: u32 = 0x1 << ADC_SMPR1_SMP14_Pos;
pub const ADC_SMPR1_SMP14_1: u32 = 0x2 << ADC_SMPR1_SMP14_Pos;
pub const ADC_SMPR1_SMP14_2: u32 = 0x4 << ADC_SMPR1_SMP14_Pos;
pub const ADC_SMPR1_SMP15_Pos: u32 = 15;
pub const ADC_SMPR1_SMP15_Msk: u32 = 0x7 << ADC_SMPR1_SMP15_Pos;
pub const ADC_SMPR1_SMP15: u32 = ADC_SMPR1_SMP15_Msk;
pub const ADC_SMPR1_SMP15_0: u32 = 0x1 << ADC_SMPR1_SMP15_Pos;
pub const ADC_SMPR1_SMP15_1: u32 = 0x2 << ADC_SMPR1_SMP15_Pos;
pub const ADC_SMPR1_SMP15_2: u32 = 0x4 << ADC_SMPR1_SMP15_Pos;
pub const ADC_SMPR1_SMP16_Pos: u32 = 18;
pub const ADC_SMPR1_SMP16_Msk: u32 = 0x7 << ADC_SMPR1_SMP16_Pos;
pub const ADC_SMPR1_SMP16: u32 = ADC_SMPR1_SMP16_Msk;
pub const ADC_SMPR1_SMP16_0: u32 = 0x1 << ADC_SMPR1_SMP16_Pos;
pub const ADC_SMPR1_SMP16_1: u32 = 0x2 << ADC_SMPR1_SMP16_Pos;
pub const ADC_SMPR1_SMP16_2: u32 = 0x4 << ADC_SMPR1_SMP16_Pos;
pub const ADC_SMPR1_SMP17_Pos: u32 = 21;
pub const ADC_SMPR1_SMP17_Msk: u32 = 0x7 << ADC_SMPR1_SMP17_Pos;
pub const ADC_SMPR1_SMP17: u32 = ADC_SMPR1_SMP17_Msk;
pub const ADC_SMPR1_SMP17_0: u32 = 0x1 << ADC_SMPR1_SMP17_Pos;
pub const ADC_SMPR1_SMP17_1: u32 = 0x2 << ADC_SMPR1_SMP17_Pos;
pub const ADC_SMPR1_SMP17_2: u32 = 0x4 << ADC_SMPR1_SMP17_Pos;
pub const ADC_SMPR2_SMP0_Pos: u32 = 0;
pub const ADC_SMPR2_SMP0_Msk: u32 = 0x7 << ADC_SMPR2_SMP0_Pos;
pub const ADC_SMPR2_SMP0: u32 = ADC_SMPR2_SMP0_Msk;
pub const ADC_SMPR2_SMP0_0: u32 = 0x1 << ADC_SMPR2_SMP0_Pos;
pub const ADC_SMPR2_SMP0_1: u32 = 0x2 << ADC_SMPR2_SMP0_Pos;
pub const ADC_SMPR2_SMP0_2: u32 = 0x4 << ADC_SMPR2_SMP0_Pos;
pub const ADC_SMPR2_SMP1_Pos: u32 = 3;
pub const ADC_SMPR2_SMP1_Msk: u32 = 0x7 << ADC_SMPR2_SMP1_Pos;
pub const ADC_SMPR2_SMP1: u32 = ADC_SMPR2_SMP1_Msk;
pub const ADC_SMPR2_SMP1_0: u32 = 0x1 << ADC_SMPR2_SMP1_Pos;
pub const ADC_SMPR2_SMP1_1: u32 = 0x2 << ADC_SMPR2_SMP1_Pos;
pub const ADC_SMPR2_SMP1_2: u32 = 0x4 << ADC_SMPR2_SMP1_Pos;
pub const ADC_SMPR2_SMP2_Pos: u32 = 6;
pub const ADC_SMPR2_SMP2_Msk: u32 = 0x7 << ADC_SMPR2_SMP2_Pos;
pub const ADC_SMPR2_SMP2: u32 = ADC_SMPR2_SMP2_Msk;
pub const ADC_SMPR2_SMP2_0: u32 = 0x1 << ADC_SMPR2_SMP2_Pos;
pub const ADC_SMPR2_SMP2_1: u32 = 0x2 << ADC_SMPR2_SMP2_Pos;
pub const ADC_SMPR2_SMP2_2: u32 = 0x4 << ADC_SMPR2_SMP2_Pos;
pub const ADC_SMPR2_SMP3_Pos: u32 = 9;
pub const ADC_SMPR2_SMP3_Msk: u32 = 0x7 << ADC_SMPR2_SMP3_Pos;
pub const ADC_SMPR2_SMP3: u32 = ADC_SMPR2_SMP3_Msk;
pub const ADC_SMPR2_SMP3_0: u32 = 0x1 << ADC_SMPR2_SMP3_Pos;
pub const ADC_SMPR2_SMP3_1: u32 = 0x2 << ADC_SMPR2_SMP3_Pos;
pub const ADC_SMPR2_SMP3_2: u32 = 0x4 << ADC_SMPR2_SMP3_Pos;
pub const ADC_SMPR2_SMP4_Pos: u32 = 12;
pub const ADC_SMPR2_SMP4_Msk: u32 = 0x7 << ADC_SMPR2_SMP4_Pos;
pub const ADC_SMPR2_SMP4: u32 = ADC_SMPR2_SMP4_Msk;
pub const ADC_SMPR2_SMP4_0: u32 = 0x1 << ADC_SMPR2_SMP4_Pos;
pub const ADC_SMPR2_SMP4_1: u32 = 0x2 << ADC_SMPR2_SMP4_Pos;
pub const ADC_SMPR2_SMP4_2: u32 = 0x4 << ADC_SMPR2_SMP4_Pos;
pub const ADC_SMPR2_SMP5_Pos: u32 = 15;
pub const ADC_SMPR2_SMP5_Msk: u32 = 0x7 << ADC_SMPR2_SMP5_Pos;
pub const ADC_SMPR2_SMP5: u32 = ADC_SMPR2_SMP5_Msk;
pub const ADC_SMPR2_SMP5_0: u32 = 0x1 << ADC_SMPR2_SMP5_Pos;
pub const ADC_SMPR2_SMP5_1: u32 = 0x2 << ADC_SMPR2_SMP5_Pos;
pub const ADC_SMPR2_SMP5_2: u32 = 0x4 << ADC_SMPR2_SMP5_Pos;
pub const ADC_SMPR2_SMP6_Pos: u32 = 18;
pub const ADC_SMPR2_SMP6_Msk: u32 = 0x7 << ADC_SMPR2_SMP6_Pos;
pub const ADC_SMPR2_SMP6: u32 = ADC_SMPR2_SMP6_Msk;
pub const ADC_SMPR2_SMP6_0: u32 = 0x1 << ADC_SMPR2_SMP6_Pos;
pub const ADC_SMPR2_SMP6_1: u32 = 0x2 << ADC_SMPR2_SMP6_Pos;
pub const ADC_SMPR2_SMP6_2: u32 = 0x4 << ADC_SMPR2_SMP6_Pos;
pub const ADC_SMPR2_SMP7_Pos: u32 = 21;
pub const ADC_SMPR2_SMP7_Msk: u32 = 0x7 << ADC_SMPR2_SMP7_Pos;
pub const ADC_SMPR2_SMP7: u32 = ADC_SMPR2_SMP7_Msk;
pub const ADC_SMPR2_SMP7_0: u32 = 0x1 << ADC_SMPR2_SMP7_Pos;
pub const ADC_SMPR2_SMP7_1: u32 = 0x2 << ADC_SMPR2_SMP7_Pos;
pub const ADC_SMPR2_SMP7_2: u32 = 0x4 << ADC_SMPR2_SMP7_Pos;
pub const ADC_SMPR2_SMP8_Pos: u32 = 24;
pub const ADC_SMPR2_SMP8_Msk: u32 = 0x7 << ADC_SMPR2_SMP8_Pos;
pub const ADC_SMPR2_SMP8: u32 = ADC_SMPR2_SMP8_Msk;
pub const ADC_SMPR2_SMP8_0: u32 = 0x1 << ADC_SMPR2_SMP8_Pos;
pub const ADC_SMPR2_SMP8_1: u32 = 0x2 << ADC_SMPR2_SMP8_Pos;
pub const ADC_SMPR2_SMP8_2: u32 = 0x4 << ADC_SMPR2_SMP8_Pos;
pub const ADC_SMPR2_SMP9_Pos: u32 = 27;
pub const ADC_SMPR2_SMP9_Msk: u32 = 0x7 << ADC_SMPR2_SMP9_Pos;
pub const ADC_SMPR2_SMP9: u32 = ADC_SMPR2_SMP9_Msk;
pub const ADC_SMPR2_SMP9_0: u32 = 0x1 << ADC_SMPR2_SMP9_Pos;
pub const ADC_SMPR2_SMP9_1: u32 = 0x2 << ADC_SMPR2_SMP9_Pos;
pub const ADC_SMPR2_SMP9_2: u32 = 0x4 << ADC_SMPR2_SMP9_Pos;
pub const ADC_JOFR1_JOFFSET1_Pos: u32 = 0;
pub const ADC_JOFR1_JOFFSET1_Msk: u32 = 0xFFF << ADC_JOFR1_JOFFSET1_Pos;
pub const ADC_JOFR1_JOFFSET1: u32 = ADC_JOFR1_JOFFSET1_Msk;
pub const ADC_JOFR2_JOFFSET2_Pos: u32 = 0;
pub const ADC_JOFR2_JOFFSET2_Msk: u32 = 0xFFF << ADC_JOFR2_JOFFSET2_Pos;
pub const ADC_JOFR2_JOFFSET2: u32 = ADC_JOFR2_JOFFSET2_Msk;
pub const ADC_JOFR3_JOFFSET3_Pos: u32 = 0;
pub const ADC_JOFR3_JOFFSET3_Msk: u32 = 0xFFF << ADC_JOFR3_JOFFSET3_Pos;
pub const ADC_JOFR3_JOFFSET3: u32 = ADC_JOFR3_JOFFSET3_Msk;
pub const ADC_JOFR4_JOFFSET4_Pos: u32 = 0;
pub const ADC_JOFR4_JOFFSET4_Msk: u32 = 0xFFF << ADC_JOFR4_JOFFSET4_Pos;
pub const ADC_JOFR4_JOFFSET4: u32 = ADC_JOFR4_JOFFSET4_Msk;
pub const ADC_HTR_HT_Pos: u32 = 0;
pub const ADC_HTR_HT_Msk: u32 = 0xFFF << ADC_HTR_HT_Pos;
pub const ADC_HTR_HT: u32 = ADC_HTR_HT_Msk;
pub const ADC_LTR_LT_Pos: u32 = 0;
pub const ADC_LTR_LT_Msk: u32 = 0xFFF << ADC_LTR_LT_Pos;
pub const ADC_LTR_LT: u32 = ADC_LTR_LT_Msk;
pub const ADC_SQR1_SQ13_Pos: u32 = 0;
pub const ADC_SQR1_SQ13_Msk: u32 = 0x1F << ADC_SQR1_SQ13_Pos;
pub const ADC_SQR1_SQ13: u32 = ADC_SQR1_SQ13_Msk;
pub const ADC_SQR1_SQ13_0: u32 = 0x01 << ADC_SQR1_SQ13_Pos;
pub const ADC_SQR1_SQ13_1: u32 = 0x02 << ADC_SQR1_SQ13_Pos;
pub const ADC_SQR1_SQ13_2: u32 = 0x04 << ADC_SQR1_SQ13_Pos;
pub const ADC_SQR1_SQ13_3: u32 = 0x08 << ADC_SQR1_SQ13_Pos;
pub const ADC_SQR1_SQ13_4: u32 = 0x10 << ADC_SQR1_SQ13_Pos;
pub const ADC_SQR1_SQ14_Pos: u32 = 5;
pub const ADC_SQR1_SQ14_Msk: u32 = 0x1F << ADC_SQR1_SQ14_Pos;
pub const ADC_SQR1_SQ14: u32 = ADC_SQR1_SQ14_Msk;
pub const ADC_SQR1_SQ14_0: u32 = 0x01 << ADC_SQR1_SQ14_Pos;
pub const ADC_SQR1_SQ14_1: u32 = 0x02 << ADC_SQR1_SQ14_Pos;
pub const ADC_SQR1_SQ14_2: u32 = 0x04 << ADC_SQR1_SQ14_Pos;
pub const ADC_SQR1_SQ14_3: u32 = 0x08 << ADC_SQR1_SQ14_Pos;
pub const ADC_SQR1_SQ14_4: u32 = 0x10 << ADC_SQR1_SQ14_Pos;
pub const ADC_SQR1_SQ15_Pos: u32 = 10;
pub const ADC_SQR1_SQ15_Msk: u32 = 0x1F << ADC_SQR1_SQ15_Pos;
pub const ADC_SQR1_SQ15: u32 = ADC_SQR1_SQ15_Msk;
pub const ADC_SQR1_SQ15_0: u32 = 0x01 << ADC_SQR1_SQ15_Pos;
pub const ADC_SQR1_SQ15_1: u32 = 0x02 << ADC_SQR1_SQ15_Pos;
pub const ADC_SQR1_SQ15_2: u32 = 0x04 << ADC_SQR1_SQ15_Pos;
pub const ADC_SQR1_SQ15_3: u32 = 0x08 << ADC_SQR1_SQ15_Pos;
pub const ADC_SQR1_SQ15_4: u32 = 0x10 << ADC_SQR1_SQ15_Pos;
pub const ADC_SQR1_SQ16_Pos: u32 = 15;
pub const ADC_SQR1_SQ16_Msk: u32 = 0x1F << ADC_SQR1_SQ16_Pos;
pub const ADC_SQR1_SQ16: u32 = ADC_SQR1_SQ16_Msk;
pub const ADC_SQR1_SQ16_0: u32 = 0x01 << ADC_SQR1_SQ16_Pos;
pub const ADC_SQR1_SQ16_1: u32 = 0x02 << ADC_SQR1_SQ16_Pos;
pub const ADC_SQR1_SQ16_2: u32 = 0x04 << ADC_SQR1_SQ16_Pos;
pub const ADC_SQR1_SQ16_3: u32 = 0x08 << ADC_SQR1_SQ16_Pos;
pub const ADC_SQR1_SQ16_4: u32 = 0x10 << ADC_SQR1_SQ16_Pos;
pub const ADC_SQR1_L_Pos: u32 = 20;
pub const ADC_SQR1_L_Msk: u32 = 0xF << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L: u32 = ADC_SQR1_L_Msk;
pub const ADC_SQR1_L_0: u32 = 0x1 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_1: u32 = 0x2 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_2: u32 = 0x4 << ADC_SQR1_L_Pos;
pub const ADC_SQR1_L_3: u32 = 0x8 << ADC_SQR1_L_Pos;
pub const ADC_SQR2_SQ7_Pos: u32 = 0;
pub const ADC_SQR2_SQ7_Msk: u32 = 0x1F << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7: u32 = ADC_SQR2_SQ7_Msk;
pub const ADC_SQR2_SQ7_0: u32 = 0x01 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_1: u32 = 0x02 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_2: u32 = 0x04 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_3: u32 = 0x08 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ7_4: u32 = 0x10 << ADC_SQR2_SQ7_Pos;
pub const ADC_SQR2_SQ8_Pos: u32 = 5;
pub const ADC_SQR2_SQ8_Msk: u32 = 0x1F << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8: u32 = ADC_SQR2_SQ8_Msk;
pub const ADC_SQR2_SQ8_0: u32 = 0x01 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_1: u32 = 0x02 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_2: u32 = 0x04 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_3: u32 = 0x08 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ8_4: u32 = 0x10 << ADC_SQR2_SQ8_Pos;
pub const ADC_SQR2_SQ9_Pos: u32 = 10;
pub const ADC_SQR2_SQ9_Msk: u32 = 0x1F << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9: u32 = ADC_SQR2_SQ9_Msk;
pub const ADC_SQR2_SQ9_0: u32 = 0x01 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_1: u32 = 0x02 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_2: u32 = 0x04 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_3: u32 = 0x08 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ9_4: u32 = 0x10 << ADC_SQR2_SQ9_Pos;
pub const ADC_SQR2_SQ10_Pos: u32 = 15;
pub const ADC_SQR2_SQ10_Msk: u32 = 0x1F << ADC_SQR2_SQ10_Pos;
pub const ADC_SQR2_SQ10: u32 = ADC_SQR2_SQ10_Msk;
pub const ADC_SQR2_SQ10_0: u32 = 0x01 << ADC_SQR2_SQ10_Pos;
pub const ADC_SQR2_SQ10_1: u32 = 0x02 << ADC_SQR2_SQ10_Pos;
pub const ADC_SQR2_SQ10_2: u32 = 0x04 << ADC_SQR2_SQ10_Pos;
pub const ADC_SQR2_SQ10_3: u32 = 0x08 << ADC_SQR2_SQ10_Pos;
pub const ADC_SQR2_SQ10_4: u32 = 0x10 << ADC_SQR2_SQ10_Pos;
pub const ADC_SQR2_SQ11_Pos: u32 = 20;
pub const ADC_SQR2_SQ11_Msk: u32 = 0x1F << ADC_SQR2_SQ11_Pos;
pub const ADC_SQR2_SQ11: u32 = ADC_SQR2_SQ11_Msk;
pub const ADC_SQR2_SQ11_0: u32 = 0x01 << ADC_SQR2_SQ11_Pos;
pub const ADC_SQR2_SQ11_1: u32 = 0x02 << ADC_SQR2_SQ11_Pos;
pub const ADC_SQR2_SQ11_2: u32 = 0x04 << ADC_SQR2_SQ11_Pos;
pub const ADC_SQR2_SQ11_3: u32 = 0x08 << ADC_SQR2_SQ11_Pos;
pub const ADC_SQR2_SQ11_4: u32 = 0x10 << ADC_SQR2_SQ11_Pos;
pub const ADC_SQR2_SQ12_Pos: u32 = 25;
pub const ADC_SQR2_SQ12_Msk: u32 = 0x1F << ADC_SQR2_SQ12_Pos;
pub const ADC_SQR2_SQ12: u32 = ADC_SQR2_SQ12_Msk;
pub const ADC_SQR2_SQ12_0: u32 = 0x01 << ADC_SQR2_SQ12_Pos;
pub const ADC_SQR2_SQ12_1: u32 = 0x02 << ADC_SQR2_SQ12_Pos;
pub const ADC_SQR2_SQ12_2: u32 = 0x04 << ADC_SQR2_SQ12_Pos;
pub const ADC_SQR2_SQ12_3: u32 = 0x08 << ADC_SQR2_SQ12_Pos;
pub const ADC_SQR2_SQ12_4: u32 = 0x10 << ADC_SQR2_SQ12_Pos;
pub const ADC_SQR3_SQ1_Pos: u32 = 0;
pub const ADC_SQR3_SQ1_Msk: u32 = 0x1F << ADC_SQR3_SQ1_Pos;
pub const ADC_SQR3_SQ1: u32 = ADC_SQR3_SQ1_Msk;
pub const ADC_SQR3_SQ1_0: u32 = 0x01 << ADC_SQR3_SQ1_Pos;
pub const ADC_SQR3_SQ1_1: u32 = 0x02 << ADC_SQR3_SQ1_Pos;
pub const ADC_SQR3_SQ1_2: u32 = 0x04 << ADC_SQR3_SQ1_Pos;
pub const ADC_SQR3_SQ1_3: u32 = 0x08 << ADC_SQR3_SQ1_Pos;
pub const ADC_SQR3_SQ1_4: u32 = 0x10 << ADC_SQR3_SQ1_Pos;
pub const ADC_SQR3_SQ2_Pos: u32 = 5;
pub const ADC_SQR3_SQ2_Msk: u32 = 0x1F << ADC_SQR3_SQ2_Pos;
pub const ADC_SQR3_SQ2: u32 = ADC_SQR3_SQ2_Msk;
pub const ADC_SQR3_SQ2_0: u32 = 0x01 << ADC_SQR3_SQ2_Pos;
pub const ADC_SQR3_SQ2_1: u32 = 0x02 << ADC_SQR3_SQ2_Pos;
pub const ADC_SQR3_SQ2_2: u32 = 0x04 << ADC_SQR3_SQ2_Pos;
pub const ADC_SQR3_SQ2_3: u32 = 0x08 << ADC_SQR3_SQ2_Pos;
pub const ADC_SQR3_SQ2_4: u32 = 0x10 << ADC_SQR3_SQ2_Pos;
pub const ADC_SQR3_SQ3_Pos: u32 = 10;
pub const ADC_SQR3_SQ3_Msk: u32 = 0x1F << ADC_SQR3_SQ3_Pos;
pub const ADC_SQR3_SQ3: u32 = ADC_SQR3_SQ3_Msk;
pub const ADC_SQR3_SQ3_0: u32 = 0x01 << ADC_SQR3_SQ3_Pos;
pub const ADC_SQR3_SQ3_1: u32 = 0x02 << ADC_SQR3_SQ3_Pos;
pub const ADC_SQR3_SQ3_2: u32 = 0x04 << ADC_SQR3_SQ3_Pos;
pub const ADC_SQR3_SQ3_3: u32 = 0x08 << ADC_SQR3_SQ3_Pos;
pub const ADC_SQR3_SQ3_4: u32 = 0x10 << ADC_SQR3_SQ3_Pos;
pub const ADC_SQR3_SQ4_Pos: u32 = 15;
pub const ADC_SQR3_SQ4_Msk: u32 = 0x1F << ADC_SQR3_SQ4_Pos;
pub const ADC_SQR3_SQ4: u32 = ADC_SQR3_SQ4_Msk;
pub const ADC_SQR3_SQ4_0: u32 = 0x01 << ADC_SQR3_SQ4_Pos;
pub const ADC_SQR3_SQ4_1: u32 = 0x02 << ADC_SQR3_SQ4_Pos;
pub const ADC_SQR3_SQ4_2: u32 = 0x04 << ADC_SQR3_SQ4_Pos;
pub const ADC_SQR3_SQ4_3: u32 = 0x08 << ADC_SQR3_SQ4_Pos;
pub const ADC_SQR3_SQ4_4: u32 = 0x10 << ADC_SQR3_SQ4_Pos;
pub const ADC_SQR3_SQ5_Pos: u32 = 20;
pub const ADC_SQR3_SQ5_Msk: u32 = 0x1F << ADC_SQR3_SQ5_Pos;
pub const ADC_SQR3_SQ5: u32 = ADC_SQR3_SQ5_Msk;
pub const ADC_SQR3_SQ5_0: u32 = 0x01 << ADC_SQR3_SQ5_Pos;
pub const ADC_SQR3_SQ5_1: u32 = 0x02 << ADC_SQR3_SQ5_Pos;
pub const ADC_SQR3_SQ5_2: u32 = 0x04 << ADC_SQR3_SQ5_Pos;
pub const ADC_SQR3_SQ5_3: u32 = 0x08 << ADC_SQR3_SQ5_Pos;
pub const ADC_SQR3_SQ5_4: u32 = 0x10 << ADC_SQR3_SQ5_Pos;
pub const ADC_SQR3_SQ6_Pos: u32 = 25;
pub const ADC_SQR3_SQ6_Msk: u32 = 0x1F << ADC_SQR3_SQ6_Pos;
pub const ADC_SQR3_SQ6: u32 = ADC_SQR3_SQ6_Msk;
pub const ADC_SQR3_SQ6_0: u32 = 0x01 << ADC_SQR3_SQ6_Pos;
pub const ADC_SQR3_SQ6_1: u32 = 0x02 << ADC_SQR3_SQ6_Pos;
pub const ADC_SQR3_SQ6_2: u32 = 0x04 << ADC_SQR3_SQ6_Pos;
pub const ADC_SQR3_SQ6_3: u32 = 0x08 << ADC_SQR3_SQ6_Pos;
pub const ADC_SQR3_SQ6_4: u32 = 0x10 << ADC_SQR3_SQ6_Pos;
pub const ADC_JSQR_JSQ1_Pos: u32 = 0;
pub const ADC_JSQR_JSQ1_Msk: u32 = 0x1F << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1: u32 = ADC_JSQR_JSQ1_Msk;
pub const ADC_JSQR_JSQ1_0: u32 = 0x01 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_1: u32 = 0x02 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_2: u32 = 0x04 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_3: u32 = 0x08 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ1_4: u32 = 0x10 << ADC_JSQR_JSQ1_Pos;
pub const ADC_JSQR_JSQ2_Pos: u32 = 5;
pub const ADC_JSQR_JSQ2_Msk: u32 = 0x1F << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2: u32 = ADC_JSQR_JSQ2_Msk;
pub const ADC_JSQR_JSQ2_0: u32 = 0x01 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_1: u32 = 0x02 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_2: u32 = 0x04 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_3: u32 = 0x08 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ2_4: u32 = 0x10 << ADC_JSQR_JSQ2_Pos;
pub const ADC_JSQR_JSQ3_Pos: u32 = 10;
pub const ADC_JSQR_JSQ3_Msk: u32 = 0x1F << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3: u32 = ADC_JSQR_JSQ3_Msk;
pub const ADC_JSQR_JSQ3_0: u32 = 0x01 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_1: u32 = 0x02 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_2: u32 = 0x04 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_3: u32 = 0x08 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ3_4: u32 = 0x10 << ADC_JSQR_JSQ3_Pos;
pub const ADC_JSQR_JSQ4_Pos: u32 = 15;
pub const ADC_JSQR_JSQ4_Msk: u32 = 0x1F << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4: u32 = ADC_JSQR_JSQ4_Msk;
pub const ADC_JSQR_JSQ4_0: u32 = 0x01 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_1: u32 = 0x02 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_2: u32 = 0x04 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_3: u32 = 0x08 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JSQ4_4: u32 = 0x10 << ADC_JSQR_JSQ4_Pos;
pub const ADC_JSQR_JL_Pos: u32 = 20;
pub const ADC_JSQR_JL_Msk: u32 = 0x3 << ADC_JSQR_JL_Pos;
pub const ADC_JSQR_JL: u32 = ADC_JSQR_JL_Msk;
pub const ADC_JSQR_JL_0: u32 = 0x1 << ADC_JSQR_JL_Pos;
pub const ADC_JSQR_JL_1: u32 = 0x2 << ADC_JSQR_JL_Pos;
pub const ADC_JDR1_JDATA_Pos: u32 = 0;
pub const ADC_JDR1_JDATA_Msk: u32 = 0xFFFF << ADC_JDR1_JDATA_Pos;
pub const ADC_JDR1_JDATA: u32 = ADC_JDR1_JDATA_Msk;
pub const ADC_JDR2_JDATA_Pos: u32 = 0;
pub const ADC_JDR2_JDATA_Msk: u32 = 0xFFFF << ADC_JDR2_JDATA_Pos;
pub const ADC_JDR2_JDATA: u32 = ADC_JDR2_JDATA_Msk;
pub const ADC_JDR3_JDATA_Pos: u32 = 0;
pub const ADC_JDR3_JDATA_Msk: u32 = 0xFFFF << ADC_JDR3_JDATA_Pos;
pub const ADC_JDR3_JDATA: u32 = ADC_JDR3_JDATA_Msk;
pub const ADC_JDR4_JDATA_Pos: u32 = 0;
pub const ADC_JDR4_JDATA_Msk: u32 = 0xFFFF << ADC_JDR4_JDATA_Pos;
pub const ADC_JDR4_JDATA: u32 = ADC_JDR4_JDATA_Msk;
pub const ADC_DR_DATA_Pos: u32 = 0;
pub const ADC_DR_DATA_Msk: u32 = 0xFFFF << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA: u32 = ADC_DR_DATA_Msk;
pub const ADC_DR_ADC2DATA_Pos: u32 = 16;
pub const ADC_DR_ADC2DATA_Msk: u32 = 0xFFFF << ADC_DR_ADC2DATA_Pos;
pub const ADC_DR_ADC2DATA: u32 = ADC_DR_ADC2DATA_Msk;
pub const DAC_CR_EN1_Pos: u32 = 0;
pub const DAC_CR_EN1_Msk: u32 = 0x1 << DAC_CR_EN1_Pos;
pub const DAC_CR_EN1: u32 = DAC_CR_EN1_Msk;
pub const DAC_CR_BOFF1_Pos: u32 = 1;
pub const DAC_CR_BOFF1_Msk: u32 = 0x1 << DAC_CR_BOFF1_Pos;
pub const DAC_CR_BOFF1: u32 = DAC_CR_BOFF1_Msk;
pub const DAC_CR_TEN1_Pos: u32 = 2;
pub const DAC_CR_TEN1_Msk: u32 = 0x1 << DAC_CR_TEN1_Pos;
pub const DAC_CR_TEN1: u32 = DAC_CR_TEN1_Msk;
pub const DAC_CR_TSEL1_Pos: u32 = 3;
pub const DAC_CR_TSEL1_Msk: u32 = 0x7 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1: u32 = DAC_CR_TSEL1_Msk;
pub const DAC_CR_TSEL1_0: u32 = 0x1 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_1: u32 = 0x2 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_2: u32 = 0x4 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_WAVE1_Pos: u32 = 6;
pub const DAC_CR_WAVE1_Msk: u32 = 0x3 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_WAVE1: u32 = DAC_CR_WAVE1_Msk;
pub const DAC_CR_WAVE1_0: u32 = 0x1 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_WAVE1_1: u32 = 0x2 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_MAMP1_Pos: u32 = 8;
pub const DAC_CR_MAMP1_Msk: u32 = 0xF << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1: u32 = DAC_CR_MAMP1_Msk;
pub const DAC_CR_MAMP1_0: u32 = 0x1 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_1: u32 = 0x2 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_2: u32 = 0x4 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_3: u32 = 0x8 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_DMAEN1_Pos: u32 = 12;
pub const DAC_CR_DMAEN1_Msk: u32 = 0x1 << DAC_CR_DMAEN1_Pos;
pub const DAC_CR_DMAEN1: u32 = DAC_CR_DMAEN1_Msk;
pub const DAC_CR_EN2_Pos: u32 = 16;
pub const DAC_CR_EN2_Msk: u32 = 0x1 << DAC_CR_EN2_Pos;
pub const DAC_CR_EN2: u32 = DAC_CR_EN2_Msk;
pub const DAC_CR_BOFF2_Pos: u32 = 17;
pub const DAC_CR_BOFF2_Msk: u32 = 0x1 << DAC_CR_BOFF2_Pos;
pub const DAC_CR_BOFF2: u32 = DAC_CR_BOFF2_Msk;
pub const DAC_CR_TEN2_Pos: u32 = 18;
pub const DAC_CR_TEN2_Msk: u32 = 0x1 << DAC_CR_TEN2_Pos;
pub const DAC_CR_TEN2: u32 = DAC_CR_TEN2_Msk;
pub const DAC_CR_TSEL2_Pos: u32 = 19;
pub const DAC_CR_TSEL2_Msk: u32 = 0x7 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2: u32 = DAC_CR_TSEL2_Msk;
pub const DAC_CR_TSEL2_0: u32 = 0x1 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_1: u32 = 0x2 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_2: u32 = 0x4 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_WAVE2_Pos: u32 = 22;
pub const DAC_CR_WAVE2_Msk: u32 = 0x3 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_WAVE2: u32 = DAC_CR_WAVE2_Msk;
pub const DAC_CR_WAVE2_0: u32 = 0x1 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_WAVE2_1: u32 = 0x2 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_MAMP2_Pos: u32 = 24;
pub const DAC_CR_MAMP2_Msk: u32 = 0xF << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2: u32 = DAC_CR_MAMP2_Msk;
pub const DAC_CR_MAMP2_0: u32 = 0x1 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_1: u32 = 0x2 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_2: u32 = 0x4 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_3: u32 = 0x8 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_DMAEN2_Pos: u32 = 28;
pub const DAC_CR_DMAEN2_Msk: u32 = 0x1 << DAC_CR_DMAEN2_Pos;
pub const DAC_CR_DMAEN2: u32 = DAC_CR_DMAEN2_Msk;
pub const DAC_SWTRIGR_SWTRIG1_Pos: u32 = 0;
pub const DAC_SWTRIGR_SWTRIG1_Msk: u32 = 0x1 << DAC_SWTRIGR_SWTRIG1_Pos;
pub const DAC_SWTRIGR_SWTRIG1: u32 = DAC_SWTRIGR_SWTRIG1_Msk;
pub const DAC_SWTRIGR_SWTRIG2_Pos: u32 = 1;
pub const DAC_SWTRIGR_SWTRIG2_Msk: u32 = 0x1 << DAC_SWTRIGR_SWTRIG2_Pos;
pub const DAC_SWTRIGR_SWTRIG2: u32 = DAC_SWTRIGR_SWTRIG2_Msk;
pub const DAC_DHR12R1_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR12R1_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12R1_DACC1DHR_Pos;
pub const DAC_DHR12R1_DACC1DHR: u32 = DAC_DHR12R1_DACC1DHR_Msk;
pub const DAC_DHR12L1_DACC1DHR_Pos: u32 = 4;
pub const DAC_DHR12L1_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12L1_DACC1DHR_Pos;
pub const DAC_DHR12L1_DACC1DHR: u32 = DAC_DHR12L1_DACC1DHR_Msk;
pub const DAC_DHR8R1_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR8R1_DACC1DHR_Msk: u32 = 0xFF << DAC_DHR8R1_DACC1DHR_Pos;
pub const DAC_DHR8R1_DACC1DHR: u32 = DAC_DHR8R1_DACC1DHR_Msk;
pub const DAC_DHR12R2_DACC2DHR_Pos: u32 = 0;
pub const DAC_DHR12R2_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12R2_DACC2DHR_Pos;
pub const DAC_DHR12R2_DACC2DHR: u32 = DAC_DHR12R2_DACC2DHR_Msk;
pub const DAC_DHR12L2_DACC2DHR_Pos: u32 = 4;
pub const DAC_DHR12L2_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12L2_DACC2DHR_Pos;
pub const DAC_DHR12L2_DACC2DHR: u32 = DAC_DHR12L2_DACC2DHR_Msk;
pub const DAC_DHR8R2_DACC2DHR_Pos: u32 = 0;
pub const DAC_DHR8R2_DACC2DHR_Msk: u32 = 0xFF << DAC_DHR8R2_DACC2DHR_Pos;
pub const DAC_DHR8R2_DACC2DHR: u32 = DAC_DHR8R2_DACC2DHR_Msk;
pub const DAC_DHR12RD_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR12RD_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12RD_DACC1DHR_Pos;
pub const DAC_DHR12RD_DACC1DHR: u32 = DAC_DHR12RD_DACC1DHR_Msk;
pub const DAC_DHR12RD_DACC2DHR_Pos: u32 = 16;
pub const DAC_DHR12RD_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12RD_DACC2DHR_Pos;
pub const DAC_DHR12RD_DACC2DHR: u32 = DAC_DHR12RD_DACC2DHR_Msk;
pub const DAC_DHR12LD_DACC1DHR_Pos: u32 = 4;
pub const DAC_DHR12LD_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12LD_DACC1DHR_Pos;
pub const DAC_DHR12LD_DACC1DHR: u32 = DAC_DHR12LD_DACC1DHR_Msk;
pub const DAC_DHR12LD_DACC2DHR_Pos: u32 = 20;
pub const DAC_DHR12LD_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12LD_DACC2DHR_Pos;
pub const DAC_DHR12LD_DACC2DHR: u32 = DAC_DHR12LD_DACC2DHR_Msk;
pub const DAC_DHR8RD_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR8RD_DACC1DHR_Msk: u32 = 0xFF << DAC_DHR8RD_DACC1DHR_Pos;
pub const DAC_DHR8RD_DACC1DHR: u32 = DAC_DHR8RD_DACC1DHR_Msk;
pub const DAC_DHR8RD_DACC2DHR_Pos: u32 = 8;
pub const DAC_DHR8RD_DACC2DHR_Msk: u32 = 0xFF << DAC_DHR8RD_DACC2DHR_Pos;
pub const DAC_DHR8RD_DACC2DHR: u32 = DAC_DHR8RD_DACC2DHR_Msk;
pub const DAC_DOR1_DACC1DOR_Pos: u32 = 0;
pub const DAC_DOR1_DACC1DOR_Msk: u32 = 0xFFF << DAC_DOR1_DACC1DOR_Pos;
pub const DAC_DOR1_DACC1DOR: u32 = DAC_DOR1_DACC1DOR_Msk;
pub const DAC_DOR2_DACC2DOR_Pos: u32 = 0;
pub const DAC_DOR2_DACC2DOR_Msk: u32 = 0xFFF << DAC_DOR2_DACC2DOR_Pos;
pub const DAC_DOR2_DACC2DOR: u32 = DAC_DOR2_DACC2DOR_Msk;
pub const TIM_CR1_CEN_Pos: u32 = 0;
pub const TIM_CR1_CEN_Msk: u32 = 0x1 << TIM_CR1_CEN_Pos;
pub const TIM_CR1_CEN: u32 = TIM_CR1_CEN_Msk;
pub const TIM_CR1_UDIS_Pos: u32 = 1;
pub const TIM_CR1_UDIS_Msk: u32 = 0x1 << TIM_CR1_UDIS_Pos;
pub const TIM_CR1_UDIS: u32 = TIM_CR1_UDIS_Msk;
pub const TIM_CR1_URS_Pos: u32 = 2;
pub const TIM_CR1_URS_Msk: u32 = 0x1 << TIM_CR1_URS_Pos;
pub const TIM_CR1_URS: u32 = TIM_CR1_URS_Msk;
pub const TIM_CR1_OPM_Pos: u32 = 3;
pub const TIM_CR1_OPM_Msk: u32 = 0x1 << TIM_CR1_OPM_Pos;
pub const TIM_CR1_OPM: u32 = TIM_CR1_OPM_Msk;
pub const TIM_CR1_DIR_Pos: u32 = 4;
pub const TIM_CR1_DIR_Msk: u32 = 0x1 << TIM_CR1_DIR_Pos;
pub const TIM_CR1_DIR: u32 = TIM_CR1_DIR_Msk;
pub const TIM_CR1_CMS_Pos: u32 = 5;
pub const TIM_CR1_CMS_Msk: u32 = 0x3 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_CMS: u32 = TIM_CR1_CMS_Msk;
pub const TIM_CR1_CMS_0: u32 = 0x1 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_CMS_1: u32 = 0x2 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_ARPE_Pos: u32 = 7;
pub const TIM_CR1_ARPE_Msk: u32 = 0x1 << TIM_CR1_ARPE_Pos;
pub const TIM_CR1_ARPE: u32 = TIM_CR1_ARPE_Msk;
pub const TIM_CR1_CKD_Pos: u32 = 8;
pub const TIM_CR1_CKD_Msk: u32 = 0x3 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_CKD: u32 = TIM_CR1_CKD_Msk;
pub const TIM_CR1_CKD_0: u32 = 0x1 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_CKD_1: u32 = 0x2 << TIM_CR1_CKD_Pos;
pub const TIM_CR2_CCPC_Pos: u32 = 0;
pub const TIM_CR2_CCPC_Msk: u32 = 0x1 << TIM_CR2_CCPC_Pos;
pub const TIM_CR2_CCPC: u32 = TIM_CR2_CCPC_Msk;
pub const TIM_CR2_CCUS_Pos: u32 = 2;
pub const TIM_CR2_CCUS_Msk: u32 = 0x1 << TIM_CR2_CCUS_Pos;
pub const TIM_CR2_CCUS: u32 = TIM_CR2_CCUS_Msk;
pub const TIM_CR2_CCDS_Pos: u32 = 3;
pub const TIM_CR2_CCDS_Msk: u32 = 0x1 << TIM_CR2_CCDS_Pos;
pub const TIM_CR2_CCDS: u32 = TIM_CR2_CCDS_Msk;
pub const TIM_CR2_MMS_Pos: u32 = 4;
pub const TIM_CR2_MMS_Msk: u32 = 0x7 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS: u32 = TIM_CR2_MMS_Msk;
pub const TIM_CR2_MMS_0: u32 = 0x1 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS_1: u32 = 0x2 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS_2: u32 = 0x4 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_TI1S_Pos: u32 = 7;
pub const TIM_CR2_TI1S_Msk: u32 = 0x1 << TIM_CR2_TI1S_Pos;
pub const TIM_CR2_TI1S: u32 = TIM_CR2_TI1S_Msk;
pub const TIM_CR2_OIS1_Pos: u32 = 8;
pub const TIM_CR2_OIS1_Msk: u32 = 0x1 << TIM_CR2_OIS1_Pos;
pub const TIM_CR2_OIS1: u32 = TIM_CR2_OIS1_Msk;
pub const TIM_CR2_OIS1N_Pos: u32 = 9;
pub const TIM_CR2_OIS1N_Msk: u32 = 0x1 << TIM_CR2_OIS1N_Pos;
pub const TIM_CR2_OIS1N: u32 = TIM_CR2_OIS1N_Msk;
pub const TIM_CR2_OIS2_Pos: u32 = 10;
pub const TIM_CR2_OIS2_Msk: u32 = 0x1 << TIM_CR2_OIS2_Pos;
pub const TIM_CR2_OIS2: u32 = TIM_CR2_OIS2_Msk;
pub const TIM_CR2_OIS2N_Pos: u32 = 11;
pub const TIM_CR2_OIS2N_Msk: u32 = 0x1 << TIM_CR2_OIS2N_Pos;
pub const TIM_CR2_OIS2N: u32 = TIM_CR2_OIS2N_Msk;
pub const TIM_CR2_OIS3_Pos: u32 = 12;
pub const TIM_CR2_OIS3_Msk: u32 = 0x1 << TIM_CR2_OIS3_Pos;
pub const TIM_CR2_OIS3: u32 = TIM_CR2_OIS3_Msk;
pub const TIM_CR2_OIS3N_Pos: u32 = 13;
pub const TIM_CR2_OIS3N_Msk: u32 = 0x1 << TIM_CR2_OIS3N_Pos;
pub const TIM_CR2_OIS3N: u32 = TIM_CR2_OIS3N_Msk;
pub const TIM_CR2_OIS4_Pos: u32 = 14;
pub const TIM_CR2_OIS4_Msk: u32 = 0x1 << TIM_CR2_OIS4_Pos;
pub const TIM_CR2_OIS4: u32 = TIM_CR2_OIS4_Msk;
pub const TIM_SMCR_SMS_Pos: u32 = 0;
pub const TIM_SMCR_SMS_Msk: u32 = 0x7 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS: u32 = TIM_SMCR_SMS_Msk;
pub const TIM_SMCR_SMS_0: u32 = 0x1 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS_1: u32 = 0x2 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS_2: u32 = 0x4 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_TS_Pos: u32 = 4;
pub const TIM_SMCR_TS_Msk: u32 = 0x7 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS: u32 = TIM_SMCR_TS_Msk;
pub const TIM_SMCR_TS_0: u32 = 0x1 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_1: u32 = 0x2 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_2: u32 = 0x4 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_MSM_Pos: u32 = 7;
pub const TIM_SMCR_MSM_Msk: u32 = 0x1 << TIM_SMCR_MSM_Pos;
pub const TIM_SMCR_MSM: u32 = TIM_SMCR_MSM_Msk;
pub const TIM_SMCR_ETF_Pos: u32 = 8;
pub const TIM_SMCR_ETF_Msk: u32 = 0xF << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF: u32 = TIM_SMCR_ETF_Msk;
pub const TIM_SMCR_ETF_0: u32 = 0x1 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_1: u32 = 0x2 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_2: u32 = 0x4 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_3: u32 = 0x8 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETPS_Pos: u32 = 12;
pub const TIM_SMCR_ETPS_Msk: u32 = 0x3 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ETPS: u32 = TIM_SMCR_ETPS_Msk;
pub const TIM_SMCR_ETPS_0: u32 = 0x1 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ETPS_1: u32 = 0x2 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ECE_Pos: u32 = 14;
pub const TIM_SMCR_ECE_Msk: u32 = 0x1 << TIM_SMCR_ECE_Pos;
pub const TIM_SMCR_ECE: u32 = TIM_SMCR_ECE_Msk;
pub const TIM_SMCR_ETP_Pos: u32 = 15;
pub const TIM_SMCR_ETP_Msk: u32 = 0x1 << TIM_SMCR_ETP_Pos;
pub const TIM_SMCR_ETP: u32 = TIM_SMCR_ETP_Msk;
pub const TIM_DIER_UIE_Pos: u32 = 0;
pub const TIM_DIER_UIE_Msk: u32 = 0x1 << TIM_DIER_UIE_Pos;
pub const TIM_DIER_UIE: u32 = TIM_DIER_UIE_Msk;
pub const TIM_DIER_CC1IE_Pos: u32 = 1;
pub const TIM_DIER_CC1IE_Msk: u32 = 0x1 << TIM_DIER_CC1IE_Pos;
pub const TIM_DIER_CC1IE: u32 = TIM_DIER_CC1IE_Msk;
pub const TIM_DIER_CC2IE_Pos: u32 = 2;
pub const TIM_DIER_CC2IE_Msk: u32 = 0x1 << TIM_DIER_CC2IE_Pos;
pub const TIM_DIER_CC2IE: u32 = TIM_DIER_CC2IE_Msk;
pub const TIM_DIER_CC3IE_Pos: u32 = 3;
pub const TIM_DIER_CC3IE_Msk: u32 = 0x1 << TIM_DIER_CC3IE_Pos;
pub const TIM_DIER_CC3IE: u32 = TIM_DIER_CC3IE_Msk;
pub const TIM_DIER_CC4IE_Pos: u32 = 4;
pub const TIM_DIER_CC4IE_Msk: u32 = 0x1 << TIM_DIER_CC4IE_Pos;
pub const TIM_DIER_CC4IE: u32 = TIM_DIER_CC4IE_Msk;
pub const TIM_DIER_COMIE_Pos: u32 = 5;
pub const TIM_DIER_COMIE_Msk: u32 = 0x1 << TIM_DIER_COMIE_Pos;
pub const TIM_DIER_COMIE: u32 = TIM_DIER_COMIE_Msk;
pub const TIM_DIER_TIE_Pos: u32 = 6;
pub const TIM_DIER_TIE_Msk: u32 = 0x1 << TIM_DIER_TIE_Pos;
pub const TIM_DIER_TIE: u32 = TIM_DIER_TIE_Msk;
pub const TIM_DIER_BIE_Pos: u32 = 7;
pub const TIM_DIER_BIE_Msk: u32 = 0x1 << TIM_DIER_BIE_Pos;
pub const TIM_DIER_BIE: u32 = TIM_DIER_BIE_Msk;
pub const TIM_DIER_UDE_Pos: u32 = 8;
pub const TIM_DIER_UDE_Msk: u32 = 0x1 << TIM_DIER_UDE_Pos;
pub const TIM_DIER_UDE: u32 = TIM_DIER_UDE_Msk;
pub const TIM_DIER_CC1DE_Pos: u32 = 9;
pub const TIM_DIER_CC1DE_Msk: u32 = 0x1 << TIM_DIER_CC1DE_Pos;
pub const TIM_DIER_CC1DE: u32 = TIM_DIER_CC1DE_Msk;
pub const TIM_DIER_CC2DE_Pos: u32 = 10;
pub const TIM_DIER_CC2DE_Msk: u32 = 0x1 << TIM_DIER_CC2DE_Pos;
pub const TIM_DIER_CC2DE: u32 = TIM_DIER_CC2DE_Msk;
pub const TIM_DIER_CC3DE_Pos: u32 = 11;
pub const TIM_DIER_CC3DE_Msk: u32 = 0x1 << TIM_DIER_CC3DE_Pos;
pub const TIM_DIER_CC3DE: u32 = TIM_DIER_CC3DE_Msk;
pub const TIM_DIER_CC4DE_Pos: u32 = 12;
pub const TIM_DIER_CC4DE_Msk: u32 = 0x1 << TIM_DIER_CC4DE_Pos;
pub const TIM_DIER_CC4DE: u32 = TIM_DIER_CC4DE_Msk;
pub const TIM_DIER_COMDE_Pos: u32 = 13;
pub const TIM_DIER_COMDE_Msk: u32 = 0x1 << TIM_DIER_COMDE_Pos;
pub const TIM_DIER_COMDE: u32 = TIM_DIER_COMDE_Msk;
pub const TIM_DIER_TDE_Pos: u32 = 14;
pub const TIM_DIER_TDE_Msk: u32 = 0x1 << TIM_DIER_TDE_Pos;
pub const TIM_DIER_TDE: u32 = TIM_DIER_TDE_Msk;
pub const TIM_SR_UIF_Pos: u32 = 0;
pub const TIM_SR_UIF_Msk: u32 = 0x1 << TIM_SR_UIF_Pos;
pub const TIM_SR_UIF: u32 = TIM_SR_UIF_Msk;
pub const TIM_SR_CC1IF_Pos: u32 = 1;
pub const TIM_SR_CC1IF_Msk: u32 = 0x1 << TIM_SR_CC1IF_Pos;
pub const TIM_SR_CC1IF: u32 = TIM_SR_CC1IF_Msk;
pub const TIM_SR_CC2IF_Pos: u32 = 2;
pub const TIM_SR_CC2IF_Msk: u32 = 0x1 << TIM_SR_CC2IF_Pos;
pub const TIM_SR_CC2IF: u32 = TIM_SR_CC2IF_Msk;
pub const TIM_SR_CC3IF_Pos: u32 = 3;
pub const TIM_SR_CC3IF_Msk: u32 = 0x1 << TIM_SR_CC3IF_Pos;
pub const TIM_SR_CC3IF: u32 = TIM_SR_CC3IF_Msk;
pub const TIM_SR_CC4IF_Pos: u32 = 4;
pub const TIM_SR_CC4IF_Msk: u32 = 0x1 << TIM_SR_CC4IF_Pos;
pub const TIM_SR_CC4IF: u32 = TIM_SR_CC4IF_Msk;
pub const TIM_SR_COMIF_Pos: u32 = 5;
pub const TIM_SR_COMIF_Msk: u32 = 0x1 << TIM_SR_COMIF_Pos;
pub const TIM_SR_COMIF: u32 = TIM_SR_COMIF_Msk;
pub const TIM_SR_TIF_Pos: u32 = 6;
pub const TIM_SR_TIF_Msk: u32 = 0x1 << TIM_SR_TIF_Pos;
pub const TIM_SR_TIF: u32 = TIM_SR_TIF_Msk;
pub const TIM_SR_BIF_Pos: u32 = 7;
pub const TIM_SR_BIF_Msk: u32 = 0x1 << TIM_SR_BIF_Pos;
pub const TIM_SR_BIF: u32 = TIM_SR_BIF_Msk;
pub const TIM_SR_CC1OF_Pos: u32 = 9;
pub const TIM_SR_CC1OF_Msk: u32 = 0x1 << TIM_SR_CC1OF_Pos;
pub const TIM_SR_CC1OF: u32 = TIM_SR_CC1OF_Msk;
pub const TIM_SR_CC2OF_Pos: u32 = 10;
pub const TIM_SR_CC2OF_Msk: u32 = 0x1 << TIM_SR_CC2OF_Pos;
pub const TIM_SR_CC2OF: u32 = TIM_SR_CC2OF_Msk;
pub const TIM_SR_CC3OF_Pos: u32 = 11;
pub const TIM_SR_CC3OF_Msk: u32 = 0x1 << TIM_SR_CC3OF_Pos;
pub const TIM_SR_CC3OF: u32 = TIM_SR_CC3OF_Msk;
pub const TIM_SR_CC4OF_Pos: u32 = 12;
pub const TIM_SR_CC4OF_Msk: u32 = 0x1 << TIM_SR_CC4OF_Pos;
pub const TIM_SR_CC4OF: u32 = TIM_SR_CC4OF_Msk;
pub const TIM_EGR_UG_Pos: u32 = 0;
pub const TIM_EGR_UG_Msk: u32 = 0x1 << TIM_EGR_UG_Pos;
pub const TIM_EGR_UG: u32 = TIM_EGR_UG_Msk;
pub const TIM_EGR_CC1G_Pos: u32 = 1;
pub const TIM_EGR_CC1G_Msk: u32 = 0x1 << TIM_EGR_CC1G_Pos;
pub const TIM_EGR_CC1G: u32 = TIM_EGR_CC1G_Msk;
pub const TIM_EGR_CC2G_Pos: u32 = 2;
pub const TIM_EGR_CC2G_Msk: u32 = 0x1 << TIM_EGR_CC2G_Pos;
pub const TIM_EGR_CC2G: u32 = TIM_EGR_CC2G_Msk;
pub const TIM_EGR_CC3G_Pos: u32 = 3;
pub const TIM_EGR_CC3G_Msk: u32 = 0x1 << TIM_EGR_CC3G_Pos;
pub const TIM_EGR_CC3G: u32 = TIM_EGR_CC3G_Msk;
pub const TIM_EGR_CC4G_Pos: u32 = 4;
pub const TIM_EGR_CC4G_Msk: u32 = 0x1 << TIM_EGR_CC4G_Pos;
pub const TIM_EGR_CC4G: u32 = TIM_EGR_CC4G_Msk;
pub const TIM_EGR_COMG_Pos: u32 = 5;
pub const TIM_EGR_COMG_Msk: u32 = 0x1 << TIM_EGR_COMG_Pos;
pub const TIM_EGR_COMG: u32 = TIM_EGR_COMG_Msk;
pub const TIM_EGR_TG_Pos: u32 = 6;
pub const TIM_EGR_TG_Msk: u32 = 0x1 << TIM_EGR_TG_Pos;
pub const TIM_EGR_TG: u32 = TIM_EGR_TG_Msk;
pub const TIM_EGR_BG_Pos: u32 = 7;
pub const TIM_EGR_BG_Msk: u32 = 0x1 << TIM_EGR_BG_Pos;
pub const TIM_EGR_BG: u32 = TIM_EGR_BG_Msk;
pub const TIM_CCMR1_CC1S_Pos: u32 = 0;
pub const TIM_CCMR1_CC1S_Msk: u32 = 0x3 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_CC1S: u32 = TIM_CCMR1_CC1S_Msk;
pub const TIM_CCMR1_CC1S_0: u32 = 0x1 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_CC1S_1: u32 = 0x2 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_OC1FE_Pos: u32 = 2;
pub const TIM_CCMR1_OC1FE_Msk: u32 = 0x1 << TIM_CCMR1_OC1FE_Pos;
pub const TIM_CCMR1_OC1FE: u32 = TIM_CCMR1_OC1FE_Msk;
pub const TIM_CCMR1_OC1PE_Pos: u32 = 3;
pub const TIM_CCMR1_OC1PE_Msk: u32 = 0x1 << TIM_CCMR1_OC1PE_Pos;
pub const TIM_CCMR1_OC1PE: u32 = TIM_CCMR1_OC1PE_Msk;
pub const TIM_CCMR1_OC1M_Pos: u32 = 4;
pub const TIM_CCMR1_OC1M_Msk: u32 = 0x7 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M: u32 = TIM_CCMR1_OC1M_Msk;
pub const TIM_CCMR1_OC1M_0: u32 = 0x1 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M_1: u32 = 0x2 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M_2: u32 = 0x4 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1CE_Pos: u32 = 7;
pub const TIM_CCMR1_OC1CE_Msk: u32 = 0x1 << TIM_CCMR1_OC1CE_Pos;
pub const TIM_CCMR1_OC1CE: u32 = TIM_CCMR1_OC1CE_Msk;
pub const TIM_CCMR1_CC2S_Pos: u32 = 8;
pub const TIM_CCMR1_CC2S_Msk: u32 = 0x3 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_CC2S: u32 = TIM_CCMR1_CC2S_Msk;
pub const TIM_CCMR1_CC2S_0: u32 = 0x1 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_CC2S_1: u32 = 0x2 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_OC2FE_Pos: u32 = 10;
pub const TIM_CCMR1_OC2FE_Msk: u32 = 0x1 << TIM_CCMR1_OC2FE_Pos;
pub const TIM_CCMR1_OC2FE: u32 = TIM_CCMR1_OC2FE_Msk;
pub const TIM_CCMR1_OC2PE_Pos: u32 = 11;
pub const TIM_CCMR1_OC2PE_Msk: u32 = 0x1 << TIM_CCMR1_OC2PE_Pos;
pub const TIM_CCMR1_OC2PE: u32 = TIM_CCMR1_OC2PE_Msk;
pub const TIM_CCMR1_OC2M_Pos: u32 = 12;
pub const TIM_CCMR1_OC2M_Msk: u32 = 0x7 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M: u32 = TIM_CCMR1_OC2M_Msk;
pub const TIM_CCMR1_OC2M_0: u32 = 0x1 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M_1: u32 = 0x2 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M_2: u32 = 0x4 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2CE_Pos: u32 = 15;
pub const TIM_CCMR1_OC2CE_Msk: u32 = 0x1 << TIM_CCMR1_OC2CE_Pos;
pub const TIM_CCMR1_OC2CE: u32 = TIM_CCMR1_OC2CE_Msk;
pub const TIM_CCMR1_IC1PSC_Pos: u32 = 2;
pub const TIM_CCMR1_IC1PSC_Msk: u32 = 0x3 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1PSC: u32 = TIM_CCMR1_IC1PSC_Msk;
pub const TIM_CCMR1_IC1PSC_0: u32 = 0x1 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1PSC_1: u32 = 0x2 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1F_Pos: u32 = 4;
pub const TIM_CCMR1_IC1F_Msk: u32 = 0xF << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F: u32 = TIM_CCMR1_IC1F_Msk;
pub const TIM_CCMR1_IC1F_0: u32 = 0x1 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_1: u32 = 0x2 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_2: u32 = 0x4 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_3: u32 = 0x8 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC2PSC_Pos: u32 = 10;
pub const TIM_CCMR1_IC2PSC_Msk: u32 = 0x3 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2PSC: u32 = TIM_CCMR1_IC2PSC_Msk;
pub const TIM_CCMR1_IC2PSC_0: u32 = 0x1 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2PSC_1: u32 = 0x2 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2F_Pos: u32 = 12;
pub const TIM_CCMR1_IC2F_Msk: u32 = 0xF << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F: u32 = TIM_CCMR1_IC2F_Msk;
pub const TIM_CCMR1_IC2F_0: u32 = 0x1 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_1: u32 = 0x2 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_2: u32 = 0x4 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_3: u32 = 0x8 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR2_CC3S_Pos: u32 = 0;
pub const TIM_CCMR2_CC3S_Msk: u32 = 0x3 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_CC3S: u32 = TIM_CCMR2_CC3S_Msk;
pub const TIM_CCMR2_CC3S_0: u32 = 0x1 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_CC3S_1: u32 = 0x2 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_OC3FE_Pos: u32 = 2;
pub const TIM_CCMR2_OC3FE_Msk: u32 = 0x1 << TIM_CCMR2_OC3FE_Pos;
pub const TIM_CCMR2_OC3FE: u32 = TIM_CCMR2_OC3FE_Msk;
pub const TIM_CCMR2_OC3PE_Pos: u32 = 3;
pub const TIM_CCMR2_OC3PE_Msk: u32 = 0x1 << TIM_CCMR2_OC3PE_Pos;
pub const TIM_CCMR2_OC3PE: u32 = TIM_CCMR2_OC3PE_Msk;
pub const TIM_CCMR2_OC3M_Pos: u32 = 4;
pub const TIM_CCMR2_OC3M_Msk: u32 = 0x7 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M: u32 = TIM_CCMR2_OC3M_Msk;
pub const TIM_CCMR2_OC3M_0: u32 = 0x1 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M_1: u32 = 0x2 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M_2: u32 = 0x4 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3CE_Pos: u32 = 7;
pub const TIM_CCMR2_OC3CE_Msk: u32 = 0x1 << TIM_CCMR2_OC3CE_Pos;
pub const TIM_CCMR2_OC3CE: u32 = TIM_CCMR2_OC3CE_Msk;
pub const TIM_CCMR2_CC4S_Pos: u32 = 8;
pub const TIM_CCMR2_CC4S_Msk: u32 = 0x3 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_CC4S: u32 = TIM_CCMR2_CC4S_Msk;
pub const TIM_CCMR2_CC4S_0: u32 = 0x1 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_CC4S_1: u32 = 0x2 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_OC4FE_Pos: u32 = 10;
pub const TIM_CCMR2_OC4FE_Msk: u32 = 0x1 << TIM_CCMR2_OC4FE_Pos;
pub const TIM_CCMR2_OC4FE: u32 = TIM_CCMR2_OC4FE_Msk;
pub const TIM_CCMR2_OC4PE_Pos: u32 = 11;
pub const TIM_CCMR2_OC4PE_Msk: u32 = 0x1 << TIM_CCMR2_OC4PE_Pos;
pub const TIM_CCMR2_OC4PE: u32 = TIM_CCMR2_OC4PE_Msk;
pub const TIM_CCMR2_OC4M_Pos: u32 = 12;
pub const TIM_CCMR2_OC4M_Msk: u32 = 0x7 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M: u32 = TIM_CCMR2_OC4M_Msk;
pub const TIM_CCMR2_OC4M_0: u32 = 0x1 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M_1: u32 = 0x2 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M_2: u32 = 0x4 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4CE_Pos: u32 = 15;
pub const TIM_CCMR2_OC4CE_Msk: u32 = 0x1 << TIM_CCMR2_OC4CE_Pos;
pub const TIM_CCMR2_OC4CE: u32 = TIM_CCMR2_OC4CE_Msk;
pub const TIM_CCMR2_IC3PSC_Pos: u32 = 2;
pub const TIM_CCMR2_IC3PSC_Msk: u32 = 0x3 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3PSC: u32 = TIM_CCMR2_IC3PSC_Msk;
pub const TIM_CCMR2_IC3PSC_0: u32 = 0x1 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3PSC_1: u32 = 0x2 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3F_Pos: u32 = 4;
pub const TIM_CCMR2_IC3F_Msk: u32 = 0xF << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F: u32 = TIM_CCMR2_IC3F_Msk;
pub const TIM_CCMR2_IC3F_0: u32 = 0x1 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_1: u32 = 0x2 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_2: u32 = 0x4 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_3: u32 = 0x8 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC4PSC_Pos: u32 = 10;
pub const TIM_CCMR2_IC4PSC_Msk: u32 = 0x3 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4PSC: u32 = TIM_CCMR2_IC4PSC_Msk;
pub const TIM_CCMR2_IC4PSC_0: u32 = 0x1 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4PSC_1: u32 = 0x2 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4F_Pos: u32 = 12;
pub const TIM_CCMR2_IC4F_Msk: u32 = 0xF << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F: u32 = TIM_CCMR2_IC4F_Msk;
pub const TIM_CCMR2_IC4F_0: u32 = 0x1 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_1: u32 = 0x2 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_2: u32 = 0x4 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_3: u32 = 0x8 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCER_CC1E_Pos: u32 = 0;
pub const TIM_CCER_CC1E_Msk: u32 = 0x1 << TIM_CCER_CC1E_Pos;
pub const TIM_CCER_CC1E: u32 = TIM_CCER_CC1E_Msk;
pub const TIM_CCER_CC1P_Pos: u32 = 1;
pub const TIM_CCER_CC1P_Msk: u32 = 0x1 << TIM_CCER_CC1P_Pos;
pub const TIM_CCER_CC1P: u32 = TIM_CCER_CC1P_Msk;
pub const TIM_CCER_CC1NE_Pos: u32 = 2;
pub const TIM_CCER_CC1NE_Msk: u32 = 0x1 << TIM_CCER_CC1NE_Pos;
pub const TIM_CCER_CC1NE: u32 = TIM_CCER_CC1NE_Msk;
pub const TIM_CCER_CC1NP_Pos: u32 = 3;
pub const TIM_CCER_CC1NP_Msk: u32 = 0x1 << TIM_CCER_CC1NP_Pos;
pub const TIM_CCER_CC1NP: u32 = TIM_CCER_CC1NP_Msk;
pub const TIM_CCER_CC2E_Pos: u32 = 4;
pub const TIM_CCER_CC2E_Msk: u32 = 0x1 << TIM_CCER_CC2E_Pos;
pub const TIM_CCER_CC2E: u32 = TIM_CCER_CC2E_Msk;
pub const TIM_CCER_CC2P_Pos: u32 = 5;
pub const TIM_CCER_CC2P_Msk: u32 = 0x1 << TIM_CCER_CC2P_Pos;
pub const TIM_CCER_CC2P: u32 = TIM_CCER_CC2P_Msk;
pub const TIM_CCER_CC2NE_Pos: u32 = 6;
pub const TIM_CCER_CC2NE_Msk: u32 = 0x1 << TIM_CCER_CC2NE_Pos;
pub const TIM_CCER_CC2NE: u32 = TIM_CCER_CC2NE_Msk;
pub const TIM_CCER_CC2NP_Pos: u32 = 7;
pub const TIM_CCER_CC2NP_Msk: u32 = 0x1 << TIM_CCER_CC2NP_Pos;
pub const TIM_CCER_CC2NP: u32 = TIM_CCER_CC2NP_Msk;
pub const TIM_CCER_CC3E_Pos: u32 = 8;
pub const TIM_CCER_CC3E_Msk: u32 = 0x1 << TIM_CCER_CC3E_Pos;
pub const TIM_CCER_CC3E: u32 = TIM_CCER_CC3E_Msk;
pub const TIM_CCER_CC3P_Pos: u32 = 9;
pub const TIM_CCER_CC3P_Msk: u32 = 0x1 << TIM_CCER_CC3P_Pos;
pub const TIM_CCER_CC3P: u32 = TIM_CCER_CC3P_Msk;
pub const TIM_CCER_CC3NE_Pos: u32 = 10;
pub const TIM_CCER_CC3NE_Msk: u32 = 0x1 << TIM_CCER_CC3NE_Pos;
pub const TIM_CCER_CC3NE: u32 = TIM_CCER_CC3NE_Msk;
pub const TIM_CCER_CC3NP_Pos: u32 = 11;
pub const TIM_CCER_CC3NP_Msk: u32 = 0x1 << TIM_CCER_CC3NP_Pos;
pub const TIM_CCER_CC3NP: u32 = TIM_CCER_CC3NP_Msk;
pub const TIM_CCER_CC4E_Pos: u32 = 12;
pub const TIM_CCER_CC4E_Msk: u32 = 0x1 << TIM_CCER_CC4E_Pos;
pub const TIM_CCER_CC4E: u32 = TIM_CCER_CC4E_Msk;
pub const TIM_CCER_CC4P_Pos: u32 = 13;
pub const TIM_CCER_CC4P_Msk: u32 = 0x1 << TIM_CCER_CC4P_Pos;
pub const TIM_CCER_CC4P: u32 = TIM_CCER_CC4P_Msk;
pub const TIM_CNT_CNT_Pos: u32 = 0;
pub const TIM_CNT_CNT_Msk: u32 = 0xFFFFFFFF << TIM_CNT_CNT_Pos;
pub const TIM_CNT_CNT: u32 = TIM_CNT_CNT_Msk;
pub const TIM_PSC_PSC_Pos: u32 = 0;
pub const TIM_PSC_PSC_Msk: u32 = 0xFFFF << TIM_PSC_PSC_Pos;
pub const TIM_PSC_PSC: u32 = TIM_PSC_PSC_Msk;
pub const TIM_ARR_ARR_Pos: u32 = 0;
pub const TIM_ARR_ARR_Msk: u32 = 0xFFFFFFFF << TIM_ARR_ARR_Pos;
pub const TIM_ARR_ARR: u32 = TIM_ARR_ARR_Msk;
pub const TIM_RCR_REP_Pos: u32 = 0;
pub const TIM_RCR_REP_Msk: u32 = 0xFF << TIM_RCR_REP_Pos;
pub const TIM_RCR_REP: u32 = TIM_RCR_REP_Msk;
pub const TIM_CCR1_CCR1_Pos: u32 = 0;
pub const TIM_CCR1_CCR1_Msk: u32 = 0xFFFF << TIM_CCR1_CCR1_Pos;
pub const TIM_CCR1_CCR1: u32 = TIM_CCR1_CCR1_Msk;
pub const TIM_CCR2_CCR2_Pos: u32 = 0;
pub const TIM_CCR2_CCR2_Msk: u32 = 0xFFFF << TIM_CCR2_CCR2_Pos;
pub const TIM_CCR2_CCR2: u32 = TIM_CCR2_CCR2_Msk;
pub const TIM_CCR3_CCR3_Pos: u32 = 0;
pub const TIM_CCR3_CCR3_Msk: u32 = 0xFFFF << TIM_CCR3_CCR3_Pos;
pub const TIM_CCR3_CCR3: u32 = TIM_CCR3_CCR3_Msk;
pub const TIM_CCR4_CCR4_Pos: u32 = 0;
pub const TIM_CCR4_CCR4_Msk: u32 = 0xFFFF << TIM_CCR4_CCR4_Pos;
pub const TIM_CCR4_CCR4: u32 = TIM_CCR4_CCR4_Msk;
pub const TIM_BDTR_DTG_Pos: u32 = 0;
pub const TIM_BDTR_DTG_Msk: u32 = 0xFF << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG: u32 = TIM_BDTR_DTG_Msk;
pub const TIM_BDTR_DTG_0: u32 = 0x01 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_1: u32 = 0x02 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_2: u32 = 0x04 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_3: u32 = 0x08 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_4: u32 = 0x10 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_5: u32 = 0x20 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_6: u32 = 0x40 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_7: u32 = 0x80 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_LOCK_Pos: u32 = 8;
pub const TIM_BDTR_LOCK_Msk: u32 = 0x3 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_LOCK: u32 = TIM_BDTR_LOCK_Msk;
pub const TIM_BDTR_LOCK_0: u32 = 0x1 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_LOCK_1: u32 = 0x2 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_OSSI_Pos: u32 = 10;
pub const TIM_BDTR_OSSI_Msk: u32 = 0x1 << TIM_BDTR_OSSI_Pos;
pub const TIM_BDTR_OSSI: u32 = TIM_BDTR_OSSI_Msk;
pub const TIM_BDTR_OSSR_Pos: u32 = 11;
pub const TIM_BDTR_OSSR_Msk: u32 = 0x1 << TIM_BDTR_OSSR_Pos;
pub const TIM_BDTR_OSSR: u32 = TIM_BDTR_OSSR_Msk;
pub const TIM_BDTR_BKE_Pos: u32 = 12;
pub const TIM_BDTR_BKE_Msk: u32 = 0x1 << TIM_BDTR_BKE_Pos;
pub const TIM_BDTR_BKE: u32 = TIM_BDTR_BKE_Msk;
pub const TIM_BDTR_BKP_Pos: u32 = 13;
pub const TIM_BDTR_BKP_Msk: u32 = 0x1 << TIM_BDTR_BKP_Pos;
pub const TIM_BDTR_BKP: u32 = TIM_BDTR_BKP_Msk;
pub const TIM_BDTR_AOE_Pos: u32 = 14;
pub const TIM_BDTR_AOE_Msk: u32 = 0x1 << TIM_BDTR_AOE_Pos;
pub const TIM_BDTR_AOE: u32 = TIM_BDTR_AOE_Msk;
pub const TIM_BDTR_MOE_Pos: u32 = 15;
pub const TIM_BDTR_MOE_Msk: u32 = 0x1 << TIM_BDTR_MOE_Pos;
pub const TIM_BDTR_MOE: u32 = TIM_BDTR_MOE_Msk;
pub const TIM_DCR_DBA_Pos: u32 = 0;
pub const TIM_DCR_DBA_Msk: u32 = 0x1F << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA: u32 = TIM_DCR_DBA_Msk;
pub const TIM_DCR_DBA_0: u32 = 0x01 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_1: u32 = 0x02 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_2: u32 = 0x04 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_3: u32 = 0x08 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_4: u32 = 0x10 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBL_Pos: u32 = 8;
pub const TIM_DCR_DBL_Msk: u32 = 0x1F << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL: u32 = TIM_DCR_DBL_Msk;
pub const TIM_DCR_DBL_0: u32 = 0x01 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_1: u32 = 0x02 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_2: u32 = 0x04 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_3: u32 = 0x08 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_4: u32 = 0x10 << TIM_DCR_DBL_Pos;
pub const TIM_DMAR_DMAB_Pos: u32 = 0;
pub const TIM_DMAR_DMAB_Msk: u32 = 0xFFFF << TIM_DMAR_DMAB_Pos;
pub const TIM_DMAR_DMAB: u32 = TIM_DMAR_DMAB_Msk;
pub const RTC_CRH_SECIE_Pos: u32 = 0;
pub const RTC_CRH_SECIE_Msk: u32 = 0x1 << RTC_CRH_SECIE_Pos;
pub const RTC_CRH_SECIE: u32 = RTC_CRH_SECIE_Msk;
pub const RTC_CRH_ALRIE_Pos: u32 = 1;
pub const RTC_CRH_ALRIE_Msk: u32 = 0x1 << RTC_CRH_ALRIE_Pos;
pub const RTC_CRH_ALRIE: u32 = RTC_CRH_ALRIE_Msk;
pub const RTC_CRH_OWIE_Pos: u32 = 2;
pub const RTC_CRH_OWIE_Msk: u32 = 0x1 << RTC_CRH_OWIE_Pos;
pub const RTC_CRH_OWIE: u32 = RTC_CRH_OWIE_Msk;
pub const RTC_CRL_SECF_Pos: u32 = 0;
pub const RTC_CRL_SECF_Msk: u32 = 0x1 << RTC_CRL_SECF_Pos;
pub const RTC_CRL_SECF: u32 = RTC_CRL_SECF_Msk;
pub const RTC_CRL_ALRF_Pos: u32 = 1;
pub const RTC_CRL_ALRF_Msk: u32 = 0x1 << RTC_CRL_ALRF_Pos;
pub const RTC_CRL_ALRF: u32 = RTC_CRL_ALRF_Msk;
pub const RTC_CRL_OWF_Pos: u32 = 2;
pub const RTC_CRL_OWF_Msk: u32 = 0x1 << RTC_CRL_OWF_Pos;
pub const RTC_CRL_OWF: u32 = RTC_CRL_OWF_Msk;
pub const RTC_CRL_RSF_Pos: u32 = 3;
pub const RTC_CRL_RSF_Msk: u32 = 0x1 << RTC_CRL_RSF_Pos;
pub const RTC_CRL_RSF: u32 = RTC_CRL_RSF_Msk;
pub const RTC_CRL_CNF_Pos: u32 = 4;
pub const RTC_CRL_CNF_Msk: u32 = 0x1 << RTC_CRL_CNF_Pos;
pub const RTC_CRL_CNF: u32 = RTC_CRL_CNF_Msk;
pub const RTC_CRL_RTOFF_Pos: u32 = 5;
pub const RTC_CRL_RTOFF_Msk: u32 = 0x1 << RTC_CRL_RTOFF_Pos;
pub const RTC_CRL_RTOFF: u32 = RTC_CRL_RTOFF_Msk;
pub const RTC_PRLH_PRL_Pos: u32 = 0;
pub const RTC_PRLH_PRL_Msk: u32 = 0xF << RTC_PRLH_PRL_Pos;
pub const RTC_PRLH_PRL: u32 = RTC_PRLH_PRL_Msk;
pub const RTC_PRLL_PRL_Pos: u32 = 0;
pub const RTC_PRLL_PRL_Msk: u32 = 0xFFFF << RTC_PRLL_PRL_Pos;
pub const RTC_PRLL_PRL: u32 = RTC_PRLL_PRL_Msk;
pub const RTC_DIVH_RTC_DIV_Pos: u32 = 0;
pub const RTC_DIVH_RTC_DIV_Msk: u32 = 0xF << RTC_DIVH_RTC_DIV_Pos;
pub const RTC_DIVH_RTC_DIV: u32 = RTC_DIVH_RTC_DIV_Msk;
pub const RTC_DIVL_RTC_DIV_Pos: u32 = 0;
pub const RTC_DIVL_RTC_DIV_Msk: u32 = 0xFFFF << RTC_DIVL_RTC_DIV_Pos;
pub const RTC_DIVL_RTC_DIV: u32 = RTC_DIVL_RTC_DIV_Msk;
pub const RTC_CNTH_RTC_CNT_Pos: u32 = 0;
pub const RTC_CNTH_RTC_CNT_Msk: u32 = 0xFFFF << RTC_CNTH_RTC_CNT_Pos;
pub const RTC_CNTH_RTC_CNT: u32 = RTC_CNTH_RTC_CNT_Msk;
pub const RTC_CNTL_RTC_CNT_Pos: u32 = 0;
pub const RTC_CNTL_RTC_CNT_Msk: u32 = 0xFFFF << RTC_CNTL_RTC_CNT_Pos;
pub const RTC_CNTL_RTC_CNT: u32 = RTC_CNTL_RTC_CNT_Msk;
pub const RTC_ALRH_RTC_ALR_Pos: u32 = 0;
pub const RTC_ALRH_RTC_ALR_Msk: u32 = 0xFFFF << RTC_ALRH_RTC_ALR_Pos;
pub const RTC_ALRH_RTC_ALR: u32 = RTC_ALRH_RTC_ALR_Msk;
pub const RTC_ALRL_RTC_ALR_Pos: u32 = 0;
pub const RTC_ALRL_RTC_ALR_Msk: u32 = 0xFFFF << RTC_ALRL_RTC_ALR_Pos;
pub const RTC_ALRL_RTC_ALR: u32 = RTC_ALRL_RTC_ALR_Msk;
pub const IWDG_KR_KEY_Pos: u32 = 0;
pub const IWDG_KR_KEY_Msk: u32 = 0xFFFF << IWDG_KR_KEY_Pos;
pub const IWDG_KR_KEY: u32 = IWDG_KR_KEY_Msk;
pub const IWDG_PR_PR_Pos: u32 = 0;
pub const IWDG_PR_PR_Msk: u32 = 0x7 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR: u32 = IWDG_PR_PR_Msk;
pub const IWDG_PR_PR_0: u32 = 0x1 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR_1: u32 = 0x2 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR_2: u32 = 0x4 << IWDG_PR_PR_Pos;
pub const IWDG_RLR_RL_Pos: u32 = 0;
pub const IWDG_RLR_RL_Msk: u32 = 0xFFF << IWDG_RLR_RL_Pos;
pub const IWDG_RLR_RL: u32 = IWDG_RLR_RL_Msk;
pub const IWDG_SR_PVU_Pos: u32 = 0;
pub const IWDG_SR_PVU_Msk: u32 = 0x1 << IWDG_SR_PVU_Pos;
pub const IWDG_SR_PVU: u32 = IWDG_SR_PVU_Msk;
pub const IWDG_SR_RVU_Pos: u32 = 1;
pub const IWDG_SR_RVU_Msk: u32 = 0x1 << IWDG_SR_RVU_Pos;
pub const IWDG_SR_RVU: u32 = IWDG_SR_RVU_Msk;
pub const WWDG_CR_T_Pos: u32 = 0;
pub const WWDG_CR_T_Msk: u32 = 0x7F << WWDG_CR_T_Pos;
pub const WWDG_CR_T: u32 = WWDG_CR_T_Msk;
pub const WWDG_CR_T_0: u32 = 0x01 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_1: u32 = 0x02 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_2: u32 = 0x04 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_3: u32 = 0x08 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_4: u32 = 0x10 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_5: u32 = 0x20 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_6: u32 = 0x40 << WWDG_CR_T_Pos;
pub const WWDG_CR_T0: u32 = WWDG_CR_T_0;
pub const WWDG_CR_T1: u32 = WWDG_CR_T_1;
pub const WWDG_CR_T2: u32 = WWDG_CR_T_2;
pub const WWDG_CR_T3: u32 = WWDG_CR_T_3;
pub const WWDG_CR_T4: u32 = WWDG_CR_T_4;
pub const WWDG_CR_T5: u32 = WWDG_CR_T_5;
pub const WWDG_CR_T6: u32 = WWDG_CR_T_6;
pub const WWDG_CR_WDGA_Pos: u32 = 7;
pub const WWDG_CR_WDGA_Msk: u32 = 0x1 << WWDG_CR_WDGA_Pos;
pub const WWDG_CR_WDGA: u32 = WWDG_CR_WDGA_Msk;
pub const WWDG_CFR_W_Pos: u32 = 0;
pub const WWDG_CFR_W_Msk: u32 = 0x7F << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W: u32 = WWDG_CFR_W_Msk;
pub const WWDG_CFR_W_0: u32 = 0x01 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_1: u32 = 0x02 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_2: u32 = 0x04 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_3: u32 = 0x08 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_4: u32 = 0x10 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_5: u32 = 0x20 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_6: u32 = 0x40 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W0: u32 = WWDG_CFR_W_0;
pub const WWDG_CFR_W1: u32 = WWDG_CFR_W_1;
pub const WWDG_CFR_W2: u32 = WWDG_CFR_W_2;
pub const WWDG_CFR_W3: u32 = WWDG_CFR_W_3;
pub const WWDG_CFR_W4: u32 = WWDG_CFR_W_4;
pub const WWDG_CFR_W5: u32 = WWDG_CFR_W_5;
pub const WWDG_CFR_W6: u32 = WWDG_CFR_W_6;
pub const WWDG_CFR_WDGTB_Pos: u32 = 7;
pub const WWDG_CFR_WDGTB_Msk: u32 = 0x3 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB: u32 = WWDG_CFR_WDGTB_Msk;
pub const WWDG_CFR_WDGTB_0: u32 = 0x1 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB_1: u32 = 0x2 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB0: u32 = WWDG_CFR_WDGTB_0;
pub const WWDG_CFR_WDGTB1: u32 = WWDG_CFR_WDGTB_1;
pub const WWDG_CFR_EWI_Pos: u32 = 9;
pub const WWDG_CFR_EWI_Msk: u32 = 0x1 << WWDG_CFR_EWI_Pos;
pub const WWDG_CFR_EWI: u32 = WWDG_CFR_EWI_Msk;
pub const WWDG_SR_EWIF_Pos: u32 = 0;
pub const WWDG_SR_EWIF_Msk: u32 = 0x1 << WWDG_SR_EWIF_Pos;
pub const WWDG_SR_EWIF: u32 = WWDG_SR_EWIF_Msk;
pub const FSMC_BCRx_MBKEN_Pos: u32 = 0;
pub const FSMC_BCRx_MBKEN_Msk: u32 = 0x1 << FSMC_BCRx_MBKEN_Pos;
pub const FSMC_BCRx_MBKEN: u32 = FSMC_BCRx_MBKEN_Msk;
pub const FSMC_BCRx_MUXEN_Pos: u32 = 1;
pub const FSMC_BCRx_MUXEN_Msk: u32 = 0x1 << FSMC_BCRx_MUXEN_Pos;
pub const FSMC_BCRx_MUXEN: u32 = FSMC_BCRx_MUXEN_Msk;
pub const FSMC_BCRx_MTYP_Pos: u32 = 2;
pub const FSMC_BCRx_MTYP_Msk: u32 = 0x3 << FSMC_BCRx_MTYP_Pos;
pub const FSMC_BCRx_MTYP: u32 = FSMC_BCRx_MTYP_Msk;
pub const FSMC_BCRx_MTYP_0: u32 = 0x1 << FSMC_BCRx_MTYP_Pos;
pub const FSMC_BCRx_MTYP_1: u32 = 0x2 << FSMC_BCRx_MTYP_Pos;
pub const FSMC_BCRx_MWID_Pos: u32 = 4;
pub const FSMC_BCRx_MWID_Msk: u32 = 0x3 << FSMC_BCRx_MWID_Pos;
pub const FSMC_BCRx_MWID: u32 = FSMC_BCRx_MWID_Msk;
pub const FSMC_BCRx_MWID_0: u32 = 0x1 << FSMC_BCRx_MWID_Pos;
pub const FSMC_BCRx_MWID_1: u32 = 0x2 << FSMC_BCRx_MWID_Pos;
pub const FSMC_BCRx_FACCEN_Pos: u32 = 6;
pub const FSMC_BCRx_FACCEN_Msk: u32 = 0x1 << FSMC_BCRx_FACCEN_Pos;
pub const FSMC_BCRx_FACCEN: u32 = FSMC_BCRx_FACCEN_Msk;
pub const FSMC_BCRx_BURSTEN_Pos: u32 = 8;
pub const FSMC_BCRx_BURSTEN_Msk: u32 = 0x1 << FSMC_BCRx_BURSTEN_Pos;
pub const FSMC_BCRx_BURSTEN: u32 = FSMC_BCRx_BURSTEN_Msk;
pub const FSMC_BCRx_WAITPOL_Pos: u32 = 9;
pub const FSMC_BCRx_WAITPOL_Msk: u32 = 0x1 << FSMC_BCRx_WAITPOL_Pos;
pub const FSMC_BCRx_WAITPOL: u32 = FSMC_BCRx_WAITPOL_Msk;
pub const FSMC_BCRx_WRAPMOD_Pos: u32 = 10;
pub const FSMC_BCRx_WRAPMOD_Msk: u32 = 0x1 << FSMC_BCRx_WRAPMOD_Pos;
pub const FSMC_BCRx_WRAPMOD: u32 = FSMC_BCRx_WRAPMOD_Msk;
pub const FSMC_BCRx_WAITCFG_Pos: u32 = 11;
pub const FSMC_BCRx_WAITCFG_Msk: u32 = 0x1 << FSMC_BCRx_WAITCFG_Pos;
pub const FSMC_BCRx_WAITCFG: u32 = FSMC_BCRx_WAITCFG_Msk;
pub const FSMC_BCRx_WREN_Pos: u32 = 12;
pub const FSMC_BCRx_WREN_Msk: u32 = 0x1 << FSMC_BCRx_WREN_Pos;
pub const FSMC_BCRx_WREN: u32 = FSMC_BCRx_WREN_Msk;
pub const FSMC_BCRx_WAITEN_Pos: u32 = 13;
pub const FSMC_BCRx_WAITEN_Msk: u32 = 0x1 << FSMC_BCRx_WAITEN_Pos;
pub const FSMC_BCRx_WAITEN: u32 = FSMC_BCRx_WAITEN_Msk;
pub const FSMC_BCRx_EXTMOD_Pos: u32 = 14;
pub const FSMC_BCRx_EXTMOD_Msk: u32 = 0x1 << FSMC_BCRx_EXTMOD_Pos;
pub const FSMC_BCRx_EXTMOD: u32 = FSMC_BCRx_EXTMOD_Msk;
pub const FSMC_BCRx_ASYNCWAIT_Pos: u32 = 15;
pub const FSMC_BCRx_ASYNCWAIT_Msk: u32 = 0x1 << FSMC_BCRx_ASYNCWAIT_Pos;
pub const FSMC_BCRx_ASYNCWAIT: u32 = FSMC_BCRx_ASYNCWAIT_Msk;
pub const FSMC_BCRx_CBURSTRW_Pos: u32 = 19;
pub const FSMC_BCRx_CBURSTRW_Msk: u32 = 0x1 << FSMC_BCRx_CBURSTRW_Pos;
pub const FSMC_BCRx_CBURSTRW: u32 = FSMC_BCRx_CBURSTRW_Msk;
pub const FSMC_BTRx_ADDSET_Pos: u32 = 0;
pub const FSMC_BTRx_ADDSET_Msk: u32 = 0xF << FSMC_BTRx_ADDSET_Pos;
pub const FSMC_BTRx_ADDSET: u32 = FSMC_BTRx_ADDSET_Msk;
pub const FSMC_BTRx_ADDSET_0: u32 = 0x1 << FSMC_BTRx_ADDSET_Pos;
pub const FSMC_BTRx_ADDSET_1: u32 = 0x2 << FSMC_BTRx_ADDSET_Pos;
pub const FSMC_BTRx_ADDSET_2: u32 = 0x4 << FSMC_BTRx_ADDSET_Pos;
pub const FSMC_BTRx_ADDSET_3: u32 = 0x8 << FSMC_BTRx_ADDSET_Pos;
pub const FSMC_BTRx_ADDHLD_Pos: u32 = 4;
pub const FSMC_BTRx_ADDHLD_Msk: u32 = 0xF << FSMC_BTRx_ADDHLD_Pos;
pub const FSMC_BTRx_ADDHLD: u32 = FSMC_BTRx_ADDHLD_Msk;
pub const FSMC_BTRx_ADDHLD_0: u32 = 0x1 << FSMC_BTRx_ADDHLD_Pos;
pub const FSMC_BTRx_ADDHLD_1: u32 = 0x2 << FSMC_BTRx_ADDHLD_Pos;
pub const FSMC_BTRx_ADDHLD_2: u32 = 0x4 << FSMC_BTRx_ADDHLD_Pos;
pub const FSMC_BTRx_ADDHLD_3: u32 = 0x8 << FSMC_BTRx_ADDHLD_Pos;
pub const FSMC_BTRx_DATAST_Pos: u32 = 8;
pub const FSMC_BTRx_DATAST_Msk: u32 = 0xFF << FSMC_BTRx_DATAST_Pos;
pub const FSMC_BTRx_DATAST: u32 = FSMC_BTRx_DATAST_Msk;
pub const FSMC_BTRx_DATAST_0: u32 = 0x01 << FSMC_BTRx_DATAST_Pos;
pub const FSMC_BTRx_DATAST_1: u32 = 0x02 << FSMC_BTRx_DATAST_Pos;
pub const FSMC_BTRx_DATAST_2: u32 = 0x04 << FSMC_BTRx_DATAST_Pos;
pub const FSMC_BTRx_DATAST_3: u32 = 0x08 << FSMC_BTRx_DATAST_Pos;
pub const FSMC_BTRx_DATAST_4: u32 = 0x10 << FSMC_BTRx_DATAST_Pos;
pub const FSMC_BTRx_DATAST_5: u32 = 0x20 << FSMC_BTRx_DATAST_Pos;
pub const FSMC_BTRx_DATAST_6: u32 = 0x40 << FSMC_BTRx_DATAST_Pos;
pub const FSMC_BTRx_DATAST_7: u32 = 0x80 << FSMC_BTRx_DATAST_Pos;
pub const FSMC_BTRx_BUSTURN_Pos: u32 = 16;
pub const FSMC_BTRx_BUSTURN_Msk: u32 = 0xF << FSMC_BTRx_BUSTURN_Pos;
pub const FSMC_BTRx_BUSTURN: u32 = FSMC_BTRx_BUSTURN_Msk;
pub const FSMC_BTRx_BUSTURN_0: u32 = 0x1 << FSMC_BTRx_BUSTURN_Pos;
pub const FSMC_BTRx_BUSTURN_1: u32 = 0x2 << FSMC_BTRx_BUSTURN_Pos;
pub const FSMC_BTRx_BUSTURN_2: u32 = 0x4 << FSMC_BTRx_BUSTURN_Pos;
pub const FSMC_BTRx_BUSTURN_3: u32 = 0x8 << FSMC_BTRx_BUSTURN_Pos;
pub const FSMC_BTRx_CLKDIV_Pos: u32 = 20;
pub const FSMC_BTRx_CLKDIV_Msk: u32 = 0xF << FSMC_BTRx_CLKDIV_Pos;
pub const FSMC_BTRx_CLKDIV: u32 = FSMC_BTRx_CLKDIV_Msk;
pub const FSMC_BTRx_CLKDIV_0: u32 = 0x1 << FSMC_BTRx_CLKDIV_Pos;
pub const FSMC_BTRx_CLKDIV_1: u32 = 0x2 << FSMC_BTRx_CLKDIV_Pos;
pub const FSMC_BTRx_CLKDIV_2: u32 = 0x4 << FSMC_BTRx_CLKDIV_Pos;
pub const FSMC_BTRx_CLKDIV_3: u32 = 0x8 << FSMC_BTRx_CLKDIV_Pos;
pub const FSMC_BTRx_DATLAT_Pos: u32 = 24;
pub const FSMC_BTRx_DATLAT_Msk: u32 = 0xF << FSMC_BTRx_DATLAT_Pos;
pub const FSMC_BTRx_DATLAT: u32 = FSMC_BTRx_DATLAT_Msk;
pub const FSMC_BTRx_DATLAT_0: u32 = 0x1 << FSMC_BTRx_DATLAT_Pos;
pub const FSMC_BTRx_DATLAT_1: u32 = 0x2 << FSMC_BTRx_DATLAT_Pos;
pub const FSMC_BTRx_DATLAT_2: u32 = 0x4 << FSMC_BTRx_DATLAT_Pos;
pub const FSMC_BTRx_DATLAT_3: u32 = 0x8 << FSMC_BTRx_DATLAT_Pos;
pub const FSMC_BTRx_ACCMOD_Pos: u32 = 28;
pub const FSMC_BTRx_ACCMOD_Msk: u32 = 0x3 << FSMC_BTRx_ACCMOD_Pos;
pub const FSMC_BTRx_ACCMOD: u32 = FSMC_BTRx_ACCMOD_Msk;
pub const FSMC_BTRx_ACCMOD_0: u32 = 0x1 << FSMC_BTRx_ACCMOD_Pos;
pub const FSMC_BTRx_ACCMOD_1: u32 = 0x2 << FSMC_BTRx_ACCMOD_Pos;
pub const FSMC_BWTRx_ADDSET_Pos: u32 = 0;
pub const FSMC_BWTRx_ADDSET_Msk: u32 = 0xF << FSMC_BWTRx_ADDSET_Pos;
pub const FSMC_BWTRx_ADDSET: u32 = FSMC_BWTRx_ADDSET_Msk;
pub const FSMC_BWTRx_ADDSET_0: u32 = 0x1 << FSMC_BWTRx_ADDSET_Pos;
pub const FSMC_BWTRx_ADDSET_1: u32 = 0x2 << FSMC_BWTRx_ADDSET_Pos;
pub const FSMC_BWTRx_ADDSET_2: u32 = 0x4 << FSMC_BWTRx_ADDSET_Pos;
pub const FSMC_BWTRx_ADDSET_3: u32 = 0x8 << FSMC_BWTRx_ADDSET_Pos;
pub const FSMC_BWTRx_ADDHLD_Pos: u32 = 4;
pub const FSMC_BWTRx_ADDHLD_Msk: u32 = 0xF << FSMC_BWTRx_ADDHLD_Pos;
pub const FSMC_BWTRx_ADDHLD: u32 = FSMC_BWTRx_ADDHLD_Msk;
pub const FSMC_BWTRx_ADDHLD_0: u32 = 0x1 << FSMC_BWTRx_ADDHLD_Pos;
pub const FSMC_BWTRx_ADDHLD_1: u32 = 0x2 << FSMC_BWTRx_ADDHLD_Pos;
pub const FSMC_BWTRx_ADDHLD_2: u32 = 0x4 << FSMC_BWTRx_ADDHLD_Pos;
pub const FSMC_BWTRx_ADDHLD_3: u32 = 0x8 << FSMC_BWTRx_ADDHLD_Pos;
pub const FSMC_BWTRx_DATAST_Pos: u32 = 8;
pub const FSMC_BWTRx_DATAST_Msk: u32 = 0xFF << FSMC_BWTRx_DATAST_Pos;
pub const FSMC_BWTRx_DATAST: u32 = FSMC_BWTRx_DATAST_Msk;
pub const FSMC_BWTRx_DATAST_0: u32 = 0x01 << FSMC_BWTRx_DATAST_Pos;
pub const FSMC_BWTRx_DATAST_1: u32 = 0x02 << FSMC_BWTRx_DATAST_Pos;
pub const FSMC_BWTRx_DATAST_2: u32 = 0x04 << FSMC_BWTRx_DATAST_Pos;
pub const FSMC_BWTRx_DATAST_3: u32 = 0x08 << FSMC_BWTRx_DATAST_Pos;
pub const FSMC_BWTRx_DATAST_4: u32 = 0x10 << FSMC_BWTRx_DATAST_Pos;
pub const FSMC_BWTRx_DATAST_5: u32 = 0x20 << FSMC_BWTRx_DATAST_Pos;
pub const FSMC_BWTRx_DATAST_6: u32 = 0x40 << FSMC_BWTRx_DATAST_Pos;
pub const FSMC_BWTRx_DATAST_7: u32 = 0x80 << FSMC_BWTRx_DATAST_Pos;
pub const FSMC_BWTRx_BUSTURN_Pos: u32 = 16;
pub const FSMC_BWTRx_BUSTURN_Msk: u32 = 0xF << FSMC_BWTRx_BUSTURN_Pos;
pub const FSMC_BWTRx_BUSTURN: u32 = FSMC_BWTRx_BUSTURN_Msk;
pub const FSMC_BWTRx_BUSTURN_0: u32 = 0x1 << FSMC_BWTRx_BUSTURN_Pos;
pub const FSMC_BWTRx_BUSTURN_1: u32 = 0x2 << FSMC_BWTRx_BUSTURN_Pos;
pub const FSMC_BWTRx_BUSTURN_2: u32 = 0x4 << FSMC_BWTRx_BUSTURN_Pos;
pub const FSMC_BWTRx_BUSTURN_3: u32 = 0x8 << FSMC_BWTRx_BUSTURN_Pos;
pub const FSMC_BWTRx_ACCMOD_Pos: u32 = 28;
pub const FSMC_BWTRx_ACCMOD_Msk: u32 = 0x3 << FSMC_BWTRx_ACCMOD_Pos;
pub const FSMC_BWTRx_ACCMOD: u32 = FSMC_BWTRx_ACCMOD_Msk;
pub const FSMC_BWTRx_ACCMOD_0: u32 = 0x1 << FSMC_BWTRx_ACCMOD_Pos;
pub const FSMC_BWTRx_ACCMOD_1: u32 = 0x2 << FSMC_BWTRx_ACCMOD_Pos;
pub const FSMC_PCRx_PWAITEN_Pos: u32 = 1;
pub const FSMC_PCRx_PWAITEN_Msk: u32 = 0x1 << FSMC_PCRx_PWAITEN_Pos;
pub const FSMC_PCRx_PWAITEN: u32 = FSMC_PCRx_PWAITEN_Msk;
pub const FSMC_PCRx_PBKEN_Pos: u32 = 2;
pub const FSMC_PCRx_PBKEN_Msk: u32 = 0x1 << FSMC_PCRx_PBKEN_Pos;
pub const FSMC_PCRx_PBKEN: u32 = FSMC_PCRx_PBKEN_Msk;
pub const FSMC_PCRx_PTYP_Pos: u32 = 3;
pub const FSMC_PCRx_PTYP_Msk: u32 = 0x1 << FSMC_PCRx_PTYP_Pos;
pub const FSMC_PCRx_PTYP: u32 = FSMC_PCRx_PTYP_Msk;
pub const FSMC_PCRx_PWID_Pos: u32 = 4;
pub const FSMC_PCRx_PWID_Msk: u32 = 0x3 << FSMC_PCRx_PWID_Pos;
pub const FSMC_PCRx_PWID: u32 = FSMC_PCRx_PWID_Msk;
pub const FSMC_PCRx_PWID_0: u32 = 0x1 << FSMC_PCRx_PWID_Pos;
pub const FSMC_PCRx_PWID_1: u32 = 0x2 << FSMC_PCRx_PWID_Pos;
pub const FSMC_PCRx_ECCEN_Pos: u32 = 6;
pub const FSMC_PCRx_ECCEN_Msk: u32 = 0x1 << FSMC_PCRx_ECCEN_Pos;
pub const FSMC_PCRx_ECCEN: u32 = FSMC_PCRx_ECCEN_Msk;
pub const FSMC_PCRx_TCLR_Pos: u32 = 9;
pub const FSMC_PCRx_TCLR_Msk: u32 = 0xF << FSMC_PCRx_TCLR_Pos;
pub const FSMC_PCRx_TCLR: u32 = FSMC_PCRx_TCLR_Msk;
pub const FSMC_PCRx_TCLR_0: u32 = 0x1 << FSMC_PCRx_TCLR_Pos;
pub const FSMC_PCRx_TCLR_1: u32 = 0x2 << FSMC_PCRx_TCLR_Pos;
pub const FSMC_PCRx_TCLR_2: u32 = 0x4 << FSMC_PCRx_TCLR_Pos;
pub const FSMC_PCRx_TCLR_3: u32 = 0x8 << FSMC_PCRx_TCLR_Pos;
pub const FSMC_PCRx_TAR_Pos: u32 = 13;
pub const FSMC_PCRx_TAR_Msk: u32 = 0xF << FSMC_PCRx_TAR_Pos;
pub const FSMC_PCRx_TAR: u32 = FSMC_PCRx_TAR_Msk;
pub const FSMC_PCRx_TAR_0: u32 = 0x1 << FSMC_PCRx_TAR_Pos;
pub const FSMC_PCRx_TAR_1: u32 = 0x2 << FSMC_PCRx_TAR_Pos;
pub const FSMC_PCRx_TAR_2: u32 = 0x4 << FSMC_PCRx_TAR_Pos;
pub const FSMC_PCRx_TAR_3: u32 = 0x8 << FSMC_PCRx_TAR_Pos;
pub const FSMC_PCRx_ECCPS_Pos: u32 = 17;
pub const FSMC_PCRx_ECCPS_Msk: u32 = 0x7 << FSMC_PCRx_ECCPS_Pos;
pub const FSMC_PCRx_ECCPS: u32 = FSMC_PCRx_ECCPS_Msk;
pub const FSMC_PCRx_ECCPS_0: u32 = 0x1 << FSMC_PCRx_ECCPS_Pos;
pub const FSMC_PCRx_ECCPS_1: u32 = 0x2 << FSMC_PCRx_ECCPS_Pos;
pub const FSMC_PCRx_ECCPS_2: u32 = 0x4 << FSMC_PCRx_ECCPS_Pos;
pub const FSMC_SRx_IRS_Pos: u32 = 0;
pub const FSMC_SRx_IRS_Msk: u32 = 0x1 << FSMC_SRx_IRS_Pos;
pub const FSMC_SRx_IRS: u32 = FSMC_SRx_IRS_Msk;
pub const FSMC_SRx_ILS_Pos: u32 = 1;
pub const FSMC_SRx_ILS_Msk: u32 = 0x1 << FSMC_SRx_ILS_Pos;
pub const FSMC_SRx_ILS: u32 = FSMC_SRx_ILS_Msk;
pub const FSMC_SRx_IFS_Pos: u32 = 2;
pub const FSMC_SRx_IFS_Msk: u32 = 0x1 << FSMC_SRx_IFS_Pos;
pub const FSMC_SRx_IFS: u32 = FSMC_SRx_IFS_Msk;
pub const FSMC_SRx_IREN_Pos: u32 = 3;
pub const FSMC_SRx_IREN_Msk: u32 = 0x1 << FSMC_SRx_IREN_Pos;
pub const FSMC_SRx_IREN: u32 = FSMC_SRx_IREN_Msk;
pub const FSMC_SRx_ILEN_Pos: u32 = 4;
pub const FSMC_SRx_ILEN_Msk: u32 = 0x1 << FSMC_SRx_ILEN_Pos;
pub const FSMC_SRx_ILEN: u32 = FSMC_SRx_ILEN_Msk;
pub const FSMC_SRx_IFEN_Pos: u32 = 5;
pub const FSMC_SRx_IFEN_Msk: u32 = 0x1 << FSMC_SRx_IFEN_Pos;
pub const FSMC_SRx_IFEN: u32 = FSMC_SRx_IFEN_Msk;
pub const FSMC_SRx_FEMPT_Pos: u32 = 6;
pub const FSMC_SRx_FEMPT_Msk: u32 = 0x1 << FSMC_SRx_FEMPT_Pos;
pub const FSMC_SRx_FEMPT: u32 = FSMC_SRx_FEMPT_Msk;
pub const FSMC_PMEMx_MEMSETx_Pos: u32 = 0;
pub const FSMC_PMEMx_MEMSETx_Msk: u32 = 0xFF << FSMC_PMEMx_MEMSETx_Pos;
pub const FSMC_PMEMx_MEMSETx: u32 = FSMC_PMEMx_MEMSETx_Msk;
pub const FSMC_PMEMx_MEMSETx_0: u32 = 0x01 << FSMC_PMEMx_MEMSETx_Pos;
pub const FSMC_PMEMx_MEMSETx_1: u32 = 0x02 << FSMC_PMEMx_MEMSETx_Pos;
pub const FSMC_PMEMx_MEMSETx_2: u32 = 0x04 << FSMC_PMEMx_MEMSETx_Pos;
pub const FSMC_PMEMx_MEMSETx_3: u32 = 0x08 << FSMC_PMEMx_MEMSETx_Pos;
pub const FSMC_PMEMx_MEMSETx_4: u32 = 0x10 << FSMC_PMEMx_MEMSETx_Pos;
pub const FSMC_PMEMx_MEMSETx_5: u32 = 0x20 << FSMC_PMEMx_MEMSETx_Pos;
pub const FSMC_PMEMx_MEMSETx_6: u32 = 0x40 << FSMC_PMEMx_MEMSETx_Pos;
pub const FSMC_PMEMx_MEMSETx_7: u32 = 0x80 << FSMC_PMEMx_MEMSETx_Pos;
pub const FSMC_PMEMx_MEMWAITx_Pos: u32 = 8;
pub const FSMC_PMEMx_MEMWAITx_Msk: u32 = 0xFF << FSMC_PMEMx_MEMWAITx_Pos;
pub const FSMC_PMEMx_MEMWAITx: u32 = FSMC_PMEMx_MEMWAITx_Msk;
pub const FSMC_PMEMx_MEMWAIT2_0: u32 = 0x00000100;
pub const FSMC_PMEMx_MEMWAITx_1: u32 = 0x00000200;
pub const FSMC_PMEMx_MEMWAITx_2: u32 = 0x00000400;
pub const FSMC_PMEMx_MEMWAITx_3: u32 = 0x00000800;
pub const FSMC_PMEMx_MEMWAITx_4: u32 = 0x00001000;
pub const FSMC_PMEMx_MEMWAITx_5: u32 = 0x00002000;
pub const FSMC_PMEMx_MEMWAITx_6: u32 = 0x00004000;
pub const FSMC_PMEMx_MEMWAITx_7: u32 = 0x00008000;
pub const FSMC_PMEMx_MEMHOLDx_Pos: u32 = 16;
pub const FSMC_PMEMx_MEMHOLDx_Msk: u32 = 0xFF << FSMC_PMEMx_MEMHOLDx_Pos;
pub const FSMC_PMEMx_MEMHOLDx: u32 = FSMC_PMEMx_MEMHOLDx_Msk;
pub const FSMC_PMEMx_MEMHOLDx_0: u32 = 0x01 << FSMC_PMEMx_MEMHOLDx_Pos;
pub const FSMC_PMEMx_MEMHOLDx_1: u32 = 0x02 << FSMC_PMEMx_MEMHOLDx_Pos;
pub const FSMC_PMEMx_MEMHOLDx_2: u32 = 0x04 << FSMC_PMEMx_MEMHOLDx_Pos;
pub const FSMC_PMEMx_MEMHOLDx_3: u32 = 0x08 << FSMC_PMEMx_MEMHOLDx_Pos;
pub const FSMC_PMEMx_MEMHOLDx_4: u32 = 0x10 << FSMC_PMEMx_MEMHOLDx_Pos;
pub const FSMC_PMEMx_MEMHOLDx_5: u32 = 0x20 << FSMC_PMEMx_MEMHOLDx_Pos;
pub const FSMC_PMEMx_MEMHOLDx_6: u32 = 0x40 << FSMC_PMEMx_MEMHOLDx_Pos;
pub const FSMC_PMEMx_MEMHOLDx_7: u32 = 0x80 << FSMC_PMEMx_MEMHOLDx_Pos;
pub const FSMC_PMEMx_MEMHIZx_Pos: u32 = 24;
pub const FSMC_PMEMx_MEMHIZx_Msk: u32 = 0xFF << FSMC_PMEMx_MEMHIZx_Pos;
pub const FSMC_PMEMx_MEMHIZx: u32 = FSMC_PMEMx_MEMHIZx_Msk;
pub const FSMC_PMEMx_MEMHIZx_0: u32 = 0x01 << FSMC_PMEMx_MEMHIZx_Pos;
pub const FSMC_PMEMx_MEMHIZx_1: u32 = 0x02 << FSMC_PMEMx_MEMHIZx_Pos;
pub const FSMC_PMEMx_MEMHIZx_2: u32 = 0x04 << FSMC_PMEMx_MEMHIZx_Pos;
pub const FSMC_PMEMx_MEMHIZx_3: u32 = 0x08 << FSMC_PMEMx_MEMHIZx_Pos;
pub const FSMC_PMEMx_MEMHIZx_4: u32 = 0x10 << FSMC_PMEMx_MEMHIZx_Pos;
pub const FSMC_PMEMx_MEMHIZx_5: u32 = 0x20 << FSMC_PMEMx_MEMHIZx_Pos;
pub const FSMC_PMEMx_MEMHIZx_6: u32 = 0x40 << FSMC_PMEMx_MEMHIZx_Pos;
pub const FSMC_PMEMx_MEMHIZx_7: u32 = 0x80 << FSMC_PMEMx_MEMHIZx_Pos;
pub const FSMC_PATTx_ATTSETx_Pos: u32 = 0;
pub const FSMC_PATTx_ATTSETx_Msk: u32 = 0xFF << FSMC_PATTx_ATTSETx_Pos;
pub const FSMC_PATTx_ATTSETx: u32 = FSMC_PATTx_ATTSETx_Msk;
pub const FSMC_PATTx_ATTSETx_0: u32 = 0x01 << FSMC_PATTx_ATTSETx_Pos;
pub const FSMC_PATTx_ATTSETx_1: u32 = 0x02 << FSMC_PATTx_ATTSETx_Pos;
pub const FSMC_PATTx_ATTSETx_2: u32 = 0x04 << FSMC_PATTx_ATTSETx_Pos;
pub const FSMC_PATTx_ATTSETx_3: u32 = 0x08 << FSMC_PATTx_ATTSETx_Pos;
pub const FSMC_PATTx_ATTSETx_4: u32 = 0x10 << FSMC_PATTx_ATTSETx_Pos;
pub const FSMC_PATTx_ATTSETx_5: u32 = 0x20 << FSMC_PATTx_ATTSETx_Pos;
pub const FSMC_PATTx_ATTSETx_6: u32 = 0x40 << FSMC_PATTx_ATTSETx_Pos;
pub const FSMC_PATTx_ATTSETx_7: u32 = 0x80 << FSMC_PATTx_ATTSETx_Pos;
pub const FSMC_PATTx_ATTWAITx_Pos: u32 = 8;
pub const FSMC_PATTx_ATTWAITx_Msk: u32 = 0xFF << FSMC_PATTx_ATTWAITx_Pos;
pub const FSMC_PATTx_ATTWAITx: u32 = FSMC_PATTx_ATTWAITx_Msk;
pub const FSMC_PATTx_ATTWAITx_0: u32 = 0x01 << FSMC_PATTx_ATTWAITx_Pos;
pub const FSMC_PATTx_ATTWAITx_1: u32 = 0x02 << FSMC_PATTx_ATTWAITx_Pos;
pub const FSMC_PATTx_ATTWAITx_2: u32 = 0x04 << FSMC_PATTx_ATTWAITx_Pos;
pub const FSMC_PATTx_ATTWAITx_3: u32 = 0x08 << FSMC_PATTx_ATTWAITx_Pos;
pub const FSMC_PATTx_ATTWAITx_4: u32 = 0x10 << FSMC_PATTx_ATTWAITx_Pos;
pub const FSMC_PATTx_ATTWAITx_5: u32 = 0x20 << FSMC_PATTx_ATTWAITx_Pos;
pub const FSMC_PATTx_ATTWAITx_6: u32 = 0x40 << FSMC_PATTx_ATTWAITx_Pos;
pub const FSMC_PATTx_ATTWAITx_7: u32 = 0x80 << FSMC_PATTx_ATTWAITx_Pos;
pub const FSMC_PATTx_ATTHOLDx_Pos: u32 = 16;
pub const FSMC_PATTx_ATTHOLDx_Msk: u32 = 0xFF << FSMC_PATTx_ATTHOLDx_Pos;
pub const FSMC_PATTx_ATTHOLDx: u32 = FSMC_PATTx_ATTHOLDx_Msk;
pub const FSMC_PATTx_ATTHOLDx_0: u32 = 0x01 << FSMC_PATTx_ATTHOLDx_Pos;
pub const FSMC_PATTx_ATTHOLDx_1: u32 = 0x02 << FSMC_PATTx_ATTHOLDx_Pos;
pub const FSMC_PATTx_ATTHOLDx_2: u32 = 0x04 << FSMC_PATTx_ATTHOLDx_Pos;
pub const FSMC_PATTx_ATTHOLDx_3: u32 = 0x08 << FSMC_PATTx_ATTHOLDx_Pos;
pub const FSMC_PATTx_ATTHOLDx_4: u32 = 0x10 << FSMC_PATTx_ATTHOLDx_Pos;
pub const FSMC_PATTx_ATTHOLDx_5: u32 = 0x20 << FSMC_PATTx_ATTHOLDx_Pos;
pub const FSMC_PATTx_ATTHOLDx_6: u32 = 0x40 << FSMC_PATTx_ATTHOLDx_Pos;
pub const FSMC_PATTx_ATTHOLDx_7: u32 = 0x80 << FSMC_PATTx_ATTHOLDx_Pos;
pub const FSMC_PATTx_ATTHIZx_Pos: u32 = 24;
pub const FSMC_PATTx_ATTHIZx_Msk: u32 = 0xFF << FSMC_PATTx_ATTHIZx_Pos;
pub const FSMC_PATTx_ATTHIZx: u32 = FSMC_PATTx_ATTHIZx_Msk;
pub const FSMC_PATTx_ATTHIZx_0: u32 = 0x01 << FSMC_PATTx_ATTHIZx_Pos;
pub const FSMC_PATTx_ATTHIZx_1: u32 = 0x02 << FSMC_PATTx_ATTHIZx_Pos;
pub const FSMC_PATTx_ATTHIZx_2: u32 = 0x04 << FSMC_PATTx_ATTHIZx_Pos;
pub const FSMC_PATTx_ATTHIZx_3: u32 = 0x08 << FSMC_PATTx_ATTHIZx_Pos;
pub const FSMC_PATTx_ATTHIZx_4: u32 = 0x10 << FSMC_PATTx_ATTHIZx_Pos;
pub const FSMC_PATTx_ATTHIZx_5: u32 = 0x20 << FSMC_PATTx_ATTHIZx_Pos;
pub const FSMC_PATTx_ATTHIZx_6: u32 = 0x40 << FSMC_PATTx_ATTHIZx_Pos;
pub const FSMC_PATTx_ATTHIZx_7: u32 = 0x80 << FSMC_PATTx_ATTHIZx_Pos;
pub const FSMC_PIO4_IOSET4_Pos: u32 = 0;
pub const FSMC_PIO4_IOSET4_Msk: u32 = 0xFF << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOSET4: u32 = FSMC_PIO4_IOSET4_Msk;
pub const FSMC_PIO4_IOSET4_0: u32 = 0x01 << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOSET4_1: u32 = 0x02 << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOSET4_2: u32 = 0x04 << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOSET4_3: u32 = 0x08 << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOSET4_4: u32 = 0x10 << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOSET4_5: u32 = 0x20 << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOSET4_6: u32 = 0x40 << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOSET4_7: u32 = 0x80 << FSMC_PIO4_IOSET4_Pos;
pub const FSMC_PIO4_IOWAIT4_Pos: u32 = 8;
pub const FSMC_PIO4_IOWAIT4_Msk: u32 = 0xFF << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOWAIT4: u32 = FSMC_PIO4_IOWAIT4_Msk;
pub const FSMC_PIO4_IOWAIT4_0: u32 = 0x01 << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOWAIT4_1: u32 = 0x02 << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOWAIT4_2: u32 = 0x04 << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOWAIT4_3: u32 = 0x08 << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOWAIT4_4: u32 = 0x10 << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOWAIT4_5: u32 = 0x20 << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOWAIT4_6: u32 = 0x40 << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOWAIT4_7: u32 = 0x80 << FSMC_PIO4_IOWAIT4_Pos;
pub const FSMC_PIO4_IOHOLD4_Pos: u32 = 16;
pub const FSMC_PIO4_IOHOLD4_Msk: u32 = 0xFF << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHOLD4: u32 = FSMC_PIO4_IOHOLD4_Msk;
pub const FSMC_PIO4_IOHOLD4_0: u32 = 0x01 << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHOLD4_1: u32 = 0x02 << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHOLD4_2: u32 = 0x04 << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHOLD4_3: u32 = 0x08 << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHOLD4_4: u32 = 0x10 << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHOLD4_5: u32 = 0x20 << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHOLD4_6: u32 = 0x40 << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHOLD4_7: u32 = 0x80 << FSMC_PIO4_IOHOLD4_Pos;
pub const FSMC_PIO4_IOHIZ4_Pos: u32 = 24;
pub const FSMC_PIO4_IOHIZ4_Msk: u32 = 0xFF << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_PIO4_IOHIZ4: u32 = FSMC_PIO4_IOHIZ4_Msk;
pub const FSMC_PIO4_IOHIZ4_0: u32 = 0x01 << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_PIO4_IOHIZ4_1: u32 = 0x02 << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_PIO4_IOHIZ4_2: u32 = 0x04 << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_PIO4_IOHIZ4_3: u32 = 0x08 << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_PIO4_IOHIZ4_4: u32 = 0x10 << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_PIO4_IOHIZ4_5: u32 = 0x20 << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_PIO4_IOHIZ4_6: u32 = 0x40 << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_PIO4_IOHIZ4_7: u32 = 0x80 << FSMC_PIO4_IOHIZ4_Pos;
pub const FSMC_ECCR2_ECC2_Pos: u32 = 0;
pub const FSMC_ECCR2_ECC2_Msk: u32 = 0xFFFFFFFF << FSMC_ECCR2_ECC2_Pos;
pub const FSMC_ECCR2_ECC2: u32 = FSMC_ECCR2_ECC2_Msk;
pub const FSMC_ECCR3_ECC3_Pos: u32 = 0;
pub const FSMC_ECCR3_ECC3_Msk: u32 = 0xFFFFFFFF << FSMC_ECCR3_ECC3_Pos;
pub const FSMC_ECCR3_ECC3: u32 = FSMC_ECCR3_ECC3_Msk;
pub const SDIO_POWER_PWRCTRL_Pos: u32 = 0;
pub const SDIO_POWER_PWRCTRL_Msk: u32 = 0x3 << SDIO_POWER_PWRCTRL_Pos;
pub const SDIO_POWER_PWRCTRL: u32 = SDIO_POWER_PWRCTRL_Msk;
pub const SDIO_POWER_PWRCTRL_0: u32 = 0x1 << SDIO_POWER_PWRCTRL_Pos;
pub const SDIO_POWER_PWRCTRL_1: u32 = 0x2 << SDIO_POWER_PWRCTRL_Pos;
pub const SDIO_CLKCR_CLKDIV_Pos: u32 = 0;
pub const SDIO_CLKCR_CLKDIV_Msk: u32 = 0xFF << SDIO_CLKCR_CLKDIV_Pos;
pub const SDIO_CLKCR_CLKDIV: u32 = SDIO_CLKCR_CLKDIV_Msk;
pub const SDIO_CLKCR_CLKEN_Pos: u32 = 8;
pub const SDIO_CLKCR_CLKEN_Msk: u32 = 0x1 << SDIO_CLKCR_CLKEN_Pos;
pub const SDIO_CLKCR_CLKEN: u32 = SDIO_CLKCR_CLKEN_Msk;
pub const SDIO_CLKCR_PWRSAV_Pos: u32 = 9;
pub const SDIO_CLKCR_PWRSAV_Msk: u32 = 0x1 << SDIO_CLKCR_PWRSAV_Pos;
pub const SDIO_CLKCR_PWRSAV: u32 = SDIO_CLKCR_PWRSAV_Msk;
pub const SDIO_CLKCR_BYPASS_Pos: u32 = 10;
pub const SDIO_CLKCR_BYPASS_Msk: u32 = 0x1 << SDIO_CLKCR_BYPASS_Pos;
pub const SDIO_CLKCR_BYPASS: u32 = SDIO_CLKCR_BYPASS_Msk;
pub const SDIO_CLKCR_WIDBUS_Pos: u32 = 11;
pub const SDIO_CLKCR_WIDBUS_Msk: u32 = 0x3 << SDIO_CLKCR_WIDBUS_Pos;
pub const SDIO_CLKCR_WIDBUS: u32 = SDIO_CLKCR_WIDBUS_Msk;
pub const SDIO_CLKCR_WIDBUS_0: u32 = 0x1 << SDIO_CLKCR_WIDBUS_Pos;
pub const SDIO_CLKCR_WIDBUS_1: u32 = 0x2 << SDIO_CLKCR_WIDBUS_Pos;
pub const SDIO_CLKCR_NEGEDGE_Pos: u32 = 13;
pub const SDIO_CLKCR_NEGEDGE_Msk: u32 = 0x1 << SDIO_CLKCR_NEGEDGE_Pos;
pub const SDIO_CLKCR_NEGEDGE: u32 = SDIO_CLKCR_NEGEDGE_Msk;
pub const SDIO_CLKCR_HWFC_EN_Pos: u32 = 14;
pub const SDIO_CLKCR_HWFC_EN_Msk: u32 = 0x1 << SDIO_CLKCR_HWFC_EN_Pos;
pub const SDIO_CLKCR_HWFC_EN: u32 = SDIO_CLKCR_HWFC_EN_Msk;
pub const SDIO_ARG_CMDARG_Pos: u32 = 0;
pub const SDIO_ARG_CMDARG_Msk: u32 = 0xFFFFFFFF << SDIO_ARG_CMDARG_Pos;
pub const SDIO_ARG_CMDARG: u32 = SDIO_ARG_CMDARG_Msk;
pub const SDIO_CMD_CMDINDEX_Pos: u32 = 0;
pub const SDIO_CMD_CMDINDEX_Msk: u32 = 0x3F << SDIO_CMD_CMDINDEX_Pos;
pub const SDIO_CMD_CMDINDEX: u32 = SDIO_CMD_CMDINDEX_Msk;
pub const SDIO_CMD_WAITRESP_Pos: u32 = 6;
pub const SDIO_CMD_WAITRESP_Msk: u32 = 0x3 << SDIO_CMD_WAITRESP_Pos;
pub const SDIO_CMD_WAITRESP: u32 = SDIO_CMD_WAITRESP_Msk;
pub const SDIO_CMD_WAITRESP_0: u32 = 0x1 << SDIO_CMD_WAITRESP_Pos;
pub const SDIO_CMD_WAITRESP_1: u32 = 0x2 << SDIO_CMD_WAITRESP_Pos;
pub const SDIO_CMD_WAITINT_Pos: u32 = 8;
pub const SDIO_CMD_WAITINT_Msk: u32 = 0x1 << SDIO_CMD_WAITINT_Pos;
pub const SDIO_CMD_WAITINT: u32 = SDIO_CMD_WAITINT_Msk;
pub const SDIO_CMD_WAITPEND_Pos: u32 = 9;
pub const SDIO_CMD_WAITPEND_Msk: u32 = 0x1 << SDIO_CMD_WAITPEND_Pos;
pub const SDIO_CMD_WAITPEND: u32 = SDIO_CMD_WAITPEND_Msk;
pub const SDIO_CMD_CPSMEN_Pos: u32 = 10;
pub const SDIO_CMD_CPSMEN_Msk: u32 = 0x1 << SDIO_CMD_CPSMEN_Pos;
pub const SDIO_CMD_CPSMEN: u32 = SDIO_CMD_CPSMEN_Msk;
pub const SDIO_CMD_SDIOSUSPEND_Pos: u32 = 11;
pub const SDIO_CMD_SDIOSUSPEND_Msk: u32 = 0x1 << SDIO_CMD_SDIOSUSPEND_Pos;
pub const SDIO_CMD_SDIOSUSPEND: u32 = SDIO_CMD_SDIOSUSPEND_Msk;
pub const SDIO_CMD_ENCMDCOMPL_Pos: u32 = 12;
pub const SDIO_CMD_ENCMDCOMPL_Msk: u32 = 0x1 << SDIO_CMD_ENCMDCOMPL_Pos;
pub const SDIO_CMD_ENCMDCOMPL: u32 = SDIO_CMD_ENCMDCOMPL_Msk;
pub const SDIO_CMD_NIEN_Pos: u32 = 13;
pub const SDIO_CMD_NIEN_Msk: u32 = 0x1 << SDIO_CMD_NIEN_Pos;
pub const SDIO_CMD_NIEN: u32 = SDIO_CMD_NIEN_Msk;
pub const SDIO_CMD_CEATACMD_Pos: u32 = 14;
pub const SDIO_CMD_CEATACMD_Msk: u32 = 0x1 << SDIO_CMD_CEATACMD_Pos;
pub const SDIO_CMD_CEATACMD: u32 = SDIO_CMD_CEATACMD_Msk;
pub const SDIO_RESPCMD_RESPCMD_Pos: u32 = 0;
pub const SDIO_RESPCMD_RESPCMD_Msk: u32 = 0x3F << SDIO_RESPCMD_RESPCMD_Pos;
pub const SDIO_RESPCMD_RESPCMD: u32 = SDIO_RESPCMD_RESPCMD_Msk;
pub const SDIO_RESP0_CARDSTATUS0_Pos: u32 = 0;
pub const SDIO_RESP0_CARDSTATUS0_Msk: u32 = 0xFFFFFFFF << SDIO_RESP0_CARDSTATUS0_Pos;
pub const SDIO_RESP0_CARDSTATUS0: u32 = SDIO_RESP0_CARDSTATUS0_Msk;
pub const SDIO_RESP1_CARDSTATUS1_Pos: u32 = 0;
pub const SDIO_RESP1_CARDSTATUS1_Msk: u32 = 0xFFFFFFFF << SDIO_RESP1_CARDSTATUS1_Pos;
pub const SDIO_RESP1_CARDSTATUS1: u32 = SDIO_RESP1_CARDSTATUS1_Msk;
pub const SDIO_RESP2_CARDSTATUS2_Pos: u32 = 0;
pub const SDIO_RESP2_CARDSTATUS2_Msk: u32 = 0xFFFFFFFF << SDIO_RESP2_CARDSTATUS2_Pos;
pub const SDIO_RESP2_CARDSTATUS2: u32 = SDIO_RESP2_CARDSTATUS2_Msk;
pub const SDIO_RESP3_CARDSTATUS3_Pos: u32 = 0;
pub const SDIO_RESP3_CARDSTATUS3_Msk: u32 = 0xFFFFFFFF << SDIO_RESP3_CARDSTATUS3_Pos;
pub const SDIO_RESP3_CARDSTATUS3: u32 = SDIO_RESP3_CARDSTATUS3_Msk;
pub const SDIO_RESP4_CARDSTATUS4_Pos: u32 = 0;
pub const SDIO_RESP4_CARDSTATUS4_Msk: u32 = 0xFFFFFFFF << SDIO_RESP4_CARDSTATUS4_Pos;
pub const SDIO_RESP4_CARDSTATUS4: u32 = SDIO_RESP4_CARDSTATUS4_Msk;
pub const SDIO_DTIMER_DATATIME_Pos: u32 = 0;
pub const SDIO_DTIMER_DATATIME_Msk: u32 = 0xFFFFFFFF << SDIO_DTIMER_DATATIME_Pos;
pub const SDIO_DTIMER_DATATIME: u32 = SDIO_DTIMER_DATATIME_Msk;
pub const SDIO_DLEN_DATALENGTH_Pos: u32 = 0;
pub const SDIO_DLEN_DATALENGTH_Msk: u32 = 0x1FFFFFF << SDIO_DLEN_DATALENGTH_Pos;
pub const SDIO_DLEN_DATALENGTH: u32 = SDIO_DLEN_DATALENGTH_Msk;
pub const SDIO_DCTRL_DTEN_Pos: u32 = 0;
pub const SDIO_DCTRL_DTEN_Msk: u32 = 0x1 << SDIO_DCTRL_DTEN_Pos;
pub const SDIO_DCTRL_DTEN: u32 = SDIO_DCTRL_DTEN_Msk;
pub const SDIO_DCTRL_DTDIR_Pos: u32 = 1;
pub const SDIO_DCTRL_DTDIR_Msk: u32 = 0x1 << SDIO_DCTRL_DTDIR_Pos;
pub const SDIO_DCTRL_DTDIR: u32 = SDIO_DCTRL_DTDIR_Msk;
pub const SDIO_DCTRL_DTMODE_Pos: u32 = 2;
pub const SDIO_DCTRL_DTMODE_Msk: u32 = 0x1 << SDIO_DCTRL_DTMODE_Pos;
pub const SDIO_DCTRL_DTMODE: u32 = SDIO_DCTRL_DTMODE_Msk;
pub const SDIO_DCTRL_DMAEN_Pos: u32 = 3;
pub const SDIO_DCTRL_DMAEN_Msk: u32 = 0x1 << SDIO_DCTRL_DMAEN_Pos;
pub const SDIO_DCTRL_DMAEN: u32 = SDIO_DCTRL_DMAEN_Msk;
pub const SDIO_DCTRL_DBLOCKSIZE_Pos: u32 = 4;
pub const SDIO_DCTRL_DBLOCKSIZE_Msk: u32 = 0xF << SDIO_DCTRL_DBLOCKSIZE_Pos;
pub const SDIO_DCTRL_DBLOCKSIZE: u32 = SDIO_DCTRL_DBLOCKSIZE_Msk;
pub const SDIO_DCTRL_DBLOCKSIZE_0: u32 = 0x1 << SDIO_DCTRL_DBLOCKSIZE_Pos;
pub const SDIO_DCTRL_DBLOCKSIZE_1: u32 = 0x2 << SDIO_DCTRL_DBLOCKSIZE_Pos;
pub const SDIO_DCTRL_DBLOCKSIZE_2: u32 = 0x4 << SDIO_DCTRL_DBLOCKSIZE_Pos;
pub const SDIO_DCTRL_DBLOCKSIZE_3: u32 = 0x8 << SDIO_DCTRL_DBLOCKSIZE_Pos;
pub const SDIO_DCTRL_RWSTART_Pos: u32 = 8;
pub const SDIO_DCTRL_RWSTART_Msk: u32 = 0x1 << SDIO_DCTRL_RWSTART_Pos;
pub const SDIO_DCTRL_RWSTART: u32 = SDIO_DCTRL_RWSTART_Msk;
pub const SDIO_DCTRL_RWSTOP_Pos: u32 = 9;
pub const SDIO_DCTRL_RWSTOP_Msk: u32 = 0x1 << SDIO_DCTRL_RWSTOP_Pos;
pub const SDIO_DCTRL_RWSTOP: u32 = SDIO_DCTRL_RWSTOP_Msk;
pub const SDIO_DCTRL_RWMOD_Pos: u32 = 10;
pub const SDIO_DCTRL_RWMOD_Msk: u32 = 0x1 << SDIO_DCTRL_RWMOD_Pos;
pub const SDIO_DCTRL_RWMOD: u32 = SDIO_DCTRL_RWMOD_Msk;
pub const SDIO_DCTRL_SDIOEN_Pos: u32 = 11;
pub const SDIO_DCTRL_SDIOEN_Msk: u32 = 0x1 << SDIO_DCTRL_SDIOEN_Pos;
pub const SDIO_DCTRL_SDIOEN: u32 = SDIO_DCTRL_SDIOEN_Msk;
pub const SDIO_DCOUNT_DATACOUNT_Pos: u32 = 0;
pub const SDIO_DCOUNT_DATACOUNT_Msk: u32 = 0x1FFFFFF << SDIO_DCOUNT_DATACOUNT_Pos;
pub const SDIO_DCOUNT_DATACOUNT: u32 = SDIO_DCOUNT_DATACOUNT_Msk;
pub const SDIO_STA_CCRCFAIL_Pos: u32 = 0;
pub const SDIO_STA_CCRCFAIL_Msk: u32 = 0x1 << SDIO_STA_CCRCFAIL_Pos;
pub const SDIO_STA_CCRCFAIL: u32 = SDIO_STA_CCRCFAIL_Msk;
pub const SDIO_STA_DCRCFAIL_Pos: u32 = 1;
pub const SDIO_STA_DCRCFAIL_Msk: u32 = 0x1 << SDIO_STA_DCRCFAIL_Pos;
pub const SDIO_STA_DCRCFAIL: u32 = SDIO_STA_DCRCFAIL_Msk;
pub const SDIO_STA_CTIMEOUT_Pos: u32 = 2;
pub const SDIO_STA_CTIMEOUT_Msk: u32 = 0x1 << SDIO_STA_CTIMEOUT_Pos;
pub const SDIO_STA_CTIMEOUT: u32 = SDIO_STA_CTIMEOUT_Msk;
pub const SDIO_STA_DTIMEOUT_Pos: u32 = 3;
pub const SDIO_STA_DTIMEOUT_Msk: u32 = 0x1 << SDIO_STA_DTIMEOUT_Pos;
pub const SDIO_STA_DTIMEOUT: u32 = SDIO_STA_DTIMEOUT_Msk;
pub const SDIO_STA_TXUNDERR_Pos: u32 = 4;
pub const SDIO_STA_TXUNDERR_Msk: u32 = 0x1 << SDIO_STA_TXUNDERR_Pos;
pub const SDIO_STA_TXUNDERR: u32 = SDIO_STA_TXUNDERR_Msk;
pub const SDIO_STA_RXOVERR_Pos: u32 = 5;
pub const SDIO_STA_RXOVERR_Msk: u32 = 0x1 << SDIO_STA_RXOVERR_Pos;
pub const SDIO_STA_RXOVERR: u32 = SDIO_STA_RXOVERR_Msk;
pub const SDIO_STA_CMDREND_Pos: u32 = 6;
pub const SDIO_STA_CMDREND_Msk: u32 = 0x1 << SDIO_STA_CMDREND_Pos;
pub const SDIO_STA_CMDREND: u32 = SDIO_STA_CMDREND_Msk;
pub const SDIO_STA_CMDSENT_Pos: u32 = 7;
pub const SDIO_STA_CMDSENT_Msk: u32 = 0x1 << SDIO_STA_CMDSENT_Pos;
pub const SDIO_STA_CMDSENT: u32 = SDIO_STA_CMDSENT_Msk;
pub const SDIO_STA_DATAEND_Pos: u32 = 8;
pub const SDIO_STA_DATAEND_Msk: u32 = 0x1 << SDIO_STA_DATAEND_Pos;
pub const SDIO_STA_DATAEND: u32 = SDIO_STA_DATAEND_Msk;
pub const SDIO_STA_STBITERR_Pos: u32 = 9;
pub const SDIO_STA_STBITERR_Msk: u32 = 0x1 << SDIO_STA_STBITERR_Pos;
pub const SDIO_STA_STBITERR: u32 = SDIO_STA_STBITERR_Msk;
pub const SDIO_STA_DBCKEND_Pos: u32 = 10;
pub const SDIO_STA_DBCKEND_Msk: u32 = 0x1 << SDIO_STA_DBCKEND_Pos;
pub const SDIO_STA_DBCKEND: u32 = SDIO_STA_DBCKEND_Msk;
pub const SDIO_STA_CMDACT_Pos: u32 = 11;
pub const SDIO_STA_CMDACT_Msk: u32 = 0x1 << SDIO_STA_CMDACT_Pos;
pub const SDIO_STA_CMDACT: u32 = SDIO_STA_CMDACT_Msk;
pub const SDIO_STA_TXACT_Pos: u32 = 12;
pub const SDIO_STA_TXACT_Msk: u32 = 0x1 << SDIO_STA_TXACT_Pos;
pub const SDIO_STA_TXACT: u32 = SDIO_STA_TXACT_Msk;
pub const SDIO_STA_RXACT_Pos: u32 = 13;
pub const SDIO_STA_RXACT_Msk: u32 = 0x1 << SDIO_STA_RXACT_Pos;
pub const SDIO_STA_RXACT: u32 = SDIO_STA_RXACT_Msk;
pub const SDIO_STA_TXFIFOHE_Pos: u32 = 14;
pub const SDIO_STA_TXFIFOHE_Msk: u32 = 0x1 << SDIO_STA_TXFIFOHE_Pos;
pub const SDIO_STA_TXFIFOHE: u32 = SDIO_STA_TXFIFOHE_Msk;
pub const SDIO_STA_RXFIFOHF_Pos: u32 = 15;
pub const SDIO_STA_RXFIFOHF_Msk: u32 = 0x1 << SDIO_STA_RXFIFOHF_Pos;
pub const SDIO_STA_RXFIFOHF: u32 = SDIO_STA_RXFIFOHF_Msk;
pub const SDIO_STA_TXFIFOF_Pos: u32 = 16;
pub const SDIO_STA_TXFIFOF_Msk: u32 = 0x1 << SDIO_STA_TXFIFOF_Pos;
pub const SDIO_STA_TXFIFOF: u32 = SDIO_STA_TXFIFOF_Msk;
pub const SDIO_STA_RXFIFOF_Pos: u32 = 17;
pub const SDIO_STA_RXFIFOF_Msk: u32 = 0x1 << SDIO_STA_RXFIFOF_Pos;
pub const SDIO_STA_RXFIFOF: u32 = SDIO_STA_RXFIFOF_Msk;
pub const SDIO_STA_TXFIFOE_Pos: u32 = 18;
pub const SDIO_STA_TXFIFOE_Msk: u32 = 0x1 << SDIO_STA_TXFIFOE_Pos;
pub const SDIO_STA_TXFIFOE: u32 = SDIO_STA_TXFIFOE_Msk;
pub const SDIO_STA_RXFIFOE_Pos: u32 = 19;
pub const SDIO_STA_RXFIFOE_Msk: u32 = 0x1 << SDIO_STA_RXFIFOE_Pos;
pub const SDIO_STA_RXFIFOE: u32 = SDIO_STA_RXFIFOE_Msk;
pub const SDIO_STA_TXDAVL_Pos: u32 = 20;
pub const SDIO_STA_TXDAVL_Msk: u32 = 0x1 << SDIO_STA_TXDAVL_Pos;
pub const SDIO_STA_TXDAVL: u32 = SDIO_STA_TXDAVL_Msk;
pub const SDIO_STA_RXDAVL_Pos: u32 = 21;
pub const SDIO_STA_RXDAVL_Msk: u32 = 0x1 << SDIO_STA_RXDAVL_Pos;
pub const SDIO_STA_RXDAVL: u32 = SDIO_STA_RXDAVL_Msk;
pub const SDIO_STA_SDIOIT_Pos: u32 = 22;
pub const SDIO_STA_SDIOIT_Msk: u32 = 0x1 << SDIO_STA_SDIOIT_Pos;
pub const SDIO_STA_SDIOIT: u32 = SDIO_STA_SDIOIT_Msk;
pub const SDIO_STA_CEATAEND_Pos: u32 = 23;
pub const SDIO_STA_CEATAEND_Msk: u32 = 0x1 << SDIO_STA_CEATAEND_Pos;
pub const SDIO_STA_CEATAEND: u32 = SDIO_STA_CEATAEND_Msk;
pub const SDIO_ICR_CCRCFAILC_Pos: u32 = 0;
pub const SDIO_ICR_CCRCFAILC_Msk: u32 = 0x1 << SDIO_ICR_CCRCFAILC_Pos;
pub const SDIO_ICR_CCRCFAILC: u32 = SDIO_ICR_CCRCFAILC_Msk;
pub const SDIO_ICR_DCRCFAILC_Pos: u32 = 1;
pub const SDIO_ICR_DCRCFAILC_Msk: u32 = 0x1 << SDIO_ICR_DCRCFAILC_Pos;
pub const SDIO_ICR_DCRCFAILC: u32 = SDIO_ICR_DCRCFAILC_Msk;
pub const SDIO_ICR_CTIMEOUTC_Pos: u32 = 2;
pub const SDIO_ICR_CTIMEOUTC_Msk: u32 = 0x1 << SDIO_ICR_CTIMEOUTC_Pos;
pub const SDIO_ICR_CTIMEOUTC: u32 = SDIO_ICR_CTIMEOUTC_Msk;
pub const SDIO_ICR_DTIMEOUTC_Pos: u32 = 3;
pub const SDIO_ICR_DTIMEOUTC_Msk: u32 = 0x1 << SDIO_ICR_DTIMEOUTC_Pos;
pub const SDIO_ICR_DTIMEOUTC: u32 = SDIO_ICR_DTIMEOUTC_Msk;
pub const SDIO_ICR_TXUNDERRC_Pos: u32 = 4;
pub const SDIO_ICR_TXUNDERRC_Msk: u32 = 0x1 << SDIO_ICR_TXUNDERRC_Pos;
pub const SDIO_ICR_TXUNDERRC: u32 = SDIO_ICR_TXUNDERRC_Msk;
pub const SDIO_ICR_RXOVERRC_Pos: u32 = 5;
pub const SDIO_ICR_RXOVERRC_Msk: u32 = 0x1 << SDIO_ICR_RXOVERRC_Pos;
pub const SDIO_ICR_RXOVERRC: u32 = SDIO_ICR_RXOVERRC_Msk;
pub const SDIO_ICR_CMDRENDC_Pos: u32 = 6;
pub const SDIO_ICR_CMDRENDC_Msk: u32 = 0x1 << SDIO_ICR_CMDRENDC_Pos;
pub const SDIO_ICR_CMDRENDC: u32 = SDIO_ICR_CMDRENDC_Msk;
pub const SDIO_ICR_CMDSENTC_Pos: u32 = 7;
pub const SDIO_ICR_CMDSENTC_Msk: u32 = 0x1 << SDIO_ICR_CMDSENTC_Pos;
pub const SDIO_ICR_CMDSENTC: u32 = SDIO_ICR_CMDSENTC_Msk;
pub const SDIO_ICR_DATAENDC_Pos: u32 = 8;
pub const SDIO_ICR_DATAENDC_Msk: u32 = 0x1 << SDIO_ICR_DATAENDC_Pos;
pub const SDIO_ICR_DATAENDC: u32 = SDIO_ICR_DATAENDC_Msk;
pub const SDIO_ICR_STBITERRC_Pos: u32 = 9;
pub const SDIO_ICR_STBITERRC_Msk: u32 = 0x1 << SDIO_ICR_STBITERRC_Pos;
pub const SDIO_ICR_STBITERRC: u32 = SDIO_ICR_STBITERRC_Msk;
pub const SDIO_ICR_DBCKENDC_Pos: u32 = 10;
pub const SDIO_ICR_DBCKENDC_Msk: u32 = 0x1 << SDIO_ICR_DBCKENDC_Pos;
pub const SDIO_ICR_DBCKENDC: u32 = SDIO_ICR_DBCKENDC_Msk;
pub const SDIO_ICR_SDIOITC_Pos: u32 = 22;
pub const SDIO_ICR_SDIOITC_Msk: u32 = 0x1 << SDIO_ICR_SDIOITC_Pos;
pub const SDIO_ICR_SDIOITC: u32 = SDIO_ICR_SDIOITC_Msk;
pub const SDIO_ICR_CEATAENDC_Pos: u32 = 23;
pub const SDIO_ICR_CEATAENDC_Msk: u32 = 0x1 << SDIO_ICR_CEATAENDC_Pos;
pub const SDIO_ICR_CEATAENDC: u32 = SDIO_ICR_CEATAENDC_Msk;
pub const SDIO_MASK_CCRCFAILIE_Pos: u32 = 0;
pub const SDIO_MASK_CCRCFAILIE_Msk: u32 = 0x1 << SDIO_MASK_CCRCFAILIE_Pos;
pub const SDIO_MASK_CCRCFAILIE: u32 = SDIO_MASK_CCRCFAILIE_Msk;
pub const SDIO_MASK_DCRCFAILIE_Pos: u32 = 1;
pub const SDIO_MASK_DCRCFAILIE_Msk: u32 = 0x1 << SDIO_MASK_DCRCFAILIE_Pos;
pub const SDIO_MASK_DCRCFAILIE: u32 = SDIO_MASK_DCRCFAILIE_Msk;
pub const SDIO_MASK_CTIMEOUTIE_Pos: u32 = 2;
pub const SDIO_MASK_CTIMEOUTIE_Msk: u32 = 0x1 << SDIO_MASK_CTIMEOUTIE_Pos;
pub const SDIO_MASK_CTIMEOUTIE: u32 = SDIO_MASK_CTIMEOUTIE_Msk;
pub const SDIO_MASK_DTIMEOUTIE_Pos: u32 = 3;
pub const SDIO_MASK_DTIMEOUTIE_Msk: u32 = 0x1 << SDIO_MASK_DTIMEOUTIE_Pos;
pub const SDIO_MASK_DTIMEOUTIE: u32 = SDIO_MASK_DTIMEOUTIE_Msk;
pub const SDIO_MASK_TXUNDERRIE_Pos: u32 = 4;
pub const SDIO_MASK_TXUNDERRIE_Msk: u32 = 0x1 << SDIO_MASK_TXUNDERRIE_Pos;
pub const SDIO_MASK_TXUNDERRIE: u32 = SDIO_MASK_TXUNDERRIE_Msk;
pub const SDIO_MASK_RXOVERRIE_Pos: u32 = 5;
pub const SDIO_MASK_RXOVERRIE_Msk: u32 = 0x1 << SDIO_MASK_RXOVERRIE_Pos;
pub const SDIO_MASK_RXOVERRIE: u32 = SDIO_MASK_RXOVERRIE_Msk;
pub const SDIO_MASK_CMDRENDIE_Pos: u32 = 6;
pub const SDIO_MASK_CMDRENDIE_Msk: u32 = 0x1 << SDIO_MASK_CMDRENDIE_Pos;
pub const SDIO_MASK_CMDRENDIE: u32 = SDIO_MASK_CMDRENDIE_Msk;
pub const SDIO_MASK_CMDSENTIE_Pos: u32 = 7;
pub const SDIO_MASK_CMDSENTIE_Msk: u32 = 0x1 << SDIO_MASK_CMDSENTIE_Pos;
pub const SDIO_MASK_CMDSENTIE: u32 = SDIO_MASK_CMDSENTIE_Msk;
pub const SDIO_MASK_DATAENDIE_Pos: u32 = 8;
pub const SDIO_MASK_DATAENDIE_Msk: u32 = 0x1 << SDIO_MASK_DATAENDIE_Pos;
pub const SDIO_MASK_DATAENDIE: u32 = SDIO_MASK_DATAENDIE_Msk;
pub const SDIO_MASK_STBITERRIE_Pos: u32 = 9;
pub const SDIO_MASK_STBITERRIE_Msk: u32 = 0x1 << SDIO_MASK_STBITERRIE_Pos;
pub const SDIO_MASK_STBITERRIE: u32 = SDIO_MASK_STBITERRIE_Msk;
pub const SDIO_MASK_DBCKENDIE_Pos: u32 = 10;
pub const SDIO_MASK_DBCKENDIE_Msk: u32 = 0x1 << SDIO_MASK_DBCKENDIE_Pos;
pub const SDIO_MASK_DBCKENDIE: u32 = SDIO_MASK_DBCKENDIE_Msk;
pub const SDIO_MASK_CMDACTIE_Pos: u32 = 11;
pub const SDIO_MASK_CMDACTIE_Msk: u32 = 0x1 << SDIO_MASK_CMDACTIE_Pos;
pub const SDIO_MASK_CMDACTIE: u32 = SDIO_MASK_CMDACTIE_Msk;
pub const SDIO_MASK_TXACTIE_Pos: u32 = 12;
pub const SDIO_MASK_TXACTIE_Msk: u32 = 0x1 << SDIO_MASK_TXACTIE_Pos;
pub const SDIO_MASK_TXACTIE: u32 = SDIO_MASK_TXACTIE_Msk;
pub const SDIO_MASK_RXACTIE_Pos: u32 = 13;
pub const SDIO_MASK_RXACTIE_Msk: u32 = 0x1 << SDIO_MASK_RXACTIE_Pos;
pub const SDIO_MASK_RXACTIE: u32 = SDIO_MASK_RXACTIE_Msk;
pub const SDIO_MASK_TXFIFOHEIE_Pos: u32 = 14;
pub const SDIO_MASK_TXFIFOHEIE_Msk: u32 = 0x1 << SDIO_MASK_TXFIFOHEIE_Pos;
pub const SDIO_MASK_TXFIFOHEIE: u32 = SDIO_MASK_TXFIFOHEIE_Msk;
pub const SDIO_MASK_RXFIFOHFIE_Pos: u32 = 15;
pub const SDIO_MASK_RXFIFOHFIE_Msk: u32 = 0x1 << SDIO_MASK_RXFIFOHFIE_Pos;
pub const SDIO_MASK_RXFIFOHFIE: u32 = SDIO_MASK_RXFIFOHFIE_Msk;
pub const SDIO_MASK_TXFIFOFIE_Pos: u32 = 16;
pub const SDIO_MASK_TXFIFOFIE_Msk: u32 = 0x1 << SDIO_MASK_TXFIFOFIE_Pos;
pub const SDIO_MASK_TXFIFOFIE: u32 = SDIO_MASK_TXFIFOFIE_Msk;
pub const SDIO_MASK_RXFIFOFIE_Pos: u32 = 17;
pub const SDIO_MASK_RXFIFOFIE_Msk: u32 = 0x1 << SDIO_MASK_RXFIFOFIE_Pos;
pub const SDIO_MASK_RXFIFOFIE: u32 = SDIO_MASK_RXFIFOFIE_Msk;
pub const SDIO_MASK_TXFIFOEIE_Pos: u32 = 18;
pub const SDIO_MASK_TXFIFOEIE_Msk: u32 = 0x1 << SDIO_MASK_TXFIFOEIE_Pos;
pub const SDIO_MASK_TXFIFOEIE: u32 = SDIO_MASK_TXFIFOEIE_Msk;
pub const SDIO_MASK_RXFIFOEIE_Pos: u32 = 19;
pub const SDIO_MASK_RXFIFOEIE_Msk: u32 = 0x1 << SDIO_MASK_RXFIFOEIE_Pos;
pub const SDIO_MASK_RXFIFOEIE: u32 = SDIO_MASK_RXFIFOEIE_Msk;
pub const SDIO_MASK_TXDAVLIE_Pos: u32 = 20;
pub const SDIO_MASK_TXDAVLIE_Msk: u32 = 0x1 << SDIO_MASK_TXDAVLIE_Pos;
pub const SDIO_MASK_TXDAVLIE: u32 = SDIO_MASK_TXDAVLIE_Msk;
pub const SDIO_MASK_RXDAVLIE_Pos: u32 = 21;
pub const SDIO_MASK_RXDAVLIE_Msk: u32 = 0x1 << SDIO_MASK_RXDAVLIE_Pos;
pub const SDIO_MASK_RXDAVLIE: u32 = SDIO_MASK_RXDAVLIE_Msk;
pub const SDIO_MASK_SDIOITIE_Pos: u32 = 22;
pub const SDIO_MASK_SDIOITIE_Msk: u32 = 0x1 << SDIO_MASK_SDIOITIE_Pos;
pub const SDIO_MASK_SDIOITIE: u32 = SDIO_MASK_SDIOITIE_Msk;
pub const SDIO_MASK_CEATAENDIE_Pos: u32 = 23;
pub const SDIO_MASK_CEATAENDIE_Msk: u32 = 0x1 << SDIO_MASK_CEATAENDIE_Pos;
pub const SDIO_MASK_CEATAENDIE: u32 = SDIO_MASK_CEATAENDIE_Msk;
pub const SDIO_FIFOCNT_FIFOCOUNT_Pos: u32 = 0;
pub const SDIO_FIFOCNT_FIFOCOUNT_Msk: u32 = 0xFFFFFF << SDIO_FIFOCNT_FIFOCOUNT_Pos;
pub const SDIO_FIFOCNT_FIFOCOUNT: u32 = SDIO_FIFOCNT_FIFOCOUNT_Msk;
pub const SDIO_FIFO_FIFODATA_Pos: u32 = 0;
pub const SDIO_FIFO_FIFODATA_Msk: u32 = 0xFFFFFFFF << SDIO_FIFO_FIFODATA_Pos;
pub const SDIO_FIFO_FIFODATA: u32 = SDIO_FIFO_FIFODATA_Msk;
pub const USB_EP0R: u32 = USB_BASE;
pub const USB_EP1R: u32 = USB_BASE + 0x00000004;
pub const USB_EP2R: u32 = USB_BASE + 0x00000008;
pub const USB_EP3R: u32 = USB_BASE + 0x0000000C;
pub const USB_EP4R: u32 = USB_BASE + 0x00000010;
pub const USB_EP5R: u32 = USB_BASE + 0x00000014;
pub const USB_EP6R: u32 = USB_BASE + 0x00000018;
pub const USB_EP7R: u32 = USB_BASE + 0x0000001C;
pub const USB_EP_CTR_RX_Pos: u32 = 15;
pub const USB_EP_CTR_RX_Msk: u32 = 0x1 << USB_EP_CTR_RX_Pos;
pub const USB_EP_CTR_RX: u32 = USB_EP_CTR_RX_Msk;
pub const USB_EP_DTOG_RX_Pos: u32 = 14;
pub const USB_EP_DTOG_RX_Msk: u32 = 0x1 << USB_EP_DTOG_RX_Pos;
pub const USB_EP_DTOG_RX: u32 = USB_EP_DTOG_RX_Msk;
pub const USB_EPRX_STAT_Pos: u32 = 12;
pub const USB_EPRX_STAT_Msk: u32 = 0x3 << USB_EPRX_STAT_Pos;
pub const USB_EPRX_STAT: u32 = USB_EPRX_STAT_Msk;
pub const USB_EP_SETUP_Pos: u32 = 11;
pub const USB_EP_SETUP_Msk: u32 = 0x1 << USB_EP_SETUP_Pos;
pub const USB_EP_SETUP: u32 = USB_EP_SETUP_Msk;
pub const USB_EP_T_FIELD_Pos: u32 = 9;
pub const USB_EP_T_FIELD_Msk: u32 = 0x3 << USB_EP_T_FIELD_Pos;
pub const USB_EP_T_FIELD: u32 = USB_EP_T_FIELD_Msk;
pub const USB_EP_KIND_Pos: u32 = 8;
pub const USB_EP_KIND_Msk: u32 = 0x1 << USB_EP_KIND_Pos;
pub const USB_EP_KIND: u32 = USB_EP_KIND_Msk;
pub const USB_EP_CTR_TX_Pos: u32 = 7;
pub const USB_EP_CTR_TX_Msk: u32 = 0x1 << USB_EP_CTR_TX_Pos;
pub const USB_EP_CTR_TX: u32 = USB_EP_CTR_TX_Msk;
pub const USB_EP_DTOG_TX_Pos: u32 = 6;
pub const USB_EP_DTOG_TX_Msk: u32 = 0x1 << USB_EP_DTOG_TX_Pos;
pub const USB_EP_DTOG_TX: u32 = USB_EP_DTOG_TX_Msk;
pub const USB_EPTX_STAT_Pos: u32 = 4;
pub const USB_EPTX_STAT_Msk: u32 = 0x3 << USB_EPTX_STAT_Pos;
pub const USB_EPTX_STAT: u32 = USB_EPTX_STAT_Msk;
pub const USB_EPADDR_FIELD_Pos: u32 = 0;
pub const USB_EPADDR_FIELD_Msk: u32 = 0xF << USB_EPADDR_FIELD_Pos;
pub const USB_EPADDR_FIELD: u32 = USB_EPADDR_FIELD_Msk;
pub const USB_EPREG_MASK: u32 =
    USB_EP_CTR_RX | USB_EP_SETUP | USB_EP_T_FIELD | USB_EP_KIND | USB_EP_CTR_TX | USB_EPADDR_FIELD;
pub const USB_EP_TYPE_MASK_Pos: u32 = 9;
pub const USB_EP_TYPE_MASK_Msk: u32 = 0x3 << USB_EP_TYPE_MASK_Pos;
pub const USB_EP_TYPE_MASK: u32 = USB_EP_TYPE_MASK_Msk;
pub const USB_EP_BULK: u32 = 0x00000000;
pub const USB_EP_CONTROL: u32 = 0x00000200;
pub const USB_EP_ISOCHRONOUS: u32 = 0x00000400;
pub const USB_EP_INTERRUPT: u32 = 0x00000600;
pub const USB_EP_T_MASK: u32 = !USB_EP_T_FIELD & USB_EPREG_MASK;
pub const USB_EPKIND_MASK: u32 = !USB_EP_KIND & USB_EPREG_MASK;
pub const USB_EP_TX_DIS: u32 = 0x00000000;
pub const USB_EP_TX_STALL: u32 = 0x00000010;
pub const USB_EP_TX_NAK: u32 = 0x00000020;
pub const USB_EP_TX_VALID: u32 = 0x00000030;
pub const USB_EPTX_DTOG1: u32 = 0x00000010;
pub const USB_EPTX_DTOG2: u32 = 0x00000020;
pub const USB_EPTX_DTOGMASK: u32 = USB_EPTX_STAT | USB_EPREG_MASK;
pub const USB_EP_RX_DIS: u32 = 0x00000000;
pub const USB_EP_RX_STALL: u32 = 0x00001000;
pub const USB_EP_RX_NAK: u32 = 0x00002000;
pub const USB_EP_RX_VALID: u32 = 0x00003000;
pub const USB_EPRX_DTOG1: u32 = 0x00001000;
pub const USB_EPRX_DTOG2: u32 = 0x00002000;
pub const USB_EPRX_DTOGMASK: u32 = USB_EPRX_STAT | USB_EPREG_MASK;
pub const USB_EP0R_EA_Pos: u32 = 0;
pub const USB_EP0R_EA_Msk: u32 = 0xF << USB_EP0R_EA_Pos;
pub const USB_EP0R_EA: u32 = USB_EP0R_EA_Msk;
pub const USB_EP0R_STAT_TX_Pos: u32 = 4;
pub const USB_EP0R_STAT_TX_Msk: u32 = 0x3 << USB_EP0R_STAT_TX_Pos;
pub const USB_EP0R_STAT_TX: u32 = USB_EP0R_STAT_TX_Msk;
pub const USB_EP0R_STAT_TX_0: u32 = 0x1 << USB_EP0R_STAT_TX_Pos;
pub const USB_EP0R_STAT_TX_1: u32 = 0x2 << USB_EP0R_STAT_TX_Pos;
pub const USB_EP0R_DTOG_TX_Pos: u32 = 6;
pub const USB_EP0R_DTOG_TX_Msk: u32 = 0x1 << USB_EP0R_DTOG_TX_Pos;
pub const USB_EP0R_DTOG_TX: u32 = USB_EP0R_DTOG_TX_Msk;
pub const USB_EP0R_CTR_TX_Pos: u32 = 7;
pub const USB_EP0R_CTR_TX_Msk: u32 = 0x1 << USB_EP0R_CTR_TX_Pos;
pub const USB_EP0R_CTR_TX: u32 = USB_EP0R_CTR_TX_Msk;
pub const USB_EP0R_EP_KIND_Pos: u32 = 8;
pub const USB_EP0R_EP_KIND_Msk: u32 = 0x1 << USB_EP0R_EP_KIND_Pos;
pub const USB_EP0R_EP_KIND: u32 = USB_EP0R_EP_KIND_Msk;
pub const USB_EP0R_EP_TYPE_Pos: u32 = 9;
pub const USB_EP0R_EP_TYPE_Msk: u32 = 0x3 << USB_EP0R_EP_TYPE_Pos;
pub const USB_EP0R_EP_TYPE: u32 = USB_EP0R_EP_TYPE_Msk;
pub const USB_EP0R_EP_TYPE_0: u32 = 0x1 << USB_EP0R_EP_TYPE_Pos;
pub const USB_EP0R_EP_TYPE_1: u32 = 0x2 << USB_EP0R_EP_TYPE_Pos;
pub const USB_EP0R_SETUP_Pos: u32 = 11;
pub const USB_EP0R_SETUP_Msk: u32 = 0x1 << USB_EP0R_SETUP_Pos;
pub const USB_EP0R_SETUP: u32 = USB_EP0R_SETUP_Msk;
pub const USB_EP0R_STAT_RX_Pos: u32 = 12;
pub const USB_EP0R_STAT_RX_Msk: u32 = 0x3 << USB_EP0R_STAT_RX_Pos;
pub const USB_EP0R_STAT_RX: u32 = USB_EP0R_STAT_RX_Msk;
pub const USB_EP0R_STAT_RX_0: u32 = 0x1 << USB_EP0R_STAT_RX_Pos;
pub const USB_EP0R_STAT_RX_1: u32 = 0x2 << USB_EP0R_STAT_RX_Pos;
pub const USB_EP0R_DTOG_RX_Pos: u32 = 14;
pub const USB_EP0R_DTOG_RX_Msk: u32 = 0x1 << USB_EP0R_DTOG_RX_Pos;
pub const USB_EP0R_DTOG_RX: u32 = USB_EP0R_DTOG_RX_Msk;
pub const USB_EP0R_CTR_RX_Pos: u32 = 15;
pub const USB_EP0R_CTR_RX_Msk: u32 = 0x1 << USB_EP0R_CTR_RX_Pos;
pub const USB_EP0R_CTR_RX: u32 = USB_EP0R_CTR_RX_Msk;
pub const USB_EP1R_EA_Pos: u32 = 0;
pub const USB_EP1R_EA_Msk: u32 = 0xF << USB_EP1R_EA_Pos;
pub const USB_EP1R_EA: u32 = USB_EP1R_EA_Msk;
pub const USB_EP1R_STAT_TX_Pos: u32 = 4;
pub const USB_EP1R_STAT_TX_Msk: u32 = 0x3 << USB_EP1R_STAT_TX_Pos;
pub const USB_EP1R_STAT_TX: u32 = USB_EP1R_STAT_TX_Msk;
pub const USB_EP1R_STAT_TX_0: u32 = 0x1 << USB_EP1R_STAT_TX_Pos;
pub const USB_EP1R_STAT_TX_1: u32 = 0x2 << USB_EP1R_STAT_TX_Pos;
pub const USB_EP1R_DTOG_TX_Pos: u32 = 6;
pub const USB_EP1R_DTOG_TX_Msk: u32 = 0x1 << USB_EP1R_DTOG_TX_Pos;
pub const USB_EP1R_DTOG_TX: u32 = USB_EP1R_DTOG_TX_Msk;
pub const USB_EP1R_CTR_TX_Pos: u32 = 7;
pub const USB_EP1R_CTR_TX_Msk: u32 = 0x1 << USB_EP1R_CTR_TX_Pos;
pub const USB_EP1R_CTR_TX: u32 = USB_EP1R_CTR_TX_Msk;
pub const USB_EP1R_EP_KIND_Pos: u32 = 8;
pub const USB_EP1R_EP_KIND_Msk: u32 = 0x1 << USB_EP1R_EP_KIND_Pos;
pub const USB_EP1R_EP_KIND: u32 = USB_EP1R_EP_KIND_Msk;
pub const USB_EP1R_EP_TYPE_Pos: u32 = 9;
pub const USB_EP1R_EP_TYPE_Msk: u32 = 0x3 << USB_EP1R_EP_TYPE_Pos;
pub const USB_EP1R_EP_TYPE: u32 = USB_EP1R_EP_TYPE_Msk;
pub const USB_EP1R_EP_TYPE_0: u32 = 0x1 << USB_EP1R_EP_TYPE_Pos;
pub const USB_EP1R_EP_TYPE_1: u32 = 0x2 << USB_EP1R_EP_TYPE_Pos;
pub const USB_EP1R_SETUP_Pos: u32 = 11;
pub const USB_EP1R_SETUP_Msk: u32 = 0x1 << USB_EP1R_SETUP_Pos;
pub const USB_EP1R_SETUP: u32 = USB_EP1R_SETUP_Msk;
pub const USB_EP1R_STAT_RX_Pos: u32 = 12;
pub const USB_EP1R_STAT_RX_Msk: u32 = 0x3 << USB_EP1R_STAT_RX_Pos;
pub const USB_EP1R_STAT_RX: u32 = USB_EP1R_STAT_RX_Msk;
pub const USB_EP1R_STAT_RX_0: u32 = 0x1 << USB_EP1R_STAT_RX_Pos;
pub const USB_EP1R_STAT_RX_1: u32 = 0x2 << USB_EP1R_STAT_RX_Pos;
pub const USB_EP1R_DTOG_RX_Pos: u32 = 14;
pub const USB_EP1R_DTOG_RX_Msk: u32 = 0x1 << USB_EP1R_DTOG_RX_Pos;
pub const USB_EP1R_DTOG_RX: u32 = USB_EP1R_DTOG_RX_Msk;
pub const USB_EP1R_CTR_RX_Pos: u32 = 15;
pub const USB_EP1R_CTR_RX_Msk: u32 = 0x1 << USB_EP1R_CTR_RX_Pos;
pub const USB_EP1R_CTR_RX: u32 = USB_EP1R_CTR_RX_Msk;
pub const USB_EP2R_EA_Pos: u32 = 0;
pub const USB_EP2R_EA_Msk: u32 = 0xF << USB_EP2R_EA_Pos;
pub const USB_EP2R_EA: u32 = USB_EP2R_EA_Msk;
pub const USB_EP2R_STAT_TX_Pos: u32 = 4;
pub const USB_EP2R_STAT_TX_Msk: u32 = 0x3 << USB_EP2R_STAT_TX_Pos;
pub const USB_EP2R_STAT_TX: u32 = USB_EP2R_STAT_TX_Msk;
pub const USB_EP2R_STAT_TX_0: u32 = 0x1 << USB_EP2R_STAT_TX_Pos;
pub const USB_EP2R_STAT_TX_1: u32 = 0x2 << USB_EP2R_STAT_TX_Pos;
pub const USB_EP2R_DTOG_TX_Pos: u32 = 6;
pub const USB_EP2R_DTOG_TX_Msk: u32 = 0x1 << USB_EP2R_DTOG_TX_Pos;
pub const USB_EP2R_DTOG_TX: u32 = USB_EP2R_DTOG_TX_Msk;
pub const USB_EP2R_CTR_TX_Pos: u32 = 7;
pub const USB_EP2R_CTR_TX_Msk: u32 = 0x1 << USB_EP2R_CTR_TX_Pos;
pub const USB_EP2R_CTR_TX: u32 = USB_EP2R_CTR_TX_Msk;
pub const USB_EP2R_EP_KIND_Pos: u32 = 8;
pub const USB_EP2R_EP_KIND_Msk: u32 = 0x1 << USB_EP2R_EP_KIND_Pos;
pub const USB_EP2R_EP_KIND: u32 = USB_EP2R_EP_KIND_Msk;
pub const USB_EP2R_EP_TYPE_Pos: u32 = 9;
pub const USB_EP2R_EP_TYPE_Msk: u32 = 0x3 << USB_EP2R_EP_TYPE_Pos;
pub const USB_EP2R_EP_TYPE: u32 = USB_EP2R_EP_TYPE_Msk;
pub const USB_EP2R_EP_TYPE_0: u32 = 0x1 << USB_EP2R_EP_TYPE_Pos;
pub const USB_EP2R_EP_TYPE_1: u32 = 0x2 << USB_EP2R_EP_TYPE_Pos;
pub const USB_EP2R_SETUP_Pos: u32 = 11;
pub const USB_EP2R_SETUP_Msk: u32 = 0x1 << USB_EP2R_SETUP_Pos;
pub const USB_EP2R_SETUP: u32 = USB_EP2R_SETUP_Msk;
pub const USB_EP2R_STAT_RX_Pos: u32 = 12;
pub const USB_EP2R_STAT_RX_Msk: u32 = 0x3 << USB_EP2R_STAT_RX_Pos;
pub const USB_EP2R_STAT_RX: u32 = USB_EP2R_STAT_RX_Msk;
pub const USB_EP2R_STAT_RX_0: u32 = 0x1 << USB_EP2R_STAT_RX_Pos;
pub const USB_EP2R_STAT_RX_1: u32 = 0x2 << USB_EP2R_STAT_RX_Pos;
pub const USB_EP2R_DTOG_RX_Pos: u32 = 14;
pub const USB_EP2R_DTOG_RX_Msk: u32 = 0x1 << USB_EP2R_DTOG_RX_Pos;
pub const USB_EP2R_DTOG_RX: u32 = USB_EP2R_DTOG_RX_Msk;
pub const USB_EP2R_CTR_RX_Pos: u32 = 15;
pub const USB_EP2R_CTR_RX_Msk: u32 = 0x1 << USB_EP2R_CTR_RX_Pos;
pub const USB_EP2R_CTR_RX: u32 = USB_EP2R_CTR_RX_Msk;
pub const USB_EP3R_EA_Pos: u32 = 0;
pub const USB_EP3R_EA_Msk: u32 = 0xF << USB_EP3R_EA_Pos;
pub const USB_EP3R_EA: u32 = USB_EP3R_EA_Msk;
pub const USB_EP3R_STAT_TX_Pos: u32 = 4;
pub const USB_EP3R_STAT_TX_Msk: u32 = 0x3 << USB_EP3R_STAT_TX_Pos;
pub const USB_EP3R_STAT_TX: u32 = USB_EP3R_STAT_TX_Msk;
pub const USB_EP3R_STAT_TX_0: u32 = 0x1 << USB_EP3R_STAT_TX_Pos;
pub const USB_EP3R_STAT_TX_1: u32 = 0x2 << USB_EP3R_STAT_TX_Pos;
pub const USB_EP3R_DTOG_TX_Pos: u32 = 6;
pub const USB_EP3R_DTOG_TX_Msk: u32 = 0x1 << USB_EP3R_DTOG_TX_Pos;
pub const USB_EP3R_DTOG_TX: u32 = USB_EP3R_DTOG_TX_Msk;
pub const USB_EP3R_CTR_TX_Pos: u32 = 7;
pub const USB_EP3R_CTR_TX_Msk: u32 = 0x1 << USB_EP3R_CTR_TX_Pos;
pub const USB_EP3R_CTR_TX: u32 = USB_EP3R_CTR_TX_Msk;
pub const USB_EP3R_EP_KIND_Pos: u32 = 8;
pub const USB_EP3R_EP_KIND_Msk: u32 = 0x1 << USB_EP3R_EP_KIND_Pos;
pub const USB_EP3R_EP_KIND: u32 = USB_EP3R_EP_KIND_Msk;
pub const USB_EP3R_EP_TYPE_Pos: u32 = 9;
pub const USB_EP3R_EP_TYPE_Msk: u32 = 0x3 << USB_EP3R_EP_TYPE_Pos;
pub const USB_EP3R_EP_TYPE: u32 = USB_EP3R_EP_TYPE_Msk;
pub const USB_EP3R_EP_TYPE_0: u32 = 0x1 << USB_EP3R_EP_TYPE_Pos;
pub const USB_EP3R_EP_TYPE_1: u32 = 0x2 << USB_EP3R_EP_TYPE_Pos;
pub const USB_EP3R_SETUP_Pos: u32 = 11;
pub const USB_EP3R_SETUP_Msk: u32 = 0x1 << USB_EP3R_SETUP_Pos;
pub const USB_EP3R_SETUP: u32 = USB_EP3R_SETUP_Msk;
pub const USB_EP3R_STAT_RX_Pos: u32 = 12;
pub const USB_EP3R_STAT_RX_Msk: u32 = 0x3 << USB_EP3R_STAT_RX_Pos;
pub const USB_EP3R_STAT_RX: u32 = USB_EP3R_STAT_RX_Msk;
pub const USB_EP3R_STAT_RX_0: u32 = 0x1 << USB_EP3R_STAT_RX_Pos;
pub const USB_EP3R_STAT_RX_1: u32 = 0x2 << USB_EP3R_STAT_RX_Pos;
pub const USB_EP3R_DTOG_RX_Pos: u32 = 14;
pub const USB_EP3R_DTOG_RX_Msk: u32 = 0x1 << USB_EP3R_DTOG_RX_Pos;
pub const USB_EP3R_DTOG_RX: u32 = USB_EP3R_DTOG_RX_Msk;
pub const USB_EP3R_CTR_RX_Pos: u32 = 15;
pub const USB_EP3R_CTR_RX_Msk: u32 = 0x1 << USB_EP3R_CTR_RX_Pos;
pub const USB_EP3R_CTR_RX: u32 = USB_EP3R_CTR_RX_Msk;
pub const USB_EP4R_EA_Pos: u32 = 0;
pub const USB_EP4R_EA_Msk: u32 = 0xF << USB_EP4R_EA_Pos;
pub const USB_EP4R_EA: u32 = USB_EP4R_EA_Msk;
pub const USB_EP4R_STAT_TX_Pos: u32 = 4;
pub const USB_EP4R_STAT_TX_Msk: u32 = 0x3 << USB_EP4R_STAT_TX_Pos;
pub const USB_EP4R_STAT_TX: u32 = USB_EP4R_STAT_TX_Msk;
pub const USB_EP4R_STAT_TX_0: u32 = 0x1 << USB_EP4R_STAT_TX_Pos;
pub const USB_EP4R_STAT_TX_1: u32 = 0x2 << USB_EP4R_STAT_TX_Pos;
pub const USB_EP4R_DTOG_TX_Pos: u32 = 6;
pub const USB_EP4R_DTOG_TX_Msk: u32 = 0x1 << USB_EP4R_DTOG_TX_Pos;
pub const USB_EP4R_DTOG_TX: u32 = USB_EP4R_DTOG_TX_Msk;
pub const USB_EP4R_CTR_TX_Pos: u32 = 7;
pub const USB_EP4R_CTR_TX_Msk: u32 = 0x1 << USB_EP4R_CTR_TX_Pos;
pub const USB_EP4R_CTR_TX: u32 = USB_EP4R_CTR_TX_Msk;
pub const USB_EP4R_EP_KIND_Pos: u32 = 8;
pub const USB_EP4R_EP_KIND_Msk: u32 = 0x1 << USB_EP4R_EP_KIND_Pos;
pub const USB_EP4R_EP_KIND: u32 = USB_EP4R_EP_KIND_Msk;
pub const USB_EP4R_EP_TYPE_Pos: u32 = 9;
pub const USB_EP4R_EP_TYPE_Msk: u32 = 0x3 << USB_EP4R_EP_TYPE_Pos;
pub const USB_EP4R_EP_TYPE: u32 = USB_EP4R_EP_TYPE_Msk;
pub const USB_EP4R_EP_TYPE_0: u32 = 0x1 << USB_EP4R_EP_TYPE_Pos;
pub const USB_EP4R_EP_TYPE_1: u32 = 0x2 << USB_EP4R_EP_TYPE_Pos;
pub const USB_EP4R_SETUP_Pos: u32 = 11;
pub const USB_EP4R_SETUP_Msk: u32 = 0x1 << USB_EP4R_SETUP_Pos;
pub const USB_EP4R_SETUP: u32 = USB_EP4R_SETUP_Msk;
pub const USB_EP4R_STAT_RX_Pos: u32 = 12;
pub const USB_EP4R_STAT_RX_Msk: u32 = 0x3 << USB_EP4R_STAT_RX_Pos;
pub const USB_EP4R_STAT_RX: u32 = USB_EP4R_STAT_RX_Msk;
pub const USB_EP4R_STAT_RX_0: u32 = 0x1 << USB_EP4R_STAT_RX_Pos;
pub const USB_EP4R_STAT_RX_1: u32 = 0x2 << USB_EP4R_STAT_RX_Pos;
pub const USB_EP4R_DTOG_RX_Pos: u32 = 14;
pub const USB_EP4R_DTOG_RX_Msk: u32 = 0x1 << USB_EP4R_DTOG_RX_Pos;
pub const USB_EP4R_DTOG_RX: u32 = USB_EP4R_DTOG_RX_Msk;
pub const USB_EP4R_CTR_RX_Pos: u32 = 15;
pub const USB_EP4R_CTR_RX_Msk: u32 = 0x1 << USB_EP4R_CTR_RX_Pos;
pub const USB_EP4R_CTR_RX: u32 = USB_EP4R_CTR_RX_Msk;
pub const USB_EP5R_EA_Pos: u32 = 0;
pub const USB_EP5R_EA_Msk: u32 = 0xF << USB_EP5R_EA_Pos;
pub const USB_EP5R_EA: u32 = USB_EP5R_EA_Msk;
pub const USB_EP5R_STAT_TX_Pos: u32 = 4;
pub const USB_EP5R_STAT_TX_Msk: u32 = 0x3 << USB_EP5R_STAT_TX_Pos;
pub const USB_EP5R_STAT_TX: u32 = USB_EP5R_STAT_TX_Msk;
pub const USB_EP5R_STAT_TX_0: u32 = 0x1 << USB_EP5R_STAT_TX_Pos;
pub const USB_EP5R_STAT_TX_1: u32 = 0x2 << USB_EP5R_STAT_TX_Pos;
pub const USB_EP5R_DTOG_TX_Pos: u32 = 6;
pub const USB_EP5R_DTOG_TX_Msk: u32 = 0x1 << USB_EP5R_DTOG_TX_Pos;
pub const USB_EP5R_DTOG_TX: u32 = USB_EP5R_DTOG_TX_Msk;
pub const USB_EP5R_CTR_TX_Pos: u32 = 7;
pub const USB_EP5R_CTR_TX_Msk: u32 = 0x1 << USB_EP5R_CTR_TX_Pos;
pub const USB_EP5R_CTR_TX: u32 = USB_EP5R_CTR_TX_Msk;
pub const USB_EP5R_EP_KIND_Pos: u32 = 8;
pub const USB_EP5R_EP_KIND_Msk: u32 = 0x1 << USB_EP5R_EP_KIND_Pos;
pub const USB_EP5R_EP_KIND: u32 = USB_EP5R_EP_KIND_Msk;
pub const USB_EP5R_EP_TYPE_Pos: u32 = 9;
pub const USB_EP5R_EP_TYPE_Msk: u32 = 0x3 << USB_EP5R_EP_TYPE_Pos;
pub const USB_EP5R_EP_TYPE: u32 = USB_EP5R_EP_TYPE_Msk;
pub const USB_EP5R_EP_TYPE_0: u32 = 0x1 << USB_EP5R_EP_TYPE_Pos;
pub const USB_EP5R_EP_TYPE_1: u32 = 0x2 << USB_EP5R_EP_TYPE_Pos;
pub const USB_EP5R_SETUP_Pos: u32 = 11;
pub const USB_EP5R_SETUP_Msk: u32 = 0x1 << USB_EP5R_SETUP_Pos;
pub const USB_EP5R_SETUP: u32 = USB_EP5R_SETUP_Msk;
pub const USB_EP5R_STAT_RX_Pos: u32 = 12;
pub const USB_EP5R_STAT_RX_Msk: u32 = 0x3 << USB_EP5R_STAT_RX_Pos;
pub const USB_EP5R_STAT_RX: u32 = USB_EP5R_STAT_RX_Msk;
pub const USB_EP5R_STAT_RX_0: u32 = 0x1 << USB_EP5R_STAT_RX_Pos;
pub const USB_EP5R_STAT_RX_1: u32 = 0x2 << USB_EP5R_STAT_RX_Pos;
pub const USB_EP5R_DTOG_RX_Pos: u32 = 14;
pub const USB_EP5R_DTOG_RX_Msk: u32 = 0x1 << USB_EP5R_DTOG_RX_Pos;
pub const USB_EP5R_DTOG_RX: u32 = USB_EP5R_DTOG_RX_Msk;
pub const USB_EP5R_CTR_RX_Pos: u32 = 15;
pub const USB_EP5R_CTR_RX_Msk: u32 = 0x1 << USB_EP5R_CTR_RX_Pos;
pub const USB_EP5R_CTR_RX: u32 = USB_EP5R_CTR_RX_Msk;
pub const USB_EP6R_EA_Pos: u32 = 0;
pub const USB_EP6R_EA_Msk: u32 = 0xF << USB_EP6R_EA_Pos;
pub const USB_EP6R_EA: u32 = USB_EP6R_EA_Msk;
pub const USB_EP6R_STAT_TX_Pos: u32 = 4;
pub const USB_EP6R_STAT_TX_Msk: u32 = 0x3 << USB_EP6R_STAT_TX_Pos;
pub const USB_EP6R_STAT_TX: u32 = USB_EP6R_STAT_TX_Msk;
pub const USB_EP6R_STAT_TX_0: u32 = 0x1 << USB_EP6R_STAT_TX_Pos;
pub const USB_EP6R_STAT_TX_1: u32 = 0x2 << USB_EP6R_STAT_TX_Pos;
pub const USB_EP6R_DTOG_TX_Pos: u32 = 6;
pub const USB_EP6R_DTOG_TX_Msk: u32 = 0x1 << USB_EP6R_DTOG_TX_Pos;
pub const USB_EP6R_DTOG_TX: u32 = USB_EP6R_DTOG_TX_Msk;
pub const USB_EP6R_CTR_TX_Pos: u32 = 7;
pub const USB_EP6R_CTR_TX_Msk: u32 = 0x1 << USB_EP6R_CTR_TX_Pos;
pub const USB_EP6R_CTR_TX: u32 = USB_EP6R_CTR_TX_Msk;
pub const USB_EP6R_EP_KIND_Pos: u32 = 8;
pub const USB_EP6R_EP_KIND_Msk: u32 = 0x1 << USB_EP6R_EP_KIND_Pos;
pub const USB_EP6R_EP_KIND: u32 = USB_EP6R_EP_KIND_Msk;
pub const USB_EP6R_EP_TYPE_Pos: u32 = 9;
pub const USB_EP6R_EP_TYPE_Msk: u32 = 0x3 << USB_EP6R_EP_TYPE_Pos;
pub const USB_EP6R_EP_TYPE: u32 = USB_EP6R_EP_TYPE_Msk;
pub const USB_EP6R_EP_TYPE_0: u32 = 0x1 << USB_EP6R_EP_TYPE_Pos;
pub const USB_EP6R_EP_TYPE_1: u32 = 0x2 << USB_EP6R_EP_TYPE_Pos;
pub const USB_EP6R_SETUP_Pos: u32 = 11;
pub const USB_EP6R_SETUP_Msk: u32 = 0x1 << USB_EP6R_SETUP_Pos;
pub const USB_EP6R_SETUP: u32 = USB_EP6R_SETUP_Msk;
pub const USB_EP6R_STAT_RX_Pos: u32 = 12;
pub const USB_EP6R_STAT_RX_Msk: u32 = 0x3 << USB_EP6R_STAT_RX_Pos;
pub const USB_EP6R_STAT_RX: u32 = USB_EP6R_STAT_RX_Msk;
pub const USB_EP6R_STAT_RX_0: u32 = 0x1 << USB_EP6R_STAT_RX_Pos;
pub const USB_EP6R_STAT_RX_1: u32 = 0x2 << USB_EP6R_STAT_RX_Pos;
pub const USB_EP6R_DTOG_RX_Pos: u32 = 14;
pub const USB_EP6R_DTOG_RX_Msk: u32 = 0x1 << USB_EP6R_DTOG_RX_Pos;
pub const USB_EP6R_DTOG_RX: u32 = USB_EP6R_DTOG_RX_Msk;
pub const USB_EP6R_CTR_RX_Pos: u32 = 15;
pub const USB_EP6R_CTR_RX_Msk: u32 = 0x1 << USB_EP6R_CTR_RX_Pos;
pub const USB_EP6R_CTR_RX: u32 = USB_EP6R_CTR_RX_Msk;
pub const USB_EP7R_EA_Pos: u32 = 0;
pub const USB_EP7R_EA_Msk: u32 = 0xF << USB_EP7R_EA_Pos;
pub const USB_EP7R_EA: u32 = USB_EP7R_EA_Msk;
pub const USB_EP7R_STAT_TX_Pos: u32 = 4;
pub const USB_EP7R_STAT_TX_Msk: u32 = 0x3 << USB_EP7R_STAT_TX_Pos;
pub const USB_EP7R_STAT_TX: u32 = USB_EP7R_STAT_TX_Msk;
pub const USB_EP7R_STAT_TX_0: u32 = 0x1 << USB_EP7R_STAT_TX_Pos;
pub const USB_EP7R_STAT_TX_1: u32 = 0x2 << USB_EP7R_STAT_TX_Pos;
pub const USB_EP7R_DTOG_TX_Pos: u32 = 6;
pub const USB_EP7R_DTOG_TX_Msk: u32 = 0x1 << USB_EP7R_DTOG_TX_Pos;
pub const USB_EP7R_DTOG_TX: u32 = USB_EP7R_DTOG_TX_Msk;
pub const USB_EP7R_CTR_TX_Pos: u32 = 7;
pub const USB_EP7R_CTR_TX_Msk: u32 = 0x1 << USB_EP7R_CTR_TX_Pos;
pub const USB_EP7R_CTR_TX: u32 = USB_EP7R_CTR_TX_Msk;
pub const USB_EP7R_EP_KIND_Pos: u32 = 8;
pub const USB_EP7R_EP_KIND_Msk: u32 = 0x1 << USB_EP7R_EP_KIND_Pos;
pub const USB_EP7R_EP_KIND: u32 = USB_EP7R_EP_KIND_Msk;
pub const USB_EP7R_EP_TYPE_Pos: u32 = 9;
pub const USB_EP7R_EP_TYPE_Msk: u32 = 0x3 << USB_EP7R_EP_TYPE_Pos;
pub const USB_EP7R_EP_TYPE: u32 = USB_EP7R_EP_TYPE_Msk;
pub const USB_EP7R_EP_TYPE_0: u32 = 0x1 << USB_EP7R_EP_TYPE_Pos;
pub const USB_EP7R_EP_TYPE_1: u32 = 0x2 << USB_EP7R_EP_TYPE_Pos;
pub const USB_EP7R_SETUP_Pos: u32 = 11;
pub const USB_EP7R_SETUP_Msk: u32 = 0x1 << USB_EP7R_SETUP_Pos;
pub const USB_EP7R_SETUP: u32 = USB_EP7R_SETUP_Msk;
pub const USB_EP7R_STAT_RX_Pos: u32 = 12;
pub const USB_EP7R_STAT_RX_Msk: u32 = 0x3 << USB_EP7R_STAT_RX_Pos;
pub const USB_EP7R_STAT_RX: u32 = USB_EP7R_STAT_RX_Msk;
pub const USB_EP7R_STAT_RX_0: u32 = 0x1 << USB_EP7R_STAT_RX_Pos;
pub const USB_EP7R_STAT_RX_1: u32 = 0x2 << USB_EP7R_STAT_RX_Pos;
pub const USB_EP7R_DTOG_RX_Pos: u32 = 14;
pub const USB_EP7R_DTOG_RX_Msk: u32 = 0x1 << USB_EP7R_DTOG_RX_Pos;
pub const USB_EP7R_DTOG_RX: u32 = USB_EP7R_DTOG_RX_Msk;
pub const USB_EP7R_CTR_RX_Pos: u32 = 15;
pub const USB_EP7R_CTR_RX_Msk: u32 = 0x1 << USB_EP7R_CTR_RX_Pos;
pub const USB_EP7R_CTR_RX: u32 = USB_EP7R_CTR_RX_Msk;
pub const USB_CNTR_FRES_Pos: u32 = 0;
pub const USB_CNTR_FRES_Msk: u32 = 0x1 << USB_CNTR_FRES_Pos;
pub const USB_CNTR_FRES: u32 = USB_CNTR_FRES_Msk;
pub const USB_CNTR_PDWN_Pos: u32 = 1;
pub const USB_CNTR_PDWN_Msk: u32 = 0x1 << USB_CNTR_PDWN_Pos;
pub const USB_CNTR_PDWN: u32 = USB_CNTR_PDWN_Msk;
pub const USB_CNTR_LP_MODE_Pos: u32 = 2;
pub const USB_CNTR_LP_MODE_Msk: u32 = 0x1 << USB_CNTR_LP_MODE_Pos;
pub const USB_CNTR_LP_MODE: u32 = USB_CNTR_LP_MODE_Msk;
pub const USB_CNTR_FSUSP_Pos: u32 = 3;
pub const USB_CNTR_FSUSP_Msk: u32 = 0x1 << USB_CNTR_FSUSP_Pos;
pub const USB_CNTR_FSUSP: u32 = USB_CNTR_FSUSP_Msk;
pub const USB_CNTR_RESUME_Pos: u32 = 4;
pub const USB_CNTR_RESUME_Msk: u32 = 0x1 << USB_CNTR_RESUME_Pos;
pub const USB_CNTR_RESUME: u32 = USB_CNTR_RESUME_Msk;
pub const USB_CNTR_ESOFM_Pos: u32 = 8;
pub const USB_CNTR_ESOFM_Msk: u32 = 0x1 << USB_CNTR_ESOFM_Pos;
pub const USB_CNTR_ESOFM: u32 = USB_CNTR_ESOFM_Msk;
pub const USB_CNTR_SOFM_Pos: u32 = 9;
pub const USB_CNTR_SOFM_Msk: u32 = 0x1 << USB_CNTR_SOFM_Pos;
pub const USB_CNTR_SOFM: u32 = USB_CNTR_SOFM_Msk;
pub const USB_CNTR_RESETM_Pos: u32 = 10;
pub const USB_CNTR_RESETM_Msk: u32 = 0x1 << USB_CNTR_RESETM_Pos;
pub const USB_CNTR_RESETM: u32 = USB_CNTR_RESETM_Msk;
pub const USB_CNTR_SUSPM_Pos: u32 = 11;
pub const USB_CNTR_SUSPM_Msk: u32 = 0x1 << USB_CNTR_SUSPM_Pos;
pub const USB_CNTR_SUSPM: u32 = USB_CNTR_SUSPM_Msk;
pub const USB_CNTR_WKUPM_Pos: u32 = 12;
pub const USB_CNTR_WKUPM_Msk: u32 = 0x1 << USB_CNTR_WKUPM_Pos;
pub const USB_CNTR_WKUPM: u32 = USB_CNTR_WKUPM_Msk;
pub const USB_CNTR_ERRM_Pos: u32 = 13;
pub const USB_CNTR_ERRM_Msk: u32 = 0x1 << USB_CNTR_ERRM_Pos;
pub const USB_CNTR_ERRM: u32 = USB_CNTR_ERRM_Msk;
pub const USB_CNTR_PMAOVRM_Pos: u32 = 14;
pub const USB_CNTR_PMAOVRM_Msk: u32 = 0x1 << USB_CNTR_PMAOVRM_Pos;
pub const USB_CNTR_PMAOVRM: u32 = USB_CNTR_PMAOVRM_Msk;
pub const USB_CNTR_CTRM_Pos: u32 = 15;
pub const USB_CNTR_CTRM_Msk: u32 = 0x1 << USB_CNTR_CTRM_Pos;
pub const USB_CNTR_CTRM: u32 = USB_CNTR_CTRM_Msk;
pub const USB_ISTR_EP_ID_Pos: u32 = 0;
pub const USB_ISTR_EP_ID_Msk: u32 = 0xF << USB_ISTR_EP_ID_Pos;
pub const USB_ISTR_EP_ID: u32 = USB_ISTR_EP_ID_Msk;
pub const USB_ISTR_DIR_Pos: u32 = 4;
pub const USB_ISTR_DIR_Msk: u32 = 0x1 << USB_ISTR_DIR_Pos;
pub const USB_ISTR_DIR: u32 = USB_ISTR_DIR_Msk;
pub const USB_ISTR_ESOF_Pos: u32 = 8;
pub const USB_ISTR_ESOF_Msk: u32 = 0x1 << USB_ISTR_ESOF_Pos;
pub const USB_ISTR_ESOF: u32 = USB_ISTR_ESOF_Msk;
pub const USB_ISTR_SOF_Pos: u32 = 9;
pub const USB_ISTR_SOF_Msk: u32 = 0x1 << USB_ISTR_SOF_Pos;
pub const USB_ISTR_SOF: u32 = USB_ISTR_SOF_Msk;
pub const USB_ISTR_RESET_Pos: u32 = 10;
pub const USB_ISTR_RESET_Msk: u32 = 0x1 << USB_ISTR_RESET_Pos;
pub const USB_ISTR_RESET: u32 = USB_ISTR_RESET_Msk;
pub const USB_ISTR_SUSP_Pos: u32 = 11;
pub const USB_ISTR_SUSP_Msk: u32 = 0x1 << USB_ISTR_SUSP_Pos;
pub const USB_ISTR_SUSP: u32 = USB_ISTR_SUSP_Msk;
pub const USB_ISTR_WKUP_Pos: u32 = 12;
pub const USB_ISTR_WKUP_Msk: u32 = 0x1 << USB_ISTR_WKUP_Pos;
pub const USB_ISTR_WKUP: u32 = USB_ISTR_WKUP_Msk;
pub const USB_ISTR_ERR_Pos: u32 = 13;
pub const USB_ISTR_ERR_Msk: u32 = 0x1 << USB_ISTR_ERR_Pos;
pub const USB_ISTR_ERR: u32 = USB_ISTR_ERR_Msk;
pub const USB_ISTR_PMAOVR_Pos: u32 = 14;
pub const USB_ISTR_PMAOVR_Msk: u32 = 0x1 << USB_ISTR_PMAOVR_Pos;
pub const USB_ISTR_PMAOVR: u32 = USB_ISTR_PMAOVR_Msk;
pub const USB_ISTR_CTR_Pos: u32 = 15;
pub const USB_ISTR_CTR_Msk: u32 = 0x1 << USB_ISTR_CTR_Pos;
pub const USB_ISTR_CTR: u32 = USB_ISTR_CTR_Msk;
pub const USB_FNR_FN_Pos: u32 = 0;
pub const USB_FNR_FN_Msk: u32 = 0x7FF << USB_FNR_FN_Pos;
pub const USB_FNR_FN: u32 = USB_FNR_FN_Msk;
pub const USB_FNR_LSOF_Pos: u32 = 11;
pub const USB_FNR_LSOF_Msk: u32 = 0x3 << USB_FNR_LSOF_Pos;
pub const USB_FNR_LSOF: u32 = USB_FNR_LSOF_Msk;
pub const USB_FNR_LCK_Pos: u32 = 13;
pub const USB_FNR_LCK_Msk: u32 = 0x1 << USB_FNR_LCK_Pos;
pub const USB_FNR_LCK: u32 = USB_FNR_LCK_Msk;
pub const USB_FNR_RXDM_Pos: u32 = 14;
pub const USB_FNR_RXDM_Msk: u32 = 0x1 << USB_FNR_RXDM_Pos;
pub const USB_FNR_RXDM: u32 = USB_FNR_RXDM_Msk;
pub const USB_FNR_RXDP_Pos: u32 = 15;
pub const USB_FNR_RXDP_Msk: u32 = 0x1 << USB_FNR_RXDP_Pos;
pub const USB_FNR_RXDP: u32 = USB_FNR_RXDP_Msk;
pub const USB_DADDR_ADD_Pos: u32 = 0;
pub const USB_DADDR_ADD_Msk: u32 = 0x7F << USB_DADDR_ADD_Pos;
pub const USB_DADDR_ADD: u32 = USB_DADDR_ADD_Msk;
pub const USB_DADDR_ADD0_Pos: u32 = 0;
pub const USB_DADDR_ADD0_Msk: u32 = 0x1 << USB_DADDR_ADD0_Pos;
pub const USB_DADDR_ADD0: u32 = USB_DADDR_ADD0_Msk;
pub const USB_DADDR_ADD1_Pos: u32 = 1;
pub const USB_DADDR_ADD1_Msk: u32 = 0x1 << USB_DADDR_ADD1_Pos;
pub const USB_DADDR_ADD1: u32 = USB_DADDR_ADD1_Msk;
pub const USB_DADDR_ADD2_Pos: u32 = 2;
pub const USB_DADDR_ADD2_Msk: u32 = 0x1 << USB_DADDR_ADD2_Pos;
pub const USB_DADDR_ADD2: u32 = USB_DADDR_ADD2_Msk;
pub const USB_DADDR_ADD3_Pos: u32 = 3;
pub const USB_DADDR_ADD3_Msk: u32 = 0x1 << USB_DADDR_ADD3_Pos;
pub const USB_DADDR_ADD3: u32 = USB_DADDR_ADD3_Msk;
pub const USB_DADDR_ADD4_Pos: u32 = 4;
pub const USB_DADDR_ADD4_Msk: u32 = 0x1 << USB_DADDR_ADD4_Pos;
pub const USB_DADDR_ADD4: u32 = USB_DADDR_ADD4_Msk;
pub const USB_DADDR_ADD5_Pos: u32 = 5;
pub const USB_DADDR_ADD5_Msk: u32 = 0x1 << USB_DADDR_ADD5_Pos;
pub const USB_DADDR_ADD5: u32 = USB_DADDR_ADD5_Msk;
pub const USB_DADDR_ADD6_Pos: u32 = 6;
pub const USB_DADDR_ADD6_Msk: u32 = 0x1 << USB_DADDR_ADD6_Pos;
pub const USB_DADDR_ADD6: u32 = USB_DADDR_ADD6_Msk;
pub const USB_DADDR_EF_Pos: u32 = 7;
pub const USB_DADDR_EF_Msk: u32 = 0x1 << USB_DADDR_EF_Pos;
pub const USB_DADDR_EF: u32 = USB_DADDR_EF_Msk;
pub const USB_BTABLE_BTABLE_Pos: u32 = 3;
pub const USB_BTABLE_BTABLE_Msk: u32 = 0x1FFF << USB_BTABLE_BTABLE_Pos;
pub const USB_BTABLE_BTABLE: u32 = USB_BTABLE_BTABLE_Msk;
pub const USB_ADDR0_TX_ADDR0_TX_Pos: u32 = 1;
pub const USB_ADDR0_TX_ADDR0_TX_Msk: u32 = 0x7FFF << USB_ADDR0_TX_ADDR0_TX_Pos;
pub const USB_ADDR0_TX_ADDR0_TX: u32 = USB_ADDR0_TX_ADDR0_TX_Msk;
pub const USB_ADDR1_TX_ADDR1_TX_Pos: u32 = 1;
pub const USB_ADDR1_TX_ADDR1_TX_Msk: u32 = 0x7FFF << USB_ADDR1_TX_ADDR1_TX_Pos;
pub const USB_ADDR1_TX_ADDR1_TX: u32 = USB_ADDR1_TX_ADDR1_TX_Msk;
pub const USB_ADDR2_TX_ADDR2_TX_Pos: u32 = 1;
pub const USB_ADDR2_TX_ADDR2_TX_Msk: u32 = 0x7FFF << USB_ADDR2_TX_ADDR2_TX_Pos;
pub const USB_ADDR2_TX_ADDR2_TX: u32 = USB_ADDR2_TX_ADDR2_TX_Msk;
pub const USB_ADDR3_TX_ADDR3_TX_Pos: u32 = 1;
pub const USB_ADDR3_TX_ADDR3_TX_Msk: u32 = 0x7FFF << USB_ADDR3_TX_ADDR3_TX_Pos;
pub const USB_ADDR3_TX_ADDR3_TX: u32 = USB_ADDR3_TX_ADDR3_TX_Msk;
pub const USB_ADDR4_TX_ADDR4_TX_Pos: u32 = 1;
pub const USB_ADDR4_TX_ADDR4_TX_Msk: u32 = 0x7FFF << USB_ADDR4_TX_ADDR4_TX_Pos;
pub const USB_ADDR4_TX_ADDR4_TX: u32 = USB_ADDR4_TX_ADDR4_TX_Msk;
pub const USB_ADDR5_TX_ADDR5_TX_Pos: u32 = 1;
pub const USB_ADDR5_TX_ADDR5_TX_Msk: u32 = 0x7FFF << USB_ADDR5_TX_ADDR5_TX_Pos;
pub const USB_ADDR5_TX_ADDR5_TX: u32 = USB_ADDR5_TX_ADDR5_TX_Msk;
pub const USB_ADDR6_TX_ADDR6_TX_Pos: u32 = 1;
pub const USB_ADDR6_TX_ADDR6_TX_Msk: u32 = 0x7FFF << USB_ADDR6_TX_ADDR6_TX_Pos;
pub const USB_ADDR6_TX_ADDR6_TX: u32 = USB_ADDR6_TX_ADDR6_TX_Msk;
pub const USB_ADDR7_TX_ADDR7_TX_Pos: u32 = 1;
pub const USB_ADDR7_TX_ADDR7_TX_Msk: u32 = 0x7FFF << USB_ADDR7_TX_ADDR7_TX_Pos;
pub const USB_ADDR7_TX_ADDR7_TX: u32 = USB_ADDR7_TX_ADDR7_TX_Msk;
pub const USB_COUNT0_TX_COUNT0_TX_Pos: u32 = 0;
pub const USB_COUNT0_TX_COUNT0_TX_Msk: u32 = 0x3FF << USB_COUNT0_TX_COUNT0_TX_Pos;
pub const USB_COUNT0_TX_COUNT0_TX: u32 = USB_COUNT0_TX_COUNT0_TX_Msk;
pub const USB_COUNT1_TX_COUNT1_TX_Pos: u32 = 0;
pub const USB_COUNT1_TX_COUNT1_TX_Msk: u32 = 0x3FF << USB_COUNT1_TX_COUNT1_TX_Pos;
pub const USB_COUNT1_TX_COUNT1_TX: u32 = USB_COUNT1_TX_COUNT1_TX_Msk;
pub const USB_COUNT2_TX_COUNT2_TX_Pos: u32 = 0;
pub const USB_COUNT2_TX_COUNT2_TX_Msk: u32 = 0x3FF << USB_COUNT2_TX_COUNT2_TX_Pos;
pub const USB_COUNT2_TX_COUNT2_TX: u32 = USB_COUNT2_TX_COUNT2_TX_Msk;
pub const USB_COUNT3_TX_COUNT3_TX_Pos: u32 = 0;
pub const USB_COUNT3_TX_COUNT3_TX_Msk: u32 = 0x3FF << USB_COUNT3_TX_COUNT3_TX_Pos;
pub const USB_COUNT3_TX_COUNT3_TX: u32 = USB_COUNT3_TX_COUNT3_TX_Msk;
pub const USB_COUNT4_TX_COUNT4_TX_Pos: u32 = 0;
pub const USB_COUNT4_TX_COUNT4_TX_Msk: u32 = 0x3FF << USB_COUNT4_TX_COUNT4_TX_Pos;
pub const USB_COUNT4_TX_COUNT4_TX: u32 = USB_COUNT4_TX_COUNT4_TX_Msk;
pub const USB_COUNT5_TX_COUNT5_TX_Pos: u32 = 0;
pub const USB_COUNT5_TX_COUNT5_TX_Msk: u32 = 0x3FF << USB_COUNT5_TX_COUNT5_TX_Pos;
pub const USB_COUNT5_TX_COUNT5_TX: u32 = USB_COUNT5_TX_COUNT5_TX_Msk;
pub const USB_COUNT6_TX_COUNT6_TX_Pos: u32 = 0;
pub const USB_COUNT6_TX_COUNT6_TX_Msk: u32 = 0x3FF << USB_COUNT6_TX_COUNT6_TX_Pos;
pub const USB_COUNT6_TX_COUNT6_TX: u32 = USB_COUNT6_TX_COUNT6_TX_Msk;
pub const USB_COUNT7_TX_COUNT7_TX_Pos: u32 = 0;
pub const USB_COUNT7_TX_COUNT7_TX_Msk: u32 = 0x3FF << USB_COUNT7_TX_COUNT7_TX_Pos;
pub const USB_COUNT7_TX_COUNT7_TX: u32 = USB_COUNT7_TX_COUNT7_TX_Msk;
pub const USB_COUNT0_TX_0_COUNT0_TX_0: u32 = 0x000003FF;
pub const USB_COUNT0_TX_1_COUNT0_TX_1: u32 = 0x03FF0000;
pub const USB_COUNT1_TX_0_COUNT1_TX_0: u32 = 0x000003FF;
pub const USB_COUNT1_TX_1_COUNT1_TX_1: u32 = 0x03FF0000;
pub const USB_COUNT2_TX_0_COUNT2_TX_0: u32 = 0x000003FF;
pub const USB_COUNT2_TX_1_COUNT2_TX_1: u32 = 0x03FF0000;
pub const USB_COUNT3_TX_0_COUNT3_TX_0: u32 = 0x000003FF;
pub const USB_COUNT3_TX_1_COUNT3_TX_1: u32 = 0x03FF0000;
pub const USB_COUNT4_TX_0_COUNT4_TX_0: u32 = 0x000003FF;
pub const USB_COUNT4_TX_1_COUNT4_TX_1: u32 = 0x03FF0000;
pub const USB_COUNT5_TX_0_COUNT5_TX_0: u32 = 0x000003FF;
pub const USB_COUNT5_TX_1_COUNT5_TX_1: u32 = 0x03FF0000;
pub const USB_COUNT6_TX_0_COUNT6_TX_0: u32 = 0x000003FF;
pub const USB_COUNT6_TX_1_COUNT6_TX_1: u32 = 0x03FF0000;
pub const USB_COUNT7_TX_0_COUNT7_TX_0: u32 = 0x000003FF;
pub const USB_COUNT7_TX_1_COUNT7_TX_1: u32 = 0x03FF0000;
pub const USB_ADDR0_RX_ADDR0_RX_Pos: u32 = 1;
pub const USB_ADDR0_RX_ADDR0_RX_Msk: u32 = 0x7FFF << USB_ADDR0_RX_ADDR0_RX_Pos;
pub const USB_ADDR0_RX_ADDR0_RX: u32 = USB_ADDR0_RX_ADDR0_RX_Msk;
pub const USB_ADDR1_RX_ADDR1_RX_Pos: u32 = 1;
pub const USB_ADDR1_RX_ADDR1_RX_Msk: u32 = 0x7FFF << USB_ADDR1_RX_ADDR1_RX_Pos;
pub const USB_ADDR1_RX_ADDR1_RX: u32 = USB_ADDR1_RX_ADDR1_RX_Msk;
pub const USB_ADDR2_RX_ADDR2_RX_Pos: u32 = 1;
pub const USB_ADDR2_RX_ADDR2_RX_Msk: u32 = 0x7FFF << USB_ADDR2_RX_ADDR2_RX_Pos;
pub const USB_ADDR2_RX_ADDR2_RX: u32 = USB_ADDR2_RX_ADDR2_RX_Msk;
pub const USB_ADDR3_RX_ADDR3_RX_Pos: u32 = 1;
pub const USB_ADDR3_RX_ADDR3_RX_Msk: u32 = 0x7FFF << USB_ADDR3_RX_ADDR3_RX_Pos;
pub const USB_ADDR3_RX_ADDR3_RX: u32 = USB_ADDR3_RX_ADDR3_RX_Msk;
pub const USB_ADDR4_RX_ADDR4_RX_Pos: u32 = 1;
pub const USB_ADDR4_RX_ADDR4_RX_Msk: u32 = 0x7FFF << USB_ADDR4_RX_ADDR4_RX_Pos;
pub const USB_ADDR4_RX_ADDR4_RX: u32 = USB_ADDR4_RX_ADDR4_RX_Msk;
pub const USB_ADDR5_RX_ADDR5_RX_Pos: u32 = 1;
pub const USB_ADDR5_RX_ADDR5_RX_Msk: u32 = 0x7FFF << USB_ADDR5_RX_ADDR5_RX_Pos;
pub const USB_ADDR5_RX_ADDR5_RX: u32 = USB_ADDR5_RX_ADDR5_RX_Msk;
pub const USB_ADDR6_RX_ADDR6_RX_Pos: u32 = 1;
pub const USB_ADDR6_RX_ADDR6_RX_Msk: u32 = 0x7FFF << USB_ADDR6_RX_ADDR6_RX_Pos;
pub const USB_ADDR6_RX_ADDR6_RX: u32 = USB_ADDR6_RX_ADDR6_RX_Msk;
pub const USB_ADDR7_RX_ADDR7_RX_Pos: u32 = 1;
pub const USB_ADDR7_RX_ADDR7_RX_Msk: u32 = 0x7FFF << USB_ADDR7_RX_ADDR7_RX_Pos;
pub const USB_ADDR7_RX_ADDR7_RX: u32 = USB_ADDR7_RX_ADDR7_RX_Msk;
pub const USB_COUNT0_RX_COUNT0_RX_Pos: u32 = 0;
pub const USB_COUNT0_RX_COUNT0_RX_Msk: u32 = 0x3FF << USB_COUNT0_RX_COUNT0_RX_Pos;
pub const USB_COUNT0_RX_COUNT0_RX: u32 = USB_COUNT0_RX_COUNT0_RX_Msk;
pub const USB_COUNT0_RX_NUM_BLOCK_Pos: u32 = 10;
pub const USB_COUNT0_RX_NUM_BLOCK_Msk: u32 = 0x1F << USB_COUNT0_RX_NUM_BLOCK_Pos;
pub const USB_COUNT0_RX_NUM_BLOCK: u32 = USB_COUNT0_RX_NUM_BLOCK_Msk;
pub const USB_COUNT0_RX_NUM_BLOCK_0: u32 = 0x01 << USB_COUNT0_RX_NUM_BLOCK_Pos;
pub const USB_COUNT0_RX_NUM_BLOCK_1: u32 = 0x02 << USB_COUNT0_RX_NUM_BLOCK_Pos;
pub const USB_COUNT0_RX_NUM_BLOCK_2: u32 = 0x04 << USB_COUNT0_RX_NUM_BLOCK_Pos;
pub const USB_COUNT0_RX_NUM_BLOCK_3: u32 = 0x08 << USB_COUNT0_RX_NUM_BLOCK_Pos;
pub const USB_COUNT0_RX_NUM_BLOCK_4: u32 = 0x10 << USB_COUNT0_RX_NUM_BLOCK_Pos;
pub const USB_COUNT0_RX_BLSIZE_Pos: u32 = 15;
pub const USB_COUNT0_RX_BLSIZE_Msk: u32 = 0x1 << USB_COUNT0_RX_BLSIZE_Pos;
pub const USB_COUNT0_RX_BLSIZE: u32 = USB_COUNT0_RX_BLSIZE_Msk;
pub const USB_COUNT1_RX_COUNT1_RX_Pos: u32 = 0;
pub const USB_COUNT1_RX_COUNT1_RX_Msk: u32 = 0x3FF << USB_COUNT1_RX_COUNT1_RX_Pos;
pub const USB_COUNT1_RX_COUNT1_RX: u32 = USB_COUNT1_RX_COUNT1_RX_Msk;
pub const USB_COUNT1_RX_NUM_BLOCK_Pos: u32 = 10;
pub const USB_COUNT1_RX_NUM_BLOCK_Msk: u32 = 0x1F << USB_COUNT1_RX_NUM_BLOCK_Pos;
pub const USB_COUNT1_RX_NUM_BLOCK: u32 = USB_COUNT1_RX_NUM_BLOCK_Msk;
pub const USB_COUNT1_RX_NUM_BLOCK_0: u32 = 0x01 << USB_COUNT1_RX_NUM_BLOCK_Pos;
pub const USB_COUNT1_RX_NUM_BLOCK_1: u32 = 0x02 << USB_COUNT1_RX_NUM_BLOCK_Pos;
pub const USB_COUNT1_RX_NUM_BLOCK_2: u32 = 0x04 << USB_COUNT1_RX_NUM_BLOCK_Pos;
pub const USB_COUNT1_RX_NUM_BLOCK_3: u32 = 0x08 << USB_COUNT1_RX_NUM_BLOCK_Pos;
pub const USB_COUNT1_RX_NUM_BLOCK_4: u32 = 0x10 << USB_COUNT1_RX_NUM_BLOCK_Pos;
pub const USB_COUNT1_RX_BLSIZE_Pos: u32 = 15;
pub const USB_COUNT1_RX_BLSIZE_Msk: u32 = 0x1 << USB_COUNT1_RX_BLSIZE_Pos;
pub const USB_COUNT1_RX_BLSIZE: u32 = USB_COUNT1_RX_BLSIZE_Msk;
pub const USB_COUNT2_RX_COUNT2_RX_Pos: u32 = 0;
pub const USB_COUNT2_RX_COUNT2_RX_Msk: u32 = 0x3FF << USB_COUNT2_RX_COUNT2_RX_Pos;
pub const USB_COUNT2_RX_COUNT2_RX: u32 = USB_COUNT2_RX_COUNT2_RX_Msk;
pub const USB_COUNT2_RX_NUM_BLOCK_Pos: u32 = 10;
pub const USB_COUNT2_RX_NUM_BLOCK_Msk: u32 = 0x1F << USB_COUNT2_RX_NUM_BLOCK_Pos;
pub const USB_COUNT2_RX_NUM_BLOCK: u32 = USB_COUNT2_RX_NUM_BLOCK_Msk;
pub const USB_COUNT2_RX_NUM_BLOCK_0: u32 = 0x01 << USB_COUNT2_RX_NUM_BLOCK_Pos;
pub const USB_COUNT2_RX_NUM_BLOCK_1: u32 = 0x02 << USB_COUNT2_RX_NUM_BLOCK_Pos;
pub const USB_COUNT2_RX_NUM_BLOCK_2: u32 = 0x04 << USB_COUNT2_RX_NUM_BLOCK_Pos;
pub const USB_COUNT2_RX_NUM_BLOCK_3: u32 = 0x08 << USB_COUNT2_RX_NUM_BLOCK_Pos;
pub const USB_COUNT2_RX_NUM_BLOCK_4: u32 = 0x10 << USB_COUNT2_RX_NUM_BLOCK_Pos;
pub const USB_COUNT2_RX_BLSIZE_Pos: u32 = 15;
pub const USB_COUNT2_RX_BLSIZE_Msk: u32 = 0x1 << USB_COUNT2_RX_BLSIZE_Pos;
pub const USB_COUNT2_RX_BLSIZE: u32 = USB_COUNT2_RX_BLSIZE_Msk;
pub const USB_COUNT3_RX_COUNT3_RX_Pos: u32 = 0;
pub const USB_COUNT3_RX_COUNT3_RX_Msk: u32 = 0x3FF << USB_COUNT3_RX_COUNT3_RX_Pos;
pub const USB_COUNT3_RX_COUNT3_RX: u32 = USB_COUNT3_RX_COUNT3_RX_Msk;
pub const USB_COUNT3_RX_NUM_BLOCK_Pos: u32 = 10;
pub const USB_COUNT3_RX_NUM_BLOCK_Msk: u32 = 0x1F << USB_COUNT3_RX_NUM_BLOCK_Pos;
pub const USB_COUNT3_RX_NUM_BLOCK: u32 = USB_COUNT3_RX_NUM_BLOCK_Msk;
pub const USB_COUNT3_RX_NUM_BLOCK_0: u32 = 0x01 << USB_COUNT3_RX_NUM_BLOCK_Pos;
pub const USB_COUNT3_RX_NUM_BLOCK_1: u32 = 0x02 << USB_COUNT3_RX_NUM_BLOCK_Pos;
pub const USB_COUNT3_RX_NUM_BLOCK_2: u32 = 0x04 << USB_COUNT3_RX_NUM_BLOCK_Pos;
pub const USB_COUNT3_RX_NUM_BLOCK_3: u32 = 0x08 << USB_COUNT3_RX_NUM_BLOCK_Pos;
pub const USB_COUNT3_RX_NUM_BLOCK_4: u32 = 0x10 << USB_COUNT3_RX_NUM_BLOCK_Pos;
pub const USB_COUNT3_RX_BLSIZE_Pos: u32 = 15;
pub const USB_COUNT3_RX_BLSIZE_Msk: u32 = 0x1 << USB_COUNT3_RX_BLSIZE_Pos;
pub const USB_COUNT3_RX_BLSIZE: u32 = USB_COUNT3_RX_BLSIZE_Msk;
pub const USB_COUNT4_RX_COUNT4_RX_Pos: u32 = 0;
pub const USB_COUNT4_RX_COUNT4_RX_Msk: u32 = 0x3FF << USB_COUNT4_RX_COUNT4_RX_Pos;
pub const USB_COUNT4_RX_COUNT4_RX: u32 = USB_COUNT4_RX_COUNT4_RX_Msk;
pub const USB_COUNT4_RX_NUM_BLOCK_Pos: u32 = 10;
pub const USB_COUNT4_RX_NUM_BLOCK_Msk: u32 = 0x1F << USB_COUNT4_RX_NUM_BLOCK_Pos;
pub const USB_COUNT4_RX_NUM_BLOCK: u32 = USB_COUNT4_RX_NUM_BLOCK_Msk;
pub const USB_COUNT4_RX_NUM_BLOCK_0: u32 = 0x01 << USB_COUNT4_RX_NUM_BLOCK_Pos;
pub const USB_COUNT4_RX_NUM_BLOCK_1: u32 = 0x02 << USB_COUNT4_RX_NUM_BLOCK_Pos;
pub const USB_COUNT4_RX_NUM_BLOCK_2: u32 = 0x04 << USB_COUNT4_RX_NUM_BLOCK_Pos;
pub const USB_COUNT4_RX_NUM_BLOCK_3: u32 = 0x08 << USB_COUNT4_RX_NUM_BLOCK_Pos;
pub const USB_COUNT4_RX_NUM_BLOCK_4: u32 = 0x10 << USB_COUNT4_RX_NUM_BLOCK_Pos;
pub const USB_COUNT4_RX_BLSIZE_Pos: u32 = 15;
pub const USB_COUNT4_RX_BLSIZE_Msk: u32 = 0x1 << USB_COUNT4_RX_BLSIZE_Pos;
pub const USB_COUNT4_RX_BLSIZE: u32 = USB_COUNT4_RX_BLSIZE_Msk;
pub const USB_COUNT5_RX_COUNT5_RX_Pos: u32 = 0;
pub const USB_COUNT5_RX_COUNT5_RX_Msk: u32 = 0x3FF << USB_COUNT5_RX_COUNT5_RX_Pos;
pub const USB_COUNT5_RX_COUNT5_RX: u32 = USB_COUNT5_RX_COUNT5_RX_Msk;
pub const USB_COUNT5_RX_NUM_BLOCK_Pos: u32 = 10;
pub const USB_COUNT5_RX_NUM_BLOCK_Msk: u32 = 0x1F << USB_COUNT5_RX_NUM_BLOCK_Pos;
pub const USB_COUNT5_RX_NUM_BLOCK: u32 = USB_COUNT5_RX_NUM_BLOCK_Msk;
pub const USB_COUNT5_RX_NUM_BLOCK_0: u32 = 0x01 << USB_COUNT5_RX_NUM_BLOCK_Pos;
pub const USB_COUNT5_RX_NUM_BLOCK_1: u32 = 0x02 << USB_COUNT5_RX_NUM_BLOCK_Pos;
pub const USB_COUNT5_RX_NUM_BLOCK_2: u32 = 0x04 << USB_COUNT5_RX_NUM_BLOCK_Pos;
pub const USB_COUNT5_RX_NUM_BLOCK_3: u32 = 0x08 << USB_COUNT5_RX_NUM_BLOCK_Pos;
pub const USB_COUNT5_RX_NUM_BLOCK_4: u32 = 0x10 << USB_COUNT5_RX_NUM_BLOCK_Pos;
pub const USB_COUNT5_RX_BLSIZE_Pos: u32 = 15;
pub const USB_COUNT5_RX_BLSIZE_Msk: u32 = 0x1 << USB_COUNT5_RX_BLSIZE_Pos;
pub const USB_COUNT5_RX_BLSIZE: u32 = USB_COUNT5_RX_BLSIZE_Msk;
pub const USB_COUNT6_RX_COUNT6_RX_Pos: u32 = 0;
pub const USB_COUNT6_RX_COUNT6_RX_Msk: u32 = 0x3FF << USB_COUNT6_RX_COUNT6_RX_Pos;
pub const USB_COUNT6_RX_COUNT6_RX: u32 = USB_COUNT6_RX_COUNT6_RX_Msk;
pub const USB_COUNT6_RX_NUM_BLOCK_Pos: u32 = 10;
pub const USB_COUNT6_RX_NUM_BLOCK_Msk: u32 = 0x1F << USB_COUNT6_RX_NUM_BLOCK_Pos;
pub const USB_COUNT6_RX_NUM_BLOCK: u32 = USB_COUNT6_RX_NUM_BLOCK_Msk;
pub const USB_COUNT6_RX_NUM_BLOCK_0: u32 = 0x01 << USB_COUNT6_RX_NUM_BLOCK_Pos;
pub const USB_COUNT6_RX_NUM_BLOCK_1: u32 = 0x02 << USB_COUNT6_RX_NUM_BLOCK_Pos;
pub const USB_COUNT6_RX_NUM_BLOCK_2: u32 = 0x04 << USB_COUNT6_RX_NUM_BLOCK_Pos;
pub const USB_COUNT6_RX_NUM_BLOCK_3: u32 = 0x08 << USB_COUNT6_RX_NUM_BLOCK_Pos;
pub const USB_COUNT6_RX_NUM_BLOCK_4: u32 = 0x10 << USB_COUNT6_RX_NUM_BLOCK_Pos;
pub const USB_COUNT6_RX_BLSIZE_Pos: u32 = 15;
pub const USB_COUNT6_RX_BLSIZE_Msk: u32 = 0x1 << USB_COUNT6_RX_BLSIZE_Pos;
pub const USB_COUNT6_RX_BLSIZE: u32 = USB_COUNT6_RX_BLSIZE_Msk;
pub const USB_COUNT7_RX_COUNT7_RX_Pos: u32 = 0;
pub const USB_COUNT7_RX_COUNT7_RX_Msk: u32 = 0x3FF << USB_COUNT7_RX_COUNT7_RX_Pos;
pub const USB_COUNT7_RX_COUNT7_RX: u32 = USB_COUNT7_RX_COUNT7_RX_Msk;
pub const USB_COUNT7_RX_NUM_BLOCK_Pos: u32 = 10;
pub const USB_COUNT7_RX_NUM_BLOCK_Msk: u32 = 0x1F << USB_COUNT7_RX_NUM_BLOCK_Pos;
pub const USB_COUNT7_RX_NUM_BLOCK: u32 = USB_COUNT7_RX_NUM_BLOCK_Msk;
pub const USB_COUNT7_RX_NUM_BLOCK_0: u32 = 0x01 << USB_COUNT7_RX_NUM_BLOCK_Pos;
pub const USB_COUNT7_RX_NUM_BLOCK_1: u32 = 0x02 << USB_COUNT7_RX_NUM_BLOCK_Pos;
pub const USB_COUNT7_RX_NUM_BLOCK_2: u32 = 0x04 << USB_COUNT7_RX_NUM_BLOCK_Pos;
pub const USB_COUNT7_RX_NUM_BLOCK_3: u32 = 0x08 << USB_COUNT7_RX_NUM_BLOCK_Pos;
pub const USB_COUNT7_RX_NUM_BLOCK_4: u32 = 0x10 << USB_COUNT7_RX_NUM_BLOCK_Pos;
pub const USB_COUNT7_RX_BLSIZE_Pos: u32 = 15;
pub const USB_COUNT7_RX_BLSIZE_Msk: u32 = 0x1 << USB_COUNT7_RX_BLSIZE_Pos;
pub const USB_COUNT7_RX_BLSIZE: u32 = USB_COUNT7_RX_BLSIZE_Msk;
pub const USB_COUNT0_RX_0_COUNT0_RX_0: u32 = 0x000003FF;
pub const USB_COUNT0_RX_0_NUM_BLOCK_0: u32 = 0x00007C00;
pub const USB_COUNT0_RX_0_NUM_BLOCK_0_0: u32 = 0x00000400;
pub const USB_COUNT0_RX_0_NUM_BLOCK_0_1: u32 = 0x00000800;
pub const USB_COUNT0_RX_0_NUM_BLOCK_0_2: u32 = 0x00001000;
pub const USB_COUNT0_RX_0_NUM_BLOCK_0_3: u32 = 0x00002000;
pub const USB_COUNT0_RX_0_NUM_BLOCK_0_4: u32 = 0x00004000;
pub const USB_COUNT0_RX_0_BLSIZE_0: u32 = 0x00008000;
pub const USB_COUNT0_RX_1_COUNT0_RX_1: u32 = 0x03FF0000;
pub const USB_COUNT0_RX_1_NUM_BLOCK_1: u32 = 0x7C000000;
pub const USB_COUNT0_RX_1_NUM_BLOCK_1_0: u32 = 0x04000000;
pub const USB_COUNT0_RX_1_NUM_BLOCK_1_1: u32 = 0x08000000;
pub const USB_COUNT0_RX_1_NUM_BLOCK_1_2: u32 = 0x10000000;
pub const USB_COUNT0_RX_1_NUM_BLOCK_1_3: u32 = 0x20000000;
pub const USB_COUNT0_RX_1_NUM_BLOCK_1_4: u32 = 0x40000000;
pub const USB_COUNT0_RX_1_BLSIZE_1: u32 = 0x80000000;
pub const USB_COUNT1_RX_0_COUNT1_RX_0: u32 = 0x000003FF;
pub const USB_COUNT1_RX_0_NUM_BLOCK_0: u32 = 0x00007C00;
pub const USB_COUNT1_RX_0_NUM_BLOCK_0_0: u32 = 0x00000400;
pub const USB_COUNT1_RX_0_NUM_BLOCK_0_1: u32 = 0x00000800;
pub const USB_COUNT1_RX_0_NUM_BLOCK_0_2: u32 = 0x00001000;
pub const USB_COUNT1_RX_0_NUM_BLOCK_0_3: u32 = 0x00002000;
pub const USB_COUNT1_RX_0_NUM_BLOCK_0_4: u32 = 0x00004000;
pub const USB_COUNT1_RX_0_BLSIZE_0: u32 = 0x00008000;
pub const USB_COUNT1_RX_1_COUNT1_RX_1: u32 = 0x03FF0000;
pub const USB_COUNT1_RX_1_NUM_BLOCK_1: u32 = 0x7C000000;
pub const USB_COUNT1_RX_1_NUM_BLOCK_1_0: u32 = 0x04000000;
pub const USB_COUNT1_RX_1_NUM_BLOCK_1_1: u32 = 0x08000000;
pub const USB_COUNT1_RX_1_NUM_BLOCK_1_2: u32 = 0x10000000;
pub const USB_COUNT1_RX_1_NUM_BLOCK_1_3: u32 = 0x20000000;
pub const USB_COUNT1_RX_1_NUM_BLOCK_1_4: u32 = 0x40000000;
pub const USB_COUNT1_RX_1_BLSIZE_1: u32 = 0x80000000;
pub const USB_COUNT2_RX_0_COUNT2_RX_0: u32 = 0x000003FF;
pub const USB_COUNT2_RX_0_NUM_BLOCK_0: u32 = 0x00007C00;
pub const USB_COUNT2_RX_0_NUM_BLOCK_0_0: u32 = 0x00000400;
pub const USB_COUNT2_RX_0_NUM_BLOCK_0_1: u32 = 0x00000800;
pub const USB_COUNT2_RX_0_NUM_BLOCK_0_2: u32 = 0x00001000;
pub const USB_COUNT2_RX_0_NUM_BLOCK_0_3: u32 = 0x00002000;
pub const USB_COUNT2_RX_0_NUM_BLOCK_0_4: u32 = 0x00004000;
pub const USB_COUNT2_RX_0_BLSIZE_0: u32 = 0x00008000;
pub const USB_COUNT2_RX_1_COUNT2_RX_1: u32 = 0x03FF0000;
pub const USB_COUNT2_RX_1_NUM_BLOCK_1: u32 = 0x7C000000;
pub const USB_COUNT2_RX_1_NUM_BLOCK_1_0: u32 = 0x04000000;
pub const USB_COUNT2_RX_1_NUM_BLOCK_1_1: u32 = 0x08000000;
pub const USB_COUNT2_RX_1_NUM_BLOCK_1_2: u32 = 0x10000000;
pub const USB_COUNT2_RX_1_NUM_BLOCK_1_3: u32 = 0x20000000;
pub const USB_COUNT2_RX_1_NUM_BLOCK_1_4: u32 = 0x40000000;
pub const USB_COUNT2_RX_1_BLSIZE_1: u32 = 0x80000000;
pub const USB_COUNT3_RX_0_COUNT3_RX_0: u32 = 0x000003FF;
pub const USB_COUNT3_RX_0_NUM_BLOCK_0: u32 = 0x00007C00;
pub const USB_COUNT3_RX_0_NUM_BLOCK_0_0: u32 = 0x00000400;
pub const USB_COUNT3_RX_0_NUM_BLOCK_0_1: u32 = 0x00000800;
pub const USB_COUNT3_RX_0_NUM_BLOCK_0_2: u32 = 0x00001000;
pub const USB_COUNT3_RX_0_NUM_BLOCK_0_3: u32 = 0x00002000;
pub const USB_COUNT3_RX_0_NUM_BLOCK_0_4: u32 = 0x00004000;
pub const USB_COUNT3_RX_0_BLSIZE_0: u32 = 0x00008000;
pub const USB_COUNT3_RX_1_COUNT3_RX_1: u32 = 0x03FF0000;
pub const USB_COUNT3_RX_1_NUM_BLOCK_1: u32 = 0x7C000000;
pub const USB_COUNT3_RX_1_NUM_BLOCK_1_0: u32 = 0x04000000;
pub const USB_COUNT3_RX_1_NUM_BLOCK_1_1: u32 = 0x08000000;
pub const USB_COUNT3_RX_1_NUM_BLOCK_1_2: u32 = 0x10000000;
pub const USB_COUNT3_RX_1_NUM_BLOCK_1_3: u32 = 0x20000000;
pub const USB_COUNT3_RX_1_NUM_BLOCK_1_4: u32 = 0x40000000;
pub const USB_COUNT3_RX_1_BLSIZE_1: u32 = 0x80000000;
pub const USB_COUNT4_RX_0_COUNT4_RX_0: u32 = 0x000003FF;
pub const USB_COUNT4_RX_0_NUM_BLOCK_0: u32 = 0x00007C00;
pub const USB_COUNT4_RX_0_NUM_BLOCK_0_0: u32 = 0x00000400;
pub const USB_COUNT4_RX_0_NUM_BLOCK_0_1: u32 = 0x00000800;
pub const USB_COUNT4_RX_0_NUM_BLOCK_0_2: u32 = 0x00001000;
pub const USB_COUNT4_RX_0_NUM_BLOCK_0_3: u32 = 0x00002000;
pub const USB_COUNT4_RX_0_NUM_BLOCK_0_4: u32 = 0x00004000;
pub const USB_COUNT4_RX_0_BLSIZE_0: u32 = 0x00008000;
pub const USB_COUNT4_RX_1_COUNT4_RX_1: u32 = 0x03FF0000;
pub const USB_COUNT4_RX_1_NUM_BLOCK_1: u32 = 0x7C000000;
pub const USB_COUNT4_RX_1_NUM_BLOCK_1_0: u32 = 0x04000000;
pub const USB_COUNT4_RX_1_NUM_BLOCK_1_1: u32 = 0x08000000;
pub const USB_COUNT4_RX_1_NUM_BLOCK_1_2: u32 = 0x10000000;
pub const USB_COUNT4_RX_1_NUM_BLOCK_1_3: u32 = 0x20000000;
pub const USB_COUNT4_RX_1_NUM_BLOCK_1_4: u32 = 0x40000000;
pub const USB_COUNT4_RX_1_BLSIZE_1: u32 = 0x80000000;
pub const USB_COUNT5_RX_0_COUNT5_RX_0: u32 = 0x000003FF;
pub const USB_COUNT5_RX_0_NUM_BLOCK_0: u32 = 0x00007C00;
pub const USB_COUNT5_RX_0_NUM_BLOCK_0_0: u32 = 0x00000400;
pub const USB_COUNT5_RX_0_NUM_BLOCK_0_1: u32 = 0x00000800;
pub const USB_COUNT5_RX_0_NUM_BLOCK_0_2: u32 = 0x00001000;
pub const USB_COUNT5_RX_0_NUM_BLOCK_0_3: u32 = 0x00002000;
pub const USB_COUNT5_RX_0_NUM_BLOCK_0_4: u32 = 0x00004000;
pub const USB_COUNT5_RX_0_BLSIZE_0: u32 = 0x00008000;
pub const USB_COUNT5_RX_1_COUNT5_RX_1: u32 = 0x03FF0000;
pub const USB_COUNT5_RX_1_NUM_BLOCK_1: u32 = 0x7C000000;
pub const USB_COUNT5_RX_1_NUM_BLOCK_1_0: u32 = 0x04000000;
pub const USB_COUNT5_RX_1_NUM_BLOCK_1_1: u32 = 0x08000000;
pub const USB_COUNT5_RX_1_NUM_BLOCK_1_2: u32 = 0x10000000;
pub const USB_COUNT5_RX_1_NUM_BLOCK_1_3: u32 = 0x20000000;
pub const USB_COUNT5_RX_1_NUM_BLOCK_1_4: u32 = 0x40000000;
pub const USB_COUNT5_RX_1_BLSIZE_1: u32 = 0x80000000;
pub const USB_COUNT6_RX_0_COUNT6_RX_0: u32 = 0x000003FF;
pub const USB_COUNT6_RX_0_NUM_BLOCK_0: u32 = 0x00007C00;
pub const USB_COUNT6_RX_0_NUM_BLOCK_0_0: u32 = 0x00000400;
pub const USB_COUNT6_RX_0_NUM_BLOCK_0_1: u32 = 0x00000800;
pub const USB_COUNT6_RX_0_NUM_BLOCK_0_2: u32 = 0x00001000;
pub const USB_COUNT6_RX_0_NUM_BLOCK_0_3: u32 = 0x00002000;
pub const USB_COUNT6_RX_0_NUM_BLOCK_0_4: u32 = 0x00004000;
pub const USB_COUNT6_RX_0_BLSIZE_0: u32 = 0x00008000;
pub const USB_COUNT6_RX_1_COUNT6_RX_1: u32 = 0x03FF0000;
pub const USB_COUNT6_RX_1_NUM_BLOCK_1: u32 = 0x7C000000;
pub const USB_COUNT6_RX_1_NUM_BLOCK_1_0: u32 = 0x04000000;
pub const USB_COUNT6_RX_1_NUM_BLOCK_1_1: u32 = 0x08000000;
pub const USB_COUNT6_RX_1_NUM_BLOCK_1_2: u32 = 0x10000000;
pub const USB_COUNT6_RX_1_NUM_BLOCK_1_3: u32 = 0x20000000;
pub const USB_COUNT6_RX_1_NUM_BLOCK_1_4: u32 = 0x40000000;
pub const USB_COUNT6_RX_1_BLSIZE_1: u32 = 0x80000000;
pub const USB_COUNT7_RX_0_COUNT7_RX_0: u32 = 0x000003FF;
pub const USB_COUNT7_RX_0_NUM_BLOCK_0: u32 = 0x00007C00;
pub const USB_COUNT7_RX_0_NUM_BLOCK_0_0: u32 = 0x00000400;
pub const USB_COUNT7_RX_0_NUM_BLOCK_0_1: u32 = 0x00000800;
pub const USB_COUNT7_RX_0_NUM_BLOCK_0_2: u32 = 0x00001000;
pub const USB_COUNT7_RX_0_NUM_BLOCK_0_3: u32 = 0x00002000;
pub const USB_COUNT7_RX_0_NUM_BLOCK_0_4: u32 = 0x00004000;
pub const USB_COUNT7_RX_0_BLSIZE_0: u32 = 0x00008000;
pub const USB_COUNT7_RX_1_COUNT7_RX_1: u32 = 0x03FF0000;
pub const USB_COUNT7_RX_1_NUM_BLOCK_1: u32 = 0x7C000000;
pub const USB_COUNT7_RX_1_NUM_BLOCK_1_0: u32 = 0x04000000;
pub const USB_COUNT7_RX_1_NUM_BLOCK_1_1: u32 = 0x08000000;
pub const USB_COUNT7_RX_1_NUM_BLOCK_1_2: u32 = 0x10000000;
pub const USB_COUNT7_RX_1_NUM_BLOCK_1_3: u32 = 0x20000000;
pub const USB_COUNT7_RX_1_NUM_BLOCK_1_4: u32 = 0x40000000;
pub const USB_COUNT7_RX_1_BLSIZE_1: u32 = 0x80000000;
pub const CAN_MCR_INRQ_Pos: u32 = 0;
pub const CAN_MCR_INRQ_Msk: u32 = 0x1 << CAN_MCR_INRQ_Pos;
pub const CAN_MCR_INRQ: u32 = CAN_MCR_INRQ_Msk;
pub const CAN_MCR_SLEEP_Pos: u32 = 1;
pub const CAN_MCR_SLEEP_Msk: u32 = 0x1 << CAN_MCR_SLEEP_Pos;
pub const CAN_MCR_SLEEP: u32 = CAN_MCR_SLEEP_Msk;
pub const CAN_MCR_TXFP_Pos: u32 = 2;
pub const CAN_MCR_TXFP_Msk: u32 = 0x1 << CAN_MCR_TXFP_Pos;
pub const CAN_MCR_TXFP: u32 = CAN_MCR_TXFP_Msk;
pub const CAN_MCR_RFLM_Pos: u32 = 3;
pub const CAN_MCR_RFLM_Msk: u32 = 0x1 << CAN_MCR_RFLM_Pos;
pub const CAN_MCR_RFLM: u32 = CAN_MCR_RFLM_Msk;
pub const CAN_MCR_NART_Pos: u32 = 4;
pub const CAN_MCR_NART_Msk: u32 = 0x1 << CAN_MCR_NART_Pos;
pub const CAN_MCR_NART: u32 = CAN_MCR_NART_Msk;
pub const CAN_MCR_AWUM_Pos: u32 = 5;
pub const CAN_MCR_AWUM_Msk: u32 = 0x1 << CAN_MCR_AWUM_Pos;
pub const CAN_MCR_AWUM: u32 = CAN_MCR_AWUM_Msk;
pub const CAN_MCR_ABOM_Pos: u32 = 6;
pub const CAN_MCR_ABOM_Msk: u32 = 0x1 << CAN_MCR_ABOM_Pos;
pub const CAN_MCR_ABOM: u32 = CAN_MCR_ABOM_Msk;
pub const CAN_MCR_TTCM_Pos: u32 = 7;
pub const CAN_MCR_TTCM_Msk: u32 = 0x1 << CAN_MCR_TTCM_Pos;
pub const CAN_MCR_TTCM: u32 = CAN_MCR_TTCM_Msk;
pub const CAN_MCR_RESET_Pos: u32 = 15;
pub const CAN_MCR_RESET_Msk: u32 = 0x1 << CAN_MCR_RESET_Pos;
pub const CAN_MCR_RESET: u32 = CAN_MCR_RESET_Msk;
pub const CAN_MCR_DBF_Pos: u32 = 16;
pub const CAN_MCR_DBF_Msk: u32 = 0x1 << CAN_MCR_DBF_Pos;
pub const CAN_MCR_DBF: u32 = CAN_MCR_DBF_Msk;
pub const CAN_MSR_INAK_Pos: u32 = 0;
pub const CAN_MSR_INAK_Msk: u32 = 0x1 << CAN_MSR_INAK_Pos;
pub const CAN_MSR_INAK: u32 = CAN_MSR_INAK_Msk;
pub const CAN_MSR_SLAK_Pos: u32 = 1;
pub const CAN_MSR_SLAK_Msk: u32 = 0x1 << CAN_MSR_SLAK_Pos;
pub const CAN_MSR_SLAK: u32 = CAN_MSR_SLAK_Msk;
pub const CAN_MSR_ERRI_Pos: u32 = 2;
pub const CAN_MSR_ERRI_Msk: u32 = 0x1 << CAN_MSR_ERRI_Pos;
pub const CAN_MSR_ERRI: u32 = CAN_MSR_ERRI_Msk;
pub const CAN_MSR_WKUI_Pos: u32 = 3;
pub const CAN_MSR_WKUI_Msk: u32 = 0x1 << CAN_MSR_WKUI_Pos;
pub const CAN_MSR_WKUI: u32 = CAN_MSR_WKUI_Msk;
pub const CAN_MSR_SLAKI_Pos: u32 = 4;
pub const CAN_MSR_SLAKI_Msk: u32 = 0x1 << CAN_MSR_SLAKI_Pos;
pub const CAN_MSR_SLAKI: u32 = CAN_MSR_SLAKI_Msk;
pub const CAN_MSR_TXM_Pos: u32 = 8;
pub const CAN_MSR_TXM_Msk: u32 = 0x1 << CAN_MSR_TXM_Pos;
pub const CAN_MSR_TXM: u32 = CAN_MSR_TXM_Msk;
pub const CAN_MSR_RXM_Pos: u32 = 9;
pub const CAN_MSR_RXM_Msk: u32 = 0x1 << CAN_MSR_RXM_Pos;
pub const CAN_MSR_RXM: u32 = CAN_MSR_RXM_Msk;
pub const CAN_MSR_SAMP_Pos: u32 = 10;
pub const CAN_MSR_SAMP_Msk: u32 = 0x1 << CAN_MSR_SAMP_Pos;
pub const CAN_MSR_SAMP: u32 = CAN_MSR_SAMP_Msk;
pub const CAN_MSR_RX_Pos: u32 = 11;
pub const CAN_MSR_RX_Msk: u32 = 0x1 << CAN_MSR_RX_Pos;
pub const CAN_MSR_RX: u32 = CAN_MSR_RX_Msk;
pub const CAN_TSR_RQCP0_Pos: u32 = 0;
pub const CAN_TSR_RQCP0_Msk: u32 = 0x1 << CAN_TSR_RQCP0_Pos;
pub const CAN_TSR_RQCP0: u32 = CAN_TSR_RQCP0_Msk;
pub const CAN_TSR_TXOK0_Pos: u32 = 1;
pub const CAN_TSR_TXOK0_Msk: u32 = 0x1 << CAN_TSR_TXOK0_Pos;
pub const CAN_TSR_TXOK0: u32 = CAN_TSR_TXOK0_Msk;
pub const CAN_TSR_ALST0_Pos: u32 = 2;
pub const CAN_TSR_ALST0_Msk: u32 = 0x1 << CAN_TSR_ALST0_Pos;
pub const CAN_TSR_ALST0: u32 = CAN_TSR_ALST0_Msk;
pub const CAN_TSR_TERR0_Pos: u32 = 3;
pub const CAN_TSR_TERR0_Msk: u32 = 0x1 << CAN_TSR_TERR0_Pos;
pub const CAN_TSR_TERR0: u32 = CAN_TSR_TERR0_Msk;
pub const CAN_TSR_ABRQ0_Pos: u32 = 7;
pub const CAN_TSR_ABRQ0_Msk: u32 = 0x1 << CAN_TSR_ABRQ0_Pos;
pub const CAN_TSR_ABRQ0: u32 = CAN_TSR_ABRQ0_Msk;
pub const CAN_TSR_RQCP1_Pos: u32 = 8;
pub const CAN_TSR_RQCP1_Msk: u32 = 0x1 << CAN_TSR_RQCP1_Pos;
pub const CAN_TSR_RQCP1: u32 = CAN_TSR_RQCP1_Msk;
pub const CAN_TSR_TXOK1_Pos: u32 = 9;
pub const CAN_TSR_TXOK1_Msk: u32 = 0x1 << CAN_TSR_TXOK1_Pos;
pub const CAN_TSR_TXOK1: u32 = CAN_TSR_TXOK1_Msk;
pub const CAN_TSR_ALST1_Pos: u32 = 10;
pub const CAN_TSR_ALST1_Msk: u32 = 0x1 << CAN_TSR_ALST1_Pos;
pub const CAN_TSR_ALST1: u32 = CAN_TSR_ALST1_Msk;
pub const CAN_TSR_TERR1_Pos: u32 = 11;
pub const CAN_TSR_TERR1_Msk: u32 = 0x1 << CAN_TSR_TERR1_Pos;
pub const CAN_TSR_TERR1: u32 = CAN_TSR_TERR1_Msk;
pub const CAN_TSR_ABRQ1_Pos: u32 = 15;
pub const CAN_TSR_ABRQ1_Msk: u32 = 0x1 << CAN_TSR_ABRQ1_Pos;
pub const CAN_TSR_ABRQ1: u32 = CAN_TSR_ABRQ1_Msk;
pub const CAN_TSR_RQCP2_Pos: u32 = 16;
pub const CAN_TSR_RQCP2_Msk: u32 = 0x1 << CAN_TSR_RQCP2_Pos;
pub const CAN_TSR_RQCP2: u32 = CAN_TSR_RQCP2_Msk;
pub const CAN_TSR_TXOK2_Pos: u32 = 17;
pub const CAN_TSR_TXOK2_Msk: u32 = 0x1 << CAN_TSR_TXOK2_Pos;
pub const CAN_TSR_TXOK2: u32 = CAN_TSR_TXOK2_Msk;
pub const CAN_TSR_ALST2_Pos: u32 = 18;
pub const CAN_TSR_ALST2_Msk: u32 = 0x1 << CAN_TSR_ALST2_Pos;
pub const CAN_TSR_ALST2: u32 = CAN_TSR_ALST2_Msk;
pub const CAN_TSR_TERR2_Pos: u32 = 19;
pub const CAN_TSR_TERR2_Msk: u32 = 0x1 << CAN_TSR_TERR2_Pos;
pub const CAN_TSR_TERR2: u32 = CAN_TSR_TERR2_Msk;
pub const CAN_TSR_ABRQ2_Pos: u32 = 23;
pub const CAN_TSR_ABRQ2_Msk: u32 = 0x1 << CAN_TSR_ABRQ2_Pos;
pub const CAN_TSR_ABRQ2: u32 = CAN_TSR_ABRQ2_Msk;
pub const CAN_TSR_CODE_Pos: u32 = 24;
pub const CAN_TSR_CODE_Msk: u32 = 0x3 << CAN_TSR_CODE_Pos;
pub const CAN_TSR_CODE: u32 = CAN_TSR_CODE_Msk;
pub const CAN_TSR_TME_Pos: u32 = 26;
pub const CAN_TSR_TME_Msk: u32 = 0x7 << CAN_TSR_TME_Pos;
pub const CAN_TSR_TME: u32 = CAN_TSR_TME_Msk;
pub const CAN_TSR_TME0_Pos: u32 = 26;
pub const CAN_TSR_TME0_Msk: u32 = 0x1 << CAN_TSR_TME0_Pos;
pub const CAN_TSR_TME0: u32 = CAN_TSR_TME0_Msk;
pub const CAN_TSR_TME1_Pos: u32 = 27;
pub const CAN_TSR_TME1_Msk: u32 = 0x1 << CAN_TSR_TME1_Pos;
pub const CAN_TSR_TME1: u32 = CAN_TSR_TME1_Msk;
pub const CAN_TSR_TME2_Pos: u32 = 28;
pub const CAN_TSR_TME2_Msk: u32 = 0x1 << CAN_TSR_TME2_Pos;
pub const CAN_TSR_TME2: u32 = CAN_TSR_TME2_Msk;
pub const CAN_TSR_LOW_Pos: u32 = 29;
pub const CAN_TSR_LOW_Msk: u32 = 0x7 << CAN_TSR_LOW_Pos;
pub const CAN_TSR_LOW: u32 = CAN_TSR_LOW_Msk;
pub const CAN_TSR_LOW0_Pos: u32 = 29;
pub const CAN_TSR_LOW0_Msk: u32 = 0x1 << CAN_TSR_LOW0_Pos;
pub const CAN_TSR_LOW0: u32 = CAN_TSR_LOW0_Msk;
pub const CAN_TSR_LOW1_Pos: u32 = 30;
pub const CAN_TSR_LOW1_Msk: u32 = 0x1 << CAN_TSR_LOW1_Pos;
pub const CAN_TSR_LOW1: u32 = CAN_TSR_LOW1_Msk;
pub const CAN_TSR_LOW2_Pos: u32 = 31;
pub const CAN_TSR_LOW2_Msk: u32 = 0x1 << CAN_TSR_LOW2_Pos;
pub const CAN_TSR_LOW2: u32 = CAN_TSR_LOW2_Msk;
pub const CAN_RF0R_FMP0_Pos: u32 = 0;
pub const CAN_RF0R_FMP0_Msk: u32 = 0x3 << CAN_RF0R_FMP0_Pos;
pub const CAN_RF0R_FMP0: u32 = CAN_RF0R_FMP0_Msk;
pub const CAN_RF0R_FULL0_Pos: u32 = 3;
pub const CAN_RF0R_FULL0_Msk: u32 = 0x1 << CAN_RF0R_FULL0_Pos;
pub const CAN_RF0R_FULL0: u32 = CAN_RF0R_FULL0_Msk;
pub const CAN_RF0R_FOVR0_Pos: u32 = 4;
pub const CAN_RF0R_FOVR0_Msk: u32 = 0x1 << CAN_RF0R_FOVR0_Pos;
pub const CAN_RF0R_FOVR0: u32 = CAN_RF0R_FOVR0_Msk;
pub const CAN_RF0R_RFOM0_Pos: u32 = 5;
pub const CAN_RF0R_RFOM0_Msk: u32 = 0x1 << CAN_RF0R_RFOM0_Pos;
pub const CAN_RF0R_RFOM0: u32 = CAN_RF0R_RFOM0_Msk;
pub const CAN_RF1R_FMP1_Pos: u32 = 0;
pub const CAN_RF1R_FMP1_Msk: u32 = 0x3 << CAN_RF1R_FMP1_Pos;
pub const CAN_RF1R_FMP1: u32 = CAN_RF1R_FMP1_Msk;
pub const CAN_RF1R_FULL1_Pos: u32 = 3;
pub const CAN_RF1R_FULL1_Msk: u32 = 0x1 << CAN_RF1R_FULL1_Pos;
pub const CAN_RF1R_FULL1: u32 = CAN_RF1R_FULL1_Msk;
pub const CAN_RF1R_FOVR1_Pos: u32 = 4;
pub const CAN_RF1R_FOVR1_Msk: u32 = 0x1 << CAN_RF1R_FOVR1_Pos;
pub const CAN_RF1R_FOVR1: u32 = CAN_RF1R_FOVR1_Msk;
pub const CAN_RF1R_RFOM1_Pos: u32 = 5;
pub const CAN_RF1R_RFOM1_Msk: u32 = 0x1 << CAN_RF1R_RFOM1_Pos;
pub const CAN_RF1R_RFOM1: u32 = CAN_RF1R_RFOM1_Msk;
pub const CAN_IER_TMEIE_Pos: u32 = 0;
pub const CAN_IER_TMEIE_Msk: u32 = 0x1 << CAN_IER_TMEIE_Pos;
pub const CAN_IER_TMEIE: u32 = CAN_IER_TMEIE_Msk;
pub const CAN_IER_FMPIE0_Pos: u32 = 1;
pub const CAN_IER_FMPIE0_Msk: u32 = 0x1 << CAN_IER_FMPIE0_Pos;
pub const CAN_IER_FMPIE0: u32 = CAN_IER_FMPIE0_Msk;
pub const CAN_IER_FFIE0_Pos: u32 = 2;
pub const CAN_IER_FFIE0_Msk: u32 = 0x1 << CAN_IER_FFIE0_Pos;
pub const CAN_IER_FFIE0: u32 = CAN_IER_FFIE0_Msk;
pub const CAN_IER_FOVIE0_Pos: u32 = 3;
pub const CAN_IER_FOVIE0_Msk: u32 = 0x1 << CAN_IER_FOVIE0_Pos;
pub const CAN_IER_FOVIE0: u32 = CAN_IER_FOVIE0_Msk;
pub const CAN_IER_FMPIE1_Pos: u32 = 4;
pub const CAN_IER_FMPIE1_Msk: u32 = 0x1 << CAN_IER_FMPIE1_Pos;
pub const CAN_IER_FMPIE1: u32 = CAN_IER_FMPIE1_Msk;
pub const CAN_IER_FFIE1_Pos: u32 = 5;
pub const CAN_IER_FFIE1_Msk: u32 = 0x1 << CAN_IER_FFIE1_Pos;
pub const CAN_IER_FFIE1: u32 = CAN_IER_FFIE1_Msk;
pub const CAN_IER_FOVIE1_Pos: u32 = 6;
pub const CAN_IER_FOVIE1_Msk: u32 = 0x1 << CAN_IER_FOVIE1_Pos;
pub const CAN_IER_FOVIE1: u32 = CAN_IER_FOVIE1_Msk;
pub const CAN_IER_EWGIE_Pos: u32 = 8;
pub const CAN_IER_EWGIE_Msk: u32 = 0x1 << CAN_IER_EWGIE_Pos;
pub const CAN_IER_EWGIE: u32 = CAN_IER_EWGIE_Msk;
pub const CAN_IER_EPVIE_Pos: u32 = 9;
pub const CAN_IER_EPVIE_Msk: u32 = 0x1 << CAN_IER_EPVIE_Pos;
pub const CAN_IER_EPVIE: u32 = CAN_IER_EPVIE_Msk;
pub const CAN_IER_BOFIE_Pos: u32 = 10;
pub const CAN_IER_BOFIE_Msk: u32 = 0x1 << CAN_IER_BOFIE_Pos;
pub const CAN_IER_BOFIE: u32 = CAN_IER_BOFIE_Msk;
pub const CAN_IER_LECIE_Pos: u32 = 11;
pub const CAN_IER_LECIE_Msk: u32 = 0x1 << CAN_IER_LECIE_Pos;
pub const CAN_IER_LECIE: u32 = CAN_IER_LECIE_Msk;
pub const CAN_IER_ERRIE_Pos: u32 = 15;
pub const CAN_IER_ERRIE_Msk: u32 = 0x1 << CAN_IER_ERRIE_Pos;
pub const CAN_IER_ERRIE: u32 = CAN_IER_ERRIE_Msk;
pub const CAN_IER_WKUIE_Pos: u32 = 16;
pub const CAN_IER_WKUIE_Msk: u32 = 0x1 << CAN_IER_WKUIE_Pos;
pub const CAN_IER_WKUIE: u32 = CAN_IER_WKUIE_Msk;
pub const CAN_IER_SLKIE_Pos: u32 = 17;
pub const CAN_IER_SLKIE_Msk: u32 = 0x1 << CAN_IER_SLKIE_Pos;
pub const CAN_IER_SLKIE: u32 = CAN_IER_SLKIE_Msk;
pub const CAN_ESR_EWGF_Pos: u32 = 0;
pub const CAN_ESR_EWGF_Msk: u32 = 0x1 << CAN_ESR_EWGF_Pos;
pub const CAN_ESR_EWGF: u32 = CAN_ESR_EWGF_Msk;
pub const CAN_ESR_EPVF_Pos: u32 = 1;
pub const CAN_ESR_EPVF_Msk: u32 = 0x1 << CAN_ESR_EPVF_Pos;
pub const CAN_ESR_EPVF: u32 = CAN_ESR_EPVF_Msk;
pub const CAN_ESR_BOFF_Pos: u32 = 2;
pub const CAN_ESR_BOFF_Msk: u32 = 0x1 << CAN_ESR_BOFF_Pos;
pub const CAN_ESR_BOFF: u32 = CAN_ESR_BOFF_Msk;
pub const CAN_ESR_LEC_Pos: u32 = 4;
pub const CAN_ESR_LEC_Msk: u32 = 0x7 << CAN_ESR_LEC_Pos;
pub const CAN_ESR_LEC: u32 = CAN_ESR_LEC_Msk;
pub const CAN_ESR_LEC_0: u32 = 0x1 << CAN_ESR_LEC_Pos;
pub const CAN_ESR_LEC_1: u32 = 0x2 << CAN_ESR_LEC_Pos;
pub const CAN_ESR_LEC_2: u32 = 0x4 << CAN_ESR_LEC_Pos;
pub const CAN_ESR_TEC_Pos: u32 = 16;
pub const CAN_ESR_TEC_Msk: u32 = 0xFF << CAN_ESR_TEC_Pos;
pub const CAN_ESR_TEC: u32 = CAN_ESR_TEC_Msk;
pub const CAN_ESR_REC_Pos: u32 = 24;
pub const CAN_ESR_REC_Msk: u32 = 0xFF << CAN_ESR_REC_Pos;
pub const CAN_ESR_REC: u32 = CAN_ESR_REC_Msk;
pub const CAN_BTR_BRP_Pos: u32 = 0;
pub const CAN_BTR_BRP_Msk: u32 = 0x3FF << CAN_BTR_BRP_Pos;
pub const CAN_BTR_BRP: u32 = CAN_BTR_BRP_Msk;
pub const CAN_BTR_TS1_Pos: u32 = 16;
pub const CAN_BTR_TS1_Msk: u32 = 0xF << CAN_BTR_TS1_Pos;
pub const CAN_BTR_TS1: u32 = CAN_BTR_TS1_Msk;
pub const CAN_BTR_TS1_0: u32 = 0x1 << CAN_BTR_TS1_Pos;
pub const CAN_BTR_TS1_1: u32 = 0x2 << CAN_BTR_TS1_Pos;
pub const CAN_BTR_TS1_2: u32 = 0x4 << CAN_BTR_TS1_Pos;
pub const CAN_BTR_TS1_3: u32 = 0x8 << CAN_BTR_TS1_Pos;
pub const CAN_BTR_TS2_Pos: u32 = 20;
pub const CAN_BTR_TS2_Msk: u32 = 0x7 << CAN_BTR_TS2_Pos;
pub const CAN_BTR_TS2: u32 = CAN_BTR_TS2_Msk;
pub const CAN_BTR_TS2_0: u32 = 0x1 << CAN_BTR_TS2_Pos;
pub const CAN_BTR_TS2_1: u32 = 0x2 << CAN_BTR_TS2_Pos;
pub const CAN_BTR_TS2_2: u32 = 0x4 << CAN_BTR_TS2_Pos;
pub const CAN_BTR_SJW_Pos: u32 = 24;
pub const CAN_BTR_SJW_Msk: u32 = 0x3 << CAN_BTR_SJW_Pos;
pub const CAN_BTR_SJW: u32 = CAN_BTR_SJW_Msk;
pub const CAN_BTR_SJW_0: u32 = 0x1 << CAN_BTR_SJW_Pos;
pub const CAN_BTR_SJW_1: u32 = 0x2 << CAN_BTR_SJW_Pos;
pub const CAN_BTR_LBKM_Pos: u32 = 30;
pub const CAN_BTR_LBKM_Msk: u32 = 0x1 << CAN_BTR_LBKM_Pos;
pub const CAN_BTR_LBKM: u32 = CAN_BTR_LBKM_Msk;
pub const CAN_BTR_SILM_Pos: u32 = 31;
pub const CAN_BTR_SILM_Msk: u32 = 0x1 << CAN_BTR_SILM_Pos;
pub const CAN_BTR_SILM: u32 = CAN_BTR_SILM_Msk;
pub const CAN_TI0R_TXRQ_Pos: u32 = 0;
pub const CAN_TI0R_TXRQ_Msk: u32 = 0x1 << CAN_TI0R_TXRQ_Pos;
pub const CAN_TI0R_TXRQ: u32 = CAN_TI0R_TXRQ_Msk;
pub const CAN_TI0R_RTR_Pos: u32 = 1;
pub const CAN_TI0R_RTR_Msk: u32 = 0x1 << CAN_TI0R_RTR_Pos;
pub const CAN_TI0R_RTR: u32 = CAN_TI0R_RTR_Msk;
pub const CAN_TI0R_IDE_Pos: u32 = 2;
pub const CAN_TI0R_IDE_Msk: u32 = 0x1 << CAN_TI0R_IDE_Pos;
pub const CAN_TI0R_IDE: u32 = CAN_TI0R_IDE_Msk;
pub const CAN_TI0R_EXID_Pos: u32 = 3;
pub const CAN_TI0R_EXID_Msk: u32 = 0x3FFFF << CAN_TI0R_EXID_Pos;
pub const CAN_TI0R_EXID: u32 = CAN_TI0R_EXID_Msk;
pub const CAN_TI0R_STID_Pos: u32 = 21;
pub const CAN_TI0R_STID_Msk: u32 = 0x7FF << CAN_TI0R_STID_Pos;
pub const CAN_TI0R_STID: u32 = CAN_TI0R_STID_Msk;
pub const CAN_TDT0R_DLC_Pos: u32 = 0;
pub const CAN_TDT0R_DLC_Msk: u32 = 0xF << CAN_TDT0R_DLC_Pos;
pub const CAN_TDT0R_DLC: u32 = CAN_TDT0R_DLC_Msk;
pub const CAN_TDT0R_TGT_Pos: u32 = 8;
pub const CAN_TDT0R_TGT_Msk: u32 = 0x1 << CAN_TDT0R_TGT_Pos;
pub const CAN_TDT0R_TGT: u32 = CAN_TDT0R_TGT_Msk;
pub const CAN_TDT0R_TIME_Pos: u32 = 16;
pub const CAN_TDT0R_TIME_Msk: u32 = 0xFFFF << CAN_TDT0R_TIME_Pos;
pub const CAN_TDT0R_TIME: u32 = CAN_TDT0R_TIME_Msk;
pub const CAN_TDL0R_DATA0_Pos: u32 = 0;
pub const CAN_TDL0R_DATA0_Msk: u32 = 0xFF << CAN_TDL0R_DATA0_Pos;
pub const CAN_TDL0R_DATA0: u32 = CAN_TDL0R_DATA0_Msk;
pub const CAN_TDL0R_DATA1_Pos: u32 = 8;
pub const CAN_TDL0R_DATA1_Msk: u32 = 0xFF << CAN_TDL0R_DATA1_Pos;
pub const CAN_TDL0R_DATA1: u32 = CAN_TDL0R_DATA1_Msk;
pub const CAN_TDL0R_DATA2_Pos: u32 = 16;
pub const CAN_TDL0R_DATA2_Msk: u32 = 0xFF << CAN_TDL0R_DATA2_Pos;
pub const CAN_TDL0R_DATA2: u32 = CAN_TDL0R_DATA2_Msk;
pub const CAN_TDL0R_DATA3_Pos: u32 = 24;
pub const CAN_TDL0R_DATA3_Msk: u32 = 0xFF << CAN_TDL0R_DATA3_Pos;
pub const CAN_TDL0R_DATA3: u32 = CAN_TDL0R_DATA3_Msk;
pub const CAN_TDH0R_DATA4_Pos: u32 = 0;
pub const CAN_TDH0R_DATA4_Msk: u32 = 0xFF << CAN_TDH0R_DATA4_Pos;
pub const CAN_TDH0R_DATA4: u32 = CAN_TDH0R_DATA4_Msk;
pub const CAN_TDH0R_DATA5_Pos: u32 = 8;
pub const CAN_TDH0R_DATA5_Msk: u32 = 0xFF << CAN_TDH0R_DATA5_Pos;
pub const CAN_TDH0R_DATA5: u32 = CAN_TDH0R_DATA5_Msk;
pub const CAN_TDH0R_DATA6_Pos: u32 = 16;
pub const CAN_TDH0R_DATA6_Msk: u32 = 0xFF << CAN_TDH0R_DATA6_Pos;
pub const CAN_TDH0R_DATA6: u32 = CAN_TDH0R_DATA6_Msk;
pub const CAN_TDH0R_DATA7_Pos: u32 = 24;
pub const CAN_TDH0R_DATA7_Msk: u32 = 0xFF << CAN_TDH0R_DATA7_Pos;
pub const CAN_TDH0R_DATA7: u32 = CAN_TDH0R_DATA7_Msk;
pub const CAN_TI1R_TXRQ_Pos: u32 = 0;
pub const CAN_TI1R_TXRQ_Msk: u32 = 0x1 << CAN_TI1R_TXRQ_Pos;
pub const CAN_TI1R_TXRQ: u32 = CAN_TI1R_TXRQ_Msk;
pub const CAN_TI1R_RTR_Pos: u32 = 1;
pub const CAN_TI1R_RTR_Msk: u32 = 0x1 << CAN_TI1R_RTR_Pos;
pub const CAN_TI1R_RTR: u32 = CAN_TI1R_RTR_Msk;
pub const CAN_TI1R_IDE_Pos: u32 = 2;
pub const CAN_TI1R_IDE_Msk: u32 = 0x1 << CAN_TI1R_IDE_Pos;
pub const CAN_TI1R_IDE: u32 = CAN_TI1R_IDE_Msk;
pub const CAN_TI1R_EXID_Pos: u32 = 3;
pub const CAN_TI1R_EXID_Msk: u32 = 0x3FFFF << CAN_TI1R_EXID_Pos;
pub const CAN_TI1R_EXID: u32 = CAN_TI1R_EXID_Msk;
pub const CAN_TI1R_STID_Pos: u32 = 21;
pub const CAN_TI1R_STID_Msk: u32 = 0x7FF << CAN_TI1R_STID_Pos;
pub const CAN_TI1R_STID: u32 = CAN_TI1R_STID_Msk;
pub const CAN_TDT1R_DLC_Pos: u32 = 0;
pub const CAN_TDT1R_DLC_Msk: u32 = 0xF << CAN_TDT1R_DLC_Pos;
pub const CAN_TDT1R_DLC: u32 = CAN_TDT1R_DLC_Msk;
pub const CAN_TDT1R_TGT_Pos: u32 = 8;
pub const CAN_TDT1R_TGT_Msk: u32 = 0x1 << CAN_TDT1R_TGT_Pos;
pub const CAN_TDT1R_TGT: u32 = CAN_TDT1R_TGT_Msk;
pub const CAN_TDT1R_TIME_Pos: u32 = 16;
pub const CAN_TDT1R_TIME_Msk: u32 = 0xFFFF << CAN_TDT1R_TIME_Pos;
pub const CAN_TDT1R_TIME: u32 = CAN_TDT1R_TIME_Msk;
pub const CAN_TDL1R_DATA0_Pos: u32 = 0;
pub const CAN_TDL1R_DATA0_Msk: u32 = 0xFF << CAN_TDL1R_DATA0_Pos;
pub const CAN_TDL1R_DATA0: u32 = CAN_TDL1R_DATA0_Msk;
pub const CAN_TDL1R_DATA1_Pos: u32 = 8;
pub const CAN_TDL1R_DATA1_Msk: u32 = 0xFF << CAN_TDL1R_DATA1_Pos;
pub const CAN_TDL1R_DATA1: u32 = CAN_TDL1R_DATA1_Msk;
pub const CAN_TDL1R_DATA2_Pos: u32 = 16;
pub const CAN_TDL1R_DATA2_Msk: u32 = 0xFF << CAN_TDL1R_DATA2_Pos;
pub const CAN_TDL1R_DATA2: u32 = CAN_TDL1R_DATA2_Msk;
pub const CAN_TDL1R_DATA3_Pos: u32 = 24;
pub const CAN_TDL1R_DATA3_Msk: u32 = 0xFF << CAN_TDL1R_DATA3_Pos;
pub const CAN_TDL1R_DATA3: u32 = CAN_TDL1R_DATA3_Msk;
pub const CAN_TDH1R_DATA4_Pos: u32 = 0;
pub const CAN_TDH1R_DATA4_Msk: u32 = 0xFF << CAN_TDH1R_DATA4_Pos;
pub const CAN_TDH1R_DATA4: u32 = CAN_TDH1R_DATA4_Msk;
pub const CAN_TDH1R_DATA5_Pos: u32 = 8;
pub const CAN_TDH1R_DATA5_Msk: u32 = 0xFF << CAN_TDH1R_DATA5_Pos;
pub const CAN_TDH1R_DATA5: u32 = CAN_TDH1R_DATA5_Msk;
pub const CAN_TDH1R_DATA6_Pos: u32 = 16;
pub const CAN_TDH1R_DATA6_Msk: u32 = 0xFF << CAN_TDH1R_DATA6_Pos;
pub const CAN_TDH1R_DATA6: u32 = CAN_TDH1R_DATA6_Msk;
pub const CAN_TDH1R_DATA7_Pos: u32 = 24;
pub const CAN_TDH1R_DATA7_Msk: u32 = 0xFF << CAN_TDH1R_DATA7_Pos;
pub const CAN_TDH1R_DATA7: u32 = CAN_TDH1R_DATA7_Msk;
pub const CAN_TI2R_TXRQ_Pos: u32 = 0;
pub const CAN_TI2R_TXRQ_Msk: u32 = 0x1 << CAN_TI2R_TXRQ_Pos;
pub const CAN_TI2R_TXRQ: u32 = CAN_TI2R_TXRQ_Msk;
pub const CAN_TI2R_RTR_Pos: u32 = 1;
pub const CAN_TI2R_RTR_Msk: u32 = 0x1 << CAN_TI2R_RTR_Pos;
pub const CAN_TI2R_RTR: u32 = CAN_TI2R_RTR_Msk;
pub const CAN_TI2R_IDE_Pos: u32 = 2;
pub const CAN_TI2R_IDE_Msk: u32 = 0x1 << CAN_TI2R_IDE_Pos;
pub const CAN_TI2R_IDE: u32 = CAN_TI2R_IDE_Msk;
pub const CAN_TI2R_EXID_Pos: u32 = 3;
pub const CAN_TI2R_EXID_Msk: u32 = 0x3FFFF << CAN_TI2R_EXID_Pos;
pub const CAN_TI2R_EXID: u32 = CAN_TI2R_EXID_Msk;
pub const CAN_TI2R_STID_Pos: u32 = 21;
pub const CAN_TI2R_STID_Msk: u32 = 0x7FF << CAN_TI2R_STID_Pos;
pub const CAN_TI2R_STID: u32 = CAN_TI2R_STID_Msk;
pub const CAN_TDT2R_DLC_Pos: u32 = 0;
pub const CAN_TDT2R_DLC_Msk: u32 = 0xF << CAN_TDT2R_DLC_Pos;
pub const CAN_TDT2R_DLC: u32 = CAN_TDT2R_DLC_Msk;
pub const CAN_TDT2R_TGT_Pos: u32 = 8;
pub const CAN_TDT2R_TGT_Msk: u32 = 0x1 << CAN_TDT2R_TGT_Pos;
pub const CAN_TDT2R_TGT: u32 = CAN_TDT2R_TGT_Msk;
pub const CAN_TDT2R_TIME_Pos: u32 = 16;
pub const CAN_TDT2R_TIME_Msk: u32 = 0xFFFF << CAN_TDT2R_TIME_Pos;
pub const CAN_TDT2R_TIME: u32 = CAN_TDT2R_TIME_Msk;
pub const CAN_TDL2R_DATA0_Pos: u32 = 0;
pub const CAN_TDL2R_DATA0_Msk: u32 = 0xFF << CAN_TDL2R_DATA0_Pos;
pub const CAN_TDL2R_DATA0: u32 = CAN_TDL2R_DATA0_Msk;
pub const CAN_TDL2R_DATA1_Pos: u32 = 8;
pub const CAN_TDL2R_DATA1_Msk: u32 = 0xFF << CAN_TDL2R_DATA1_Pos;
pub const CAN_TDL2R_DATA1: u32 = CAN_TDL2R_DATA1_Msk;
pub const CAN_TDL2R_DATA2_Pos: u32 = 16;
pub const CAN_TDL2R_DATA2_Msk: u32 = 0xFF << CAN_TDL2R_DATA2_Pos;
pub const CAN_TDL2R_DATA2: u32 = CAN_TDL2R_DATA2_Msk;
pub const CAN_TDL2R_DATA3_Pos: u32 = 24;
pub const CAN_TDL2R_DATA3_Msk: u32 = 0xFF << CAN_TDL2R_DATA3_Pos;
pub const CAN_TDL2R_DATA3: u32 = CAN_TDL2R_DATA3_Msk;
pub const CAN_TDH2R_DATA4_Pos: u32 = 0;
pub const CAN_TDH2R_DATA4_Msk: u32 = 0xFF << CAN_TDH2R_DATA4_Pos;
pub const CAN_TDH2R_DATA4: u32 = CAN_TDH2R_DATA4_Msk;
pub const CAN_TDH2R_DATA5_Pos: u32 = 8;
pub const CAN_TDH2R_DATA5_Msk: u32 = 0xFF << CAN_TDH2R_DATA5_Pos;
pub const CAN_TDH2R_DATA5: u32 = CAN_TDH2R_DATA5_Msk;
pub const CAN_TDH2R_DATA6_Pos: u32 = 16;
pub const CAN_TDH2R_DATA6_Msk: u32 = 0xFF << CAN_TDH2R_DATA6_Pos;
pub const CAN_TDH2R_DATA6: u32 = CAN_TDH2R_DATA6_Msk;
pub const CAN_TDH2R_DATA7_Pos: u32 = 24;
pub const CAN_TDH2R_DATA7_Msk: u32 = 0xFF << CAN_TDH2R_DATA7_Pos;
pub const CAN_TDH2R_DATA7: u32 = CAN_TDH2R_DATA7_Msk;
pub const CAN_RI0R_RTR_Pos: u32 = 1;
pub const CAN_RI0R_RTR_Msk: u32 = 0x1 << CAN_RI0R_RTR_Pos;
pub const CAN_RI0R_RTR: u32 = CAN_RI0R_RTR_Msk;
pub const CAN_RI0R_IDE_Pos: u32 = 2;
pub const CAN_RI0R_IDE_Msk: u32 = 0x1 << CAN_RI0R_IDE_Pos;
pub const CAN_RI0R_IDE: u32 = CAN_RI0R_IDE_Msk;
pub const CAN_RI0R_EXID_Pos: u32 = 3;
pub const CAN_RI0R_EXID_Msk: u32 = 0x3FFFF << CAN_RI0R_EXID_Pos;
pub const CAN_RI0R_EXID: u32 = CAN_RI0R_EXID_Msk;
pub const CAN_RI0R_STID_Pos: u32 = 21;
pub const CAN_RI0R_STID_Msk: u32 = 0x7FF << CAN_RI0R_STID_Pos;
pub const CAN_RI0R_STID: u32 = CAN_RI0R_STID_Msk;
pub const CAN_RDT0R_DLC_Pos: u32 = 0;
pub const CAN_RDT0R_DLC_Msk: u32 = 0xF << CAN_RDT0R_DLC_Pos;
pub const CAN_RDT0R_DLC: u32 = CAN_RDT0R_DLC_Msk;
pub const CAN_RDT0R_FMI_Pos: u32 = 8;
pub const CAN_RDT0R_FMI_Msk: u32 = 0xFF << CAN_RDT0R_FMI_Pos;
pub const CAN_RDT0R_FMI: u32 = CAN_RDT0R_FMI_Msk;
pub const CAN_RDT0R_TIME_Pos: u32 = 16;
pub const CAN_RDT0R_TIME_Msk: u32 = 0xFFFF << CAN_RDT0R_TIME_Pos;
pub const CAN_RDT0R_TIME: u32 = CAN_RDT0R_TIME_Msk;
pub const CAN_RDL0R_DATA0_Pos: u32 = 0;
pub const CAN_RDL0R_DATA0_Msk: u32 = 0xFF << CAN_RDL0R_DATA0_Pos;
pub const CAN_RDL0R_DATA0: u32 = CAN_RDL0R_DATA0_Msk;
pub const CAN_RDL0R_DATA1_Pos: u32 = 8;
pub const CAN_RDL0R_DATA1_Msk: u32 = 0xFF << CAN_RDL0R_DATA1_Pos;
pub const CAN_RDL0R_DATA1: u32 = CAN_RDL0R_DATA1_Msk;
pub const CAN_RDL0R_DATA2_Pos: u32 = 16;
pub const CAN_RDL0R_DATA2_Msk: u32 = 0xFF << CAN_RDL0R_DATA2_Pos;
pub const CAN_RDL0R_DATA2: u32 = CAN_RDL0R_DATA2_Msk;
pub const CAN_RDL0R_DATA3_Pos: u32 = 24;
pub const CAN_RDL0R_DATA3_Msk: u32 = 0xFF << CAN_RDL0R_DATA3_Pos;
pub const CAN_RDL0R_DATA3: u32 = CAN_RDL0R_DATA3_Msk;
pub const CAN_RDH0R_DATA4_Pos: u32 = 0;
pub const CAN_RDH0R_DATA4_Msk: u32 = 0xFF << CAN_RDH0R_DATA4_Pos;
pub const CAN_RDH0R_DATA4: u32 = CAN_RDH0R_DATA4_Msk;
pub const CAN_RDH0R_DATA5_Pos: u32 = 8;
pub const CAN_RDH0R_DATA5_Msk: u32 = 0xFF << CAN_RDH0R_DATA5_Pos;
pub const CAN_RDH0R_DATA5: u32 = CAN_RDH0R_DATA5_Msk;
pub const CAN_RDH0R_DATA6_Pos: u32 = 16;
pub const CAN_RDH0R_DATA6_Msk: u32 = 0xFF << CAN_RDH0R_DATA6_Pos;
pub const CAN_RDH0R_DATA6: u32 = CAN_RDH0R_DATA6_Msk;
pub const CAN_RDH0R_DATA7_Pos: u32 = 24;
pub const CAN_RDH0R_DATA7_Msk: u32 = 0xFF << CAN_RDH0R_DATA7_Pos;
pub const CAN_RDH0R_DATA7: u32 = CAN_RDH0R_DATA7_Msk;
pub const CAN_RI1R_RTR_Pos: u32 = 1;
pub const CAN_RI1R_RTR_Msk: u32 = 0x1 << CAN_RI1R_RTR_Pos;
pub const CAN_RI1R_RTR: u32 = CAN_RI1R_RTR_Msk;
pub const CAN_RI1R_IDE_Pos: u32 = 2;
pub const CAN_RI1R_IDE_Msk: u32 = 0x1 << CAN_RI1R_IDE_Pos;
pub const CAN_RI1R_IDE: u32 = CAN_RI1R_IDE_Msk;
pub const CAN_RI1R_EXID_Pos: u32 = 3;
pub const CAN_RI1R_EXID_Msk: u32 = 0x3FFFF << CAN_RI1R_EXID_Pos;
pub const CAN_RI1R_EXID: u32 = CAN_RI1R_EXID_Msk;
pub const CAN_RI1R_STID_Pos: u32 = 21;
pub const CAN_RI1R_STID_Msk: u32 = 0x7FF << CAN_RI1R_STID_Pos;
pub const CAN_RI1R_STID: u32 = CAN_RI1R_STID_Msk;
pub const CAN_RDT1R_DLC_Pos: u32 = 0;
pub const CAN_RDT1R_DLC_Msk: u32 = 0xF << CAN_RDT1R_DLC_Pos;
pub const CAN_RDT1R_DLC: u32 = CAN_RDT1R_DLC_Msk;
pub const CAN_RDT1R_FMI_Pos: u32 = 8;
pub const CAN_RDT1R_FMI_Msk: u32 = 0xFF << CAN_RDT1R_FMI_Pos;
pub const CAN_RDT1R_FMI: u32 = CAN_RDT1R_FMI_Msk;
pub const CAN_RDT1R_TIME_Pos: u32 = 16;
pub const CAN_RDT1R_TIME_Msk: u32 = 0xFFFF << CAN_RDT1R_TIME_Pos;
pub const CAN_RDT1R_TIME: u32 = CAN_RDT1R_TIME_Msk;
pub const CAN_RDL1R_DATA0_Pos: u32 = 0;
pub const CAN_RDL1R_DATA0_Msk: u32 = 0xFF << CAN_RDL1R_DATA0_Pos;
pub const CAN_RDL1R_DATA0: u32 = CAN_RDL1R_DATA0_Msk;
pub const CAN_RDL1R_DATA1_Pos: u32 = 8;
pub const CAN_RDL1R_DATA1_Msk: u32 = 0xFF << CAN_RDL1R_DATA1_Pos;
pub const CAN_RDL1R_DATA1: u32 = CAN_RDL1R_DATA1_Msk;
pub const CAN_RDL1R_DATA2_Pos: u32 = 16;
pub const CAN_RDL1R_DATA2_Msk: u32 = 0xFF << CAN_RDL1R_DATA2_Pos;
pub const CAN_RDL1R_DATA2: u32 = CAN_RDL1R_DATA2_Msk;
pub const CAN_RDL1R_DATA3_Pos: u32 = 24;
pub const CAN_RDL1R_DATA3_Msk: u32 = 0xFF << CAN_RDL1R_DATA3_Pos;
pub const CAN_RDL1R_DATA3: u32 = CAN_RDL1R_DATA3_Msk;
pub const CAN_RDH1R_DATA4_Pos: u32 = 0;
pub const CAN_RDH1R_DATA4_Msk: u32 = 0xFF << CAN_RDH1R_DATA4_Pos;
pub const CAN_RDH1R_DATA4: u32 = CAN_RDH1R_DATA4_Msk;
pub const CAN_RDH1R_DATA5_Pos: u32 = 8;
pub const CAN_RDH1R_DATA5_Msk: u32 = 0xFF << CAN_RDH1R_DATA5_Pos;
pub const CAN_RDH1R_DATA5: u32 = CAN_RDH1R_DATA5_Msk;
pub const CAN_RDH1R_DATA6_Pos: u32 = 16;
pub const CAN_RDH1R_DATA6_Msk: u32 = 0xFF << CAN_RDH1R_DATA6_Pos;
pub const CAN_RDH1R_DATA6: u32 = CAN_RDH1R_DATA6_Msk;
pub const CAN_RDH1R_DATA7_Pos: u32 = 24;
pub const CAN_RDH1R_DATA7_Msk: u32 = 0xFF << CAN_RDH1R_DATA7_Pos;
pub const CAN_RDH1R_DATA7: u32 = CAN_RDH1R_DATA7_Msk;
pub const CAN_FMR_FINIT_Pos: u32 = 0;
pub const CAN_FMR_FINIT_Msk: u32 = 0x1 << CAN_FMR_FINIT_Pos;
pub const CAN_FMR_FINIT: u32 = CAN_FMR_FINIT_Msk;
pub const CAN_FMR_CAN2SB_Pos: u32 = 8;
pub const CAN_FMR_CAN2SB_Msk: u32 = 0x3F << CAN_FMR_CAN2SB_Pos;
pub const CAN_FMR_CAN2SB: u32 = CAN_FMR_CAN2SB_Msk;
pub const CAN_FM1R_FBM_Pos: u32 = 0;
pub const CAN_FM1R_FBM_Msk: u32 = 0x3FFF << CAN_FM1R_FBM_Pos;
pub const CAN_FM1R_FBM: u32 = CAN_FM1R_FBM_Msk;
pub const CAN_FM1R_FBM0_Pos: u32 = 0;
pub const CAN_FM1R_FBM0_Msk: u32 = 0x1 << CAN_FM1R_FBM0_Pos;
pub const CAN_FM1R_FBM0: u32 = CAN_FM1R_FBM0_Msk;
pub const CAN_FM1R_FBM1_Pos: u32 = 1;
pub const CAN_FM1R_FBM1_Msk: u32 = 0x1 << CAN_FM1R_FBM1_Pos;
pub const CAN_FM1R_FBM1: u32 = CAN_FM1R_FBM1_Msk;
pub const CAN_FM1R_FBM2_Pos: u32 = 2;
pub const CAN_FM1R_FBM2_Msk: u32 = 0x1 << CAN_FM1R_FBM2_Pos;
pub const CAN_FM1R_FBM2: u32 = CAN_FM1R_FBM2_Msk;
pub const CAN_FM1R_FBM3_Pos: u32 = 3;
pub const CAN_FM1R_FBM3_Msk: u32 = 0x1 << CAN_FM1R_FBM3_Pos;
pub const CAN_FM1R_FBM3: u32 = CAN_FM1R_FBM3_Msk;
pub const CAN_FM1R_FBM4_Pos: u32 = 4;
pub const CAN_FM1R_FBM4_Msk: u32 = 0x1 << CAN_FM1R_FBM4_Pos;
pub const CAN_FM1R_FBM4: u32 = CAN_FM1R_FBM4_Msk;
pub const CAN_FM1R_FBM5_Pos: u32 = 5;
pub const CAN_FM1R_FBM5_Msk: u32 = 0x1 << CAN_FM1R_FBM5_Pos;
pub const CAN_FM1R_FBM5: u32 = CAN_FM1R_FBM5_Msk;
pub const CAN_FM1R_FBM6_Pos: u32 = 6;
pub const CAN_FM1R_FBM6_Msk: u32 = 0x1 << CAN_FM1R_FBM6_Pos;
pub const CAN_FM1R_FBM6: u32 = CAN_FM1R_FBM6_Msk;
pub const CAN_FM1R_FBM7_Pos: u32 = 7;
pub const CAN_FM1R_FBM7_Msk: u32 = 0x1 << CAN_FM1R_FBM7_Pos;
pub const CAN_FM1R_FBM7: u32 = CAN_FM1R_FBM7_Msk;
pub const CAN_FM1R_FBM8_Pos: u32 = 8;
pub const CAN_FM1R_FBM8_Msk: u32 = 0x1 << CAN_FM1R_FBM8_Pos;
pub const CAN_FM1R_FBM8: u32 = CAN_FM1R_FBM8_Msk;
pub const CAN_FM1R_FBM9_Pos: u32 = 9;
pub const CAN_FM1R_FBM9_Msk: u32 = 0x1 << CAN_FM1R_FBM9_Pos;
pub const CAN_FM1R_FBM9: u32 = CAN_FM1R_FBM9_Msk;
pub const CAN_FM1R_FBM10_Pos: u32 = 10;
pub const CAN_FM1R_FBM10_Msk: u32 = 0x1 << CAN_FM1R_FBM10_Pos;
pub const CAN_FM1R_FBM10: u32 = CAN_FM1R_FBM10_Msk;
pub const CAN_FM1R_FBM11_Pos: u32 = 11;
pub const CAN_FM1R_FBM11_Msk: u32 = 0x1 << CAN_FM1R_FBM11_Pos;
pub const CAN_FM1R_FBM11: u32 = CAN_FM1R_FBM11_Msk;
pub const CAN_FM1R_FBM12_Pos: u32 = 12;
pub const CAN_FM1R_FBM12_Msk: u32 = 0x1 << CAN_FM1R_FBM12_Pos;
pub const CAN_FM1R_FBM12: u32 = CAN_FM1R_FBM12_Msk;
pub const CAN_FM1R_FBM13_Pos: u32 = 13;
pub const CAN_FM1R_FBM13_Msk: u32 = 0x1 << CAN_FM1R_FBM13_Pos;
pub const CAN_FM1R_FBM13: u32 = CAN_FM1R_FBM13_Msk;
pub const CAN_FS1R_FSC_Pos: u32 = 0;
pub const CAN_FS1R_FSC_Msk: u32 = 0x3FFF << CAN_FS1R_FSC_Pos;
pub const CAN_FS1R_FSC: u32 = CAN_FS1R_FSC_Msk;
pub const CAN_FS1R_FSC0_Pos: u32 = 0;
pub const CAN_FS1R_FSC0_Msk: u32 = 0x1 << CAN_FS1R_FSC0_Pos;
pub const CAN_FS1R_FSC0: u32 = CAN_FS1R_FSC0_Msk;
pub const CAN_FS1R_FSC1_Pos: u32 = 1;
pub const CAN_FS1R_FSC1_Msk: u32 = 0x1 << CAN_FS1R_FSC1_Pos;
pub const CAN_FS1R_FSC1: u32 = CAN_FS1R_FSC1_Msk;
pub const CAN_FS1R_FSC2_Pos: u32 = 2;
pub const CAN_FS1R_FSC2_Msk: u32 = 0x1 << CAN_FS1R_FSC2_Pos;
pub const CAN_FS1R_FSC2: u32 = CAN_FS1R_FSC2_Msk;
pub const CAN_FS1R_FSC3_Pos: u32 = 3;
pub const CAN_FS1R_FSC3_Msk: u32 = 0x1 << CAN_FS1R_FSC3_Pos;
pub const CAN_FS1R_FSC3: u32 = CAN_FS1R_FSC3_Msk;
pub const CAN_FS1R_FSC4_Pos: u32 = 4;
pub const CAN_FS1R_FSC4_Msk: u32 = 0x1 << CAN_FS1R_FSC4_Pos;
pub const CAN_FS1R_FSC4: u32 = CAN_FS1R_FSC4_Msk;
pub const CAN_FS1R_FSC5_Pos: u32 = 5;
pub const CAN_FS1R_FSC5_Msk: u32 = 0x1 << CAN_FS1R_FSC5_Pos;
pub const CAN_FS1R_FSC5: u32 = CAN_FS1R_FSC5_Msk;
pub const CAN_FS1R_FSC6_Pos: u32 = 6;
pub const CAN_FS1R_FSC6_Msk: u32 = 0x1 << CAN_FS1R_FSC6_Pos;
pub const CAN_FS1R_FSC6: u32 = CAN_FS1R_FSC6_Msk;
pub const CAN_FS1R_FSC7_Pos: u32 = 7;
pub const CAN_FS1R_FSC7_Msk: u32 = 0x1 << CAN_FS1R_FSC7_Pos;
pub const CAN_FS1R_FSC7: u32 = CAN_FS1R_FSC7_Msk;
pub const CAN_FS1R_FSC8_Pos: u32 = 8;
pub const CAN_FS1R_FSC8_Msk: u32 = 0x1 << CAN_FS1R_FSC8_Pos;
pub const CAN_FS1R_FSC8: u32 = CAN_FS1R_FSC8_Msk;
pub const CAN_FS1R_FSC9_Pos: u32 = 9;
pub const CAN_FS1R_FSC9_Msk: u32 = 0x1 << CAN_FS1R_FSC9_Pos;
pub const CAN_FS1R_FSC9: u32 = CAN_FS1R_FSC9_Msk;
pub const CAN_FS1R_FSC10_Pos: u32 = 10;
pub const CAN_FS1R_FSC10_Msk: u32 = 0x1 << CAN_FS1R_FSC10_Pos;
pub const CAN_FS1R_FSC10: u32 = CAN_FS1R_FSC10_Msk;
pub const CAN_FS1R_FSC11_Pos: u32 = 11;
pub const CAN_FS1R_FSC11_Msk: u32 = 0x1 << CAN_FS1R_FSC11_Pos;
pub const CAN_FS1R_FSC11: u32 = CAN_FS1R_FSC11_Msk;
pub const CAN_FS1R_FSC12_Pos: u32 = 12;
pub const CAN_FS1R_FSC12_Msk: u32 = 0x1 << CAN_FS1R_FSC12_Pos;
pub const CAN_FS1R_FSC12: u32 = CAN_FS1R_FSC12_Msk;
pub const CAN_FS1R_FSC13_Pos: u32 = 13;
pub const CAN_FS1R_FSC13_Msk: u32 = 0x1 << CAN_FS1R_FSC13_Pos;
pub const CAN_FS1R_FSC13: u32 = CAN_FS1R_FSC13_Msk;
pub const CAN_FFA1R_FFA_Pos: u32 = 0;
pub const CAN_FFA1R_FFA_Msk: u32 = 0x3FFF << CAN_FFA1R_FFA_Pos;
pub const CAN_FFA1R_FFA: u32 = CAN_FFA1R_FFA_Msk;
pub const CAN_FFA1R_FFA0_Pos: u32 = 0;
pub const CAN_FFA1R_FFA0_Msk: u32 = 0x1 << CAN_FFA1R_FFA0_Pos;
pub const CAN_FFA1R_FFA0: u32 = CAN_FFA1R_FFA0_Msk;
pub const CAN_FFA1R_FFA1_Pos: u32 = 1;
pub const CAN_FFA1R_FFA1_Msk: u32 = 0x1 << CAN_FFA1R_FFA1_Pos;
pub const CAN_FFA1R_FFA1: u32 = CAN_FFA1R_FFA1_Msk;
pub const CAN_FFA1R_FFA2_Pos: u32 = 2;
pub const CAN_FFA1R_FFA2_Msk: u32 = 0x1 << CAN_FFA1R_FFA2_Pos;
pub const CAN_FFA1R_FFA2: u32 = CAN_FFA1R_FFA2_Msk;
pub const CAN_FFA1R_FFA3_Pos: u32 = 3;
pub const CAN_FFA1R_FFA3_Msk: u32 = 0x1 << CAN_FFA1R_FFA3_Pos;
pub const CAN_FFA1R_FFA3: u32 = CAN_FFA1R_FFA3_Msk;
pub const CAN_FFA1R_FFA4_Pos: u32 = 4;
pub const CAN_FFA1R_FFA4_Msk: u32 = 0x1 << CAN_FFA1R_FFA4_Pos;
pub const CAN_FFA1R_FFA4: u32 = CAN_FFA1R_FFA4_Msk;
pub const CAN_FFA1R_FFA5_Pos: u32 = 5;
pub const CAN_FFA1R_FFA5_Msk: u32 = 0x1 << CAN_FFA1R_FFA5_Pos;
pub const CAN_FFA1R_FFA5: u32 = CAN_FFA1R_FFA5_Msk;
pub const CAN_FFA1R_FFA6_Pos: u32 = 6;
pub const CAN_FFA1R_FFA6_Msk: u32 = 0x1 << CAN_FFA1R_FFA6_Pos;
pub const CAN_FFA1R_FFA6: u32 = CAN_FFA1R_FFA6_Msk;
pub const CAN_FFA1R_FFA7_Pos: u32 = 7;
pub const CAN_FFA1R_FFA7_Msk: u32 = 0x1 << CAN_FFA1R_FFA7_Pos;
pub const CAN_FFA1R_FFA7: u32 = CAN_FFA1R_FFA7_Msk;
pub const CAN_FFA1R_FFA8_Pos: u32 = 8;
pub const CAN_FFA1R_FFA8_Msk: u32 = 0x1 << CAN_FFA1R_FFA8_Pos;
pub const CAN_FFA1R_FFA8: u32 = CAN_FFA1R_FFA8_Msk;
pub const CAN_FFA1R_FFA9_Pos: u32 = 9;
pub const CAN_FFA1R_FFA9_Msk: u32 = 0x1 << CAN_FFA1R_FFA9_Pos;
pub const CAN_FFA1R_FFA9: u32 = CAN_FFA1R_FFA9_Msk;
pub const CAN_FFA1R_FFA10_Pos: u32 = 10;
pub const CAN_FFA1R_FFA10_Msk: u32 = 0x1 << CAN_FFA1R_FFA10_Pos;
pub const CAN_FFA1R_FFA10: u32 = CAN_FFA1R_FFA10_Msk;
pub const CAN_FFA1R_FFA11_Pos: u32 = 11;
pub const CAN_FFA1R_FFA11_Msk: u32 = 0x1 << CAN_FFA1R_FFA11_Pos;
pub const CAN_FFA1R_FFA11: u32 = CAN_FFA1R_FFA11_Msk;
pub const CAN_FFA1R_FFA12_Pos: u32 = 12;
pub const CAN_FFA1R_FFA12_Msk: u32 = 0x1 << CAN_FFA1R_FFA12_Pos;
pub const CAN_FFA1R_FFA12: u32 = CAN_FFA1R_FFA12_Msk;
pub const CAN_FFA1R_FFA13_Pos: u32 = 13;
pub const CAN_FFA1R_FFA13_Msk: u32 = 0x1 << CAN_FFA1R_FFA13_Pos;
pub const CAN_FFA1R_FFA13: u32 = CAN_FFA1R_FFA13_Msk;
pub const CAN_FA1R_FACT_Pos: u32 = 0;
pub const CAN_FA1R_FACT_Msk: u32 = 0x3FFF << CAN_FA1R_FACT_Pos;
pub const CAN_FA1R_FACT: u32 = CAN_FA1R_FACT_Msk;
pub const CAN_FA1R_FACT0_Pos: u32 = 0;
pub const CAN_FA1R_FACT0_Msk: u32 = 0x1 << CAN_FA1R_FACT0_Pos;
pub const CAN_FA1R_FACT0: u32 = CAN_FA1R_FACT0_Msk;
pub const CAN_FA1R_FACT1_Pos: u32 = 1;
pub const CAN_FA1R_FACT1_Msk: u32 = 0x1 << CAN_FA1R_FACT1_Pos;
pub const CAN_FA1R_FACT1: u32 = CAN_FA1R_FACT1_Msk;
pub const CAN_FA1R_FACT2_Pos: u32 = 2;
pub const CAN_FA1R_FACT2_Msk: u32 = 0x1 << CAN_FA1R_FACT2_Pos;
pub const CAN_FA1R_FACT2: u32 = CAN_FA1R_FACT2_Msk;
pub const CAN_FA1R_FACT3_Pos: u32 = 3;
pub const CAN_FA1R_FACT3_Msk: u32 = 0x1 << CAN_FA1R_FACT3_Pos;
pub const CAN_FA1R_FACT3: u32 = CAN_FA1R_FACT3_Msk;
pub const CAN_FA1R_FACT4_Pos: u32 = 4;
pub const CAN_FA1R_FACT4_Msk: u32 = 0x1 << CAN_FA1R_FACT4_Pos;
pub const CAN_FA1R_FACT4: u32 = CAN_FA1R_FACT4_Msk;
pub const CAN_FA1R_FACT5_Pos: u32 = 5;
pub const CAN_FA1R_FACT5_Msk: u32 = 0x1 << CAN_FA1R_FACT5_Pos;
pub const CAN_FA1R_FACT5: u32 = CAN_FA1R_FACT5_Msk;
pub const CAN_FA1R_FACT6_Pos: u32 = 6;
pub const CAN_FA1R_FACT6_Msk: u32 = 0x1 << CAN_FA1R_FACT6_Pos;
pub const CAN_FA1R_FACT6: u32 = CAN_FA1R_FACT6_Msk;
pub const CAN_FA1R_FACT7_Pos: u32 = 7;
pub const CAN_FA1R_FACT7_Msk: u32 = 0x1 << CAN_FA1R_FACT7_Pos;
pub const CAN_FA1R_FACT7: u32 = CAN_FA1R_FACT7_Msk;
pub const CAN_FA1R_FACT8_Pos: u32 = 8;
pub const CAN_FA1R_FACT8_Msk: u32 = 0x1 << CAN_FA1R_FACT8_Pos;
pub const CAN_FA1R_FACT8: u32 = CAN_FA1R_FACT8_Msk;
pub const CAN_FA1R_FACT9_Pos: u32 = 9;
pub const CAN_FA1R_FACT9_Msk: u32 = 0x1 << CAN_FA1R_FACT9_Pos;
pub const CAN_FA1R_FACT9: u32 = CAN_FA1R_FACT9_Msk;
pub const CAN_FA1R_FACT10_Pos: u32 = 10;
pub const CAN_FA1R_FACT10_Msk: u32 = 0x1 << CAN_FA1R_FACT10_Pos;
pub const CAN_FA1R_FACT10: u32 = CAN_FA1R_FACT10_Msk;
pub const CAN_FA1R_FACT11_Pos: u32 = 11;
pub const CAN_FA1R_FACT11_Msk: u32 = 0x1 << CAN_FA1R_FACT11_Pos;
pub const CAN_FA1R_FACT11: u32 = CAN_FA1R_FACT11_Msk;
pub const CAN_FA1R_FACT12_Pos: u32 = 12;
pub const CAN_FA1R_FACT12_Msk: u32 = 0x1 << CAN_FA1R_FACT12_Pos;
pub const CAN_FA1R_FACT12: u32 = CAN_FA1R_FACT12_Msk;
pub const CAN_FA1R_FACT13_Pos: u32 = 13;
pub const CAN_FA1R_FACT13_Msk: u32 = 0x1 << CAN_FA1R_FACT13_Pos;
pub const CAN_FA1R_FACT13: u32 = CAN_FA1R_FACT13_Msk;
pub const CAN_F0R1_FB0_Pos: u32 = 0;
pub const CAN_F0R1_FB0_Msk: u32 = 0x1 << CAN_F0R1_FB0_Pos;
pub const CAN_F0R1_FB0: u32 = CAN_F0R1_FB0_Msk;
pub const CAN_F0R1_FB1_Pos: u32 = 1;
pub const CAN_F0R1_FB1_Msk: u32 = 0x1 << CAN_F0R1_FB1_Pos;
pub const CAN_F0R1_FB1: u32 = CAN_F0R1_FB1_Msk;
pub const CAN_F0R1_FB2_Pos: u32 = 2;
pub const CAN_F0R1_FB2_Msk: u32 = 0x1 << CAN_F0R1_FB2_Pos;
pub const CAN_F0R1_FB2: u32 = CAN_F0R1_FB2_Msk;
pub const CAN_F0R1_FB3_Pos: u32 = 3;
pub const CAN_F0R1_FB3_Msk: u32 = 0x1 << CAN_F0R1_FB3_Pos;
pub const CAN_F0R1_FB3: u32 = CAN_F0R1_FB3_Msk;
pub const CAN_F0R1_FB4_Pos: u32 = 4;
pub const CAN_F0R1_FB4_Msk: u32 = 0x1 << CAN_F0R1_FB4_Pos;
pub const CAN_F0R1_FB4: u32 = CAN_F0R1_FB4_Msk;
pub const CAN_F0R1_FB5_Pos: u32 = 5;
pub const CAN_F0R1_FB5_Msk: u32 = 0x1 << CAN_F0R1_FB5_Pos;
pub const CAN_F0R1_FB5: u32 = CAN_F0R1_FB5_Msk;
pub const CAN_F0R1_FB6_Pos: u32 = 6;
pub const CAN_F0R1_FB6_Msk: u32 = 0x1 << CAN_F0R1_FB6_Pos;
pub const CAN_F0R1_FB6: u32 = CAN_F0R1_FB6_Msk;
pub const CAN_F0R1_FB7_Pos: u32 = 7;
pub const CAN_F0R1_FB7_Msk: u32 = 0x1 << CAN_F0R1_FB7_Pos;
pub const CAN_F0R1_FB7: u32 = CAN_F0R1_FB7_Msk;
pub const CAN_F0R1_FB8_Pos: u32 = 8;
pub const CAN_F0R1_FB8_Msk: u32 = 0x1 << CAN_F0R1_FB8_Pos;
pub const CAN_F0R1_FB8: u32 = CAN_F0R1_FB8_Msk;
pub const CAN_F0R1_FB9_Pos: u32 = 9;
pub const CAN_F0R1_FB9_Msk: u32 = 0x1 << CAN_F0R1_FB9_Pos;
pub const CAN_F0R1_FB9: u32 = CAN_F0R1_FB9_Msk;
pub const CAN_F0R1_FB10_Pos: u32 = 10;
pub const CAN_F0R1_FB10_Msk: u32 = 0x1 << CAN_F0R1_FB10_Pos;
pub const CAN_F0R1_FB10: u32 = CAN_F0R1_FB10_Msk;
pub const CAN_F0R1_FB11_Pos: u32 = 11;
pub const CAN_F0R1_FB11_Msk: u32 = 0x1 << CAN_F0R1_FB11_Pos;
pub const CAN_F0R1_FB11: u32 = CAN_F0R1_FB11_Msk;
pub const CAN_F0R1_FB12_Pos: u32 = 12;
pub const CAN_F0R1_FB12_Msk: u32 = 0x1 << CAN_F0R1_FB12_Pos;
pub const CAN_F0R1_FB12: u32 = CAN_F0R1_FB12_Msk;
pub const CAN_F0R1_FB13_Pos: u32 = 13;
pub const CAN_F0R1_FB13_Msk: u32 = 0x1 << CAN_F0R1_FB13_Pos;
pub const CAN_F0R1_FB13: u32 = CAN_F0R1_FB13_Msk;
pub const CAN_F0R1_FB14_Pos: u32 = 14;
pub const CAN_F0R1_FB14_Msk: u32 = 0x1 << CAN_F0R1_FB14_Pos;
pub const CAN_F0R1_FB14: u32 = CAN_F0R1_FB14_Msk;
pub const CAN_F0R1_FB15_Pos: u32 = 15;
pub const CAN_F0R1_FB15_Msk: u32 = 0x1 << CAN_F0R1_FB15_Pos;
pub const CAN_F0R1_FB15: u32 = CAN_F0R1_FB15_Msk;
pub const CAN_F0R1_FB16_Pos: u32 = 16;
pub const CAN_F0R1_FB16_Msk: u32 = 0x1 << CAN_F0R1_FB16_Pos;
pub const CAN_F0R1_FB16: u32 = CAN_F0R1_FB16_Msk;
pub const CAN_F0R1_FB17_Pos: u32 = 17;
pub const CAN_F0R1_FB17_Msk: u32 = 0x1 << CAN_F0R1_FB17_Pos;
pub const CAN_F0R1_FB17: u32 = CAN_F0R1_FB17_Msk;
pub const CAN_F0R1_FB18_Pos: u32 = 18;
pub const CAN_F0R1_FB18_Msk: u32 = 0x1 << CAN_F0R1_FB18_Pos;
pub const CAN_F0R1_FB18: u32 = CAN_F0R1_FB18_Msk;
pub const CAN_F0R1_FB19_Pos: u32 = 19;
pub const CAN_F0R1_FB19_Msk: u32 = 0x1 << CAN_F0R1_FB19_Pos;
pub const CAN_F0R1_FB19: u32 = CAN_F0R1_FB19_Msk;
pub const CAN_F0R1_FB20_Pos: u32 = 20;
pub const CAN_F0R1_FB20_Msk: u32 = 0x1 << CAN_F0R1_FB20_Pos;
pub const CAN_F0R1_FB20: u32 = CAN_F0R1_FB20_Msk;
pub const CAN_F0R1_FB21_Pos: u32 = 21;
pub const CAN_F0R1_FB21_Msk: u32 = 0x1 << CAN_F0R1_FB21_Pos;
pub const CAN_F0R1_FB21: u32 = CAN_F0R1_FB21_Msk;
pub const CAN_F0R1_FB22_Pos: u32 = 22;
pub const CAN_F0R1_FB22_Msk: u32 = 0x1 << CAN_F0R1_FB22_Pos;
pub const CAN_F0R1_FB22: u32 = CAN_F0R1_FB22_Msk;
pub const CAN_F0R1_FB23_Pos: u32 = 23;
pub const CAN_F0R1_FB23_Msk: u32 = 0x1 << CAN_F0R1_FB23_Pos;
pub const CAN_F0R1_FB23: u32 = CAN_F0R1_FB23_Msk;
pub const CAN_F0R1_FB24_Pos: u32 = 24;
pub const CAN_F0R1_FB24_Msk: u32 = 0x1 << CAN_F0R1_FB24_Pos;
pub const CAN_F0R1_FB24: u32 = CAN_F0R1_FB24_Msk;
pub const CAN_F0R1_FB25_Pos: u32 = 25;
pub const CAN_F0R1_FB25_Msk: u32 = 0x1 << CAN_F0R1_FB25_Pos;
pub const CAN_F0R1_FB25: u32 = CAN_F0R1_FB25_Msk;
pub const CAN_F0R1_FB26_Pos: u32 = 26;
pub const CAN_F0R1_FB26_Msk: u32 = 0x1 << CAN_F0R1_FB26_Pos;
pub const CAN_F0R1_FB26: u32 = CAN_F0R1_FB26_Msk;
pub const CAN_F0R1_FB27_Pos: u32 = 27;
pub const CAN_F0R1_FB27_Msk: u32 = 0x1 << CAN_F0R1_FB27_Pos;
pub const CAN_F0R1_FB27: u32 = CAN_F0R1_FB27_Msk;
pub const CAN_F0R1_FB28_Pos: u32 = 28;
pub const CAN_F0R1_FB28_Msk: u32 = 0x1 << CAN_F0R1_FB28_Pos;
pub const CAN_F0R1_FB28: u32 = CAN_F0R1_FB28_Msk;
pub const CAN_F0R1_FB29_Pos: u32 = 29;
pub const CAN_F0R1_FB29_Msk: u32 = 0x1 << CAN_F0R1_FB29_Pos;
pub const CAN_F0R1_FB29: u32 = CAN_F0R1_FB29_Msk;
pub const CAN_F0R1_FB30_Pos: u32 = 30;
pub const CAN_F0R1_FB30_Msk: u32 = 0x1 << CAN_F0R1_FB30_Pos;
pub const CAN_F0R1_FB30: u32 = CAN_F0R1_FB30_Msk;
pub const CAN_F0R1_FB31_Pos: u32 = 31;
pub const CAN_F0R1_FB31_Msk: u32 = 0x1 << CAN_F0R1_FB31_Pos;
pub const CAN_F0R1_FB31: u32 = CAN_F0R1_FB31_Msk;
pub const CAN_F1R1_FB0_Pos: u32 = 0;
pub const CAN_F1R1_FB0_Msk: u32 = 0x1 << CAN_F1R1_FB0_Pos;
pub const CAN_F1R1_FB0: u32 = CAN_F1R1_FB0_Msk;
pub const CAN_F1R1_FB1_Pos: u32 = 1;
pub const CAN_F1R1_FB1_Msk: u32 = 0x1 << CAN_F1R1_FB1_Pos;
pub const CAN_F1R1_FB1: u32 = CAN_F1R1_FB1_Msk;
pub const CAN_F1R1_FB2_Pos: u32 = 2;
pub const CAN_F1R1_FB2_Msk: u32 = 0x1 << CAN_F1R1_FB2_Pos;
pub const CAN_F1R1_FB2: u32 = CAN_F1R1_FB2_Msk;
pub const CAN_F1R1_FB3_Pos: u32 = 3;
pub const CAN_F1R1_FB3_Msk: u32 = 0x1 << CAN_F1R1_FB3_Pos;
pub const CAN_F1R1_FB3: u32 = CAN_F1R1_FB3_Msk;
pub const CAN_F1R1_FB4_Pos: u32 = 4;
pub const CAN_F1R1_FB4_Msk: u32 = 0x1 << CAN_F1R1_FB4_Pos;
pub const CAN_F1R1_FB4: u32 = CAN_F1R1_FB4_Msk;
pub const CAN_F1R1_FB5_Pos: u32 = 5;
pub const CAN_F1R1_FB5_Msk: u32 = 0x1 << CAN_F1R1_FB5_Pos;
pub const CAN_F1R1_FB5: u32 = CAN_F1R1_FB5_Msk;
pub const CAN_F1R1_FB6_Pos: u32 = 6;
pub const CAN_F1R1_FB6_Msk: u32 = 0x1 << CAN_F1R1_FB6_Pos;
pub const CAN_F1R1_FB6: u32 = CAN_F1R1_FB6_Msk;
pub const CAN_F1R1_FB7_Pos: u32 = 7;
pub const CAN_F1R1_FB7_Msk: u32 = 0x1 << CAN_F1R1_FB7_Pos;
pub const CAN_F1R1_FB7: u32 = CAN_F1R1_FB7_Msk;
pub const CAN_F1R1_FB8_Pos: u32 = 8;
pub const CAN_F1R1_FB8_Msk: u32 = 0x1 << CAN_F1R1_FB8_Pos;
pub const CAN_F1R1_FB8: u32 = CAN_F1R1_FB8_Msk;
pub const CAN_F1R1_FB9_Pos: u32 = 9;
pub const CAN_F1R1_FB9_Msk: u32 = 0x1 << CAN_F1R1_FB9_Pos;
pub const CAN_F1R1_FB9: u32 = CAN_F1R1_FB9_Msk;
pub const CAN_F1R1_FB10_Pos: u32 = 10;
pub const CAN_F1R1_FB10_Msk: u32 = 0x1 << CAN_F1R1_FB10_Pos;
pub const CAN_F1R1_FB10: u32 = CAN_F1R1_FB10_Msk;
pub const CAN_F1R1_FB11_Pos: u32 = 11;
pub const CAN_F1R1_FB11_Msk: u32 = 0x1 << CAN_F1R1_FB11_Pos;
pub const CAN_F1R1_FB11: u32 = CAN_F1R1_FB11_Msk;
pub const CAN_F1R1_FB12_Pos: u32 = 12;
pub const CAN_F1R1_FB12_Msk: u32 = 0x1 << CAN_F1R1_FB12_Pos;
pub const CAN_F1R1_FB12: u32 = CAN_F1R1_FB12_Msk;
pub const CAN_F1R1_FB13_Pos: u32 = 13;
pub const CAN_F1R1_FB13_Msk: u32 = 0x1 << CAN_F1R1_FB13_Pos;
pub const CAN_F1R1_FB13: u32 = CAN_F1R1_FB13_Msk;
pub const CAN_F1R1_FB14_Pos: u32 = 14;
pub const CAN_F1R1_FB14_Msk: u32 = 0x1 << CAN_F1R1_FB14_Pos;
pub const CAN_F1R1_FB14: u32 = CAN_F1R1_FB14_Msk;
pub const CAN_F1R1_FB15_Pos: u32 = 15;
pub const CAN_F1R1_FB15_Msk: u32 = 0x1 << CAN_F1R1_FB15_Pos;
pub const CAN_F1R1_FB15: u32 = CAN_F1R1_FB15_Msk;
pub const CAN_F1R1_FB16_Pos: u32 = 16;
pub const CAN_F1R1_FB16_Msk: u32 = 0x1 << CAN_F1R1_FB16_Pos;
pub const CAN_F1R1_FB16: u32 = CAN_F1R1_FB16_Msk;
pub const CAN_F1R1_FB17_Pos: u32 = 17;
pub const CAN_F1R1_FB17_Msk: u32 = 0x1 << CAN_F1R1_FB17_Pos;
pub const CAN_F1R1_FB17: u32 = CAN_F1R1_FB17_Msk;
pub const CAN_F1R1_FB18_Pos: u32 = 18;
pub const CAN_F1R1_FB18_Msk: u32 = 0x1 << CAN_F1R1_FB18_Pos;
pub const CAN_F1R1_FB18: u32 = CAN_F1R1_FB18_Msk;
pub const CAN_F1R1_FB19_Pos: u32 = 19;
pub const CAN_F1R1_FB19_Msk: u32 = 0x1 << CAN_F1R1_FB19_Pos;
pub const CAN_F1R1_FB19: u32 = CAN_F1R1_FB19_Msk;
pub const CAN_F1R1_FB20_Pos: u32 = 20;
pub const CAN_F1R1_FB20_Msk: u32 = 0x1 << CAN_F1R1_FB20_Pos;
pub const CAN_F1R1_FB20: u32 = CAN_F1R1_FB20_Msk;
pub const CAN_F1R1_FB21_Pos: u32 = 21;
pub const CAN_F1R1_FB21_Msk: u32 = 0x1 << CAN_F1R1_FB21_Pos;
pub const CAN_F1R1_FB21: u32 = CAN_F1R1_FB21_Msk;
pub const CAN_F1R1_FB22_Pos: u32 = 22;
pub const CAN_F1R1_FB22_Msk: u32 = 0x1 << CAN_F1R1_FB22_Pos;
pub const CAN_F1R1_FB22: u32 = CAN_F1R1_FB22_Msk;
pub const CAN_F1R1_FB23_Pos: u32 = 23;
pub const CAN_F1R1_FB23_Msk: u32 = 0x1 << CAN_F1R1_FB23_Pos;
pub const CAN_F1R1_FB23: u32 = CAN_F1R1_FB23_Msk;
pub const CAN_F1R1_FB24_Pos: u32 = 24;
pub const CAN_F1R1_FB24_Msk: u32 = 0x1 << CAN_F1R1_FB24_Pos;
pub const CAN_F1R1_FB24: u32 = CAN_F1R1_FB24_Msk;
pub const CAN_F1R1_FB25_Pos: u32 = 25;
pub const CAN_F1R1_FB25_Msk: u32 = 0x1 << CAN_F1R1_FB25_Pos;
pub const CAN_F1R1_FB25: u32 = CAN_F1R1_FB25_Msk;
pub const CAN_F1R1_FB26_Pos: u32 = 26;
pub const CAN_F1R1_FB26_Msk: u32 = 0x1 << CAN_F1R1_FB26_Pos;
pub const CAN_F1R1_FB26: u32 = CAN_F1R1_FB26_Msk;
pub const CAN_F1R1_FB27_Pos: u32 = 27;
pub const CAN_F1R1_FB27_Msk: u32 = 0x1 << CAN_F1R1_FB27_Pos;
pub const CAN_F1R1_FB27: u32 = CAN_F1R1_FB27_Msk;
pub const CAN_F1R1_FB28_Pos: u32 = 28;
pub const CAN_F1R1_FB28_Msk: u32 = 0x1 << CAN_F1R1_FB28_Pos;
pub const CAN_F1R1_FB28: u32 = CAN_F1R1_FB28_Msk;
pub const CAN_F1R1_FB29_Pos: u32 = 29;
pub const CAN_F1R1_FB29_Msk: u32 = 0x1 << CAN_F1R1_FB29_Pos;
pub const CAN_F1R1_FB29: u32 = CAN_F1R1_FB29_Msk;
pub const CAN_F1R1_FB30_Pos: u32 = 30;
pub const CAN_F1R1_FB30_Msk: u32 = 0x1 << CAN_F1R1_FB30_Pos;
pub const CAN_F1R1_FB30: u32 = CAN_F1R1_FB30_Msk;
pub const CAN_F1R1_FB31_Pos: u32 = 31;
pub const CAN_F1R1_FB31_Msk: u32 = 0x1 << CAN_F1R1_FB31_Pos;
pub const CAN_F1R1_FB31: u32 = CAN_F1R1_FB31_Msk;
pub const CAN_F2R1_FB0_Pos: u32 = 0;
pub const CAN_F2R1_FB0_Msk: u32 = 0x1 << CAN_F2R1_FB0_Pos;
pub const CAN_F2R1_FB0: u32 = CAN_F2R1_FB0_Msk;
pub const CAN_F2R1_FB1_Pos: u32 = 1;
pub const CAN_F2R1_FB1_Msk: u32 = 0x1 << CAN_F2R1_FB1_Pos;
pub const CAN_F2R1_FB1: u32 = CAN_F2R1_FB1_Msk;
pub const CAN_F2R1_FB2_Pos: u32 = 2;
pub const CAN_F2R1_FB2_Msk: u32 = 0x1 << CAN_F2R1_FB2_Pos;
pub const CAN_F2R1_FB2: u32 = CAN_F2R1_FB2_Msk;
pub const CAN_F2R1_FB3_Pos: u32 = 3;
pub const CAN_F2R1_FB3_Msk: u32 = 0x1 << CAN_F2R1_FB3_Pos;
pub const CAN_F2R1_FB3: u32 = CAN_F2R1_FB3_Msk;
pub const CAN_F2R1_FB4_Pos: u32 = 4;
pub const CAN_F2R1_FB4_Msk: u32 = 0x1 << CAN_F2R1_FB4_Pos;
pub const CAN_F2R1_FB4: u32 = CAN_F2R1_FB4_Msk;
pub const CAN_F2R1_FB5_Pos: u32 = 5;
pub const CAN_F2R1_FB5_Msk: u32 = 0x1 << CAN_F2R1_FB5_Pos;
pub const CAN_F2R1_FB5: u32 = CAN_F2R1_FB5_Msk;
pub const CAN_F2R1_FB6_Pos: u32 = 6;
pub const CAN_F2R1_FB6_Msk: u32 = 0x1 << CAN_F2R1_FB6_Pos;
pub const CAN_F2R1_FB6: u32 = CAN_F2R1_FB6_Msk;
pub const CAN_F2R1_FB7_Pos: u32 = 7;
pub const CAN_F2R1_FB7_Msk: u32 = 0x1 << CAN_F2R1_FB7_Pos;
pub const CAN_F2R1_FB7: u32 = CAN_F2R1_FB7_Msk;
pub const CAN_F2R1_FB8_Pos: u32 = 8;
pub const CAN_F2R1_FB8_Msk: u32 = 0x1 << CAN_F2R1_FB8_Pos;
pub const CAN_F2R1_FB8: u32 = CAN_F2R1_FB8_Msk;
pub const CAN_F2R1_FB9_Pos: u32 = 9;
pub const CAN_F2R1_FB9_Msk: u32 = 0x1 << CAN_F2R1_FB9_Pos;
pub const CAN_F2R1_FB9: u32 = CAN_F2R1_FB9_Msk;
pub const CAN_F2R1_FB10_Pos: u32 = 10;
pub const CAN_F2R1_FB10_Msk: u32 = 0x1 << CAN_F2R1_FB10_Pos;
pub const CAN_F2R1_FB10: u32 = CAN_F2R1_FB10_Msk;
pub const CAN_F2R1_FB11_Pos: u32 = 11;
pub const CAN_F2R1_FB11_Msk: u32 = 0x1 << CAN_F2R1_FB11_Pos;
pub const CAN_F2R1_FB11: u32 = CAN_F2R1_FB11_Msk;
pub const CAN_F2R1_FB12_Pos: u32 = 12;
pub const CAN_F2R1_FB12_Msk: u32 = 0x1 << CAN_F2R1_FB12_Pos;
pub const CAN_F2R1_FB12: u32 = CAN_F2R1_FB12_Msk;
pub const CAN_F2R1_FB13_Pos: u32 = 13;
pub const CAN_F2R1_FB13_Msk: u32 = 0x1 << CAN_F2R1_FB13_Pos;
pub const CAN_F2R1_FB13: u32 = CAN_F2R1_FB13_Msk;
pub const CAN_F2R1_FB14_Pos: u32 = 14;
pub const CAN_F2R1_FB14_Msk: u32 = 0x1 << CAN_F2R1_FB14_Pos;
pub const CAN_F2R1_FB14: u32 = CAN_F2R1_FB14_Msk;
pub const CAN_F2R1_FB15_Pos: u32 = 15;
pub const CAN_F2R1_FB15_Msk: u32 = 0x1 << CAN_F2R1_FB15_Pos;
pub const CAN_F2R1_FB15: u32 = CAN_F2R1_FB15_Msk;
pub const CAN_F2R1_FB16_Pos: u32 = 16;
pub const CAN_F2R1_FB16_Msk: u32 = 0x1 << CAN_F2R1_FB16_Pos;
pub const CAN_F2R1_FB16: u32 = CAN_F2R1_FB16_Msk;
pub const CAN_F2R1_FB17_Pos: u32 = 17;
pub const CAN_F2R1_FB17_Msk: u32 = 0x1 << CAN_F2R1_FB17_Pos;
pub const CAN_F2R1_FB17: u32 = CAN_F2R1_FB17_Msk;
pub const CAN_F2R1_FB18_Pos: u32 = 18;
pub const CAN_F2R1_FB18_Msk: u32 = 0x1 << CAN_F2R1_FB18_Pos;
pub const CAN_F2R1_FB18: u32 = CAN_F2R1_FB18_Msk;
pub const CAN_F2R1_FB19_Pos: u32 = 19;
pub const CAN_F2R1_FB19_Msk: u32 = 0x1 << CAN_F2R1_FB19_Pos;
pub const CAN_F2R1_FB19: u32 = CAN_F2R1_FB19_Msk;
pub const CAN_F2R1_FB20_Pos: u32 = 20;
pub const CAN_F2R1_FB20_Msk: u32 = 0x1 << CAN_F2R1_FB20_Pos;
pub const CAN_F2R1_FB20: u32 = CAN_F2R1_FB20_Msk;
pub const CAN_F2R1_FB21_Pos: u32 = 21;
pub const CAN_F2R1_FB21_Msk: u32 = 0x1 << CAN_F2R1_FB21_Pos;
pub const CAN_F2R1_FB21: u32 = CAN_F2R1_FB21_Msk;
pub const CAN_F2R1_FB22_Pos: u32 = 22;
pub const CAN_F2R1_FB22_Msk: u32 = 0x1 << CAN_F2R1_FB22_Pos;
pub const CAN_F2R1_FB22: u32 = CAN_F2R1_FB22_Msk;
pub const CAN_F2R1_FB23_Pos: u32 = 23;
pub const CAN_F2R1_FB23_Msk: u32 = 0x1 << CAN_F2R1_FB23_Pos;
pub const CAN_F2R1_FB23: u32 = CAN_F2R1_FB23_Msk;
pub const CAN_F2R1_FB24_Pos: u32 = 24;
pub const CAN_F2R1_FB24_Msk: u32 = 0x1 << CAN_F2R1_FB24_Pos;
pub const CAN_F2R1_FB24: u32 = CAN_F2R1_FB24_Msk;
pub const CAN_F2R1_FB25_Pos: u32 = 25;
pub const CAN_F2R1_FB25_Msk: u32 = 0x1 << CAN_F2R1_FB25_Pos;
pub const CAN_F2R1_FB25: u32 = CAN_F2R1_FB25_Msk;
pub const CAN_F2R1_FB26_Pos: u32 = 26;
pub const CAN_F2R1_FB26_Msk: u32 = 0x1 << CAN_F2R1_FB26_Pos;
pub const CAN_F2R1_FB26: u32 = CAN_F2R1_FB26_Msk;
pub const CAN_F2R1_FB27_Pos: u32 = 27;
pub const CAN_F2R1_FB27_Msk: u32 = 0x1 << CAN_F2R1_FB27_Pos;
pub const CAN_F2R1_FB27: u32 = CAN_F2R1_FB27_Msk;
pub const CAN_F2R1_FB28_Pos: u32 = 28;
pub const CAN_F2R1_FB28_Msk: u32 = 0x1 << CAN_F2R1_FB28_Pos;
pub const CAN_F2R1_FB28: u32 = CAN_F2R1_FB28_Msk;
pub const CAN_F2R1_FB29_Pos: u32 = 29;
pub const CAN_F2R1_FB29_Msk: u32 = 0x1 << CAN_F2R1_FB29_Pos;
pub const CAN_F2R1_FB29: u32 = CAN_F2R1_FB29_Msk;
pub const CAN_F2R1_FB30_Pos: u32 = 30;
pub const CAN_F2R1_FB30_Msk: u32 = 0x1 << CAN_F2R1_FB30_Pos;
pub const CAN_F2R1_FB30: u32 = CAN_F2R1_FB30_Msk;
pub const CAN_F2R1_FB31_Pos: u32 = 31;
pub const CAN_F2R1_FB31_Msk: u32 = 0x1 << CAN_F2R1_FB31_Pos;
pub const CAN_F2R1_FB31: u32 = CAN_F2R1_FB31_Msk;
pub const CAN_F3R1_FB0_Pos: u32 = 0;
pub const CAN_F3R1_FB0_Msk: u32 = 0x1 << CAN_F3R1_FB0_Pos;
pub const CAN_F3R1_FB0: u32 = CAN_F3R1_FB0_Msk;
pub const CAN_F3R1_FB1_Pos: u32 = 1;
pub const CAN_F3R1_FB1_Msk: u32 = 0x1 << CAN_F3R1_FB1_Pos;
pub const CAN_F3R1_FB1: u32 = CAN_F3R1_FB1_Msk;
pub const CAN_F3R1_FB2_Pos: u32 = 2;
pub const CAN_F3R1_FB2_Msk: u32 = 0x1 << CAN_F3R1_FB2_Pos;
pub const CAN_F3R1_FB2: u32 = CAN_F3R1_FB2_Msk;
pub const CAN_F3R1_FB3_Pos: u32 = 3;
pub const CAN_F3R1_FB3_Msk: u32 = 0x1 << CAN_F3R1_FB3_Pos;
pub const CAN_F3R1_FB3: u32 = CAN_F3R1_FB3_Msk;
pub const CAN_F3R1_FB4_Pos: u32 = 4;
pub const CAN_F3R1_FB4_Msk: u32 = 0x1 << CAN_F3R1_FB4_Pos;
pub const CAN_F3R1_FB4: u32 = CAN_F3R1_FB4_Msk;
pub const CAN_F3R1_FB5_Pos: u32 = 5;
pub const CAN_F3R1_FB5_Msk: u32 = 0x1 << CAN_F3R1_FB5_Pos;
pub const CAN_F3R1_FB5: u32 = CAN_F3R1_FB5_Msk;
pub const CAN_F3R1_FB6_Pos: u32 = 6;
pub const CAN_F3R1_FB6_Msk: u32 = 0x1 << CAN_F3R1_FB6_Pos;
pub const CAN_F3R1_FB6: u32 = CAN_F3R1_FB6_Msk;
pub const CAN_F3R1_FB7_Pos: u32 = 7;
pub const CAN_F3R1_FB7_Msk: u32 = 0x1 << CAN_F3R1_FB7_Pos;
pub const CAN_F3R1_FB7: u32 = CAN_F3R1_FB7_Msk;
pub const CAN_F3R1_FB8_Pos: u32 = 8;
pub const CAN_F3R1_FB8_Msk: u32 = 0x1 << CAN_F3R1_FB8_Pos;
pub const CAN_F3R1_FB8: u32 = CAN_F3R1_FB8_Msk;
pub const CAN_F3R1_FB9_Pos: u32 = 9;
pub const CAN_F3R1_FB9_Msk: u32 = 0x1 << CAN_F3R1_FB9_Pos;
pub const CAN_F3R1_FB9: u32 = CAN_F3R1_FB9_Msk;
pub const CAN_F3R1_FB10_Pos: u32 = 10;
pub const CAN_F3R1_FB10_Msk: u32 = 0x1 << CAN_F3R1_FB10_Pos;
pub const CAN_F3R1_FB10: u32 = CAN_F3R1_FB10_Msk;
pub const CAN_F3R1_FB11_Pos: u32 = 11;
pub const CAN_F3R1_FB11_Msk: u32 = 0x1 << CAN_F3R1_FB11_Pos;
pub const CAN_F3R1_FB11: u32 = CAN_F3R1_FB11_Msk;
pub const CAN_F3R1_FB12_Pos: u32 = 12;
pub const CAN_F3R1_FB12_Msk: u32 = 0x1 << CAN_F3R1_FB12_Pos;
pub const CAN_F3R1_FB12: u32 = CAN_F3R1_FB12_Msk;
pub const CAN_F3R1_FB13_Pos: u32 = 13;
pub const CAN_F3R1_FB13_Msk: u32 = 0x1 << CAN_F3R1_FB13_Pos;
pub const CAN_F3R1_FB13: u32 = CAN_F3R1_FB13_Msk;
pub const CAN_F3R1_FB14_Pos: u32 = 14;
pub const CAN_F3R1_FB14_Msk: u32 = 0x1 << CAN_F3R1_FB14_Pos;
pub const CAN_F3R1_FB14: u32 = CAN_F3R1_FB14_Msk;
pub const CAN_F3R1_FB15_Pos: u32 = 15;
pub const CAN_F3R1_FB15_Msk: u32 = 0x1 << CAN_F3R1_FB15_Pos;
pub const CAN_F3R1_FB15: u32 = CAN_F3R1_FB15_Msk;
pub const CAN_F3R1_FB16_Pos: u32 = 16;
pub const CAN_F3R1_FB16_Msk: u32 = 0x1 << CAN_F3R1_FB16_Pos;
pub const CAN_F3R1_FB16: u32 = CAN_F3R1_FB16_Msk;
pub const CAN_F3R1_FB17_Pos: u32 = 17;
pub const CAN_F3R1_FB17_Msk: u32 = 0x1 << CAN_F3R1_FB17_Pos;
pub const CAN_F3R1_FB17: u32 = CAN_F3R1_FB17_Msk;
pub const CAN_F3R1_FB18_Pos: u32 = 18;
pub const CAN_F3R1_FB18_Msk: u32 = 0x1 << CAN_F3R1_FB18_Pos;
pub const CAN_F3R1_FB18: u32 = CAN_F3R1_FB18_Msk;
pub const CAN_F3R1_FB19_Pos: u32 = 19;
pub const CAN_F3R1_FB19_Msk: u32 = 0x1 << CAN_F3R1_FB19_Pos;
pub const CAN_F3R1_FB19: u32 = CAN_F3R1_FB19_Msk;
pub const CAN_F3R1_FB20_Pos: u32 = 20;
pub const CAN_F3R1_FB20_Msk: u32 = 0x1 << CAN_F3R1_FB20_Pos;
pub const CAN_F3R1_FB20: u32 = CAN_F3R1_FB20_Msk;
pub const CAN_F3R1_FB21_Pos: u32 = 21;
pub const CAN_F3R1_FB21_Msk: u32 = 0x1 << CAN_F3R1_FB21_Pos;
pub const CAN_F3R1_FB21: u32 = CAN_F3R1_FB21_Msk;
pub const CAN_F3R1_FB22_Pos: u32 = 22;
pub const CAN_F3R1_FB22_Msk: u32 = 0x1 << CAN_F3R1_FB22_Pos;
pub const CAN_F3R1_FB22: u32 = CAN_F3R1_FB22_Msk;
pub const CAN_F3R1_FB23_Pos: u32 = 23;
pub const CAN_F3R1_FB23_Msk: u32 = 0x1 << CAN_F3R1_FB23_Pos;
pub const CAN_F3R1_FB23: u32 = CAN_F3R1_FB23_Msk;
pub const CAN_F3R1_FB24_Pos: u32 = 24;
pub const CAN_F3R1_FB24_Msk: u32 = 0x1 << CAN_F3R1_FB24_Pos;
pub const CAN_F3R1_FB24: u32 = CAN_F3R1_FB24_Msk;
pub const CAN_F3R1_FB25_Pos: u32 = 25;
pub const CAN_F3R1_FB25_Msk: u32 = 0x1 << CAN_F3R1_FB25_Pos;
pub const CAN_F3R1_FB25: u32 = CAN_F3R1_FB25_Msk;
pub const CAN_F3R1_FB26_Pos: u32 = 26;
pub const CAN_F3R1_FB26_Msk: u32 = 0x1 << CAN_F3R1_FB26_Pos;
pub const CAN_F3R1_FB26: u32 = CAN_F3R1_FB26_Msk;
pub const CAN_F3R1_FB27_Pos: u32 = 27;
pub const CAN_F3R1_FB27_Msk: u32 = 0x1 << CAN_F3R1_FB27_Pos;
pub const CAN_F3R1_FB27: u32 = CAN_F3R1_FB27_Msk;
pub const CAN_F3R1_FB28_Pos: u32 = 28;
pub const CAN_F3R1_FB28_Msk: u32 = 0x1 << CAN_F3R1_FB28_Pos;
pub const CAN_F3R1_FB28: u32 = CAN_F3R1_FB28_Msk;
pub const CAN_F3R1_FB29_Pos: u32 = 29;
pub const CAN_F3R1_FB29_Msk: u32 = 0x1 << CAN_F3R1_FB29_Pos;
pub const CAN_F3R1_FB29: u32 = CAN_F3R1_FB29_Msk;
pub const CAN_F3R1_FB30_Pos: u32 = 30;
pub const CAN_F3R1_FB30_Msk: u32 = 0x1 << CAN_F3R1_FB30_Pos;
pub const CAN_F3R1_FB30: u32 = CAN_F3R1_FB30_Msk;
pub const CAN_F3R1_FB31_Pos: u32 = 31;
pub const CAN_F3R1_FB31_Msk: u32 = 0x1 << CAN_F3R1_FB31_Pos;
pub const CAN_F3R1_FB31: u32 = CAN_F3R1_FB31_Msk;
pub const CAN_F4R1_FB0_Pos: u32 = 0;
pub const CAN_F4R1_FB0_Msk: u32 = 0x1 << CAN_F4R1_FB0_Pos;
pub const CAN_F4R1_FB0: u32 = CAN_F4R1_FB0_Msk;
pub const CAN_F4R1_FB1_Pos: u32 = 1;
pub const CAN_F4R1_FB1_Msk: u32 = 0x1 << CAN_F4R1_FB1_Pos;
pub const CAN_F4R1_FB1: u32 = CAN_F4R1_FB1_Msk;
pub const CAN_F4R1_FB2_Pos: u32 = 2;
pub const CAN_F4R1_FB2_Msk: u32 = 0x1 << CAN_F4R1_FB2_Pos;
pub const CAN_F4R1_FB2: u32 = CAN_F4R1_FB2_Msk;
pub const CAN_F4R1_FB3_Pos: u32 = 3;
pub const CAN_F4R1_FB3_Msk: u32 = 0x1 << CAN_F4R1_FB3_Pos;
pub const CAN_F4R1_FB3: u32 = CAN_F4R1_FB3_Msk;
pub const CAN_F4R1_FB4_Pos: u32 = 4;
pub const CAN_F4R1_FB4_Msk: u32 = 0x1 << CAN_F4R1_FB4_Pos;
pub const CAN_F4R1_FB4: u32 = CAN_F4R1_FB4_Msk;
pub const CAN_F4R1_FB5_Pos: u32 = 5;
pub const CAN_F4R1_FB5_Msk: u32 = 0x1 << CAN_F4R1_FB5_Pos;
pub const CAN_F4R1_FB5: u32 = CAN_F4R1_FB5_Msk;
pub const CAN_F4R1_FB6_Pos: u32 = 6;
pub const CAN_F4R1_FB6_Msk: u32 = 0x1 << CAN_F4R1_FB6_Pos;
pub const CAN_F4R1_FB6: u32 = CAN_F4R1_FB6_Msk;
pub const CAN_F4R1_FB7_Pos: u32 = 7;
pub const CAN_F4R1_FB7_Msk: u32 = 0x1 << CAN_F4R1_FB7_Pos;
pub const CAN_F4R1_FB7: u32 = CAN_F4R1_FB7_Msk;
pub const CAN_F4R1_FB8_Pos: u32 = 8;
pub const CAN_F4R1_FB8_Msk: u32 = 0x1 << CAN_F4R1_FB8_Pos;
pub const CAN_F4R1_FB8: u32 = CAN_F4R1_FB8_Msk;
pub const CAN_F4R1_FB9_Pos: u32 = 9;
pub const CAN_F4R1_FB9_Msk: u32 = 0x1 << CAN_F4R1_FB9_Pos;
pub const CAN_F4R1_FB9: u32 = CAN_F4R1_FB9_Msk;
pub const CAN_F4R1_FB10_Pos: u32 = 10;
pub const CAN_F4R1_FB10_Msk: u32 = 0x1 << CAN_F4R1_FB10_Pos;
pub const CAN_F4R1_FB10: u32 = CAN_F4R1_FB10_Msk;
pub const CAN_F4R1_FB11_Pos: u32 = 11;
pub const CAN_F4R1_FB11_Msk: u32 = 0x1 << CAN_F4R1_FB11_Pos;
pub const CAN_F4R1_FB11: u32 = CAN_F4R1_FB11_Msk;
pub const CAN_F4R1_FB12_Pos: u32 = 12;
pub const CAN_F4R1_FB12_Msk: u32 = 0x1 << CAN_F4R1_FB12_Pos;
pub const CAN_F4R1_FB12: u32 = CAN_F4R1_FB12_Msk;
pub const CAN_F4R1_FB13_Pos: u32 = 13;
pub const CAN_F4R1_FB13_Msk: u32 = 0x1 << CAN_F4R1_FB13_Pos;
pub const CAN_F4R1_FB13: u32 = CAN_F4R1_FB13_Msk;
pub const CAN_F4R1_FB14_Pos: u32 = 14;
pub const CAN_F4R1_FB14_Msk: u32 = 0x1 << CAN_F4R1_FB14_Pos;
pub const CAN_F4R1_FB14: u32 = CAN_F4R1_FB14_Msk;
pub const CAN_F4R1_FB15_Pos: u32 = 15;
pub const CAN_F4R1_FB15_Msk: u32 = 0x1 << CAN_F4R1_FB15_Pos;
pub const CAN_F4R1_FB15: u32 = CAN_F4R1_FB15_Msk;
pub const CAN_F4R1_FB16_Pos: u32 = 16;
pub const CAN_F4R1_FB16_Msk: u32 = 0x1 << CAN_F4R1_FB16_Pos;
pub const CAN_F4R1_FB16: u32 = CAN_F4R1_FB16_Msk;
pub const CAN_F4R1_FB17_Pos: u32 = 17;
pub const CAN_F4R1_FB17_Msk: u32 = 0x1 << CAN_F4R1_FB17_Pos;
pub const CAN_F4R1_FB17: u32 = CAN_F4R1_FB17_Msk;
pub const CAN_F4R1_FB18_Pos: u32 = 18;
pub const CAN_F4R1_FB18_Msk: u32 = 0x1 << CAN_F4R1_FB18_Pos;
pub const CAN_F4R1_FB18: u32 = CAN_F4R1_FB18_Msk;
pub const CAN_F4R1_FB19_Pos: u32 = 19;
pub const CAN_F4R1_FB19_Msk: u32 = 0x1 << CAN_F4R1_FB19_Pos;
pub const CAN_F4R1_FB19: u32 = CAN_F4R1_FB19_Msk;
pub const CAN_F4R1_FB20_Pos: u32 = 20;
pub const CAN_F4R1_FB20_Msk: u32 = 0x1 << CAN_F4R1_FB20_Pos;
pub const CAN_F4R1_FB20: u32 = CAN_F4R1_FB20_Msk;
pub const CAN_F4R1_FB21_Pos: u32 = 21;
pub const CAN_F4R1_FB21_Msk: u32 = 0x1 << CAN_F4R1_FB21_Pos;
pub const CAN_F4R1_FB21: u32 = CAN_F4R1_FB21_Msk;
pub const CAN_F4R1_FB22_Pos: u32 = 22;
pub const CAN_F4R1_FB22_Msk: u32 = 0x1 << CAN_F4R1_FB22_Pos;
pub const CAN_F4R1_FB22: u32 = CAN_F4R1_FB22_Msk;
pub const CAN_F4R1_FB23_Pos: u32 = 23;
pub const CAN_F4R1_FB23_Msk: u32 = 0x1 << CAN_F4R1_FB23_Pos;
pub const CAN_F4R1_FB23: u32 = CAN_F4R1_FB23_Msk;
pub const CAN_F4R1_FB24_Pos: u32 = 24;
pub const CAN_F4R1_FB24_Msk: u32 = 0x1 << CAN_F4R1_FB24_Pos;
pub const CAN_F4R1_FB24: u32 = CAN_F4R1_FB24_Msk;
pub const CAN_F4R1_FB25_Pos: u32 = 25;
pub const CAN_F4R1_FB25_Msk: u32 = 0x1 << CAN_F4R1_FB25_Pos;
pub const CAN_F4R1_FB25: u32 = CAN_F4R1_FB25_Msk;
pub const CAN_F4R1_FB26_Pos: u32 = 26;
pub const CAN_F4R1_FB26_Msk: u32 = 0x1 << CAN_F4R1_FB26_Pos;
pub const CAN_F4R1_FB26: u32 = CAN_F4R1_FB26_Msk;
pub const CAN_F4R1_FB27_Pos: u32 = 27;
pub const CAN_F4R1_FB27_Msk: u32 = 0x1 << CAN_F4R1_FB27_Pos;
pub const CAN_F4R1_FB27: u32 = CAN_F4R1_FB27_Msk;
pub const CAN_F4R1_FB28_Pos: u32 = 28;
pub const CAN_F4R1_FB28_Msk: u32 = 0x1 << CAN_F4R1_FB28_Pos;
pub const CAN_F4R1_FB28: u32 = CAN_F4R1_FB28_Msk;
pub const CAN_F4R1_FB29_Pos: u32 = 29;
pub const CAN_F4R1_FB29_Msk: u32 = 0x1 << CAN_F4R1_FB29_Pos;
pub const CAN_F4R1_FB29: u32 = CAN_F4R1_FB29_Msk;
pub const CAN_F4R1_FB30_Pos: u32 = 30;
pub const CAN_F4R1_FB30_Msk: u32 = 0x1 << CAN_F4R1_FB30_Pos;
pub const CAN_F4R1_FB30: u32 = CAN_F4R1_FB30_Msk;
pub const CAN_F4R1_FB31_Pos: u32 = 31;
pub const CAN_F4R1_FB31_Msk: u32 = 0x1 << CAN_F4R1_FB31_Pos;
pub const CAN_F4R1_FB31: u32 = CAN_F4R1_FB31_Msk;
pub const CAN_F5R1_FB0_Pos: u32 = 0;
pub const CAN_F5R1_FB0_Msk: u32 = 0x1 << CAN_F5R1_FB0_Pos;
pub const CAN_F5R1_FB0: u32 = CAN_F5R1_FB0_Msk;
pub const CAN_F5R1_FB1_Pos: u32 = 1;
pub const CAN_F5R1_FB1_Msk: u32 = 0x1 << CAN_F5R1_FB1_Pos;
pub const CAN_F5R1_FB1: u32 = CAN_F5R1_FB1_Msk;
pub const CAN_F5R1_FB2_Pos: u32 = 2;
pub const CAN_F5R1_FB2_Msk: u32 = 0x1 << CAN_F5R1_FB2_Pos;
pub const CAN_F5R1_FB2: u32 = CAN_F5R1_FB2_Msk;
pub const CAN_F5R1_FB3_Pos: u32 = 3;
pub const CAN_F5R1_FB3_Msk: u32 = 0x1 << CAN_F5R1_FB3_Pos;
pub const CAN_F5R1_FB3: u32 = CAN_F5R1_FB3_Msk;
pub const CAN_F5R1_FB4_Pos: u32 = 4;
pub const CAN_F5R1_FB4_Msk: u32 = 0x1 << CAN_F5R1_FB4_Pos;
pub const CAN_F5R1_FB4: u32 = CAN_F5R1_FB4_Msk;
pub const CAN_F5R1_FB5_Pos: u32 = 5;
pub const CAN_F5R1_FB5_Msk: u32 = 0x1 << CAN_F5R1_FB5_Pos;
pub const CAN_F5R1_FB5: u32 = CAN_F5R1_FB5_Msk;
pub const CAN_F5R1_FB6_Pos: u32 = 6;
pub const CAN_F5R1_FB6_Msk: u32 = 0x1 << CAN_F5R1_FB6_Pos;
pub const CAN_F5R1_FB6: u32 = CAN_F5R1_FB6_Msk;
pub const CAN_F5R1_FB7_Pos: u32 = 7;
pub const CAN_F5R1_FB7_Msk: u32 = 0x1 << CAN_F5R1_FB7_Pos;
pub const CAN_F5R1_FB7: u32 = CAN_F5R1_FB7_Msk;
pub const CAN_F5R1_FB8_Pos: u32 = 8;
pub const CAN_F5R1_FB8_Msk: u32 = 0x1 << CAN_F5R1_FB8_Pos;
pub const CAN_F5R1_FB8: u32 = CAN_F5R1_FB8_Msk;
pub const CAN_F5R1_FB9_Pos: u32 = 9;
pub const CAN_F5R1_FB9_Msk: u32 = 0x1 << CAN_F5R1_FB9_Pos;
pub const CAN_F5R1_FB9: u32 = CAN_F5R1_FB9_Msk;
pub const CAN_F5R1_FB10_Pos: u32 = 10;
pub const CAN_F5R1_FB10_Msk: u32 = 0x1 << CAN_F5R1_FB10_Pos;
pub const CAN_F5R1_FB10: u32 = CAN_F5R1_FB10_Msk;
pub const CAN_F5R1_FB11_Pos: u32 = 11;
pub const CAN_F5R1_FB11_Msk: u32 = 0x1 << CAN_F5R1_FB11_Pos;
pub const CAN_F5R1_FB11: u32 = CAN_F5R1_FB11_Msk;
pub const CAN_F5R1_FB12_Pos: u32 = 12;
pub const CAN_F5R1_FB12_Msk: u32 = 0x1 << CAN_F5R1_FB12_Pos;
pub const CAN_F5R1_FB12: u32 = CAN_F5R1_FB12_Msk;
pub const CAN_F5R1_FB13_Pos: u32 = 13;
pub const CAN_F5R1_FB13_Msk: u32 = 0x1 << CAN_F5R1_FB13_Pos;
pub const CAN_F5R1_FB13: u32 = CAN_F5R1_FB13_Msk;
pub const CAN_F5R1_FB14_Pos: u32 = 14;
pub const CAN_F5R1_FB14_Msk: u32 = 0x1 << CAN_F5R1_FB14_Pos;
pub const CAN_F5R1_FB14: u32 = CAN_F5R1_FB14_Msk;
pub const CAN_F5R1_FB15_Pos: u32 = 15;
pub const CAN_F5R1_FB15_Msk: u32 = 0x1 << CAN_F5R1_FB15_Pos;
pub const CAN_F5R1_FB15: u32 = CAN_F5R1_FB15_Msk;
pub const CAN_F5R1_FB16_Pos: u32 = 16;
pub const CAN_F5R1_FB16_Msk: u32 = 0x1 << CAN_F5R1_FB16_Pos;
pub const CAN_F5R1_FB16: u32 = CAN_F5R1_FB16_Msk;
pub const CAN_F5R1_FB17_Pos: u32 = 17;
pub const CAN_F5R1_FB17_Msk: u32 = 0x1 << CAN_F5R1_FB17_Pos;
pub const CAN_F5R1_FB17: u32 = CAN_F5R1_FB17_Msk;
pub const CAN_F5R1_FB18_Pos: u32 = 18;
pub const CAN_F5R1_FB18_Msk: u32 = 0x1 << CAN_F5R1_FB18_Pos;
pub const CAN_F5R1_FB18: u32 = CAN_F5R1_FB18_Msk;
pub const CAN_F5R1_FB19_Pos: u32 = 19;
pub const CAN_F5R1_FB19_Msk: u32 = 0x1 << CAN_F5R1_FB19_Pos;
pub const CAN_F5R1_FB19: u32 = CAN_F5R1_FB19_Msk;
pub const CAN_F5R1_FB20_Pos: u32 = 20;
pub const CAN_F5R1_FB20_Msk: u32 = 0x1 << CAN_F5R1_FB20_Pos;
pub const CAN_F5R1_FB20: u32 = CAN_F5R1_FB20_Msk;
pub const CAN_F5R1_FB21_Pos: u32 = 21;
pub const CAN_F5R1_FB21_Msk: u32 = 0x1 << CAN_F5R1_FB21_Pos;
pub const CAN_F5R1_FB21: u32 = CAN_F5R1_FB21_Msk;
pub const CAN_F5R1_FB22_Pos: u32 = 22;
pub const CAN_F5R1_FB22_Msk: u32 = 0x1 << CAN_F5R1_FB22_Pos;
pub const CAN_F5R1_FB22: u32 = CAN_F5R1_FB22_Msk;
pub const CAN_F5R1_FB23_Pos: u32 = 23;
pub const CAN_F5R1_FB23_Msk: u32 = 0x1 << CAN_F5R1_FB23_Pos;
pub const CAN_F5R1_FB23: u32 = CAN_F5R1_FB23_Msk;
pub const CAN_F5R1_FB24_Pos: u32 = 24;
pub const CAN_F5R1_FB24_Msk: u32 = 0x1 << CAN_F5R1_FB24_Pos;
pub const CAN_F5R1_FB24: u32 = CAN_F5R1_FB24_Msk;
pub const CAN_F5R1_FB25_Pos: u32 = 25;
pub const CAN_F5R1_FB25_Msk: u32 = 0x1 << CAN_F5R1_FB25_Pos;
pub const CAN_F5R1_FB25: u32 = CAN_F5R1_FB25_Msk;
pub const CAN_F5R1_FB26_Pos: u32 = 26;
pub const CAN_F5R1_FB26_Msk: u32 = 0x1 << CAN_F5R1_FB26_Pos;
pub const CAN_F5R1_FB26: u32 = CAN_F5R1_FB26_Msk;
pub const CAN_F5R1_FB27_Pos: u32 = 27;
pub const CAN_F5R1_FB27_Msk: u32 = 0x1 << CAN_F5R1_FB27_Pos;
pub const CAN_F5R1_FB27: u32 = CAN_F5R1_FB27_Msk;
pub const CAN_F5R1_FB28_Pos: u32 = 28;
pub const CAN_F5R1_FB28_Msk: u32 = 0x1 << CAN_F5R1_FB28_Pos;
pub const CAN_F5R1_FB28: u32 = CAN_F5R1_FB28_Msk;
pub const CAN_F5R1_FB29_Pos: u32 = 29;
pub const CAN_F5R1_FB29_Msk: u32 = 0x1 << CAN_F5R1_FB29_Pos;
pub const CAN_F5R1_FB29: u32 = CAN_F5R1_FB29_Msk;
pub const CAN_F5R1_FB30_Pos: u32 = 30;
pub const CAN_F5R1_FB30_Msk: u32 = 0x1 << CAN_F5R1_FB30_Pos;
pub const CAN_F5R1_FB30: u32 = CAN_F5R1_FB30_Msk;
pub const CAN_F5R1_FB31_Pos: u32 = 31;
pub const CAN_F5R1_FB31_Msk: u32 = 0x1 << CAN_F5R1_FB31_Pos;
pub const CAN_F5R1_FB31: u32 = CAN_F5R1_FB31_Msk;
pub const CAN_F6R1_FB0_Pos: u32 = 0;
pub const CAN_F6R1_FB0_Msk: u32 = 0x1 << CAN_F6R1_FB0_Pos;
pub const CAN_F6R1_FB0: u32 = CAN_F6R1_FB0_Msk;
pub const CAN_F6R1_FB1_Pos: u32 = 1;
pub const CAN_F6R1_FB1_Msk: u32 = 0x1 << CAN_F6R1_FB1_Pos;
pub const CAN_F6R1_FB1: u32 = CAN_F6R1_FB1_Msk;
pub const CAN_F6R1_FB2_Pos: u32 = 2;
pub const CAN_F6R1_FB2_Msk: u32 = 0x1 << CAN_F6R1_FB2_Pos;
pub const CAN_F6R1_FB2: u32 = CAN_F6R1_FB2_Msk;
pub const CAN_F6R1_FB3_Pos: u32 = 3;
pub const CAN_F6R1_FB3_Msk: u32 = 0x1 << CAN_F6R1_FB3_Pos;
pub const CAN_F6R1_FB3: u32 = CAN_F6R1_FB3_Msk;
pub const CAN_F6R1_FB4_Pos: u32 = 4;
pub const CAN_F6R1_FB4_Msk: u32 = 0x1 << CAN_F6R1_FB4_Pos;
pub const CAN_F6R1_FB4: u32 = CAN_F6R1_FB4_Msk;
pub const CAN_F6R1_FB5_Pos: u32 = 5;
pub const CAN_F6R1_FB5_Msk: u32 = 0x1 << CAN_F6R1_FB5_Pos;
pub const CAN_F6R1_FB5: u32 = CAN_F6R1_FB5_Msk;
pub const CAN_F6R1_FB6_Pos: u32 = 6;
pub const CAN_F6R1_FB6_Msk: u32 = 0x1 << CAN_F6R1_FB6_Pos;
pub const CAN_F6R1_FB6: u32 = CAN_F6R1_FB6_Msk;
pub const CAN_F6R1_FB7_Pos: u32 = 7;
pub const CAN_F6R1_FB7_Msk: u32 = 0x1 << CAN_F6R1_FB7_Pos;
pub const CAN_F6R1_FB7: u32 = CAN_F6R1_FB7_Msk;
pub const CAN_F6R1_FB8_Pos: u32 = 8;
pub const CAN_F6R1_FB8_Msk: u32 = 0x1 << CAN_F6R1_FB8_Pos;
pub const CAN_F6R1_FB8: u32 = CAN_F6R1_FB8_Msk;
pub const CAN_F6R1_FB9_Pos: u32 = 9;
pub const CAN_F6R1_FB9_Msk: u32 = 0x1 << CAN_F6R1_FB9_Pos;
pub const CAN_F6R1_FB9: u32 = CAN_F6R1_FB9_Msk;
pub const CAN_F6R1_FB10_Pos: u32 = 10;
pub const CAN_F6R1_FB10_Msk: u32 = 0x1 << CAN_F6R1_FB10_Pos;
pub const CAN_F6R1_FB10: u32 = CAN_F6R1_FB10_Msk;
pub const CAN_F6R1_FB11_Pos: u32 = 11;
pub const CAN_F6R1_FB11_Msk: u32 = 0x1 << CAN_F6R1_FB11_Pos;
pub const CAN_F6R1_FB11: u32 = CAN_F6R1_FB11_Msk;
pub const CAN_F6R1_FB12_Pos: u32 = 12;
pub const CAN_F6R1_FB12_Msk: u32 = 0x1 << CAN_F6R1_FB12_Pos;
pub const CAN_F6R1_FB12: u32 = CAN_F6R1_FB12_Msk;
pub const CAN_F6R1_FB13_Pos: u32 = 13;
pub const CAN_F6R1_FB13_Msk: u32 = 0x1 << CAN_F6R1_FB13_Pos;
pub const CAN_F6R1_FB13: u32 = CAN_F6R1_FB13_Msk;
pub const CAN_F6R1_FB14_Pos: u32 = 14;
pub const CAN_F6R1_FB14_Msk: u32 = 0x1 << CAN_F6R1_FB14_Pos;
pub const CAN_F6R1_FB14: u32 = CAN_F6R1_FB14_Msk;
pub const CAN_F6R1_FB15_Pos: u32 = 15;
pub const CAN_F6R1_FB15_Msk: u32 = 0x1 << CAN_F6R1_FB15_Pos;
pub const CAN_F6R1_FB15: u32 = CAN_F6R1_FB15_Msk;
pub const CAN_F6R1_FB16_Pos: u32 = 16;
pub const CAN_F6R1_FB16_Msk: u32 = 0x1 << CAN_F6R1_FB16_Pos;
pub const CAN_F6R1_FB16: u32 = CAN_F6R1_FB16_Msk;
pub const CAN_F6R1_FB17_Pos: u32 = 17;
pub const CAN_F6R1_FB17_Msk: u32 = 0x1 << CAN_F6R1_FB17_Pos;
pub const CAN_F6R1_FB17: u32 = CAN_F6R1_FB17_Msk;
pub const CAN_F6R1_FB18_Pos: u32 = 18;
pub const CAN_F6R1_FB18_Msk: u32 = 0x1 << CAN_F6R1_FB18_Pos;
pub const CAN_F6R1_FB18: u32 = CAN_F6R1_FB18_Msk;
pub const CAN_F6R1_FB19_Pos: u32 = 19;
pub const CAN_F6R1_FB19_Msk: u32 = 0x1 << CAN_F6R1_FB19_Pos;
pub const CAN_F6R1_FB19: u32 = CAN_F6R1_FB19_Msk;
pub const CAN_F6R1_FB20_Pos: u32 = 20;
pub const CAN_F6R1_FB20_Msk: u32 = 0x1 << CAN_F6R1_FB20_Pos;
pub const CAN_F6R1_FB20: u32 = CAN_F6R1_FB20_Msk;
pub const CAN_F6R1_FB21_Pos: u32 = 21;
pub const CAN_F6R1_FB21_Msk: u32 = 0x1 << CAN_F6R1_FB21_Pos;
pub const CAN_F6R1_FB21: u32 = CAN_F6R1_FB21_Msk;
pub const CAN_F6R1_FB22_Pos: u32 = 22;
pub const CAN_F6R1_FB22_Msk: u32 = 0x1 << CAN_F6R1_FB22_Pos;
pub const CAN_F6R1_FB22: u32 = CAN_F6R1_FB22_Msk;
pub const CAN_F6R1_FB23_Pos: u32 = 23;
pub const CAN_F6R1_FB23_Msk: u32 = 0x1 << CAN_F6R1_FB23_Pos;
pub const CAN_F6R1_FB23: u32 = CAN_F6R1_FB23_Msk;
pub const CAN_F6R1_FB24_Pos: u32 = 24;
pub const CAN_F6R1_FB24_Msk: u32 = 0x1 << CAN_F6R1_FB24_Pos;
pub const CAN_F6R1_FB24: u32 = CAN_F6R1_FB24_Msk;
pub const CAN_F6R1_FB25_Pos: u32 = 25;
pub const CAN_F6R1_FB25_Msk: u32 = 0x1 << CAN_F6R1_FB25_Pos;
pub const CAN_F6R1_FB25: u32 = CAN_F6R1_FB25_Msk;
pub const CAN_F6R1_FB26_Pos: u32 = 26;
pub const CAN_F6R1_FB26_Msk: u32 = 0x1 << CAN_F6R1_FB26_Pos;
pub const CAN_F6R1_FB26: u32 = CAN_F6R1_FB26_Msk;
pub const CAN_F6R1_FB27_Pos: u32 = 27;
pub const CAN_F6R1_FB27_Msk: u32 = 0x1 << CAN_F6R1_FB27_Pos;
pub const CAN_F6R1_FB27: u32 = CAN_F6R1_FB27_Msk;
pub const CAN_F6R1_FB28_Pos: u32 = 28;
pub const CAN_F6R1_FB28_Msk: u32 = 0x1 << CAN_F6R1_FB28_Pos;
pub const CAN_F6R1_FB28: u32 = CAN_F6R1_FB28_Msk;
pub const CAN_F6R1_FB29_Pos: u32 = 29;
pub const CAN_F6R1_FB29_Msk: u32 = 0x1 << CAN_F6R1_FB29_Pos;
pub const CAN_F6R1_FB29: u32 = CAN_F6R1_FB29_Msk;
pub const CAN_F6R1_FB30_Pos: u32 = 30;
pub const CAN_F6R1_FB30_Msk: u32 = 0x1 << CAN_F6R1_FB30_Pos;
pub const CAN_F6R1_FB30: u32 = CAN_F6R1_FB30_Msk;
pub const CAN_F6R1_FB31_Pos: u32 = 31;
pub const CAN_F6R1_FB31_Msk: u32 = 0x1 << CAN_F6R1_FB31_Pos;
pub const CAN_F6R1_FB31: u32 = CAN_F6R1_FB31_Msk;
pub const CAN_F7R1_FB0_Pos: u32 = 0;
pub const CAN_F7R1_FB0_Msk: u32 = 0x1 << CAN_F7R1_FB0_Pos;
pub const CAN_F7R1_FB0: u32 = CAN_F7R1_FB0_Msk;
pub const CAN_F7R1_FB1_Pos: u32 = 1;
pub const CAN_F7R1_FB1_Msk: u32 = 0x1 << CAN_F7R1_FB1_Pos;
pub const CAN_F7R1_FB1: u32 = CAN_F7R1_FB1_Msk;
pub const CAN_F7R1_FB2_Pos: u32 = 2;
pub const CAN_F7R1_FB2_Msk: u32 = 0x1 << CAN_F7R1_FB2_Pos;
pub const CAN_F7R1_FB2: u32 = CAN_F7R1_FB2_Msk;
pub const CAN_F7R1_FB3_Pos: u32 = 3;
pub const CAN_F7R1_FB3_Msk: u32 = 0x1 << CAN_F7R1_FB3_Pos;
pub const CAN_F7R1_FB3: u32 = CAN_F7R1_FB3_Msk;
pub const CAN_F7R1_FB4_Pos: u32 = 4;
pub const CAN_F7R1_FB4_Msk: u32 = 0x1 << CAN_F7R1_FB4_Pos;
pub const CAN_F7R1_FB4: u32 = CAN_F7R1_FB4_Msk;
pub const CAN_F7R1_FB5_Pos: u32 = 5;
pub const CAN_F7R1_FB5_Msk: u32 = 0x1 << CAN_F7R1_FB5_Pos;
pub const CAN_F7R1_FB5: u32 = CAN_F7R1_FB5_Msk;
pub const CAN_F7R1_FB6_Pos: u32 = 6;
pub const CAN_F7R1_FB6_Msk: u32 = 0x1 << CAN_F7R1_FB6_Pos;
pub const CAN_F7R1_FB6: u32 = CAN_F7R1_FB6_Msk;
pub const CAN_F7R1_FB7_Pos: u32 = 7;
pub const CAN_F7R1_FB7_Msk: u32 = 0x1 << CAN_F7R1_FB7_Pos;
pub const CAN_F7R1_FB7: u32 = CAN_F7R1_FB7_Msk;
pub const CAN_F7R1_FB8_Pos: u32 = 8;
pub const CAN_F7R1_FB8_Msk: u32 = 0x1 << CAN_F7R1_FB8_Pos;
pub const CAN_F7R1_FB8: u32 = CAN_F7R1_FB8_Msk;
pub const CAN_F7R1_FB9_Pos: u32 = 9;
pub const CAN_F7R1_FB9_Msk: u32 = 0x1 << CAN_F7R1_FB9_Pos;
pub const CAN_F7R1_FB9: u32 = CAN_F7R1_FB9_Msk;
pub const CAN_F7R1_FB10_Pos: u32 = 10;
pub const CAN_F7R1_FB10_Msk: u32 = 0x1 << CAN_F7R1_FB10_Pos;
pub const CAN_F7R1_FB10: u32 = CAN_F7R1_FB10_Msk;
pub const CAN_F7R1_FB11_Pos: u32 = 11;
pub const CAN_F7R1_FB11_Msk: u32 = 0x1 << CAN_F7R1_FB11_Pos;
pub const CAN_F7R1_FB11: u32 = CAN_F7R1_FB11_Msk;
pub const CAN_F7R1_FB12_Pos: u32 = 12;
pub const CAN_F7R1_FB12_Msk: u32 = 0x1 << CAN_F7R1_FB12_Pos;
pub const CAN_F7R1_FB12: u32 = CAN_F7R1_FB12_Msk;
pub const CAN_F7R1_FB13_Pos: u32 = 13;
pub const CAN_F7R1_FB13_Msk: u32 = 0x1 << CAN_F7R1_FB13_Pos;
pub const CAN_F7R1_FB13: u32 = CAN_F7R1_FB13_Msk;
pub const CAN_F7R1_FB14_Pos: u32 = 14;
pub const CAN_F7R1_FB14_Msk: u32 = 0x1 << CAN_F7R1_FB14_Pos;
pub const CAN_F7R1_FB14: u32 = CAN_F7R1_FB14_Msk;
pub const CAN_F7R1_FB15_Pos: u32 = 15;
pub const CAN_F7R1_FB15_Msk: u32 = 0x1 << CAN_F7R1_FB15_Pos;
pub const CAN_F7R1_FB15: u32 = CAN_F7R1_FB15_Msk;
pub const CAN_F7R1_FB16_Pos: u32 = 16;
pub const CAN_F7R1_FB16_Msk: u32 = 0x1 << CAN_F7R1_FB16_Pos;
pub const CAN_F7R1_FB16: u32 = CAN_F7R1_FB16_Msk;
pub const CAN_F7R1_FB17_Pos: u32 = 17;
pub const CAN_F7R1_FB17_Msk: u32 = 0x1 << CAN_F7R1_FB17_Pos;
pub const CAN_F7R1_FB17: u32 = CAN_F7R1_FB17_Msk;
pub const CAN_F7R1_FB18_Pos: u32 = 18;
pub const CAN_F7R1_FB18_Msk: u32 = 0x1 << CAN_F7R1_FB18_Pos;
pub const CAN_F7R1_FB18: u32 = CAN_F7R1_FB18_Msk;
pub const CAN_F7R1_FB19_Pos: u32 = 19;
pub const CAN_F7R1_FB19_Msk: u32 = 0x1 << CAN_F7R1_FB19_Pos;
pub const CAN_F7R1_FB19: u32 = CAN_F7R1_FB19_Msk;
pub const CAN_F7R1_FB20_Pos: u32 = 20;
pub const CAN_F7R1_FB20_Msk: u32 = 0x1 << CAN_F7R1_FB20_Pos;
pub const CAN_F7R1_FB20: u32 = CAN_F7R1_FB20_Msk;
pub const CAN_F7R1_FB21_Pos: u32 = 21;
pub const CAN_F7R1_FB21_Msk: u32 = 0x1 << CAN_F7R1_FB21_Pos;
pub const CAN_F7R1_FB21: u32 = CAN_F7R1_FB21_Msk;
pub const CAN_F7R1_FB22_Pos: u32 = 22;
pub const CAN_F7R1_FB22_Msk: u32 = 0x1 << CAN_F7R1_FB22_Pos;
pub const CAN_F7R1_FB22: u32 = CAN_F7R1_FB22_Msk;
pub const CAN_F7R1_FB23_Pos: u32 = 23;
pub const CAN_F7R1_FB23_Msk: u32 = 0x1 << CAN_F7R1_FB23_Pos;
pub const CAN_F7R1_FB23: u32 = CAN_F7R1_FB23_Msk;
pub const CAN_F7R1_FB24_Pos: u32 = 24;
pub const CAN_F7R1_FB24_Msk: u32 = 0x1 << CAN_F7R1_FB24_Pos;
pub const CAN_F7R1_FB24: u32 = CAN_F7R1_FB24_Msk;
pub const CAN_F7R1_FB25_Pos: u32 = 25;
pub const CAN_F7R1_FB25_Msk: u32 = 0x1 << CAN_F7R1_FB25_Pos;
pub const CAN_F7R1_FB25: u32 = CAN_F7R1_FB25_Msk;
pub const CAN_F7R1_FB26_Pos: u32 = 26;
pub const CAN_F7R1_FB26_Msk: u32 = 0x1 << CAN_F7R1_FB26_Pos;
pub const CAN_F7R1_FB26: u32 = CAN_F7R1_FB26_Msk;
pub const CAN_F7R1_FB27_Pos: u32 = 27;
pub const CAN_F7R1_FB27_Msk: u32 = 0x1 << CAN_F7R1_FB27_Pos;
pub const CAN_F7R1_FB27: u32 = CAN_F7R1_FB27_Msk;
pub const CAN_F7R1_FB28_Pos: u32 = 28;
pub const CAN_F7R1_FB28_Msk: u32 = 0x1 << CAN_F7R1_FB28_Pos;
pub const CAN_F7R1_FB28: u32 = CAN_F7R1_FB28_Msk;
pub const CAN_F7R1_FB29_Pos: u32 = 29;
pub const CAN_F7R1_FB29_Msk: u32 = 0x1 << CAN_F7R1_FB29_Pos;
pub const CAN_F7R1_FB29: u32 = CAN_F7R1_FB29_Msk;
pub const CAN_F7R1_FB30_Pos: u32 = 30;
pub const CAN_F7R1_FB30_Msk: u32 = 0x1 << CAN_F7R1_FB30_Pos;
pub const CAN_F7R1_FB30: u32 = CAN_F7R1_FB30_Msk;
pub const CAN_F7R1_FB31_Pos: u32 = 31;
pub const CAN_F7R1_FB31_Msk: u32 = 0x1 << CAN_F7R1_FB31_Pos;
pub const CAN_F7R1_FB31: u32 = CAN_F7R1_FB31_Msk;
pub const CAN_F8R1_FB0_Pos: u32 = 0;
pub const CAN_F8R1_FB0_Msk: u32 = 0x1 << CAN_F8R1_FB0_Pos;
pub const CAN_F8R1_FB0: u32 = CAN_F8R1_FB0_Msk;
pub const CAN_F8R1_FB1_Pos: u32 = 1;
pub const CAN_F8R1_FB1_Msk: u32 = 0x1 << CAN_F8R1_FB1_Pos;
pub const CAN_F8R1_FB1: u32 = CAN_F8R1_FB1_Msk;
pub const CAN_F8R1_FB2_Pos: u32 = 2;
pub const CAN_F8R1_FB2_Msk: u32 = 0x1 << CAN_F8R1_FB2_Pos;
pub const CAN_F8R1_FB2: u32 = CAN_F8R1_FB2_Msk;
pub const CAN_F8R1_FB3_Pos: u32 = 3;
pub const CAN_F8R1_FB3_Msk: u32 = 0x1 << CAN_F8R1_FB3_Pos;
pub const CAN_F8R1_FB3: u32 = CAN_F8R1_FB3_Msk;
pub const CAN_F8R1_FB4_Pos: u32 = 4;
pub const CAN_F8R1_FB4_Msk: u32 = 0x1 << CAN_F8R1_FB4_Pos;
pub const CAN_F8R1_FB4: u32 = CAN_F8R1_FB4_Msk;
pub const CAN_F8R1_FB5_Pos: u32 = 5;
pub const CAN_F8R1_FB5_Msk: u32 = 0x1 << CAN_F8R1_FB5_Pos;
pub const CAN_F8R1_FB5: u32 = CAN_F8R1_FB5_Msk;
pub const CAN_F8R1_FB6_Pos: u32 = 6;
pub const CAN_F8R1_FB6_Msk: u32 = 0x1 << CAN_F8R1_FB6_Pos;
pub const CAN_F8R1_FB6: u32 = CAN_F8R1_FB6_Msk;
pub const CAN_F8R1_FB7_Pos: u32 = 7;
pub const CAN_F8R1_FB7_Msk: u32 = 0x1 << CAN_F8R1_FB7_Pos;
pub const CAN_F8R1_FB7: u32 = CAN_F8R1_FB7_Msk;
pub const CAN_F8R1_FB8_Pos: u32 = 8;
pub const CAN_F8R1_FB8_Msk: u32 = 0x1 << CAN_F8R1_FB8_Pos;
pub const CAN_F8R1_FB8: u32 = CAN_F8R1_FB8_Msk;
pub const CAN_F8R1_FB9_Pos: u32 = 9;
pub const CAN_F8R1_FB9_Msk: u32 = 0x1 << CAN_F8R1_FB9_Pos;
pub const CAN_F8R1_FB9: u32 = CAN_F8R1_FB9_Msk;
pub const CAN_F8R1_FB10_Pos: u32 = 10;
pub const CAN_F8R1_FB10_Msk: u32 = 0x1 << CAN_F8R1_FB10_Pos;
pub const CAN_F8R1_FB10: u32 = CAN_F8R1_FB10_Msk;
pub const CAN_F8R1_FB11_Pos: u32 = 11;
pub const CAN_F8R1_FB11_Msk: u32 = 0x1 << CAN_F8R1_FB11_Pos;
pub const CAN_F8R1_FB11: u32 = CAN_F8R1_FB11_Msk;
pub const CAN_F8R1_FB12_Pos: u32 = 12;
pub const CAN_F8R1_FB12_Msk: u32 = 0x1 << CAN_F8R1_FB12_Pos;
pub const CAN_F8R1_FB12: u32 = CAN_F8R1_FB12_Msk;
pub const CAN_F8R1_FB13_Pos: u32 = 13;
pub const CAN_F8R1_FB13_Msk: u32 = 0x1 << CAN_F8R1_FB13_Pos;
pub const CAN_F8R1_FB13: u32 = CAN_F8R1_FB13_Msk;
pub const CAN_F8R1_FB14_Pos: u32 = 14;
pub const CAN_F8R1_FB14_Msk: u32 = 0x1 << CAN_F8R1_FB14_Pos;
pub const CAN_F8R1_FB14: u32 = CAN_F8R1_FB14_Msk;
pub const CAN_F8R1_FB15_Pos: u32 = 15;
pub const CAN_F8R1_FB15_Msk: u32 = 0x1 << CAN_F8R1_FB15_Pos;
pub const CAN_F8R1_FB15: u32 = CAN_F8R1_FB15_Msk;
pub const CAN_F8R1_FB16_Pos: u32 = 16;
pub const CAN_F8R1_FB16_Msk: u32 = 0x1 << CAN_F8R1_FB16_Pos;
pub const CAN_F8R1_FB16: u32 = CAN_F8R1_FB16_Msk;
pub const CAN_F8R1_FB17_Pos: u32 = 17;
pub const CAN_F8R1_FB17_Msk: u32 = 0x1 << CAN_F8R1_FB17_Pos;
pub const CAN_F8R1_FB17: u32 = CAN_F8R1_FB17_Msk;
pub const CAN_F8R1_FB18_Pos: u32 = 18;
pub const CAN_F8R1_FB18_Msk: u32 = 0x1 << CAN_F8R1_FB18_Pos;
pub const CAN_F8R1_FB18: u32 = CAN_F8R1_FB18_Msk;
pub const CAN_F8R1_FB19_Pos: u32 = 19;
pub const CAN_F8R1_FB19_Msk: u32 = 0x1 << CAN_F8R1_FB19_Pos;
pub const CAN_F8R1_FB19: u32 = CAN_F8R1_FB19_Msk;
pub const CAN_F8R1_FB20_Pos: u32 = 20;
pub const CAN_F8R1_FB20_Msk: u32 = 0x1 << CAN_F8R1_FB20_Pos;
pub const CAN_F8R1_FB20: u32 = CAN_F8R1_FB20_Msk;
pub const CAN_F8R1_FB21_Pos: u32 = 21;
pub const CAN_F8R1_FB21_Msk: u32 = 0x1 << CAN_F8R1_FB21_Pos;
pub const CAN_F8R1_FB21: u32 = CAN_F8R1_FB21_Msk;
pub const CAN_F8R1_FB22_Pos: u32 = 22;
pub const CAN_F8R1_FB22_Msk: u32 = 0x1 << CAN_F8R1_FB22_Pos;
pub const CAN_F8R1_FB22: u32 = CAN_F8R1_FB22_Msk;
pub const CAN_F8R1_FB23_Pos: u32 = 23;
pub const CAN_F8R1_FB23_Msk: u32 = 0x1 << CAN_F8R1_FB23_Pos;
pub const CAN_F8R1_FB23: u32 = CAN_F8R1_FB23_Msk;
pub const CAN_F8R1_FB24_Pos: u32 = 24;
pub const CAN_F8R1_FB24_Msk: u32 = 0x1 << CAN_F8R1_FB24_Pos;
pub const CAN_F8R1_FB24: u32 = CAN_F8R1_FB24_Msk;
pub const CAN_F8R1_FB25_Pos: u32 = 25;
pub const CAN_F8R1_FB25_Msk: u32 = 0x1 << CAN_F8R1_FB25_Pos;
pub const CAN_F8R1_FB25: u32 = CAN_F8R1_FB25_Msk;
pub const CAN_F8R1_FB26_Pos: u32 = 26;
pub const CAN_F8R1_FB26_Msk: u32 = 0x1 << CAN_F8R1_FB26_Pos;
pub const CAN_F8R1_FB26: u32 = CAN_F8R1_FB26_Msk;
pub const CAN_F8R1_FB27_Pos: u32 = 27;
pub const CAN_F8R1_FB27_Msk: u32 = 0x1 << CAN_F8R1_FB27_Pos;
pub const CAN_F8R1_FB27: u32 = CAN_F8R1_FB27_Msk;
pub const CAN_F8R1_FB28_Pos: u32 = 28;
pub const CAN_F8R1_FB28_Msk: u32 = 0x1 << CAN_F8R1_FB28_Pos;
pub const CAN_F8R1_FB28: u32 = CAN_F8R1_FB28_Msk;
pub const CAN_F8R1_FB29_Pos: u32 = 29;
pub const CAN_F8R1_FB29_Msk: u32 = 0x1 << CAN_F8R1_FB29_Pos;
pub const CAN_F8R1_FB29: u32 = CAN_F8R1_FB29_Msk;
pub const CAN_F8R1_FB30_Pos: u32 = 30;
pub const CAN_F8R1_FB30_Msk: u32 = 0x1 << CAN_F8R1_FB30_Pos;
pub const CAN_F8R1_FB30: u32 = CAN_F8R1_FB30_Msk;
pub const CAN_F8R1_FB31_Pos: u32 = 31;
pub const CAN_F8R1_FB31_Msk: u32 = 0x1 << CAN_F8R1_FB31_Pos;
pub const CAN_F8R1_FB31: u32 = CAN_F8R1_FB31_Msk;
pub const CAN_F9R1_FB0_Pos: u32 = 0;
pub const CAN_F9R1_FB0_Msk: u32 = 0x1 << CAN_F9R1_FB0_Pos;
pub const CAN_F9R1_FB0: u32 = CAN_F9R1_FB0_Msk;
pub const CAN_F9R1_FB1_Pos: u32 = 1;
pub const CAN_F9R1_FB1_Msk: u32 = 0x1 << CAN_F9R1_FB1_Pos;
pub const CAN_F9R1_FB1: u32 = CAN_F9R1_FB1_Msk;
pub const CAN_F9R1_FB2_Pos: u32 = 2;
pub const CAN_F9R1_FB2_Msk: u32 = 0x1 << CAN_F9R1_FB2_Pos;
pub const CAN_F9R1_FB2: u32 = CAN_F9R1_FB2_Msk;
pub const CAN_F9R1_FB3_Pos: u32 = 3;
pub const CAN_F9R1_FB3_Msk: u32 = 0x1 << CAN_F9R1_FB3_Pos;
pub const CAN_F9R1_FB3: u32 = CAN_F9R1_FB3_Msk;
pub const CAN_F9R1_FB4_Pos: u32 = 4;
pub const CAN_F9R1_FB4_Msk: u32 = 0x1 << CAN_F9R1_FB4_Pos;
pub const CAN_F9R1_FB4: u32 = CAN_F9R1_FB4_Msk;
pub const CAN_F9R1_FB5_Pos: u32 = 5;
pub const CAN_F9R1_FB5_Msk: u32 = 0x1 << CAN_F9R1_FB5_Pos;
pub const CAN_F9R1_FB5: u32 = CAN_F9R1_FB5_Msk;
pub const CAN_F9R1_FB6_Pos: u32 = 6;
pub const CAN_F9R1_FB6_Msk: u32 = 0x1 << CAN_F9R1_FB6_Pos;
pub const CAN_F9R1_FB6: u32 = CAN_F9R1_FB6_Msk;
pub const CAN_F9R1_FB7_Pos: u32 = 7;
pub const CAN_F9R1_FB7_Msk: u32 = 0x1 << CAN_F9R1_FB7_Pos;
pub const CAN_F9R1_FB7: u32 = CAN_F9R1_FB7_Msk;
pub const CAN_F9R1_FB8_Pos: u32 = 8;
pub const CAN_F9R1_FB8_Msk: u32 = 0x1 << CAN_F9R1_FB8_Pos;
pub const CAN_F9R1_FB8: u32 = CAN_F9R1_FB8_Msk;
pub const CAN_F9R1_FB9_Pos: u32 = 9;
pub const CAN_F9R1_FB9_Msk: u32 = 0x1 << CAN_F9R1_FB9_Pos;
pub const CAN_F9R1_FB9: u32 = CAN_F9R1_FB9_Msk;
pub const CAN_F9R1_FB10_Pos: u32 = 10;
pub const CAN_F9R1_FB10_Msk: u32 = 0x1 << CAN_F9R1_FB10_Pos;
pub const CAN_F9R1_FB10: u32 = CAN_F9R1_FB10_Msk;
pub const CAN_F9R1_FB11_Pos: u32 = 11;
pub const CAN_F9R1_FB11_Msk: u32 = 0x1 << CAN_F9R1_FB11_Pos;
pub const CAN_F9R1_FB11: u32 = CAN_F9R1_FB11_Msk;
pub const CAN_F9R1_FB12_Pos: u32 = 12;
pub const CAN_F9R1_FB12_Msk: u32 = 0x1 << CAN_F9R1_FB12_Pos;
pub const CAN_F9R1_FB12: u32 = CAN_F9R1_FB12_Msk;
pub const CAN_F9R1_FB13_Pos: u32 = 13;
pub const CAN_F9R1_FB13_Msk: u32 = 0x1 << CAN_F9R1_FB13_Pos;
pub const CAN_F9R1_FB13: u32 = CAN_F9R1_FB13_Msk;
pub const CAN_F9R1_FB14_Pos: u32 = 14;
pub const CAN_F9R1_FB14_Msk: u32 = 0x1 << CAN_F9R1_FB14_Pos;
pub const CAN_F9R1_FB14: u32 = CAN_F9R1_FB14_Msk;
pub const CAN_F9R1_FB15_Pos: u32 = 15;
pub const CAN_F9R1_FB15_Msk: u32 = 0x1 << CAN_F9R1_FB15_Pos;
pub const CAN_F9R1_FB15: u32 = CAN_F9R1_FB15_Msk;
pub const CAN_F9R1_FB16_Pos: u32 = 16;
pub const CAN_F9R1_FB16_Msk: u32 = 0x1 << CAN_F9R1_FB16_Pos;
pub const CAN_F9R1_FB16: u32 = CAN_F9R1_FB16_Msk;
pub const CAN_F9R1_FB17_Pos: u32 = 17;
pub const CAN_F9R1_FB17_Msk: u32 = 0x1 << CAN_F9R1_FB17_Pos;
pub const CAN_F9R1_FB17: u32 = CAN_F9R1_FB17_Msk;
pub const CAN_F9R1_FB18_Pos: u32 = 18;
pub const CAN_F9R1_FB18_Msk: u32 = 0x1 << CAN_F9R1_FB18_Pos;
pub const CAN_F9R1_FB18: u32 = CAN_F9R1_FB18_Msk;
pub const CAN_F9R1_FB19_Pos: u32 = 19;
pub const CAN_F9R1_FB19_Msk: u32 = 0x1 << CAN_F9R1_FB19_Pos;
pub const CAN_F9R1_FB19: u32 = CAN_F9R1_FB19_Msk;
pub const CAN_F9R1_FB20_Pos: u32 = 20;
pub const CAN_F9R1_FB20_Msk: u32 = 0x1 << CAN_F9R1_FB20_Pos;
pub const CAN_F9R1_FB20: u32 = CAN_F9R1_FB20_Msk;
pub const CAN_F9R1_FB21_Pos: u32 = 21;
pub const CAN_F9R1_FB21_Msk: u32 = 0x1 << CAN_F9R1_FB21_Pos;
pub const CAN_F9R1_FB21: u32 = CAN_F9R1_FB21_Msk;
pub const CAN_F9R1_FB22_Pos: u32 = 22;
pub const CAN_F9R1_FB22_Msk: u32 = 0x1 << CAN_F9R1_FB22_Pos;
pub const CAN_F9R1_FB22: u32 = CAN_F9R1_FB22_Msk;
pub const CAN_F9R1_FB23_Pos: u32 = 23;
pub const CAN_F9R1_FB23_Msk: u32 = 0x1 << CAN_F9R1_FB23_Pos;
pub const CAN_F9R1_FB23: u32 = CAN_F9R1_FB23_Msk;
pub const CAN_F9R1_FB24_Pos: u32 = 24;
pub const CAN_F9R1_FB24_Msk: u32 = 0x1 << CAN_F9R1_FB24_Pos;
pub const CAN_F9R1_FB24: u32 = CAN_F9R1_FB24_Msk;
pub const CAN_F9R1_FB25_Pos: u32 = 25;
pub const CAN_F9R1_FB25_Msk: u32 = 0x1 << CAN_F9R1_FB25_Pos;
pub const CAN_F9R1_FB25: u32 = CAN_F9R1_FB25_Msk;
pub const CAN_F9R1_FB26_Pos: u32 = 26;
pub const CAN_F9R1_FB26_Msk: u32 = 0x1 << CAN_F9R1_FB26_Pos;
pub const CAN_F9R1_FB26: u32 = CAN_F9R1_FB26_Msk;
pub const CAN_F9R1_FB27_Pos: u32 = 27;
pub const CAN_F9R1_FB27_Msk: u32 = 0x1 << CAN_F9R1_FB27_Pos;
pub const CAN_F9R1_FB27: u32 = CAN_F9R1_FB27_Msk;
pub const CAN_F9R1_FB28_Pos: u32 = 28;
pub const CAN_F9R1_FB28_Msk: u32 = 0x1 << CAN_F9R1_FB28_Pos;
pub const CAN_F9R1_FB28: u32 = CAN_F9R1_FB28_Msk;
pub const CAN_F9R1_FB29_Pos: u32 = 29;
pub const CAN_F9R1_FB29_Msk: u32 = 0x1 << CAN_F9R1_FB29_Pos;
pub const CAN_F9R1_FB29: u32 = CAN_F9R1_FB29_Msk;
pub const CAN_F9R1_FB30_Pos: u32 = 30;
pub const CAN_F9R1_FB30_Msk: u32 = 0x1 << CAN_F9R1_FB30_Pos;
pub const CAN_F9R1_FB30: u32 = CAN_F9R1_FB30_Msk;
pub const CAN_F9R1_FB31_Pos: u32 = 31;
pub const CAN_F9R1_FB31_Msk: u32 = 0x1 << CAN_F9R1_FB31_Pos;
pub const CAN_F9R1_FB31: u32 = CAN_F9R1_FB31_Msk;
pub const CAN_F10R1_FB0_Pos: u32 = 0;
pub const CAN_F10R1_FB0_Msk: u32 = 0x1 << CAN_F10R1_FB0_Pos;
pub const CAN_F10R1_FB0: u32 = CAN_F10R1_FB0_Msk;
pub const CAN_F10R1_FB1_Pos: u32 = 1;
pub const CAN_F10R1_FB1_Msk: u32 = 0x1 << CAN_F10R1_FB1_Pos;
pub const CAN_F10R1_FB1: u32 = CAN_F10R1_FB1_Msk;
pub const CAN_F10R1_FB2_Pos: u32 = 2;
pub const CAN_F10R1_FB2_Msk: u32 = 0x1 << CAN_F10R1_FB2_Pos;
pub const CAN_F10R1_FB2: u32 = CAN_F10R1_FB2_Msk;
pub const CAN_F10R1_FB3_Pos: u32 = 3;
pub const CAN_F10R1_FB3_Msk: u32 = 0x1 << CAN_F10R1_FB3_Pos;
pub const CAN_F10R1_FB3: u32 = CAN_F10R1_FB3_Msk;
pub const CAN_F10R1_FB4_Pos: u32 = 4;
pub const CAN_F10R1_FB4_Msk: u32 = 0x1 << CAN_F10R1_FB4_Pos;
pub const CAN_F10R1_FB4: u32 = CAN_F10R1_FB4_Msk;
pub const CAN_F10R1_FB5_Pos: u32 = 5;
pub const CAN_F10R1_FB5_Msk: u32 = 0x1 << CAN_F10R1_FB5_Pos;
pub const CAN_F10R1_FB5: u32 = CAN_F10R1_FB5_Msk;
pub const CAN_F10R1_FB6_Pos: u32 = 6;
pub const CAN_F10R1_FB6_Msk: u32 = 0x1 << CAN_F10R1_FB6_Pos;
pub const CAN_F10R1_FB6: u32 = CAN_F10R1_FB6_Msk;
pub const CAN_F10R1_FB7_Pos: u32 = 7;
pub const CAN_F10R1_FB7_Msk: u32 = 0x1 << CAN_F10R1_FB7_Pos;
pub const CAN_F10R1_FB7: u32 = CAN_F10R1_FB7_Msk;
pub const CAN_F10R1_FB8_Pos: u32 = 8;
pub const CAN_F10R1_FB8_Msk: u32 = 0x1 << CAN_F10R1_FB8_Pos;
pub const CAN_F10R1_FB8: u32 = CAN_F10R1_FB8_Msk;
pub const CAN_F10R1_FB9_Pos: u32 = 9;
pub const CAN_F10R1_FB9_Msk: u32 = 0x1 << CAN_F10R1_FB9_Pos;
pub const CAN_F10R1_FB9: u32 = CAN_F10R1_FB9_Msk;
pub const CAN_F10R1_FB10_Pos: u32 = 10;
pub const CAN_F10R1_FB10_Msk: u32 = 0x1 << CAN_F10R1_FB10_Pos;
pub const CAN_F10R1_FB10: u32 = CAN_F10R1_FB10_Msk;
pub const CAN_F10R1_FB11_Pos: u32 = 11;
pub const CAN_F10R1_FB11_Msk: u32 = 0x1 << CAN_F10R1_FB11_Pos;
pub const CAN_F10R1_FB11: u32 = CAN_F10R1_FB11_Msk;
pub const CAN_F10R1_FB12_Pos: u32 = 12;
pub const CAN_F10R1_FB12_Msk: u32 = 0x1 << CAN_F10R1_FB12_Pos;
pub const CAN_F10R1_FB12: u32 = CAN_F10R1_FB12_Msk;
pub const CAN_F10R1_FB13_Pos: u32 = 13;
pub const CAN_F10R1_FB13_Msk: u32 = 0x1 << CAN_F10R1_FB13_Pos;
pub const CAN_F10R1_FB13: u32 = CAN_F10R1_FB13_Msk;
pub const CAN_F10R1_FB14_Pos: u32 = 14;
pub const CAN_F10R1_FB14_Msk: u32 = 0x1 << CAN_F10R1_FB14_Pos;
pub const CAN_F10R1_FB14: u32 = CAN_F10R1_FB14_Msk;
pub const CAN_F10R1_FB15_Pos: u32 = 15;
pub const CAN_F10R1_FB15_Msk: u32 = 0x1 << CAN_F10R1_FB15_Pos;
pub const CAN_F10R1_FB15: u32 = CAN_F10R1_FB15_Msk;
pub const CAN_F10R1_FB16_Pos: u32 = 16;
pub const CAN_F10R1_FB16_Msk: u32 = 0x1 << CAN_F10R1_FB16_Pos;
pub const CAN_F10R1_FB16: u32 = CAN_F10R1_FB16_Msk;
pub const CAN_F10R1_FB17_Pos: u32 = 17;
pub const CAN_F10R1_FB17_Msk: u32 = 0x1 << CAN_F10R1_FB17_Pos;
pub const CAN_F10R1_FB17: u32 = CAN_F10R1_FB17_Msk;
pub const CAN_F10R1_FB18_Pos: u32 = 18;
pub const CAN_F10R1_FB18_Msk: u32 = 0x1 << CAN_F10R1_FB18_Pos;
pub const CAN_F10R1_FB18: u32 = CAN_F10R1_FB18_Msk;
pub const CAN_F10R1_FB19_Pos: u32 = 19;
pub const CAN_F10R1_FB19_Msk: u32 = 0x1 << CAN_F10R1_FB19_Pos;
pub const CAN_F10R1_FB19: u32 = CAN_F10R1_FB19_Msk;
pub const CAN_F10R1_FB20_Pos: u32 = 20;
pub const CAN_F10R1_FB20_Msk: u32 = 0x1 << CAN_F10R1_FB20_Pos;
pub const CAN_F10R1_FB20: u32 = CAN_F10R1_FB20_Msk;
pub const CAN_F10R1_FB21_Pos: u32 = 21;
pub const CAN_F10R1_FB21_Msk: u32 = 0x1 << CAN_F10R1_FB21_Pos;
pub const CAN_F10R1_FB21: u32 = CAN_F10R1_FB21_Msk;
pub const CAN_F10R1_FB22_Pos: u32 = 22;
pub const CAN_F10R1_FB22_Msk: u32 = 0x1 << CAN_F10R1_FB22_Pos;
pub const CAN_F10R1_FB22: u32 = CAN_F10R1_FB22_Msk;
pub const CAN_F10R1_FB23_Pos: u32 = 23;
pub const CAN_F10R1_FB23_Msk: u32 = 0x1 << CAN_F10R1_FB23_Pos;
pub const CAN_F10R1_FB23: u32 = CAN_F10R1_FB23_Msk;
pub const CAN_F10R1_FB24_Pos: u32 = 24;
pub const CAN_F10R1_FB24_Msk: u32 = 0x1 << CAN_F10R1_FB24_Pos;
pub const CAN_F10R1_FB24: u32 = CAN_F10R1_FB24_Msk;
pub const CAN_F10R1_FB25_Pos: u32 = 25;
pub const CAN_F10R1_FB25_Msk: u32 = 0x1 << CAN_F10R1_FB25_Pos;
pub const CAN_F10R1_FB25: u32 = CAN_F10R1_FB25_Msk;
pub const CAN_F10R1_FB26_Pos: u32 = 26;
pub const CAN_F10R1_FB26_Msk: u32 = 0x1 << CAN_F10R1_FB26_Pos;
pub const CAN_F10R1_FB26: u32 = CAN_F10R1_FB26_Msk;
pub const CAN_F10R1_FB27_Pos: u32 = 27;
pub const CAN_F10R1_FB27_Msk: u32 = 0x1 << CAN_F10R1_FB27_Pos;
pub const CAN_F10R1_FB27: u32 = CAN_F10R1_FB27_Msk;
pub const CAN_F10R1_FB28_Pos: u32 = 28;
pub const CAN_F10R1_FB28_Msk: u32 = 0x1 << CAN_F10R1_FB28_Pos;
pub const CAN_F10R1_FB28: u32 = CAN_F10R1_FB28_Msk;
pub const CAN_F10R1_FB29_Pos: u32 = 29;
pub const CAN_F10R1_FB29_Msk: u32 = 0x1 << CAN_F10R1_FB29_Pos;
pub const CAN_F10R1_FB29: u32 = CAN_F10R1_FB29_Msk;
pub const CAN_F10R1_FB30_Pos: u32 = 30;
pub const CAN_F10R1_FB30_Msk: u32 = 0x1 << CAN_F10R1_FB30_Pos;
pub const CAN_F10R1_FB30: u32 = CAN_F10R1_FB30_Msk;
pub const CAN_F10R1_FB31_Pos: u32 = 31;
pub const CAN_F10R1_FB31_Msk: u32 = 0x1 << CAN_F10R1_FB31_Pos;
pub const CAN_F10R1_FB31: u32 = CAN_F10R1_FB31_Msk;
pub const CAN_F11R1_FB0_Pos: u32 = 0;
pub const CAN_F11R1_FB0_Msk: u32 = 0x1 << CAN_F11R1_FB0_Pos;
pub const CAN_F11R1_FB0: u32 = CAN_F11R1_FB0_Msk;
pub const CAN_F11R1_FB1_Pos: u32 = 1;
pub const CAN_F11R1_FB1_Msk: u32 = 0x1 << CAN_F11R1_FB1_Pos;
pub const CAN_F11R1_FB1: u32 = CAN_F11R1_FB1_Msk;
pub const CAN_F11R1_FB2_Pos: u32 = 2;
pub const CAN_F11R1_FB2_Msk: u32 = 0x1 << CAN_F11R1_FB2_Pos;
pub const CAN_F11R1_FB2: u32 = CAN_F11R1_FB2_Msk;
pub const CAN_F11R1_FB3_Pos: u32 = 3;
pub const CAN_F11R1_FB3_Msk: u32 = 0x1 << CAN_F11R1_FB3_Pos;
pub const CAN_F11R1_FB3: u32 = CAN_F11R1_FB3_Msk;
pub const CAN_F11R1_FB4_Pos: u32 = 4;
pub const CAN_F11R1_FB4_Msk: u32 = 0x1 << CAN_F11R1_FB4_Pos;
pub const CAN_F11R1_FB4: u32 = CAN_F11R1_FB4_Msk;
pub const CAN_F11R1_FB5_Pos: u32 = 5;
pub const CAN_F11R1_FB5_Msk: u32 = 0x1 << CAN_F11R1_FB5_Pos;
pub const CAN_F11R1_FB5: u32 = CAN_F11R1_FB5_Msk;
pub const CAN_F11R1_FB6_Pos: u32 = 6;
pub const CAN_F11R1_FB6_Msk: u32 = 0x1 << CAN_F11R1_FB6_Pos;
pub const CAN_F11R1_FB6: u32 = CAN_F11R1_FB6_Msk;
pub const CAN_F11R1_FB7_Pos: u32 = 7;
pub const CAN_F11R1_FB7_Msk: u32 = 0x1 << CAN_F11R1_FB7_Pos;
pub const CAN_F11R1_FB7: u32 = CAN_F11R1_FB7_Msk;
pub const CAN_F11R1_FB8_Pos: u32 = 8;
pub const CAN_F11R1_FB8_Msk: u32 = 0x1 << CAN_F11R1_FB8_Pos;
pub const CAN_F11R1_FB8: u32 = CAN_F11R1_FB8_Msk;
pub const CAN_F11R1_FB9_Pos: u32 = 9;
pub const CAN_F11R1_FB9_Msk: u32 = 0x1 << CAN_F11R1_FB9_Pos;
pub const CAN_F11R1_FB9: u32 = CAN_F11R1_FB9_Msk;
pub const CAN_F11R1_FB10_Pos: u32 = 10;
pub const CAN_F11R1_FB10_Msk: u32 = 0x1 << CAN_F11R1_FB10_Pos;
pub const CAN_F11R1_FB10: u32 = CAN_F11R1_FB10_Msk;
pub const CAN_F11R1_FB11_Pos: u32 = 11;
pub const CAN_F11R1_FB11_Msk: u32 = 0x1 << CAN_F11R1_FB11_Pos;
pub const CAN_F11R1_FB11: u32 = CAN_F11R1_FB11_Msk;
pub const CAN_F11R1_FB12_Pos: u32 = 12;
pub const CAN_F11R1_FB12_Msk: u32 = 0x1 << CAN_F11R1_FB12_Pos;
pub const CAN_F11R1_FB12: u32 = CAN_F11R1_FB12_Msk;
pub const CAN_F11R1_FB13_Pos: u32 = 13;
pub const CAN_F11R1_FB13_Msk: u32 = 0x1 << CAN_F11R1_FB13_Pos;
pub const CAN_F11R1_FB13: u32 = CAN_F11R1_FB13_Msk;
pub const CAN_F11R1_FB14_Pos: u32 = 14;
pub const CAN_F11R1_FB14_Msk: u32 = 0x1 << CAN_F11R1_FB14_Pos;
pub const CAN_F11R1_FB14: u32 = CAN_F11R1_FB14_Msk;
pub const CAN_F11R1_FB15_Pos: u32 = 15;
pub const CAN_F11R1_FB15_Msk: u32 = 0x1 << CAN_F11R1_FB15_Pos;
pub const CAN_F11R1_FB15: u32 = CAN_F11R1_FB15_Msk;
pub const CAN_F11R1_FB16_Pos: u32 = 16;
pub const CAN_F11R1_FB16_Msk: u32 = 0x1 << CAN_F11R1_FB16_Pos;
pub const CAN_F11R1_FB16: u32 = CAN_F11R1_FB16_Msk;
pub const CAN_F11R1_FB17_Pos: u32 = 17;
pub const CAN_F11R1_FB17_Msk: u32 = 0x1 << CAN_F11R1_FB17_Pos;
pub const CAN_F11R1_FB17: u32 = CAN_F11R1_FB17_Msk;
pub const CAN_F11R1_FB18_Pos: u32 = 18;
pub const CAN_F11R1_FB18_Msk: u32 = 0x1 << CAN_F11R1_FB18_Pos;
pub const CAN_F11R1_FB18: u32 = CAN_F11R1_FB18_Msk;
pub const CAN_F11R1_FB19_Pos: u32 = 19;
pub const CAN_F11R1_FB19_Msk: u32 = 0x1 << CAN_F11R1_FB19_Pos;
pub const CAN_F11R1_FB19: u32 = CAN_F11R1_FB19_Msk;
pub const CAN_F11R1_FB20_Pos: u32 = 20;
pub const CAN_F11R1_FB20_Msk: u32 = 0x1 << CAN_F11R1_FB20_Pos;
pub const CAN_F11R1_FB20: u32 = CAN_F11R1_FB20_Msk;
pub const CAN_F11R1_FB21_Pos: u32 = 21;
pub const CAN_F11R1_FB21_Msk: u32 = 0x1 << CAN_F11R1_FB21_Pos;
pub const CAN_F11R1_FB21: u32 = CAN_F11R1_FB21_Msk;
pub const CAN_F11R1_FB22_Pos: u32 = 22;
pub const CAN_F11R1_FB22_Msk: u32 = 0x1 << CAN_F11R1_FB22_Pos;
pub const CAN_F11R1_FB22: u32 = CAN_F11R1_FB22_Msk;
pub const CAN_F11R1_FB23_Pos: u32 = 23;
pub const CAN_F11R1_FB23_Msk: u32 = 0x1 << CAN_F11R1_FB23_Pos;
pub const CAN_F11R1_FB23: u32 = CAN_F11R1_FB23_Msk;
pub const CAN_F11R1_FB24_Pos: u32 = 24;
pub const CAN_F11R1_FB24_Msk: u32 = 0x1 << CAN_F11R1_FB24_Pos;
pub const CAN_F11R1_FB24: u32 = CAN_F11R1_FB24_Msk;
pub const CAN_F11R1_FB25_Pos: u32 = 25;
pub const CAN_F11R1_FB25_Msk: u32 = 0x1 << CAN_F11R1_FB25_Pos;
pub const CAN_F11R1_FB25: u32 = CAN_F11R1_FB25_Msk;
pub const CAN_F11R1_FB26_Pos: u32 = 26;
pub const CAN_F11R1_FB26_Msk: u32 = 0x1 << CAN_F11R1_FB26_Pos;
pub const CAN_F11R1_FB26: u32 = CAN_F11R1_FB26_Msk;
pub const CAN_F11R1_FB27_Pos: u32 = 27;
pub const CAN_F11R1_FB27_Msk: u32 = 0x1 << CAN_F11R1_FB27_Pos;
pub const CAN_F11R1_FB27: u32 = CAN_F11R1_FB27_Msk;
pub const CAN_F11R1_FB28_Pos: u32 = 28;
pub const CAN_F11R1_FB28_Msk: u32 = 0x1 << CAN_F11R1_FB28_Pos;
pub const CAN_F11R1_FB28: u32 = CAN_F11R1_FB28_Msk;
pub const CAN_F11R1_FB29_Pos: u32 = 29;
pub const CAN_F11R1_FB29_Msk: u32 = 0x1 << CAN_F11R1_FB29_Pos;
pub const CAN_F11R1_FB29: u32 = CAN_F11R1_FB29_Msk;
pub const CAN_F11R1_FB30_Pos: u32 = 30;
pub const CAN_F11R1_FB30_Msk: u32 = 0x1 << CAN_F11R1_FB30_Pos;
pub const CAN_F11R1_FB30: u32 = CAN_F11R1_FB30_Msk;
pub const CAN_F11R1_FB31_Pos: u32 = 31;
pub const CAN_F11R1_FB31_Msk: u32 = 0x1 << CAN_F11R1_FB31_Pos;
pub const CAN_F11R1_FB31: u32 = CAN_F11R1_FB31_Msk;
pub const CAN_F12R1_FB0_Pos: u32 = 0;
pub const CAN_F12R1_FB0_Msk: u32 = 0x1 << CAN_F12R1_FB0_Pos;
pub const CAN_F12R1_FB0: u32 = CAN_F12R1_FB0_Msk;
pub const CAN_F12R1_FB1_Pos: u32 = 1;
pub const CAN_F12R1_FB1_Msk: u32 = 0x1 << CAN_F12R1_FB1_Pos;
pub const CAN_F12R1_FB1: u32 = CAN_F12R1_FB1_Msk;
pub const CAN_F12R1_FB2_Pos: u32 = 2;
pub const CAN_F12R1_FB2_Msk: u32 = 0x1 << CAN_F12R1_FB2_Pos;
pub const CAN_F12R1_FB2: u32 = CAN_F12R1_FB2_Msk;
pub const CAN_F12R1_FB3_Pos: u32 = 3;
pub const CAN_F12R1_FB3_Msk: u32 = 0x1 << CAN_F12R1_FB3_Pos;
pub const CAN_F12R1_FB3: u32 = CAN_F12R1_FB3_Msk;
pub const CAN_F12R1_FB4_Pos: u32 = 4;
pub const CAN_F12R1_FB4_Msk: u32 = 0x1 << CAN_F12R1_FB4_Pos;
pub const CAN_F12R1_FB4: u32 = CAN_F12R1_FB4_Msk;
pub const CAN_F12R1_FB5_Pos: u32 = 5;
pub const CAN_F12R1_FB5_Msk: u32 = 0x1 << CAN_F12R1_FB5_Pos;
pub const CAN_F12R1_FB5: u32 = CAN_F12R1_FB5_Msk;
pub const CAN_F12R1_FB6_Pos: u32 = 6;
pub const CAN_F12R1_FB6_Msk: u32 = 0x1 << CAN_F12R1_FB6_Pos;
pub const CAN_F12R1_FB6: u32 = CAN_F12R1_FB6_Msk;
pub const CAN_F12R1_FB7_Pos: u32 = 7;
pub const CAN_F12R1_FB7_Msk: u32 = 0x1 << CAN_F12R1_FB7_Pos;
pub const CAN_F12R1_FB7: u32 = CAN_F12R1_FB7_Msk;
pub const CAN_F12R1_FB8_Pos: u32 = 8;
pub const CAN_F12R1_FB8_Msk: u32 = 0x1 << CAN_F12R1_FB8_Pos;
pub const CAN_F12R1_FB8: u32 = CAN_F12R1_FB8_Msk;
pub const CAN_F12R1_FB9_Pos: u32 = 9;
pub const CAN_F12R1_FB9_Msk: u32 = 0x1 << CAN_F12R1_FB9_Pos;
pub const CAN_F12R1_FB9: u32 = CAN_F12R1_FB9_Msk;
pub const CAN_F12R1_FB10_Pos: u32 = 10;
pub const CAN_F12R1_FB10_Msk: u32 = 0x1 << CAN_F12R1_FB10_Pos;
pub const CAN_F12R1_FB10: u32 = CAN_F12R1_FB10_Msk;
pub const CAN_F12R1_FB11_Pos: u32 = 11;
pub const CAN_F12R1_FB11_Msk: u32 = 0x1 << CAN_F12R1_FB11_Pos;
pub const CAN_F12R1_FB11: u32 = CAN_F12R1_FB11_Msk;
pub const CAN_F12R1_FB12_Pos: u32 = 12;
pub const CAN_F12R1_FB12_Msk: u32 = 0x1 << CAN_F12R1_FB12_Pos;
pub const CAN_F12R1_FB12: u32 = CAN_F12R1_FB12_Msk;
pub const CAN_F12R1_FB13_Pos: u32 = 13;
pub const CAN_F12R1_FB13_Msk: u32 = 0x1 << CAN_F12R1_FB13_Pos;
pub const CAN_F12R1_FB13: u32 = CAN_F12R1_FB13_Msk;
pub const CAN_F12R1_FB14_Pos: u32 = 14;
pub const CAN_F12R1_FB14_Msk: u32 = 0x1 << CAN_F12R1_FB14_Pos;
pub const CAN_F12R1_FB14: u32 = CAN_F12R1_FB14_Msk;
pub const CAN_F12R1_FB15_Pos: u32 = 15;
pub const CAN_F12R1_FB15_Msk: u32 = 0x1 << CAN_F12R1_FB15_Pos;
pub const CAN_F12R1_FB15: u32 = CAN_F12R1_FB15_Msk;
pub const CAN_F12R1_FB16_Pos: u32 = 16;
pub const CAN_F12R1_FB16_Msk: u32 = 0x1 << CAN_F12R1_FB16_Pos;
pub const CAN_F12R1_FB16: u32 = CAN_F12R1_FB16_Msk;
pub const CAN_F12R1_FB17_Pos: u32 = 17;
pub const CAN_F12R1_FB17_Msk: u32 = 0x1 << CAN_F12R1_FB17_Pos;
pub const CAN_F12R1_FB17: u32 = CAN_F12R1_FB17_Msk;
pub const CAN_F12R1_FB18_Pos: u32 = 18;
pub const CAN_F12R1_FB18_Msk: u32 = 0x1 << CAN_F12R1_FB18_Pos;
pub const CAN_F12R1_FB18: u32 = CAN_F12R1_FB18_Msk;
pub const CAN_F12R1_FB19_Pos: u32 = 19;
pub const CAN_F12R1_FB19_Msk: u32 = 0x1 << CAN_F12R1_FB19_Pos;
pub const CAN_F12R1_FB19: u32 = CAN_F12R1_FB19_Msk;
pub const CAN_F12R1_FB20_Pos: u32 = 20;
pub const CAN_F12R1_FB20_Msk: u32 = 0x1 << CAN_F12R1_FB20_Pos;
pub const CAN_F12R1_FB20: u32 = CAN_F12R1_FB20_Msk;
pub const CAN_F12R1_FB21_Pos: u32 = 21;
pub const CAN_F12R1_FB21_Msk: u32 = 0x1 << CAN_F12R1_FB21_Pos;
pub const CAN_F12R1_FB21: u32 = CAN_F12R1_FB21_Msk;
pub const CAN_F12R1_FB22_Pos: u32 = 22;
pub const CAN_F12R1_FB22_Msk: u32 = 0x1 << CAN_F12R1_FB22_Pos;
pub const CAN_F12R1_FB22: u32 = CAN_F12R1_FB22_Msk;
pub const CAN_F12R1_FB23_Pos: u32 = 23;
pub const CAN_F12R1_FB23_Msk: u32 = 0x1 << CAN_F12R1_FB23_Pos;
pub const CAN_F12R1_FB23: u32 = CAN_F12R1_FB23_Msk;
pub const CAN_F12R1_FB24_Pos: u32 = 24;
pub const CAN_F12R1_FB24_Msk: u32 = 0x1 << CAN_F12R1_FB24_Pos;
pub const CAN_F12R1_FB24: u32 = CAN_F12R1_FB24_Msk;
pub const CAN_F12R1_FB25_Pos: u32 = 25;
pub const CAN_F12R1_FB25_Msk: u32 = 0x1 << CAN_F12R1_FB25_Pos;
pub const CAN_F12R1_FB25: u32 = CAN_F12R1_FB25_Msk;
pub const CAN_F12R1_FB26_Pos: u32 = 26;
pub const CAN_F12R1_FB26_Msk: u32 = 0x1 << CAN_F12R1_FB26_Pos;
pub const CAN_F12R1_FB26: u32 = CAN_F12R1_FB26_Msk;
pub const CAN_F12R1_FB27_Pos: u32 = 27;
pub const CAN_F12R1_FB27_Msk: u32 = 0x1 << CAN_F12R1_FB27_Pos;
pub const CAN_F12R1_FB27: u32 = CAN_F12R1_FB27_Msk;
pub const CAN_F12R1_FB28_Pos: u32 = 28;
pub const CAN_F12R1_FB28_Msk: u32 = 0x1 << CAN_F12R1_FB28_Pos;
pub const CAN_F12R1_FB28: u32 = CAN_F12R1_FB28_Msk;
pub const CAN_F12R1_FB29_Pos: u32 = 29;
pub const CAN_F12R1_FB29_Msk: u32 = 0x1 << CAN_F12R1_FB29_Pos;
pub const CAN_F12R1_FB29: u32 = CAN_F12R1_FB29_Msk;
pub const CAN_F12R1_FB30_Pos: u32 = 30;
pub const CAN_F12R1_FB30_Msk: u32 = 0x1 << CAN_F12R1_FB30_Pos;
pub const CAN_F12R1_FB30: u32 = CAN_F12R1_FB30_Msk;
pub const CAN_F12R1_FB31_Pos: u32 = 31;
pub const CAN_F12R1_FB31_Msk: u32 = 0x1 << CAN_F12R1_FB31_Pos;
pub const CAN_F12R1_FB31: u32 = CAN_F12R1_FB31_Msk;
pub const CAN_F13R1_FB0_Pos: u32 = 0;
pub const CAN_F13R1_FB0_Msk: u32 = 0x1 << CAN_F13R1_FB0_Pos;
pub const CAN_F13R1_FB0: u32 = CAN_F13R1_FB0_Msk;
pub const CAN_F13R1_FB1_Pos: u32 = 1;
pub const CAN_F13R1_FB1_Msk: u32 = 0x1 << CAN_F13R1_FB1_Pos;
pub const CAN_F13R1_FB1: u32 = CAN_F13R1_FB1_Msk;
pub const CAN_F13R1_FB2_Pos: u32 = 2;
pub const CAN_F13R1_FB2_Msk: u32 = 0x1 << CAN_F13R1_FB2_Pos;
pub const CAN_F13R1_FB2: u32 = CAN_F13R1_FB2_Msk;
pub const CAN_F13R1_FB3_Pos: u32 = 3;
pub const CAN_F13R1_FB3_Msk: u32 = 0x1 << CAN_F13R1_FB3_Pos;
pub const CAN_F13R1_FB3: u32 = CAN_F13R1_FB3_Msk;
pub const CAN_F13R1_FB4_Pos: u32 = 4;
pub const CAN_F13R1_FB4_Msk: u32 = 0x1 << CAN_F13R1_FB4_Pos;
pub const CAN_F13R1_FB4: u32 = CAN_F13R1_FB4_Msk;
pub const CAN_F13R1_FB5_Pos: u32 = 5;
pub const CAN_F13R1_FB5_Msk: u32 = 0x1 << CAN_F13R1_FB5_Pos;
pub const CAN_F13R1_FB5: u32 = CAN_F13R1_FB5_Msk;
pub const CAN_F13R1_FB6_Pos: u32 = 6;
pub const CAN_F13R1_FB6_Msk: u32 = 0x1 << CAN_F13R1_FB6_Pos;
pub const CAN_F13R1_FB6: u32 = CAN_F13R1_FB6_Msk;
pub const CAN_F13R1_FB7_Pos: u32 = 7;
pub const CAN_F13R1_FB7_Msk: u32 = 0x1 << CAN_F13R1_FB7_Pos;
pub const CAN_F13R1_FB7: u32 = CAN_F13R1_FB7_Msk;
pub const CAN_F13R1_FB8_Pos: u32 = 8;
pub const CAN_F13R1_FB8_Msk: u32 = 0x1 << CAN_F13R1_FB8_Pos;
pub const CAN_F13R1_FB8: u32 = CAN_F13R1_FB8_Msk;
pub const CAN_F13R1_FB9_Pos: u32 = 9;
pub const CAN_F13R1_FB9_Msk: u32 = 0x1 << CAN_F13R1_FB9_Pos;
pub const CAN_F13R1_FB9: u32 = CAN_F13R1_FB9_Msk;
pub const CAN_F13R1_FB10_Pos: u32 = 10;
pub const CAN_F13R1_FB10_Msk: u32 = 0x1 << CAN_F13R1_FB10_Pos;
pub const CAN_F13R1_FB10: u32 = CAN_F13R1_FB10_Msk;
pub const CAN_F13R1_FB11_Pos: u32 = 11;
pub const CAN_F13R1_FB11_Msk: u32 = 0x1 << CAN_F13R1_FB11_Pos;
pub const CAN_F13R1_FB11: u32 = CAN_F13R1_FB11_Msk;
pub const CAN_F13R1_FB12_Pos: u32 = 12;
pub const CAN_F13R1_FB12_Msk: u32 = 0x1 << CAN_F13R1_FB12_Pos;
pub const CAN_F13R1_FB12: u32 = CAN_F13R1_FB12_Msk;
pub const CAN_F13R1_FB13_Pos: u32 = 13;
pub const CAN_F13R1_FB13_Msk: u32 = 0x1 << CAN_F13R1_FB13_Pos;
pub const CAN_F13R1_FB13: u32 = CAN_F13R1_FB13_Msk;
pub const CAN_F13R1_FB14_Pos: u32 = 14;
pub const CAN_F13R1_FB14_Msk: u32 = 0x1 << CAN_F13R1_FB14_Pos;
pub const CAN_F13R1_FB14: u32 = CAN_F13R1_FB14_Msk;
pub const CAN_F13R1_FB15_Pos: u32 = 15;
pub const CAN_F13R1_FB15_Msk: u32 = 0x1 << CAN_F13R1_FB15_Pos;
pub const CAN_F13R1_FB15: u32 = CAN_F13R1_FB15_Msk;
pub const CAN_F13R1_FB16_Pos: u32 = 16;
pub const CAN_F13R1_FB16_Msk: u32 = 0x1 << CAN_F13R1_FB16_Pos;
pub const CAN_F13R1_FB16: u32 = CAN_F13R1_FB16_Msk;
pub const CAN_F13R1_FB17_Pos: u32 = 17;
pub const CAN_F13R1_FB17_Msk: u32 = 0x1 << CAN_F13R1_FB17_Pos;
pub const CAN_F13R1_FB17: u32 = CAN_F13R1_FB17_Msk;
pub const CAN_F13R1_FB18_Pos: u32 = 18;
pub const CAN_F13R1_FB18_Msk: u32 = 0x1 << CAN_F13R1_FB18_Pos;
pub const CAN_F13R1_FB18: u32 = CAN_F13R1_FB18_Msk;
pub const CAN_F13R1_FB19_Pos: u32 = 19;
pub const CAN_F13R1_FB19_Msk: u32 = 0x1 << CAN_F13R1_FB19_Pos;
pub const CAN_F13R1_FB19: u32 = CAN_F13R1_FB19_Msk;
pub const CAN_F13R1_FB20_Pos: u32 = 20;
pub const CAN_F13R1_FB20_Msk: u32 = 0x1 << CAN_F13R1_FB20_Pos;
pub const CAN_F13R1_FB20: u32 = CAN_F13R1_FB20_Msk;
pub const CAN_F13R1_FB21_Pos: u32 = 21;
pub const CAN_F13R1_FB21_Msk: u32 = 0x1 << CAN_F13R1_FB21_Pos;
pub const CAN_F13R1_FB21: u32 = CAN_F13R1_FB21_Msk;
pub const CAN_F13R1_FB22_Pos: u32 = 22;
pub const CAN_F13R1_FB22_Msk: u32 = 0x1 << CAN_F13R1_FB22_Pos;
pub const CAN_F13R1_FB22: u32 = CAN_F13R1_FB22_Msk;
pub const CAN_F13R1_FB23_Pos: u32 = 23;
pub const CAN_F13R1_FB23_Msk: u32 = 0x1 << CAN_F13R1_FB23_Pos;
pub const CAN_F13R1_FB23: u32 = CAN_F13R1_FB23_Msk;
pub const CAN_F13R1_FB24_Pos: u32 = 24;
pub const CAN_F13R1_FB24_Msk: u32 = 0x1 << CAN_F13R1_FB24_Pos;
pub const CAN_F13R1_FB24: u32 = CAN_F13R1_FB24_Msk;
pub const CAN_F13R1_FB25_Pos: u32 = 25;
pub const CAN_F13R1_FB25_Msk: u32 = 0x1 << CAN_F13R1_FB25_Pos;
pub const CAN_F13R1_FB25: u32 = CAN_F13R1_FB25_Msk;
pub const CAN_F13R1_FB26_Pos: u32 = 26;
pub const CAN_F13R1_FB26_Msk: u32 = 0x1 << CAN_F13R1_FB26_Pos;
pub const CAN_F13R1_FB26: u32 = CAN_F13R1_FB26_Msk;
pub const CAN_F13R1_FB27_Pos: u32 = 27;
pub const CAN_F13R1_FB27_Msk: u32 = 0x1 << CAN_F13R1_FB27_Pos;
pub const CAN_F13R1_FB27: u32 = CAN_F13R1_FB27_Msk;
pub const CAN_F13R1_FB28_Pos: u32 = 28;
pub const CAN_F13R1_FB28_Msk: u32 = 0x1 << CAN_F13R1_FB28_Pos;
pub const CAN_F13R1_FB28: u32 = CAN_F13R1_FB28_Msk;
pub const CAN_F13R1_FB29_Pos: u32 = 29;
pub const CAN_F13R1_FB29_Msk: u32 = 0x1 << CAN_F13R1_FB29_Pos;
pub const CAN_F13R1_FB29: u32 = CAN_F13R1_FB29_Msk;
pub const CAN_F13R1_FB30_Pos: u32 = 30;
pub const CAN_F13R1_FB30_Msk: u32 = 0x1 << CAN_F13R1_FB30_Pos;
pub const CAN_F13R1_FB30: u32 = CAN_F13R1_FB30_Msk;
pub const CAN_F13R1_FB31_Pos: u32 = 31;
pub const CAN_F13R1_FB31_Msk: u32 = 0x1 << CAN_F13R1_FB31_Pos;
pub const CAN_F13R1_FB31: u32 = CAN_F13R1_FB31_Msk;
pub const CAN_F0R2_FB0_Pos: u32 = 0;
pub const CAN_F0R2_FB0_Msk: u32 = 0x1 << CAN_F0R2_FB0_Pos;
pub const CAN_F0R2_FB0: u32 = CAN_F0R2_FB0_Msk;
pub const CAN_F0R2_FB1_Pos: u32 = 1;
pub const CAN_F0R2_FB1_Msk: u32 = 0x1 << CAN_F0R2_FB1_Pos;
pub const CAN_F0R2_FB1: u32 = CAN_F0R2_FB1_Msk;
pub const CAN_F0R2_FB2_Pos: u32 = 2;
pub const CAN_F0R2_FB2_Msk: u32 = 0x1 << CAN_F0R2_FB2_Pos;
pub const CAN_F0R2_FB2: u32 = CAN_F0R2_FB2_Msk;
pub const CAN_F0R2_FB3_Pos: u32 = 3;
pub const CAN_F0R2_FB3_Msk: u32 = 0x1 << CAN_F0R2_FB3_Pos;
pub const CAN_F0R2_FB3: u32 = CAN_F0R2_FB3_Msk;
pub const CAN_F0R2_FB4_Pos: u32 = 4;
pub const CAN_F0R2_FB4_Msk: u32 = 0x1 << CAN_F0R2_FB4_Pos;
pub const CAN_F0R2_FB4: u32 = CAN_F0R2_FB4_Msk;
pub const CAN_F0R2_FB5_Pos: u32 = 5;
pub const CAN_F0R2_FB5_Msk: u32 = 0x1 << CAN_F0R2_FB5_Pos;
pub const CAN_F0R2_FB5: u32 = CAN_F0R2_FB5_Msk;
pub const CAN_F0R2_FB6_Pos: u32 = 6;
pub const CAN_F0R2_FB6_Msk: u32 = 0x1 << CAN_F0R2_FB6_Pos;
pub const CAN_F0R2_FB6: u32 = CAN_F0R2_FB6_Msk;
pub const CAN_F0R2_FB7_Pos: u32 = 7;
pub const CAN_F0R2_FB7_Msk: u32 = 0x1 << CAN_F0R2_FB7_Pos;
pub const CAN_F0R2_FB7: u32 = CAN_F0R2_FB7_Msk;
pub const CAN_F0R2_FB8_Pos: u32 = 8;
pub const CAN_F0R2_FB8_Msk: u32 = 0x1 << CAN_F0R2_FB8_Pos;
pub const CAN_F0R2_FB8: u32 = CAN_F0R2_FB8_Msk;
pub const CAN_F0R2_FB9_Pos: u32 = 9;
pub const CAN_F0R2_FB9_Msk: u32 = 0x1 << CAN_F0R2_FB9_Pos;
pub const CAN_F0R2_FB9: u32 = CAN_F0R2_FB9_Msk;
pub const CAN_F0R2_FB10_Pos: u32 = 10;
pub const CAN_F0R2_FB10_Msk: u32 = 0x1 << CAN_F0R2_FB10_Pos;
pub const CAN_F0R2_FB10: u32 = CAN_F0R2_FB10_Msk;
pub const CAN_F0R2_FB11_Pos: u32 = 11;
pub const CAN_F0R2_FB11_Msk: u32 = 0x1 << CAN_F0R2_FB11_Pos;
pub const CAN_F0R2_FB11: u32 = CAN_F0R2_FB11_Msk;
pub const CAN_F0R2_FB12_Pos: u32 = 12;
pub const CAN_F0R2_FB12_Msk: u32 = 0x1 << CAN_F0R2_FB12_Pos;
pub const CAN_F0R2_FB12: u32 = CAN_F0R2_FB12_Msk;
pub const CAN_F0R2_FB13_Pos: u32 = 13;
pub const CAN_F0R2_FB13_Msk: u32 = 0x1 << CAN_F0R2_FB13_Pos;
pub const CAN_F0R2_FB13: u32 = CAN_F0R2_FB13_Msk;
pub const CAN_F0R2_FB14_Pos: u32 = 14;
pub const CAN_F0R2_FB14_Msk: u32 = 0x1 << CAN_F0R2_FB14_Pos;
pub const CAN_F0R2_FB14: u32 = CAN_F0R2_FB14_Msk;
pub const CAN_F0R2_FB15_Pos: u32 = 15;
pub const CAN_F0R2_FB15_Msk: u32 = 0x1 << CAN_F0R2_FB15_Pos;
pub const CAN_F0R2_FB15: u32 = CAN_F0R2_FB15_Msk;
pub const CAN_F0R2_FB16_Pos: u32 = 16;
pub const CAN_F0R2_FB16_Msk: u32 = 0x1 << CAN_F0R2_FB16_Pos;
pub const CAN_F0R2_FB16: u32 = CAN_F0R2_FB16_Msk;
pub const CAN_F0R2_FB17_Pos: u32 = 17;
pub const CAN_F0R2_FB17_Msk: u32 = 0x1 << CAN_F0R2_FB17_Pos;
pub const CAN_F0R2_FB17: u32 = CAN_F0R2_FB17_Msk;
pub const CAN_F0R2_FB18_Pos: u32 = 18;
pub const CAN_F0R2_FB18_Msk: u32 = 0x1 << CAN_F0R2_FB18_Pos;
pub const CAN_F0R2_FB18: u32 = CAN_F0R2_FB18_Msk;
pub const CAN_F0R2_FB19_Pos: u32 = 19;
pub const CAN_F0R2_FB19_Msk: u32 = 0x1 << CAN_F0R2_FB19_Pos;
pub const CAN_F0R2_FB19: u32 = CAN_F0R2_FB19_Msk;
pub const CAN_F0R2_FB20_Pos: u32 = 20;
pub const CAN_F0R2_FB20_Msk: u32 = 0x1 << CAN_F0R2_FB20_Pos;
pub const CAN_F0R2_FB20: u32 = CAN_F0R2_FB20_Msk;
pub const CAN_F0R2_FB21_Pos: u32 = 21;
pub const CAN_F0R2_FB21_Msk: u32 = 0x1 << CAN_F0R2_FB21_Pos;
pub const CAN_F0R2_FB21: u32 = CAN_F0R2_FB21_Msk;
pub const CAN_F0R2_FB22_Pos: u32 = 22;
pub const CAN_F0R2_FB22_Msk: u32 = 0x1 << CAN_F0R2_FB22_Pos;
pub const CAN_F0R2_FB22: u32 = CAN_F0R2_FB22_Msk;
pub const CAN_F0R2_FB23_Pos: u32 = 23;
pub const CAN_F0R2_FB23_Msk: u32 = 0x1 << CAN_F0R2_FB23_Pos;
pub const CAN_F0R2_FB23: u32 = CAN_F0R2_FB23_Msk;
pub const CAN_F0R2_FB24_Pos: u32 = 24;
pub const CAN_F0R2_FB24_Msk: u32 = 0x1 << CAN_F0R2_FB24_Pos;
pub const CAN_F0R2_FB24: u32 = CAN_F0R2_FB24_Msk;
pub const CAN_F0R2_FB25_Pos: u32 = 25;
pub const CAN_F0R2_FB25_Msk: u32 = 0x1 << CAN_F0R2_FB25_Pos;
pub const CAN_F0R2_FB25: u32 = CAN_F0R2_FB25_Msk;
pub const CAN_F0R2_FB26_Pos: u32 = 26;
pub const CAN_F0R2_FB26_Msk: u32 = 0x1 << CAN_F0R2_FB26_Pos;
pub const CAN_F0R2_FB26: u32 = CAN_F0R2_FB26_Msk;
pub const CAN_F0R2_FB27_Pos: u32 = 27;
pub const CAN_F0R2_FB27_Msk: u32 = 0x1 << CAN_F0R2_FB27_Pos;
pub const CAN_F0R2_FB27: u32 = CAN_F0R2_FB27_Msk;
pub const CAN_F0R2_FB28_Pos: u32 = 28;
pub const CAN_F0R2_FB28_Msk: u32 = 0x1 << CAN_F0R2_FB28_Pos;
pub const CAN_F0R2_FB28: u32 = CAN_F0R2_FB28_Msk;
pub const CAN_F0R2_FB29_Pos: u32 = 29;
pub const CAN_F0R2_FB29_Msk: u32 = 0x1 << CAN_F0R2_FB29_Pos;
pub const CAN_F0R2_FB29: u32 = CAN_F0R2_FB29_Msk;
pub const CAN_F0R2_FB30_Pos: u32 = 30;
pub const CAN_F0R2_FB30_Msk: u32 = 0x1 << CAN_F0R2_FB30_Pos;
pub const CAN_F0R2_FB30: u32 = CAN_F0R2_FB30_Msk;
pub const CAN_F0R2_FB31_Pos: u32 = 31;
pub const CAN_F0R2_FB31_Msk: u32 = 0x1 << CAN_F0R2_FB31_Pos;
pub const CAN_F0R2_FB31: u32 = CAN_F0R2_FB31_Msk;
pub const CAN_F1R2_FB0_Pos: u32 = 0;
pub const CAN_F1R2_FB0_Msk: u32 = 0x1 << CAN_F1R2_FB0_Pos;
pub const CAN_F1R2_FB0: u32 = CAN_F1R2_FB0_Msk;
pub const CAN_F1R2_FB1_Pos: u32 = 1;
pub const CAN_F1R2_FB1_Msk: u32 = 0x1 << CAN_F1R2_FB1_Pos;
pub const CAN_F1R2_FB1: u32 = CAN_F1R2_FB1_Msk;
pub const CAN_F1R2_FB2_Pos: u32 = 2;
pub const CAN_F1R2_FB2_Msk: u32 = 0x1 << CAN_F1R2_FB2_Pos;
pub const CAN_F1R2_FB2: u32 = CAN_F1R2_FB2_Msk;
pub const CAN_F1R2_FB3_Pos: u32 = 3;
pub const CAN_F1R2_FB3_Msk: u32 = 0x1 << CAN_F1R2_FB3_Pos;
pub const CAN_F1R2_FB3: u32 = CAN_F1R2_FB3_Msk;
pub const CAN_F1R2_FB4_Pos: u32 = 4;
pub const CAN_F1R2_FB4_Msk: u32 = 0x1 << CAN_F1R2_FB4_Pos;
pub const CAN_F1R2_FB4: u32 = CAN_F1R2_FB4_Msk;
pub const CAN_F1R2_FB5_Pos: u32 = 5;
pub const CAN_F1R2_FB5_Msk: u32 = 0x1 << CAN_F1R2_FB5_Pos;
pub const CAN_F1R2_FB5: u32 = CAN_F1R2_FB5_Msk;
pub const CAN_F1R2_FB6_Pos: u32 = 6;
pub const CAN_F1R2_FB6_Msk: u32 = 0x1 << CAN_F1R2_FB6_Pos;
pub const CAN_F1R2_FB6: u32 = CAN_F1R2_FB6_Msk;
pub const CAN_F1R2_FB7_Pos: u32 = 7;
pub const CAN_F1R2_FB7_Msk: u32 = 0x1 << CAN_F1R2_FB7_Pos;
pub const CAN_F1R2_FB7: u32 = CAN_F1R2_FB7_Msk;
pub const CAN_F1R2_FB8_Pos: u32 = 8;
pub const CAN_F1R2_FB8_Msk: u32 = 0x1 << CAN_F1R2_FB8_Pos;
pub const CAN_F1R2_FB8: u32 = CAN_F1R2_FB8_Msk;
pub const CAN_F1R2_FB9_Pos: u32 = 9;
pub const CAN_F1R2_FB9_Msk: u32 = 0x1 << CAN_F1R2_FB9_Pos;
pub const CAN_F1R2_FB9: u32 = CAN_F1R2_FB9_Msk;
pub const CAN_F1R2_FB10_Pos: u32 = 10;
pub const CAN_F1R2_FB10_Msk: u32 = 0x1 << CAN_F1R2_FB10_Pos;
pub const CAN_F1R2_FB10: u32 = CAN_F1R2_FB10_Msk;
pub const CAN_F1R2_FB11_Pos: u32 = 11;
pub const CAN_F1R2_FB11_Msk: u32 = 0x1 << CAN_F1R2_FB11_Pos;
pub const CAN_F1R2_FB11: u32 = CAN_F1R2_FB11_Msk;
pub const CAN_F1R2_FB12_Pos: u32 = 12;
pub const CAN_F1R2_FB12_Msk: u32 = 0x1 << CAN_F1R2_FB12_Pos;
pub const CAN_F1R2_FB12: u32 = CAN_F1R2_FB12_Msk;
pub const CAN_F1R2_FB13_Pos: u32 = 13;
pub const CAN_F1R2_FB13_Msk: u32 = 0x1 << CAN_F1R2_FB13_Pos;
pub const CAN_F1R2_FB13: u32 = CAN_F1R2_FB13_Msk;
pub const CAN_F1R2_FB14_Pos: u32 = 14;
pub const CAN_F1R2_FB14_Msk: u32 = 0x1 << CAN_F1R2_FB14_Pos;
pub const CAN_F1R2_FB14: u32 = CAN_F1R2_FB14_Msk;
pub const CAN_F1R2_FB15_Pos: u32 = 15;
pub const CAN_F1R2_FB15_Msk: u32 = 0x1 << CAN_F1R2_FB15_Pos;
pub const CAN_F1R2_FB15: u32 = CAN_F1R2_FB15_Msk;
pub const CAN_F1R2_FB16_Pos: u32 = 16;
pub const CAN_F1R2_FB16_Msk: u32 = 0x1 << CAN_F1R2_FB16_Pos;
pub const CAN_F1R2_FB16: u32 = CAN_F1R2_FB16_Msk;
pub const CAN_F1R2_FB17_Pos: u32 = 17;
pub const CAN_F1R2_FB17_Msk: u32 = 0x1 << CAN_F1R2_FB17_Pos;
pub const CAN_F1R2_FB17: u32 = CAN_F1R2_FB17_Msk;
pub const CAN_F1R2_FB18_Pos: u32 = 18;
pub const CAN_F1R2_FB18_Msk: u32 = 0x1 << CAN_F1R2_FB18_Pos;
pub const CAN_F1R2_FB18: u32 = CAN_F1R2_FB18_Msk;
pub const CAN_F1R2_FB19_Pos: u32 = 19;
pub const CAN_F1R2_FB19_Msk: u32 = 0x1 << CAN_F1R2_FB19_Pos;
pub const CAN_F1R2_FB19: u32 = CAN_F1R2_FB19_Msk;
pub const CAN_F1R2_FB20_Pos: u32 = 20;
pub const CAN_F1R2_FB20_Msk: u32 = 0x1 << CAN_F1R2_FB20_Pos;
pub const CAN_F1R2_FB20: u32 = CAN_F1R2_FB20_Msk;
pub const CAN_F1R2_FB21_Pos: u32 = 21;
pub const CAN_F1R2_FB21_Msk: u32 = 0x1 << CAN_F1R2_FB21_Pos;
pub const CAN_F1R2_FB21: u32 = CAN_F1R2_FB21_Msk;
pub const CAN_F1R2_FB22_Pos: u32 = 22;
pub const CAN_F1R2_FB22_Msk: u32 = 0x1 << CAN_F1R2_FB22_Pos;
pub const CAN_F1R2_FB22: u32 = CAN_F1R2_FB22_Msk;
pub const CAN_F1R2_FB23_Pos: u32 = 23;
pub const CAN_F1R2_FB23_Msk: u32 = 0x1 << CAN_F1R2_FB23_Pos;
pub const CAN_F1R2_FB23: u32 = CAN_F1R2_FB23_Msk;
pub const CAN_F1R2_FB24_Pos: u32 = 24;
pub const CAN_F1R2_FB24_Msk: u32 = 0x1 << CAN_F1R2_FB24_Pos;
pub const CAN_F1R2_FB24: u32 = CAN_F1R2_FB24_Msk;
pub const CAN_F1R2_FB25_Pos: u32 = 25;
pub const CAN_F1R2_FB25_Msk: u32 = 0x1 << CAN_F1R2_FB25_Pos;
pub const CAN_F1R2_FB25: u32 = CAN_F1R2_FB25_Msk;
pub const CAN_F1R2_FB26_Pos: u32 = 26;
pub const CAN_F1R2_FB26_Msk: u32 = 0x1 << CAN_F1R2_FB26_Pos;
pub const CAN_F1R2_FB26: u32 = CAN_F1R2_FB26_Msk;
pub const CAN_F1R2_FB27_Pos: u32 = 27;
pub const CAN_F1R2_FB27_Msk: u32 = 0x1 << CAN_F1R2_FB27_Pos;
pub const CAN_F1R2_FB27: u32 = CAN_F1R2_FB27_Msk;
pub const CAN_F1R2_FB28_Pos: u32 = 28;
pub const CAN_F1R2_FB28_Msk: u32 = 0x1 << CAN_F1R2_FB28_Pos;
pub const CAN_F1R2_FB28: u32 = CAN_F1R2_FB28_Msk;
pub const CAN_F1R2_FB29_Pos: u32 = 29;
pub const CAN_F1R2_FB29_Msk: u32 = 0x1 << CAN_F1R2_FB29_Pos;
pub const CAN_F1R2_FB29: u32 = CAN_F1R2_FB29_Msk;
pub const CAN_F1R2_FB30_Pos: u32 = 30;
pub const CAN_F1R2_FB30_Msk: u32 = 0x1 << CAN_F1R2_FB30_Pos;
pub const CAN_F1R2_FB30: u32 = CAN_F1R2_FB30_Msk;
pub const CAN_F1R2_FB31_Pos: u32 = 31;
pub const CAN_F1R2_FB31_Msk: u32 = 0x1 << CAN_F1R2_FB31_Pos;
pub const CAN_F1R2_FB31: u32 = CAN_F1R2_FB31_Msk;
pub const CAN_F2R2_FB0_Pos: u32 = 0;
pub const CAN_F2R2_FB0_Msk: u32 = 0x1 << CAN_F2R2_FB0_Pos;
pub const CAN_F2R2_FB0: u32 = CAN_F2R2_FB0_Msk;
pub const CAN_F2R2_FB1_Pos: u32 = 1;
pub const CAN_F2R2_FB1_Msk: u32 = 0x1 << CAN_F2R2_FB1_Pos;
pub const CAN_F2R2_FB1: u32 = CAN_F2R2_FB1_Msk;
pub const CAN_F2R2_FB2_Pos: u32 = 2;
pub const CAN_F2R2_FB2_Msk: u32 = 0x1 << CAN_F2R2_FB2_Pos;
pub const CAN_F2R2_FB2: u32 = CAN_F2R2_FB2_Msk;
pub const CAN_F2R2_FB3_Pos: u32 = 3;
pub const CAN_F2R2_FB3_Msk: u32 = 0x1 << CAN_F2R2_FB3_Pos;
pub const CAN_F2R2_FB3: u32 = CAN_F2R2_FB3_Msk;
pub const CAN_F2R2_FB4_Pos: u32 = 4;
pub const CAN_F2R2_FB4_Msk: u32 = 0x1 << CAN_F2R2_FB4_Pos;
pub const CAN_F2R2_FB4: u32 = CAN_F2R2_FB4_Msk;
pub const CAN_F2R2_FB5_Pos: u32 = 5;
pub const CAN_F2R2_FB5_Msk: u32 = 0x1 << CAN_F2R2_FB5_Pos;
pub const CAN_F2R2_FB5: u32 = CAN_F2R2_FB5_Msk;
pub const CAN_F2R2_FB6_Pos: u32 = 6;
pub const CAN_F2R2_FB6_Msk: u32 = 0x1 << CAN_F2R2_FB6_Pos;
pub const CAN_F2R2_FB6: u32 = CAN_F2R2_FB6_Msk;
pub const CAN_F2R2_FB7_Pos: u32 = 7;
pub const CAN_F2R2_FB7_Msk: u32 = 0x1 << CAN_F2R2_FB7_Pos;
pub const CAN_F2R2_FB7: u32 = CAN_F2R2_FB7_Msk;
pub const CAN_F2R2_FB8_Pos: u32 = 8;
pub const CAN_F2R2_FB8_Msk: u32 = 0x1 << CAN_F2R2_FB8_Pos;
pub const CAN_F2R2_FB8: u32 = CAN_F2R2_FB8_Msk;
pub const CAN_F2R2_FB9_Pos: u32 = 9;
pub const CAN_F2R2_FB9_Msk: u32 = 0x1 << CAN_F2R2_FB9_Pos;
pub const CAN_F2R2_FB9: u32 = CAN_F2R2_FB9_Msk;
pub const CAN_F2R2_FB10_Pos: u32 = 10;
pub const CAN_F2R2_FB10_Msk: u32 = 0x1 << CAN_F2R2_FB10_Pos;
pub const CAN_F2R2_FB10: u32 = CAN_F2R2_FB10_Msk;
pub const CAN_F2R2_FB11_Pos: u32 = 11;
pub const CAN_F2R2_FB11_Msk: u32 = 0x1 << CAN_F2R2_FB11_Pos;
pub const CAN_F2R2_FB11: u32 = CAN_F2R2_FB11_Msk;
pub const CAN_F2R2_FB12_Pos: u32 = 12;
pub const CAN_F2R2_FB12_Msk: u32 = 0x1 << CAN_F2R2_FB12_Pos;
pub const CAN_F2R2_FB12: u32 = CAN_F2R2_FB12_Msk;
pub const CAN_F2R2_FB13_Pos: u32 = 13;
pub const CAN_F2R2_FB13_Msk: u32 = 0x1 << CAN_F2R2_FB13_Pos;
pub const CAN_F2R2_FB13: u32 = CAN_F2R2_FB13_Msk;
pub const CAN_F2R2_FB14_Pos: u32 = 14;
pub const CAN_F2R2_FB14_Msk: u32 = 0x1 << CAN_F2R2_FB14_Pos;
pub const CAN_F2R2_FB14: u32 = CAN_F2R2_FB14_Msk;
pub const CAN_F2R2_FB15_Pos: u32 = 15;
pub const CAN_F2R2_FB15_Msk: u32 = 0x1 << CAN_F2R2_FB15_Pos;
pub const CAN_F2R2_FB15: u32 = CAN_F2R2_FB15_Msk;
pub const CAN_F2R2_FB16_Pos: u32 = 16;
pub const CAN_F2R2_FB16_Msk: u32 = 0x1 << CAN_F2R2_FB16_Pos;
pub const CAN_F2R2_FB16: u32 = CAN_F2R2_FB16_Msk;
pub const CAN_F2R2_FB17_Pos: u32 = 17;
pub const CAN_F2R2_FB17_Msk: u32 = 0x1 << CAN_F2R2_FB17_Pos;
pub const CAN_F2R2_FB17: u32 = CAN_F2R2_FB17_Msk;
pub const CAN_F2R2_FB18_Pos: u32 = 18;
pub const CAN_F2R2_FB18_Msk: u32 = 0x1 << CAN_F2R2_FB18_Pos;
pub const CAN_F2R2_FB18: u32 = CAN_F2R2_FB18_Msk;
pub const CAN_F2R2_FB19_Pos: u32 = 19;
pub const CAN_F2R2_FB19_Msk: u32 = 0x1 << CAN_F2R2_FB19_Pos;
pub const CAN_F2R2_FB19: u32 = CAN_F2R2_FB19_Msk;
pub const CAN_F2R2_FB20_Pos: u32 = 20;
pub const CAN_F2R2_FB20_Msk: u32 = 0x1 << CAN_F2R2_FB20_Pos;
pub const CAN_F2R2_FB20: u32 = CAN_F2R2_FB20_Msk;
pub const CAN_F2R2_FB21_Pos: u32 = 21;
pub const CAN_F2R2_FB21_Msk: u32 = 0x1 << CAN_F2R2_FB21_Pos;
pub const CAN_F2R2_FB21: u32 = CAN_F2R2_FB21_Msk;
pub const CAN_F2R2_FB22_Pos: u32 = 22;
pub const CAN_F2R2_FB22_Msk: u32 = 0x1 << CAN_F2R2_FB22_Pos;
pub const CAN_F2R2_FB22: u32 = CAN_F2R2_FB22_Msk;
pub const CAN_F2R2_FB23_Pos: u32 = 23;
pub const CAN_F2R2_FB23_Msk: u32 = 0x1 << CAN_F2R2_FB23_Pos;
pub const CAN_F2R2_FB23: u32 = CAN_F2R2_FB23_Msk;
pub const CAN_F2R2_FB24_Pos: u32 = 24;
pub const CAN_F2R2_FB24_Msk: u32 = 0x1 << CAN_F2R2_FB24_Pos;
pub const CAN_F2R2_FB24: u32 = CAN_F2R2_FB24_Msk;
pub const CAN_F2R2_FB25_Pos: u32 = 25;
pub const CAN_F2R2_FB25_Msk: u32 = 0x1 << CAN_F2R2_FB25_Pos;
pub const CAN_F2R2_FB25: u32 = CAN_F2R2_FB25_Msk;
pub const CAN_F2R2_FB26_Pos: u32 = 26;
pub const CAN_F2R2_FB26_Msk: u32 = 0x1 << CAN_F2R2_FB26_Pos;
pub const CAN_F2R2_FB26: u32 = CAN_F2R2_FB26_Msk;
pub const CAN_F2R2_FB27_Pos: u32 = 27;
pub const CAN_F2R2_FB27_Msk: u32 = 0x1 << CAN_F2R2_FB27_Pos;
pub const CAN_F2R2_FB27: u32 = CAN_F2R2_FB27_Msk;
pub const CAN_F2R2_FB28_Pos: u32 = 28;
pub const CAN_F2R2_FB28_Msk: u32 = 0x1 << CAN_F2R2_FB28_Pos;
pub const CAN_F2R2_FB28: u32 = CAN_F2R2_FB28_Msk;
pub const CAN_F2R2_FB29_Pos: u32 = 29;
pub const CAN_F2R2_FB29_Msk: u32 = 0x1 << CAN_F2R2_FB29_Pos;
pub const CAN_F2R2_FB29: u32 = CAN_F2R2_FB29_Msk;
pub const CAN_F2R2_FB30_Pos: u32 = 30;
pub const CAN_F2R2_FB30_Msk: u32 = 0x1 << CAN_F2R2_FB30_Pos;
pub const CAN_F2R2_FB30: u32 = CAN_F2R2_FB30_Msk;
pub const CAN_F2R2_FB31_Pos: u32 = 31;
pub const CAN_F2R2_FB31_Msk: u32 = 0x1 << CAN_F2R2_FB31_Pos;
pub const CAN_F2R2_FB31: u32 = CAN_F2R2_FB31_Msk;
pub const CAN_F3R2_FB0_Pos: u32 = 0;
pub const CAN_F3R2_FB0_Msk: u32 = 0x1 << CAN_F3R2_FB0_Pos;
pub const CAN_F3R2_FB0: u32 = CAN_F3R2_FB0_Msk;
pub const CAN_F3R2_FB1_Pos: u32 = 1;
pub const CAN_F3R2_FB1_Msk: u32 = 0x1 << CAN_F3R2_FB1_Pos;
pub const CAN_F3R2_FB1: u32 = CAN_F3R2_FB1_Msk;
pub const CAN_F3R2_FB2_Pos: u32 = 2;
pub const CAN_F3R2_FB2_Msk: u32 = 0x1 << CAN_F3R2_FB2_Pos;
pub const CAN_F3R2_FB2: u32 = CAN_F3R2_FB2_Msk;
pub const CAN_F3R2_FB3_Pos: u32 = 3;
pub const CAN_F3R2_FB3_Msk: u32 = 0x1 << CAN_F3R2_FB3_Pos;
pub const CAN_F3R2_FB3: u32 = CAN_F3R2_FB3_Msk;
pub const CAN_F3R2_FB4_Pos: u32 = 4;
pub const CAN_F3R2_FB4_Msk: u32 = 0x1 << CAN_F3R2_FB4_Pos;
pub const CAN_F3R2_FB4: u32 = CAN_F3R2_FB4_Msk;
pub const CAN_F3R2_FB5_Pos: u32 = 5;
pub const CAN_F3R2_FB5_Msk: u32 = 0x1 << CAN_F3R2_FB5_Pos;
pub const CAN_F3R2_FB5: u32 = CAN_F3R2_FB5_Msk;
pub const CAN_F3R2_FB6_Pos: u32 = 6;
pub const CAN_F3R2_FB6_Msk: u32 = 0x1 << CAN_F3R2_FB6_Pos;
pub const CAN_F3R2_FB6: u32 = CAN_F3R2_FB6_Msk;
pub const CAN_F3R2_FB7_Pos: u32 = 7;
pub const CAN_F3R2_FB7_Msk: u32 = 0x1 << CAN_F3R2_FB7_Pos;
pub const CAN_F3R2_FB7: u32 = CAN_F3R2_FB7_Msk;
pub const CAN_F3R2_FB8_Pos: u32 = 8;
pub const CAN_F3R2_FB8_Msk: u32 = 0x1 << CAN_F3R2_FB8_Pos;
pub const CAN_F3R2_FB8: u32 = CAN_F3R2_FB8_Msk;
pub const CAN_F3R2_FB9_Pos: u32 = 9;
pub const CAN_F3R2_FB9_Msk: u32 = 0x1 << CAN_F3R2_FB9_Pos;
pub const CAN_F3R2_FB9: u32 = CAN_F3R2_FB9_Msk;
pub const CAN_F3R2_FB10_Pos: u32 = 10;
pub const CAN_F3R2_FB10_Msk: u32 = 0x1 << CAN_F3R2_FB10_Pos;
pub const CAN_F3R2_FB10: u32 = CAN_F3R2_FB10_Msk;
pub const CAN_F3R2_FB11_Pos: u32 = 11;
pub const CAN_F3R2_FB11_Msk: u32 = 0x1 << CAN_F3R2_FB11_Pos;
pub const CAN_F3R2_FB11: u32 = CAN_F3R2_FB11_Msk;
pub const CAN_F3R2_FB12_Pos: u32 = 12;
pub const CAN_F3R2_FB12_Msk: u32 = 0x1 << CAN_F3R2_FB12_Pos;
pub const CAN_F3R2_FB12: u32 = CAN_F3R2_FB12_Msk;
pub const CAN_F3R2_FB13_Pos: u32 = 13;
pub const CAN_F3R2_FB13_Msk: u32 = 0x1 << CAN_F3R2_FB13_Pos;
pub const CAN_F3R2_FB13: u32 = CAN_F3R2_FB13_Msk;
pub const CAN_F3R2_FB14_Pos: u32 = 14;
pub const CAN_F3R2_FB14_Msk: u32 = 0x1 << CAN_F3R2_FB14_Pos;
pub const CAN_F3R2_FB14: u32 = CAN_F3R2_FB14_Msk;
pub const CAN_F3R2_FB15_Pos: u32 = 15;
pub const CAN_F3R2_FB15_Msk: u32 = 0x1 << CAN_F3R2_FB15_Pos;
pub const CAN_F3R2_FB15: u32 = CAN_F3R2_FB15_Msk;
pub const CAN_F3R2_FB16_Pos: u32 = 16;
pub const CAN_F3R2_FB16_Msk: u32 = 0x1 << CAN_F3R2_FB16_Pos;
pub const CAN_F3R2_FB16: u32 = CAN_F3R2_FB16_Msk;
pub const CAN_F3R2_FB17_Pos: u32 = 17;
pub const CAN_F3R2_FB17_Msk: u32 = 0x1 << CAN_F3R2_FB17_Pos;
pub const CAN_F3R2_FB17: u32 = CAN_F3R2_FB17_Msk;
pub const CAN_F3R2_FB18_Pos: u32 = 18;
pub const CAN_F3R2_FB18_Msk: u32 = 0x1 << CAN_F3R2_FB18_Pos;
pub const CAN_F3R2_FB18: u32 = CAN_F3R2_FB18_Msk;
pub const CAN_F3R2_FB19_Pos: u32 = 19;
pub const CAN_F3R2_FB19_Msk: u32 = 0x1 << CAN_F3R2_FB19_Pos;
pub const CAN_F3R2_FB19: u32 = CAN_F3R2_FB19_Msk;
pub const CAN_F3R2_FB20_Pos: u32 = 20;
pub const CAN_F3R2_FB20_Msk: u32 = 0x1 << CAN_F3R2_FB20_Pos;
pub const CAN_F3R2_FB20: u32 = CAN_F3R2_FB20_Msk;
pub const CAN_F3R2_FB21_Pos: u32 = 21;
pub const CAN_F3R2_FB21_Msk: u32 = 0x1 << CAN_F3R2_FB21_Pos;
pub const CAN_F3R2_FB21: u32 = CAN_F3R2_FB21_Msk;
pub const CAN_F3R2_FB22_Pos: u32 = 22;
pub const CAN_F3R2_FB22_Msk: u32 = 0x1 << CAN_F3R2_FB22_Pos;
pub const CAN_F3R2_FB22: u32 = CAN_F3R2_FB22_Msk;
pub const CAN_F3R2_FB23_Pos: u32 = 23;
pub const CAN_F3R2_FB23_Msk: u32 = 0x1 << CAN_F3R2_FB23_Pos;
pub const CAN_F3R2_FB23: u32 = CAN_F3R2_FB23_Msk;
pub const CAN_F3R2_FB24_Pos: u32 = 24;
pub const CAN_F3R2_FB24_Msk: u32 = 0x1 << CAN_F3R2_FB24_Pos;
pub const CAN_F3R2_FB24: u32 = CAN_F3R2_FB24_Msk;
pub const CAN_F3R2_FB25_Pos: u32 = 25;
pub const CAN_F3R2_FB25_Msk: u32 = 0x1 << CAN_F3R2_FB25_Pos;
pub const CAN_F3R2_FB25: u32 = CAN_F3R2_FB25_Msk;
pub const CAN_F3R2_FB26_Pos: u32 = 26;
pub const CAN_F3R2_FB26_Msk: u32 = 0x1 << CAN_F3R2_FB26_Pos;
pub const CAN_F3R2_FB26: u32 = CAN_F3R2_FB26_Msk;
pub const CAN_F3R2_FB27_Pos: u32 = 27;
pub const CAN_F3R2_FB27_Msk: u32 = 0x1 << CAN_F3R2_FB27_Pos;
pub const CAN_F3R2_FB27: u32 = CAN_F3R2_FB27_Msk;
pub const CAN_F3R2_FB28_Pos: u32 = 28;
pub const CAN_F3R2_FB28_Msk: u32 = 0x1 << CAN_F3R2_FB28_Pos;
pub const CAN_F3R2_FB28: u32 = CAN_F3R2_FB28_Msk;
pub const CAN_F3R2_FB29_Pos: u32 = 29;
pub const CAN_F3R2_FB29_Msk: u32 = 0x1 << CAN_F3R2_FB29_Pos;
pub const CAN_F3R2_FB29: u32 = CAN_F3R2_FB29_Msk;
pub const CAN_F3R2_FB30_Pos: u32 = 30;
pub const CAN_F3R2_FB30_Msk: u32 = 0x1 << CAN_F3R2_FB30_Pos;
pub const CAN_F3R2_FB30: u32 = CAN_F3R2_FB30_Msk;
pub const CAN_F3R2_FB31_Pos: u32 = 31;
pub const CAN_F3R2_FB31_Msk: u32 = 0x1 << CAN_F3R2_FB31_Pos;
pub const CAN_F3R2_FB31: u32 = CAN_F3R2_FB31_Msk;
pub const CAN_F4R2_FB0_Pos: u32 = 0;
pub const CAN_F4R2_FB0_Msk: u32 = 0x1 << CAN_F4R2_FB0_Pos;
pub const CAN_F4R2_FB0: u32 = CAN_F4R2_FB0_Msk;
pub const CAN_F4R2_FB1_Pos: u32 = 1;
pub const CAN_F4R2_FB1_Msk: u32 = 0x1 << CAN_F4R2_FB1_Pos;
pub const CAN_F4R2_FB1: u32 = CAN_F4R2_FB1_Msk;
pub const CAN_F4R2_FB2_Pos: u32 = 2;
pub const CAN_F4R2_FB2_Msk: u32 = 0x1 << CAN_F4R2_FB2_Pos;
pub const CAN_F4R2_FB2: u32 = CAN_F4R2_FB2_Msk;
pub const CAN_F4R2_FB3_Pos: u32 = 3;
pub const CAN_F4R2_FB3_Msk: u32 = 0x1 << CAN_F4R2_FB3_Pos;
pub const CAN_F4R2_FB3: u32 = CAN_F4R2_FB3_Msk;
pub const CAN_F4R2_FB4_Pos: u32 = 4;
pub const CAN_F4R2_FB4_Msk: u32 = 0x1 << CAN_F4R2_FB4_Pos;
pub const CAN_F4R2_FB4: u32 = CAN_F4R2_FB4_Msk;
pub const CAN_F4R2_FB5_Pos: u32 = 5;
pub const CAN_F4R2_FB5_Msk: u32 = 0x1 << CAN_F4R2_FB5_Pos;
pub const CAN_F4R2_FB5: u32 = CAN_F4R2_FB5_Msk;
pub const CAN_F4R2_FB6_Pos: u32 = 6;
pub const CAN_F4R2_FB6_Msk: u32 = 0x1 << CAN_F4R2_FB6_Pos;
pub const CAN_F4R2_FB6: u32 = CAN_F4R2_FB6_Msk;
pub const CAN_F4R2_FB7_Pos: u32 = 7;
pub const CAN_F4R2_FB7_Msk: u32 = 0x1 << CAN_F4R2_FB7_Pos;
pub const CAN_F4R2_FB7: u32 = CAN_F4R2_FB7_Msk;
pub const CAN_F4R2_FB8_Pos: u32 = 8;
pub const CAN_F4R2_FB8_Msk: u32 = 0x1 << CAN_F4R2_FB8_Pos;
pub const CAN_F4R2_FB8: u32 = CAN_F4R2_FB8_Msk;
pub const CAN_F4R2_FB9_Pos: u32 = 9;
pub const CAN_F4R2_FB9_Msk: u32 = 0x1 << CAN_F4R2_FB9_Pos;
pub const CAN_F4R2_FB9: u32 = CAN_F4R2_FB9_Msk;
pub const CAN_F4R2_FB10_Pos: u32 = 10;
pub const CAN_F4R2_FB10_Msk: u32 = 0x1 << CAN_F4R2_FB10_Pos;
pub const CAN_F4R2_FB10: u32 = CAN_F4R2_FB10_Msk;
pub const CAN_F4R2_FB11_Pos: u32 = 11;
pub const CAN_F4R2_FB11_Msk: u32 = 0x1 << CAN_F4R2_FB11_Pos;
pub const CAN_F4R2_FB11: u32 = CAN_F4R2_FB11_Msk;
pub const CAN_F4R2_FB12_Pos: u32 = 12;
pub const CAN_F4R2_FB12_Msk: u32 = 0x1 << CAN_F4R2_FB12_Pos;
pub const CAN_F4R2_FB12: u32 = CAN_F4R2_FB12_Msk;
pub const CAN_F4R2_FB13_Pos: u32 = 13;
pub const CAN_F4R2_FB13_Msk: u32 = 0x1 << CAN_F4R2_FB13_Pos;
pub const CAN_F4R2_FB13: u32 = CAN_F4R2_FB13_Msk;
pub const CAN_F4R2_FB14_Pos: u32 = 14;
pub const CAN_F4R2_FB14_Msk: u32 = 0x1 << CAN_F4R2_FB14_Pos;
pub const CAN_F4R2_FB14: u32 = CAN_F4R2_FB14_Msk;
pub const CAN_F4R2_FB15_Pos: u32 = 15;
pub const CAN_F4R2_FB15_Msk: u32 = 0x1 << CAN_F4R2_FB15_Pos;
pub const CAN_F4R2_FB15: u32 = CAN_F4R2_FB15_Msk;
pub const CAN_F4R2_FB16_Pos: u32 = 16;
pub const CAN_F4R2_FB16_Msk: u32 = 0x1 << CAN_F4R2_FB16_Pos;
pub const CAN_F4R2_FB16: u32 = CAN_F4R2_FB16_Msk;
pub const CAN_F4R2_FB17_Pos: u32 = 17;
pub const CAN_F4R2_FB17_Msk: u32 = 0x1 << CAN_F4R2_FB17_Pos;
pub const CAN_F4R2_FB17: u32 = CAN_F4R2_FB17_Msk;
pub const CAN_F4R2_FB18_Pos: u32 = 18;
pub const CAN_F4R2_FB18_Msk: u32 = 0x1 << CAN_F4R2_FB18_Pos;
pub const CAN_F4R2_FB18: u32 = CAN_F4R2_FB18_Msk;
pub const CAN_F4R2_FB19_Pos: u32 = 19;
pub const CAN_F4R2_FB19_Msk: u32 = 0x1 << CAN_F4R2_FB19_Pos;
pub const CAN_F4R2_FB19: u32 = CAN_F4R2_FB19_Msk;
pub const CAN_F4R2_FB20_Pos: u32 = 20;
pub const CAN_F4R2_FB20_Msk: u32 = 0x1 << CAN_F4R2_FB20_Pos;
pub const CAN_F4R2_FB20: u32 = CAN_F4R2_FB20_Msk;
pub const CAN_F4R2_FB21_Pos: u32 = 21;
pub const CAN_F4R2_FB21_Msk: u32 = 0x1 << CAN_F4R2_FB21_Pos;
pub const CAN_F4R2_FB21: u32 = CAN_F4R2_FB21_Msk;
pub const CAN_F4R2_FB22_Pos: u32 = 22;
pub const CAN_F4R2_FB22_Msk: u32 = 0x1 << CAN_F4R2_FB22_Pos;
pub const CAN_F4R2_FB22: u32 = CAN_F4R2_FB22_Msk;
pub const CAN_F4R2_FB23_Pos: u32 = 23;
pub const CAN_F4R2_FB23_Msk: u32 = 0x1 << CAN_F4R2_FB23_Pos;
pub const CAN_F4R2_FB23: u32 = CAN_F4R2_FB23_Msk;
pub const CAN_F4R2_FB24_Pos: u32 = 24;
pub const CAN_F4R2_FB24_Msk: u32 = 0x1 << CAN_F4R2_FB24_Pos;
pub const CAN_F4R2_FB24: u32 = CAN_F4R2_FB24_Msk;
pub const CAN_F4R2_FB25_Pos: u32 = 25;
pub const CAN_F4R2_FB25_Msk: u32 = 0x1 << CAN_F4R2_FB25_Pos;
pub const CAN_F4R2_FB25: u32 = CAN_F4R2_FB25_Msk;
pub const CAN_F4R2_FB26_Pos: u32 = 26;
pub const CAN_F4R2_FB26_Msk: u32 = 0x1 << CAN_F4R2_FB26_Pos;
pub const CAN_F4R2_FB26: u32 = CAN_F4R2_FB26_Msk;
pub const CAN_F4R2_FB27_Pos: u32 = 27;
pub const CAN_F4R2_FB27_Msk: u32 = 0x1 << CAN_F4R2_FB27_Pos;
pub const CAN_F4R2_FB27: u32 = CAN_F4R2_FB27_Msk;
pub const CAN_F4R2_FB28_Pos: u32 = 28;
pub const CAN_F4R2_FB28_Msk: u32 = 0x1 << CAN_F4R2_FB28_Pos;
pub const CAN_F4R2_FB28: u32 = CAN_F4R2_FB28_Msk;
pub const CAN_F4R2_FB29_Pos: u32 = 29;
pub const CAN_F4R2_FB29_Msk: u32 = 0x1 << CAN_F4R2_FB29_Pos;
pub const CAN_F4R2_FB29: u32 = CAN_F4R2_FB29_Msk;
pub const CAN_F4R2_FB30_Pos: u32 = 30;
pub const CAN_F4R2_FB30_Msk: u32 = 0x1 << CAN_F4R2_FB30_Pos;
pub const CAN_F4R2_FB30: u32 = CAN_F4R2_FB30_Msk;
pub const CAN_F4R2_FB31_Pos: u32 = 31;
pub const CAN_F4R2_FB31_Msk: u32 = 0x1 << CAN_F4R2_FB31_Pos;
pub const CAN_F4R2_FB31: u32 = CAN_F4R2_FB31_Msk;
pub const CAN_F5R2_FB0_Pos: u32 = 0;
pub const CAN_F5R2_FB0_Msk: u32 = 0x1 << CAN_F5R2_FB0_Pos;
pub const CAN_F5R2_FB0: u32 = CAN_F5R2_FB0_Msk;
pub const CAN_F5R2_FB1_Pos: u32 = 1;
pub const CAN_F5R2_FB1_Msk: u32 = 0x1 << CAN_F5R2_FB1_Pos;
pub const CAN_F5R2_FB1: u32 = CAN_F5R2_FB1_Msk;
pub const CAN_F5R2_FB2_Pos: u32 = 2;
pub const CAN_F5R2_FB2_Msk: u32 = 0x1 << CAN_F5R2_FB2_Pos;
pub const CAN_F5R2_FB2: u32 = CAN_F5R2_FB2_Msk;
pub const CAN_F5R2_FB3_Pos: u32 = 3;
pub const CAN_F5R2_FB3_Msk: u32 = 0x1 << CAN_F5R2_FB3_Pos;
pub const CAN_F5R2_FB3: u32 = CAN_F5R2_FB3_Msk;
pub const CAN_F5R2_FB4_Pos: u32 = 4;
pub const CAN_F5R2_FB4_Msk: u32 = 0x1 << CAN_F5R2_FB4_Pos;
pub const CAN_F5R2_FB4: u32 = CAN_F5R2_FB4_Msk;
pub const CAN_F5R2_FB5_Pos: u32 = 5;
pub const CAN_F5R2_FB5_Msk: u32 = 0x1 << CAN_F5R2_FB5_Pos;
pub const CAN_F5R2_FB5: u32 = CAN_F5R2_FB5_Msk;
pub const CAN_F5R2_FB6_Pos: u32 = 6;
pub const CAN_F5R2_FB6_Msk: u32 = 0x1 << CAN_F5R2_FB6_Pos;
pub const CAN_F5R2_FB6: u32 = CAN_F5R2_FB6_Msk;
pub const CAN_F5R2_FB7_Pos: u32 = 7;
pub const CAN_F5R2_FB7_Msk: u32 = 0x1 << CAN_F5R2_FB7_Pos;
pub const CAN_F5R2_FB7: u32 = CAN_F5R2_FB7_Msk;
pub const CAN_F5R2_FB8_Pos: u32 = 8;
pub const CAN_F5R2_FB8_Msk: u32 = 0x1 << CAN_F5R2_FB8_Pos;
pub const CAN_F5R2_FB8: u32 = CAN_F5R2_FB8_Msk;
pub const CAN_F5R2_FB9_Pos: u32 = 9;
pub const CAN_F5R2_FB9_Msk: u32 = 0x1 << CAN_F5R2_FB9_Pos;
pub const CAN_F5R2_FB9: u32 = CAN_F5R2_FB9_Msk;
pub const CAN_F5R2_FB10_Pos: u32 = 10;
pub const CAN_F5R2_FB10_Msk: u32 = 0x1 << CAN_F5R2_FB10_Pos;
pub const CAN_F5R2_FB10: u32 = CAN_F5R2_FB10_Msk;
pub const CAN_F5R2_FB11_Pos: u32 = 11;
pub const CAN_F5R2_FB11_Msk: u32 = 0x1 << CAN_F5R2_FB11_Pos;
pub const CAN_F5R2_FB11: u32 = CAN_F5R2_FB11_Msk;
pub const CAN_F5R2_FB12_Pos: u32 = 12;
pub const CAN_F5R2_FB12_Msk: u32 = 0x1 << CAN_F5R2_FB12_Pos;
pub const CAN_F5R2_FB12: u32 = CAN_F5R2_FB12_Msk;
pub const CAN_F5R2_FB13_Pos: u32 = 13;
pub const CAN_F5R2_FB13_Msk: u32 = 0x1 << CAN_F5R2_FB13_Pos;
pub const CAN_F5R2_FB13: u32 = CAN_F5R2_FB13_Msk;
pub const CAN_F5R2_FB14_Pos: u32 = 14;
pub const CAN_F5R2_FB14_Msk: u32 = 0x1 << CAN_F5R2_FB14_Pos;
pub const CAN_F5R2_FB14: u32 = CAN_F5R2_FB14_Msk;
pub const CAN_F5R2_FB15_Pos: u32 = 15;
pub const CAN_F5R2_FB15_Msk: u32 = 0x1 << CAN_F5R2_FB15_Pos;
pub const CAN_F5R2_FB15: u32 = CAN_F5R2_FB15_Msk;
pub const CAN_F5R2_FB16_Pos: u32 = 16;
pub const CAN_F5R2_FB16_Msk: u32 = 0x1 << CAN_F5R2_FB16_Pos;
pub const CAN_F5R2_FB16: u32 = CAN_F5R2_FB16_Msk;
pub const CAN_F5R2_FB17_Pos: u32 = 17;
pub const CAN_F5R2_FB17_Msk: u32 = 0x1 << CAN_F5R2_FB17_Pos;
pub const CAN_F5R2_FB17: u32 = CAN_F5R2_FB17_Msk;
pub const CAN_F5R2_FB18_Pos: u32 = 18;
pub const CAN_F5R2_FB18_Msk: u32 = 0x1 << CAN_F5R2_FB18_Pos;
pub const CAN_F5R2_FB18: u32 = CAN_F5R2_FB18_Msk;
pub const CAN_F5R2_FB19_Pos: u32 = 19;
pub const CAN_F5R2_FB19_Msk: u32 = 0x1 << CAN_F5R2_FB19_Pos;
pub const CAN_F5R2_FB19: u32 = CAN_F5R2_FB19_Msk;
pub const CAN_F5R2_FB20_Pos: u32 = 20;
pub const CAN_F5R2_FB20_Msk: u32 = 0x1 << CAN_F5R2_FB20_Pos;
pub const CAN_F5R2_FB20: u32 = CAN_F5R2_FB20_Msk;
pub const CAN_F5R2_FB21_Pos: u32 = 21;
pub const CAN_F5R2_FB21_Msk: u32 = 0x1 << CAN_F5R2_FB21_Pos;
pub const CAN_F5R2_FB21: u32 = CAN_F5R2_FB21_Msk;
pub const CAN_F5R2_FB22_Pos: u32 = 22;
pub const CAN_F5R2_FB22_Msk: u32 = 0x1 << CAN_F5R2_FB22_Pos;
pub const CAN_F5R2_FB22: u32 = CAN_F5R2_FB22_Msk;
pub const CAN_F5R2_FB23_Pos: u32 = 23;
pub const CAN_F5R2_FB23_Msk: u32 = 0x1 << CAN_F5R2_FB23_Pos;
pub const CAN_F5R2_FB23: u32 = CAN_F5R2_FB23_Msk;
pub const CAN_F5R2_FB24_Pos: u32 = 24;
pub const CAN_F5R2_FB24_Msk: u32 = 0x1 << CAN_F5R2_FB24_Pos;
pub const CAN_F5R2_FB24: u32 = CAN_F5R2_FB24_Msk;
pub const CAN_F5R2_FB25_Pos: u32 = 25;
pub const CAN_F5R2_FB25_Msk: u32 = 0x1 << CAN_F5R2_FB25_Pos;
pub const CAN_F5R2_FB25: u32 = CAN_F5R2_FB25_Msk;
pub const CAN_F5R2_FB26_Pos: u32 = 26;
pub const CAN_F5R2_FB26_Msk: u32 = 0x1 << CAN_F5R2_FB26_Pos;
pub const CAN_F5R2_FB26: u32 = CAN_F5R2_FB26_Msk;
pub const CAN_F5R2_FB27_Pos: u32 = 27;
pub const CAN_F5R2_FB27_Msk: u32 = 0x1 << CAN_F5R2_FB27_Pos;
pub const CAN_F5R2_FB27: u32 = CAN_F5R2_FB27_Msk;
pub const CAN_F5R2_FB28_Pos: u32 = 28;
pub const CAN_F5R2_FB28_Msk: u32 = 0x1 << CAN_F5R2_FB28_Pos;
pub const CAN_F5R2_FB28: u32 = CAN_F5R2_FB28_Msk;
pub const CAN_F5R2_FB29_Pos: u32 = 29;
pub const CAN_F5R2_FB29_Msk: u32 = 0x1 << CAN_F5R2_FB29_Pos;
pub const CAN_F5R2_FB29: u32 = CAN_F5R2_FB29_Msk;
pub const CAN_F5R2_FB30_Pos: u32 = 30;
pub const CAN_F5R2_FB30_Msk: u32 = 0x1 << CAN_F5R2_FB30_Pos;
pub const CAN_F5R2_FB30: u32 = CAN_F5R2_FB30_Msk;
pub const CAN_F5R2_FB31_Pos: u32 = 31;
pub const CAN_F5R2_FB31_Msk: u32 = 0x1 << CAN_F5R2_FB31_Pos;
pub const CAN_F5R2_FB31: u32 = CAN_F5R2_FB31_Msk;
pub const CAN_F6R2_FB0_Pos: u32 = 0;
pub const CAN_F6R2_FB0_Msk: u32 = 0x1 << CAN_F6R2_FB0_Pos;
pub const CAN_F6R2_FB0: u32 = CAN_F6R2_FB0_Msk;
pub const CAN_F6R2_FB1_Pos: u32 = 1;
pub const CAN_F6R2_FB1_Msk: u32 = 0x1 << CAN_F6R2_FB1_Pos;
pub const CAN_F6R2_FB1: u32 = CAN_F6R2_FB1_Msk;
pub const CAN_F6R2_FB2_Pos: u32 = 2;
pub const CAN_F6R2_FB2_Msk: u32 = 0x1 << CAN_F6R2_FB2_Pos;
pub const CAN_F6R2_FB2: u32 = CAN_F6R2_FB2_Msk;
pub const CAN_F6R2_FB3_Pos: u32 = 3;
pub const CAN_F6R2_FB3_Msk: u32 = 0x1 << CAN_F6R2_FB3_Pos;
pub const CAN_F6R2_FB3: u32 = CAN_F6R2_FB3_Msk;
pub const CAN_F6R2_FB4_Pos: u32 = 4;
pub const CAN_F6R2_FB4_Msk: u32 = 0x1 << CAN_F6R2_FB4_Pos;
pub const CAN_F6R2_FB4: u32 = CAN_F6R2_FB4_Msk;
pub const CAN_F6R2_FB5_Pos: u32 = 5;
pub const CAN_F6R2_FB5_Msk: u32 = 0x1 << CAN_F6R2_FB5_Pos;
pub const CAN_F6R2_FB5: u32 = CAN_F6R2_FB5_Msk;
pub const CAN_F6R2_FB6_Pos: u32 = 6;
pub const CAN_F6R2_FB6_Msk: u32 = 0x1 << CAN_F6R2_FB6_Pos;
pub const CAN_F6R2_FB6: u32 = CAN_F6R2_FB6_Msk;
pub const CAN_F6R2_FB7_Pos: u32 = 7;
pub const CAN_F6R2_FB7_Msk: u32 = 0x1 << CAN_F6R2_FB7_Pos;
pub const CAN_F6R2_FB7: u32 = CAN_F6R2_FB7_Msk;
pub const CAN_F6R2_FB8_Pos: u32 = 8;
pub const CAN_F6R2_FB8_Msk: u32 = 0x1 << CAN_F6R2_FB8_Pos;
pub const CAN_F6R2_FB8: u32 = CAN_F6R2_FB8_Msk;
pub const CAN_F6R2_FB9_Pos: u32 = 9;
pub const CAN_F6R2_FB9_Msk: u32 = 0x1 << CAN_F6R2_FB9_Pos;
pub const CAN_F6R2_FB9: u32 = CAN_F6R2_FB9_Msk;
pub const CAN_F6R2_FB10_Pos: u32 = 10;
pub const CAN_F6R2_FB10_Msk: u32 = 0x1 << CAN_F6R2_FB10_Pos;
pub const CAN_F6R2_FB10: u32 = CAN_F6R2_FB10_Msk;
pub const CAN_F6R2_FB11_Pos: u32 = 11;
pub const CAN_F6R2_FB11_Msk: u32 = 0x1 << CAN_F6R2_FB11_Pos;
pub const CAN_F6R2_FB11: u32 = CAN_F6R2_FB11_Msk;
pub const CAN_F6R2_FB12_Pos: u32 = 12;
pub const CAN_F6R2_FB12_Msk: u32 = 0x1 << CAN_F6R2_FB12_Pos;
pub const CAN_F6R2_FB12: u32 = CAN_F6R2_FB12_Msk;
pub const CAN_F6R2_FB13_Pos: u32 = 13;
pub const CAN_F6R2_FB13_Msk: u32 = 0x1 << CAN_F6R2_FB13_Pos;
pub const CAN_F6R2_FB13: u32 = CAN_F6R2_FB13_Msk;
pub const CAN_F6R2_FB14_Pos: u32 = 14;
pub const CAN_F6R2_FB14_Msk: u32 = 0x1 << CAN_F6R2_FB14_Pos;
pub const CAN_F6R2_FB14: u32 = CAN_F6R2_FB14_Msk;
pub const CAN_F6R2_FB15_Pos: u32 = 15;
pub const CAN_F6R2_FB15_Msk: u32 = 0x1 << CAN_F6R2_FB15_Pos;
pub const CAN_F6R2_FB15: u32 = CAN_F6R2_FB15_Msk;
pub const CAN_F6R2_FB16_Pos: u32 = 16;
pub const CAN_F6R2_FB16_Msk: u32 = 0x1 << CAN_F6R2_FB16_Pos;
pub const CAN_F6R2_FB16: u32 = CAN_F6R2_FB16_Msk;
pub const CAN_F6R2_FB17_Pos: u32 = 17;
pub const CAN_F6R2_FB17_Msk: u32 = 0x1 << CAN_F6R2_FB17_Pos;
pub const CAN_F6R2_FB17: u32 = CAN_F6R2_FB17_Msk;
pub const CAN_F6R2_FB18_Pos: u32 = 18;
pub const CAN_F6R2_FB18_Msk: u32 = 0x1 << CAN_F6R2_FB18_Pos;
pub const CAN_F6R2_FB18: u32 = CAN_F6R2_FB18_Msk;
pub const CAN_F6R2_FB19_Pos: u32 = 19;
pub const CAN_F6R2_FB19_Msk: u32 = 0x1 << CAN_F6R2_FB19_Pos;
pub const CAN_F6R2_FB19: u32 = CAN_F6R2_FB19_Msk;
pub const CAN_F6R2_FB20_Pos: u32 = 20;
pub const CAN_F6R2_FB20_Msk: u32 = 0x1 << CAN_F6R2_FB20_Pos;
pub const CAN_F6R2_FB20: u32 = CAN_F6R2_FB20_Msk;
pub const CAN_F6R2_FB21_Pos: u32 = 21;
pub const CAN_F6R2_FB21_Msk: u32 = 0x1 << CAN_F6R2_FB21_Pos;
pub const CAN_F6R2_FB21: u32 = CAN_F6R2_FB21_Msk;
pub const CAN_F6R2_FB22_Pos: u32 = 22;
pub const CAN_F6R2_FB22_Msk: u32 = 0x1 << CAN_F6R2_FB22_Pos;
pub const CAN_F6R2_FB22: u32 = CAN_F6R2_FB22_Msk;
pub const CAN_F6R2_FB23_Pos: u32 = 23;
pub const CAN_F6R2_FB23_Msk: u32 = 0x1 << CAN_F6R2_FB23_Pos;
pub const CAN_F6R2_FB23: u32 = CAN_F6R2_FB23_Msk;
pub const CAN_F6R2_FB24_Pos: u32 = 24;
pub const CAN_F6R2_FB24_Msk: u32 = 0x1 << CAN_F6R2_FB24_Pos;
pub const CAN_F6R2_FB24: u32 = CAN_F6R2_FB24_Msk;
pub const CAN_F6R2_FB25_Pos: u32 = 25;
pub const CAN_F6R2_FB25_Msk: u32 = 0x1 << CAN_F6R2_FB25_Pos;
pub const CAN_F6R2_FB25: u32 = CAN_F6R2_FB25_Msk;
pub const CAN_F6R2_FB26_Pos: u32 = 26;
pub const CAN_F6R2_FB26_Msk: u32 = 0x1 << CAN_F6R2_FB26_Pos;
pub const CAN_F6R2_FB26: u32 = CAN_F6R2_FB26_Msk;
pub const CAN_F6R2_FB27_Pos: u32 = 27;
pub const CAN_F6R2_FB27_Msk: u32 = 0x1 << CAN_F6R2_FB27_Pos;
pub const CAN_F6R2_FB27: u32 = CAN_F6R2_FB27_Msk;
pub const CAN_F6R2_FB28_Pos: u32 = 28;
pub const CAN_F6R2_FB28_Msk: u32 = 0x1 << CAN_F6R2_FB28_Pos;
pub const CAN_F6R2_FB28: u32 = CAN_F6R2_FB28_Msk;
pub const CAN_F6R2_FB29_Pos: u32 = 29;
pub const CAN_F6R2_FB29_Msk: u32 = 0x1 << CAN_F6R2_FB29_Pos;
pub const CAN_F6R2_FB29: u32 = CAN_F6R2_FB29_Msk;
pub const CAN_F6R2_FB30_Pos: u32 = 30;
pub const CAN_F6R2_FB30_Msk: u32 = 0x1 << CAN_F6R2_FB30_Pos;
pub const CAN_F6R2_FB30: u32 = CAN_F6R2_FB30_Msk;
pub const CAN_F6R2_FB31_Pos: u32 = 31;
pub const CAN_F6R2_FB31_Msk: u32 = 0x1 << CAN_F6R2_FB31_Pos;
pub const CAN_F6R2_FB31: u32 = CAN_F6R2_FB31_Msk;
pub const CAN_F7R2_FB0_Pos: u32 = 0;
pub const CAN_F7R2_FB0_Msk: u32 = 0x1 << CAN_F7R2_FB0_Pos;
pub const CAN_F7R2_FB0: u32 = CAN_F7R2_FB0_Msk;
pub const CAN_F7R2_FB1_Pos: u32 = 1;
pub const CAN_F7R2_FB1_Msk: u32 = 0x1 << CAN_F7R2_FB1_Pos;
pub const CAN_F7R2_FB1: u32 = CAN_F7R2_FB1_Msk;
pub const CAN_F7R2_FB2_Pos: u32 = 2;
pub const CAN_F7R2_FB2_Msk: u32 = 0x1 << CAN_F7R2_FB2_Pos;
pub const CAN_F7R2_FB2: u32 = CAN_F7R2_FB2_Msk;
pub const CAN_F7R2_FB3_Pos: u32 = 3;
pub const CAN_F7R2_FB3_Msk: u32 = 0x1 << CAN_F7R2_FB3_Pos;
pub const CAN_F7R2_FB3: u32 = CAN_F7R2_FB3_Msk;
pub const CAN_F7R2_FB4_Pos: u32 = 4;
pub const CAN_F7R2_FB4_Msk: u32 = 0x1 << CAN_F7R2_FB4_Pos;
pub const CAN_F7R2_FB4: u32 = CAN_F7R2_FB4_Msk;
pub const CAN_F7R2_FB5_Pos: u32 = 5;
pub const CAN_F7R2_FB5_Msk: u32 = 0x1 << CAN_F7R2_FB5_Pos;
pub const CAN_F7R2_FB5: u32 = CAN_F7R2_FB5_Msk;
pub const CAN_F7R2_FB6_Pos: u32 = 6;
pub const CAN_F7R2_FB6_Msk: u32 = 0x1 << CAN_F7R2_FB6_Pos;
pub const CAN_F7R2_FB6: u32 = CAN_F7R2_FB6_Msk;
pub const CAN_F7R2_FB7_Pos: u32 = 7;
pub const CAN_F7R2_FB7_Msk: u32 = 0x1 << CAN_F7R2_FB7_Pos;
pub const CAN_F7R2_FB7: u32 = CAN_F7R2_FB7_Msk;
pub const CAN_F7R2_FB8_Pos: u32 = 8;
pub const CAN_F7R2_FB8_Msk: u32 = 0x1 << CAN_F7R2_FB8_Pos;
pub const CAN_F7R2_FB8: u32 = CAN_F7R2_FB8_Msk;
pub const CAN_F7R2_FB9_Pos: u32 = 9;
pub const CAN_F7R2_FB9_Msk: u32 = 0x1 << CAN_F7R2_FB9_Pos;
pub const CAN_F7R2_FB9: u32 = CAN_F7R2_FB9_Msk;
pub const CAN_F7R2_FB10_Pos: u32 = 10;
pub const CAN_F7R2_FB10_Msk: u32 = 0x1 << CAN_F7R2_FB10_Pos;
pub const CAN_F7R2_FB10: u32 = CAN_F7R2_FB10_Msk;
pub const CAN_F7R2_FB11_Pos: u32 = 11;
pub const CAN_F7R2_FB11_Msk: u32 = 0x1 << CAN_F7R2_FB11_Pos;
pub const CAN_F7R2_FB11: u32 = CAN_F7R2_FB11_Msk;
pub const CAN_F7R2_FB12_Pos: u32 = 12;
pub const CAN_F7R2_FB12_Msk: u32 = 0x1 << CAN_F7R2_FB12_Pos;
pub const CAN_F7R2_FB12: u32 = CAN_F7R2_FB12_Msk;
pub const CAN_F7R2_FB13_Pos: u32 = 13;
pub const CAN_F7R2_FB13_Msk: u32 = 0x1 << CAN_F7R2_FB13_Pos;
pub const CAN_F7R2_FB13: u32 = CAN_F7R2_FB13_Msk;
pub const CAN_F7R2_FB14_Pos: u32 = 14;
pub const CAN_F7R2_FB14_Msk: u32 = 0x1 << CAN_F7R2_FB14_Pos;
pub const CAN_F7R2_FB14: u32 = CAN_F7R2_FB14_Msk;
pub const CAN_F7R2_FB15_Pos: u32 = 15;
pub const CAN_F7R2_FB15_Msk: u32 = 0x1 << CAN_F7R2_FB15_Pos;
pub const CAN_F7R2_FB15: u32 = CAN_F7R2_FB15_Msk;
pub const CAN_F7R2_FB16_Pos: u32 = 16;
pub const CAN_F7R2_FB16_Msk: u32 = 0x1 << CAN_F7R2_FB16_Pos;
pub const CAN_F7R2_FB16: u32 = CAN_F7R2_FB16_Msk;
pub const CAN_F7R2_FB17_Pos: u32 = 17;
pub const CAN_F7R2_FB17_Msk: u32 = 0x1 << CAN_F7R2_FB17_Pos;
pub const CAN_F7R2_FB17: u32 = CAN_F7R2_FB17_Msk;
pub const CAN_F7R2_FB18_Pos: u32 = 18;
pub const CAN_F7R2_FB18_Msk: u32 = 0x1 << CAN_F7R2_FB18_Pos;
pub const CAN_F7R2_FB18: u32 = CAN_F7R2_FB18_Msk;
pub const CAN_F7R2_FB19_Pos: u32 = 19;
pub const CAN_F7R2_FB19_Msk: u32 = 0x1 << CAN_F7R2_FB19_Pos;
pub const CAN_F7R2_FB19: u32 = CAN_F7R2_FB19_Msk;
pub const CAN_F7R2_FB20_Pos: u32 = 20;
pub const CAN_F7R2_FB20_Msk: u32 = 0x1 << CAN_F7R2_FB20_Pos;
pub const CAN_F7R2_FB20: u32 = CAN_F7R2_FB20_Msk;
pub const CAN_F7R2_FB21_Pos: u32 = 21;
pub const CAN_F7R2_FB21_Msk: u32 = 0x1 << CAN_F7R2_FB21_Pos;
pub const CAN_F7R2_FB21: u32 = CAN_F7R2_FB21_Msk;
pub const CAN_F7R2_FB22_Pos: u32 = 22;
pub const CAN_F7R2_FB22_Msk: u32 = 0x1 << CAN_F7R2_FB22_Pos;
pub const CAN_F7R2_FB22: u32 = CAN_F7R2_FB22_Msk;
pub const CAN_F7R2_FB23_Pos: u32 = 23;
pub const CAN_F7R2_FB23_Msk: u32 = 0x1 << CAN_F7R2_FB23_Pos;
pub const CAN_F7R2_FB23: u32 = CAN_F7R2_FB23_Msk;
pub const CAN_F7R2_FB24_Pos: u32 = 24;
pub const CAN_F7R2_FB24_Msk: u32 = 0x1 << CAN_F7R2_FB24_Pos;
pub const CAN_F7R2_FB24: u32 = CAN_F7R2_FB24_Msk;
pub const CAN_F7R2_FB25_Pos: u32 = 25;
pub const CAN_F7R2_FB25_Msk: u32 = 0x1 << CAN_F7R2_FB25_Pos;
pub const CAN_F7R2_FB25: u32 = CAN_F7R2_FB25_Msk;
pub const CAN_F7R2_FB26_Pos: u32 = 26;
pub const CAN_F7R2_FB26_Msk: u32 = 0x1 << CAN_F7R2_FB26_Pos;
pub const CAN_F7R2_FB26: u32 = CAN_F7R2_FB26_Msk;
pub const CAN_F7R2_FB27_Pos: u32 = 27;
pub const CAN_F7R2_FB27_Msk: u32 = 0x1 << CAN_F7R2_FB27_Pos;
pub const CAN_F7R2_FB27: u32 = CAN_F7R2_FB27_Msk;
pub const CAN_F7R2_FB28_Pos: u32 = 28;
pub const CAN_F7R2_FB28_Msk: u32 = 0x1 << CAN_F7R2_FB28_Pos;
pub const CAN_F7R2_FB28: u32 = CAN_F7R2_FB28_Msk;
pub const CAN_F7R2_FB29_Pos: u32 = 29;
pub const CAN_F7R2_FB29_Msk: u32 = 0x1 << CAN_F7R2_FB29_Pos;
pub const CAN_F7R2_FB29: u32 = CAN_F7R2_FB29_Msk;
pub const CAN_F7R2_FB30_Pos: u32 = 30;
pub const CAN_F7R2_FB30_Msk: u32 = 0x1 << CAN_F7R2_FB30_Pos;
pub const CAN_F7R2_FB30: u32 = CAN_F7R2_FB30_Msk;
pub const CAN_F7R2_FB31_Pos: u32 = 31;
pub const CAN_F7R2_FB31_Msk: u32 = 0x1 << CAN_F7R2_FB31_Pos;
pub const CAN_F7R2_FB31: u32 = CAN_F7R2_FB31_Msk;
pub const CAN_F8R2_FB0_Pos: u32 = 0;
pub const CAN_F8R2_FB0_Msk: u32 = 0x1 << CAN_F8R2_FB0_Pos;
pub const CAN_F8R2_FB0: u32 = CAN_F8R2_FB0_Msk;
pub const CAN_F8R2_FB1_Pos: u32 = 1;
pub const CAN_F8R2_FB1_Msk: u32 = 0x1 << CAN_F8R2_FB1_Pos;
pub const CAN_F8R2_FB1: u32 = CAN_F8R2_FB1_Msk;
pub const CAN_F8R2_FB2_Pos: u32 = 2;
pub const CAN_F8R2_FB2_Msk: u32 = 0x1 << CAN_F8R2_FB2_Pos;
pub const CAN_F8R2_FB2: u32 = CAN_F8R2_FB2_Msk;
pub const CAN_F8R2_FB3_Pos: u32 = 3;
pub const CAN_F8R2_FB3_Msk: u32 = 0x1 << CAN_F8R2_FB3_Pos;
pub const CAN_F8R2_FB3: u32 = CAN_F8R2_FB3_Msk;
pub const CAN_F8R2_FB4_Pos: u32 = 4;
pub const CAN_F8R2_FB4_Msk: u32 = 0x1 << CAN_F8R2_FB4_Pos;
pub const CAN_F8R2_FB4: u32 = CAN_F8R2_FB4_Msk;
pub const CAN_F8R2_FB5_Pos: u32 = 5;
pub const CAN_F8R2_FB5_Msk: u32 = 0x1 << CAN_F8R2_FB5_Pos;
pub const CAN_F8R2_FB5: u32 = CAN_F8R2_FB5_Msk;
pub const CAN_F8R2_FB6_Pos: u32 = 6;
pub const CAN_F8R2_FB6_Msk: u32 = 0x1 << CAN_F8R2_FB6_Pos;
pub const CAN_F8R2_FB6: u32 = CAN_F8R2_FB6_Msk;
pub const CAN_F8R2_FB7_Pos: u32 = 7;
pub const CAN_F8R2_FB7_Msk: u32 = 0x1 << CAN_F8R2_FB7_Pos;
pub const CAN_F8R2_FB7: u32 = CAN_F8R2_FB7_Msk;
pub const CAN_F8R2_FB8_Pos: u32 = 8;
pub const CAN_F8R2_FB8_Msk: u32 = 0x1 << CAN_F8R2_FB8_Pos;
pub const CAN_F8R2_FB8: u32 = CAN_F8R2_FB8_Msk;
pub const CAN_F8R2_FB9_Pos: u32 = 9;
pub const CAN_F8R2_FB9_Msk: u32 = 0x1 << CAN_F8R2_FB9_Pos;
pub const CAN_F8R2_FB9: u32 = CAN_F8R2_FB9_Msk;
pub const CAN_F8R2_FB10_Pos: u32 = 10;
pub const CAN_F8R2_FB10_Msk: u32 = 0x1 << CAN_F8R2_FB10_Pos;
pub const CAN_F8R2_FB10: u32 = CAN_F8R2_FB10_Msk;
pub const CAN_F8R2_FB11_Pos: u32 = 11;
pub const CAN_F8R2_FB11_Msk: u32 = 0x1 << CAN_F8R2_FB11_Pos;
pub const CAN_F8R2_FB11: u32 = CAN_F8R2_FB11_Msk;
pub const CAN_F8R2_FB12_Pos: u32 = 12;
pub const CAN_F8R2_FB12_Msk: u32 = 0x1 << CAN_F8R2_FB12_Pos;
pub const CAN_F8R2_FB12: u32 = CAN_F8R2_FB12_Msk;
pub const CAN_F8R2_FB13_Pos: u32 = 13;
pub const CAN_F8R2_FB13_Msk: u32 = 0x1 << CAN_F8R2_FB13_Pos;
pub const CAN_F8R2_FB13: u32 = CAN_F8R2_FB13_Msk;
pub const CAN_F8R2_FB14_Pos: u32 = 14;
pub const CAN_F8R2_FB14_Msk: u32 = 0x1 << CAN_F8R2_FB14_Pos;
pub const CAN_F8R2_FB14: u32 = CAN_F8R2_FB14_Msk;
pub const CAN_F8R2_FB15_Pos: u32 = 15;
pub const CAN_F8R2_FB15_Msk: u32 = 0x1 << CAN_F8R2_FB15_Pos;
pub const CAN_F8R2_FB15: u32 = CAN_F8R2_FB15_Msk;
pub const CAN_F8R2_FB16_Pos: u32 = 16;
pub const CAN_F8R2_FB16_Msk: u32 = 0x1 << CAN_F8R2_FB16_Pos;
pub const CAN_F8R2_FB16: u32 = CAN_F8R2_FB16_Msk;
pub const CAN_F8R2_FB17_Pos: u32 = 17;
pub const CAN_F8R2_FB17_Msk: u32 = 0x1 << CAN_F8R2_FB17_Pos;
pub const CAN_F8R2_FB17: u32 = CAN_F8R2_FB17_Msk;
pub const CAN_F8R2_FB18_Pos: u32 = 18;
pub const CAN_F8R2_FB18_Msk: u32 = 0x1 << CAN_F8R2_FB18_Pos;
pub const CAN_F8R2_FB18: u32 = CAN_F8R2_FB18_Msk;
pub const CAN_F8R2_FB19_Pos: u32 = 19;
pub const CAN_F8R2_FB19_Msk: u32 = 0x1 << CAN_F8R2_FB19_Pos;
pub const CAN_F8R2_FB19: u32 = CAN_F8R2_FB19_Msk;
pub const CAN_F8R2_FB20_Pos: u32 = 20;
pub const CAN_F8R2_FB20_Msk: u32 = 0x1 << CAN_F8R2_FB20_Pos;
pub const CAN_F8R2_FB20: u32 = CAN_F8R2_FB20_Msk;
pub const CAN_F8R2_FB21_Pos: u32 = 21;
pub const CAN_F8R2_FB21_Msk: u32 = 0x1 << CAN_F8R2_FB21_Pos;
pub const CAN_F8R2_FB21: u32 = CAN_F8R2_FB21_Msk;
pub const CAN_F8R2_FB22_Pos: u32 = 22;
pub const CAN_F8R2_FB22_Msk: u32 = 0x1 << CAN_F8R2_FB22_Pos;
pub const CAN_F8R2_FB22: u32 = CAN_F8R2_FB22_Msk;
pub const CAN_F8R2_FB23_Pos: u32 = 23;
pub const CAN_F8R2_FB23_Msk: u32 = 0x1 << CAN_F8R2_FB23_Pos;
pub const CAN_F8R2_FB23: u32 = CAN_F8R2_FB23_Msk;
pub const CAN_F8R2_FB24_Pos: u32 = 24;
pub const CAN_F8R2_FB24_Msk: u32 = 0x1 << CAN_F8R2_FB24_Pos;
pub const CAN_F8R2_FB24: u32 = CAN_F8R2_FB24_Msk;
pub const CAN_F8R2_FB25_Pos: u32 = 25;
pub const CAN_F8R2_FB25_Msk: u32 = 0x1 << CAN_F8R2_FB25_Pos;
pub const CAN_F8R2_FB25: u32 = CAN_F8R2_FB25_Msk;
pub const CAN_F8R2_FB26_Pos: u32 = 26;
pub const CAN_F8R2_FB26_Msk: u32 = 0x1 << CAN_F8R2_FB26_Pos;
pub const CAN_F8R2_FB26: u32 = CAN_F8R2_FB26_Msk;
pub const CAN_F8R2_FB27_Pos: u32 = 27;
pub const CAN_F8R2_FB27_Msk: u32 = 0x1 << CAN_F8R2_FB27_Pos;
pub const CAN_F8R2_FB27: u32 = CAN_F8R2_FB27_Msk;
pub const CAN_F8R2_FB28_Pos: u32 = 28;
pub const CAN_F8R2_FB28_Msk: u32 = 0x1 << CAN_F8R2_FB28_Pos;
pub const CAN_F8R2_FB28: u32 = CAN_F8R2_FB28_Msk;
pub const CAN_F8R2_FB29_Pos: u32 = 29;
pub const CAN_F8R2_FB29_Msk: u32 = 0x1 << CAN_F8R2_FB29_Pos;
pub const CAN_F8R2_FB29: u32 = CAN_F8R2_FB29_Msk;
pub const CAN_F8R2_FB30_Pos: u32 = 30;
pub const CAN_F8R2_FB30_Msk: u32 = 0x1 << CAN_F8R2_FB30_Pos;
pub const CAN_F8R2_FB30: u32 = CAN_F8R2_FB30_Msk;
pub const CAN_F8R2_FB31_Pos: u32 = 31;
pub const CAN_F8R2_FB31_Msk: u32 = 0x1 << CAN_F8R2_FB31_Pos;
pub const CAN_F8R2_FB31: u32 = CAN_F8R2_FB31_Msk;
pub const CAN_F9R2_FB0_Pos: u32 = 0;
pub const CAN_F9R2_FB0_Msk: u32 = 0x1 << CAN_F9R2_FB0_Pos;
pub const CAN_F9R2_FB0: u32 = CAN_F9R2_FB0_Msk;
pub const CAN_F9R2_FB1_Pos: u32 = 1;
pub const CAN_F9R2_FB1_Msk: u32 = 0x1 << CAN_F9R2_FB1_Pos;
pub const CAN_F9R2_FB1: u32 = CAN_F9R2_FB1_Msk;
pub const CAN_F9R2_FB2_Pos: u32 = 2;
pub const CAN_F9R2_FB2_Msk: u32 = 0x1 << CAN_F9R2_FB2_Pos;
pub const CAN_F9R2_FB2: u32 = CAN_F9R2_FB2_Msk;
pub const CAN_F9R2_FB3_Pos: u32 = 3;
pub const CAN_F9R2_FB3_Msk: u32 = 0x1 << CAN_F9R2_FB3_Pos;
pub const CAN_F9R2_FB3: u32 = CAN_F9R2_FB3_Msk;
pub const CAN_F9R2_FB4_Pos: u32 = 4;
pub const CAN_F9R2_FB4_Msk: u32 = 0x1 << CAN_F9R2_FB4_Pos;
pub const CAN_F9R2_FB4: u32 = CAN_F9R2_FB4_Msk;
pub const CAN_F9R2_FB5_Pos: u32 = 5;
pub const CAN_F9R2_FB5_Msk: u32 = 0x1 << CAN_F9R2_FB5_Pos;
pub const CAN_F9R2_FB5: u32 = CAN_F9R2_FB5_Msk;
pub const CAN_F9R2_FB6_Pos: u32 = 6;
pub const CAN_F9R2_FB6_Msk: u32 = 0x1 << CAN_F9R2_FB6_Pos;
pub const CAN_F9R2_FB6: u32 = CAN_F9R2_FB6_Msk;
pub const CAN_F9R2_FB7_Pos: u32 = 7;
pub const CAN_F9R2_FB7_Msk: u32 = 0x1 << CAN_F9R2_FB7_Pos;
pub const CAN_F9R2_FB7: u32 = CAN_F9R2_FB7_Msk;
pub const CAN_F9R2_FB8_Pos: u32 = 8;
pub const CAN_F9R2_FB8_Msk: u32 = 0x1 << CAN_F9R2_FB8_Pos;
pub const CAN_F9R2_FB8: u32 = CAN_F9R2_FB8_Msk;
pub const CAN_F9R2_FB9_Pos: u32 = 9;
pub const CAN_F9R2_FB9_Msk: u32 = 0x1 << CAN_F9R2_FB9_Pos;
pub const CAN_F9R2_FB9: u32 = CAN_F9R2_FB9_Msk;
pub const CAN_F9R2_FB10_Pos: u32 = 10;
pub const CAN_F9R2_FB10_Msk: u32 = 0x1 << CAN_F9R2_FB10_Pos;
pub const CAN_F9R2_FB10: u32 = CAN_F9R2_FB10_Msk;
pub const CAN_F9R2_FB11_Pos: u32 = 11;
pub const CAN_F9R2_FB11_Msk: u32 = 0x1 << CAN_F9R2_FB11_Pos;
pub const CAN_F9R2_FB11: u32 = CAN_F9R2_FB11_Msk;
pub const CAN_F9R2_FB12_Pos: u32 = 12;
pub const CAN_F9R2_FB12_Msk: u32 = 0x1 << CAN_F9R2_FB12_Pos;
pub const CAN_F9R2_FB12: u32 = CAN_F9R2_FB12_Msk;
pub const CAN_F9R2_FB13_Pos: u32 = 13;
pub const CAN_F9R2_FB13_Msk: u32 = 0x1 << CAN_F9R2_FB13_Pos;
pub const CAN_F9R2_FB13: u32 = CAN_F9R2_FB13_Msk;
pub const CAN_F9R2_FB14_Pos: u32 = 14;
pub const CAN_F9R2_FB14_Msk: u32 = 0x1 << CAN_F9R2_FB14_Pos;
pub const CAN_F9R2_FB14: u32 = CAN_F9R2_FB14_Msk;
pub const CAN_F9R2_FB15_Pos: u32 = 15;
pub const CAN_F9R2_FB15_Msk: u32 = 0x1 << CAN_F9R2_FB15_Pos;
pub const CAN_F9R2_FB15: u32 = CAN_F9R2_FB15_Msk;
pub const CAN_F9R2_FB16_Pos: u32 = 16;
pub const CAN_F9R2_FB16_Msk: u32 = 0x1 << CAN_F9R2_FB16_Pos;
pub const CAN_F9R2_FB16: u32 = CAN_F9R2_FB16_Msk;
pub const CAN_F9R2_FB17_Pos: u32 = 17;
pub const CAN_F9R2_FB17_Msk: u32 = 0x1 << CAN_F9R2_FB17_Pos;
pub const CAN_F9R2_FB17: u32 = CAN_F9R2_FB17_Msk;
pub const CAN_F9R2_FB18_Pos: u32 = 18;
pub const CAN_F9R2_FB18_Msk: u32 = 0x1 << CAN_F9R2_FB18_Pos;
pub const CAN_F9R2_FB18: u32 = CAN_F9R2_FB18_Msk;
pub const CAN_F9R2_FB19_Pos: u32 = 19;
pub const CAN_F9R2_FB19_Msk: u32 = 0x1 << CAN_F9R2_FB19_Pos;
pub const CAN_F9R2_FB19: u32 = CAN_F9R2_FB19_Msk;
pub const CAN_F9R2_FB20_Pos: u32 = 20;
pub const CAN_F9R2_FB20_Msk: u32 = 0x1 << CAN_F9R2_FB20_Pos;
pub const CAN_F9R2_FB20: u32 = CAN_F9R2_FB20_Msk;
pub const CAN_F9R2_FB21_Pos: u32 = 21;
pub const CAN_F9R2_FB21_Msk: u32 = 0x1 << CAN_F9R2_FB21_Pos;
pub const CAN_F9R2_FB21: u32 = CAN_F9R2_FB21_Msk;
pub const CAN_F9R2_FB22_Pos: u32 = 22;
pub const CAN_F9R2_FB22_Msk: u32 = 0x1 << CAN_F9R2_FB22_Pos;
pub const CAN_F9R2_FB22: u32 = CAN_F9R2_FB22_Msk;
pub const CAN_F9R2_FB23_Pos: u32 = 23;
pub const CAN_F9R2_FB23_Msk: u32 = 0x1 << CAN_F9R2_FB23_Pos;
pub const CAN_F9R2_FB23: u32 = CAN_F9R2_FB23_Msk;
pub const CAN_F9R2_FB24_Pos: u32 = 24;
pub const CAN_F9R2_FB24_Msk: u32 = 0x1 << CAN_F9R2_FB24_Pos;
pub const CAN_F9R2_FB24: u32 = CAN_F9R2_FB24_Msk;
pub const CAN_F9R2_FB25_Pos: u32 = 25;
pub const CAN_F9R2_FB25_Msk: u32 = 0x1 << CAN_F9R2_FB25_Pos;
pub const CAN_F9R2_FB25: u32 = CAN_F9R2_FB25_Msk;
pub const CAN_F9R2_FB26_Pos: u32 = 26;
pub const CAN_F9R2_FB26_Msk: u32 = 0x1 << CAN_F9R2_FB26_Pos;
pub const CAN_F9R2_FB26: u32 = CAN_F9R2_FB26_Msk;
pub const CAN_F9R2_FB27_Pos: u32 = 27;
pub const CAN_F9R2_FB27_Msk: u32 = 0x1 << CAN_F9R2_FB27_Pos;
pub const CAN_F9R2_FB27: u32 = CAN_F9R2_FB27_Msk;
pub const CAN_F9R2_FB28_Pos: u32 = 28;
pub const CAN_F9R2_FB28_Msk: u32 = 0x1 << CAN_F9R2_FB28_Pos;
pub const CAN_F9R2_FB28: u32 = CAN_F9R2_FB28_Msk;
pub const CAN_F9R2_FB29_Pos: u32 = 29;
pub const CAN_F9R2_FB29_Msk: u32 = 0x1 << CAN_F9R2_FB29_Pos;
pub const CAN_F9R2_FB29: u32 = CAN_F9R2_FB29_Msk;
pub const CAN_F9R2_FB30_Pos: u32 = 30;
pub const CAN_F9R2_FB30_Msk: u32 = 0x1 << CAN_F9R2_FB30_Pos;
pub const CAN_F9R2_FB30: u32 = CAN_F9R2_FB30_Msk;
pub const CAN_F9R2_FB31_Pos: u32 = 31;
pub const CAN_F9R2_FB31_Msk: u32 = 0x1 << CAN_F9R2_FB31_Pos;
pub const CAN_F9R2_FB31: u32 = CAN_F9R2_FB31_Msk;
pub const CAN_F10R2_FB0_Pos: u32 = 0;
pub const CAN_F10R2_FB0_Msk: u32 = 0x1 << CAN_F10R2_FB0_Pos;
pub const CAN_F10R2_FB0: u32 = CAN_F10R2_FB0_Msk;
pub const CAN_F10R2_FB1_Pos: u32 = 1;
pub const CAN_F10R2_FB1_Msk: u32 = 0x1 << CAN_F10R2_FB1_Pos;
pub const CAN_F10R2_FB1: u32 = CAN_F10R2_FB1_Msk;
pub const CAN_F10R2_FB2_Pos: u32 = 2;
pub const CAN_F10R2_FB2_Msk: u32 = 0x1 << CAN_F10R2_FB2_Pos;
pub const CAN_F10R2_FB2: u32 = CAN_F10R2_FB2_Msk;
pub const CAN_F10R2_FB3_Pos: u32 = 3;
pub const CAN_F10R2_FB3_Msk: u32 = 0x1 << CAN_F10R2_FB3_Pos;
pub const CAN_F10R2_FB3: u32 = CAN_F10R2_FB3_Msk;
pub const CAN_F10R2_FB4_Pos: u32 = 4;
pub const CAN_F10R2_FB4_Msk: u32 = 0x1 << CAN_F10R2_FB4_Pos;
pub const CAN_F10R2_FB4: u32 = CAN_F10R2_FB4_Msk;
pub const CAN_F10R2_FB5_Pos: u32 = 5;
pub const CAN_F10R2_FB5_Msk: u32 = 0x1 << CAN_F10R2_FB5_Pos;
pub const CAN_F10R2_FB5: u32 = CAN_F10R2_FB5_Msk;
pub const CAN_F10R2_FB6_Pos: u32 = 6;
pub const CAN_F10R2_FB6_Msk: u32 = 0x1 << CAN_F10R2_FB6_Pos;
pub const CAN_F10R2_FB6: u32 = CAN_F10R2_FB6_Msk;
pub const CAN_F10R2_FB7_Pos: u32 = 7;
pub const CAN_F10R2_FB7_Msk: u32 = 0x1 << CAN_F10R2_FB7_Pos;
pub const CAN_F10R2_FB7: u32 = CAN_F10R2_FB7_Msk;
pub const CAN_F10R2_FB8_Pos: u32 = 8;
pub const CAN_F10R2_FB8_Msk: u32 = 0x1 << CAN_F10R2_FB8_Pos;
pub const CAN_F10R2_FB8: u32 = CAN_F10R2_FB8_Msk;
pub const CAN_F10R2_FB9_Pos: u32 = 9;
pub const CAN_F10R2_FB9_Msk: u32 = 0x1 << CAN_F10R2_FB9_Pos;
pub const CAN_F10R2_FB9: u32 = CAN_F10R2_FB9_Msk;
pub const CAN_F10R2_FB10_Pos: u32 = 10;
pub const CAN_F10R2_FB10_Msk: u32 = 0x1 << CAN_F10R2_FB10_Pos;
pub const CAN_F10R2_FB10: u32 = CAN_F10R2_FB10_Msk;
pub const CAN_F10R2_FB11_Pos: u32 = 11;
pub const CAN_F10R2_FB11_Msk: u32 = 0x1 << CAN_F10R2_FB11_Pos;
pub const CAN_F10R2_FB11: u32 = CAN_F10R2_FB11_Msk;
pub const CAN_F10R2_FB12_Pos: u32 = 12;
pub const CAN_F10R2_FB12_Msk: u32 = 0x1 << CAN_F10R2_FB12_Pos;
pub const CAN_F10R2_FB12: u32 = CAN_F10R2_FB12_Msk;
pub const CAN_F10R2_FB13_Pos: u32 = 13;
pub const CAN_F10R2_FB13_Msk: u32 = 0x1 << CAN_F10R2_FB13_Pos;
pub const CAN_F10R2_FB13: u32 = CAN_F10R2_FB13_Msk;
pub const CAN_F10R2_FB14_Pos: u32 = 14;
pub const CAN_F10R2_FB14_Msk: u32 = 0x1 << CAN_F10R2_FB14_Pos;
pub const CAN_F10R2_FB14: u32 = CAN_F10R2_FB14_Msk;
pub const CAN_F10R2_FB15_Pos: u32 = 15;
pub const CAN_F10R2_FB15_Msk: u32 = 0x1 << CAN_F10R2_FB15_Pos;
pub const CAN_F10R2_FB15: u32 = CAN_F10R2_FB15_Msk;
pub const CAN_F10R2_FB16_Pos: u32 = 16;
pub const CAN_F10R2_FB16_Msk: u32 = 0x1 << CAN_F10R2_FB16_Pos;
pub const CAN_F10R2_FB16: u32 = CAN_F10R2_FB16_Msk;
pub const CAN_F10R2_FB17_Pos: u32 = 17;
pub const CAN_F10R2_FB17_Msk: u32 = 0x1 << CAN_F10R2_FB17_Pos;
pub const CAN_F10R2_FB17: u32 = CAN_F10R2_FB17_Msk;
pub const CAN_F10R2_FB18_Pos: u32 = 18;
pub const CAN_F10R2_FB18_Msk: u32 = 0x1 << CAN_F10R2_FB18_Pos;
pub const CAN_F10R2_FB18: u32 = CAN_F10R2_FB18_Msk;
pub const CAN_F10R2_FB19_Pos: u32 = 19;
pub const CAN_F10R2_FB19_Msk: u32 = 0x1 << CAN_F10R2_FB19_Pos;
pub const CAN_F10R2_FB19: u32 = CAN_F10R2_FB19_Msk;
pub const CAN_F10R2_FB20_Pos: u32 = 20;
pub const CAN_F10R2_FB20_Msk: u32 = 0x1 << CAN_F10R2_FB20_Pos;
pub const CAN_F10R2_FB20: u32 = CAN_F10R2_FB20_Msk;
pub const CAN_F10R2_FB21_Pos: u32 = 21;
pub const CAN_F10R2_FB21_Msk: u32 = 0x1 << CAN_F10R2_FB21_Pos;
pub const CAN_F10R2_FB21: u32 = CAN_F10R2_FB21_Msk;
pub const CAN_F10R2_FB22_Pos: u32 = 22;
pub const CAN_F10R2_FB22_Msk: u32 = 0x1 << CAN_F10R2_FB22_Pos;
pub const CAN_F10R2_FB22: u32 = CAN_F10R2_FB22_Msk;
pub const CAN_F10R2_FB23_Pos: u32 = 23;
pub const CAN_F10R2_FB23_Msk: u32 = 0x1 << CAN_F10R2_FB23_Pos;
pub const CAN_F10R2_FB23: u32 = CAN_F10R2_FB23_Msk;
pub const CAN_F10R2_FB24_Pos: u32 = 24;
pub const CAN_F10R2_FB24_Msk: u32 = 0x1 << CAN_F10R2_FB24_Pos;
pub const CAN_F10R2_FB24: u32 = CAN_F10R2_FB24_Msk;
pub const CAN_F10R2_FB25_Pos: u32 = 25;
pub const CAN_F10R2_FB25_Msk: u32 = 0x1 << CAN_F10R2_FB25_Pos;
pub const CAN_F10R2_FB25: u32 = CAN_F10R2_FB25_Msk;
pub const CAN_F10R2_FB26_Pos: u32 = 26;
pub const CAN_F10R2_FB26_Msk: u32 = 0x1 << CAN_F10R2_FB26_Pos;
pub const CAN_F10R2_FB26: u32 = CAN_F10R2_FB26_Msk;
pub const CAN_F10R2_FB27_Pos: u32 = 27;
pub const CAN_F10R2_FB27_Msk: u32 = 0x1 << CAN_F10R2_FB27_Pos;
pub const CAN_F10R2_FB27: u32 = CAN_F10R2_FB27_Msk;
pub const CAN_F10R2_FB28_Pos: u32 = 28;
pub const CAN_F10R2_FB28_Msk: u32 = 0x1 << CAN_F10R2_FB28_Pos;
pub const CAN_F10R2_FB28: u32 = CAN_F10R2_FB28_Msk;
pub const CAN_F10R2_FB29_Pos: u32 = 29;
pub const CAN_F10R2_FB29_Msk: u32 = 0x1 << CAN_F10R2_FB29_Pos;
pub const CAN_F10R2_FB29: u32 = CAN_F10R2_FB29_Msk;
pub const CAN_F10R2_FB30_Pos: u32 = 30;
pub const CAN_F10R2_FB30_Msk: u32 = 0x1 << CAN_F10R2_FB30_Pos;
pub const CAN_F10R2_FB30: u32 = CAN_F10R2_FB30_Msk;
pub const CAN_F10R2_FB31_Pos: u32 = 31;
pub const CAN_F10R2_FB31_Msk: u32 = 0x1 << CAN_F10R2_FB31_Pos;
pub const CAN_F10R2_FB31: u32 = CAN_F10R2_FB31_Msk;
pub const CAN_F11R2_FB0_Pos: u32 = 0;
pub const CAN_F11R2_FB0_Msk: u32 = 0x1 << CAN_F11R2_FB0_Pos;
pub const CAN_F11R2_FB0: u32 = CAN_F11R2_FB0_Msk;
pub const CAN_F11R2_FB1_Pos: u32 = 1;
pub const CAN_F11R2_FB1_Msk: u32 = 0x1 << CAN_F11R2_FB1_Pos;
pub const CAN_F11R2_FB1: u32 = CAN_F11R2_FB1_Msk;
pub const CAN_F11R2_FB2_Pos: u32 = 2;
pub const CAN_F11R2_FB2_Msk: u32 = 0x1 << CAN_F11R2_FB2_Pos;
pub const CAN_F11R2_FB2: u32 = CAN_F11R2_FB2_Msk;
pub const CAN_F11R2_FB3_Pos: u32 = 3;
pub const CAN_F11R2_FB3_Msk: u32 = 0x1 << CAN_F11R2_FB3_Pos;
pub const CAN_F11R2_FB3: u32 = CAN_F11R2_FB3_Msk;
pub const CAN_F11R2_FB4_Pos: u32 = 4;
pub const CAN_F11R2_FB4_Msk: u32 = 0x1 << CAN_F11R2_FB4_Pos;
pub const CAN_F11R2_FB4: u32 = CAN_F11R2_FB4_Msk;
pub const CAN_F11R2_FB5_Pos: u32 = 5;
pub const CAN_F11R2_FB5_Msk: u32 = 0x1 << CAN_F11R2_FB5_Pos;
pub const CAN_F11R2_FB5: u32 = CAN_F11R2_FB5_Msk;
pub const CAN_F11R2_FB6_Pos: u32 = 6;
pub const CAN_F11R2_FB6_Msk: u32 = 0x1 << CAN_F11R2_FB6_Pos;
pub const CAN_F11R2_FB6: u32 = CAN_F11R2_FB6_Msk;
pub const CAN_F11R2_FB7_Pos: u32 = 7;
pub const CAN_F11R2_FB7_Msk: u32 = 0x1 << CAN_F11R2_FB7_Pos;
pub const CAN_F11R2_FB7: u32 = CAN_F11R2_FB7_Msk;
pub const CAN_F11R2_FB8_Pos: u32 = 8;
pub const CAN_F11R2_FB8_Msk: u32 = 0x1 << CAN_F11R2_FB8_Pos;
pub const CAN_F11R2_FB8: u32 = CAN_F11R2_FB8_Msk;
pub const CAN_F11R2_FB9_Pos: u32 = 9;
pub const CAN_F11R2_FB9_Msk: u32 = 0x1 << CAN_F11R2_FB9_Pos;
pub const CAN_F11R2_FB9: u32 = CAN_F11R2_FB9_Msk;
pub const CAN_F11R2_FB10_Pos: u32 = 10;
pub const CAN_F11R2_FB10_Msk: u32 = 0x1 << CAN_F11R2_FB10_Pos;
pub const CAN_F11R2_FB10: u32 = CAN_F11R2_FB10_Msk;
pub const CAN_F11R2_FB11_Pos: u32 = 11;
pub const CAN_F11R2_FB11_Msk: u32 = 0x1 << CAN_F11R2_FB11_Pos;
pub const CAN_F11R2_FB11: u32 = CAN_F11R2_FB11_Msk;
pub const CAN_F11R2_FB12_Pos: u32 = 12;
pub const CAN_F11R2_FB12_Msk: u32 = 0x1 << CAN_F11R2_FB12_Pos;
pub const CAN_F11R2_FB12: u32 = CAN_F11R2_FB12_Msk;
pub const CAN_F11R2_FB13_Pos: u32 = 13;
pub const CAN_F11R2_FB13_Msk: u32 = 0x1 << CAN_F11R2_FB13_Pos;
pub const CAN_F11R2_FB13: u32 = CAN_F11R2_FB13_Msk;
pub const CAN_F11R2_FB14_Pos: u32 = 14;
pub const CAN_F11R2_FB14_Msk: u32 = 0x1 << CAN_F11R2_FB14_Pos;
pub const CAN_F11R2_FB14: u32 = CAN_F11R2_FB14_Msk;
pub const CAN_F11R2_FB15_Pos: u32 = 15;
pub const CAN_F11R2_FB15_Msk: u32 = 0x1 << CAN_F11R2_FB15_Pos;
pub const CAN_F11R2_FB15: u32 = CAN_F11R2_FB15_Msk;
pub const CAN_F11R2_FB16_Pos: u32 = 16;
pub const CAN_F11R2_FB16_Msk: u32 = 0x1 << CAN_F11R2_FB16_Pos;
pub const CAN_F11R2_FB16: u32 = CAN_F11R2_FB16_Msk;
pub const CAN_F11R2_FB17_Pos: u32 = 17;
pub const CAN_F11R2_FB17_Msk: u32 = 0x1 << CAN_F11R2_FB17_Pos;
pub const CAN_F11R2_FB17: u32 = CAN_F11R2_FB17_Msk;
pub const CAN_F11R2_FB18_Pos: u32 = 18;
pub const CAN_F11R2_FB18_Msk: u32 = 0x1 << CAN_F11R2_FB18_Pos;
pub const CAN_F11R2_FB18: u32 = CAN_F11R2_FB18_Msk;
pub const CAN_F11R2_FB19_Pos: u32 = 19;
pub const CAN_F11R2_FB19_Msk: u32 = 0x1 << CAN_F11R2_FB19_Pos;
pub const CAN_F11R2_FB19: u32 = CAN_F11R2_FB19_Msk;
pub const CAN_F11R2_FB20_Pos: u32 = 20;
pub const CAN_F11R2_FB20_Msk: u32 = 0x1 << CAN_F11R2_FB20_Pos;
pub const CAN_F11R2_FB20: u32 = CAN_F11R2_FB20_Msk;
pub const CAN_F11R2_FB21_Pos: u32 = 21;
pub const CAN_F11R2_FB21_Msk: u32 = 0x1 << CAN_F11R2_FB21_Pos;
pub const CAN_F11R2_FB21: u32 = CAN_F11R2_FB21_Msk;
pub const CAN_F11R2_FB22_Pos: u32 = 22;
pub const CAN_F11R2_FB22_Msk: u32 = 0x1 << CAN_F11R2_FB22_Pos;
pub const CAN_F11R2_FB22: u32 = CAN_F11R2_FB22_Msk;
pub const CAN_F11R2_FB23_Pos: u32 = 23;
pub const CAN_F11R2_FB23_Msk: u32 = 0x1 << CAN_F11R2_FB23_Pos;
pub const CAN_F11R2_FB23: u32 = CAN_F11R2_FB23_Msk;
pub const CAN_F11R2_FB24_Pos: u32 = 24;
pub const CAN_F11R2_FB24_Msk: u32 = 0x1 << CAN_F11R2_FB24_Pos;
pub const CAN_F11R2_FB24: u32 = CAN_F11R2_FB24_Msk;
pub const CAN_F11R2_FB25_Pos: u32 = 25;
pub const CAN_F11R2_FB25_Msk: u32 = 0x1 << CAN_F11R2_FB25_Pos;
pub const CAN_F11R2_FB25: u32 = CAN_F11R2_FB25_Msk;
pub const CAN_F11R2_FB26_Pos: u32 = 26;
pub const CAN_F11R2_FB26_Msk: u32 = 0x1 << CAN_F11R2_FB26_Pos;
pub const CAN_F11R2_FB26: u32 = CAN_F11R2_FB26_Msk;
pub const CAN_F11R2_FB27_Pos: u32 = 27;
pub const CAN_F11R2_FB27_Msk: u32 = 0x1 << CAN_F11R2_FB27_Pos;
pub const CAN_F11R2_FB27: u32 = CAN_F11R2_FB27_Msk;
pub const CAN_F11R2_FB28_Pos: u32 = 28;
pub const CAN_F11R2_FB28_Msk: u32 = 0x1 << CAN_F11R2_FB28_Pos;
pub const CAN_F11R2_FB28: u32 = CAN_F11R2_FB28_Msk;
pub const CAN_F11R2_FB29_Pos: u32 = 29;
pub const CAN_F11R2_FB29_Msk: u32 = 0x1 << CAN_F11R2_FB29_Pos;
pub const CAN_F11R2_FB29: u32 = CAN_F11R2_FB29_Msk;
pub const CAN_F11R2_FB30_Pos: u32 = 30;
pub const CAN_F11R2_FB30_Msk: u32 = 0x1 << CAN_F11R2_FB30_Pos;
pub const CAN_F11R2_FB30: u32 = CAN_F11R2_FB30_Msk;
pub const CAN_F11R2_FB31_Pos: u32 = 31;
pub const CAN_F11R2_FB31_Msk: u32 = 0x1 << CAN_F11R2_FB31_Pos;
pub const CAN_F11R2_FB31: u32 = CAN_F11R2_FB31_Msk;
pub const CAN_F12R2_FB0_Pos: u32 = 0;
pub const CAN_F12R2_FB0_Msk: u32 = 0x1 << CAN_F12R2_FB0_Pos;
pub const CAN_F12R2_FB0: u32 = CAN_F12R2_FB0_Msk;
pub const CAN_F12R2_FB1_Pos: u32 = 1;
pub const CAN_F12R2_FB1_Msk: u32 = 0x1 << CAN_F12R2_FB1_Pos;
pub const CAN_F12R2_FB1: u32 = CAN_F12R2_FB1_Msk;
pub const CAN_F12R2_FB2_Pos: u32 = 2;
pub const CAN_F12R2_FB2_Msk: u32 = 0x1 << CAN_F12R2_FB2_Pos;
pub const CAN_F12R2_FB2: u32 = CAN_F12R2_FB2_Msk;
pub const CAN_F12R2_FB3_Pos: u32 = 3;
pub const CAN_F12R2_FB3_Msk: u32 = 0x1 << CAN_F12R2_FB3_Pos;
pub const CAN_F12R2_FB3: u32 = CAN_F12R2_FB3_Msk;
pub const CAN_F12R2_FB4_Pos: u32 = 4;
pub const CAN_F12R2_FB4_Msk: u32 = 0x1 << CAN_F12R2_FB4_Pos;
pub const CAN_F12R2_FB4: u32 = CAN_F12R2_FB4_Msk;
pub const CAN_F12R2_FB5_Pos: u32 = 5;
pub const CAN_F12R2_FB5_Msk: u32 = 0x1 << CAN_F12R2_FB5_Pos;
pub const CAN_F12R2_FB5: u32 = CAN_F12R2_FB5_Msk;
pub const CAN_F12R2_FB6_Pos: u32 = 6;
pub const CAN_F12R2_FB6_Msk: u32 = 0x1 << CAN_F12R2_FB6_Pos;
pub const CAN_F12R2_FB6: u32 = CAN_F12R2_FB6_Msk;
pub const CAN_F12R2_FB7_Pos: u32 = 7;
pub const CAN_F12R2_FB7_Msk: u32 = 0x1 << CAN_F12R2_FB7_Pos;
pub const CAN_F12R2_FB7: u32 = CAN_F12R2_FB7_Msk;
pub const CAN_F12R2_FB8_Pos: u32 = 8;
pub const CAN_F12R2_FB8_Msk: u32 = 0x1 << CAN_F12R2_FB8_Pos;
pub const CAN_F12R2_FB8: u32 = CAN_F12R2_FB8_Msk;
pub const CAN_F12R2_FB9_Pos: u32 = 9;
pub const CAN_F12R2_FB9_Msk: u32 = 0x1 << CAN_F12R2_FB9_Pos;
pub const CAN_F12R2_FB9: u32 = CAN_F12R2_FB9_Msk;
pub const CAN_F12R2_FB10_Pos: u32 = 10;
pub const CAN_F12R2_FB10_Msk: u32 = 0x1 << CAN_F12R2_FB10_Pos;
pub const CAN_F12R2_FB10: u32 = CAN_F12R2_FB10_Msk;
pub const CAN_F12R2_FB11_Pos: u32 = 11;
pub const CAN_F12R2_FB11_Msk: u32 = 0x1 << CAN_F12R2_FB11_Pos;
pub const CAN_F12R2_FB11: u32 = CAN_F12R2_FB11_Msk;
pub const CAN_F12R2_FB12_Pos: u32 = 12;
pub const CAN_F12R2_FB12_Msk: u32 = 0x1 << CAN_F12R2_FB12_Pos;
pub const CAN_F12R2_FB12: u32 = CAN_F12R2_FB12_Msk;
pub const CAN_F12R2_FB13_Pos: u32 = 13;
pub const CAN_F12R2_FB13_Msk: u32 = 0x1 << CAN_F12R2_FB13_Pos;
pub const CAN_F12R2_FB13: u32 = CAN_F12R2_FB13_Msk;
pub const CAN_F12R2_FB14_Pos: u32 = 14;
pub const CAN_F12R2_FB14_Msk: u32 = 0x1 << CAN_F12R2_FB14_Pos;
pub const CAN_F12R2_FB14: u32 = CAN_F12R2_FB14_Msk;
pub const CAN_F12R2_FB15_Pos: u32 = 15;
pub const CAN_F12R2_FB15_Msk: u32 = 0x1 << CAN_F12R2_FB15_Pos;
pub const CAN_F12R2_FB15: u32 = CAN_F12R2_FB15_Msk;
pub const CAN_F12R2_FB16_Pos: u32 = 16;
pub const CAN_F12R2_FB16_Msk: u32 = 0x1 << CAN_F12R2_FB16_Pos;
pub const CAN_F12R2_FB16: u32 = CAN_F12R2_FB16_Msk;
pub const CAN_F12R2_FB17_Pos: u32 = 17;
pub const CAN_F12R2_FB17_Msk: u32 = 0x1 << CAN_F12R2_FB17_Pos;
pub const CAN_F12R2_FB17: u32 = CAN_F12R2_FB17_Msk;
pub const CAN_F12R2_FB18_Pos: u32 = 18;
pub const CAN_F12R2_FB18_Msk: u32 = 0x1 << CAN_F12R2_FB18_Pos;
pub const CAN_F12R2_FB18: u32 = CAN_F12R2_FB18_Msk;
pub const CAN_F12R2_FB19_Pos: u32 = 19;
pub const CAN_F12R2_FB19_Msk: u32 = 0x1 << CAN_F12R2_FB19_Pos;
pub const CAN_F12R2_FB19: u32 = CAN_F12R2_FB19_Msk;
pub const CAN_F12R2_FB20_Pos: u32 = 20;
pub const CAN_F12R2_FB20_Msk: u32 = 0x1 << CAN_F12R2_FB20_Pos;
pub const CAN_F12R2_FB20: u32 = CAN_F12R2_FB20_Msk;
pub const CAN_F12R2_FB21_Pos: u32 = 21;
pub const CAN_F12R2_FB21_Msk: u32 = 0x1 << CAN_F12R2_FB21_Pos;
pub const CAN_F12R2_FB21: u32 = CAN_F12R2_FB21_Msk;
pub const CAN_F12R2_FB22_Pos: u32 = 22;
pub const CAN_F12R2_FB22_Msk: u32 = 0x1 << CAN_F12R2_FB22_Pos;
pub const CAN_F12R2_FB22: u32 = CAN_F12R2_FB22_Msk;
pub const CAN_F12R2_FB23_Pos: u32 = 23;
pub const CAN_F12R2_FB23_Msk: u32 = 0x1 << CAN_F12R2_FB23_Pos;
pub const CAN_F12R2_FB23: u32 = CAN_F12R2_FB23_Msk;
pub const CAN_F12R2_FB24_Pos: u32 = 24;
pub const CAN_F12R2_FB24_Msk: u32 = 0x1 << CAN_F12R2_FB24_Pos;
pub const CAN_F12R2_FB24: u32 = CAN_F12R2_FB24_Msk;
pub const CAN_F12R2_FB25_Pos: u32 = 25;
pub const CAN_F12R2_FB25_Msk: u32 = 0x1 << CAN_F12R2_FB25_Pos;
pub const CAN_F12R2_FB25: u32 = CAN_F12R2_FB25_Msk;
pub const CAN_F12R2_FB26_Pos: u32 = 26;
pub const CAN_F12R2_FB26_Msk: u32 = 0x1 << CAN_F12R2_FB26_Pos;
pub const CAN_F12R2_FB26: u32 = CAN_F12R2_FB26_Msk;
pub const CAN_F12R2_FB27_Pos: u32 = 27;
pub const CAN_F12R2_FB27_Msk: u32 = 0x1 << CAN_F12R2_FB27_Pos;
pub const CAN_F12R2_FB27: u32 = CAN_F12R2_FB27_Msk;
pub const CAN_F12R2_FB28_Pos: u32 = 28;
pub const CAN_F12R2_FB28_Msk: u32 = 0x1 << CAN_F12R2_FB28_Pos;
pub const CAN_F12R2_FB28: u32 = CAN_F12R2_FB28_Msk;
pub const CAN_F12R2_FB29_Pos: u32 = 29;
pub const CAN_F12R2_FB29_Msk: u32 = 0x1 << CAN_F12R2_FB29_Pos;
pub const CAN_F12R2_FB29: u32 = CAN_F12R2_FB29_Msk;
pub const CAN_F12R2_FB30_Pos: u32 = 30;
pub const CAN_F12R2_FB30_Msk: u32 = 0x1 << CAN_F12R2_FB30_Pos;
pub const CAN_F12R2_FB30: u32 = CAN_F12R2_FB30_Msk;
pub const CAN_F12R2_FB31_Pos: u32 = 31;
pub const CAN_F12R2_FB31_Msk: u32 = 0x1 << CAN_F12R2_FB31_Pos;
pub const CAN_F12R2_FB31: u32 = CAN_F12R2_FB31_Msk;
pub const CAN_F13R2_FB0_Pos: u32 = 0;
pub const CAN_F13R2_FB0_Msk: u32 = 0x1 << CAN_F13R2_FB0_Pos;
pub const CAN_F13R2_FB0: u32 = CAN_F13R2_FB0_Msk;
pub const CAN_F13R2_FB1_Pos: u32 = 1;
pub const CAN_F13R2_FB1_Msk: u32 = 0x1 << CAN_F13R2_FB1_Pos;
pub const CAN_F13R2_FB1: u32 = CAN_F13R2_FB1_Msk;
pub const CAN_F13R2_FB2_Pos: u32 = 2;
pub const CAN_F13R2_FB2_Msk: u32 = 0x1 << CAN_F13R2_FB2_Pos;
pub const CAN_F13R2_FB2: u32 = CAN_F13R2_FB2_Msk;
pub const CAN_F13R2_FB3_Pos: u32 = 3;
pub const CAN_F13R2_FB3_Msk: u32 = 0x1 << CAN_F13R2_FB3_Pos;
pub const CAN_F13R2_FB3: u32 = CAN_F13R2_FB3_Msk;
pub const CAN_F13R2_FB4_Pos: u32 = 4;
pub const CAN_F13R2_FB4_Msk: u32 = 0x1 << CAN_F13R2_FB4_Pos;
pub const CAN_F13R2_FB4: u32 = CAN_F13R2_FB4_Msk;
pub const CAN_F13R2_FB5_Pos: u32 = 5;
pub const CAN_F13R2_FB5_Msk: u32 = 0x1 << CAN_F13R2_FB5_Pos;
pub const CAN_F13R2_FB5: u32 = CAN_F13R2_FB5_Msk;
pub const CAN_F13R2_FB6_Pos: u32 = 6;
pub const CAN_F13R2_FB6_Msk: u32 = 0x1 << CAN_F13R2_FB6_Pos;
pub const CAN_F13R2_FB6: u32 = CAN_F13R2_FB6_Msk;
pub const CAN_F13R2_FB7_Pos: u32 = 7;
pub const CAN_F13R2_FB7_Msk: u32 = 0x1 << CAN_F13R2_FB7_Pos;
pub const CAN_F13R2_FB7: u32 = CAN_F13R2_FB7_Msk;
pub const CAN_F13R2_FB8_Pos: u32 = 8;
pub const CAN_F13R2_FB8_Msk: u32 = 0x1 << CAN_F13R2_FB8_Pos;
pub const CAN_F13R2_FB8: u32 = CAN_F13R2_FB8_Msk;
pub const CAN_F13R2_FB9_Pos: u32 = 9;
pub const CAN_F13R2_FB9_Msk: u32 = 0x1 << CAN_F13R2_FB9_Pos;
pub const CAN_F13R2_FB9: u32 = CAN_F13R2_FB9_Msk;
pub const CAN_F13R2_FB10_Pos: u32 = 10;
pub const CAN_F13R2_FB10_Msk: u32 = 0x1 << CAN_F13R2_FB10_Pos;
pub const CAN_F13R2_FB10: u32 = CAN_F13R2_FB10_Msk;
pub const CAN_F13R2_FB11_Pos: u32 = 11;
pub const CAN_F13R2_FB11_Msk: u32 = 0x1 << CAN_F13R2_FB11_Pos;
pub const CAN_F13R2_FB11: u32 = CAN_F13R2_FB11_Msk;
pub const CAN_F13R2_FB12_Pos: u32 = 12;
pub const CAN_F13R2_FB12_Msk: u32 = 0x1 << CAN_F13R2_FB12_Pos;
pub const CAN_F13R2_FB12: u32 = CAN_F13R2_FB12_Msk;
pub const CAN_F13R2_FB13_Pos: u32 = 13;
pub const CAN_F13R2_FB13_Msk: u32 = 0x1 << CAN_F13R2_FB13_Pos;
pub const CAN_F13R2_FB13: u32 = CAN_F13R2_FB13_Msk;
pub const CAN_F13R2_FB14_Pos: u32 = 14;
pub const CAN_F13R2_FB14_Msk: u32 = 0x1 << CAN_F13R2_FB14_Pos;
pub const CAN_F13R2_FB14: u32 = CAN_F13R2_FB14_Msk;
pub const CAN_F13R2_FB15_Pos: u32 = 15;
pub const CAN_F13R2_FB15_Msk: u32 = 0x1 << CAN_F13R2_FB15_Pos;
pub const CAN_F13R2_FB15: u32 = CAN_F13R2_FB15_Msk;
pub const CAN_F13R2_FB16_Pos: u32 = 16;
pub const CAN_F13R2_FB16_Msk: u32 = 0x1 << CAN_F13R2_FB16_Pos;
pub const CAN_F13R2_FB16: u32 = CAN_F13R2_FB16_Msk;
pub const CAN_F13R2_FB17_Pos: u32 = 17;
pub const CAN_F13R2_FB17_Msk: u32 = 0x1 << CAN_F13R2_FB17_Pos;
pub const CAN_F13R2_FB17: u32 = CAN_F13R2_FB17_Msk;
pub const CAN_F13R2_FB18_Pos: u32 = 18;
pub const CAN_F13R2_FB18_Msk: u32 = 0x1 << CAN_F13R2_FB18_Pos;
pub const CAN_F13R2_FB18: u32 = CAN_F13R2_FB18_Msk;
pub const CAN_F13R2_FB19_Pos: u32 = 19;
pub const CAN_F13R2_FB19_Msk: u32 = 0x1 << CAN_F13R2_FB19_Pos;
pub const CAN_F13R2_FB19: u32 = CAN_F13R2_FB19_Msk;
pub const CAN_F13R2_FB20_Pos: u32 = 20;
pub const CAN_F13R2_FB20_Msk: u32 = 0x1 << CAN_F13R2_FB20_Pos;
pub const CAN_F13R2_FB20: u32 = CAN_F13R2_FB20_Msk;
pub const CAN_F13R2_FB21_Pos: u32 = 21;
pub const CAN_F13R2_FB21_Msk: u32 = 0x1 << CAN_F13R2_FB21_Pos;
pub const CAN_F13R2_FB21: u32 = CAN_F13R2_FB21_Msk;
pub const CAN_F13R2_FB22_Pos: u32 = 22;
pub const CAN_F13R2_FB22_Msk: u32 = 0x1 << CAN_F13R2_FB22_Pos;
pub const CAN_F13R2_FB22: u32 = CAN_F13R2_FB22_Msk;
pub const CAN_F13R2_FB23_Pos: u32 = 23;
pub const CAN_F13R2_FB23_Msk: u32 = 0x1 << CAN_F13R2_FB23_Pos;
pub const CAN_F13R2_FB23: u32 = CAN_F13R2_FB23_Msk;
pub const CAN_F13R2_FB24_Pos: u32 = 24;
pub const CAN_F13R2_FB24_Msk: u32 = 0x1 << CAN_F13R2_FB24_Pos;
pub const CAN_F13R2_FB24: u32 = CAN_F13R2_FB24_Msk;
pub const CAN_F13R2_FB25_Pos: u32 = 25;
pub const CAN_F13R2_FB25_Msk: u32 = 0x1 << CAN_F13R2_FB25_Pos;
pub const CAN_F13R2_FB25: u32 = CAN_F13R2_FB25_Msk;
pub const CAN_F13R2_FB26_Pos: u32 = 26;
pub const CAN_F13R2_FB26_Msk: u32 = 0x1 << CAN_F13R2_FB26_Pos;
pub const CAN_F13R2_FB26: u32 = CAN_F13R2_FB26_Msk;
pub const CAN_F13R2_FB27_Pos: u32 = 27;
pub const CAN_F13R2_FB27_Msk: u32 = 0x1 << CAN_F13R2_FB27_Pos;
pub const CAN_F13R2_FB27: u32 = CAN_F13R2_FB27_Msk;
pub const CAN_F13R2_FB28_Pos: u32 = 28;
pub const CAN_F13R2_FB28_Msk: u32 = 0x1 << CAN_F13R2_FB28_Pos;
pub const CAN_F13R2_FB28: u32 = CAN_F13R2_FB28_Msk;
pub const CAN_F13R2_FB29_Pos: u32 = 29;
pub const CAN_F13R2_FB29_Msk: u32 = 0x1 << CAN_F13R2_FB29_Pos;
pub const CAN_F13R2_FB29: u32 = CAN_F13R2_FB29_Msk;
pub const CAN_F13R2_FB30_Pos: u32 = 30;
pub const CAN_F13R2_FB30_Msk: u32 = 0x1 << CAN_F13R2_FB30_Pos;
pub const CAN_F13R2_FB30: u32 = CAN_F13R2_FB30_Msk;
pub const CAN_F13R2_FB31_Pos: u32 = 31;
pub const CAN_F13R2_FB31_Msk: u32 = 0x1 << CAN_F13R2_FB31_Pos;
pub const CAN_F13R2_FB31: u32 = CAN_F13R2_FB31_Msk;
pub const SPI_CR1_CPHA_Pos: u32 = 0;
pub const SPI_CR1_CPHA_Msk: u32 = 0x1 << SPI_CR1_CPHA_Pos;
pub const SPI_CR1_CPHA: u32 = SPI_CR1_CPHA_Msk;
pub const SPI_CR1_CPOL_Pos: u32 = 1;
pub const SPI_CR1_CPOL_Msk: u32 = 0x1 << SPI_CR1_CPOL_Pos;
pub const SPI_CR1_CPOL: u32 = SPI_CR1_CPOL_Msk;
pub const SPI_CR1_MSTR_Pos: u32 = 2;
pub const SPI_CR1_MSTR_Msk: u32 = 0x1 << SPI_CR1_MSTR_Pos;
pub const SPI_CR1_MSTR: u32 = SPI_CR1_MSTR_Msk;
pub const SPI_CR1_BR_Pos: u32 = 3;
pub const SPI_CR1_BR_Msk: u32 = 0x7 << SPI_CR1_BR_Pos;
pub const SPI_CR1_BR: u32 = SPI_CR1_BR_Msk;
pub const SPI_CR1_BR_0: u32 = 0x1 << SPI_CR1_BR_Pos;
pub const SPI_CR1_BR_1: u32 = 0x2 << SPI_CR1_BR_Pos;
pub const SPI_CR1_BR_2: u32 = 0x4 << SPI_CR1_BR_Pos;
pub const SPI_CR1_SPE_Pos: u32 = 6;
pub const SPI_CR1_SPE_Msk: u32 = 0x1 << SPI_CR1_SPE_Pos;
pub const SPI_CR1_SPE: u32 = SPI_CR1_SPE_Msk;
pub const SPI_CR1_LSBFIRST_Pos: u32 = 7;
pub const SPI_CR1_LSBFIRST_Msk: u32 = 0x1 << SPI_CR1_LSBFIRST_Pos;
pub const SPI_CR1_LSBFIRST: u32 = SPI_CR1_LSBFIRST_Msk;
pub const SPI_CR1_SSI_Pos: u32 = 8;
pub const SPI_CR1_SSI_Msk: u32 = 0x1 << SPI_CR1_SSI_Pos;
pub const SPI_CR1_SSI: u32 = SPI_CR1_SSI_Msk;
pub const SPI_CR1_SSM_Pos: u32 = 9;
pub const SPI_CR1_SSM_Msk: u32 = 0x1 << SPI_CR1_SSM_Pos;
pub const SPI_CR1_SSM: u32 = SPI_CR1_SSM_Msk;
pub const SPI_CR1_RXONLY_Pos: u32 = 10;
pub const SPI_CR1_RXONLY_Msk: u32 = 0x1 << SPI_CR1_RXONLY_Pos;
pub const SPI_CR1_RXONLY: u32 = SPI_CR1_RXONLY_Msk;
pub const SPI_CR1_DFF_Pos: u32 = 11;
pub const SPI_CR1_DFF_Msk: u32 = 0x1 << SPI_CR1_DFF_Pos;
pub const SPI_CR1_DFF: u32 = SPI_CR1_DFF_Msk;
pub const SPI_CR1_CRCNEXT_Pos: u32 = 12;
pub const SPI_CR1_CRCNEXT_Msk: u32 = 0x1 << SPI_CR1_CRCNEXT_Pos;
pub const SPI_CR1_CRCNEXT: u32 = SPI_CR1_CRCNEXT_Msk;
pub const SPI_CR1_CRCEN_Pos: u32 = 13;
pub const SPI_CR1_CRCEN_Msk: u32 = 0x1 << SPI_CR1_CRCEN_Pos;
pub const SPI_CR1_CRCEN: u32 = SPI_CR1_CRCEN_Msk;
pub const SPI_CR1_BIDIOE_Pos: u32 = 14;
pub const SPI_CR1_BIDIOE_Msk: u32 = 0x1 << SPI_CR1_BIDIOE_Pos;
pub const SPI_CR1_BIDIOE: u32 = SPI_CR1_BIDIOE_Msk;
pub const SPI_CR1_BIDIMODE_Pos: u32 = 15;
pub const SPI_CR1_BIDIMODE_Msk: u32 = 0x1 << SPI_CR1_BIDIMODE_Pos;
pub const SPI_CR1_BIDIMODE: u32 = SPI_CR1_BIDIMODE_Msk;
pub const SPI_CR2_RXDMAEN_Pos: u32 = 0;
pub const SPI_CR2_RXDMAEN_Msk: u32 = 0x1 << SPI_CR2_RXDMAEN_Pos;
pub const SPI_CR2_RXDMAEN: u32 = SPI_CR2_RXDMAEN_Msk;
pub const SPI_CR2_TXDMAEN_Pos: u32 = 1;
pub const SPI_CR2_TXDMAEN_Msk: u32 = 0x1 << SPI_CR2_TXDMAEN_Pos;
pub const SPI_CR2_TXDMAEN: u32 = SPI_CR2_TXDMAEN_Msk;
pub const SPI_CR2_SSOE_Pos: u32 = 2;
pub const SPI_CR2_SSOE_Msk: u32 = 0x1 << SPI_CR2_SSOE_Pos;
pub const SPI_CR2_SSOE: u32 = SPI_CR2_SSOE_Msk;
pub const SPI_CR2_ERRIE_Pos: u32 = 5;
pub const SPI_CR2_ERRIE_Msk: u32 = 0x1 << SPI_CR2_ERRIE_Pos;
pub const SPI_CR2_ERRIE: u32 = SPI_CR2_ERRIE_Msk;
pub const SPI_CR2_RXNEIE_Pos: u32 = 6;
pub const SPI_CR2_RXNEIE_Msk: u32 = 0x1 << SPI_CR2_RXNEIE_Pos;
pub const SPI_CR2_RXNEIE: u32 = SPI_CR2_RXNEIE_Msk;
pub const SPI_CR2_TXEIE_Pos: u32 = 7;
pub const SPI_CR2_TXEIE_Msk: u32 = 0x1 << SPI_CR2_TXEIE_Pos;
pub const SPI_CR2_TXEIE: u32 = SPI_CR2_TXEIE_Msk;
pub const SPI_SR_RXNE_Pos: u32 = 0;
pub const SPI_SR_RXNE_Msk: u32 = 0x1 << SPI_SR_RXNE_Pos;
pub const SPI_SR_RXNE: u32 = SPI_SR_RXNE_Msk;
pub const SPI_SR_TXE_Pos: u32 = 1;
pub const SPI_SR_TXE_Msk: u32 = 0x1 << SPI_SR_TXE_Pos;
pub const SPI_SR_TXE: u32 = SPI_SR_TXE_Msk;
pub const SPI_SR_CHSIDE_Pos: u32 = 2;
pub const SPI_SR_CHSIDE_Msk: u32 = 0x1 << SPI_SR_CHSIDE_Pos;
pub const SPI_SR_CHSIDE: u32 = SPI_SR_CHSIDE_Msk;
pub const SPI_SR_UDR_Pos: u32 = 3;
pub const SPI_SR_UDR_Msk: u32 = 0x1 << SPI_SR_UDR_Pos;
pub const SPI_SR_UDR: u32 = SPI_SR_UDR_Msk;
pub const SPI_SR_CRCERR_Pos: u32 = 4;
pub const SPI_SR_CRCERR_Msk: u32 = 0x1 << SPI_SR_CRCERR_Pos;
pub const SPI_SR_CRCERR: u32 = SPI_SR_CRCERR_Msk;
pub const SPI_SR_MODF_Pos: u32 = 5;
pub const SPI_SR_MODF_Msk: u32 = 0x1 << SPI_SR_MODF_Pos;
pub const SPI_SR_MODF: u32 = SPI_SR_MODF_Msk;
pub const SPI_SR_OVR_Pos: u32 = 6;
pub const SPI_SR_OVR_Msk: u32 = 0x1 << SPI_SR_OVR_Pos;
pub const SPI_SR_OVR: u32 = SPI_SR_OVR_Msk;
pub const SPI_SR_BSY_Pos: u32 = 7;
pub const SPI_SR_BSY_Msk: u32 = 0x1 << SPI_SR_BSY_Pos;
pub const SPI_SR_BSY: u32 = SPI_SR_BSY_Msk;
pub const SPI_DR_DR_Pos: u32 = 0;
pub const SPI_DR_DR_Msk: u32 = 0xFFFF << SPI_DR_DR_Pos;
pub const SPI_DR_DR: u32 = SPI_DR_DR_Msk;
pub const SPI_CRCPR_CRCPOLY_Pos: u32 = 0;
pub const SPI_CRCPR_CRCPOLY_Msk: u32 = 0xFFFF << SPI_CRCPR_CRCPOLY_Pos;
pub const SPI_CRCPR_CRCPOLY: u32 = SPI_CRCPR_CRCPOLY_Msk;
pub const SPI_RXCRCR_RXCRC_Pos: u32 = 0;
pub const SPI_RXCRCR_RXCRC_Msk: u32 = 0xFFFF << SPI_RXCRCR_RXCRC_Pos;
pub const SPI_RXCRCR_RXCRC: u32 = SPI_RXCRCR_RXCRC_Msk;
pub const SPI_TXCRCR_TXCRC_Pos: u32 = 0;
pub const SPI_TXCRCR_TXCRC_Msk: u32 = 0xFFFF << SPI_TXCRCR_TXCRC_Pos;
pub const SPI_TXCRCR_TXCRC: u32 = SPI_TXCRCR_TXCRC_Msk;
pub const SPI_I2SCFGR_CHLEN_Pos: u32 = 0;
pub const SPI_I2SCFGR_CHLEN_Msk: u32 = 0x1 << SPI_I2SCFGR_CHLEN_Pos;
pub const SPI_I2SCFGR_CHLEN: u32 = SPI_I2SCFGR_CHLEN_Msk;
pub const SPI_I2SCFGR_DATLEN_Pos: u32 = 1;
pub const SPI_I2SCFGR_DATLEN_Msk: u32 = 0x3 << SPI_I2SCFGR_DATLEN_Pos;
pub const SPI_I2SCFGR_DATLEN: u32 = SPI_I2SCFGR_DATLEN_Msk;
pub const SPI_I2SCFGR_DATLEN_0: u32 = 0x1 << SPI_I2SCFGR_DATLEN_Pos;
pub const SPI_I2SCFGR_DATLEN_1: u32 = 0x2 << SPI_I2SCFGR_DATLEN_Pos;
pub const SPI_I2SCFGR_CKPOL_Pos: u32 = 3;
pub const SPI_I2SCFGR_CKPOL_Msk: u32 = 0x1 << SPI_I2SCFGR_CKPOL_Pos;
pub const SPI_I2SCFGR_CKPOL: u32 = SPI_I2SCFGR_CKPOL_Msk;
pub const SPI_I2SCFGR_I2SSTD_Pos: u32 = 4;
pub const SPI_I2SCFGR_I2SSTD_Msk: u32 = 0x3 << SPI_I2SCFGR_I2SSTD_Pos;
pub const SPI_I2SCFGR_I2SSTD: u32 = SPI_I2SCFGR_I2SSTD_Msk;
pub const SPI_I2SCFGR_I2SSTD_0: u32 = 0x1 << SPI_I2SCFGR_I2SSTD_Pos;
pub const SPI_I2SCFGR_I2SSTD_1: u32 = 0x2 << SPI_I2SCFGR_I2SSTD_Pos;
pub const SPI_I2SCFGR_PCMSYNC_Pos: u32 = 7;
pub const SPI_I2SCFGR_PCMSYNC_Msk: u32 = 0x1 << SPI_I2SCFGR_PCMSYNC_Pos;
pub const SPI_I2SCFGR_PCMSYNC: u32 = SPI_I2SCFGR_PCMSYNC_Msk;
pub const SPI_I2SCFGR_I2SCFG_Pos: u32 = 8;
pub const SPI_I2SCFGR_I2SCFG_Msk: u32 = 0x3 << SPI_I2SCFGR_I2SCFG_Pos;
pub const SPI_I2SCFGR_I2SCFG: u32 = SPI_I2SCFGR_I2SCFG_Msk;
pub const SPI_I2SCFGR_I2SCFG_0: u32 = 0x1 << SPI_I2SCFGR_I2SCFG_Pos;
pub const SPI_I2SCFGR_I2SCFG_1: u32 = 0x2 << SPI_I2SCFGR_I2SCFG_Pos;
pub const SPI_I2SCFGR_I2SE_Pos: u32 = 10;
pub const SPI_I2SCFGR_I2SE_Msk: u32 = 0x1 << SPI_I2SCFGR_I2SE_Pos;
pub const SPI_I2SCFGR_I2SE: u32 = SPI_I2SCFGR_I2SE_Msk;
pub const SPI_I2SCFGR_I2SMOD_Pos: u32 = 11;
pub const SPI_I2SCFGR_I2SMOD_Msk: u32 = 0x1 << SPI_I2SCFGR_I2SMOD_Pos;
pub const SPI_I2SCFGR_I2SMOD: u32 = SPI_I2SCFGR_I2SMOD_Msk;
pub const SPI_I2SPR_I2SDIV_Pos: u32 = 0;
pub const SPI_I2SPR_I2SDIV_Msk: u32 = 0xFF << SPI_I2SPR_I2SDIV_Pos;
pub const SPI_I2SPR_I2SDIV: u32 = SPI_I2SPR_I2SDIV_Msk;
pub const SPI_I2SPR_ODD_Pos: u32 = 8;
pub const SPI_I2SPR_ODD_Msk: u32 = 0x1 << SPI_I2SPR_ODD_Pos;
pub const SPI_I2SPR_ODD: u32 = SPI_I2SPR_ODD_Msk;
pub const SPI_I2SPR_MCKOE_Pos: u32 = 9;
pub const SPI_I2SPR_MCKOE_Msk: u32 = 0x1 << SPI_I2SPR_MCKOE_Pos;
pub const SPI_I2SPR_MCKOE: u32 = SPI_I2SPR_MCKOE_Msk;
pub const I2C_CR1_PE_Pos: u32 = 0;
pub const I2C_CR1_PE_Msk: u32 = 0x1 << I2C_CR1_PE_Pos;
pub const I2C_CR1_PE: u32 = I2C_CR1_PE_Msk;
pub const I2C_CR1_SMBUS_Pos: u32 = 1;
pub const I2C_CR1_SMBUS_Msk: u32 = 0x1 << I2C_CR1_SMBUS_Pos;
pub const I2C_CR1_SMBUS: u32 = I2C_CR1_SMBUS_Msk;
pub const I2C_CR1_SMBTYPE_Pos: u32 = 3;
pub const I2C_CR1_SMBTYPE_Msk: u32 = 0x1 << I2C_CR1_SMBTYPE_Pos;
pub const I2C_CR1_SMBTYPE: u32 = I2C_CR1_SMBTYPE_Msk;
pub const I2C_CR1_ENARP_Pos: u32 = 4;
pub const I2C_CR1_ENARP_Msk: u32 = 0x1 << I2C_CR1_ENARP_Pos;
pub const I2C_CR1_ENARP: u32 = I2C_CR1_ENARP_Msk;
pub const I2C_CR1_ENPEC_Pos: u32 = 5;
pub const I2C_CR1_ENPEC_Msk: u32 = 0x1 << I2C_CR1_ENPEC_Pos;
pub const I2C_CR1_ENPEC: u32 = I2C_CR1_ENPEC_Msk;
pub const I2C_CR1_ENGC_Pos: u32 = 6;
pub const I2C_CR1_ENGC_Msk: u32 = 0x1 << I2C_CR1_ENGC_Pos;
pub const I2C_CR1_ENGC: u32 = I2C_CR1_ENGC_Msk;
pub const I2C_CR1_NOSTRETCH_Pos: u32 = 7;
pub const I2C_CR1_NOSTRETCH_Msk: u32 = 0x1 << I2C_CR1_NOSTRETCH_Pos;
pub const I2C_CR1_NOSTRETCH: u32 = I2C_CR1_NOSTRETCH_Msk;
pub const I2C_CR1_START_Pos: u32 = 8;
pub const I2C_CR1_START_Msk: u32 = 0x1 << I2C_CR1_START_Pos;
pub const I2C_CR1_START: u32 = I2C_CR1_START_Msk;
pub const I2C_CR1_STOP_Pos: u32 = 9;
pub const I2C_CR1_STOP_Msk: u32 = 0x1 << I2C_CR1_STOP_Pos;
pub const I2C_CR1_STOP: u32 = I2C_CR1_STOP_Msk;
pub const I2C_CR1_ACK_Pos: u32 = 10;
pub const I2C_CR1_ACK_Msk: u32 = 0x1 << I2C_CR1_ACK_Pos;
pub const I2C_CR1_ACK: u32 = I2C_CR1_ACK_Msk;
pub const I2C_CR1_POS_Pos: u32 = 11;
pub const I2C_CR1_POS_Msk: u32 = 0x1 << I2C_CR1_POS_Pos;
pub const I2C_CR1_POS: u32 = I2C_CR1_POS_Msk;
pub const I2C_CR1_PEC_Pos: u32 = 12;
pub const I2C_CR1_PEC_Msk: u32 = 0x1 << I2C_CR1_PEC_Pos;
pub const I2C_CR1_PEC: u32 = I2C_CR1_PEC_Msk;
pub const I2C_CR1_ALERT_Pos: u32 = 13;
pub const I2C_CR1_ALERT_Msk: u32 = 0x1 << I2C_CR1_ALERT_Pos;
pub const I2C_CR1_ALERT: u32 = I2C_CR1_ALERT_Msk;
pub const I2C_CR1_SWRST_Pos: u32 = 15;
pub const I2C_CR1_SWRST_Msk: u32 = 0x1 << I2C_CR1_SWRST_Pos;
pub const I2C_CR1_SWRST: u32 = I2C_CR1_SWRST_Msk;
pub const I2C_CR2_FREQ_Pos: u32 = 0;
pub const I2C_CR2_FREQ_Msk: u32 = 0x3F << I2C_CR2_FREQ_Pos;
pub const I2C_CR2_FREQ: u32 = I2C_CR2_FREQ_Msk;
pub const I2C_CR2_FREQ_0: u32 = 0x01 << I2C_CR2_FREQ_Pos;
pub const I2C_CR2_FREQ_1: u32 = 0x02 << I2C_CR2_FREQ_Pos;
pub const I2C_CR2_FREQ_2: u32 = 0x04 << I2C_CR2_FREQ_Pos;
pub const I2C_CR2_FREQ_3: u32 = 0x08 << I2C_CR2_FREQ_Pos;
pub const I2C_CR2_FREQ_4: u32 = 0x10 << I2C_CR2_FREQ_Pos;
pub const I2C_CR2_FREQ_5: u32 = 0x20 << I2C_CR2_FREQ_Pos;
pub const I2C_CR2_ITERREN_Pos: u32 = 8;
pub const I2C_CR2_ITERREN_Msk: u32 = 0x1 << I2C_CR2_ITERREN_Pos;
pub const I2C_CR2_ITERREN: u32 = I2C_CR2_ITERREN_Msk;
pub const I2C_CR2_ITEVTEN_Pos: u32 = 9;
pub const I2C_CR2_ITEVTEN_Msk: u32 = 0x1 << I2C_CR2_ITEVTEN_Pos;
pub const I2C_CR2_ITEVTEN: u32 = I2C_CR2_ITEVTEN_Msk;
pub const I2C_CR2_ITBUFEN_Pos: u32 = 10;
pub const I2C_CR2_ITBUFEN_Msk: u32 = 0x1 << I2C_CR2_ITBUFEN_Pos;
pub const I2C_CR2_ITBUFEN: u32 = I2C_CR2_ITBUFEN_Msk;
pub const I2C_CR2_DMAEN_Pos: u32 = 11;
pub const I2C_CR2_DMAEN_Msk: u32 = 0x1 << I2C_CR2_DMAEN_Pos;
pub const I2C_CR2_DMAEN: u32 = I2C_CR2_DMAEN_Msk;
pub const I2C_CR2_LAST_Pos: u32 = 12;
pub const I2C_CR2_LAST_Msk: u32 = 0x1 << I2C_CR2_LAST_Pos;
pub const I2C_CR2_LAST: u32 = I2C_CR2_LAST_Msk;
pub const I2C_OAR1_ADD1_7: u32 = 0x000000FE;
pub const I2C_OAR1_ADD8_9: u32 = 0x00000300;
pub const I2C_OAR1_ADD0_Pos: u32 = 0;
pub const I2C_OAR1_ADD0_Msk: u32 = 0x1 << I2C_OAR1_ADD0_Pos;
pub const I2C_OAR1_ADD0: u32 = I2C_OAR1_ADD0_Msk;
pub const I2C_OAR1_ADD1_Pos: u32 = 1;
pub const I2C_OAR1_ADD1_Msk: u32 = 0x1 << I2C_OAR1_ADD1_Pos;
pub const I2C_OAR1_ADD1: u32 = I2C_OAR1_ADD1_Msk;
pub const I2C_OAR1_ADD2_Pos: u32 = 2;
pub const I2C_OAR1_ADD2_Msk: u32 = 0x1 << I2C_OAR1_ADD2_Pos;
pub const I2C_OAR1_ADD2: u32 = I2C_OAR1_ADD2_Msk;
pub const I2C_OAR1_ADD3_Pos: u32 = 3;
pub const I2C_OAR1_ADD3_Msk: u32 = 0x1 << I2C_OAR1_ADD3_Pos;
pub const I2C_OAR1_ADD3: u32 = I2C_OAR1_ADD3_Msk;
pub const I2C_OAR1_ADD4_Pos: u32 = 4;
pub const I2C_OAR1_ADD4_Msk: u32 = 0x1 << I2C_OAR1_ADD4_Pos;
pub const I2C_OAR1_ADD4: u32 = I2C_OAR1_ADD4_Msk;
pub const I2C_OAR1_ADD5_Pos: u32 = 5;
pub const I2C_OAR1_ADD5_Msk: u32 = 0x1 << I2C_OAR1_ADD5_Pos;
pub const I2C_OAR1_ADD5: u32 = I2C_OAR1_ADD5_Msk;
pub const I2C_OAR1_ADD6_Pos: u32 = 6;
pub const I2C_OAR1_ADD6_Msk: u32 = 0x1 << I2C_OAR1_ADD6_Pos;
pub const I2C_OAR1_ADD6: u32 = I2C_OAR1_ADD6_Msk;
pub const I2C_OAR1_ADD7_Pos: u32 = 7;
pub const I2C_OAR1_ADD7_Msk: u32 = 0x1 << I2C_OAR1_ADD7_Pos;
pub const I2C_OAR1_ADD7: u32 = I2C_OAR1_ADD7_Msk;
pub const I2C_OAR1_ADD8_Pos: u32 = 8;
pub const I2C_OAR1_ADD8_Msk: u32 = 0x1 << I2C_OAR1_ADD8_Pos;
pub const I2C_OAR1_ADD8: u32 = I2C_OAR1_ADD8_Msk;
pub const I2C_OAR1_ADD9_Pos: u32 = 9;
pub const I2C_OAR1_ADD9_Msk: u32 = 0x1 << I2C_OAR1_ADD9_Pos;
pub const I2C_OAR1_ADD9: u32 = I2C_OAR1_ADD9_Msk;
pub const I2C_OAR1_ADDMODE_Pos: u32 = 15;
pub const I2C_OAR1_ADDMODE_Msk: u32 = 0x1 << I2C_OAR1_ADDMODE_Pos;
pub const I2C_OAR1_ADDMODE: u32 = I2C_OAR1_ADDMODE_Msk;
pub const I2C_OAR2_ENDUAL_Pos: u32 = 0;
pub const I2C_OAR2_ENDUAL_Msk: u32 = 0x1 << I2C_OAR2_ENDUAL_Pos;
pub const I2C_OAR2_ENDUAL: u32 = I2C_OAR2_ENDUAL_Msk;
pub const I2C_OAR2_ADD2_Pos: u32 = 1;
pub const I2C_OAR2_ADD2_Msk: u32 = 0x7F << I2C_OAR2_ADD2_Pos;
pub const I2C_OAR2_ADD2: u32 = I2C_OAR2_ADD2_Msk;
pub const I2C_DR_DR_Pos: u32 = 0;
pub const I2C_DR_DR_Msk: u32 = 0xFF << I2C_DR_DR_Pos;
pub const I2C_DR_DR: u32 = I2C_DR_DR_Msk;
pub const I2C_SR1_SB_Pos: u32 = 0;
pub const I2C_SR1_SB_Msk: u32 = 0x1 << I2C_SR1_SB_Pos;
pub const I2C_SR1_SB: u32 = I2C_SR1_SB_Msk;
pub const I2C_SR1_ADDR_Pos: u32 = 1;
pub const I2C_SR1_ADDR_Msk: u32 = 0x1 << I2C_SR1_ADDR_Pos;
pub const I2C_SR1_ADDR: u32 = I2C_SR1_ADDR_Msk;
pub const I2C_SR1_BTF_Pos: u32 = 2;
pub const I2C_SR1_BTF_Msk: u32 = 0x1 << I2C_SR1_BTF_Pos;
pub const I2C_SR1_BTF: u32 = I2C_SR1_BTF_Msk;
pub const I2C_SR1_ADD10_Pos: u32 = 3;
pub const I2C_SR1_ADD10_Msk: u32 = 0x1 << I2C_SR1_ADD10_Pos;
pub const I2C_SR1_ADD10: u32 = I2C_SR1_ADD10_Msk;
pub const I2C_SR1_STOPF_Pos: u32 = 4;
pub const I2C_SR1_STOPF_Msk: u32 = 0x1 << I2C_SR1_STOPF_Pos;
pub const I2C_SR1_STOPF: u32 = I2C_SR1_STOPF_Msk;
pub const I2C_SR1_RXNE_Pos: u32 = 6;
pub const I2C_SR1_RXNE_Msk: u32 = 0x1 << I2C_SR1_RXNE_Pos;
pub const I2C_SR1_RXNE: u32 = I2C_SR1_RXNE_Msk;
pub const I2C_SR1_TXE_Pos: u32 = 7;
pub const I2C_SR1_TXE_Msk: u32 = 0x1 << I2C_SR1_TXE_Pos;
pub const I2C_SR1_TXE: u32 = I2C_SR1_TXE_Msk;
pub const I2C_SR1_BERR_Pos: u32 = 8;
pub const I2C_SR1_BERR_Msk: u32 = 0x1 << I2C_SR1_BERR_Pos;
pub const I2C_SR1_BERR: u32 = I2C_SR1_BERR_Msk;
pub const I2C_SR1_ARLO_Pos: u32 = 9;
pub const I2C_SR1_ARLO_Msk: u32 = 0x1 << I2C_SR1_ARLO_Pos;
pub const I2C_SR1_ARLO: u32 = I2C_SR1_ARLO_Msk;
pub const I2C_SR1_AF_Pos: u32 = 10;
pub const I2C_SR1_AF_Msk: u32 = 0x1 << I2C_SR1_AF_Pos;
pub const I2C_SR1_AF: u32 = I2C_SR1_AF_Msk;
pub const I2C_SR1_OVR_Pos: u32 = 11;
pub const I2C_SR1_OVR_Msk: u32 = 0x1 << I2C_SR1_OVR_Pos;
pub const I2C_SR1_OVR: u32 = I2C_SR1_OVR_Msk;
pub const I2C_SR1_PECERR_Pos: u32 = 12;
pub const I2C_SR1_PECERR_Msk: u32 = 0x1 << I2C_SR1_PECERR_Pos;
pub const I2C_SR1_PECERR: u32 = I2C_SR1_PECERR_Msk;
pub const I2C_SR1_TIMEOUT_Pos: u32 = 14;
pub const I2C_SR1_TIMEOUT_Msk: u32 = 0x1 << I2C_SR1_TIMEOUT_Pos;
pub const I2C_SR1_TIMEOUT: u32 = I2C_SR1_TIMEOUT_Msk;
pub const I2C_SR1_SMBALERT_Pos: u32 = 15;
pub const I2C_SR1_SMBALERT_Msk: u32 = 0x1 << I2C_SR1_SMBALERT_Pos;
pub const I2C_SR1_SMBALERT: u32 = I2C_SR1_SMBALERT_Msk;
pub const I2C_SR2_MSL_Pos: u32 = 0;
pub const I2C_SR2_MSL_Msk: u32 = 0x1 << I2C_SR2_MSL_Pos;
pub const I2C_SR2_MSL: u32 = I2C_SR2_MSL_Msk;
pub const I2C_SR2_BUSY_Pos: u32 = 1;
pub const I2C_SR2_BUSY_Msk: u32 = 0x1 << I2C_SR2_BUSY_Pos;
pub const I2C_SR2_BUSY: u32 = I2C_SR2_BUSY_Msk;
pub const I2C_SR2_TRA_Pos: u32 = 2;
pub const I2C_SR2_TRA_Msk: u32 = 0x1 << I2C_SR2_TRA_Pos;
pub const I2C_SR2_TRA: u32 = I2C_SR2_TRA_Msk;
pub const I2C_SR2_GENCALL_Pos: u32 = 4;
pub const I2C_SR2_GENCALL_Msk: u32 = 0x1 << I2C_SR2_GENCALL_Pos;
pub const I2C_SR2_GENCALL: u32 = I2C_SR2_GENCALL_Msk;
pub const I2C_SR2_SMBDEFAULT_Pos: u32 = 5;
pub const I2C_SR2_SMBDEFAULT_Msk: u32 = 0x1 << I2C_SR2_SMBDEFAULT_Pos;
pub const I2C_SR2_SMBDEFAULT: u32 = I2C_SR2_SMBDEFAULT_Msk;
pub const I2C_SR2_SMBHOST_Pos: u32 = 6;
pub const I2C_SR2_SMBHOST_Msk: u32 = 0x1 << I2C_SR2_SMBHOST_Pos;
pub const I2C_SR2_SMBHOST: u32 = I2C_SR2_SMBHOST_Msk;
pub const I2C_SR2_DUALF_Pos: u32 = 7;
pub const I2C_SR2_DUALF_Msk: u32 = 0x1 << I2C_SR2_DUALF_Pos;
pub const I2C_SR2_DUALF: u32 = I2C_SR2_DUALF_Msk;
pub const I2C_SR2_PEC_Pos: u32 = 8;
pub const I2C_SR2_PEC_Msk: u32 = 0xFF << I2C_SR2_PEC_Pos;
pub const I2C_SR2_PEC: u32 = I2C_SR2_PEC_Msk;
pub const I2C_CCR_CCR_Pos: u32 = 0;
pub const I2C_CCR_CCR_Msk: u32 = 0xFFF << I2C_CCR_CCR_Pos;
pub const I2C_CCR_CCR: u32 = I2C_CCR_CCR_Msk;
pub const I2C_CCR_DUTY_Pos: u32 = 14;
pub const I2C_CCR_DUTY_Msk: u32 = 0x1 << I2C_CCR_DUTY_Pos;
pub const I2C_CCR_DUTY: u32 = I2C_CCR_DUTY_Msk;
pub const I2C_CCR_FS_Pos: u32 = 15;
pub const I2C_CCR_FS_Msk: u32 = 0x1 << I2C_CCR_FS_Pos;
pub const I2C_CCR_FS: u32 = I2C_CCR_FS_Msk;
pub const I2C_TRISE_TRISE_Pos: u32 = 0;
pub const I2C_TRISE_TRISE_Msk: u32 = 0x3F << I2C_TRISE_TRISE_Pos;
pub const I2C_TRISE_TRISE: u32 = I2C_TRISE_TRISE_Msk;
pub const USART_SR_PE_Pos: u32 = 0;
pub const USART_SR_PE_Msk: u32 = 0x1 << USART_SR_PE_Pos;
pub const USART_SR_PE: u32 = USART_SR_PE_Msk;
pub const USART_SR_FE_Pos: u32 = 1;
pub const USART_SR_FE_Msk: u32 = 0x1 << USART_SR_FE_Pos;
pub const USART_SR_FE: u32 = USART_SR_FE_Msk;
pub const USART_SR_NE_Pos: u32 = 2;
pub const USART_SR_NE_Msk: u32 = 0x1 << USART_SR_NE_Pos;
pub const USART_SR_NE: u32 = USART_SR_NE_Msk;
pub const USART_SR_ORE_Pos: u32 = 3;
pub const USART_SR_ORE_Msk: u32 = 0x1 << USART_SR_ORE_Pos;
pub const USART_SR_ORE: u32 = USART_SR_ORE_Msk;
pub const USART_SR_IDLE_Pos: u32 = 4;
pub const USART_SR_IDLE_Msk: u32 = 0x1 << USART_SR_IDLE_Pos;
pub const USART_SR_IDLE: u32 = USART_SR_IDLE_Msk;
pub const USART_SR_RXNE_Pos: u32 = 5;
pub const USART_SR_RXNE_Msk: u32 = 0x1 << USART_SR_RXNE_Pos;
pub const USART_SR_RXNE: u32 = USART_SR_RXNE_Msk;
pub const USART_SR_TC_Pos: u32 = 6;
pub const USART_SR_TC_Msk: u32 = 0x1 << USART_SR_TC_Pos;
pub const USART_SR_TC: u32 = USART_SR_TC_Msk;
pub const USART_SR_TXE_Pos: u32 = 7;
pub const USART_SR_TXE_Msk: u32 = 0x1 << USART_SR_TXE_Pos;
pub const USART_SR_TXE: u32 = USART_SR_TXE_Msk;
pub const USART_SR_LBD_Pos: u32 = 8;
pub const USART_SR_LBD_Msk: u32 = 0x1 << USART_SR_LBD_Pos;
pub const USART_SR_LBD: u32 = USART_SR_LBD_Msk;
pub const USART_SR_CTS_Pos: u32 = 9;
pub const USART_SR_CTS_Msk: u32 = 0x1 << USART_SR_CTS_Pos;
pub const USART_SR_CTS: u32 = USART_SR_CTS_Msk;
pub const USART_DR_DR_Pos: u32 = 0;
pub const USART_DR_DR_Msk: u32 = 0x1FF << USART_DR_DR_Pos;
pub const USART_DR_DR: u32 = USART_DR_DR_Msk;
pub const USART_BRR_DIV_Fraction_Pos: u32 = 0;
pub const USART_BRR_DIV_Fraction_Msk: u32 = 0xF << USART_BRR_DIV_Fraction_Pos;
pub const USART_BRR_DIV_Fraction: u32 = USART_BRR_DIV_Fraction_Msk;
pub const USART_BRR_DIV_Mantissa_Pos: u32 = 4;
pub const USART_BRR_DIV_Mantissa_Msk: u32 = 0xFFF << USART_BRR_DIV_Mantissa_Pos;
pub const USART_BRR_DIV_Mantissa: u32 = USART_BRR_DIV_Mantissa_Msk;
pub const USART_CR1_SBK_Pos: u32 = 0;
pub const USART_CR1_SBK_Msk: u32 = 0x1 << USART_CR1_SBK_Pos;
pub const USART_CR1_SBK: u32 = USART_CR1_SBK_Msk;
pub const USART_CR1_RWU_Pos: u32 = 1;
pub const USART_CR1_RWU_Msk: u32 = 0x1 << USART_CR1_RWU_Pos;
pub const USART_CR1_RWU: u32 = USART_CR1_RWU_Msk;
pub const USART_CR1_RE_Pos: u32 = 2;
pub const USART_CR1_RE_Msk: u32 = 0x1 << USART_CR1_RE_Pos;
pub const USART_CR1_RE: u32 = USART_CR1_RE_Msk;
pub const USART_CR1_TE_Pos: u32 = 3;
pub const USART_CR1_TE_Msk: u32 = 0x1 << USART_CR1_TE_Pos;
pub const USART_CR1_TE: u32 = USART_CR1_TE_Msk;
pub const USART_CR1_IDLEIE_Pos: u32 = 4;
pub const USART_CR1_IDLEIE_Msk: u32 = 0x1 << USART_CR1_IDLEIE_Pos;
pub const USART_CR1_IDLEIE: u32 = USART_CR1_IDLEIE_Msk;
pub const USART_CR1_RXNEIE_Pos: u32 = 5;
pub const USART_CR1_RXNEIE_Msk: u32 = 0x1 << USART_CR1_RXNEIE_Pos;
pub const USART_CR1_RXNEIE: u32 = USART_CR1_RXNEIE_Msk;
pub const USART_CR1_TCIE_Pos: u32 = 6;
pub const USART_CR1_TCIE_Msk: u32 = 0x1 << USART_CR1_TCIE_Pos;
pub const USART_CR1_TCIE: u32 = USART_CR1_TCIE_Msk;
pub const USART_CR1_TXEIE_Pos: u32 = 7;
pub const USART_CR1_TXEIE_Msk: u32 = 0x1 << USART_CR1_TXEIE_Pos;
pub const USART_CR1_TXEIE: u32 = USART_CR1_TXEIE_Msk;
pub const USART_CR1_PEIE_Pos: u32 = 8;
pub const USART_CR1_PEIE_Msk: u32 = 0x1 << USART_CR1_PEIE_Pos;
pub const USART_CR1_PEIE: u32 = USART_CR1_PEIE_Msk;
pub const USART_CR1_PS_Pos: u32 = 9;
pub const USART_CR1_PS_Msk: u32 = 0x1 << USART_CR1_PS_Pos;
pub const USART_CR1_PS: u32 = USART_CR1_PS_Msk;
pub const USART_CR1_PCE_Pos: u32 = 10;
pub const USART_CR1_PCE_Msk: u32 = 0x1 << USART_CR1_PCE_Pos;
pub const USART_CR1_PCE: u32 = USART_CR1_PCE_Msk;
pub const USART_CR1_WAKE_Pos: u32 = 11;
pub const USART_CR1_WAKE_Msk: u32 = 0x1 << USART_CR1_WAKE_Pos;
pub const USART_CR1_WAKE: u32 = USART_CR1_WAKE_Msk;
pub const USART_CR1_M_Pos: u32 = 12;
pub const USART_CR1_M_Msk: u32 = 0x1 << USART_CR1_M_Pos;
pub const USART_CR1_M: u32 = USART_CR1_M_Msk;
pub const USART_CR1_UE_Pos: u32 = 13;
pub const USART_CR1_UE_Msk: u32 = 0x1 << USART_CR1_UE_Pos;
pub const USART_CR1_UE: u32 = USART_CR1_UE_Msk;
pub const USART_CR2_ADD_Pos: u32 = 0;
pub const USART_CR2_ADD_Msk: u32 = 0xF << USART_CR2_ADD_Pos;
pub const USART_CR2_ADD: u32 = USART_CR2_ADD_Msk;
pub const USART_CR2_LBDL_Pos: u32 = 5;
pub const USART_CR2_LBDL_Msk: u32 = 0x1 << USART_CR2_LBDL_Pos;
pub const USART_CR2_LBDL: u32 = USART_CR2_LBDL_Msk;
pub const USART_CR2_LBDIE_Pos: u32 = 6;
pub const USART_CR2_LBDIE_Msk: u32 = 0x1 << USART_CR2_LBDIE_Pos;
pub const USART_CR2_LBDIE: u32 = USART_CR2_LBDIE_Msk;
pub const USART_CR2_LBCL_Pos: u32 = 8;
pub const USART_CR2_LBCL_Msk: u32 = 0x1 << USART_CR2_LBCL_Pos;
pub const USART_CR2_LBCL: u32 = USART_CR2_LBCL_Msk;
pub const USART_CR2_CPHA_Pos: u32 = 9;
pub const USART_CR2_CPHA_Msk: u32 = 0x1 << USART_CR2_CPHA_Pos;
pub const USART_CR2_CPHA: u32 = USART_CR2_CPHA_Msk;
pub const USART_CR2_CPOL_Pos: u32 = 10;
pub const USART_CR2_CPOL_Msk: u32 = 0x1 << USART_CR2_CPOL_Pos;
pub const USART_CR2_CPOL: u32 = USART_CR2_CPOL_Msk;
pub const USART_CR2_CLKEN_Pos: u32 = 11;
pub const USART_CR2_CLKEN_Msk: u32 = 0x1 << USART_CR2_CLKEN_Pos;
pub const USART_CR2_CLKEN: u32 = USART_CR2_CLKEN_Msk;
pub const USART_CR2_STOP_Pos: u32 = 12;
pub const USART_CR2_STOP_Msk: u32 = 0x3 << USART_CR2_STOP_Pos;
pub const USART_CR2_STOP: u32 = USART_CR2_STOP_Msk;
pub const USART_CR2_STOP_0: u32 = 0x1 << USART_CR2_STOP_Pos;
pub const USART_CR2_STOP_1: u32 = 0x2 << USART_CR2_STOP_Pos;
pub const USART_CR2_LINEN_Pos: u32 = 14;
pub const USART_CR2_LINEN_Msk: u32 = 0x1 << USART_CR2_LINEN_Pos;
pub const USART_CR2_LINEN: u32 = USART_CR2_LINEN_Msk;
pub const USART_CR3_EIE_Pos: u32 = 0;
pub const USART_CR3_EIE_Msk: u32 = 0x1 << USART_CR3_EIE_Pos;
pub const USART_CR3_EIE: u32 = USART_CR3_EIE_Msk;
pub const USART_CR3_IREN_Pos: u32 = 1;
pub const USART_CR3_IREN_Msk: u32 = 0x1 << USART_CR3_IREN_Pos;
pub const USART_CR3_IREN: u32 = USART_CR3_IREN_Msk;
pub const USART_CR3_IRLP_Pos: u32 = 2;
pub const USART_CR3_IRLP_Msk: u32 = 0x1 << USART_CR3_IRLP_Pos;
pub const USART_CR3_IRLP: u32 = USART_CR3_IRLP_Msk;
pub const USART_CR3_HDSEL_Pos: u32 = 3;
pub const USART_CR3_HDSEL_Msk: u32 = 0x1 << USART_CR3_HDSEL_Pos;
pub const USART_CR3_HDSEL: u32 = USART_CR3_HDSEL_Msk;
pub const USART_CR3_NACK_Pos: u32 = 4;
pub const USART_CR3_NACK_Msk: u32 = 0x1 << USART_CR3_NACK_Pos;
pub const USART_CR3_NACK: u32 = USART_CR3_NACK_Msk;
pub const USART_CR3_SCEN_Pos: u32 = 5;
pub const USART_CR3_SCEN_Msk: u32 = 0x1 << USART_CR3_SCEN_Pos;
pub const USART_CR3_SCEN: u32 = USART_CR3_SCEN_Msk;
pub const USART_CR3_DMAR_Pos: u32 = 6;
pub const USART_CR3_DMAR_Msk: u32 = 0x1 << USART_CR3_DMAR_Pos;
pub const USART_CR3_DMAR: u32 = USART_CR3_DMAR_Msk;
pub const USART_CR3_DMAT_Pos: u32 = 7;
pub const USART_CR3_DMAT_Msk: u32 = 0x1 << USART_CR3_DMAT_Pos;
pub const USART_CR3_DMAT: u32 = USART_CR3_DMAT_Msk;
pub const USART_CR3_RTSE_Pos: u32 = 8;
pub const USART_CR3_RTSE_Msk: u32 = 0x1 << USART_CR3_RTSE_Pos;
pub const USART_CR3_RTSE: u32 = USART_CR3_RTSE_Msk;
pub const USART_CR3_CTSE_Pos: u32 = 9;
pub const USART_CR3_CTSE_Msk: u32 = 0x1 << USART_CR3_CTSE_Pos;
pub const USART_CR3_CTSE: u32 = USART_CR3_CTSE_Msk;
pub const USART_CR3_CTSIE_Pos: u32 = 10;
pub const USART_CR3_CTSIE_Msk: u32 = 0x1 << USART_CR3_CTSIE_Pos;
pub const USART_CR3_CTSIE: u32 = USART_CR3_CTSIE_Msk;
pub const USART_GTPR_PSC_Pos: u32 = 0;
pub const USART_GTPR_PSC_Msk: u32 = 0xFF << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC: u32 = USART_GTPR_PSC_Msk;
pub const USART_GTPR_PSC_0: u32 = 0x01 << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC_1: u32 = 0x02 << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC_2: u32 = 0x04 << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC_3: u32 = 0x08 << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC_4: u32 = 0x10 << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC_5: u32 = 0x20 << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC_6: u32 = 0x40 << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC_7: u32 = 0x80 << USART_GTPR_PSC_Pos;
pub const USART_GTPR_GT_Pos: u32 = 8;
pub const USART_GTPR_GT_Msk: u32 = 0xFF << USART_GTPR_GT_Pos;
pub const USART_GTPR_GT: u32 = USART_GTPR_GT_Msk;
pub const DBGMCU_IDCODE_DEV_ID_Pos: u32 = 0;
pub const DBGMCU_IDCODE_DEV_ID_Msk: u32 = 0xFFF << DBGMCU_IDCODE_DEV_ID_Pos;
pub const DBGMCU_IDCODE_DEV_ID: u32 = DBGMCU_IDCODE_DEV_ID_Msk;
pub const DBGMCU_IDCODE_REV_ID_Pos: u32 = 16;
pub const DBGMCU_IDCODE_REV_ID_Msk: u32 = 0xFFFF << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID: u32 = DBGMCU_IDCODE_REV_ID_Msk;
pub const DBGMCU_IDCODE_REV_ID_0: u32 = 0x0001 << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID_1: u32 = 0x0002 << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID_2: u32 = 0x0004 << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID_3: u32 = 0x0008 << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID_4: u32 = 0x0010 << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID_5: u32 = 0x0020 << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID_6: u32 = 0x0040 << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID_7: u32 = 0x0080 << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID_8: u32 = 0x0100 << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID_9: u32 = 0x0200 << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID_10: u32 = 0x0400 << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID_11: u32 = 0x0800 << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID_12: u32 = 0x1000 << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID_13: u32 = 0x2000 << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID_14: u32 = 0x4000 << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_IDCODE_REV_ID_15: u32 = 0x8000 << DBGMCU_IDCODE_REV_ID_Pos;
pub const DBGMCU_CR_DBG_SLEEP_Pos: u32 = 0;
pub const DBGMCU_CR_DBG_SLEEP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_SLEEP_Pos;
pub const DBGMCU_CR_DBG_SLEEP: u32 = DBGMCU_CR_DBG_SLEEP_Msk;
pub const DBGMCU_CR_DBG_STOP_Pos: u32 = 1;
pub const DBGMCU_CR_DBG_STOP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_STOP_Pos;
pub const DBGMCU_CR_DBG_STOP: u32 = DBGMCU_CR_DBG_STOP_Msk;
pub const DBGMCU_CR_DBG_STANDBY_Pos: u32 = 2;
pub const DBGMCU_CR_DBG_STANDBY_Msk: u32 = 0x1 << DBGMCU_CR_DBG_STANDBY_Pos;
pub const DBGMCU_CR_DBG_STANDBY: u32 = DBGMCU_CR_DBG_STANDBY_Msk;
pub const DBGMCU_CR_TRACE_IOEN_Pos: u32 = 5;
pub const DBGMCU_CR_TRACE_IOEN_Msk: u32 = 0x1 << DBGMCU_CR_TRACE_IOEN_Pos;
pub const DBGMCU_CR_TRACE_IOEN: u32 = DBGMCU_CR_TRACE_IOEN_Msk;
pub const DBGMCU_CR_TRACE_MODE_Pos: u32 = 6;
pub const DBGMCU_CR_TRACE_MODE_Msk: u32 = 0x3 << DBGMCU_CR_TRACE_MODE_Pos;
pub const DBGMCU_CR_TRACE_MODE: u32 = DBGMCU_CR_TRACE_MODE_Msk;
pub const DBGMCU_CR_TRACE_MODE_0: u32 = 0x1 << DBGMCU_CR_TRACE_MODE_Pos;
pub const DBGMCU_CR_TRACE_MODE_1: u32 = 0x2 << DBGMCU_CR_TRACE_MODE_Pos;
pub const DBGMCU_CR_DBG_IWDG_STOP_Pos: u32 = 8;
pub const DBGMCU_CR_DBG_IWDG_STOP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_IWDG_STOP_Pos;
pub const DBGMCU_CR_DBG_IWDG_STOP: u32 = DBGMCU_CR_DBG_IWDG_STOP_Msk;
pub const DBGMCU_CR_DBG_WWDG_STOP_Pos: u32 = 9;
pub const DBGMCU_CR_DBG_WWDG_STOP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_WWDG_STOP_Pos;
pub const DBGMCU_CR_DBG_WWDG_STOP: u32 = DBGMCU_CR_DBG_WWDG_STOP_Msk;
pub const DBGMCU_CR_DBG_TIM1_STOP_Pos: u32 = 10;
pub const DBGMCU_CR_DBG_TIM1_STOP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_TIM1_STOP_Pos;
pub const DBGMCU_CR_DBG_TIM1_STOP: u32 = DBGMCU_CR_DBG_TIM1_STOP_Msk;
pub const DBGMCU_CR_DBG_TIM2_STOP_Pos: u32 = 11;
pub const DBGMCU_CR_DBG_TIM2_STOP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_TIM2_STOP_Pos;
pub const DBGMCU_CR_DBG_TIM2_STOP: u32 = DBGMCU_CR_DBG_TIM2_STOP_Msk;
pub const DBGMCU_CR_DBG_TIM3_STOP_Pos: u32 = 12;
pub const DBGMCU_CR_DBG_TIM3_STOP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_TIM3_STOP_Pos;
pub const DBGMCU_CR_DBG_TIM3_STOP: u32 = DBGMCU_CR_DBG_TIM3_STOP_Msk;
pub const DBGMCU_CR_DBG_TIM4_STOP_Pos: u32 = 13;
pub const DBGMCU_CR_DBG_TIM4_STOP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_TIM4_STOP_Pos;
pub const DBGMCU_CR_DBG_TIM4_STOP: u32 = DBGMCU_CR_DBG_TIM4_STOP_Msk;
pub const DBGMCU_CR_DBG_CAN1_STOP_Pos: u32 = 14;
pub const DBGMCU_CR_DBG_CAN1_STOP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_CAN1_STOP_Pos;
pub const DBGMCU_CR_DBG_CAN1_STOP: u32 = DBGMCU_CR_DBG_CAN1_STOP_Msk;
pub const DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos: u32 = 15;
pub const DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk: u32 = 0x1 << DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos;
pub const DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT: u32 = DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk;
pub const DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos: u32 = 16;
pub const DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk: u32 = 0x1 << DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos;
pub const DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT: u32 = DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk;
pub const DBGMCU_CR_DBG_TIM8_STOP_Pos: u32 = 17;
pub const DBGMCU_CR_DBG_TIM8_STOP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_TIM8_STOP_Pos;
pub const DBGMCU_CR_DBG_TIM8_STOP: u32 = DBGMCU_CR_DBG_TIM8_STOP_Msk;
pub const DBGMCU_CR_DBG_TIM5_STOP_Pos: u32 = 18;
pub const DBGMCU_CR_DBG_TIM5_STOP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_TIM5_STOP_Pos;
pub const DBGMCU_CR_DBG_TIM5_STOP: u32 = DBGMCU_CR_DBG_TIM5_STOP_Msk;
pub const DBGMCU_CR_DBG_TIM6_STOP_Pos: u32 = 19;
pub const DBGMCU_CR_DBG_TIM6_STOP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_TIM6_STOP_Pos;
pub const DBGMCU_CR_DBG_TIM6_STOP: u32 = DBGMCU_CR_DBG_TIM6_STOP_Msk;
pub const DBGMCU_CR_DBG_TIM7_STOP_Pos: u32 = 20;
pub const DBGMCU_CR_DBG_TIM7_STOP_Msk: u32 = 0x1 << DBGMCU_CR_DBG_TIM7_STOP_Pos;
pub const DBGMCU_CR_DBG_TIM7_STOP: u32 = DBGMCU_CR_DBG_TIM7_STOP_Msk;
pub const FLASH_ACR_LATENCY_Pos: u32 = 0;
pub const FLASH_ACR_LATENCY_Msk: u32 = 0x7 << FLASH_ACR_LATENCY_Pos;
pub const FLASH_ACR_LATENCY: u32 = FLASH_ACR_LATENCY_Msk;
pub const FLASH_ACR_LATENCY_0: u32 = 0x1 << FLASH_ACR_LATENCY_Pos;
pub const FLASH_ACR_LATENCY_1: u32 = 0x2 << FLASH_ACR_LATENCY_Pos;
pub const FLASH_ACR_LATENCY_2: u32 = 0x4 << FLASH_ACR_LATENCY_Pos;
pub const FLASH_ACR_HLFCYA_Pos: u32 = 3;
pub const FLASH_ACR_HLFCYA_Msk: u32 = 0x1 << FLASH_ACR_HLFCYA_Pos;
pub const FLASH_ACR_HLFCYA: u32 = FLASH_ACR_HLFCYA_Msk;
pub const FLASH_ACR_PRFTBE_Pos: u32 = 4;
pub const FLASH_ACR_PRFTBE_Msk: u32 = 0x1 << FLASH_ACR_PRFTBE_Pos;
pub const FLASH_ACR_PRFTBE: u32 = FLASH_ACR_PRFTBE_Msk;
pub const FLASH_ACR_PRFTBS_Pos: u32 = 5;
pub const FLASH_ACR_PRFTBS_Msk: u32 = 0x1 << FLASH_ACR_PRFTBS_Pos;
pub const FLASH_ACR_PRFTBS: u32 = FLASH_ACR_PRFTBS_Msk;
pub const FLASH_KEYR_FKEYR_Pos: u32 = 0;
pub const FLASH_KEYR_FKEYR_Msk: u32 = 0xFFFFFFFF << FLASH_KEYR_FKEYR_Pos;
pub const FLASH_KEYR_FKEYR: u32 = FLASH_KEYR_FKEYR_Msk;
pub const RDP_KEY_Pos: u32 = 0;
pub const RDP_KEY_Msk: u32 = 0xA5 << RDP_KEY_Pos;
pub const RDP_KEY: u32 = RDP_KEY_Msk;
pub const FLASH_KEY1_Pos: u32 = 0;
pub const FLASH_KEY1_Msk: u32 = 0x45670123 << FLASH_KEY1_Pos;
pub const FLASH_KEY1: u32 = FLASH_KEY1_Msk;
pub const FLASH_KEY2_Pos: u32 = 0;
pub const FLASH_KEY2_Msk: u32 = 0xCDEF89AB << FLASH_KEY2_Pos;
pub const FLASH_KEY2: u32 = FLASH_KEY2_Msk;
pub const FLASH_OPTKEYR_OPTKEYR_Pos: u32 = 0;
pub const FLASH_OPTKEYR_OPTKEYR_Msk: u32 = 0xFFFFFFFF << FLASH_OPTKEYR_OPTKEYR_Pos;
pub const FLASH_OPTKEYR_OPTKEYR: u32 = FLASH_OPTKEYR_OPTKEYR_Msk;
pub const FLASH_OPTKEY1: u32 = FLASH_KEY1;
pub const FLASH_OPTKEY2: u32 = FLASH_KEY2;
pub const FLASH_SR_BSY_Pos: u32 = 0;
pub const FLASH_SR_BSY_Msk: u32 = 0x1 << FLASH_SR_BSY_Pos;
pub const FLASH_SR_BSY: u32 = FLASH_SR_BSY_Msk;
pub const FLASH_SR_PGERR_Pos: u32 = 2;
pub const FLASH_SR_PGERR_Msk: u32 = 0x1 << FLASH_SR_PGERR_Pos;
pub const FLASH_SR_PGERR: u32 = FLASH_SR_PGERR_Msk;
pub const FLASH_SR_WRPRTERR_Pos: u32 = 4;
pub const FLASH_SR_WRPRTERR_Msk: u32 = 0x1 << FLASH_SR_WRPRTERR_Pos;
pub const FLASH_SR_WRPRTERR: u32 = FLASH_SR_WRPRTERR_Msk;
pub const FLASH_SR_EOP_Pos: u32 = 5;
pub const FLASH_SR_EOP_Msk: u32 = 0x1 << FLASH_SR_EOP_Pos;
pub const FLASH_SR_EOP: u32 = FLASH_SR_EOP_Msk;
pub const FLASH_CR_PG_Pos: u32 = 0;
pub const FLASH_CR_PG_Msk: u32 = 0x1 << FLASH_CR_PG_Pos;
pub const FLASH_CR_PG: u32 = FLASH_CR_PG_Msk;
pub const FLASH_CR_PER_Pos: u32 = 1;
pub const FLASH_CR_PER_Msk: u32 = 0x1 << FLASH_CR_PER_Pos;
pub const FLASH_CR_PER: u32 = FLASH_CR_PER_Msk;
pub const FLASH_CR_MER_Pos: u32 = 2;
pub const FLASH_CR_MER_Msk: u32 = 0x1 << FLASH_CR_MER_Pos;
pub const FLASH_CR_MER: u32 = FLASH_CR_MER_Msk;
pub const FLASH_CR_OPTPG_Pos: u32 = 4;
pub const FLASH_CR_OPTPG_Msk: u32 = 0x1 << FLASH_CR_OPTPG_Pos;
pub const FLASH_CR_OPTPG: u32 = FLASH_CR_OPTPG_Msk;
pub const FLASH_CR_OPTER_Pos: u32 = 5;
pub const FLASH_CR_OPTER_Msk: u32 = 0x1 << FLASH_CR_OPTER_Pos;
pub const FLASH_CR_OPTER: u32 = FLASH_CR_OPTER_Msk;
pub const FLASH_CR_STRT_Pos: u32 = 6;
pub const FLASH_CR_STRT_Msk: u32 = 0x1 << FLASH_CR_STRT_Pos;
pub const FLASH_CR_STRT: u32 = FLASH_CR_STRT_Msk;
pub const FLASH_CR_LOCK_Pos: u32 = 7;
pub const FLASH_CR_LOCK_Msk: u32 = 0x1 << FLASH_CR_LOCK_Pos;
pub const FLASH_CR_LOCK: u32 = FLASH_CR_LOCK_Msk;
pub const FLASH_CR_OPTWRE_Pos: u32 = 9;
pub const FLASH_CR_OPTWRE_Msk: u32 = 0x1 << FLASH_CR_OPTWRE_Pos;
pub const FLASH_CR_OPTWRE: u32 = FLASH_CR_OPTWRE_Msk;
pub const FLASH_CR_ERRIE_Pos: u32 = 10;
pub const FLASH_CR_ERRIE_Msk: u32 = 0x1 << FLASH_CR_ERRIE_Pos;
pub const FLASH_CR_ERRIE: u32 = FLASH_CR_ERRIE_Msk;
pub const FLASH_CR_EOPIE_Pos: u32 = 12;
pub const FLASH_CR_EOPIE_Msk: u32 = 0x1 << FLASH_CR_EOPIE_Pos;
pub const FLASH_CR_EOPIE: u32 = FLASH_CR_EOPIE_Msk;
pub const FLASH_AR_FAR_Pos: u32 = 0;
pub const FLASH_AR_FAR_Msk: u32 = 0xFFFFFFFF << FLASH_AR_FAR_Pos;
pub const FLASH_AR_FAR: u32 = FLASH_AR_FAR_Msk;
pub const FLASH_OBR_OPTERR_Pos: u32 = 0;
pub const FLASH_OBR_OPTERR_Msk: u32 = 0x1 << FLASH_OBR_OPTERR_Pos;
pub const FLASH_OBR_OPTERR: u32 = FLASH_OBR_OPTERR_Msk;
pub const FLASH_OBR_RDPRT_Pos: u32 = 1;
pub const FLASH_OBR_RDPRT_Msk: u32 = 0x1 << FLASH_OBR_RDPRT_Pos;
pub const FLASH_OBR_RDPRT: u32 = FLASH_OBR_RDPRT_Msk;
pub const FLASH_OBR_IWDG_SW_Pos: u32 = 2;
pub const FLASH_OBR_IWDG_SW_Msk: u32 = 0x1 << FLASH_OBR_IWDG_SW_Pos;
pub const FLASH_OBR_IWDG_SW: u32 = FLASH_OBR_IWDG_SW_Msk;
pub const FLASH_OBR_nRST_STOP_Pos: u32 = 3;
pub const FLASH_OBR_nRST_STOP_Msk: u32 = 0x1 << FLASH_OBR_nRST_STOP_Pos;
pub const FLASH_OBR_nRST_STOP: u32 = FLASH_OBR_nRST_STOP_Msk;
pub const FLASH_OBR_nRST_STDBY_Pos: u32 = 4;
pub const FLASH_OBR_nRST_STDBY_Msk: u32 = 0x1 << FLASH_OBR_nRST_STDBY_Pos;
pub const FLASH_OBR_nRST_STDBY: u32 = FLASH_OBR_nRST_STDBY_Msk;
pub const FLASH_OBR_USER_Pos: u32 = 2;
pub const FLASH_OBR_USER_Msk: u32 = 0x7 << FLASH_OBR_USER_Pos;
pub const FLASH_OBR_USER: u32 = FLASH_OBR_USER_Msk;
pub const FLASH_OBR_DATA0_Pos: u32 = 10;
pub const FLASH_OBR_DATA0_Msk: u32 = 0xFF << FLASH_OBR_DATA0_Pos;
pub const FLASH_OBR_DATA0: u32 = FLASH_OBR_DATA0_Msk;
pub const FLASH_OBR_DATA1_Pos: u32 = 18;
pub const FLASH_OBR_DATA1_Msk: u32 = 0xFF << FLASH_OBR_DATA1_Pos;
pub const FLASH_OBR_DATA1: u32 = FLASH_OBR_DATA1_Msk;
pub const FLASH_WRPR_WRP_Pos: u32 = 0;
pub const FLASH_WRPR_WRP_Msk: u32 = 0xFFFFFFFF << FLASH_WRPR_WRP_Pos;
pub const FLASH_WRPR_WRP: u32 = FLASH_WRPR_WRP_Msk;
pub const FLASH_RDP_RDP_Pos: u32 = 0;
pub const FLASH_RDP_RDP_Msk: u32 = 0xFF << FLASH_RDP_RDP_Pos;
pub const FLASH_RDP_RDP: u32 = FLASH_RDP_RDP_Msk;
pub const FLASH_RDP_nRDP_Pos: u32 = 8;
pub const FLASH_RDP_nRDP_Msk: u32 = 0xFF << FLASH_RDP_nRDP_Pos;
pub const FLASH_RDP_nRDP: u32 = FLASH_RDP_nRDP_Msk;
pub const FLASH_USER_USER_Pos: u32 = 16;
pub const FLASH_USER_USER_Msk: u32 = 0xFF << FLASH_USER_USER_Pos;
pub const FLASH_USER_USER: u32 = FLASH_USER_USER_Msk;
pub const FLASH_USER_nUSER_Pos: u32 = 24;
pub const FLASH_USER_nUSER_Msk: u32 = 0xFF << FLASH_USER_nUSER_Pos;
pub const FLASH_USER_nUSER: u32 = FLASH_USER_nUSER_Msk;
pub const FLASH_DATA0_DATA0_Pos: u32 = 0;
pub const FLASH_DATA0_DATA0_Msk: u32 = 0xFF << FLASH_DATA0_DATA0_Pos;
pub const FLASH_DATA0_DATA0: u32 = FLASH_DATA0_DATA0_Msk;
pub const FLASH_DATA0_nDATA0_Pos: u32 = 8;
pub const FLASH_DATA0_nDATA0_Msk: u32 = 0xFF << FLASH_DATA0_nDATA0_Pos;
pub const FLASH_DATA0_nDATA0: u32 = FLASH_DATA0_nDATA0_Msk;
pub const FLASH_DATA1_DATA1_Pos: u32 = 16;
pub const FLASH_DATA1_DATA1_Msk: u32 = 0xFF << FLASH_DATA1_DATA1_Pos;
pub const FLASH_DATA1_DATA1: u32 = FLASH_DATA1_DATA1_Msk;
pub const FLASH_DATA1_nDATA1_Pos: u32 = 24;
pub const FLASH_DATA1_nDATA1_Msk: u32 = 0xFF << FLASH_DATA1_nDATA1_Pos;
pub const FLASH_DATA1_nDATA1: u32 = FLASH_DATA1_nDATA1_Msk;
pub const FLASH_WRP0_WRP0_Pos: u32 = 0;
pub const FLASH_WRP0_WRP0_Msk: u32 = 0xFF << FLASH_WRP0_WRP0_Pos;
pub const FLASH_WRP0_WRP0: u32 = FLASH_WRP0_WRP0_Msk;
pub const FLASH_WRP0_nWRP0_Pos: u32 = 8;
pub const FLASH_WRP0_nWRP0_Msk: u32 = 0xFF << FLASH_WRP0_nWRP0_Pos;
pub const FLASH_WRP0_nWRP0: u32 = FLASH_WRP0_nWRP0_Msk;
pub const FLASH_WRP1_WRP1_Pos: u32 = 16;
pub const FLASH_WRP1_WRP1_Msk: u32 = 0xFF << FLASH_WRP1_WRP1_Pos;
pub const FLASH_WRP1_WRP1: u32 = FLASH_WRP1_WRP1_Msk;
pub const FLASH_WRP1_nWRP1_Pos: u32 = 24;
pub const FLASH_WRP1_nWRP1_Msk: u32 = 0xFF << FLASH_WRP1_nWRP1_Pos;
pub const FLASH_WRP1_nWRP1: u32 = FLASH_WRP1_nWRP1_Msk;
pub const FLASH_WRP2_WRP2_Pos: u32 = 0;
pub const FLASH_WRP2_WRP2_Msk: u32 = 0xFF << FLASH_WRP2_WRP2_Pos;
pub const FLASH_WRP2_WRP2: u32 = FLASH_WRP2_WRP2_Msk;
pub const FLASH_WRP2_nWRP2_Pos: u32 = 8;
pub const FLASH_WRP2_nWRP2_Msk: u32 = 0xFF << FLASH_WRP2_nWRP2_Pos;
pub const FLASH_WRP2_nWRP2: u32 = FLASH_WRP2_nWRP2_Msk;
pub const FLASH_WRP3_WRP3_Pos: u32 = 16;
pub const FLASH_WRP3_WRP3_Msk: u32 = 0xFF << FLASH_WRP3_WRP3_Pos;
pub const FLASH_WRP3_WRP3: u32 = FLASH_WRP3_WRP3_Msk;
pub const FLASH_WRP3_nWRP3_Pos: u32 = 24;
pub const FLASH_WRP3_nWRP3_Msk: u32 = 0xFF << FLASH_WRP3_nWRP3_Pos;
pub const FLASH_WRP3_nWRP3: u32 = FLASH_WRP3_nWRP3_Msk;
