// Seed: 1298248900
module module_0 ();
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1;
  wire id_2;
  id_3(
      .id_0(1), .id_1(id_1), .id_2(1)
  );
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = 1'b0;
  tri id_2;
  id_3(
      1, id_1 - 1 == id_1, 1
  );
  module_3 modCall_1 (
      id_1,
      id_2
  );
  assign id_2 = 1;
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  assign id_3 = id_3;
  wire id_4;
  wire id_5, id_6, id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  always @(posedge id_3) id_7 = id_5;
  wire id_11, id_12, id_13;
  wire id_14;
endmodule
