
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns max -119.59

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns max -1.08

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack max -1.08

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.w[1][15]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][15]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.w[1][15]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.07    0.27    0.43    0.43 ^ u0.w[1][15]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         u0.w[1][15] (net)
                  0.27    0.00    0.43 ^ _16675_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.06    0.05    0.49 v _16675_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _00327_ (net)
                  0.06    0.00    0.49 v u0.w[1][15]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][15]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa23_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa12_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa23_sr[7]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     3    0.10    0.39    0.55    0.55 ^ sa23_sr[7]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         sa21_sub[7] (net)
                  0.39    0.00    0.55 ^ _24790_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.23    0.20    0.75 v _24790_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _00804_ (net)
                  0.23    0.00    0.75 v _24795_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.14    0.13    0.88 ^ _24795_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00809_ (net)
                  0.14    0.00    0.88 ^ _24797_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     4    0.05    0.17    0.14    1.01 v _24797_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00811_ (net)
                  0.17    0.00    1.01 v place20878/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     2    0.03    0.09    0.20    1.21 v place20878/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net20878 (net)
                  0.09    0.00    1.21 v _24798_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.14    0.10    1.32 ^ _24798_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _00812_ (net)
                  0.14    0.00    1.32 ^ _24799_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.02    0.11    0.08    1.40 v _24799_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _00813_ (net)
                  0.11    0.00    1.40 v _24803_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.11    1.50 ^ _24803_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00817_ (net)
                  0.11    0.00    1.50 ^ _24811_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.05    0.27    0.18    1.68 v _24811_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _00825_ (net)
                  0.27    0.00    1.68 v _24813_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.17    0.18    1.86 ^ _24813_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00827_ (net)
                  0.17    0.00    1.86 ^ _25061_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.07    1.93 v _25061_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _01070_ (net)
                  0.10    0.00    1.93 v _25063_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.15    0.12    2.05 ^ _25063_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _15898_[0] (net)
                  0.15    0.00    2.05 ^ place19196/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.04    0.16    0.19    2.24 ^ place19196/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net19196 (net)
                  0.16    0.00    2.24 ^ place19197/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.05    0.22    0.23    2.47 ^ place19197/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net19197 (net)
                  0.22    0.00    2.47 ^ _32020_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.14    0.25    2.72 ^ _32020_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _15907_[0] (net)
                  0.14    0.00    2.72 ^ _24980_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     3    0.05    0.13    0.11    2.83 v _24980_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _00989_ (net)
                  0.13    0.00    2.83 v _24981_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     4    0.06    0.10    0.21    3.04 v _24981_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _00990_ (net)
                  0.10    0.00    3.04 v place17811/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     2    0.03    0.09    0.17    3.21 v place17811/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net17811 (net)
                  0.09    0.00    3.21 v _24984_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.18    0.14    3.35 ^ _24984_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _00993_ (net)
                  0.18    0.00    3.35 ^ _24989_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.14    0.10    3.45 v _24989_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _00998_ (net)
                  0.14    0.00    3.45 v _25001_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.21    0.16    3.61 ^ _25001_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _01010_ (net)
                  0.21    0.00    3.61 ^ _25002_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.07    3.68 v _25002_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _01011_ (net)
                  0.10    0.00    3.68 v _25045_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.03    0.23    0.14    3.82 ^ _25045_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _01054_ (net)
                  0.23    0.00    3.82 ^ _25112_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     1    0.08    0.17    0.14    3.96 v _25112_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _00088_ (net)
                  0.17    0.00    3.96 v sa12_sr[0]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.96   data arrival time

                  0.00    3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ sa12_sr[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    2.87   library setup time
                                  2.87   data required time
-----------------------------------------------------------------------------
                                  2.87   data required time
                                 -3.96   data arrival time
-----------------------------------------------------------------------------
                                 -1.08   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa23_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa12_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa23_sr[7]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     3    0.10    0.39    0.55    0.55 ^ sa23_sr[7]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         sa21_sub[7] (net)
                  0.39    0.00    0.55 ^ _24790_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.23    0.20    0.75 v _24790_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _00804_ (net)
                  0.23    0.00    0.75 v _24795_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.14    0.13    0.88 ^ _24795_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00809_ (net)
                  0.14    0.00    0.88 ^ _24797_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     4    0.05    0.17    0.14    1.01 v _24797_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00811_ (net)
                  0.17    0.00    1.01 v place20878/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     2    0.03    0.09    0.20    1.21 v place20878/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net20878 (net)
                  0.09    0.00    1.21 v _24798_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.14    0.10    1.32 ^ _24798_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _00812_ (net)
                  0.14    0.00    1.32 ^ _24799_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.02    0.11    0.08    1.40 v _24799_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _00813_ (net)
                  0.11    0.00    1.40 v _24803_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.11    1.50 ^ _24803_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00817_ (net)
                  0.11    0.00    1.50 ^ _24811_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.05    0.27    0.18    1.68 v _24811_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _00825_ (net)
                  0.27    0.00    1.68 v _24813_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.17    0.18    1.86 ^ _24813_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00827_ (net)
                  0.17    0.00    1.86 ^ _25061_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.07    1.93 v _25061_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _01070_ (net)
                  0.10    0.00    1.93 v _25063_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.15    0.12    2.05 ^ _25063_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _15898_[0] (net)
                  0.15    0.00    2.05 ^ place19196/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.04    0.16    0.19    2.24 ^ place19196/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net19196 (net)
                  0.16    0.00    2.24 ^ place19197/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.05    0.22    0.23    2.47 ^ place19197/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net19197 (net)
                  0.22    0.00    2.47 ^ _32020_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.14    0.25    2.72 ^ _32020_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _15907_[0] (net)
                  0.14    0.00    2.72 ^ _24980_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     3    0.05    0.13    0.11    2.83 v _24980_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _00989_ (net)
                  0.13    0.00    2.83 v _24981_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     4    0.06    0.10    0.21    3.04 v _24981_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _00990_ (net)
                  0.10    0.00    3.04 v place17811/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     2    0.03    0.09    0.17    3.21 v place17811/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net17811 (net)
                  0.09    0.00    3.21 v _24984_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.18    0.14    3.35 ^ _24984_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _00993_ (net)
                  0.18    0.00    3.35 ^ _24989_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.14    0.10    3.45 v _24989_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _00998_ (net)
                  0.14    0.00    3.45 v _25001_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.21    0.16    3.61 ^ _25001_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _01010_ (net)
                  0.21    0.00    3.61 ^ _25002_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.07    3.68 v _25002_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _01011_ (net)
                  0.10    0.00    3.68 v _25045_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.03    0.23    0.14    3.82 ^ _25045_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _01054_ (net)
                  0.23    0.00    3.82 ^ _25112_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     1    0.08    0.17    0.14    3.96 v _25112_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _00088_ (net)
                  0.17    0.00    3.96 v sa12_sr[0]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.96   data arrival time

                  0.00    3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ sa12_sr[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    2.87   library setup time
                                  2.87   data required time
-----------------------------------------------------------------------------
                                  2.87   data required time
                                 -3.96   data arrival time
-----------------------------------------------------------------------------
                                 -1.08   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
1.955488681793213

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6984

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.2542557120323181

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9431

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa23_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa12_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ sa23_sr[7]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.55    0.55 ^ sa23_sr[7]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.20    0.75 v _24790_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.13    0.88 ^ _24795_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.14    1.01 v _24797_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.20    1.21 v place20878/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
   0.10    1.32 ^ _24798_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.08    1.40 v _24799_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.11    1.50 ^ _24803_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.18    1.68 v _24811_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.18    1.86 ^ _24813_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.07    1.93 v _25061_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.12    2.05 ^ _25063_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.19    2.24 ^ place19196/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
   0.23    2.47 ^ place19197/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
   0.25    2.72 ^ _32020_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.11    2.83 v _24980_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
   0.21    3.04 v _24981_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.17    3.21 v place17811/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
   0.14    3.35 ^ _24984_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.10    3.45 v _24989_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.16    3.61 ^ _25001_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.07    3.68 v _25002_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.14    3.82 ^ _25045_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.14    3.96 v _25112_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.00    3.96 v sa12_sr[0]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           3.96   data arrival time

   3.00    3.00   clock clk (rise edge)
   0.00    3.00   clock network delay (ideal)
   0.00    3.00   clock reconvergence pessimism
           3.00 ^ sa12_sr[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.13    2.87   library setup time
           2.87   data required time
---------------------------------------------------------
           2.87   data required time
          -3.96   data arrival time
---------------------------------------------------------
          -1.08   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[1][15]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][15]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.w[1][15]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.43    0.43 ^ u0.w[1][15]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.05    0.49 v _16675_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    0.49 v u0.w[1][15]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.49   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][15]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.49   data arrival time
---------------------------------------------------------
           0.41   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
3.9587

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-1.0843

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-27.390305

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.13e-01   9.27e-02   3.30e-07   4.05e-01   3.2%
Combinational          6.30e+00   5.86e+00   4.07e-06   1.22e+01  96.8%
Clock                  0.00e+00   0.00e+00   1.20e-07   1.20e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.61e+00   5.96e+00   4.52e-06   1.26e+01 100.0%
                          52.6%      47.4%       0.0%
