
---------- Begin Simulation Statistics ----------
final_tick                               280509974000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 273391                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682068                       # Number of bytes of host memory used
host_op_rate                                   273401                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   365.78                       # Real time elapsed on the host
host_tick_rate                              766888702                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003660                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.280510                       # Number of seconds simulated
sim_ticks                                280509974000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003660                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.610199                       # CPI: cycles per instruction
system.cpu.discardedOps                         21154                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       439245974                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.178247                       # IPC: instructions per cycle
system.cpu.numCycles                        561019948                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995423     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892258     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115867     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003660                       # Class of committed instruction
system.cpu.tickCycles                       121773974                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2958936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5934856                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2973342                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          599                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5949330                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            600                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                938                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2958624                       # Transaction distribution
system.membus.trans_dist::CleanEvict              312                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2974982                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2974982                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           938                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      8910776                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                8910776                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    189905408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               189905408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2975920                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2975920    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2975920                       # Request fanout histogram
system.membus.reqLayer0.occupancy         11859215000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9714127000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 280509974000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1006                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5931586                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          221                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1070                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2974983                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2974982                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           820                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          186                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1861                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8923457                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               8925318                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190340160                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              190373472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2959536                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94675968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5935525                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000105                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010286                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5934900     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    624      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5935525                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4461256500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2975170994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            820499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 280509974000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   51                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::total                       61                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  51                       # number of overall hits
system.l2.overall_hits::.cpu.data                  10                       # number of overall hits
system.l2.overall_hits::total                      61                       # number of overall hits
system.l2.demand_misses::.cpu.inst                769                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2975159                       # number of demand (read+write) misses
system.l2.demand_misses::total                2975928                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               769                       # number of overall misses
system.l2.overall_misses::.cpu.data           2975159                       # number of overall misses
system.l2.overall_misses::total               2975928                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     57815500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 228895680500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     228953496000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     57815500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 228895680500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    228953496000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              820                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2975169                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2975989                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             820                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2975169                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2975989                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.937805                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999997                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999980                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.937805                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999997                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999980                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75182.704811                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76935.612685                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76935.159722                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75182.704811                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76935.612685                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76935.159722                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2958624                       # number of writebacks
system.l2.writebacks::total                   2958624                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           768                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2975153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2975921                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          768                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2975153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2975921                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50095000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 199143760500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 199193855500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50095000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 199143760500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 199193855500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.936585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999977                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.936585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999977                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65227.864583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66935.636755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66935.196028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65227.864583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66935.636755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66935.196028                       # average overall mshr miss latency
system.l2.replacements                        2959536                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2972962                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2972962                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2972962                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2972962                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          213                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              213                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          213                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          213                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         2974983                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2974983                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 228882204000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  228882204000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2974983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2974983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76935.634254                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76935.634254                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2974983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2974983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 199132384000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 199132384000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66935.637615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66935.637615                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     57815500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57815500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.937805                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.937805                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75182.704811                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75182.704811                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          768                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          768                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50095000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50095000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.936585                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.936585                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65227.864583                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65227.864583                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             176                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     13476500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13476500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.946237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.946237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76571.022727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76571.022727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          170                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          170                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11376500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11376500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.913978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.913978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66920.588235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66920.588235                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 280509974000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16341.207688                       # Cycle average of tags in use
system.l2.tags.total_refs                     5949298                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2975920                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999146                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         3.804579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16337.403109                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997388                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          954                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9544                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5779                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50570368                       # Number of tag accesses
system.l2.tags.data_accesses                 50570368                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 280509974000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples   1479324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2975152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000122508500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92456                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92456                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8887745                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1389727                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2975920                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2958624                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2975920                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2958624                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1479300                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               2975920                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              2958624                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2975754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        92456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.187170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.005135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.910071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        92455    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92456                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            92456    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92456                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95229440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94675968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    339.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    337.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  280509941000                       # Total gap between requests
system.mem_ctrls.avgGap                      47267.31                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        24576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95204864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     47337472                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 87611.857965521049                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 339399211.523223757744                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 168755040.417921125889                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          768                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2975152                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2958624                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18687000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  77856917000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 6866835698500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24332.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26169.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2320955.86                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        24576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95204864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95229440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        24576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        24576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94675968                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94675968                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          768                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2975152                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2975920                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2958624                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2958624                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        87612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    339399212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        339486823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        87612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        87612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    337513731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       337513731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    337513731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        87612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    339399212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       677000555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2975920                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1479296                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       186026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       185936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       185986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       185893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       185937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       186012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       186120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       186150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       186255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       186140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       185900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       185890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       185957                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       185888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       185905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       185925                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        92419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        92456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        92440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        92431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        92423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        92481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        92518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        92416                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             22077104000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           14879600000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        77875604000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7418.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26168.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             2745743                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1374124                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       335347                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   850.263685                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   752.222560                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   293.264034                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         7286      2.17%      2.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17399      5.19%      7.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        13335      3.98%     11.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        18652      5.56%     16.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5802      1.73%     18.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        18803      5.61%     24.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        19961      5.95%     30.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         8109      2.42%     32.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       226000     67.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       335347                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             190458880                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           94674944                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              678.973647                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              337.510081                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.94                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy      1196885340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       636152055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    10623320400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3860492760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 22143020640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  65231921760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  52783685760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  156475478715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   557.825009                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 135240660500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   9366760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 135902553500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy      1197506520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       636489810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    10624748400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3861432360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 22143020640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  65241979980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  52775215680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  156480393390                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   557.842529                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 135218783250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   9366760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 135924430750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 280509974000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 280509974000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      9634888                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9634888                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9634888                       # number of overall hits
system.cpu.icache.overall_hits::total         9634888                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          820                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            820                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          820                       # number of overall misses
system.cpu.icache.overall_misses::total           820                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     60410500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60410500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     60410500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60410500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9635708                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9635708                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9635708                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9635708                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000085                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000085                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73671.341463                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73671.341463                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73671.341463                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73671.341463                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          221                       # number of writebacks
system.cpu.icache.writebacks::total               221                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          820                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          820                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          820                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          820                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     59590500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59590500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     59590500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59590500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72671.341463                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72671.341463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72671.341463                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72671.341463                       # average overall mshr miss latency
system.cpu.icache.replacements                    221                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9634888                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9634888                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          820                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           820                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     60410500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60410500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9635708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9635708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73671.341463                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73671.341463                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          820                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          820                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     59590500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59590500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72671.341463                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72671.341463                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 280509974000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           598.924835                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9635708                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               820                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11750.863415                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   598.924835                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.584888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.584888                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          599                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          599                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.584961                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19272236                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19272236                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 280509974000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003660                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 280509974000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 280509974000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     42845129                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42845129                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     42845158                       # number of overall hits
system.cpu.dcache.overall_hits::total        42845158                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5950095                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5950095                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5950119                       # number of overall misses
system.cpu.dcache.overall_misses::total       5950119                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 455380037000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 455380037000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 455380037000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 455380037000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795224                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795224                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795277                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795277                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121940                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121940                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121940                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121940                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76533.238041                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76533.238041                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76532.929341                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76532.929341                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2972962                       # number of writebacks
system.cpu.dcache.writebacks::total           2972962                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2974952                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2974952                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2974952                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2974952                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2975143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2975143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2975167                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2975167                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 233356548000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 233356548000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 233358407000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 233358407000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060972                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060972                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060972                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060972                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78435.405626                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78435.405626                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78435.397744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78435.397744                       # average overall mshr miss latency
system.cpu.dcache.replacements                2973120                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35702502                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35702502                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          167                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           167                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12598000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12598000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75437.125749                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75437.125749                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          160                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          160                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11870000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11870000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74187.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74187.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7142627                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7142627                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5949928                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5949928                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 455367439000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 455367439000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092555                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092555                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.454451                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.454451                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76533.268806                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76533.268806                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2974945                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2974945                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2974983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2974983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 233344678000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 233344678000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.227227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.227227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78435.634086                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78435.634086                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.452830                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.452830                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1859000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1859000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.452830                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.452830                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77458.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77458.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       147000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       147000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        73500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        73500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       145000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       145000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        72500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 280509974000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2046.910007                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45820352                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2975168                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.400929                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2046.910007                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          954                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          985                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         100565778                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        100565778                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 280509974000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 280509974000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  606336                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604367                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               827                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602394                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601448                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.842960                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     539                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             358                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                170                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              188                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            49664578                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37087446                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13160993                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 280509974000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 280509974000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
