<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-i</Part>
        <TopModelName>conv3</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1332116</Best-caseLatency>
            <Average-caseLatency>1332116</Average-caseLatency>
            <Worst-caseLatency>1332116</Worst-caseLatency>
            <Best-caseRealTimeLatency>13.321 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>13.321 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>13.321 ms</Worst-caseRealTimeLatency>
            <Interval-min>1332117</Interval-min>
            <Interval-max>1332117</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <L4>
                <Slack>7.30</Slack>
                <TripCount>384</TripCount>
                <Latency>1274496</Latency>
                <AbsoluteTimeLatency>12744960</AbsoluteTimeLatency>
                <IterationLatency>3319</IterationLatency>
                <InstanceList/>
            </L4>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83</SourceLocation>
            <SummaryOfLoopViolations>
                <L4>
                    <Name>L4</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83</SourceLocation>
                </L4>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>415</BRAM_18K>
            <DSP>2649</DSP>
            <FF>404166</FF>
            <LUT>286860</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>conv3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>conv3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>conv3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>conv3</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv3_Pipeline_L1_1_fu_2344</InstName>
                    <ModuleName>conv3_Pipeline_L1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2344</ID>
                    <BindInstances>icmp_ln76_fu_529_p2 add_ln76_fu_535_p2 add_ln76_1_fu_588_p2 add_ln76_2_fu_545_p2 icmp_ln76_1_fu_551_p2 select_ln76_fu_557_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv3_Pipeline_F1_1_fu_2376</InstName>
                    <ModuleName>conv3_Pipeline_F1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2376</ID>
                    <BindInstances>icmp_ln85_fu_255_p2 add_ln85_fu_261_p2 add_ln85_1_fu_310_p2 add_ln85_2_fu_271_p2 icmp_ln85_1_fu_277_p2 select_ln85_fu_283_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv3_Pipeline_VITIS_LOOP_91_1_fu_2392</InstName>
                    <ModuleName>conv3_Pipeline_VITIS_LOOP_91_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2392</ID>
                    <BindInstances>icmp_ln91_fu_4768_p2 add_ln91_fu_4774_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv3_Pipeline_C1_1_fu_2734</InstName>
                    <ModuleName>conv3_Pipeline_C1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2734</ID>
                    <BindInstances>icmp_ln95_fu_11127_p2 add_ln95_fu_11133_p2 add_ln100_8_fu_11164_p2 add_ln100_fu_11197_p2 add_ln100_1_fu_11228_p2 add_ln100_2_fu_11259_p2 add_ln100_3_fu_11277_p2 add_ln100_4_fu_11294_p2 add_ln100_5_fu_11324_p2 add_ln100_6_fu_11341_p2 add_ln100_7_fu_11354_p2 fmul_32ns_32ns_32_3_max_dsp_1_U941 fmul_32ns_32ns_32_3_max_dsp_1_U942 fmul_32ns_32ns_32_3_max_dsp_1_U943 fmul_32ns_32ns_32_3_max_dsp_1_U944 fmul_32ns_32ns_32_3_max_dsp_1_U945 fmul_32ns_32ns_32_3_max_dsp_1_U946 fmul_32ns_32ns_32_3_max_dsp_1_U947 fmul_32ns_32ns_32_3_max_dsp_1_U948 fmul_32ns_32ns_32_3_max_dsp_1_U949 fadd_32ns_32ns_32_4_full_dsp_1_U444 fadd_32ns_32ns_32_4_full_dsp_1_U471 fadd_32ns_32ns_32_4_full_dsp_1_U546 fadd_32ns_32ns_32_4_full_dsp_1_U613 fadd_32ns_32ns_32_4_full_dsp_1_U640 fadd_32ns_32ns_32_4_full_dsp_1_U715 fadd_32ns_32ns_32_4_full_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U884 fmul_32ns_32ns_32_3_max_dsp_1_U950 fmul_32ns_32ns_32_3_max_dsp_1_U951 fmul_32ns_32ns_32_3_max_dsp_1_U952 fmul_32ns_32ns_32_3_max_dsp_1_U953 fmul_32ns_32ns_32_3_max_dsp_1_U954 fmul_32ns_32ns_32_3_max_dsp_1_U955 fmul_32ns_32ns_32_3_max_dsp_1_U956 fmul_32ns_32ns_32_3_max_dsp_1_U957 fmul_32ns_32ns_32_3_max_dsp_1_U958 fadd_32ns_32ns_32_4_full_dsp_1_U378 fadd_32ns_32ns_32_4_full_dsp_1_U445 fadd_32ns_32ns_32_4_full_dsp_1_U472 fadd_32ns_32ns_32_4_full_dsp_1_U547 fadd_32ns_32ns_32_4_full_dsp_1_U614 fadd_32ns_32ns_32_4_full_dsp_1_U641 fadd_32ns_32ns_32_4_full_dsp_1_U716 fadd_32ns_32ns_32_4_full_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U885 fmul_32ns_32ns_32_3_max_dsp_1_U959 fmul_32ns_32ns_32_3_max_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U967 fadd_32ns_32ns_32_4_full_dsp_1_U379 fadd_32ns_32ns_32_4_full_dsp_1_U446 fadd_32ns_32ns_32_4_full_dsp_1_U473 fadd_32ns_32ns_32_4_full_dsp_1_U548 fadd_32ns_32ns_32_4_full_dsp_1_U615 fadd_32ns_32ns_32_4_full_dsp_1_U642 fadd_32ns_32ns_32_4_full_dsp_1_U717 fadd_32ns_32ns_32_4_full_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U886 fmul_32ns_32ns_32_3_max_dsp_1_U968 fmul_32ns_32ns_32_3_max_dsp_1_U969 fmul_32ns_32ns_32_3_max_dsp_1_U970 fmul_32ns_32ns_32_3_max_dsp_1_U971 fmul_32ns_32ns_32_3_max_dsp_1_U972 fmul_32ns_32ns_32_3_max_dsp_1_U973 fmul_32ns_32ns_32_3_max_dsp_1_U974 fmul_32ns_32ns_32_3_max_dsp_1_U975 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U380 fadd_32ns_32ns_32_4_full_dsp_1_U447 fadd_32ns_32ns_32_4_full_dsp_1_U474 fadd_32ns_32ns_32_4_full_dsp_1_U549 fadd_32ns_32ns_32_4_full_dsp_1_U616 fadd_32ns_32ns_32_4_full_dsp_1_U643 fadd_32ns_32ns_32_4_full_dsp_1_U718 fadd_32ns_32ns_32_4_full_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U887 fmul_32ns_32ns_32_3_max_dsp_1_U977 fmul_32ns_32ns_32_3_max_dsp_1_U978 fmul_32ns_32ns_32_3_max_dsp_1_U979 fmul_32ns_32ns_32_3_max_dsp_1_U980 fmul_32ns_32ns_32_3_max_dsp_1_U981 fmul_32ns_32ns_32_3_max_dsp_1_U982 fmul_32ns_32ns_32_3_max_dsp_1_U983 fmul_32ns_32ns_32_3_max_dsp_1_U984 fmul_32ns_32ns_32_3_max_dsp_1_U985 fadd_32ns_32ns_32_4_full_dsp_1_U381 fadd_32ns_32ns_32_4_full_dsp_1_U448 fadd_32ns_32ns_32_4_full_dsp_1_U475 fadd_32ns_32ns_32_4_full_dsp_1_U550 fadd_32ns_32ns_32_4_full_dsp_1_U617 fadd_32ns_32ns_32_4_full_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U719 fadd_32ns_32ns_32_4_full_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U888 fmul_32ns_32ns_32_3_max_dsp_1_U986 fmul_32ns_32ns_32_3_max_dsp_1_U987 fmul_32ns_32ns_32_3_max_dsp_1_U988 fmul_32ns_32ns_32_3_max_dsp_1_U989 fmul_32ns_32ns_32_3_max_dsp_1_U990 fmul_32ns_32ns_32_3_max_dsp_1_U991 fmul_32ns_32ns_32_3_max_dsp_1_U992 fmul_32ns_32ns_32_3_max_dsp_1_U993 fmul_32ns_32ns_32_3_max_dsp_1_U994 fadd_32ns_32ns_32_4_full_dsp_1_U382 fadd_32ns_32ns_32_4_full_dsp_1_U449 fadd_32ns_32ns_32_4_full_dsp_1_U476 fadd_32ns_32ns_32_4_full_dsp_1_U551 fadd_32ns_32ns_32_4_full_dsp_1_U618 fadd_32ns_32ns_32_4_full_dsp_1_U645 fadd_32ns_32ns_32_4_full_dsp_1_U720 fadd_32ns_32ns_32_4_full_dsp_1_U787 fadd_32ns_32ns_32_4_full_dsp_1_U814 fadd_32ns_32ns_32_4_full_dsp_1_U889 fmul_32ns_32ns_32_3_max_dsp_1_U995 fmul_32ns_32ns_32_3_max_dsp_1_U996 fmul_32ns_32ns_32_3_max_dsp_1_U997 fmul_32ns_32ns_32_3_max_dsp_1_U998 fmul_32ns_32ns_32_3_max_dsp_1_U999 fmul_32ns_32ns_32_3_max_dsp_1_U1000 fmul_32ns_32ns_32_3_max_dsp_1_U1001 fmul_32ns_32ns_32_3_max_dsp_1_U1002 fmul_32ns_32ns_32_3_max_dsp_1_U1003 fadd_32ns_32ns_32_4_full_dsp_1_U383 fadd_32ns_32ns_32_4_full_dsp_1_U450 fadd_32ns_32ns_32_4_full_dsp_1_U477 fadd_32ns_32ns_32_4_full_dsp_1_U552 fadd_32ns_32ns_32_4_full_dsp_1_U619 fadd_32ns_32ns_32_4_full_dsp_1_U646 fadd_32ns_32ns_32_4_full_dsp_1_U721 fadd_32ns_32ns_32_4_full_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U815 fadd_32ns_32ns_32_4_full_dsp_1_U890 fmul_32ns_32ns_32_3_max_dsp_1_U1004 fmul_32ns_32ns_32_3_max_dsp_1_U1005 fmul_32ns_32ns_32_3_max_dsp_1_U1006 fmul_32ns_32ns_32_3_max_dsp_1_U1007 fmul_32ns_32ns_32_3_max_dsp_1_U1008 fmul_32ns_32ns_32_3_max_dsp_1_U1009 fmul_32ns_32ns_32_3_max_dsp_1_U1010 fmul_32ns_32ns_32_3_max_dsp_1_U1011 fmul_32ns_32ns_32_3_max_dsp_1_U1012 fadd_32ns_32ns_32_4_full_dsp_1_U384 fadd_32ns_32ns_32_4_full_dsp_1_U451 fadd_32ns_32ns_32_4_full_dsp_1_U478 fadd_32ns_32ns_32_4_full_dsp_1_U553 fadd_32ns_32ns_32_4_full_dsp_1_U620 fadd_32ns_32ns_32_4_full_dsp_1_U647 fadd_32ns_32ns_32_4_full_dsp_1_U722 fadd_32ns_32ns_32_4_full_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U816 fadd_32ns_32ns_32_4_full_dsp_1_U891 fmul_32ns_32ns_32_3_max_dsp_1_U1013 fmul_32ns_32ns_32_3_max_dsp_1_U1014 fmul_32ns_32ns_32_3_max_dsp_1_U1015 fmul_32ns_32ns_32_3_max_dsp_1_U1016 fmul_32ns_32ns_32_3_max_dsp_1_U1017 fmul_32ns_32ns_32_3_max_dsp_1_U1018 fmul_32ns_32ns_32_3_max_dsp_1_U1019 fmul_32ns_32ns_32_3_max_dsp_1_U1020 fmul_32ns_32ns_32_3_max_dsp_1_U1021 fadd_32ns_32ns_32_4_full_dsp_1_U385 fadd_32ns_32ns_32_4_full_dsp_1_U452 fadd_32ns_32ns_32_4_full_dsp_1_U479 fadd_32ns_32ns_32_4_full_dsp_1_U554 fadd_32ns_32ns_32_4_full_dsp_1_U621 fadd_32ns_32ns_32_4_full_dsp_1_U648 fadd_32ns_32ns_32_4_full_dsp_1_U723 fadd_32ns_32ns_32_4_full_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U892 fmul_32ns_32ns_32_3_max_dsp_1_U1022 fmul_32ns_32ns_32_3_max_dsp_1_U1023 fmul_32ns_32ns_32_3_max_dsp_1_U1024 fmul_32ns_32ns_32_3_max_dsp_1_U1025 fmul_32ns_32ns_32_3_max_dsp_1_U1026 fmul_32ns_32ns_32_3_max_dsp_1_U1027 fmul_32ns_32ns_32_3_max_dsp_1_U1028 fmul_32ns_32ns_32_3_max_dsp_1_U1029 fmul_32ns_32ns_32_3_max_dsp_1_U1030 fadd_32ns_32ns_32_4_full_dsp_1_U386 fadd_32ns_32ns_32_4_full_dsp_1_U453 fadd_32ns_32ns_32_4_full_dsp_1_U480 fadd_32ns_32ns_32_4_full_dsp_1_U555 fadd_32ns_32ns_32_4_full_dsp_1_U622 fadd_32ns_32ns_32_4_full_dsp_1_U649 fadd_32ns_32ns_32_4_full_dsp_1_U724 fadd_32ns_32ns_32_4_full_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U893 fmul_32ns_32ns_32_3_max_dsp_1_U1031 fmul_32ns_32ns_32_3_max_dsp_1_U1032 fmul_32ns_32ns_32_3_max_dsp_1_U1033 fmul_32ns_32ns_32_3_max_dsp_1_U1034 fmul_32ns_32ns_32_3_max_dsp_1_U1035 fmul_32ns_32ns_32_3_max_dsp_1_U1036 fmul_32ns_32ns_32_3_max_dsp_1_U1037 fmul_32ns_32ns_32_3_max_dsp_1_U1038 fmul_32ns_32ns_32_3_max_dsp_1_U1039 fadd_32ns_32ns_32_4_full_dsp_1_U387 fadd_32ns_32ns_32_4_full_dsp_1_U454 fadd_32ns_32ns_32_4_full_dsp_1_U481 fadd_32ns_32ns_32_4_full_dsp_1_U556 fadd_32ns_32ns_32_4_full_dsp_1_U623 fadd_32ns_32ns_32_4_full_dsp_1_U650 fadd_32ns_32ns_32_4_full_dsp_1_U725 fadd_32ns_32ns_32_4_full_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U894 fmul_32ns_32ns_32_3_max_dsp_1_U1040 fmul_32ns_32ns_32_3_max_dsp_1_U1041 fmul_32ns_32ns_32_3_max_dsp_1_U941 fmul_32ns_32ns_32_3_max_dsp_1_U1042 fmul_32ns_32ns_32_3_max_dsp_1_U1043 fmul_32ns_32ns_32_3_max_dsp_1_U942 fmul_32ns_32ns_32_3_max_dsp_1_U1044 fmul_32ns_32ns_32_3_max_dsp_1_U1045 fmul_32ns_32ns_32_3_max_dsp_1_U941 fadd_32ns_32ns_32_4_full_dsp_1_U388 fadd_32ns_32ns_32_4_full_dsp_1_U455 fadd_32ns_32ns_32_4_full_dsp_1_U482 fadd_32ns_32ns_32_4_full_dsp_1_U557 fadd_32ns_32ns_32_4_full_dsp_1_U624 fadd_32ns_32ns_32_4_full_dsp_1_U651 fadd_32ns_32ns_32_4_full_dsp_1_U726 fadd_32ns_32ns_32_4_full_dsp_1_U793 fadd_32ns_32ns_32_4_full_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U895 fmul_32ns_32ns_32_3_max_dsp_1_U1046 fmul_32ns_32ns_32_3_max_dsp_1_U943 fmul_32ns_32ns_32_3_max_dsp_1_U944 fmul_32ns_32ns_32_3_max_dsp_1_U1047 fmul_32ns_32ns_32_3_max_dsp_1_U945 fmul_32ns_32ns_32_3_max_dsp_1_U946 fmul_32ns_32ns_32_3_max_dsp_1_U1048 fmul_32ns_32ns_32_3_max_dsp_1_U947 fmul_32ns_32ns_32_3_max_dsp_1_U942 fadd_32ns_32ns_32_4_full_dsp_1_U389 fadd_32ns_32ns_32_4_full_dsp_1_U456 fadd_32ns_32ns_32_4_full_dsp_1_U483 fadd_32ns_32ns_32_4_full_dsp_1_U558 fadd_32ns_32ns_32_4_full_dsp_1_U625 fadd_32ns_32ns_32_4_full_dsp_1_U652 fadd_32ns_32ns_32_4_full_dsp_1_U727 fadd_32ns_32ns_32_4_full_dsp_1_U794 fadd_32ns_32ns_32_4_full_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U896 fmul_32ns_32ns_32_3_max_dsp_1_U1049 fmul_32ns_32ns_32_3_max_dsp_1_U1050 fmul_32ns_32ns_32_3_max_dsp_1_U1051 fmul_32ns_32ns_32_3_max_dsp_1_U1052 fmul_32ns_32ns_32_3_max_dsp_1_U1053 fmul_32ns_32ns_32_3_max_dsp_1_U1054 fmul_32ns_32ns_32_3_max_dsp_1_U1055 fmul_32ns_32ns_32_3_max_dsp_1_U1056 fmul_32ns_32ns_32_3_max_dsp_1_U1057 fadd_32ns_32ns_32_4_full_dsp_1_U390 fadd_32ns_32ns_32_4_full_dsp_1_U457 fadd_32ns_32ns_32_4_full_dsp_1_U484 fadd_32ns_32ns_32_4_full_dsp_1_U559 fadd_32ns_32ns_32_4_full_dsp_1_U626 fadd_32ns_32ns_32_4_full_dsp_1_U653 fadd_32ns_32ns_32_4_full_dsp_1_U728 fadd_32ns_32ns_32_4_full_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U897 fmul_32ns_32ns_32_3_max_dsp_1_U1058 fmul_32ns_32ns_32_3_max_dsp_1_U1059 fmul_32ns_32ns_32_3_max_dsp_1_U1060 fmul_32ns_32ns_32_3_max_dsp_1_U1061 fmul_32ns_32ns_32_3_max_dsp_1_U1062 fmul_32ns_32ns_32_3_max_dsp_1_U1063 fmul_32ns_32ns_32_3_max_dsp_1_U1064 fmul_32ns_32ns_32_3_max_dsp_1_U1065 fmul_32ns_32ns_32_3_max_dsp_1_U1066 fadd_32ns_32ns_32_4_full_dsp_1_U391 fadd_32ns_32ns_32_4_full_dsp_1_U458 fadd_32ns_32ns_32_4_full_dsp_1_U485 fadd_32ns_32ns_32_4_full_dsp_1_U560 fadd_32ns_32ns_32_4_full_dsp_1_U627 fadd_32ns_32ns_32_4_full_dsp_1_U654 fadd_32ns_32ns_32_4_full_dsp_1_U729 fadd_32ns_32ns_32_4_full_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U898 fmul_32ns_32ns_32_3_max_dsp_1_U1067 fmul_32ns_32ns_32_3_max_dsp_1_U1068 fmul_32ns_32ns_32_3_max_dsp_1_U1069 fmul_32ns_32ns_32_3_max_dsp_1_U1070 fmul_32ns_32ns_32_3_max_dsp_1_U1071 fmul_32ns_32ns_32_3_max_dsp_1_U1072 fmul_32ns_32ns_32_3_max_dsp_1_U1073 fmul_32ns_32ns_32_3_max_dsp_1_U1074 fmul_32ns_32ns_32_3_max_dsp_1_U1075 fadd_32ns_32ns_32_4_full_dsp_1_U392 fadd_32ns_32ns_32_4_full_dsp_1_U459 fadd_32ns_32ns_32_4_full_dsp_1_U486 fadd_32ns_32ns_32_4_full_dsp_1_U561 fadd_32ns_32ns_32_4_full_dsp_1_U628 fadd_32ns_32ns_32_4_full_dsp_1_U655 fadd_32ns_32ns_32_4_full_dsp_1_U730 fadd_32ns_32ns_32_4_full_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U899 fmul_32ns_32ns_32_3_max_dsp_1_U1076 fmul_32ns_32ns_32_3_max_dsp_1_U1077 fmul_32ns_32ns_32_3_max_dsp_1_U1078 fmul_32ns_32ns_32_3_max_dsp_1_U1079 fmul_32ns_32ns_32_3_max_dsp_1_U1080 fmul_32ns_32ns_32_3_max_dsp_1_U1081 fmul_32ns_32ns_32_3_max_dsp_1_U1082 fmul_32ns_32ns_32_3_max_dsp_1_U1083 fmul_32ns_32ns_32_3_max_dsp_1_U1084 fadd_32ns_32ns_32_4_full_dsp_1_U393 fadd_32ns_32ns_32_4_full_dsp_1_U460 fadd_32ns_32ns_32_4_full_dsp_1_U487 fadd_32ns_32ns_32_4_full_dsp_1_U562 fadd_32ns_32ns_32_4_full_dsp_1_U629 fadd_32ns_32ns_32_4_full_dsp_1_U656 fadd_32ns_32ns_32_4_full_dsp_1_U731 fadd_32ns_32ns_32_4_full_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U825 fadd_32ns_32ns_32_4_full_dsp_1_U900 fmul_32ns_32ns_32_3_max_dsp_1_U1085 fmul_32ns_32ns_32_3_max_dsp_1_U1086 fmul_32ns_32ns_32_3_max_dsp_1_U1087 fmul_32ns_32ns_32_3_max_dsp_1_U1088 fmul_32ns_32ns_32_3_max_dsp_1_U1089 fmul_32ns_32ns_32_3_max_dsp_1_U1090 fmul_32ns_32ns_32_3_max_dsp_1_U1091 fmul_32ns_32ns_32_3_max_dsp_1_U1092 fmul_32ns_32ns_32_3_max_dsp_1_U1093 fadd_32ns_32ns_32_4_full_dsp_1_U394 fadd_32ns_32ns_32_4_full_dsp_1_U461 fadd_32ns_32ns_32_4_full_dsp_1_U488 fadd_32ns_32ns_32_4_full_dsp_1_U563 fadd_32ns_32ns_32_4_full_dsp_1_U630 fadd_32ns_32ns_32_4_full_dsp_1_U657 fadd_32ns_32ns_32_4_full_dsp_1_U732 fadd_32ns_32ns_32_4_full_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U901 fmul_32ns_32ns_32_3_max_dsp_1_U1094 fmul_32ns_32ns_32_3_max_dsp_1_U1095 fmul_32ns_32ns_32_3_max_dsp_1_U1096 fmul_32ns_32ns_32_3_max_dsp_1_U1097 fmul_32ns_32ns_32_3_max_dsp_1_U1098 fmul_32ns_32ns_32_3_max_dsp_1_U1099 fmul_32ns_32ns_32_3_max_dsp_1_U1100 fmul_32ns_32ns_32_3_max_dsp_1_U1101 fmul_32ns_32ns_32_3_max_dsp_1_U1102 fadd_32ns_32ns_32_4_full_dsp_1_U395 fadd_32ns_32ns_32_4_full_dsp_1_U462 fadd_32ns_32ns_32_4_full_dsp_1_U489 fadd_32ns_32ns_32_4_full_dsp_1_U564 fadd_32ns_32ns_32_4_full_dsp_1_U631 fadd_32ns_32ns_32_4_full_dsp_1_U658 fadd_32ns_32ns_32_4_full_dsp_1_U733 fadd_32ns_32ns_32_4_full_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U827 fadd_32ns_32ns_32_4_full_dsp_1_U902 fmul_32ns_32ns_32_3_max_dsp_1_U1103 fmul_32ns_32ns_32_3_max_dsp_1_U1104 fmul_32ns_32ns_32_3_max_dsp_1_U1105 fmul_32ns_32ns_32_3_max_dsp_1_U1106 fmul_32ns_32ns_32_3_max_dsp_1_U1107 fmul_32ns_32ns_32_3_max_dsp_1_U1108 fmul_32ns_32ns_32_3_max_dsp_1_U1109 fmul_32ns_32ns_32_3_max_dsp_1_U1110 fmul_32ns_32ns_32_3_max_dsp_1_U1111 fadd_32ns_32ns_32_4_full_dsp_1_U396 fadd_32ns_32ns_32_4_full_dsp_1_U463 fadd_32ns_32ns_32_4_full_dsp_1_U490 fadd_32ns_32ns_32_4_full_dsp_1_U565 fadd_32ns_32ns_32_4_full_dsp_1_U632 fadd_32ns_32ns_32_4_full_dsp_1_U659 fadd_32ns_32ns_32_4_full_dsp_1_U734 fadd_32ns_32ns_32_4_full_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U828 fadd_32ns_32ns_32_4_full_dsp_1_U903 fmul_32ns_32ns_32_3_max_dsp_1_U1112 fmul_32ns_32ns_32_3_max_dsp_1_U1113 fmul_32ns_32ns_32_3_max_dsp_1_U1114 fmul_32ns_32ns_32_3_max_dsp_1_U1115 fmul_32ns_32ns_32_3_max_dsp_1_U1116 fmul_32ns_32ns_32_3_max_dsp_1_U1117 fmul_32ns_32ns_32_3_max_dsp_1_U1118 fmul_32ns_32ns_32_3_max_dsp_1_U1119 fmul_32ns_32ns_32_3_max_dsp_1_U1120 fadd_32ns_32ns_32_4_full_dsp_1_U397 fadd_32ns_32ns_32_4_full_dsp_1_U464 fadd_32ns_32ns_32_4_full_dsp_1_U491 fadd_32ns_32ns_32_4_full_dsp_1_U566 fadd_32ns_32ns_32_4_full_dsp_1_U633 fadd_32ns_32ns_32_4_full_dsp_1_U660 fadd_32ns_32ns_32_4_full_dsp_1_U735 fadd_32ns_32ns_32_4_full_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U829 fadd_32ns_32ns_32_4_full_dsp_1_U904 fmul_32ns_32ns_32_3_max_dsp_1_U1121 fmul_32ns_32ns_32_3_max_dsp_1_U1122 fmul_32ns_32ns_32_3_max_dsp_1_U1123 fmul_32ns_32ns_32_3_max_dsp_1_U1124 fmul_32ns_32ns_32_3_max_dsp_1_U1125 fmul_32ns_32ns_32_3_max_dsp_1_U1126 fmul_32ns_32ns_32_3_max_dsp_1_U1127 fmul_32ns_32ns_32_3_max_dsp_1_U1128 fmul_32ns_32ns_32_3_max_dsp_1_U1129 fadd_32ns_32ns_32_4_full_dsp_1_U398 fadd_32ns_32ns_32_4_full_dsp_1_U465 fadd_32ns_32ns_32_4_full_dsp_1_U492 fadd_32ns_32ns_32_4_full_dsp_1_U567 fadd_32ns_32ns_32_4_full_dsp_1_U634 fadd_32ns_32ns_32_4_full_dsp_1_U661 fadd_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U803 fadd_32ns_32ns_32_4_full_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U905 fmul_32ns_32ns_32_3_max_dsp_1_U1130 fmul_32ns_32ns_32_3_max_dsp_1_U1131 fmul_32ns_32ns_32_3_max_dsp_1_U1132 fmul_32ns_32ns_32_3_max_dsp_1_U1133 fmul_32ns_32ns_32_3_max_dsp_1_U1134 fmul_32ns_32ns_32_3_max_dsp_1_U1135 fmul_32ns_32ns_32_3_max_dsp_1_U1136 fmul_32ns_32ns_32_3_max_dsp_1_U1137 fmul_32ns_32ns_32_3_max_dsp_1_U1138 fadd_32ns_32ns_32_4_full_dsp_1_U399 fadd_32ns_32ns_32_4_full_dsp_1_U466 fadd_32ns_32ns_32_4_full_dsp_1_U493 fadd_32ns_32ns_32_4_full_dsp_1_U568 fadd_32ns_32ns_32_4_full_dsp_1_U635 fadd_32ns_32ns_32_4_full_dsp_1_U662 fadd_32ns_32ns_32_4_full_dsp_1_U737 fadd_32ns_32ns_32_4_full_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U831 fadd_32ns_32ns_32_4_full_dsp_1_U906 fmul_32ns_32ns_32_3_max_dsp_1_U1139 fmul_32ns_32ns_32_3_max_dsp_1_U1140 fmul_32ns_32ns_32_3_max_dsp_1_U1141 fmul_32ns_32ns_32_3_max_dsp_1_U1142 fmul_32ns_32ns_32_3_max_dsp_1_U1143 fmul_32ns_32ns_32_3_max_dsp_1_U1144 fmul_32ns_32ns_32_3_max_dsp_1_U1145 fmul_32ns_32ns_32_3_max_dsp_1_U1146 fmul_32ns_32ns_32_3_max_dsp_1_U1147 fadd_32ns_32ns_32_4_full_dsp_1_U400 fadd_32ns_32ns_32_4_full_dsp_1_U467 fadd_32ns_32ns_32_4_full_dsp_1_U494 fadd_32ns_32ns_32_4_full_dsp_1_U569 fadd_32ns_32ns_32_4_full_dsp_1_U636 fadd_32ns_32ns_32_4_full_dsp_1_U663 fadd_32ns_32ns_32_4_full_dsp_1_U738 fadd_32ns_32ns_32_4_full_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U832 fadd_32ns_32ns_32_4_full_dsp_1_U907 fmul_32ns_32ns_32_3_max_dsp_1_U1148 fmul_32ns_32ns_32_3_max_dsp_1_U1149 fmul_32ns_32ns_32_3_max_dsp_1_U948 fmul_32ns_32ns_32_3_max_dsp_1_U1150 fmul_32ns_32ns_32_3_max_dsp_1_U1151 fmul_32ns_32ns_32_3_max_dsp_1_U949 fmul_32ns_32ns_32_3_max_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1153 fmul_32ns_32ns_32_3_max_dsp_1_U943 fadd_32ns_32ns_32_4_full_dsp_1_U401 fadd_32ns_32ns_32_4_full_dsp_1_U468 fadd_32ns_32ns_32_4_full_dsp_1_U495 fadd_32ns_32ns_32_4_full_dsp_1_U570 fadd_32ns_32ns_32_4_full_dsp_1_U637 fadd_32ns_32ns_32_4_full_dsp_1_U664 fadd_32ns_32ns_32_4_full_dsp_1_U739 fadd_32ns_32ns_32_4_full_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U833 fadd_32ns_32ns_32_4_full_dsp_1_U908 fmul_32ns_32ns_32_3_max_dsp_1_U1154 fmul_32ns_32ns_32_3_max_dsp_1_U950 fmul_32ns_32ns_32_3_max_dsp_1_U951 fmul_32ns_32ns_32_3_max_dsp_1_U1155 fmul_32ns_32ns_32_3_max_dsp_1_U952 fmul_32ns_32ns_32_3_max_dsp_1_U953 fmul_32ns_32ns_32_3_max_dsp_1_U1156 fmul_32ns_32ns_32_3_max_dsp_1_U944 fmul_32ns_32ns_32_3_max_dsp_1_U945 fadd_32ns_32ns_32_4_full_dsp_1_U402 fadd_32ns_32ns_32_4_full_dsp_1_U469 fadd_32ns_32ns_32_4_full_dsp_1_U496 fadd_32ns_32ns_32_4_full_dsp_1_U571 fadd_32ns_32ns_32_4_full_dsp_1_U638 fadd_32ns_32ns_32_4_full_dsp_1_U665 fadd_32ns_32ns_32_4_full_dsp_1_U740 fadd_32ns_32ns_32_4_full_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U834 fadd_32ns_32ns_32_4_full_dsp_1_U909 fmul_32ns_32ns_32_3_max_dsp_1_U1157 fmul_32ns_32ns_32_3_max_dsp_1_U1158 fmul_32ns_32ns_32_3_max_dsp_1_U1159 fmul_32ns_32ns_32_3_max_dsp_1_U1160 fmul_32ns_32ns_32_3_max_dsp_1_U1161 fmul_32ns_32ns_32_3_max_dsp_1_U1162 fmul_32ns_32ns_32_3_max_dsp_1_U1163 fmul_32ns_32ns_32_3_max_dsp_1_U1164 fmul_32ns_32ns_32_3_max_dsp_1_U1165 fadd_32ns_32ns_32_4_full_dsp_1_U403 fadd_32ns_32ns_32_4_full_dsp_1_U470 fadd_32ns_32ns_32_4_full_dsp_1_U497 fadd_32ns_32ns_32_4_full_dsp_1_U572 fadd_32ns_32ns_32_4_full_dsp_1_U639 fadd_32ns_32ns_32_4_full_dsp_1_U666 fadd_32ns_32ns_32_4_full_dsp_1_U741 fadd_32ns_32ns_32_4_full_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U835 fadd_32ns_32ns_32_4_full_dsp_1_U910 fmul_32ns_32ns_32_3_max_dsp_1_U1166 fmul_32ns_32ns_32_3_max_dsp_1_U1167 fmul_32ns_32ns_32_3_max_dsp_1_U1168 fmul_32ns_32ns_32_3_max_dsp_1_U1169 fmul_32ns_32ns_32_3_max_dsp_1_U1170 fmul_32ns_32ns_32_3_max_dsp_1_U1171 fmul_32ns_32ns_32_3_max_dsp_1_U1172 fmul_32ns_32ns_32_3_max_dsp_1_U1173 fmul_32ns_32ns_32_3_max_dsp_1_U1174 fadd_32ns_32ns_32_4_full_dsp_1_U404 fadd_32ns_32ns_32_4_full_dsp_1_U471 fadd_32ns_32ns_32_4_full_dsp_1_U498 fadd_32ns_32ns_32_4_full_dsp_1_U573 fadd_32ns_32ns_32_4_full_dsp_1_U640 fadd_32ns_32ns_32_4_full_dsp_1_U667 fadd_32ns_32ns_32_4_full_dsp_1_U742 fadd_32ns_32ns_32_4_full_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U836 fadd_32ns_32ns_32_4_full_dsp_1_U911 fmul_32ns_32ns_32_3_max_dsp_1_U1175 fmul_32ns_32ns_32_3_max_dsp_1_U1176 fmul_32ns_32ns_32_3_max_dsp_1_U1177 fmul_32ns_32ns_32_3_max_dsp_1_U1178 fmul_32ns_32ns_32_3_max_dsp_1_U1179 fmul_32ns_32ns_32_3_max_dsp_1_U1180 fmul_32ns_32ns_32_3_max_dsp_1_U1181 fmul_32ns_32ns_32_3_max_dsp_1_U1182 fmul_32ns_32ns_32_3_max_dsp_1_U1183 fadd_32ns_32ns_32_4_full_dsp_1_U405 fadd_32ns_32ns_32_4_full_dsp_1_U472 fadd_32ns_32ns_32_4_full_dsp_1_U499 fadd_32ns_32ns_32_4_full_dsp_1_U574 fadd_32ns_32ns_32_4_full_dsp_1_U641 fadd_32ns_32ns_32_4_full_dsp_1_U668 fadd_32ns_32ns_32_4_full_dsp_1_U743 fadd_32ns_32ns_32_4_full_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U837 fadd_32ns_32ns_32_4_full_dsp_1_U912 fmul_32ns_32ns_32_3_max_dsp_1_U1184 fmul_32ns_32ns_32_3_max_dsp_1_U1185 fmul_32ns_32ns_32_3_max_dsp_1_U1186 fmul_32ns_32ns_32_3_max_dsp_1_U1187 fmul_32ns_32ns_32_3_max_dsp_1_U1188 fmul_32ns_32ns_32_3_max_dsp_1_U1189 fmul_32ns_32ns_32_3_max_dsp_1_U1190 fmul_32ns_32ns_32_3_max_dsp_1_U1191 fmul_32ns_32ns_32_3_max_dsp_1_U1192 fadd_32ns_32ns_32_4_full_dsp_1_U406 fadd_32ns_32ns_32_4_full_dsp_1_U473 fadd_32ns_32ns_32_4_full_dsp_1_U500 fadd_32ns_32ns_32_4_full_dsp_1_U575 fadd_32ns_32ns_32_4_full_dsp_1_U642 fadd_32ns_32ns_32_4_full_dsp_1_U669 fadd_32ns_32ns_32_4_full_dsp_1_U744 fadd_32ns_32ns_32_4_full_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U838 fadd_32ns_32ns_32_4_full_dsp_1_U913 fmul_32ns_32ns_32_3_max_dsp_1_U1193 fmul_32ns_32ns_32_3_max_dsp_1_U1194 fmul_32ns_32ns_32_3_max_dsp_1_U1195 fmul_32ns_32ns_32_3_max_dsp_1_U1196 fmul_32ns_32ns_32_3_max_dsp_1_U1197 fmul_32ns_32ns_32_3_max_dsp_1_U1198 fmul_32ns_32ns_32_3_max_dsp_1_U1199 fmul_32ns_32ns_32_3_max_dsp_1_U1200 fmul_32ns_32ns_32_3_max_dsp_1_U1201 fadd_32ns_32ns_32_4_full_dsp_1_U407 fadd_32ns_32ns_32_4_full_dsp_1_U474 fadd_32ns_32ns_32_4_full_dsp_1_U501 fadd_32ns_32ns_32_4_full_dsp_1_U576 fadd_32ns_32ns_32_4_full_dsp_1_U643 fadd_32ns_32ns_32_4_full_dsp_1_U670 fadd_32ns_32ns_32_4_full_dsp_1_U745 fadd_32ns_32ns_32_4_full_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U839 fadd_32ns_32ns_32_4_full_dsp_1_U914 fmul_32ns_32ns_32_3_max_dsp_1_U1202 fmul_32ns_32ns_32_3_max_dsp_1_U1203 fmul_32ns_32ns_32_3_max_dsp_1_U1204 fmul_32ns_32ns_32_3_max_dsp_1_U1205 fmul_32ns_32ns_32_3_max_dsp_1_U1206 fmul_32ns_32ns_32_3_max_dsp_1_U1207 fmul_32ns_32ns_32_3_max_dsp_1_U1208 fmul_32ns_32ns_32_3_max_dsp_1_U1209 fmul_32ns_32ns_32_3_max_dsp_1_U1210 fadd_32ns_32ns_32_4_full_dsp_1_U408 fadd_32ns_32ns_32_4_full_dsp_1_U475 fadd_32ns_32ns_32_4_full_dsp_1_U502 fadd_32ns_32ns_32_4_full_dsp_1_U577 fadd_32ns_32ns_32_4_full_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U671 fadd_32ns_32ns_32_4_full_dsp_1_U746 fadd_32ns_32ns_32_4_full_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U840 fadd_32ns_32ns_32_4_full_dsp_1_U915 fmul_32ns_32ns_32_3_max_dsp_1_U1211 fmul_32ns_32ns_32_3_max_dsp_1_U1212 fmul_32ns_32ns_32_3_max_dsp_1_U1213 fmul_32ns_32ns_32_3_max_dsp_1_U1214 fmul_32ns_32ns_32_3_max_dsp_1_U1215 fmul_32ns_32ns_32_3_max_dsp_1_U1216 fmul_32ns_32ns_32_3_max_dsp_1_U1217 fmul_32ns_32ns_32_3_max_dsp_1_U1218 fmul_32ns_32ns_32_3_max_dsp_1_U946 fadd_32ns_32ns_32_4_full_dsp_1_U409 fadd_32ns_32ns_32_4_full_dsp_1_U476 fadd_32ns_32ns_32_4_full_dsp_1_U503 fadd_32ns_32ns_32_4_full_dsp_1_U578 fadd_32ns_32ns_32_4_full_dsp_1_U645 fadd_32ns_32ns_32_4_full_dsp_1_U672 fadd_32ns_32ns_32_4_full_dsp_1_U747 fadd_32ns_32ns_32_4_full_dsp_1_U814 fadd_32ns_32ns_32_4_full_dsp_1_U841 fadd_32ns_32ns_32_4_full_dsp_1_U916 fmul_32ns_32ns_32_3_max_dsp_1_U1219 fmul_32ns_32ns_32_3_max_dsp_1_U1220 fmul_32ns_32ns_32_3_max_dsp_1_U1221 fmul_32ns_32ns_32_3_max_dsp_1_U1222 fmul_32ns_32ns_32_3_max_dsp_1_U1223 fmul_32ns_32ns_32_3_max_dsp_1_U1224 fmul_32ns_32ns_32_3_max_dsp_1_U1225 fmul_32ns_32ns_32_3_max_dsp_1_U1226 fmul_32ns_32ns_32_3_max_dsp_1_U947 fadd_32ns_32ns_32_4_full_dsp_1_U410 fadd_32ns_32ns_32_4_full_dsp_1_U477 fadd_32ns_32ns_32_4_full_dsp_1_U504 fadd_32ns_32ns_32_4_full_dsp_1_U579 fadd_32ns_32ns_32_4_full_dsp_1_U646 fadd_32ns_32ns_32_4_full_dsp_1_U673 fadd_32ns_32ns_32_4_full_dsp_1_U748 fadd_32ns_32ns_32_4_full_dsp_1_U815 fadd_32ns_32ns_32_4_full_dsp_1_U842 fadd_32ns_32ns_32_4_full_dsp_1_U917 fmul_32ns_32ns_32_3_max_dsp_1_U1227 fmul_32ns_32ns_32_3_max_dsp_1_U1228 fmul_32ns_32ns_32_3_max_dsp_1_U1229 fmul_32ns_32ns_32_3_max_dsp_1_U1230 fmul_32ns_32ns_32_3_max_dsp_1_U1231 fmul_32ns_32ns_32_3_max_dsp_1_U1232 fmul_32ns_32ns_32_3_max_dsp_1_U1233 fmul_32ns_32ns_32_3_max_dsp_1_U1234 fmul_32ns_32ns_32_3_max_dsp_1_U948 fadd_32ns_32ns_32_4_full_dsp_1_U411 fadd_32ns_32ns_32_4_full_dsp_1_U478 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U580 fadd_32ns_32ns_32_4_full_dsp_1_U647 fadd_32ns_32ns_32_4_full_dsp_1_U674 fadd_32ns_32ns_32_4_full_dsp_1_U749 fadd_32ns_32ns_32_4_full_dsp_1_U816 fadd_32ns_32ns_32_4_full_dsp_1_U843 fadd_32ns_32ns_32_4_full_dsp_1_U918 fmul_32ns_32ns_32_3_max_dsp_1_U1235 fmul_32ns_32ns_32_3_max_dsp_1_U1236 fmul_32ns_32ns_32_3_max_dsp_1_U1237 fmul_32ns_32ns_32_3_max_dsp_1_U1238 fmul_32ns_32ns_32_3_max_dsp_1_U1239 fmul_32ns_32ns_32_3_max_dsp_1_U1240 fmul_32ns_32ns_32_3_max_dsp_1_U1241 fmul_32ns_32ns_32_3_max_dsp_1_U1242 fmul_32ns_32ns_32_3_max_dsp_1_U949 fadd_32ns_32ns_32_4_full_dsp_1_U412 fadd_32ns_32ns_32_4_full_dsp_1_U479 fadd_32ns_32ns_32_4_full_dsp_1_U506 fadd_32ns_32ns_32_4_full_dsp_1_U581 fadd_32ns_32ns_32_4_full_dsp_1_U648 fadd_32ns_32ns_32_4_full_dsp_1_U675 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U844 fadd_32ns_32ns_32_4_full_dsp_1_U919 fmul_32ns_32ns_32_3_max_dsp_1_U1243 fmul_32ns_32ns_32_3_max_dsp_1_U1244 fmul_32ns_32ns_32_3_max_dsp_1_U1245 fmul_32ns_32ns_32_3_max_dsp_1_U1246 fmul_32ns_32ns_32_3_max_dsp_1_U1247 fmul_32ns_32ns_32_3_max_dsp_1_U1248 fmul_32ns_32ns_32_3_max_dsp_1_U1249 fmul_32ns_32ns_32_3_max_dsp_1_U1250 fmul_32ns_32ns_32_3_max_dsp_1_U950 fadd_32ns_32ns_32_4_full_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U480 fadd_32ns_32ns_32_4_full_dsp_1_U507 fadd_32ns_32ns_32_4_full_dsp_1_U582 fadd_32ns_32ns_32_4_full_dsp_1_U649 fadd_32ns_32ns_32_4_full_dsp_1_U676 fadd_32ns_32ns_32_4_full_dsp_1_U751 fadd_32ns_32ns_32_4_full_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U845 fadd_32ns_32ns_32_4_full_dsp_1_U920 fmul_32ns_32ns_32_3_max_dsp_1_U1251 fmul_32ns_32ns_32_3_max_dsp_1_U1252 fmul_32ns_32ns_32_3_max_dsp_1_U954 fmul_32ns_32ns_32_3_max_dsp_1_U1253 fmul_32ns_32ns_32_3_max_dsp_1_U1254 fmul_32ns_32ns_32_3_max_dsp_1_U951 fmul_32ns_32ns_32_3_max_dsp_1_U1255 fmul_32ns_32ns_32_3_max_dsp_1_U1256 fmul_32ns_32ns_32_3_max_dsp_1_U952 fadd_32ns_32ns_32_4_full_dsp_1_U414 fadd_32ns_32ns_32_4_full_dsp_1_U481 fadd_32ns_32ns_32_4_full_dsp_1_U508 fadd_32ns_32ns_32_4_full_dsp_1_U583 fadd_32ns_32ns_32_4_full_dsp_1_U650 fadd_32ns_32ns_32_4_full_dsp_1_U677 fadd_32ns_32ns_32_4_full_dsp_1_U752 fadd_32ns_32ns_32_4_full_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U846 fadd_32ns_32ns_32_4_full_dsp_1_U921 fmul_32ns_32ns_32_3_max_dsp_1_U1257 fmul_32ns_32ns_32_3_max_dsp_1_U955 fmul_32ns_32ns_32_3_max_dsp_1_U956 fmul_32ns_32ns_32_3_max_dsp_1_U1258 fmul_32ns_32ns_32_3_max_dsp_1_U953 fmul_32ns_32ns_32_3_max_dsp_1_U954 fmul_32ns_32ns_32_3_max_dsp_1_U1259 fmul_32ns_32ns_32_3_max_dsp_1_U957 fmul_32ns_32ns_32_3_max_dsp_1_U955 fadd_32ns_32ns_32_4_full_dsp_1_U415 fadd_32ns_32ns_32_4_full_dsp_1_U482 fadd_32ns_32ns_32_4_full_dsp_1_U509 fadd_32ns_32ns_32_4_full_dsp_1_U584 fadd_32ns_32ns_32_4_full_dsp_1_U651 fadd_32ns_32ns_32_4_full_dsp_1_U678 fadd_32ns_32ns_32_4_full_dsp_1_U753 fadd_32ns_32ns_32_4_full_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U847 fadd_32ns_32ns_32_4_full_dsp_1_U922 fmul_32ns_32ns_32_3_max_dsp_1_U1260 fmul_32ns_32ns_32_3_max_dsp_1_U1261 fmul_32ns_32ns_32_3_max_dsp_1_U1262 fmul_32ns_32ns_32_3_max_dsp_1_U1263 fmul_32ns_32ns_32_3_max_dsp_1_U1264 fmul_32ns_32ns_32_3_max_dsp_1_U1265 fmul_32ns_32ns_32_3_max_dsp_1_U958 fmul_32ns_32ns_32_3_max_dsp_1_U959 fmul_32ns_32ns_32_3_max_dsp_1_U956 fadd_32ns_32ns_32_4_full_dsp_1_U416 fadd_32ns_32ns_32_4_full_dsp_1_U483 fadd_32ns_32ns_32_4_full_dsp_1_U510 fadd_32ns_32ns_32_4_full_dsp_1_U585 fadd_32ns_32ns_32_4_full_dsp_1_U652 fadd_32ns_32ns_32_4_full_dsp_1_U679 fadd_32ns_32ns_32_4_full_dsp_1_U754 fadd_32ns_32ns_32_4_full_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U848 fadd_32ns_32ns_32_4_full_dsp_1_U923 fmul_32ns_32ns_32_3_max_dsp_1_U1266 fmul_32ns_32ns_32_3_max_dsp_1_U1267 fmul_32ns_32ns_32_3_max_dsp_1_U1268 fmul_32ns_32ns_32_3_max_dsp_1_U1269 fmul_32ns_32ns_32_3_max_dsp_1_U1270 fmul_32ns_32ns_32_3_max_dsp_1_U1271 fmul_32ns_32ns_32_3_max_dsp_1_U960 fmul_32ns_32ns_32_3_max_dsp_1_U961 fmul_32ns_32ns_32_3_max_dsp_1_U957 fadd_32ns_32ns_32_4_full_dsp_1_U417 fadd_32ns_32ns_32_4_full_dsp_1_U484 fadd_32ns_32ns_32_4_full_dsp_1_U511 fadd_32ns_32ns_32_4_full_dsp_1_U586 fadd_32ns_32ns_32_4_full_dsp_1_U653 fadd_32ns_32ns_32_4_full_dsp_1_U680 fadd_32ns_32ns_32_4_full_dsp_1_U755 fadd_32ns_32ns_32_4_full_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U849 fadd_32ns_32ns_32_4_full_dsp_1_U924 fmul_32ns_32ns_32_3_max_dsp_1_U1272 fmul_32ns_32ns_32_3_max_dsp_1_U1273 fmul_32ns_32ns_32_3_max_dsp_1_U1274 fmul_32ns_32ns_32_3_max_dsp_1_U1275 fmul_32ns_32ns_32_3_max_dsp_1_U1276 fmul_32ns_32ns_32_3_max_dsp_1_U1277 fmul_32ns_32ns_32_3_max_dsp_1_U962 fmul_32ns_32ns_32_3_max_dsp_1_U1278 fmul_32ns_32ns_32_3_max_dsp_1_U958 fadd_32ns_32ns_32_4_full_dsp_1_U418 fadd_32ns_32ns_32_4_full_dsp_1_U485 fadd_32ns_32ns_32_4_full_dsp_1_U512 fadd_32ns_32ns_32_4_full_dsp_1_U587 fadd_32ns_32ns_32_4_full_dsp_1_U654 fadd_32ns_32ns_32_4_full_dsp_1_U681 fadd_32ns_32ns_32_4_full_dsp_1_U756 fadd_32ns_32ns_32_4_full_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U850 fadd_32ns_32ns_32_4_full_dsp_1_U925 fmul_32ns_32ns_32_3_max_dsp_1_U1279 fmul_32ns_32ns_32_3_max_dsp_1_U1280 fmul_32ns_32ns_32_3_max_dsp_1_U1281 fmul_32ns_32ns_32_3_max_dsp_1_U1282 fmul_32ns_32ns_32_3_max_dsp_1_U1283 fmul_32ns_32ns_32_3_max_dsp_1_U1284 fmul_32ns_32ns_32_3_max_dsp_1_U1285 fmul_32ns_32ns_32_3_max_dsp_1_U1286 fmul_32ns_32ns_32_3_max_dsp_1_U959 fadd_32ns_32ns_32_4_full_dsp_1_U419 fadd_32ns_32ns_32_4_full_dsp_1_U486 fadd_32ns_32ns_32_4_full_dsp_1_U513 fadd_32ns_32ns_32_4_full_dsp_1_U588 fadd_32ns_32ns_32_4_full_dsp_1_U655 fadd_32ns_32ns_32_4_full_dsp_1_U682 fadd_32ns_32ns_32_4_full_dsp_1_U757 fadd_32ns_32ns_32_4_full_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U851 fadd_32ns_32ns_32_4_full_dsp_1_U926 fmul_32ns_32ns_32_3_max_dsp_1_U1287 fmul_32ns_32ns_32_3_max_dsp_1_U1288 fmul_32ns_32ns_32_3_max_dsp_1_U1289 fmul_32ns_32ns_32_3_max_dsp_1_U1290 fmul_32ns_32ns_32_3_max_dsp_1_U1291 fmul_32ns_32ns_32_3_max_dsp_1_U1292 fmul_32ns_32ns_32_3_max_dsp_1_U1293 fmul_32ns_32ns_32_3_max_dsp_1_U963 fmul_32ns_32ns_32_3_max_dsp_1_U960 fadd_32ns_32ns_32_4_full_dsp_1_U420 fadd_32ns_32ns_32_4_full_dsp_1_U487 fadd_32ns_32ns_32_4_full_dsp_1_U514 fadd_32ns_32ns_32_4_full_dsp_1_U589 fadd_32ns_32ns_32_4_full_dsp_1_U656 fadd_32ns_32ns_32_4_full_dsp_1_U683 fadd_32ns_32ns_32_4_full_dsp_1_U758 fadd_32ns_32ns_32_4_full_dsp_1_U825 fadd_32ns_32ns_32_4_full_dsp_1_U852 fadd_32ns_32ns_32_4_full_dsp_1_U927 fmul_32ns_32ns_32_3_max_dsp_1_U1294 fmul_32ns_32ns_32_3_max_dsp_1_U1295 fmul_32ns_32ns_32_3_max_dsp_1_U1296 fmul_32ns_32ns_32_3_max_dsp_1_U1297 fmul_32ns_32ns_32_3_max_dsp_1_U1298 fmul_32ns_32ns_32_3_max_dsp_1_U1299 fmul_32ns_32ns_32_3_max_dsp_1_U964 fmul_32ns_32ns_32_3_max_dsp_1_U965 fmul_32ns_32ns_32_3_max_dsp_1_U961 fadd_32ns_32ns_32_4_full_dsp_1_U421 fadd_32ns_32ns_32_4_full_dsp_1_U488 fadd_32ns_32ns_32_4_full_dsp_1_U515 fadd_32ns_32ns_32_4_full_dsp_1_U590 fadd_32ns_32ns_32_4_full_dsp_1_U657 fadd_32ns_32ns_32_4_full_dsp_1_U684 fadd_32ns_32ns_32_4_full_dsp_1_U759 fadd_32ns_32ns_32_4_full_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U853 fadd_32ns_32ns_32_4_full_dsp_1_U928 fmul_32ns_32ns_32_3_max_dsp_1_U1300 fmul_32ns_32ns_32_3_max_dsp_1_U1301 fmul_32ns_32ns_32_3_max_dsp_1_U1302 fmul_32ns_32ns_32_3_max_dsp_1_U1303 fmul_32ns_32ns_32_3_max_dsp_1_U1304 fmul_32ns_32ns_32_3_max_dsp_1_U1305 fmul_32ns_32ns_32_3_max_dsp_1_U966 fmul_32ns_32ns_32_3_max_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U962 fadd_32ns_32ns_32_4_full_dsp_1_U422 fadd_32ns_32ns_32_4_full_dsp_1_U489 fadd_32ns_32ns_32_4_full_dsp_1_U516 fadd_32ns_32ns_32_4_full_dsp_1_U591 fadd_32ns_32ns_32_4_full_dsp_1_U658 fadd_32ns_32ns_32_4_full_dsp_1_U685 fadd_32ns_32ns_32_4_full_dsp_1_U760 fadd_32ns_32ns_32_4_full_dsp_1_U827 fadd_32ns_32ns_32_4_full_dsp_1_U854 fadd_32ns_32ns_32_4_full_dsp_1_U929 fmul_32ns_32ns_32_3_max_dsp_1_U1306 fmul_32ns_32ns_32_3_max_dsp_1_U1307 fmul_32ns_32ns_32_3_max_dsp_1_U1308 fmul_32ns_32ns_32_3_max_dsp_1_U1309 fmul_32ns_32ns_32_3_max_dsp_1_U1310 fmul_32ns_32ns_32_3_max_dsp_1_U1311 fmul_32ns_32ns_32_3_max_dsp_1_U968 fmul_32ns_32ns_32_3_max_dsp_1_U1312 fmul_32ns_32ns_32_3_max_dsp_1_U963 fadd_32ns_32ns_32_4_full_dsp_1_U423 fadd_32ns_32ns_32_4_full_dsp_1_U490 fadd_32ns_32ns_32_4_full_dsp_1_U517 fadd_32ns_32ns_32_4_full_dsp_1_U592 fadd_32ns_32ns_32_4_full_dsp_1_U659 fadd_32ns_32ns_32_4_full_dsp_1_U686 fadd_32ns_32ns_32_4_full_dsp_1_U761 fadd_32ns_32ns_32_4_full_dsp_1_U828 fadd_32ns_32ns_32_4_full_dsp_1_U855 fadd_32ns_32ns_32_4_full_dsp_1_U930 fmul_32ns_32ns_32_3_max_dsp_1_U1313 fmul_32ns_32ns_32_3_max_dsp_1_U1314 fmul_32ns_32ns_32_3_max_dsp_1_U1315 fmul_32ns_32ns_32_3_max_dsp_1_U1316 fmul_32ns_32ns_32_3_max_dsp_1_U1317 fmul_32ns_32ns_32_3_max_dsp_1_U1318 fmul_32ns_32ns_32_3_max_dsp_1_U1319 fmul_32ns_32ns_32_3_max_dsp_1_U1320 fmul_32ns_32ns_32_3_max_dsp_1_U964 fadd_32ns_32ns_32_4_full_dsp_1_U424 fadd_32ns_32ns_32_4_full_dsp_1_U491 fadd_32ns_32ns_32_4_full_dsp_1_U518 fadd_32ns_32ns_32_4_full_dsp_1_U593 fadd_32ns_32ns_32_4_full_dsp_1_U660 fadd_32ns_32ns_32_4_full_dsp_1_U687 fadd_32ns_32ns_32_4_full_dsp_1_U762 fadd_32ns_32ns_32_4_full_dsp_1_U829 fadd_32ns_32ns_32_4_full_dsp_1_U856 fadd_32ns_32ns_32_4_full_dsp_1_U931 fmul_32ns_32ns_32_3_max_dsp_1_U1321 fmul_32ns_32ns_32_3_max_dsp_1_U1322 fmul_32ns_32ns_32_3_max_dsp_1_U1323 fmul_32ns_32ns_32_3_max_dsp_1_U1324 fmul_32ns_32ns_32_3_max_dsp_1_U1325 fmul_32ns_32ns_32_3_max_dsp_1_U1326 fmul_32ns_32ns_32_3_max_dsp_1_U1327 fmul_32ns_32ns_32_3_max_dsp_1_U969 fmul_32ns_32ns_32_3_max_dsp_1_U965 fadd_32ns_32ns_32_4_full_dsp_1_U425 fadd_32ns_32ns_32_4_full_dsp_1_U492 fadd_32ns_32ns_32_4_full_dsp_1_U519 fadd_32ns_32ns_32_4_full_dsp_1_U594 fadd_32ns_32ns_32_4_full_dsp_1_U661 fadd_32ns_32ns_32_4_full_dsp_1_U688 fadd_32ns_32ns_32_4_full_dsp_1_U763 fadd_32ns_32ns_32_4_full_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U857 fadd_32ns_32ns_32_4_full_dsp_1_U932 fmul_32ns_32ns_32_3_max_dsp_1_U1328 fmul_32ns_32ns_32_3_max_dsp_1_U1329 fmul_32ns_32ns_32_3_max_dsp_1_U1330 fmul_32ns_32ns_32_3_max_dsp_1_U1331 fmul_32ns_32ns_32_3_max_dsp_1_U1332 fmul_32ns_32ns_32_3_max_dsp_1_U1333 fmul_32ns_32ns_32_3_max_dsp_1_U970 fmul_32ns_32ns_32_3_max_dsp_1_U971 fmul_32ns_32ns_32_3_max_dsp_1_U966 fadd_32ns_32ns_32_4_full_dsp_1_U426 fadd_32ns_32ns_32_4_full_dsp_1_U493 fadd_32ns_32ns_32_4_full_dsp_1_U520 fadd_32ns_32ns_32_4_full_dsp_1_U595 fadd_32ns_32ns_32_4_full_dsp_1_U662 fadd_32ns_32ns_32_4_full_dsp_1_U689 fadd_32ns_32ns_32_4_full_dsp_1_U764 fadd_32ns_32ns_32_4_full_dsp_1_U831 fadd_32ns_32ns_32_4_full_dsp_1_U858 fadd_32ns_32ns_32_4_full_dsp_1_U933 fmul_32ns_32ns_32_3_max_dsp_1_U1334 fmul_32ns_32ns_32_3_max_dsp_1_U1335 fmul_32ns_32ns_32_3_max_dsp_1_U967 fmul_32ns_32ns_32_3_max_dsp_1_U1336 fmul_32ns_32ns_32_3_max_dsp_1_U1337 fmul_32ns_32ns_32_3_max_dsp_1_U972 fmul_32ns_32ns_32_3_max_dsp_1_U973 fmul_32ns_32ns_32_3_max_dsp_1_U974 fmul_32ns_32ns_32_3_max_dsp_1_U968 fadd_32ns_32ns_32_4_full_dsp_1_U427 fadd_32ns_32ns_32_4_full_dsp_1_U494 fadd_32ns_32ns_32_4_full_dsp_1_U521 fadd_32ns_32ns_32_4_full_dsp_1_U596 fadd_32ns_32ns_32_4_full_dsp_1_U663 fadd_32ns_32ns_32_4_full_dsp_1_U690 fadd_32ns_32ns_32_4_full_dsp_1_U765 fadd_32ns_32ns_32_4_full_dsp_1_U832 fadd_32ns_32ns_32_4_full_dsp_1_U859 fadd_32ns_32ns_32_4_full_dsp_1_U934 fmul_32ns_32ns_32_3_max_dsp_1_U1338 fmul_32ns_32ns_32_3_max_dsp_1_U969 fmul_32ns_32ns_32_3_max_dsp_1_U970 fmul_32ns_32ns_32_3_max_dsp_1_U1339 fmul_32ns_32ns_32_3_max_dsp_1_U975 fmul_32ns_32ns_32_3_max_dsp_1_U976 fmul_32ns_32ns_32_3_max_dsp_1_U977 fmul_32ns_32ns_32_3_max_dsp_1_U971 fmul_32ns_32ns_32_3_max_dsp_1_U972 fadd_32ns_32ns_32_4_full_dsp_1_U428 fadd_32ns_32ns_32_4_full_dsp_1_U495 fadd_32ns_32ns_32_4_full_dsp_1_U522 fadd_32ns_32ns_32_4_full_dsp_1_U597 fadd_32ns_32ns_32_4_full_dsp_1_U664 fadd_32ns_32ns_32_4_full_dsp_1_U691 fadd_32ns_32ns_32_4_full_dsp_1_U766 fadd_32ns_32ns_32_4_full_dsp_1_U833 fadd_32ns_32ns_32_4_full_dsp_1_U860 fadd_32ns_32ns_32_4_full_dsp_1_U935 fmul_32ns_32ns_32_3_max_dsp_1_U1340 fmul_32ns_32ns_32_3_max_dsp_1_U1341 fmul_32ns_32ns_32_3_max_dsp_1_U1342 fmul_32ns_32ns_32_3_max_dsp_1_U978 fmul_32ns_32ns_32_3_max_dsp_1_U979 fmul_32ns_32ns_32_3_max_dsp_1_U980 fmul_32ns_32ns_32_3_max_dsp_1_U981 fmul_32ns_32ns_32_3_max_dsp_1_U982 fmul_32ns_32ns_32_3_max_dsp_1_U973 fadd_32ns_32ns_32_4_full_dsp_1_U429 fadd_32ns_32ns_32_4_full_dsp_1_U496 fadd_32ns_32ns_32_4_full_dsp_1_U523 fadd_32ns_32ns_32_4_full_dsp_1_U598 fadd_32ns_32ns_32_4_full_dsp_1_U665 fadd_32ns_32ns_32_4_full_dsp_1_U692 fadd_32ns_32ns_32_4_full_dsp_1_U767 fadd_32ns_32ns_32_4_full_dsp_1_U834 fadd_32ns_32ns_32_4_full_dsp_1_U861 fadd_32ns_32ns_32_4_full_dsp_1_U936 fmul_32ns_32ns_32_3_max_dsp_1_U1343 fmul_32ns_32ns_32_3_max_dsp_1_U1344 fmul_32ns_32ns_32_3_max_dsp_1_U1345 fmul_32ns_32ns_32_3_max_dsp_1_U983 fmul_32ns_32ns_32_3_max_dsp_1_U984 fmul_32ns_32ns_32_3_max_dsp_1_U1346 fmul_32ns_32ns_32_3_max_dsp_1_U985 fmul_32ns_32ns_32_3_max_dsp_1_U986 fmul_32ns_32ns_32_3_max_dsp_1_U974 fadd_32ns_32ns_32_4_full_dsp_1_U430 fadd_32ns_32ns_32_4_full_dsp_1_U497 fadd_32ns_32ns_32_4_full_dsp_1_U524 fadd_32ns_32ns_32_4_full_dsp_1_U599 fadd_32ns_32ns_32_4_full_dsp_1_U666 fadd_32ns_32ns_32_4_full_dsp_1_U693 fadd_32ns_32ns_32_4_full_dsp_1_U768 fadd_32ns_32ns_32_4_full_dsp_1_U835 fadd_32ns_32ns_32_4_full_dsp_1_U862 fadd_32ns_32ns_32_4_full_dsp_1_U937 fmul_32ns_32ns_32_3_max_dsp_1_U1347 fmul_32ns_32ns_32_3_max_dsp_1_U1348 fmul_32ns_32ns_32_3_max_dsp_1_U1349 fmul_32ns_32ns_32_3_max_dsp_1_U987 fmul_32ns_32ns_32_3_max_dsp_1_U1350 fmul_32ns_32ns_32_3_max_dsp_1_U1351 fmul_32ns_32ns_32_3_max_dsp_1_U988 fmul_32ns_32ns_32_3_max_dsp_1_U1352 fmul_32ns_32ns_32_3_max_dsp_1_U975 fadd_32ns_32ns_32_4_full_dsp_1_U431 fadd_32ns_32ns_32_4_full_dsp_1_U498 fadd_32ns_32ns_32_4_full_dsp_1_U525 fadd_32ns_32ns_32_4_full_dsp_1_U600 fadd_32ns_32ns_32_4_full_dsp_1_U667 fadd_32ns_32ns_32_4_full_dsp_1_U694 fadd_32ns_32ns_32_4_full_dsp_1_U769 fadd_32ns_32ns_32_4_full_dsp_1_U836 fadd_32ns_32ns_32_4_full_dsp_1_U863 fadd_32ns_32ns_32_4_full_dsp_1_U938 fmul_32ns_32ns_32_3_max_dsp_1_U1353 fmul_32ns_32ns_32_3_max_dsp_1_U1354 fmul_32ns_32ns_32_3_max_dsp_1_U1355 fmul_32ns_32ns_32_3_max_dsp_1_U1356 fmul_32ns_32ns_32_3_max_dsp_1_U1357 fmul_32ns_32ns_32_3_max_dsp_1_U989 fmul_32ns_32ns_32_3_max_dsp_1_U1358 fmul_32ns_32ns_32_3_max_dsp_1_U1359 fmul_32ns_32ns_32_3_max_dsp_1_U976 fadd_32ns_32ns_32_4_full_dsp_1_U432 fadd_32ns_32ns_32_4_full_dsp_1_U499 fadd_32ns_32ns_32_4_full_dsp_1_U526 fadd_32ns_32ns_32_4_full_dsp_1_U601 fadd_32ns_32ns_32_4_full_dsp_1_U668 fadd_32ns_32ns_32_4_full_dsp_1_U695 fadd_32ns_32ns_32_4_full_dsp_1_U770 fadd_32ns_32ns_32_4_full_dsp_1_U837 fadd_32ns_32ns_32_4_full_dsp_1_U864 fadd_32ns_32ns_32_4_full_dsp_1_U939 fmul_32ns_32ns_32_3_max_dsp_1_U1360 fmul_32ns_32ns_32_3_max_dsp_1_U1361 fmul_32ns_32ns_32_3_max_dsp_1_U1362 fmul_32ns_32ns_32_3_max_dsp_1_U1363 fmul_32ns_32ns_32_3_max_dsp_1_U990 fmul_32ns_32ns_32_3_max_dsp_1_U991 fmul_32ns_32ns_32_3_max_dsp_1_U1364 fmul_32ns_32ns_32_3_max_dsp_1_U992 fmul_32ns_32ns_32_3_max_dsp_1_U977 fadd_32ns_32ns_32_4_full_dsp_1_U433 fadd_32ns_32ns_32_4_full_dsp_1_U500 fadd_32ns_32ns_32_4_full_dsp_1_U527 fadd_32ns_32ns_32_4_full_dsp_1_U602 fadd_32ns_32ns_32_4_full_dsp_1_U669 fadd_32ns_32ns_32_4_full_dsp_1_U696 fadd_32ns_32ns_32_4_full_dsp_1_U771 fadd_32ns_32ns_32_4_full_dsp_1_U838 fadd_32ns_32ns_32_4_full_dsp_1_U865 fadd_32ns_32ns_32_4_full_dsp_1_U940 fmul_32ns_32ns_32_3_max_dsp_1_U1365 fmul_32ns_32ns_32_3_max_dsp_1_U1366 fmul_32ns_32ns_32_3_max_dsp_1_U1367 fmul_32ns_32ns_32_3_max_dsp_1_U993 fmul_32ns_32ns_32_3_max_dsp_1_U994 fmul_32ns_32ns_32_3_max_dsp_1_U995 fmul_32ns_32ns_32_3_max_dsp_1_U996 fmul_32ns_32ns_32_3_max_dsp_1_U997 fmul_32ns_32ns_32_3_max_dsp_1_U978 fadd_32ns_32ns_32_4_full_dsp_1_U434 fadd_32ns_32ns_32_4_full_dsp_1_U501 fadd_32ns_32ns_32_4_full_dsp_1_U528 fadd_32ns_32ns_32_4_full_dsp_1_U603 fadd_32ns_32ns_32_4_full_dsp_1_U670 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U772 fadd_32ns_32ns_32_4_full_dsp_1_U839 fadd_32ns_32ns_32_4_full_dsp_1_U866 fadd_32ns_32ns_32_4_full_dsp_1_U884 fmul_32ns_32ns_32_3_max_dsp_1_U1368 fmul_32ns_32ns_32_3_max_dsp_1_U1369 fmul_32ns_32ns_32_3_max_dsp_1_U1370 fmul_32ns_32ns_32_3_max_dsp_1_U998 fmul_32ns_32ns_32_3_max_dsp_1_U999 fmul_32ns_32ns_32_3_max_dsp_1_U1371 fmul_32ns_32ns_32_3_max_dsp_1_U1000 fmul_32ns_32ns_32_3_max_dsp_1_U1001 fmul_32ns_32ns_32_3_max_dsp_1_U979 fadd_32ns_32ns_32_4_full_dsp_1_U435 fadd_32ns_32ns_32_4_full_dsp_1_U502 fadd_32ns_32ns_32_4_full_dsp_1_U529 fadd_32ns_32ns_32_4_full_dsp_1_U604 fadd_32ns_32ns_32_4_full_dsp_1_U671 fadd_32ns_32ns_32_4_full_dsp_1_U698 fadd_32ns_32ns_32_4_full_dsp_1_U773 fadd_32ns_32ns_32_4_full_dsp_1_U840 fadd_32ns_32ns_32_4_full_dsp_1_U867 fadd_32ns_32ns_32_4_full_dsp_1_U885 fmul_32ns_32ns_32_3_max_dsp_1_U1372 fmul_32ns_32ns_32_3_max_dsp_1_U1373 fmul_32ns_32ns_32_3_max_dsp_1_U1374 fmul_32ns_32ns_32_3_max_dsp_1_U1002 fmul_32ns_32ns_32_3_max_dsp_1_U1375 fmul_32ns_32ns_32_3_max_dsp_1_U1376 fmul_32ns_32ns_32_3_max_dsp_1_U1003 fmul_32ns_32ns_32_3_max_dsp_1_U1377 fmul_32ns_32ns_32_3_max_dsp_1_U980 fadd_32ns_32ns_32_4_full_dsp_1_U436 fadd_32ns_32ns_32_4_full_dsp_1_U503 fadd_32ns_32ns_32_4_full_dsp_1_U530 fadd_32ns_32ns_32_4_full_dsp_1_U605 fadd_32ns_32ns_32_4_full_dsp_1_U672 fadd_32ns_32ns_32_4_full_dsp_1_U699 fadd_32ns_32ns_32_4_full_dsp_1_U774 fadd_32ns_32ns_32_4_full_dsp_1_U841 fadd_32ns_32ns_32_4_full_dsp_1_U868 fadd_32ns_32ns_32_4_full_dsp_1_U886 fmul_32ns_32ns_32_3_max_dsp_1_U1378 fmul_32ns_32ns_32_3_max_dsp_1_U1379 fmul_32ns_32ns_32_3_max_dsp_1_U1380 fmul_32ns_32ns_32_3_max_dsp_1_U1381 fmul_32ns_32ns_32_3_max_dsp_1_U1382 fmul_32ns_32ns_32_3_max_dsp_1_U1004 fmul_32ns_32ns_32_3_max_dsp_1_U1383 fmul_32ns_32ns_32_3_max_dsp_1_U1384 fmul_32ns_32ns_32_3_max_dsp_1_U981 fadd_32ns_32ns_32_4_full_dsp_1_U437 fadd_32ns_32ns_32_4_full_dsp_1_U504 fadd_32ns_32ns_32_4_full_dsp_1_U531 fadd_32ns_32ns_32_4_full_dsp_1_U606 fadd_32ns_32ns_32_4_full_dsp_1_U673 fadd_32ns_32ns_32_4_full_dsp_1_U700 fadd_32ns_32ns_32_4_full_dsp_1_U775 fadd_32ns_32ns_32_4_full_dsp_1_U842 fadd_32ns_32ns_32_4_full_dsp_1_U869 fadd_32ns_32ns_32_4_full_dsp_1_U887 fmul_32ns_32ns_32_3_max_dsp_1_U1385 fmul_32ns_32ns_32_3_max_dsp_1_U1386 fmul_32ns_32ns_32_3_max_dsp_1_U1387 fmul_32ns_32ns_32_3_max_dsp_1_U1388 fmul_32ns_32ns_32_3_max_dsp_1_U1005 fmul_32ns_32ns_32_3_max_dsp_1_U1006 fmul_32ns_32ns_32_3_max_dsp_1_U1389 fmul_32ns_32ns_32_3_max_dsp_1_U1007 fmul_32ns_32ns_32_3_max_dsp_1_U982 fadd_32ns_32ns_32_4_full_dsp_1_U438 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U532 fadd_32ns_32ns_32_4_full_dsp_1_U607 fadd_32ns_32ns_32_4_full_dsp_1_U674 fadd_32ns_32ns_32_4_full_dsp_1_U701 fadd_32ns_32ns_32_4_full_dsp_1_U776 fadd_32ns_32ns_32_4_full_dsp_1_U843 fadd_32ns_32ns_32_4_full_dsp_1_U870 fadd_32ns_32ns_32_4_full_dsp_1_U888 fmul_32ns_32ns_32_3_max_dsp_1_U1390 fmul_32ns_32ns_32_3_max_dsp_1_U1391 fmul_32ns_32ns_32_3_max_dsp_1_U1392 fmul_32ns_32ns_32_3_max_dsp_1_U1008 fmul_32ns_32ns_32_3_max_dsp_1_U1009 fmul_32ns_32ns_32_3_max_dsp_1_U1010 fmul_32ns_32ns_32_3_max_dsp_1_U1011 fmul_32ns_32ns_32_3_max_dsp_1_U1012 fmul_32ns_32ns_32_3_max_dsp_1_U983 fadd_32ns_32ns_32_4_full_dsp_1_U439 fadd_32ns_32ns_32_4_full_dsp_1_U506 fadd_32ns_32ns_32_4_full_dsp_1_U533 fadd_32ns_32ns_32_4_full_dsp_1_U608 fadd_32ns_32ns_32_4_full_dsp_1_U675 fadd_32ns_32ns_32_4_full_dsp_1_U702 fadd_32ns_32ns_32_4_full_dsp_1_U777 fadd_32ns_32ns_32_4_full_dsp_1_U844 fadd_32ns_32ns_32_4_full_dsp_1_U871 fadd_32ns_32ns_32_4_full_dsp_1_U889 fmul_32ns_32ns_32_3_max_dsp_1_U1393 fmul_32ns_32ns_32_3_max_dsp_1_U1394 fmul_32ns_32ns_32_3_max_dsp_1_U1013 fmul_32ns_32ns_32_3_max_dsp_1_U1014 fmul_32ns_32ns_32_3_max_dsp_1_U1015 fmul_32ns_32ns_32_3_max_dsp_1_U984 fmul_32ns_32ns_32_3_max_dsp_1_U1016 fmul_32ns_32ns_32_3_max_dsp_1_U1017 fmul_32ns_32ns_32_3_max_dsp_1_U985 fadd_32ns_32ns_32_4_full_dsp_1_U440 fadd_32ns_32ns_32_4_full_dsp_1_U507 fadd_32ns_32ns_32_4_full_dsp_1_U534 fadd_32ns_32ns_32_4_full_dsp_1_U609 fadd_32ns_32ns_32_4_full_dsp_1_U676 fadd_32ns_32ns_32_4_full_dsp_1_U703 fadd_32ns_32ns_32_4_full_dsp_1_U778 fadd_32ns_32ns_32_4_full_dsp_1_U845 fadd_32ns_32ns_32_4_full_dsp_1_U872 fadd_32ns_32ns_32_4_full_dsp_1_U890 fmul_32ns_32ns_32_3_max_dsp_1_U1395 fmul_32ns_32ns_32_3_max_dsp_1_U1018 fmul_32ns_32ns_32_3_max_dsp_1_U1019 fmul_32ns_32ns_32_3_max_dsp_1_U1020 fmul_32ns_32ns_32_3_max_dsp_1_U986 fmul_32ns_32ns_32_3_max_dsp_1_U987 fmul_32ns_32ns_32_3_max_dsp_1_U1021 fmul_32ns_32ns_32_3_max_dsp_1_U988 fmul_32ns_32ns_32_3_max_dsp_1_U989 fadd_32ns_32ns_32_4_full_dsp_1_U441 fadd_32ns_32ns_32_4_full_dsp_1_U508 fadd_32ns_32ns_32_4_full_dsp_1_U535 fadd_32ns_32ns_32_4_full_dsp_1_U610 fadd_32ns_32ns_32_4_full_dsp_1_U677 fadd_32ns_32ns_32_4_full_dsp_1_U704 fadd_32ns_32ns_32_4_full_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U846 fadd_32ns_32ns_32_4_full_dsp_1_U873 fadd_32ns_32ns_32_4_full_dsp_1_U891 fmul_32ns_32ns_32_3_max_dsp_1_U1022 fmul_32ns_32ns_32_3_max_dsp_1_U1023 fmul_32ns_32ns_32_3_max_dsp_1_U1024 fmul_32ns_32ns_32_3_max_dsp_1_U1025 fmul_32ns_32ns_32_3_max_dsp_1_U1026 fmul_32ns_32ns_32_3_max_dsp_1_U1027 fmul_32ns_32ns_32_3_max_dsp_1_U1028 fmul_32ns_32ns_32_3_max_dsp_1_U1029 fmul_32ns_32ns_32_3_max_dsp_1_U990 fadd_32ns_32ns_32_4_full_dsp_1_U404 fadd_32ns_32ns_32_4_full_dsp_1_U479 fadd_32ns_32ns_32_4_full_dsp_1_U546 fadd_32ns_32ns_32_4_full_dsp_1_U573 fadd_32ns_32ns_32_4_full_dsp_1_U648 fadd_32ns_32ns_32_4_full_dsp_1_U715 fadd_32ns_32ns_32_4_full_dsp_1_U742 fadd_32ns_32ns_32_4_full_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U892 fmul_32ns_32ns_32_3_max_dsp_1_U1030 fmul_32ns_32ns_32_3_max_dsp_1_U1031 fmul_32ns_32ns_32_3_max_dsp_1_U1396 fmul_32ns_32ns_32_3_max_dsp_1_U1032 fmul_32ns_32ns_32_3_max_dsp_1_U1033 fmul_32ns_32ns_32_3_max_dsp_1_U1397 fmul_32ns_32ns_32_3_max_dsp_1_U1034 fmul_32ns_32ns_32_3_max_dsp_1_U1035 fmul_32ns_32ns_32_3_max_dsp_1_U991 fadd_32ns_32ns_32_4_full_dsp_1_U378 fadd_32ns_32ns_32_4_full_dsp_1_U405 fadd_32ns_32ns_32_4_full_dsp_1_U480 fadd_32ns_32ns_32_4_full_dsp_1_U547 fadd_32ns_32ns_32_4_full_dsp_1_U574 fadd_32ns_32ns_32_4_full_dsp_1_U649 fadd_32ns_32ns_32_4_full_dsp_1_U716 fadd_32ns_32ns_32_4_full_dsp_1_U743 fadd_32ns_32ns_32_4_full_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U893 fmul_32ns_32ns_32_3_max_dsp_1_U1036 fmul_32ns_32ns_32_3_max_dsp_1_U1398 fmul_32ns_32ns_32_3_max_dsp_1_U1399 fmul_32ns_32ns_32_3_max_dsp_1_U1037 fmul_32ns_32ns_32_3_max_dsp_1_U1400 fmul_32ns_32ns_32_3_max_dsp_1_U1401 fmul_32ns_32ns_32_3_max_dsp_1_U1038 fmul_32ns_32ns_32_3_max_dsp_1_U1039 fmul_32ns_32ns_32_3_max_dsp_1_U992 fadd_32ns_32ns_32_4_full_dsp_1_U379 fadd_32ns_32ns_32_4_full_dsp_1_U406 fadd_32ns_32ns_32_4_full_dsp_1_U481 fadd_32ns_32ns_32_4_full_dsp_1_U548 fadd_32ns_32ns_32_4_full_dsp_1_U575 fadd_32ns_32ns_32_4_full_dsp_1_U650 fadd_32ns_32ns_32_4_full_dsp_1_U717 fadd_32ns_32ns_32_4_full_dsp_1_U744 fadd_32ns_32ns_32_4_full_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U894 fmul_32ns_32ns_32_3_max_dsp_1_U1402 fmul_32ns_32ns_32_3_max_dsp_1_U1403 fmul_32ns_32ns_32_3_max_dsp_1_U1040 fmul_32ns_32ns_32_3_max_dsp_1_U1404 fmul_32ns_32ns_32_3_max_dsp_1_U1405 fmul_32ns_32ns_32_3_max_dsp_1_U1041 fmul_32ns_32ns_32_3_max_dsp_1_U1042 fmul_32ns_32ns_32_3_max_dsp_1_U1043 fmul_32ns_32ns_32_3_max_dsp_1_U993 fadd_32ns_32ns_32_4_full_dsp_1_U442 fadd_32ns_32ns_32_4_full_dsp_1_U509 fadd_32ns_32ns_32_4_full_dsp_1_U536 fadd_32ns_32ns_32_4_full_dsp_1_U611 fadd_32ns_32ns_32_4_full_dsp_1_U678 fadd_32ns_32ns_32_4_full_dsp_1_U705 fadd_32ns_32ns_32_4_full_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U847 fadd_32ns_32ns_32_4_full_dsp_1_U874 fadd_32ns_32ns_32_4_full_dsp_1_U895 fmul_32ns_32ns_32_3_max_dsp_1_U1406 fmul_32ns_32ns_32_3_max_dsp_1_U1044 fmul_32ns_32ns_32_3_max_dsp_1_U1045 fmul_32ns_32ns_32_3_max_dsp_1_U1407 fmul_32ns_32ns_32_3_max_dsp_1_U1046 fmul_32ns_32ns_32_3_max_dsp_1_U1047 fmul_32ns_32ns_32_3_max_dsp_1_U1048 fmul_32ns_32ns_32_3_max_dsp_1_U1049 fmul_32ns_32ns_32_3_max_dsp_1_U994 fadd_32ns_32ns_32_4_full_dsp_1_U443 fadd_32ns_32ns_32_4_full_dsp_1_U510 fadd_32ns_32ns_32_4_full_dsp_1_U537 fadd_32ns_32ns_32_4_full_dsp_1_U612 fadd_32ns_32ns_32_4_full_dsp_1_U679 fadd_32ns_32ns_32_4_full_dsp_1_U706 fadd_32ns_32ns_32_4_full_dsp_1_U781 fadd_32ns_32ns_32_4_full_dsp_1_U848 fadd_32ns_32ns_32_4_full_dsp_1_U875 fadd_32ns_32ns_32_4_full_dsp_1_U896 fmul_32ns_32ns_32_3_max_dsp_1_U1050 fmul_32ns_32ns_32_3_max_dsp_1_U1051 fmul_32ns_32ns_32_3_max_dsp_1_U1052 fmul_32ns_32ns_32_3_max_dsp_1_U1053 fmul_32ns_32ns_32_3_max_dsp_1_U1054 fmul_32ns_32ns_32_3_max_dsp_1_U1055 fmul_32ns_32ns_32_3_max_dsp_1_U1056 fmul_32ns_32ns_32_3_max_dsp_1_U1057 fmul_32ns_32ns_32_3_max_dsp_1_U995 fadd_32ns_32ns_32_4_full_dsp_1_U380 fadd_32ns_32ns_32_4_full_dsp_1_U407 fadd_32ns_32ns_32_4_full_dsp_1_U482 fadd_32ns_32ns_32_4_full_dsp_1_U549 fadd_32ns_32ns_32_4_full_dsp_1_U576 fadd_32ns_32ns_32_4_full_dsp_1_U651 fadd_32ns_32ns_32_4_full_dsp_1_U718 fadd_32ns_32ns_32_4_full_dsp_1_U745 fadd_32ns_32ns_32_4_full_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U897 fmul_32ns_32ns_32_3_max_dsp_1_U1058 fmul_32ns_32ns_32_3_max_dsp_1_U1059 fmul_32ns_32ns_32_3_max_dsp_1_U1408 fmul_32ns_32ns_32_3_max_dsp_1_U1060 fmul_32ns_32ns_32_3_max_dsp_1_U1061 fmul_32ns_32ns_32_3_max_dsp_1_U1409 fmul_32ns_32ns_32_3_max_dsp_1_U1062 fmul_32ns_32ns_32_3_max_dsp_1_U1063 fmul_32ns_32ns_32_3_max_dsp_1_U996 fadd_32ns_32ns_32_4_full_dsp_1_U381 fadd_32ns_32ns_32_4_full_dsp_1_U408 fadd_32ns_32ns_32_4_full_dsp_1_U483 fadd_32ns_32ns_32_4_full_dsp_1_U550 fadd_32ns_32ns_32_4_full_dsp_1_U577 fadd_32ns_32ns_32_4_full_dsp_1_U652 fadd_32ns_32ns_32_4_full_dsp_1_U719 fadd_32ns_32ns_32_4_full_dsp_1_U746 fadd_32ns_32ns_32_4_full_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U898 fmul_32ns_32ns_32_3_max_dsp_1_U1064 fmul_32ns_32ns_32_3_max_dsp_1_U1410 fmul_32ns_32ns_32_3_max_dsp_1_U1411 fmul_32ns_32ns_32_3_max_dsp_1_U1065 fmul_32ns_32ns_32_3_max_dsp_1_U1412 fmul_32ns_32ns_32_3_max_dsp_1_U1413 fmul_32ns_32ns_32_3_max_dsp_1_U1066 fmul_32ns_32ns_32_3_max_dsp_1_U1414 fmul_32ns_32ns_32_3_max_dsp_1_U997 fadd_32ns_32ns_32_4_full_dsp_1_U382 fadd_32ns_32ns_32_4_full_dsp_1_U409 fadd_32ns_32ns_32_4_full_dsp_1_U484 fadd_32ns_32ns_32_4_full_dsp_1_U551 fadd_32ns_32ns_32_4_full_dsp_1_U578 fadd_32ns_32ns_32_4_full_dsp_1_U653 fadd_32ns_32ns_32_4_full_dsp_1_U720 fadd_32ns_32ns_32_4_full_dsp_1_U747 fadd_32ns_32ns_32_4_full_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U899 fmul_32ns_32ns_32_3_max_dsp_1_U1415 fmul_32ns_32ns_32_3_max_dsp_1_U1416 fmul_32ns_32ns_32_3_max_dsp_1_U1067 fmul_32ns_32ns_32_3_max_dsp_1_U1417 fmul_32ns_32ns_32_3_max_dsp_1_U1418 fmul_32ns_32ns_32_3_max_dsp_1_U1068 fmul_32ns_32ns_32_3_max_dsp_1_U1419 fmul_32ns_32ns_32_3_max_dsp_1_U1420 fmul_32ns_32ns_32_3_max_dsp_1_U998 fadd_32ns_32ns_32_4_full_dsp_1_U444 fadd_32ns_32ns_32_4_full_dsp_1_U511 fadd_32ns_32ns_32_4_full_dsp_1_U538 fadd_32ns_32ns_32_4_full_dsp_1_U613 fadd_32ns_32ns_32_4_full_dsp_1_U680 fadd_32ns_32ns_32_4_full_dsp_1_U707 fadd_32ns_32ns_32_4_full_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U849 fadd_32ns_32ns_32_4_full_dsp_1_U876 fadd_32ns_32ns_32_4_full_dsp_1_U900 fmul_32ns_32ns_32_3_max_dsp_1_U1421 fmul_32ns_32ns_32_3_max_dsp_1_U1069 fmul_32ns_32ns_32_3_max_dsp_1_U1070 fmul_32ns_32ns_32_3_max_dsp_1_U1422 fmul_32ns_32ns_32_3_max_dsp_1_U1071 fmul_32ns_32ns_32_3_max_dsp_1_U1072 fmul_32ns_32ns_32_3_max_dsp_1_U1423 fmul_32ns_32ns_32_3_max_dsp_1_U1073 fmul_32ns_32ns_32_3_max_dsp_1_U999 fadd_32ns_32ns_32_4_full_dsp_1_U445 fadd_32ns_32ns_32_4_full_dsp_1_U512 fadd_32ns_32ns_32_4_full_dsp_1_U539 fadd_32ns_32ns_32_4_full_dsp_1_U614 fadd_32ns_32ns_32_4_full_dsp_1_U681 fadd_32ns_32ns_32_4_full_dsp_1_U708 fadd_32ns_32ns_32_4_full_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U850 fadd_32ns_32ns_32_4_full_dsp_1_U877 fadd_32ns_32ns_32_4_full_dsp_1_U901 fmul_32ns_32ns_32_3_max_dsp_1_U1074 fmul_32ns_32ns_32_3_max_dsp_1_U1075 fmul_32ns_32ns_32_3_max_dsp_1_U1076 fmul_32ns_32ns_32_3_max_dsp_1_U1077 fmul_32ns_32ns_32_3_max_dsp_1_U1078 fmul_32ns_32ns_32_3_max_dsp_1_U1079 fmul_32ns_32ns_32_3_max_dsp_1_U1080 fmul_32ns_32ns_32_3_max_dsp_1_U1081 fmul_32ns_32ns_32_3_max_dsp_1_U1000 fadd_32ns_32ns_32_4_full_dsp_1_U383 fadd_32ns_32ns_32_4_full_dsp_1_U410 fadd_32ns_32ns_32_4_full_dsp_1_U485 fadd_32ns_32ns_32_4_full_dsp_1_U552 fadd_32ns_32ns_32_4_full_dsp_1_U579 fadd_32ns_32ns_32_4_full_dsp_1_U654 fadd_32ns_32ns_32_4_full_dsp_1_U721 fadd_32ns_32ns_32_4_full_dsp_1_U748 fadd_32ns_32ns_32_4_full_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U902 fmul_32ns_32ns_32_3_max_dsp_1_U1082 fmul_32ns_32ns_32_3_max_dsp_1_U1083 fmul_32ns_32ns_32_3_max_dsp_1_U1001 fmul_32ns_32ns_32_3_max_dsp_1_U1084 fmul_32ns_32ns_32_3_max_dsp_1_U1085 fmul_32ns_32ns_32_3_max_dsp_1_U1002 fmul_32ns_32ns_32_3_max_dsp_1_U1086 fmul_32ns_32ns_32_3_max_dsp_1_U1087 fmul_32ns_32ns_32_3_max_dsp_1_U1003 fadd_32ns_32ns_32_4_full_dsp_1_U384 fadd_32ns_32ns_32_4_full_dsp_1_U411 fadd_32ns_32ns_32_4_full_dsp_1_U486 fadd_32ns_32ns_32_4_full_dsp_1_U553 fadd_32ns_32ns_32_4_full_dsp_1_U580 fadd_32ns_32ns_32_4_full_dsp_1_U655 fadd_32ns_32ns_32_4_full_dsp_1_U722 fadd_32ns_32ns_32_4_full_dsp_1_U749 fadd_32ns_32ns_32_4_full_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U903 fmul_32ns_32ns_32_3_max_dsp_1_U1088 fmul_32ns_32ns_32_3_max_dsp_1_U1004 fmul_32ns_32ns_32_3_max_dsp_1_U1005 fmul_32ns_32ns_32_3_max_dsp_1_U1089 fmul_32ns_32ns_32_3_max_dsp_1_U1006 fmul_32ns_32ns_32_3_max_dsp_1_U1007 fmul_32ns_32ns_32_3_max_dsp_1_U1090 fmul_32ns_32ns_32_3_max_dsp_1_U1008 fmul_32ns_32ns_32_3_max_dsp_1_U1009 fadd_32ns_32ns_32_4_full_dsp_1_U385 fadd_32ns_32ns_32_4_full_dsp_1_U412 fadd_32ns_32ns_32_4_full_dsp_1_U487 fadd_32ns_32ns_32_4_full_dsp_1_U554 fadd_32ns_32ns_32_4_full_dsp_1_U581 fadd_32ns_32ns_32_4_full_dsp_1_U656 fadd_32ns_32ns_32_4_full_dsp_1_U723 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U825 fadd_32ns_32ns_32_4_full_dsp_1_U904 fmul_32ns_32ns_32_3_max_dsp_1_U1091 fmul_32ns_32ns_32_3_max_dsp_1_U1092 fmul_32ns_32ns_32_3_max_dsp_1_U1093 fmul_32ns_32ns_32_3_max_dsp_1_U1094 fmul_32ns_32ns_32_3_max_dsp_1_U1095 fmul_32ns_32ns_32_3_max_dsp_1_U1096 fmul_32ns_32ns_32_3_max_dsp_1_U1097 fmul_32ns_32ns_32_3_max_dsp_1_U1098 fmul_32ns_32ns_32_3_max_dsp_1_U1010 fadd_32ns_32ns_32_4_full_dsp_1_U386 fadd_32ns_32ns_32_4_full_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U488 fadd_32ns_32ns_32_4_full_dsp_1_U555 fadd_32ns_32ns_32_4_full_dsp_1_U582 fadd_32ns_32ns_32_4_full_dsp_1_U657 fadd_32ns_32ns_32_4_full_dsp_1_U724 fadd_32ns_32ns_32_4_full_dsp_1_U751 fadd_32ns_32ns_32_4_full_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U905 fmul_32ns_32ns_32_3_max_dsp_1_U1099 fmul_32ns_32ns_32_3_max_dsp_1_U1100 fmul_32ns_32ns_32_3_max_dsp_1_U1424 fmul_32ns_32ns_32_3_max_dsp_1_U1101 fmul_32ns_32ns_32_3_max_dsp_1_U1102 fmul_32ns_32ns_32_3_max_dsp_1_U1103 fmul_32ns_32ns_32_3_max_dsp_1_U1104 fmul_32ns_32ns_32_3_max_dsp_1_U1105 fmul_32ns_32ns_32_3_max_dsp_1_U1011 fadd_32ns_32ns_32_4_full_dsp_1_U387 fadd_32ns_32ns_32_4_full_dsp_1_U414 fadd_32ns_32ns_32_4_full_dsp_1_U489 fadd_32ns_32ns_32_4_full_dsp_1_U556 fadd_32ns_32ns_32_4_full_dsp_1_U583 fadd_32ns_32ns_32_4_full_dsp_1_U658 fadd_32ns_32ns_32_4_full_dsp_1_U725 fadd_32ns_32ns_32_4_full_dsp_1_U752 fadd_32ns_32ns_32_4_full_dsp_1_U827 fadd_32ns_32ns_32_4_full_dsp_1_U906 fmul_32ns_32ns_32_3_max_dsp_1_U1106 fmul_32ns_32ns_32_3_max_dsp_1_U1425 fmul_32ns_32ns_32_3_max_dsp_1_U1426 fmul_32ns_32ns_32_3_max_dsp_1_U1107 fmul_32ns_32ns_32_3_max_dsp_1_U1108 fmul_32ns_32ns_32_3_max_dsp_1_U1109 fmul_32ns_32ns_32_3_max_dsp_1_U1110 fmul_32ns_32ns_32_3_max_dsp_1_U1111 fmul_32ns_32ns_32_3_max_dsp_1_U1012 fadd_32ns_32ns_32_4_full_dsp_1_U388 fadd_32ns_32ns_32_4_full_dsp_1_U415 fadd_32ns_32ns_32_4_full_dsp_1_U490 fadd_32ns_32ns_32_4_full_dsp_1_U557 fadd_32ns_32ns_32_4_full_dsp_1_U584 fadd_32ns_32ns_32_4_full_dsp_1_U659 fadd_32ns_32ns_32_4_full_dsp_1_U726 fadd_32ns_32ns_32_4_full_dsp_1_U753 fadd_32ns_32ns_32_4_full_dsp_1_U828 fadd_32ns_32ns_32_4_full_dsp_1_U907 fmul_32ns_32ns_32_3_max_dsp_1_U1427 fmul_32ns_32ns_32_3_max_dsp_1_U1428 fmul_32ns_32ns_32_3_max_dsp_1_U1112 fmul_32ns_32ns_32_3_max_dsp_1_U1113 fmul_32ns_32ns_32_3_max_dsp_1_U1114 fmul_32ns_32ns_32_3_max_dsp_1_U1115 fmul_32ns_32ns_32_3_max_dsp_1_U1116 fmul_32ns_32ns_32_3_max_dsp_1_U1117 fmul_32ns_32ns_32_3_max_dsp_1_U1013 fadd_32ns_32ns_32_4_full_dsp_1_U446 fadd_32ns_32ns_32_4_full_dsp_1_U513 fadd_32ns_32ns_32_4_full_dsp_1_U540 fadd_32ns_32ns_32_4_full_dsp_1_U615 fadd_32ns_32ns_32_4_full_dsp_1_U682 fadd_32ns_32ns_32_4_full_dsp_1_U709 fadd_32ns_32ns_32_4_full_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U851 fadd_32ns_32ns_32_4_full_dsp_1_U878 fadd_32ns_32ns_32_4_full_dsp_1_U908 fmul_32ns_32ns_32_3_max_dsp_1_U1429 fmul_32ns_32ns_32_3_max_dsp_1_U1118 fmul_32ns_32ns_32_3_max_dsp_1_U1119 fmul_32ns_32ns_32_3_max_dsp_1_U1120 fmul_32ns_32ns_32_3_max_dsp_1_U1121 fmul_32ns_32ns_32_3_max_dsp_1_U1122 fmul_32ns_32ns_32_3_max_dsp_1_U1123 fmul_32ns_32ns_32_3_max_dsp_1_U1124 fmul_32ns_32ns_32_3_max_dsp_1_U1014 fadd_32ns_32ns_32_4_full_dsp_1_U447 fadd_32ns_32ns_32_4_full_dsp_1_U514 fadd_32ns_32ns_32_4_full_dsp_1_U541 fadd_32ns_32ns_32_4_full_dsp_1_U616 fadd_32ns_32ns_32_4_full_dsp_1_U683 fadd_32ns_32ns_32_4_full_dsp_1_U710 fadd_32ns_32ns_32_4_full_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U852 fadd_32ns_32ns_32_4_full_dsp_1_U879 fadd_32ns_32ns_32_4_full_dsp_1_U909 fmul_32ns_32ns_32_3_max_dsp_1_U1125 fmul_32ns_32ns_32_3_max_dsp_1_U1126 fmul_32ns_32ns_32_3_max_dsp_1_U1127 fmul_32ns_32ns_32_3_max_dsp_1_U1128 fmul_32ns_32ns_32_3_max_dsp_1_U1129 fmul_32ns_32ns_32_3_max_dsp_1_U1130 fmul_32ns_32ns_32_3_max_dsp_1_U1131 fmul_32ns_32ns_32_3_max_dsp_1_U1132 fmul_32ns_32ns_32_3_max_dsp_1_U1015 fadd_32ns_32ns_32_4_full_dsp_1_U389 fadd_32ns_32ns_32_4_full_dsp_1_U416 fadd_32ns_32ns_32_4_full_dsp_1_U491 fadd_32ns_32ns_32_4_full_dsp_1_U558 fadd_32ns_32ns_32_4_full_dsp_1_U585 fadd_32ns_32ns_32_4_full_dsp_1_U660 fadd_32ns_32ns_32_4_full_dsp_1_U727 fadd_32ns_32ns_32_4_full_dsp_1_U754 fadd_32ns_32ns_32_4_full_dsp_1_U829 fadd_32ns_32ns_32_4_full_dsp_1_U910 fmul_32ns_32ns_32_3_max_dsp_1_U1133 fmul_32ns_32ns_32_3_max_dsp_1_U1134 fmul_32ns_32ns_32_3_max_dsp_1_U1430 fmul_32ns_32ns_32_3_max_dsp_1_U1135 fmul_32ns_32ns_32_3_max_dsp_1_U1136 fmul_32ns_32ns_32_3_max_dsp_1_U1431 fmul_32ns_32ns_32_3_max_dsp_1_U1137 fmul_32ns_32ns_32_3_max_dsp_1_U1138 fmul_32ns_32ns_32_3_max_dsp_1_U1016 fadd_32ns_32ns_32_4_full_dsp_1_U390 fadd_32ns_32ns_32_4_full_dsp_1_U417 fadd_32ns_32ns_32_4_full_dsp_1_U492 fadd_32ns_32ns_32_4_full_dsp_1_U559 fadd_32ns_32ns_32_4_full_dsp_1_U586 fadd_32ns_32ns_32_4_full_dsp_1_U661 fadd_32ns_32ns_32_4_full_dsp_1_U728 fadd_32ns_32ns_32_4_full_dsp_1_U755 fadd_32ns_32ns_32_4_full_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U911 fmul_32ns_32ns_32_3_max_dsp_1_U1139 fmul_32ns_32ns_32_3_max_dsp_1_U1432 fmul_32ns_32ns_32_3_max_dsp_1_U1433 fmul_32ns_32ns_32_3_max_dsp_1_U1140 fmul_32ns_32ns_32_3_max_dsp_1_U1434 fmul_32ns_32ns_32_3_max_dsp_1_U1435 fmul_32ns_32ns_32_3_max_dsp_1_U1141 fmul_32ns_32ns_32_3_max_dsp_1_U1142 fmul_32ns_32ns_32_3_max_dsp_1_U1017 fadd_32ns_32ns_32_4_full_dsp_1_U391 fadd_32ns_32ns_32_4_full_dsp_1_U418 fadd_32ns_32ns_32_4_full_dsp_1_U493 fadd_32ns_32ns_32_4_full_dsp_1_U560 fadd_32ns_32ns_32_4_full_dsp_1_U587 fadd_32ns_32ns_32_4_full_dsp_1_U662 fadd_32ns_32ns_32_4_full_dsp_1_U729 fadd_32ns_32ns_32_4_full_dsp_1_U756 fadd_32ns_32ns_32_4_full_dsp_1_U831 fadd_32ns_32ns_32_4_full_dsp_1_U912 fmul_32ns_32ns_32_3_max_dsp_1_U1436 fmul_32ns_32ns_32_3_max_dsp_1_U1437 fmul_32ns_32ns_32_3_max_dsp_1_U1143 fmul_32ns_32ns_32_3_max_dsp_1_U1438 fmul_32ns_32ns_32_3_max_dsp_1_U1439 fmul_32ns_32ns_32_3_max_dsp_1_U1144 fmul_32ns_32ns_32_3_max_dsp_1_U1145 fmul_32ns_32ns_32_3_max_dsp_1_U1146 fmul_32ns_32ns_32_3_max_dsp_1_U1018 fadd_32ns_32ns_32_4_full_dsp_1_U448 fadd_32ns_32ns_32_4_full_dsp_1_U515 fadd_32ns_32ns_32_4_full_dsp_1_U542 fadd_32ns_32ns_32_4_full_dsp_1_U617 fadd_32ns_32ns_32_4_full_dsp_1_U684 fadd_32ns_32ns_32_4_full_dsp_1_U711 fadd_32ns_32ns_32_4_full_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U853 fadd_32ns_32ns_32_4_full_dsp_1_U880 fadd_32ns_32ns_32_4_full_dsp_1_U913 fmul_32ns_32ns_32_3_max_dsp_1_U1440 fmul_32ns_32ns_32_3_max_dsp_1_U1147 fmul_32ns_32ns_32_3_max_dsp_1_U1148 fmul_32ns_32ns_32_3_max_dsp_1_U1441 fmul_32ns_32ns_32_3_max_dsp_1_U1149 fmul_32ns_32ns_32_3_max_dsp_1_U1150 fmul_32ns_32ns_32_3_max_dsp_1_U1151 fmul_32ns_32ns_32_3_max_dsp_1_U1152 fmul_32ns_32ns_32_3_max_dsp_1_U1019 fadd_32ns_32ns_32_4_full_dsp_1_U449 fadd_32ns_32ns_32_4_full_dsp_1_U516 fadd_32ns_32ns_32_4_full_dsp_1_U543 fadd_32ns_32ns_32_4_full_dsp_1_U618 fadd_32ns_32ns_32_4_full_dsp_1_U685 fadd_32ns_32ns_32_4_full_dsp_1_U712 fadd_32ns_32ns_32_4_full_dsp_1_U787 fadd_32ns_32ns_32_4_full_dsp_1_U854 fadd_32ns_32ns_32_4_full_dsp_1_U881 fadd_32ns_32ns_32_4_full_dsp_1_U914 fmul_32ns_32ns_32_3_max_dsp_1_U1153 fmul_32ns_32ns_32_3_max_dsp_1_U1154 fmul_32ns_32ns_32_3_max_dsp_1_U1155 fmul_32ns_32ns_32_3_max_dsp_1_U1156 fmul_32ns_32ns_32_3_max_dsp_1_U1157 fmul_32ns_32ns_32_3_max_dsp_1_U1158 fmul_32ns_32ns_32_3_max_dsp_1_U1159 fmul_32ns_32ns_32_3_max_dsp_1_U1160 fmul_32ns_32ns_32_3_max_dsp_1_U1020 fadd_32ns_32ns_32_4_full_dsp_1_U392 fadd_32ns_32ns_32_4_full_dsp_1_U419 fadd_32ns_32ns_32_4_full_dsp_1_U494 fadd_32ns_32ns_32_4_full_dsp_1_U561 fadd_32ns_32ns_32_4_full_dsp_1_U588 fadd_32ns_32ns_32_4_full_dsp_1_U663 fadd_32ns_32ns_32_4_full_dsp_1_U730 fadd_32ns_32ns_32_4_full_dsp_1_U757 fadd_32ns_32ns_32_4_full_dsp_1_U832 fadd_32ns_32ns_32_4_full_dsp_1_U915 fmul_32ns_32ns_32_3_max_dsp_1_U1161 fmul_32ns_32ns_32_3_max_dsp_1_U1162 fmul_32ns_32ns_32_3_max_dsp_1_U1021 fmul_32ns_32ns_32_3_max_dsp_1_U1163 fmul_32ns_32ns_32_3_max_dsp_1_U1164 fmul_32ns_32ns_32_3_max_dsp_1_U1022 fmul_32ns_32ns_32_3_max_dsp_1_U1165 fmul_32ns_32ns_32_3_max_dsp_1_U1166 fmul_32ns_32ns_32_3_max_dsp_1_U1023 fadd_32ns_32ns_32_4_full_dsp_1_U393 fadd_32ns_32ns_32_4_full_dsp_1_U420 fadd_32ns_32ns_32_4_full_dsp_1_U495 fadd_32ns_32ns_32_4_full_dsp_1_U562 fadd_32ns_32ns_32_4_full_dsp_1_U589 fadd_32ns_32ns_32_4_full_dsp_1_U664 fadd_32ns_32ns_32_4_full_dsp_1_U731 fadd_32ns_32ns_32_4_full_dsp_1_U758 fadd_32ns_32ns_32_4_full_dsp_1_U833 fadd_32ns_32ns_32_4_full_dsp_1_U916 fmul_32ns_32ns_32_3_max_dsp_1_U1167 fmul_32ns_32ns_32_3_max_dsp_1_U1024 fmul_32ns_32ns_32_3_max_dsp_1_U1025 fmul_32ns_32ns_32_3_max_dsp_1_U1168 fmul_32ns_32ns_32_3_max_dsp_1_U1026 fmul_32ns_32ns_32_3_max_dsp_1_U1027 fmul_32ns_32ns_32_3_max_dsp_1_U1169 fmul_32ns_32ns_32_3_max_dsp_1_U1028 fmul_32ns_32ns_32_3_max_dsp_1_U1029 fadd_32ns_32ns_32_4_full_dsp_1_U394 fadd_32ns_32ns_32_4_full_dsp_1_U421 fadd_32ns_32ns_32_4_full_dsp_1_U496 fadd_32ns_32ns_32_4_full_dsp_1_U563 fadd_32ns_32ns_32_4_full_dsp_1_U590 fadd_32ns_32ns_32_4_full_dsp_1_U665 fadd_32ns_32ns_32_4_full_dsp_1_U732 fadd_32ns_32ns_32_4_full_dsp_1_U759 fadd_32ns_32ns_32_4_full_dsp_1_U834 fadd_32ns_32ns_32_4_full_dsp_1_U917 fmul_32ns_32ns_32_3_max_dsp_1_U1170 fmul_32ns_32ns_32_3_max_dsp_1_U1171 fmul_32ns_32ns_32_3_max_dsp_1_U1172 fmul_32ns_32ns_32_3_max_dsp_1_U1173 fmul_32ns_32ns_32_3_max_dsp_1_U1174 fmul_32ns_32ns_32_3_max_dsp_1_U1175 fmul_32ns_32ns_32_3_max_dsp_1_U1176 fmul_32ns_32ns_32_3_max_dsp_1_U1177 fmul_32ns_32ns_32_3_max_dsp_1_U1030 fadd_32ns_32ns_32_4_full_dsp_1_U395 fadd_32ns_32ns_32_4_full_dsp_1_U422 fadd_32ns_32ns_32_4_full_dsp_1_U497 fadd_32ns_32ns_32_4_full_dsp_1_U564 fadd_32ns_32ns_32_4_full_dsp_1_U591 fadd_32ns_32ns_32_4_full_dsp_1_U666 fadd_32ns_32ns_32_4_full_dsp_1_U733 fadd_32ns_32ns_32_4_full_dsp_1_U760 fadd_32ns_32ns_32_4_full_dsp_1_U835 fadd_32ns_32ns_32_4_full_dsp_1_U918 fmul_32ns_32ns_32_3_max_dsp_1_U1178 fmul_32ns_32ns_32_3_max_dsp_1_U1179 fmul_32ns_32ns_32_3_max_dsp_1_U1180 fmul_32ns_32ns_32_3_max_dsp_1_U1181 fmul_32ns_32ns_32_3_max_dsp_1_U1182 fmul_32ns_32ns_32_3_max_dsp_1_U1183 fmul_32ns_32ns_32_3_max_dsp_1_U1184 fmul_32ns_32ns_32_3_max_dsp_1_U1185 fmul_32ns_32ns_32_3_max_dsp_1_U1031 fadd_32ns_32ns_32_4_full_dsp_1_U396 fadd_32ns_32ns_32_4_full_dsp_1_U423 fadd_32ns_32ns_32_4_full_dsp_1_U498 fadd_32ns_32ns_32_4_full_dsp_1_U565 fadd_32ns_32ns_32_4_full_dsp_1_U592 fadd_32ns_32ns_32_4_full_dsp_1_U667 fadd_32ns_32ns_32_4_full_dsp_1_U734 fadd_32ns_32ns_32_4_full_dsp_1_U761 fadd_32ns_32ns_32_4_full_dsp_1_U836 fadd_32ns_32ns_32_4_full_dsp_1_U919 fmul_32ns_32ns_32_3_max_dsp_1_U1186 fmul_32ns_32ns_32_3_max_dsp_1_U1187 fmul_32ns_32ns_32_3_max_dsp_1_U1188 fmul_32ns_32ns_32_3_max_dsp_1_U1189 fmul_32ns_32ns_32_3_max_dsp_1_U1190 fmul_32ns_32ns_32_3_max_dsp_1_U1191 fmul_32ns_32ns_32_3_max_dsp_1_U1192 fmul_32ns_32ns_32_3_max_dsp_1_U1193 fmul_32ns_32ns_32_3_max_dsp_1_U1032 fadd_32ns_32ns_32_4_full_dsp_1_U397 fadd_32ns_32ns_32_4_full_dsp_1_U424 fadd_32ns_32ns_32_4_full_dsp_1_U499 fadd_32ns_32ns_32_4_full_dsp_1_U566 fadd_32ns_32ns_32_4_full_dsp_1_U593 fadd_32ns_32ns_32_4_full_dsp_1_U668 fadd_32ns_32ns_32_4_full_dsp_1_U735 fadd_32ns_32ns_32_4_full_dsp_1_U762 fadd_32ns_32ns_32_4_full_dsp_1_U837 fadd_32ns_32ns_32_4_full_dsp_1_U920 fmul_32ns_32ns_32_3_max_dsp_1_U1194 fmul_32ns_32ns_32_3_max_dsp_1_U1195 fmul_32ns_32ns_32_3_max_dsp_1_U1196 fmul_32ns_32ns_32_3_max_dsp_1_U1197 fmul_32ns_32ns_32_3_max_dsp_1_U1198 fmul_32ns_32ns_32_3_max_dsp_1_U1199 fmul_32ns_32ns_32_3_max_dsp_1_U1200 fmul_32ns_32ns_32_3_max_dsp_1_U1201 fmul_32ns_32ns_32_3_max_dsp_1_U1033 fadd_32ns_32ns_32_4_full_dsp_1_U398 fadd_32ns_32ns_32_4_full_dsp_1_U425 fadd_32ns_32ns_32_4_full_dsp_1_U500 fadd_32ns_32ns_32_4_full_dsp_1_U567 fadd_32ns_32ns_32_4_full_dsp_1_U594 fadd_32ns_32ns_32_4_full_dsp_1_U669 fadd_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U763 fadd_32ns_32ns_32_4_full_dsp_1_U838 fadd_32ns_32ns_32_4_full_dsp_1_U921 fmul_32ns_32ns_32_3_max_dsp_1_U1202 fmul_32ns_32ns_32_3_max_dsp_1_U1203 fmul_32ns_32ns_32_3_max_dsp_1_U1204 fmul_32ns_32ns_32_3_max_dsp_1_U1205 fmul_32ns_32ns_32_3_max_dsp_1_U1206 fmul_32ns_32ns_32_3_max_dsp_1_U1207 fmul_32ns_32ns_32_3_max_dsp_1_U1208 fmul_32ns_32ns_32_3_max_dsp_1_U1209 fmul_32ns_32ns_32_3_max_dsp_1_U1034 fadd_32ns_32ns_32_4_full_dsp_1_U399 fadd_32ns_32ns_32_4_full_dsp_1_U426 fadd_32ns_32ns_32_4_full_dsp_1_U501 fadd_32ns_32ns_32_4_full_dsp_1_U568 fadd_32ns_32ns_32_4_full_dsp_1_U595 fadd_32ns_32ns_32_4_full_dsp_1_U670 fadd_32ns_32ns_32_4_full_dsp_1_U737 fadd_32ns_32ns_32_4_full_dsp_1_U764 fadd_32ns_32ns_32_4_full_dsp_1_U839 fadd_32ns_32ns_32_4_full_dsp_1_U922 fmul_32ns_32ns_32_3_max_dsp_1_U1210 fmul_32ns_32ns_32_3_max_dsp_1_U1211 fmul_32ns_32ns_32_3_max_dsp_1_U1212 fmul_32ns_32ns_32_3_max_dsp_1_U1213 fmul_32ns_32ns_32_3_max_dsp_1_U1214 fmul_32ns_32ns_32_3_max_dsp_1_U1215 fmul_32ns_32ns_32_3_max_dsp_1_U1216 fmul_32ns_32ns_32_3_max_dsp_1_U1217 fmul_32ns_32ns_32_3_max_dsp_1_U1035 fadd_32ns_32ns_32_4_full_dsp_1_U400 fadd_32ns_32ns_32_4_full_dsp_1_U427 fadd_32ns_32ns_32_4_full_dsp_1_U502 fadd_32ns_32ns_32_4_full_dsp_1_U569 fadd_32ns_32ns_32_4_full_dsp_1_U596 fadd_32ns_32ns_32_4_full_dsp_1_U671 fadd_32ns_32ns_32_4_full_dsp_1_U738 fadd_32ns_32ns_32_4_full_dsp_1_U765 fadd_32ns_32ns_32_4_full_dsp_1_U840 fadd_32ns_32ns_32_4_full_dsp_1_U923 fmul_32ns_32ns_32_3_max_dsp_1_U1218 fmul_32ns_32ns_32_3_max_dsp_1_U1219 fmul_32ns_32ns_32_3_max_dsp_1_U1442 fmul_32ns_32ns_32_3_max_dsp_1_U1220 fmul_32ns_32ns_32_3_max_dsp_1_U1221 fmul_32ns_32ns_32_3_max_dsp_1_U1222 fmul_32ns_32ns_32_3_max_dsp_1_U1223 fmul_32ns_32ns_32_3_max_dsp_1_U1224 fmul_32ns_32ns_32_3_max_dsp_1_U1036 fadd_32ns_32ns_32_4_full_dsp_1_U401 fadd_32ns_32ns_32_4_full_dsp_1_U428 fadd_32ns_32ns_32_4_full_dsp_1_U503 fadd_32ns_32ns_32_4_full_dsp_1_U570 fadd_32ns_32ns_32_4_full_dsp_1_U597 fadd_32ns_32ns_32_4_full_dsp_1_U672 fadd_32ns_32ns_32_4_full_dsp_1_U739 fadd_32ns_32ns_32_4_full_dsp_1_U766 fadd_32ns_32ns_32_4_full_dsp_1_U841 fadd_32ns_32ns_32_4_full_dsp_1_U924 fmul_32ns_32ns_32_3_max_dsp_1_U1225 fmul_32ns_32ns_32_3_max_dsp_1_U1443 fmul_32ns_32ns_32_3_max_dsp_1_U1444 fmul_32ns_32ns_32_3_max_dsp_1_U1226 fmul_32ns_32ns_32_3_max_dsp_1_U1227 fmul_32ns_32ns_32_3_max_dsp_1_U1228 fmul_32ns_32ns_32_3_max_dsp_1_U1229 fmul_32ns_32ns_32_3_max_dsp_1_U1037 fmul_32ns_32ns_32_3_max_dsp_1_U1038 fadd_32ns_32ns_32_4_full_dsp_1_U402 fadd_32ns_32ns_32_4_full_dsp_1_U429 fadd_32ns_32ns_32_4_full_dsp_1_U504 fadd_32ns_32ns_32_4_full_dsp_1_U571 fadd_32ns_32ns_32_4_full_dsp_1_U598 fadd_32ns_32ns_32_4_full_dsp_1_U673 fadd_32ns_32ns_32_4_full_dsp_1_U740 fadd_32ns_32ns_32_4_full_dsp_1_U767 fadd_32ns_32ns_32_4_full_dsp_1_U842 fadd_32ns_32ns_32_4_full_dsp_1_U925 fmul_32ns_32ns_32_3_max_dsp_1_U1445 fmul_32ns_32ns_32_3_max_dsp_1_U1446 fmul_32ns_32ns_32_3_max_dsp_1_U1230 fmul_32ns_32ns_32_3_max_dsp_1_U1231 fmul_32ns_32ns_32_3_max_dsp_1_U1232 fmul_32ns_32ns_32_3_max_dsp_1_U1233 fmul_32ns_32ns_32_3_max_dsp_1_U1234 fmul_32ns_32ns_32_3_max_dsp_1_U1039 fmul_32ns_32ns_32_3_max_dsp_1_U1040 fadd_32ns_32ns_32_4_full_dsp_1_U450 fadd_32ns_32ns_32_4_full_dsp_1_U517 fadd_32ns_32ns_32_4_full_dsp_1_U544 fadd_32ns_32ns_32_4_full_dsp_1_U619 fadd_32ns_32ns_32_4_full_dsp_1_U686 fadd_32ns_32ns_32_4_full_dsp_1_U713 fadd_32ns_32ns_32_4_full_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U855 fadd_32ns_32ns_32_4_full_dsp_1_U882 fadd_32ns_32ns_32_4_full_dsp_1_U926 fmul_32ns_32ns_32_3_max_dsp_1_U1447 fmul_32ns_32ns_32_3_max_dsp_1_U1235 fmul_32ns_32ns_32_3_max_dsp_1_U1236 fmul_32ns_32ns_32_3_max_dsp_1_U1237 fmul_32ns_32ns_32_3_max_dsp_1_U1238 fmul_32ns_32ns_32_3_max_dsp_1_U1239 fmul_32ns_32ns_32_3_max_dsp_1_U1240 fmul_32ns_32ns_32_3_max_dsp_1_U1041 fmul_32ns_32ns_32_3_max_dsp_1_U1042 fadd_32ns_32ns_32_4_full_dsp_1_U451 fadd_32ns_32ns_32_4_full_dsp_1_U518 fadd_32ns_32ns_32_4_full_dsp_1_U545 fadd_32ns_32ns_32_4_full_dsp_1_U620 fadd_32ns_32ns_32_4_full_dsp_1_U687 fadd_32ns_32ns_32_4_full_dsp_1_U714 fadd_32ns_32ns_32_4_full_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U856 fadd_32ns_32ns_32_4_full_dsp_1_U883 fadd_32ns_32ns_32_4_full_dsp_1_U927 fmul_32ns_32ns_32_3_max_dsp_1_U1241 fmul_32ns_32ns_32_3_max_dsp_1_U1242 fmul_32ns_32ns_32_3_max_dsp_1_U1243 fmul_32ns_32ns_32_3_max_dsp_1_U1244 fmul_32ns_32ns_32_3_max_dsp_1_U1245 fmul_32ns_32ns_32_3_max_dsp_1_U1246 fmul_32ns_32ns_32_3_max_dsp_1_U1247 fmul_32ns_32ns_32_3_max_dsp_1_U1043 fmul_32ns_32ns_32_3_max_dsp_1_U1044 fadd_32ns_32ns_32_4_full_dsp_1_U403 fadd_32ns_32ns_32_4_full_dsp_1_U430 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U572 fadd_32ns_32ns_32_4_full_dsp_1_U599 fadd_32ns_32ns_32_4_full_dsp_1_U674 fadd_32ns_32ns_32_4_full_dsp_1_U741 fadd_32ns_32ns_32_4_full_dsp_1_U768 fadd_32ns_32ns_32_4_full_dsp_1_U843 fadd_32ns_32ns_32_4_full_dsp_1_U928 fmul_32ns_32ns_32_3_max_dsp_1_U1248 fmul_32ns_32ns_32_3_max_dsp_1_U1249 fmul_32ns_32ns_32_3_max_dsp_1_U1045 fmul_32ns_32ns_32_3_max_dsp_1_U1250 fmul_32ns_32ns_32_3_max_dsp_1_U1251 fmul_32ns_32ns_32_3_max_dsp_1_U1046 fmul_32ns_32ns_32_3_max_dsp_1_U1252 fmul_32ns_32ns_32_3_max_dsp_1_U1047 fmul_32ns_32ns_32_3_max_dsp_1_U1048 fadd_32ns_32ns_32_4_full_dsp_1_U404 fadd_32ns_32ns_32_4_full_dsp_1_U431 fadd_32ns_32ns_32_4_full_dsp_1_U506 fadd_32ns_32ns_32_4_full_dsp_1_U573 fadd_32ns_32ns_32_4_full_dsp_1_U600 fadd_32ns_32ns_32_4_full_dsp_1_U675 fadd_32ns_32ns_32_4_full_dsp_1_U742 fadd_32ns_32ns_32_4_full_dsp_1_U769 fadd_32ns_32ns_32_4_full_dsp_1_U844 fadd_32ns_32ns_32_4_full_dsp_1_U929 fmul_32ns_32ns_32_3_max_dsp_1_U1253 fmul_32ns_32ns_32_3_max_dsp_1_U1049 fmul_32ns_32ns_32_3_max_dsp_1_U1050 fmul_32ns_32ns_32_3_max_dsp_1_U1254 fmul_32ns_32ns_32_3_max_dsp_1_U1051 fmul_32ns_32ns_32_3_max_dsp_1_U1052 fmul_32ns_32ns_32_3_max_dsp_1_U1255 fmul_32ns_32ns_32_3_max_dsp_1_U1053 fmul_32ns_32ns_32_3_max_dsp_1_U1054 fadd_32ns_32ns_32_4_full_dsp_1_U405 fadd_32ns_32ns_32_4_full_dsp_1_U432 fadd_32ns_32ns_32_4_full_dsp_1_U507 fadd_32ns_32ns_32_4_full_dsp_1_U574 fadd_32ns_32ns_32_4_full_dsp_1_U601 fadd_32ns_32ns_32_4_full_dsp_1_U676 fadd_32ns_32ns_32_4_full_dsp_1_U743 fadd_32ns_32ns_32_4_full_dsp_1_U770 fadd_32ns_32ns_32_4_full_dsp_1_U845 fadd_32ns_32ns_32_4_full_dsp_1_U930 fmul_32ns_32ns_32_3_max_dsp_1_U1256 fmul_32ns_32ns_32_3_max_dsp_1_U1257 fmul_32ns_32ns_32_3_max_dsp_1_U1258 fmul_32ns_32ns_32_3_max_dsp_1_U1259 fmul_32ns_32ns_32_3_max_dsp_1_U1260 fmul_32ns_32ns_32_3_max_dsp_1_U1261 fmul_32ns_32ns_32_3_max_dsp_1_U1055 fmul_32ns_32ns_32_3_max_dsp_1_U1056 fmul_32ns_32ns_32_3_max_dsp_1_U1057 fadd_32ns_32ns_32_4_full_dsp_1_U406 fadd_32ns_32ns_32_4_full_dsp_1_U433 fadd_32ns_32ns_32_4_full_dsp_1_U508 fadd_32ns_32ns_32_4_full_dsp_1_U575 fadd_32ns_32ns_32_4_full_dsp_1_U602 fadd_32ns_32ns_32_4_full_dsp_1_U677 fadd_32ns_32ns_32_4_full_dsp_1_U744 fadd_32ns_32ns_32_4_full_dsp_1_U771 fadd_32ns_32ns_32_4_full_dsp_1_U846 fadd_32ns_32ns_32_4_full_dsp_1_U931 fmul_32ns_32ns_32_3_max_dsp_1_U1262 fmul_32ns_32ns_32_3_max_dsp_1_U1263 fmul_32ns_32ns_32_3_max_dsp_1_U1264 fmul_32ns_32ns_32_3_max_dsp_1_U1265 fmul_32ns_32ns_32_3_max_dsp_1_U1266 fmul_32ns_32ns_32_3_max_dsp_1_U1267 fmul_32ns_32ns_32_3_max_dsp_1_U1058 fmul_32ns_32ns_32_3_max_dsp_1_U1059 fmul_32ns_32ns_32_3_max_dsp_1_U1060 fadd_32ns_32ns_32_4_full_dsp_1_U407 fadd_32ns_32ns_32_4_full_dsp_1_U434 fadd_32ns_32ns_32_4_full_dsp_1_U509 fadd_32ns_32ns_32_4_full_dsp_1_U576 fadd_32ns_32ns_32_4_full_dsp_1_U603 fadd_32ns_32ns_32_4_full_dsp_1_U678 fadd_32ns_32ns_32_4_full_dsp_1_U745 fadd_32ns_32ns_32_4_full_dsp_1_U772 fadd_32ns_32ns_32_4_full_dsp_1_U847 fadd_32ns_32ns_32_4_full_dsp_1_U932 fmul_32ns_32ns_32_3_max_dsp_1_U1268 fmul_32ns_32ns_32_3_max_dsp_1_U1269 fmul_32ns_32ns_32_3_max_dsp_1_U1270 fmul_32ns_32ns_32_3_max_dsp_1_U1271 fmul_32ns_32ns_32_3_max_dsp_1_U1272 fmul_32ns_32ns_32_3_max_dsp_1_U1273 fmul_32ns_32ns_32_3_max_dsp_1_U1061 fmul_32ns_32ns_32_3_max_dsp_1_U1062 fmul_32ns_32ns_32_3_max_dsp_1_U1063 fadd_32ns_32ns_32_4_full_dsp_1_U408 fadd_32ns_32ns_32_4_full_dsp_1_U435 fadd_32ns_32ns_32_4_full_dsp_1_U510 fadd_32ns_32ns_32_4_full_dsp_1_U577 fadd_32ns_32ns_32_4_full_dsp_1_U604 fadd_32ns_32ns_32_4_full_dsp_1_U679 fadd_32ns_32ns_32_4_full_dsp_1_U746 fadd_32ns_32ns_32_4_full_dsp_1_U773 fadd_32ns_32ns_32_4_full_dsp_1_U848 fadd_32ns_32ns_32_4_full_dsp_1_U933 fmul_32ns_32ns_32_3_max_dsp_1_U1274 fmul_32ns_32ns_32_3_max_dsp_1_U1275 fmul_32ns_32ns_32_3_max_dsp_1_U1276 fmul_32ns_32ns_32_3_max_dsp_1_U1277 fmul_32ns_32ns_32_3_max_dsp_1_U1278 fmul_32ns_32ns_32_3_max_dsp_1_U1279 fmul_32ns_32ns_32_3_max_dsp_1_U1280 fmul_32ns_32ns_32_3_max_dsp_1_U1064 fmul_32ns_32ns_32_3_max_dsp_1_U1065 fadd_32ns_32ns_32_4_full_dsp_1_U409 fadd_32ns_32ns_32_4_full_dsp_1_U436 fadd_32ns_32ns_32_4_full_dsp_1_U511 fadd_32ns_32ns_32_4_full_dsp_1_U578 fadd_32ns_32ns_32_4_full_dsp_1_U605 fadd_32ns_32ns_32_4_full_dsp_1_U680 fadd_32ns_32ns_32_4_full_dsp_1_U747 fadd_32ns_32ns_32_4_full_dsp_1_U774 fadd_32ns_32ns_32_4_full_dsp_1_U849 fadd_32ns_32ns_32_4_full_dsp_1_U934 fmul_32ns_32ns_32_3_max_dsp_1_U1281 fmul_32ns_32ns_32_3_max_dsp_1_U1282 fmul_32ns_32ns_32_3_max_dsp_1_U1283 fmul_32ns_32ns_32_3_max_dsp_1_U1284 fmul_32ns_32ns_32_3_max_dsp_1_U1285 fmul_32ns_32ns_32_3_max_dsp_1_U1286 fmul_32ns_32ns_32_3_max_dsp_1_U1287 fmul_32ns_32ns_32_3_max_dsp_1_U1066 fmul_32ns_32ns_32_3_max_dsp_1_U1067 fadd_32ns_32ns_32_4_full_dsp_1_U410 fadd_32ns_32ns_32_4_full_dsp_1_U437 fadd_32ns_32ns_32_4_full_dsp_1_U512 fadd_32ns_32ns_32_4_full_dsp_1_U579 fadd_32ns_32ns_32_4_full_dsp_1_U606 fadd_32ns_32ns_32_4_full_dsp_1_U681 fadd_32ns_32ns_32_4_full_dsp_1_U748 fadd_32ns_32ns_32_4_full_dsp_1_U775 fadd_32ns_32ns_32_4_full_dsp_1_U850 fadd_32ns_32ns_32_4_full_dsp_1_U935 fmul_32ns_32ns_32_3_max_dsp_1_U1288 fmul_32ns_32ns_32_3_max_dsp_1_U1289 fmul_32ns_32ns_32_3_max_dsp_1_U1290 fmul_32ns_32ns_32_3_max_dsp_1_U1291 fmul_32ns_32ns_32_3_max_dsp_1_U1292 fmul_32ns_32ns_32_3_max_dsp_1_U1293 fmul_32ns_32ns_32_3_max_dsp_1_U1068 fmul_32ns_32ns_32_3_max_dsp_1_U1069 fmul_32ns_32ns_32_3_max_dsp_1_U1070 fadd_32ns_32ns_32_4_full_dsp_1_U411 fadd_32ns_32ns_32_4_full_dsp_1_U438 fadd_32ns_32ns_32_4_full_dsp_1_U513 fadd_32ns_32ns_32_4_full_dsp_1_U580 fadd_32ns_32ns_32_4_full_dsp_1_U607 fadd_32ns_32ns_32_4_full_dsp_1_U682 fadd_32ns_32ns_32_4_full_dsp_1_U749 fadd_32ns_32ns_32_4_full_dsp_1_U776 fadd_32ns_32ns_32_4_full_dsp_1_U851 fadd_32ns_32ns_32_4_full_dsp_1_U936 fmul_32ns_32ns_32_3_max_dsp_1_U1294 fmul_32ns_32ns_32_3_max_dsp_1_U1295 fmul_32ns_32ns_32_3_max_dsp_1_U1296 fmul_32ns_32ns_32_3_max_dsp_1_U1297 fmul_32ns_32ns_32_3_max_dsp_1_U1298 fmul_32ns_32ns_32_3_max_dsp_1_U1299 fmul_32ns_32ns_32_3_max_dsp_1_U1071 fmul_32ns_32ns_32_3_max_dsp_1_U1072 fmul_32ns_32ns_32_3_max_dsp_1_U1073 fadd_32ns_32ns_32_4_full_dsp_1_U412 fadd_32ns_32ns_32_4_full_dsp_1_U439 fadd_32ns_32ns_32_4_full_dsp_1_U514 fadd_32ns_32ns_32_4_full_dsp_1_U581 fadd_32ns_32ns_32_4_full_dsp_1_U608 fadd_32ns_32ns_32_4_full_dsp_1_U683 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U777 fadd_32ns_32ns_32_4_full_dsp_1_U852 fadd_32ns_32ns_32_4_full_dsp_1_U937 fmul_32ns_32ns_32_3_max_dsp_1_U1300 fmul_32ns_32ns_32_3_max_dsp_1_U1301 fmul_32ns_32ns_32_3_max_dsp_1_U1302 fmul_32ns_32ns_32_3_max_dsp_1_U1303 fmul_32ns_32ns_32_3_max_dsp_1_U1304 fmul_32ns_32ns_32_3_max_dsp_1_U1305 fmul_32ns_32ns_32_3_max_dsp_1_U1074 fmul_32ns_32ns_32_3_max_dsp_1_U1075 fmul_32ns_32ns_32_3_max_dsp_1_U1076 fadd_32ns_32ns_32_4_full_dsp_1_U413 fadd_32ns_32ns_32_4_full_dsp_1_U440 fadd_32ns_32ns_32_4_full_dsp_1_U515 fadd_32ns_32ns_32_4_full_dsp_1_U582 fadd_32ns_32ns_32_4_full_dsp_1_U609 fadd_32ns_32ns_32_4_full_dsp_1_U684 fadd_32ns_32ns_32_4_full_dsp_1_U751 fadd_32ns_32ns_32_4_full_dsp_1_U778 fadd_32ns_32ns_32_4_full_dsp_1_U853 fadd_32ns_32ns_32_4_full_dsp_1_U938 fmul_32ns_32ns_32_3_max_dsp_1_U1306 fmul_32ns_32ns_32_3_max_dsp_1_U1307 fmul_32ns_32ns_32_3_max_dsp_1_U1308 fmul_32ns_32ns_32_3_max_dsp_1_U1309 fmul_32ns_32ns_32_3_max_dsp_1_U1310 fmul_32ns_32ns_32_3_max_dsp_1_U1311 fmul_32ns_32ns_32_3_max_dsp_1_U1312 fmul_32ns_32ns_32_3_max_dsp_1_U1077 fmul_32ns_32ns_32_3_max_dsp_1_U1078 fadd_32ns_32ns_32_4_full_dsp_1_U414 fadd_32ns_32ns_32_4_full_dsp_1_U441 fadd_32ns_32ns_32_4_full_dsp_1_U516 fadd_32ns_32ns_32_4_full_dsp_1_U583 fadd_32ns_32ns_32_4_full_dsp_1_U610 fadd_32ns_32ns_32_4_full_dsp_1_U685 fadd_32ns_32ns_32_4_full_dsp_1_U752 fadd_32ns_32ns_32_4_full_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U854 fadd_32ns_32ns_32_4_full_dsp_1_U939 fmul_32ns_32ns_32_3_max_dsp_1_U1313 fmul_32ns_32ns_32_3_max_dsp_1_U1314 fmul_32ns_32ns_32_3_max_dsp_1_U1315 fmul_32ns_32ns_32_3_max_dsp_1_U1316 fmul_32ns_32ns_32_3_max_dsp_1_U1317 fmul_32ns_32ns_32_3_max_dsp_1_U1318 fmul_32ns_32ns_32_3_max_dsp_1_U1319 fmul_32ns_32ns_32_3_max_dsp_1_U1079 fmul_32ns_32ns_32_3_max_dsp_1_U1080 fadd_32ns_32ns_32_4_full_dsp_1_U415 fadd_32ns_32ns_32_4_full_dsp_1_U442 fadd_32ns_32ns_32_4_full_dsp_1_U517 fadd_32ns_32ns_32_4_full_dsp_1_U584 fadd_32ns_32ns_32_4_full_dsp_1_U611 fadd_32ns_32ns_32_4_full_dsp_1_U686 fadd_32ns_32ns_32_4_full_dsp_1_U753 fadd_32ns_32ns_32_4_full_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U855 fadd_32ns_32ns_32_4_full_dsp_1_U940 fmul_32ns_32ns_32_3_max_dsp_1_U1320 fmul_32ns_32ns_32_3_max_dsp_1_U1321 fmul_32ns_32ns_32_3_max_dsp_1_U1322 fmul_32ns_32ns_32_3_max_dsp_1_U1323 fmul_32ns_32ns_32_3_max_dsp_1_U1324 fmul_32ns_32ns_32_3_max_dsp_1_U1325 fmul_32ns_32ns_32_3_max_dsp_1_U1081 fmul_32ns_32ns_32_3_max_dsp_1_U1082 fmul_32ns_32ns_32_3_max_dsp_1_U1083 fadd_32ns_32ns_32_4_full_dsp_1_U416 fadd_32ns_32ns_32_4_full_dsp_1_U443 fadd_32ns_32ns_32_4_full_dsp_1_U518 fadd_32ns_32ns_32_4_full_dsp_1_U585 fadd_32ns_32ns_32_4_full_dsp_1_U612 fadd_32ns_32ns_32_4_full_dsp_1_U687 fadd_32ns_32ns_32_4_full_dsp_1_U754 fadd_32ns_32ns_32_4_full_dsp_1_U781 fadd_32ns_32ns_32_4_full_dsp_1_U856 fadd_32ns_32ns_32_4_full_dsp_1_U884 fmul_32ns_32ns_32_3_max_dsp_1_U1326 fmul_32ns_32ns_32_3_max_dsp_1_U1327 fmul_32ns_32ns_32_3_max_dsp_1_U1084 fmul_32ns_32ns_32_3_max_dsp_1_U1328 fmul_32ns_32ns_32_3_max_dsp_1_U1329 fmul_32ns_32ns_32_3_max_dsp_1_U1085 fmul_32ns_32ns_32_3_max_dsp_1_U1086 fmul_32ns_32ns_32_3_max_dsp_1_U1087 fmul_32ns_32ns_32_3_max_dsp_1_U1088 fadd_32ns_32ns_32_4_full_dsp_1_U417 fadd_32ns_32ns_32_4_full_dsp_1_U444 fadd_32ns_32ns_32_4_full_dsp_1_U519 fadd_32ns_32ns_32_4_full_dsp_1_U586 fadd_32ns_32ns_32_4_full_dsp_1_U613 fadd_32ns_32ns_32_4_full_dsp_1_U688 fadd_32ns_32ns_32_4_full_dsp_1_U755 fadd_32ns_32ns_32_4_full_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U857 fadd_32ns_32ns_32_4_full_dsp_1_U885 fmul_32ns_32ns_32_3_max_dsp_1_U1330 fmul_32ns_32ns_32_3_max_dsp_1_U1089 fmul_32ns_32ns_32_3_max_dsp_1_U1090 fmul_32ns_32ns_32_3_max_dsp_1_U1331 fmul_32ns_32ns_32_3_max_dsp_1_U1091 fmul_32ns_32ns_32_3_max_dsp_1_U1092 fmul_32ns_32ns_32_3_max_dsp_1_U1093 fmul_32ns_32ns_32_3_max_dsp_1_U1094 fmul_32ns_32ns_32_3_max_dsp_1_U1095 fadd_32ns_32ns_32_4_full_dsp_1_U418 fadd_32ns_32ns_32_4_full_dsp_1_U445 fadd_32ns_32ns_32_4_full_dsp_1_U520 fadd_32ns_32ns_32_4_full_dsp_1_U587 fadd_32ns_32ns_32_4_full_dsp_1_U614 fadd_32ns_32ns_32_4_full_dsp_1_U689 fadd_32ns_32ns_32_4_full_dsp_1_U756 fadd_32ns_32ns_32_4_full_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U858 fadd_32ns_32ns_32_4_full_dsp_1_U886 fmul_32ns_32ns_32_3_max_dsp_1_U1332 fmul_32ns_32ns_32_3_max_dsp_1_U1333 fmul_32ns_32ns_32_3_max_dsp_1_U1334 fmul_32ns_32ns_32_3_max_dsp_1_U1096 fmul_32ns_32ns_32_3_max_dsp_1_U1097 fmul_32ns_32ns_32_3_max_dsp_1_U1098 fmul_32ns_32ns_32_3_max_dsp_1_U1099 fmul_32ns_32ns_32_3_max_dsp_1_U1100 fmul_32ns_32ns_32_3_max_dsp_1_U1101 fadd_32ns_32ns_32_4_full_dsp_1_U419 fadd_32ns_32ns_32_4_full_dsp_1_U446 fadd_32ns_32ns_32_4_full_dsp_1_U521 fadd_32ns_32ns_32_4_full_dsp_1_U588 fadd_32ns_32ns_32_4_full_dsp_1_U615 fadd_32ns_32ns_32_4_full_dsp_1_U690 fadd_32ns_32ns_32_4_full_dsp_1_U757 fadd_32ns_32ns_32_4_full_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U859 fadd_32ns_32ns_32_4_full_dsp_1_U887 fmul_32ns_32ns_32_3_max_dsp_1_U1335 fmul_32ns_32ns_32_3_max_dsp_1_U1336 fmul_32ns_32ns_32_3_max_dsp_1_U1337 fmul_32ns_32ns_32_3_max_dsp_1_U1102 fmul_32ns_32ns_32_3_max_dsp_1_U1103 fmul_32ns_32ns_32_3_max_dsp_1_U1338 fmul_32ns_32ns_32_3_max_dsp_1_U1104 fmul_32ns_32ns_32_3_max_dsp_1_U1105 fmul_32ns_32ns_32_3_max_dsp_1_U1106 fadd_32ns_32ns_32_4_full_dsp_1_U420 fadd_32ns_32ns_32_4_full_dsp_1_U447 fadd_32ns_32ns_32_4_full_dsp_1_U522 fadd_32ns_32ns_32_4_full_dsp_1_U589 fadd_32ns_32ns_32_4_full_dsp_1_U616 fadd_32ns_32ns_32_4_full_dsp_1_U691 fadd_32ns_32ns_32_4_full_dsp_1_U758 fadd_32ns_32ns_32_4_full_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U860 fadd_32ns_32ns_32_4_full_dsp_1_U888 fmul_32ns_32ns_32_3_max_dsp_1_U1339 fmul_32ns_32ns_32_3_max_dsp_1_U1340 fmul_32ns_32ns_32_3_max_dsp_1_U1341 fmul_32ns_32ns_32_3_max_dsp_1_U1107 fmul_32ns_32ns_32_3_max_dsp_1_U1342 fmul_32ns_32ns_32_3_max_dsp_1_U1343 fmul_32ns_32ns_32_3_max_dsp_1_U1108 fmul_32ns_32ns_32_3_max_dsp_1_U1109 fmul_32ns_32ns_32_3_max_dsp_1_U1110 fadd_32ns_32ns_32_4_full_dsp_1_U421 fadd_32ns_32ns_32_4_full_dsp_1_U448 fadd_32ns_32ns_32_4_full_dsp_1_U523 fadd_32ns_32ns_32_4_full_dsp_1_U590 fadd_32ns_32ns_32_4_full_dsp_1_U617 fadd_32ns_32ns_32_4_full_dsp_1_U692 fadd_32ns_32ns_32_4_full_dsp_1_U759 fadd_32ns_32ns_32_4_full_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U861 fadd_32ns_32ns_32_4_full_dsp_1_U889 fmul_32ns_32ns_32_3_max_dsp_1_U1344 fmul_32ns_32ns_32_3_max_dsp_1_U1345 fmul_32ns_32ns_32_3_max_dsp_1_U1346 fmul_32ns_32ns_32_3_max_dsp_1_U1347 fmul_32ns_32ns_32_3_max_dsp_1_U1348 fmul_32ns_32ns_32_3_max_dsp_1_U1111 fmul_32ns_32ns_32_3_max_dsp_1_U1349 fmul_32ns_32ns_32_3_max_dsp_1_U1112 fmul_32ns_32ns_32_3_max_dsp_1_U1113 fadd_32ns_32ns_32_4_full_dsp_1_U422 fadd_32ns_32ns_32_4_full_dsp_1_U449 fadd_32ns_32ns_32_4_full_dsp_1_U524 fadd_32ns_32ns_32_4_full_dsp_1_U591 fadd_32ns_32ns_32_4_full_dsp_1_U618 fadd_32ns_32ns_32_4_full_dsp_1_U693 fadd_32ns_32ns_32_4_full_dsp_1_U760 fadd_32ns_32ns_32_4_full_dsp_1_U787 fadd_32ns_32ns_32_4_full_dsp_1_U862 fadd_32ns_32ns_32_4_full_dsp_1_U890 fmul_32ns_32ns_32_3_max_dsp_1_U1350 fmul_32ns_32ns_32_3_max_dsp_1_U1351 fmul_32ns_32ns_32_3_max_dsp_1_U1352 fmul_32ns_32ns_32_3_max_dsp_1_U1353 fmul_32ns_32ns_32_3_max_dsp_1_U1114 fmul_32ns_32ns_32_3_max_dsp_1_U1115 fmul_32ns_32ns_32_3_max_dsp_1_U1354 fmul_32ns_32ns_32_3_max_dsp_1_U1116 fmul_32ns_32ns_32_3_max_dsp_1_U1117 fadd_32ns_32ns_32_4_full_dsp_1_U423 fadd_32ns_32ns_32_4_full_dsp_1_U450 fadd_32ns_32ns_32_4_full_dsp_1_U525 fadd_32ns_32ns_32_4_full_dsp_1_U592 fadd_32ns_32ns_32_4_full_dsp_1_U619 fadd_32ns_32ns_32_4_full_dsp_1_U694 fadd_32ns_32ns_32_4_full_dsp_1_U761 fadd_32ns_32ns_32_4_full_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U863 fadd_32ns_32ns_32_4_full_dsp_1_U891 fmul_32ns_32ns_32_3_max_dsp_1_U1355 fmul_32ns_32ns_32_3_max_dsp_1_U1356 fmul_32ns_32ns_32_3_max_dsp_1_U1357 fmul_32ns_32ns_32_3_max_dsp_1_U1118 fmul_32ns_32ns_32_3_max_dsp_1_U1119 fmul_32ns_32ns_32_3_max_dsp_1_U1120 fmul_32ns_32ns_32_3_max_dsp_1_U1121 fmul_32ns_32ns_32_3_max_dsp_1_U1122 fmul_32ns_32ns_32_3_max_dsp_1_U1123 fadd_32ns_32ns_32_4_full_dsp_1_U424 fadd_32ns_32ns_32_4_full_dsp_1_U451 fadd_32ns_32ns_32_4_full_dsp_1_U526 fadd_32ns_32ns_32_4_full_dsp_1_U593 fadd_32ns_32ns_32_4_full_dsp_1_U620 fadd_32ns_32ns_32_4_full_dsp_1_U695 fadd_32ns_32ns_32_4_full_dsp_1_U762 fadd_32ns_32ns_32_4_full_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U864 fadd_32ns_32ns_32_4_full_dsp_1_U892 fmul_32ns_32ns_32_3_max_dsp_1_U1358 fmul_32ns_32ns_32_3_max_dsp_1_U1359 fmul_32ns_32ns_32_3_max_dsp_1_U1360 fmul_32ns_32ns_32_3_max_dsp_1_U1124 fmul_32ns_32ns_32_3_max_dsp_1_U1125 fmul_32ns_32ns_32_3_max_dsp_1_U1361 fmul_32ns_32ns_32_3_max_dsp_1_U1126 fmul_32ns_32ns_32_3_max_dsp_1_U1127 fmul_32ns_32ns_32_3_max_dsp_1_U1128 fadd_32ns_32ns_32_4_full_dsp_1_U425 fadd_32ns_32ns_32_4_full_dsp_1_U452 fadd_32ns_32ns_32_4_full_dsp_1_U527 fadd_32ns_32ns_32_4_full_dsp_1_U594 fadd_32ns_32ns_32_4_full_dsp_1_U621 fadd_32ns_32ns_32_4_full_dsp_1_U696 fadd_32ns_32ns_32_4_full_dsp_1_U763 fadd_32ns_32ns_32_4_full_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U865 fadd_32ns_32ns_32_4_full_dsp_1_U893 fmul_32ns_32ns_32_3_max_dsp_1_U1362 fmul_32ns_32ns_32_3_max_dsp_1_U1363 fmul_32ns_32ns_32_3_max_dsp_1_U1364 fmul_32ns_32ns_32_3_max_dsp_1_U1129 fmul_32ns_32ns_32_3_max_dsp_1_U1365 fmul_32ns_32ns_32_3_max_dsp_1_U1366 fmul_32ns_32ns_32_3_max_dsp_1_U1130 fmul_32ns_32ns_32_3_max_dsp_1_U1131 fmul_32ns_32ns_32_3_max_dsp_1_U1132 fadd_32ns_32ns_32_4_full_dsp_1_U426 fadd_32ns_32ns_32_4_full_dsp_1_U453 fadd_32ns_32ns_32_4_full_dsp_1_U528 fadd_32ns_32ns_32_4_full_dsp_1_U595 fadd_32ns_32ns_32_4_full_dsp_1_U622 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U764 fadd_32ns_32ns_32_4_full_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U866 fadd_32ns_32ns_32_4_full_dsp_1_U894 fmul_32ns_32ns_32_3_max_dsp_1_U1367 fmul_32ns_32ns_32_3_max_dsp_1_U1368 fmul_32ns_32ns_32_3_max_dsp_1_U1369 fmul_32ns_32ns_32_3_max_dsp_1_U1370 fmul_32ns_32ns_32_3_max_dsp_1_U1371 fmul_32ns_32ns_32_3_max_dsp_1_U1133 fmul_32ns_32ns_32_3_max_dsp_1_U1372 fmul_32ns_32ns_32_3_max_dsp_1_U1134 fmul_32ns_32ns_32_3_max_dsp_1_U1135 fadd_32ns_32ns_32_4_full_dsp_1_U427 fadd_32ns_32ns_32_4_full_dsp_1_U454 fadd_32ns_32ns_32_4_full_dsp_1_U529 fadd_32ns_32ns_32_4_full_dsp_1_U596 fadd_32ns_32ns_32_4_full_dsp_1_U623 fadd_32ns_32ns_32_4_full_dsp_1_U698 fadd_32ns_32ns_32_4_full_dsp_1_U765 fadd_32ns_32ns_32_4_full_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U867 fadd_32ns_32ns_32_4_full_dsp_1_U895 fmul_32ns_32ns_32_3_max_dsp_1_U1373 fmul_32ns_32ns_32_3_max_dsp_1_U1374 fmul_32ns_32ns_32_3_max_dsp_1_U1375 fmul_32ns_32ns_32_3_max_dsp_1_U1376 fmul_32ns_32ns_32_3_max_dsp_1_U1136 fmul_32ns_32ns_32_3_max_dsp_1_U1137 fmul_32ns_32ns_32_3_max_dsp_1_U1377 fmul_32ns_32ns_32_3_max_dsp_1_U1138 fmul_32ns_32ns_32_3_max_dsp_1_U1139 fadd_32ns_32ns_32_4_full_dsp_1_U428 fadd_32ns_32ns_32_4_full_dsp_1_U455 fadd_32ns_32ns_32_4_full_dsp_1_U530 fadd_32ns_32ns_32_4_full_dsp_1_U597 fadd_32ns_32ns_32_4_full_dsp_1_U624 fadd_32ns_32ns_32_4_full_dsp_1_U699 fadd_32ns_32ns_32_4_full_dsp_1_U766 fadd_32ns_32ns_32_4_full_dsp_1_U793 fadd_32ns_32ns_32_4_full_dsp_1_U868 fadd_32ns_32ns_32_4_full_dsp_1_U896 fmul_32ns_32ns_32_3_max_dsp_1_U1378 fmul_32ns_32ns_32_3_max_dsp_1_U1379 fmul_32ns_32ns_32_3_max_dsp_1_U1380 fmul_32ns_32ns_32_3_max_dsp_1_U1140 fmul_32ns_32ns_32_3_max_dsp_1_U1141 fmul_32ns_32ns_32_3_max_dsp_1_U1142 fmul_32ns_32ns_32_3_max_dsp_1_U1143 fmul_32ns_32ns_32_3_max_dsp_1_U1144 fmul_32ns_32ns_32_3_max_dsp_1_U1145 fadd_32ns_32ns_32_4_full_dsp_1_U429 fadd_32ns_32ns_32_4_full_dsp_1_U456 fadd_32ns_32ns_32_4_full_dsp_1_U531 fadd_32ns_32ns_32_4_full_dsp_1_U598 fadd_32ns_32ns_32_4_full_dsp_1_U625 fadd_32ns_32ns_32_4_full_dsp_1_U700 fadd_32ns_32ns_32_4_full_dsp_1_U767 fadd_32ns_32ns_32_4_full_dsp_1_U794 fadd_32ns_32ns_32_4_full_dsp_1_U869 fadd_32ns_32ns_32_4_full_dsp_1_U897 fmul_32ns_32ns_32_3_max_dsp_1_U1381 fmul_32ns_32ns_32_3_max_dsp_1_U1382 fmul_32ns_32ns_32_3_max_dsp_1_U1146 fmul_32ns_32ns_32_3_max_dsp_1_U1147 fmul_32ns_32ns_32_3_max_dsp_1_U1148 fmul_32ns_32ns_32_3_max_dsp_1_U1149 fmul_32ns_32ns_32_3_max_dsp_1_U1150 fmul_32ns_32ns_32_3_max_dsp_1_U1151 fmul_32ns_32ns_32_3_max_dsp_1_U1152 fadd_32ns_32ns_32_4_full_dsp_1_U430 fadd_32ns_32ns_32_4_full_dsp_1_U457 fadd_32ns_32ns_32_4_full_dsp_1_U532 fadd_32ns_32ns_32_4_full_dsp_1_U599 fadd_32ns_32ns_32_4_full_dsp_1_U626 fadd_32ns_32ns_32_4_full_dsp_1_U701 fadd_32ns_32ns_32_4_full_dsp_1_U768 fadd_32ns_32ns_32_4_full_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U870 fadd_32ns_32ns_32_4_full_dsp_1_U898 fmul_32ns_32ns_32_3_max_dsp_1_U1383 fmul_32ns_32ns_32_3_max_dsp_1_U1153 fmul_32ns_32ns_32_3_max_dsp_1_U1154 fmul_32ns_32ns_32_3_max_dsp_1_U1155 fmul_32ns_32ns_32_3_max_dsp_1_U1156 fmul_32ns_32ns_32_3_max_dsp_1_U1157 fmul_32ns_32ns_32_3_max_dsp_1_U1158 fmul_32ns_32ns_32_3_max_dsp_1_U1159 fmul_32ns_32ns_32_3_max_dsp_1_U1160 fadd_32ns_32ns_32_4_full_dsp_1_U431 fadd_32ns_32ns_32_4_full_dsp_1_U458 fadd_32ns_32ns_32_4_full_dsp_1_U533 fadd_32ns_32ns_32_4_full_dsp_1_U600 fadd_32ns_32ns_32_4_full_dsp_1_U627 fadd_32ns_32ns_32_4_full_dsp_1_U702 fadd_32ns_32ns_32_4_full_dsp_1_U769 fadd_32ns_32ns_32_4_full_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U871 fadd_32ns_32ns_32_4_full_dsp_1_U899 fmul_32ns_32ns_32_3_max_dsp_1_U1161 fmul_32ns_32ns_32_3_max_dsp_1_U1162 fmul_32ns_32ns_32_3_max_dsp_1_U1163 fmul_32ns_32ns_32_3_max_dsp_1_U1164 fmul_32ns_32ns_32_3_max_dsp_1_U1165 fmul_32ns_32ns_32_3_max_dsp_1_U1166 fmul_32ns_32ns_32_3_max_dsp_1_U1167 fmul_32ns_32ns_32_3_max_dsp_1_U1168 fmul_32ns_32ns_32_3_max_dsp_1_U1169 fadd_32ns_32ns_32_4_full_dsp_1_U452 fadd_32ns_32ns_32_4_full_dsp_1_U519 fadd_32ns_32ns_32_4_full_dsp_1_U546 fadd_32ns_32ns_32_4_full_dsp_1_U621 fadd_32ns_32ns_32_4_full_dsp_1_U688 fadd_32ns_32ns_32_4_full_dsp_1_U715 fadd_32ns_32ns_32_4_full_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U857 fadd_32ns_32ns_32_4_full_dsp_1_U900 fmul_32ns_32ns_32_3_max_dsp_1_U1170 fmul_32ns_32ns_32_3_max_dsp_1_U1171 fmul_32ns_32ns_32_3_max_dsp_1_U1384 fmul_32ns_32ns_32_3_max_dsp_1_U1172 fmul_32ns_32ns_32_3_max_dsp_1_U1173 fmul_32ns_32ns_32_3_max_dsp_1_U1385 fmul_32ns_32ns_32_3_max_dsp_1_U1174 fmul_32ns_32ns_32_3_max_dsp_1_U1175 fmul_32ns_32ns_32_3_max_dsp_1_U1176 fadd_32ns_32ns_32_4_full_dsp_1_U378 fadd_32ns_32ns_32_4_full_dsp_1_U453 fadd_32ns_32ns_32_4_full_dsp_1_U520 fadd_32ns_32ns_32_4_full_dsp_1_U547 fadd_32ns_32ns_32_4_full_dsp_1_U622 fadd_32ns_32ns_32_4_full_dsp_1_U689 fadd_32ns_32ns_32_4_full_dsp_1_U716 fadd_32ns_32ns_32_4_full_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U858 fadd_32ns_32ns_32_4_full_dsp_1_U901 fmul_32ns_32ns_32_3_max_dsp_1_U1177 fmul_32ns_32ns_32_3_max_dsp_1_U1386 fmul_32ns_32ns_32_3_max_dsp_1_U1387 fmul_32ns_32ns_32_3_max_dsp_1_U1178 fmul_32ns_32ns_32_3_max_dsp_1_U1388 fmul_32ns_32ns_32_3_max_dsp_1_U1389 fmul_32ns_32ns_32_3_max_dsp_1_U1179 fmul_32ns_32ns_32_3_max_dsp_1_U1180 fmul_32ns_32ns_32_3_max_dsp_1_U1181 fadd_32ns_32ns_32_4_full_dsp_1_U379 fadd_32ns_32ns_32_4_full_dsp_1_U454 fadd_32ns_32ns_32_4_full_dsp_1_U521 fadd_32ns_32ns_32_4_full_dsp_1_U548 fadd_32ns_32ns_32_4_full_dsp_1_U623 fadd_32ns_32ns_32_4_full_dsp_1_U690 fadd_32ns_32ns_32_4_full_dsp_1_U717 fadd_32ns_32ns_32_4_full_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U859 fadd_32ns_32ns_32_4_full_dsp_1_U902 fmul_32ns_32ns_32_3_max_dsp_1_U1390 fmul_32ns_32ns_32_3_max_dsp_1_U1391 fmul_32ns_32ns_32_3_max_dsp_1_U1182 fmul_32ns_32ns_32_3_max_dsp_1_U1392 fmul_32ns_32ns_32_3_max_dsp_1_U1393 fmul_32ns_32ns_32_3_max_dsp_1_U1183 fmul_32ns_32ns_32_3_max_dsp_1_U1394 fmul_32ns_32ns_32_3_max_dsp_1_U1184 fmul_32ns_32ns_32_3_max_dsp_1_U1185 fadd_32ns_32ns_32_4_full_dsp_1_U432 fadd_32ns_32ns_32_4_full_dsp_1_U459 fadd_32ns_32ns_32_4_full_dsp_1_U534 fadd_32ns_32ns_32_4_full_dsp_1_U601 fadd_32ns_32ns_32_4_full_dsp_1_U628 fadd_32ns_32ns_32_4_full_dsp_1_U703 fadd_32ns_32ns_32_4_full_dsp_1_U770 fadd_32ns_32ns_32_4_full_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U872 fadd_32ns_32ns_32_4_full_dsp_1_U903 fmul_32ns_32ns_32_3_max_dsp_1_U1395 fmul_32ns_32ns_32_3_max_dsp_1_U1186 fmul_32ns_32ns_32_3_max_dsp_1_U1187 fmul_32ns_32ns_32_3_max_dsp_1_U1396 fmul_32ns_32ns_32_3_max_dsp_1_U1188 fmul_32ns_32ns_32_3_max_dsp_1_U1189 fmul_32ns_32ns_32_3_max_dsp_1_U1397 fmul_32ns_32ns_32_3_max_dsp_1_U1190 fmul_32ns_32ns_32_3_max_dsp_1_U1191 fadd_32ns_32ns_32_4_full_dsp_1_U433 fadd_32ns_32ns_32_4_full_dsp_1_U460 fadd_32ns_32ns_32_4_full_dsp_1_U535 fadd_32ns_32ns_32_4_full_dsp_1_U602 fadd_32ns_32ns_32_4_full_dsp_1_U629 fadd_32ns_32ns_32_4_full_dsp_1_U704 fadd_32ns_32ns_32_4_full_dsp_1_U771 fadd_32ns_32ns_32_4_full_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U873 fadd_32ns_32ns_32_4_full_dsp_1_U904 fmul_32ns_32ns_32_3_max_dsp_1_U1192 fmul_32ns_32ns_32_3_max_dsp_1_U1193 fmul_32ns_32ns_32_3_max_dsp_1_U1194 fmul_32ns_32ns_32_3_max_dsp_1_U1195 fmul_32ns_32ns_32_3_max_dsp_1_U1196 fmul_32ns_32ns_32_3_max_dsp_1_U1197 fmul_32ns_32ns_32_3_max_dsp_1_U1198 fmul_32ns_32ns_32_3_max_dsp_1_U1199 fmul_32ns_32ns_32_3_max_dsp_1_U1200 fadd_32ns_32ns_32_4_full_dsp_1_U380 fadd_32ns_32ns_32_4_full_dsp_1_U455 fadd_32ns_32ns_32_4_full_dsp_1_U522 fadd_32ns_32ns_32_4_full_dsp_1_U549 fadd_32ns_32ns_32_4_full_dsp_1_U624 fadd_32ns_32ns_32_4_full_dsp_1_U691 fadd_32ns_32ns_32_4_full_dsp_1_U718 fadd_32ns_32ns_32_4_full_dsp_1_U793 fadd_32ns_32ns_32_4_full_dsp_1_U860 fadd_32ns_32ns_32_4_full_dsp_1_U905 fmul_32ns_32ns_32_3_max_dsp_1_U1201 fmul_32ns_32ns_32_3_max_dsp_1_U1202 fmul_32ns_32ns_32_3_max_dsp_1_U1398 fmul_32ns_32ns_32_3_max_dsp_1_U1203 fmul_32ns_32ns_32_3_max_dsp_1_U1204 fmul_32ns_32ns_32_3_max_dsp_1_U1399 fmul_32ns_32ns_32_3_max_dsp_1_U1205 fmul_32ns_32ns_32_3_max_dsp_1_U1206 fmul_32ns_32ns_32_3_max_dsp_1_U1207 fadd_32ns_32ns_32_4_full_dsp_1_U381 fadd_32ns_32ns_32_4_full_dsp_1_U456 fadd_32ns_32ns_32_4_full_dsp_1_U523 fadd_32ns_32ns_32_4_full_dsp_1_U550 fadd_32ns_32ns_32_4_full_dsp_1_U625 fadd_32ns_32ns_32_4_full_dsp_1_U692 fadd_32ns_32ns_32_4_full_dsp_1_U719 fadd_32ns_32ns_32_4_full_dsp_1_U794 fadd_32ns_32ns_32_4_full_dsp_1_U861 fadd_32ns_32ns_32_4_full_dsp_1_U906 fmul_32ns_32ns_32_3_max_dsp_1_U1208 fmul_32ns_32ns_32_3_max_dsp_1_U1400 fmul_32ns_32ns_32_3_max_dsp_1_U1401 fmul_32ns_32ns_32_3_max_dsp_1_U1209 fmul_32ns_32ns_32_3_max_dsp_1_U1402 fmul_32ns_32ns_32_3_max_dsp_1_U1403 fmul_32ns_32ns_32_3_max_dsp_1_U1210 fmul_32ns_32ns_32_3_max_dsp_1_U1211 fmul_32ns_32ns_32_3_max_dsp_1_U1212 fadd_32ns_32ns_32_4_full_dsp_1_U382 fadd_32ns_32ns_32_4_full_dsp_1_U457 fadd_32ns_32ns_32_4_full_dsp_1_U524 fadd_32ns_32ns_32_4_full_dsp_1_U551 fadd_32ns_32ns_32_4_full_dsp_1_U626 fadd_32ns_32ns_32_4_full_dsp_1_U693 fadd_32ns_32ns_32_4_full_dsp_1_U720 fadd_32ns_32ns_32_4_full_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U862 fadd_32ns_32ns_32_4_full_dsp_1_U907 fmul_32ns_32ns_32_3_max_dsp_1_U1404 fmul_32ns_32ns_32_3_max_dsp_1_U1405 fmul_32ns_32ns_32_3_max_dsp_1_U1213 fmul_32ns_32ns_32_3_max_dsp_1_U1406 fmul_32ns_32ns_32_3_max_dsp_1_U1407 fmul_32ns_32ns_32_3_max_dsp_1_U1214 fmul_32ns_32ns_32_3_max_dsp_1_U1408 fmul_32ns_32ns_32_3_max_dsp_1_U1215 fmul_32ns_32ns_32_3_max_dsp_1_U1216 fadd_32ns_32ns_32_4_full_dsp_1_U434 fadd_32ns_32ns_32_4_full_dsp_1_U461 fadd_32ns_32ns_32_4_full_dsp_1_U536 fadd_32ns_32ns_32_4_full_dsp_1_U603 fadd_32ns_32ns_32_4_full_dsp_1_U630 fadd_32ns_32ns_32_4_full_dsp_1_U705 fadd_32ns_32ns_32_4_full_dsp_1_U772 fadd_32ns_32ns_32_4_full_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U874 fadd_32ns_32ns_32_4_full_dsp_1_U908 fmul_32ns_32ns_32_3_max_dsp_1_U1409 fmul_32ns_32ns_32_3_max_dsp_1_U1217 fmul_32ns_32ns_32_3_max_dsp_1_U1218 fmul_32ns_32ns_32_3_max_dsp_1_U1410 fmul_32ns_32ns_32_3_max_dsp_1_U1219 fmul_32ns_32ns_32_3_max_dsp_1_U1220 fmul_32ns_32ns_32_3_max_dsp_1_U1411 fmul_32ns_32ns_32_3_max_dsp_1_U1221 fmul_32ns_32ns_32_3_max_dsp_1_U1222 fadd_32ns_32ns_32_4_full_dsp_1_U435 fadd_32ns_32ns_32_4_full_dsp_1_U462 fadd_32ns_32ns_32_4_full_dsp_1_U537 fadd_32ns_32ns_32_4_full_dsp_1_U604 fadd_32ns_32ns_32_4_full_dsp_1_U631 fadd_32ns_32ns_32_4_full_dsp_1_U706 fadd_32ns_32ns_32_4_full_dsp_1_U773 fadd_32ns_32ns_32_4_full_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U875 fadd_32ns_32ns_32_4_full_dsp_1_U909 fmul_32ns_32ns_32_3_max_dsp_1_U1223 fmul_32ns_32ns_32_3_max_dsp_1_U1224 fmul_32ns_32ns_32_3_max_dsp_1_U1225 fmul_32ns_32ns_32_3_max_dsp_1_U1226 fmul_32ns_32ns_32_3_max_dsp_1_U1227 fmul_32ns_32ns_32_3_max_dsp_1_U1228 fmul_32ns_32ns_32_3_max_dsp_1_U1229 fmul_32ns_32ns_32_3_max_dsp_1_U1230 fmul_32ns_32ns_32_3_max_dsp_1_U1231 fadd_32ns_32ns_32_4_full_dsp_1_U383 fadd_32ns_32ns_32_4_full_dsp_1_U458 fadd_32ns_32ns_32_4_full_dsp_1_U525 fadd_32ns_32ns_32_4_full_dsp_1_U552 fadd_32ns_32ns_32_4_full_dsp_1_U627 fadd_32ns_32ns_32_4_full_dsp_1_U694 fadd_32ns_32ns_32_4_full_dsp_1_U721 fadd_32ns_32ns_32_4_full_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U863 fadd_32ns_32ns_32_4_full_dsp_1_U910 fmul_32ns_32ns_32_3_max_dsp_1_U1232 fmul_32ns_32ns_32_3_max_dsp_1_U1233 fmul_32ns_32ns_32_3_max_dsp_1_U1234 fmul_32ns_32ns_32_3_max_dsp_1_U1235 fmul_32ns_32ns_32_3_max_dsp_1_U1236 fmul_32ns_32ns_32_3_max_dsp_1_U1237 fmul_32ns_32ns_32_3_max_dsp_1_U1238 fmul_32ns_32ns_32_3_max_dsp_1_U1239 fmul_32ns_32ns_32_3_max_dsp_1_U1240 fadd_32ns_32ns_32_4_full_dsp_1_U384 fadd_32ns_32ns_32_4_full_dsp_1_U459 fadd_32ns_32ns_32_4_full_dsp_1_U526 fadd_32ns_32ns_32_4_full_dsp_1_U553 fadd_32ns_32ns_32_4_full_dsp_1_U628 fadd_32ns_32ns_32_4_full_dsp_1_U695 fadd_32ns_32ns_32_4_full_dsp_1_U722 fadd_32ns_32ns_32_4_full_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U864 fadd_32ns_32ns_32_4_full_dsp_1_U911 fmul_32ns_32ns_32_3_max_dsp_1_U1241 fmul_32ns_32ns_32_3_max_dsp_1_U1242 fmul_32ns_32ns_32_3_max_dsp_1_U1243 fmul_32ns_32ns_32_3_max_dsp_1_U1244 fmul_32ns_32ns_32_3_max_dsp_1_U1245 fmul_32ns_32ns_32_3_max_dsp_1_U1246 fmul_32ns_32ns_32_3_max_dsp_1_U1247 fmul_32ns_32ns_32_3_max_dsp_1_U1248 fmul_32ns_32ns_32_3_max_dsp_1_U1249 fadd_32ns_32ns_32_4_full_dsp_1_U385 fadd_32ns_32ns_32_4_full_dsp_1_U460 fadd_32ns_32ns_32_4_full_dsp_1_U527 fadd_32ns_32ns_32_4_full_dsp_1_U554 fadd_32ns_32ns_32_4_full_dsp_1_U629 fadd_32ns_32ns_32_4_full_dsp_1_U696 fadd_32ns_32ns_32_4_full_dsp_1_U723 fadd_32ns_32ns_32_4_full_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U865 fadd_32ns_32ns_32_4_full_dsp_1_U912 fmul_32ns_32ns_32_3_max_dsp_1_U1250 fmul_32ns_32ns_32_3_max_dsp_1_U1251 fmul_32ns_32ns_32_3_max_dsp_1_U1252 fmul_32ns_32ns_32_3_max_dsp_1_U1253 fmul_32ns_32ns_32_3_max_dsp_1_U1254 fmul_32ns_32ns_32_3_max_dsp_1_U1255 fmul_32ns_32ns_32_3_max_dsp_1_U1256 fmul_32ns_32ns_32_3_max_dsp_1_U1257 fmul_32ns_32ns_32_3_max_dsp_1_U1258 fadd_32ns_32ns_32_4_full_dsp_1_U386 fadd_32ns_32ns_32_4_full_dsp_1_U461 fadd_32ns_32ns_32_4_full_dsp_1_U528 fadd_32ns_32ns_32_4_full_dsp_1_U555 fadd_32ns_32ns_32_4_full_dsp_1_U630 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U724 fadd_32ns_32ns_32_4_full_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U866 fadd_32ns_32ns_32_4_full_dsp_1_U913 fmul_32ns_32ns_32_3_max_dsp_1_U1259 fmul_32ns_32ns_32_3_max_dsp_1_U1260 fmul_32ns_32ns_32_3_max_dsp_1_U1412 fmul_32ns_32ns_32_3_max_dsp_1_U1261 fmul_32ns_32ns_32_3_max_dsp_1_U1262 fmul_32ns_32ns_32_3_max_dsp_1_U1413 fmul_32ns_32ns_32_3_max_dsp_1_U1263 fmul_32ns_32ns_32_3_max_dsp_1_U1264 fmul_32ns_32ns_32_3_max_dsp_1_U1265 fadd_32ns_32ns_32_4_full_dsp_1_U387 fadd_32ns_32ns_32_4_full_dsp_1_U462 fadd_32ns_32ns_32_4_full_dsp_1_U529 fadd_32ns_32ns_32_4_full_dsp_1_U556 fadd_32ns_32ns_32_4_full_dsp_1_U631 fadd_32ns_32ns_32_4_full_dsp_1_U698 fadd_32ns_32ns_32_4_full_dsp_1_U725 fadd_32ns_32ns_32_4_full_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U867 fadd_32ns_32ns_32_4_full_dsp_1_U914 fmul_32ns_32ns_32_3_max_dsp_1_U1266 fmul_32ns_32ns_32_3_max_dsp_1_U1414 fmul_32ns_32ns_32_3_max_dsp_1_U1415 fmul_32ns_32ns_32_3_max_dsp_1_U1267 fmul_32ns_32ns_32_3_max_dsp_1_U1416 fmul_32ns_32ns_32_3_max_dsp_1_U1417 fmul_32ns_32ns_32_3_max_dsp_1_U1268 fmul_32ns_32ns_32_3_max_dsp_1_U1269 fmul_32ns_32ns_32_3_max_dsp_1_U1270 fadd_32ns_32ns_32_4_full_dsp_1_U388 fadd_32ns_32ns_32_4_full_dsp_1_U463 fadd_32ns_32ns_32_4_full_dsp_1_U530 fadd_32ns_32ns_32_4_full_dsp_1_U557 fadd_32ns_32ns_32_4_full_dsp_1_U632 fadd_32ns_32ns_32_4_full_dsp_1_U699 fadd_32ns_32ns_32_4_full_dsp_1_U726 fadd_32ns_32ns_32_4_full_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U868 fadd_32ns_32ns_32_4_full_dsp_1_U915 fmul_32ns_32ns_32_3_max_dsp_1_U1418 fmul_32ns_32ns_32_3_max_dsp_1_U1419 fmul_32ns_32ns_32_3_max_dsp_1_U1271 fmul_32ns_32ns_32_3_max_dsp_1_U1420 fmul_32ns_32ns_32_3_max_dsp_1_U1421 fmul_32ns_32ns_32_3_max_dsp_1_U1272 fmul_32ns_32ns_32_3_max_dsp_1_U1273 fmul_32ns_32ns_32_3_max_dsp_1_U1274 fmul_32ns_32ns_32_3_max_dsp_1_U1275 fadd_32ns_32ns_32_4_full_dsp_1_U436 fadd_32ns_32ns_32_4_full_dsp_1_U463 fadd_32ns_32ns_32_4_full_dsp_1_U538 fadd_32ns_32ns_32_4_full_dsp_1_U605 fadd_32ns_32ns_32_4_full_dsp_1_U632 fadd_32ns_32ns_32_4_full_dsp_1_U707 fadd_32ns_32ns_32_4_full_dsp_1_U774 fadd_32ns_32ns_32_4_full_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U876 fadd_32ns_32ns_32_4_full_dsp_1_U916 fmul_32ns_32ns_32_3_max_dsp_1_U1422 fmul_32ns_32ns_32_3_max_dsp_1_U1276 fmul_32ns_32ns_32_3_max_dsp_1_U1277 fmul_32ns_32ns_32_3_max_dsp_1_U1423 fmul_32ns_32ns_32_3_max_dsp_1_U1278 fmul_32ns_32ns_32_3_max_dsp_1_U1279 fmul_32ns_32ns_32_3_max_dsp_1_U1280 fmul_32ns_32ns_32_3_max_dsp_1_U1281 fmul_32ns_32ns_32_3_max_dsp_1_U1282 fadd_32ns_32ns_32_4_full_dsp_1_U437 fadd_32ns_32ns_32_4_full_dsp_1_U464 fadd_32ns_32ns_32_4_full_dsp_1_U539 fadd_32ns_32ns_32_4_full_dsp_1_U606 fadd_32ns_32ns_32_4_full_dsp_1_U633 fadd_32ns_32ns_32_4_full_dsp_1_U708 fadd_32ns_32ns_32_4_full_dsp_1_U775 fadd_32ns_32ns_32_4_full_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U877 fadd_32ns_32ns_32_4_full_dsp_1_U917 fmul_32ns_32ns_32_3_max_dsp_1_U1283 fmul_32ns_32ns_32_3_max_dsp_1_U1284 fmul_32ns_32ns_32_3_max_dsp_1_U1285 fmul_32ns_32ns_32_3_max_dsp_1_U1286 fmul_32ns_32ns_32_3_max_dsp_1_U1287 fmul_32ns_32ns_32_3_max_dsp_1_U1288 fmul_32ns_32ns_32_3_max_dsp_1_U1289 fmul_32ns_32ns_32_3_max_dsp_1_U1290 fmul_32ns_32ns_32_3_max_dsp_1_U1291 fadd_32ns_32ns_32_4_full_dsp_1_U389 fadd_32ns_32ns_32_4_full_dsp_1_U464 fadd_32ns_32ns_32_4_full_dsp_1_U531 fadd_32ns_32ns_32_4_full_dsp_1_U558 fadd_32ns_32ns_32_4_full_dsp_1_U633 fadd_32ns_32ns_32_4_full_dsp_1_U700 fadd_32ns_32ns_32_4_full_dsp_1_U727 fadd_32ns_32ns_32_4_full_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U869 fadd_32ns_32ns_32_4_full_dsp_1_U918 fmul_32ns_32ns_32_3_max_dsp_1_U1292 fmul_32ns_32ns_32_3_max_dsp_1_U1293 fmul_32ns_32ns_32_3_max_dsp_1_U1424 fmul_32ns_32ns_32_3_max_dsp_1_U1294 fmul_32ns_32ns_32_3_max_dsp_1_U1295 fmul_32ns_32ns_32_3_max_dsp_1_U1425 fmul_32ns_32ns_32_3_max_dsp_1_U1296 fmul_32ns_32ns_32_3_max_dsp_1_U1297 fmul_32ns_32ns_32_3_max_dsp_1_U1298 fadd_32ns_32ns_32_4_full_dsp_1_U390 fadd_32ns_32ns_32_4_full_dsp_1_U465 fadd_32ns_32ns_32_4_full_dsp_1_U532 fadd_32ns_32ns_32_4_full_dsp_1_U559 fadd_32ns_32ns_32_4_full_dsp_1_U634 fadd_32ns_32ns_32_4_full_dsp_1_U701 fadd_32ns_32ns_32_4_full_dsp_1_U728 fadd_32ns_32ns_32_4_full_dsp_1_U803 fadd_32ns_32ns_32_4_full_dsp_1_U870 fadd_32ns_32ns_32_4_full_dsp_1_U919 fmul_32ns_32ns_32_3_max_dsp_1_U1299 fmul_32ns_32ns_32_3_max_dsp_1_U1426 fmul_32ns_32ns_32_3_max_dsp_1_U1427 fmul_32ns_32ns_32_3_max_dsp_1_U1300 fmul_32ns_32ns_32_3_max_dsp_1_U1428 fmul_32ns_32ns_32_3_max_dsp_1_U1429 fmul_32ns_32ns_32_3_max_dsp_1_U1301 fmul_32ns_32ns_32_3_max_dsp_1_U1302 fmul_32ns_32ns_32_3_max_dsp_1_U1303 fadd_32ns_32ns_32_4_full_dsp_1_U391 fadd_32ns_32ns_32_4_full_dsp_1_U466 fadd_32ns_32ns_32_4_full_dsp_1_U533 fadd_32ns_32ns_32_4_full_dsp_1_U560 fadd_32ns_32ns_32_4_full_dsp_1_U635 fadd_32ns_32ns_32_4_full_dsp_1_U702 fadd_32ns_32ns_32_4_full_dsp_1_U729 fadd_32ns_32ns_32_4_full_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U871 fadd_32ns_32ns_32_4_full_dsp_1_U920 fmul_32ns_32ns_32_3_max_dsp_1_U1430 fmul_32ns_32ns_32_3_max_dsp_1_U1431 fmul_32ns_32ns_32_3_max_dsp_1_U1304 fmul_32ns_32ns_32_3_max_dsp_1_U1432 fmul_32ns_32ns_32_3_max_dsp_1_U1433 fmul_32ns_32ns_32_3_max_dsp_1_U1305 fmul_32ns_32ns_32_3_max_dsp_1_U1306 fmul_32ns_32ns_32_3_max_dsp_1_U1307 fmul_32ns_32ns_32_3_max_dsp_1_U1308 fadd_32ns_32ns_32_4_full_dsp_1_U438 fadd_32ns_32ns_32_4_full_dsp_1_U465 fadd_32ns_32ns_32_4_full_dsp_1_U540 fadd_32ns_32ns_32_4_full_dsp_1_U607 fadd_32ns_32ns_32_4_full_dsp_1_U634 fadd_32ns_32ns_32_4_full_dsp_1_U709 fadd_32ns_32ns_32_4_full_dsp_1_U776 fadd_32ns_32ns_32_4_full_dsp_1_U803 fadd_32ns_32ns_32_4_full_dsp_1_U878 fadd_32ns_32ns_32_4_full_dsp_1_U921 fmul_32ns_32ns_32_3_max_dsp_1_U1434 fmul_32ns_32ns_32_3_max_dsp_1_U1309 fmul_32ns_32ns_32_3_max_dsp_1_U1310 fmul_32ns_32ns_32_3_max_dsp_1_U1435 fmul_32ns_32ns_32_3_max_dsp_1_U1311 fmul_32ns_32ns_32_3_max_dsp_1_U1312 fmul_32ns_32ns_32_3_max_dsp_1_U1313 fmul_32ns_32ns_32_3_max_dsp_1_U1314 fmul_32ns_32ns_32_3_max_dsp_1_U1315 fadd_32ns_32ns_32_4_full_dsp_1_U439 fadd_32ns_32ns_32_4_full_dsp_1_U466 fadd_32ns_32ns_32_4_full_dsp_1_U541 fadd_32ns_32ns_32_4_full_dsp_1_U608 fadd_32ns_32ns_32_4_full_dsp_1_U635 fadd_32ns_32ns_32_4_full_dsp_1_U710 fadd_32ns_32ns_32_4_full_dsp_1_U777 fadd_32ns_32ns_32_4_full_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U879 fadd_32ns_32ns_32_4_full_dsp_1_U922 fmul_32ns_32ns_32_3_max_dsp_1_U1316 fmul_32ns_32ns_32_3_max_dsp_1_U1317 fmul_32ns_32ns_32_3_max_dsp_1_U1318 fmul_32ns_32ns_32_3_max_dsp_1_U1319 fmul_32ns_32ns_32_3_max_dsp_1_U1320 fmul_32ns_32ns_32_3_max_dsp_1_U1321 fmul_32ns_32ns_32_3_max_dsp_1_U1322 fmul_32ns_32ns_32_3_max_dsp_1_U1323 fmul_32ns_32ns_32_3_max_dsp_1_U1324 fadd_32ns_32ns_32_4_full_dsp_1_U392 fadd_32ns_32ns_32_4_full_dsp_1_U467 fadd_32ns_32ns_32_4_full_dsp_1_U534 fadd_32ns_32ns_32_4_full_dsp_1_U561 fadd_32ns_32ns_32_4_full_dsp_1_U636 fadd_32ns_32ns_32_4_full_dsp_1_U703 fadd_32ns_32ns_32_4_full_dsp_1_U730 fadd_32ns_32ns_32_4_full_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U872 fadd_32ns_32ns_32_4_full_dsp_1_U923 fmul_32ns_32ns_32_3_max_dsp_1_U1325 fmul_32ns_32ns_32_3_max_dsp_1_U1326 fmul_32ns_32ns_32_3_max_dsp_1_U1327 fmul_32ns_32ns_32_3_max_dsp_1_U1328 fmul_32ns_32ns_32_3_max_dsp_1_U1329 fmul_32ns_32ns_32_3_max_dsp_1_U1330 fmul_32ns_32ns_32_3_max_dsp_1_U1331 fmul_32ns_32ns_32_3_max_dsp_1_U1332 fmul_32ns_32ns_32_3_max_dsp_1_U1333 fadd_32ns_32ns_32_4_full_dsp_1_U393 fadd_32ns_32ns_32_4_full_dsp_1_U468 fadd_32ns_32ns_32_4_full_dsp_1_U535 fadd_32ns_32ns_32_4_full_dsp_1_U562 fadd_32ns_32ns_32_4_full_dsp_1_U637 fadd_32ns_32ns_32_4_full_dsp_1_U704 fadd_32ns_32ns_32_4_full_dsp_1_U731 fadd_32ns_32ns_32_4_full_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U873 fadd_32ns_32ns_32_4_full_dsp_1_U924 fmul_32ns_32ns_32_3_max_dsp_1_U1334 fmul_32ns_32ns_32_3_max_dsp_1_U1335 fmul_32ns_32ns_32_3_max_dsp_1_U1336 fmul_32ns_32ns_32_3_max_dsp_1_U1337 fmul_32ns_32ns_32_3_max_dsp_1_U1338 fmul_32ns_32ns_32_3_max_dsp_1_U1339 fmul_32ns_32ns_32_3_max_dsp_1_U1340 fmul_32ns_32ns_32_3_max_dsp_1_U1341 fmul_32ns_32ns_32_3_max_dsp_1_U1342 fadd_32ns_32ns_32_4_full_dsp_1_U394 fadd_32ns_32ns_32_4_full_dsp_1_U469 fadd_32ns_32ns_32_4_full_dsp_1_U536 fadd_32ns_32ns_32_4_full_dsp_1_U563 fadd_32ns_32ns_32_4_full_dsp_1_U638 fadd_32ns_32ns_32_4_full_dsp_1_U705 fadd_32ns_32ns_32_4_full_dsp_1_U732 fadd_32ns_32ns_32_4_full_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U874 fadd_32ns_32ns_32_4_full_dsp_1_U925 fmul_32ns_32ns_32_3_max_dsp_1_U1343 fmul_32ns_32ns_32_3_max_dsp_1_U1344 fmul_32ns_32ns_32_3_max_dsp_1_U1345 fmul_32ns_32ns_32_3_max_dsp_1_U1346 fmul_32ns_32ns_32_3_max_dsp_1_U1347 fmul_32ns_32ns_32_3_max_dsp_1_U1348 fmul_32ns_32ns_32_3_max_dsp_1_U1349 fmul_32ns_32ns_32_3_max_dsp_1_U1350 fmul_32ns_32ns_32_3_max_dsp_1_U1351 fadd_32ns_32ns_32_4_full_dsp_1_U395 fadd_32ns_32ns_32_4_full_dsp_1_U470 fadd_32ns_32ns_32_4_full_dsp_1_U537 fadd_32ns_32ns_32_4_full_dsp_1_U564 fadd_32ns_32ns_32_4_full_dsp_1_U639 fadd_32ns_32ns_32_4_full_dsp_1_U706 fadd_32ns_32ns_32_4_full_dsp_1_U733 fadd_32ns_32ns_32_4_full_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U875 fadd_32ns_32ns_32_4_full_dsp_1_U926 fmul_32ns_32ns_32_3_max_dsp_1_U1352 fmul_32ns_32ns_32_3_max_dsp_1_U1353 fmul_32ns_32ns_32_3_max_dsp_1_U1436 fmul_32ns_32ns_32_3_max_dsp_1_U1354 fmul_32ns_32ns_32_3_max_dsp_1_U1355 fmul_32ns_32ns_32_3_max_dsp_1_U1356 fmul_32ns_32ns_32_3_max_dsp_1_U1357 fmul_32ns_32ns_32_3_max_dsp_1_U1358 fmul_32ns_32ns_32_3_max_dsp_1_U1359 fadd_32ns_32ns_32_4_full_dsp_1_U396 fadd_32ns_32ns_32_4_full_dsp_1_U471 fadd_32ns_32ns_32_4_full_dsp_1_U538 fadd_32ns_32ns_32_4_full_dsp_1_U565 fadd_32ns_32ns_32_4_full_dsp_1_U640 fadd_32ns_32ns_32_4_full_dsp_1_U707 fadd_32ns_32ns_32_4_full_dsp_1_U734 fadd_32ns_32ns_32_4_full_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U876 fadd_32ns_32ns_32_4_full_dsp_1_U927 fmul_32ns_32ns_32_3_max_dsp_1_U1360 fmul_32ns_32ns_32_3_max_dsp_1_U1437 fmul_32ns_32ns_32_3_max_dsp_1_U1438 fmul_32ns_32ns_32_3_max_dsp_1_U1361 fmul_32ns_32ns_32_3_max_dsp_1_U1362 fmul_32ns_32ns_32_3_max_dsp_1_U1363 fmul_32ns_32ns_32_3_max_dsp_1_U1364 fmul_32ns_32ns_32_3_max_dsp_1_U1365 fmul_32ns_32ns_32_3_max_dsp_1_U1366 fadd_32ns_32ns_32_4_full_dsp_1_U397 fadd_32ns_32ns_32_4_full_dsp_1_U472 fadd_32ns_32ns_32_4_full_dsp_1_U539 fadd_32ns_32ns_32_4_full_dsp_1_U566 fadd_32ns_32ns_32_4_full_dsp_1_U641 fadd_32ns_32ns_32_4_full_dsp_1_U708 fadd_32ns_32ns_32_4_full_dsp_1_U735 fadd_32ns_32ns_32_4_full_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U877 fadd_32ns_32ns_32_4_full_dsp_1_U928 fmul_32ns_32ns_32_3_max_dsp_1_U1439 fmul_32ns_32ns_32_3_max_dsp_1_U1440 fmul_32ns_32ns_32_3_max_dsp_1_U1367 fmul_32ns_32ns_32_3_max_dsp_1_U1368 fmul_32ns_32ns_32_3_max_dsp_1_U1369 fmul_32ns_32ns_32_3_max_dsp_1_U1370 fmul_32ns_32ns_32_3_max_dsp_1_U1371 fmul_32ns_32ns_32_3_max_dsp_1_U1372 fmul_32ns_32ns_32_3_max_dsp_1_U1373 fadd_32ns_32ns_32_4_full_dsp_1_U440 fadd_32ns_32ns_32_4_full_dsp_1_U467 fadd_32ns_32ns_32_4_full_dsp_1_U542 fadd_32ns_32ns_32_4_full_dsp_1_U609 fadd_32ns_32ns_32_4_full_dsp_1_U636 fadd_32ns_32ns_32_4_full_dsp_1_U711 fadd_32ns_32ns_32_4_full_dsp_1_U778 fadd_32ns_32ns_32_4_full_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U880 fadd_32ns_32ns_32_4_full_dsp_1_U929 fmul_32ns_32ns_32_3_max_dsp_1_U1441 fmul_32ns_32ns_32_3_max_dsp_1_U1374 fmul_32ns_32ns_32_3_max_dsp_1_U1375 fmul_32ns_32ns_32_3_max_dsp_1_U1376 fmul_32ns_32ns_32_3_max_dsp_1_U1377 fmul_32ns_32ns_32_3_max_dsp_1_U1378 fmul_32ns_32ns_32_3_max_dsp_1_U1379 fmul_32ns_32ns_32_3_max_dsp_1_U1380 fmul_32ns_32ns_32_3_max_dsp_1_U1381 fadd_32ns_32ns_32_4_full_dsp_1_U441 fadd_32ns_32ns_32_4_full_dsp_1_U468 fadd_32ns_32ns_32_4_full_dsp_1_U543 fadd_32ns_32ns_32_4_full_dsp_1_U610 fadd_32ns_32ns_32_4_full_dsp_1_U637 fadd_32ns_32ns_32_4_full_dsp_1_U712 fadd_32ns_32ns_32_4_full_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U881 fadd_32ns_32ns_32_4_full_dsp_1_U930 fmul_32ns_32ns_32_3_max_dsp_1_U1382 fmul_32ns_32ns_32_3_max_dsp_1_U1383 fmul_32ns_32ns_32_3_max_dsp_1_U1384 fmul_32ns_32ns_32_3_max_dsp_1_U1385 fmul_32ns_32ns_32_3_max_dsp_1_U1386 fmul_32ns_32ns_32_3_max_dsp_1_U1387 fmul_32ns_32ns_32_3_max_dsp_1_U1388 fmul_32ns_32ns_32_3_max_dsp_1_U1389 fmul_32ns_32ns_32_3_max_dsp_1_U1390 fadd_32ns_32ns_32_4_full_dsp_1_U398 fadd_32ns_32ns_32_4_full_dsp_1_U473 fadd_32ns_32ns_32_4_full_dsp_1_U540 fadd_32ns_32ns_32_4_full_dsp_1_U567 fadd_32ns_32ns_32_4_full_dsp_1_U642 fadd_32ns_32ns_32_4_full_dsp_1_U709 fadd_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U878 fadd_32ns_32ns_32_4_full_dsp_1_U931 fmul_32ns_32ns_32_3_max_dsp_1_U1391 fmul_32ns_32ns_32_3_max_dsp_1_U1392 fmul_32ns_32ns_32_3_max_dsp_1_U1442 fmul_32ns_32ns_32_3_max_dsp_1_U1393 fmul_32ns_32ns_32_3_max_dsp_1_U1394 fmul_32ns_32ns_32_3_max_dsp_1_U1395 fmul_32ns_32ns_32_3_max_dsp_1_U1396 fmul_32ns_32ns_32_3_max_dsp_1_U1397 fmul_32ns_32ns_32_3_max_dsp_1_U1398 fadd_32ns_32ns_32_4_full_dsp_1_U399 fadd_32ns_32ns_32_4_full_dsp_1_U474 fadd_32ns_32ns_32_4_full_dsp_1_U541 fadd_32ns_32ns_32_4_full_dsp_1_U568 fadd_32ns_32ns_32_4_full_dsp_1_U643 fadd_32ns_32ns_32_4_full_dsp_1_U710 fadd_32ns_32ns_32_4_full_dsp_1_U737 fadd_32ns_32ns_32_4_full_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U879 fadd_32ns_32ns_32_4_full_dsp_1_U932 fmul_32ns_32ns_32_3_max_dsp_1_U1399 fmul_32ns_32ns_32_3_max_dsp_1_U1443 fmul_32ns_32ns_32_3_max_dsp_1_U1444 fmul_32ns_32ns_32_3_max_dsp_1_U1400 fmul_32ns_32ns_32_3_max_dsp_1_U1401 fmul_32ns_32ns_32_3_max_dsp_1_U1402 fmul_32ns_32ns_32_3_max_dsp_1_U1403 fmul_32ns_32ns_32_3_max_dsp_1_U1404 fmul_32ns_32ns_32_3_max_dsp_1_U1405 fadd_32ns_32ns_32_4_full_dsp_1_U400 fadd_32ns_32ns_32_4_full_dsp_1_U475 fadd_32ns_32ns_32_4_full_dsp_1_U542 fadd_32ns_32ns_32_4_full_dsp_1_U569 fadd_32ns_32ns_32_4_full_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U711 fadd_32ns_32ns_32_4_full_dsp_1_U738 fadd_32ns_32ns_32_4_full_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U880 fadd_32ns_32ns_32_4_full_dsp_1_U933 fmul_32ns_32ns_32_3_max_dsp_1_U1445 fmul_32ns_32ns_32_3_max_dsp_1_U1446 fmul_32ns_32ns_32_3_max_dsp_1_U1406 fmul_32ns_32ns_32_3_max_dsp_1_U1407 fmul_32ns_32ns_32_3_max_dsp_1_U1408 fmul_32ns_32ns_32_3_max_dsp_1_U1409 fmul_32ns_32ns_32_3_max_dsp_1_U1410 fmul_32ns_32ns_32_3_max_dsp_1_U1411 fmul_32ns_32ns_32_3_max_dsp_1_U1412 fadd_32ns_32ns_32_4_full_dsp_1_U442 fadd_32ns_32ns_32_4_full_dsp_1_U469 fadd_32ns_32ns_32_4_full_dsp_1_U544 fadd_32ns_32ns_32_4_full_dsp_1_U611 fadd_32ns_32ns_32_4_full_dsp_1_U638 fadd_32ns_32ns_32_4_full_dsp_1_U713 fadd_32ns_32ns_32_4_full_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U882 fadd_32ns_32ns_32_4_full_dsp_1_U934 fmul_32ns_32ns_32_3_max_dsp_1_U1447 fmul_32ns_32ns_32_3_max_dsp_1_U1413 fmul_32ns_32ns_32_3_max_dsp_1_U1414 fmul_32ns_32ns_32_3_max_dsp_1_U1415 fmul_32ns_32ns_32_3_max_dsp_1_U1416 fmul_32ns_32ns_32_3_max_dsp_1_U1417 fmul_32ns_32ns_32_3_max_dsp_1_U1418 fmul_32ns_32ns_32_3_max_dsp_1_U1419 fmul_32ns_32ns_32_3_max_dsp_1_U1420 fadd_32ns_32ns_32_4_full_dsp_1_U443 fadd_32ns_32ns_32_4_full_dsp_1_U470 fadd_32ns_32ns_32_4_full_dsp_1_U545 fadd_32ns_32ns_32_4_full_dsp_1_U612 fadd_32ns_32ns_32_4_full_dsp_1_U639 fadd_32ns_32ns_32_4_full_dsp_1_U714 fadd_32ns_32ns_32_4_full_dsp_1_U781 fadd_32ns_32ns_32_4_full_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U883 fadd_32ns_32ns_32_4_full_dsp_1_U935 fmul_32ns_32ns_32_3_max_dsp_1_U1421 fmul_32ns_32ns_32_3_max_dsp_1_U1422 fmul_32ns_32ns_32_3_max_dsp_1_U1423 fmul_32ns_32ns_32_3_max_dsp_1_U1424 fmul_32ns_32ns_32_3_max_dsp_1_U1425 fmul_32ns_32ns_32_3_max_dsp_1_U1426 fmul_32ns_32ns_32_3_max_dsp_1_U1427 fmul_32ns_32ns_32_3_max_dsp_1_U1428 fmul_32ns_32ns_32_3_max_dsp_1_U1429 fadd_32ns_32ns_32_4_full_dsp_1_U401 fadd_32ns_32ns_32_4_full_dsp_1_U476 fadd_32ns_32ns_32_4_full_dsp_1_U543 fadd_32ns_32ns_32_4_full_dsp_1_U570 fadd_32ns_32ns_32_4_full_dsp_1_U645 fadd_32ns_32ns_32_4_full_dsp_1_U712 fadd_32ns_32ns_32_4_full_dsp_1_U739 fadd_32ns_32ns_32_4_full_dsp_1_U814 fadd_32ns_32ns_32_4_full_dsp_1_U881 fadd_32ns_32ns_32_4_full_dsp_1_U936 fmul_32ns_32ns_32_3_max_dsp_1_U1430 fmul_32ns_32ns_32_3_max_dsp_1_U1431 fmul_32ns_32ns_32_3_max_dsp_1_U1432 fmul_32ns_32ns_32_3_max_dsp_1_U1433 fmul_32ns_32ns_32_3_max_dsp_1_U1434 fmul_32ns_32ns_32_3_max_dsp_1_U1435 fmul_32ns_32ns_32_3_max_dsp_1_U1436 fmul_32ns_32ns_32_3_max_dsp_1_U1437 fmul_32ns_32ns_32_3_max_dsp_1_U1438 fadd_32ns_32ns_32_4_full_dsp_1_U402 fadd_32ns_32ns_32_4_full_dsp_1_U477 fadd_32ns_32ns_32_4_full_dsp_1_U544 fadd_32ns_32ns_32_4_full_dsp_1_U571 fadd_32ns_32ns_32_4_full_dsp_1_U646 fadd_32ns_32ns_32_4_full_dsp_1_U713 fadd_32ns_32ns_32_4_full_dsp_1_U740 fadd_32ns_32ns_32_4_full_dsp_1_U815 fadd_32ns_32ns_32_4_full_dsp_1_U882 fadd_32ns_32ns_32_4_full_dsp_1_U937 fmul_32ns_32ns_32_3_max_dsp_1_U1439 fmul_32ns_32ns_32_3_max_dsp_1_U1440 fmul_32ns_32ns_32_3_max_dsp_1_U1441 fmul_32ns_32ns_32_3_max_dsp_1_U1442 fmul_32ns_32ns_32_3_max_dsp_1_U1443 fmul_32ns_32ns_32_3_max_dsp_1_U1444 fmul_32ns_32ns_32_3_max_dsp_1_U1445 fmul_32ns_32ns_32_3_max_dsp_1_U1446 fmul_32ns_32ns_32_3_max_dsp_1_U1447 fadd_32ns_32ns_32_4_full_dsp_1_U403 fadd_32ns_32ns_32_4_full_dsp_1_U478 fadd_32ns_32ns_32_4_full_dsp_1_U545 fadd_32ns_32ns_32_4_full_dsp_1_U572 fadd_32ns_32ns_32_4_full_dsp_1_U647 fadd_32ns_32ns_32_4_full_dsp_1_U714 fadd_32ns_32ns_32_4_full_dsp_1_U741 fadd_32ns_32ns_32_4_full_dsp_1_U816 fadd_32ns_32ns_32_4_full_dsp_1_U883 fadd_32ns_32ns_32_4_full_dsp_1_U938</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv3_Pipeline_M1_fu_3110</InstName>
                    <ModuleName>conv3_Pipeline_M1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3110</ID>
                    <BindInstances>icmp_ln144_fu_1591_p2 add_ln144_fu_1597_p2 sparsemux_27_4_32_1_1_U1824 icmp_ln151_fu_2412_p2 icmp_ln151_1_fu_2418_p2 or_ln151_fu_2424_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U1823 and_ln151_fu_2430_p2 sparsemux_27_4_32_1_1_U1825 icmp_ln151_2_fu_2462_p2 icmp_ln151_3_fu_2468_p2 or_ln151_1_fu_2474_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U1823 and_ln151_1_fu_2480_p2 sparsemux_27_4_32_1_1_U1826 icmp_ln151_4_fu_2512_p2 icmp_ln151_5_fu_2518_p2 or_ln151_2_fu_2524_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U1823 and_ln151_2_fu_2530_p2 sparsemux_27_4_32_1_1_U1827 icmp_ln151_6_fu_2562_p2 icmp_ln151_7_fu_2568_p2 or_ln151_3_fu_2574_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U1823 and_ln151_3_fu_2580_p2 sparsemux_27_4_32_1_1_U1828 icmp_ln151_8_fu_2612_p2 icmp_ln151_9_fu_2618_p2 or_ln151_4_fu_2624_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U1823 and_ln151_4_fu_2630_p2 sparsemux_27_4_32_1_1_U1829 icmp_ln151_10_fu_2662_p2 icmp_ln151_11_fu_2668_p2 or_ln151_5_fu_2674_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U1823 and_ln151_5_fu_2680_p2 sparsemux_27_4_32_1_1_U1830 icmp_ln151_12_fu_2712_p2 icmp_ln151_13_fu_2718_p2 or_ln151_6_fu_2724_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U1823 and_ln151_6_fu_2730_p2 sparsemux_27_4_32_1_1_U1831 icmp_ln151_14_fu_2762_p2 icmp_ln151_15_fu_2768_p2 or_ln151_7_fu_2774_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U1823 and_ln151_7_fu_2780_p2 sparsemux_27_4_32_1_1_U1832 icmp_ln151_16_fu_2812_p2 icmp_ln151_17_fu_2818_p2 or_ln151_8_fu_2824_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U1823 and_ln151_8_fu_2830_p2 sparsemux_27_4_32_1_1_U1833 icmp_ln151_18_fu_2862_p2 icmp_ln151_19_fu_2868_p2 or_ln151_9_fu_2874_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U1823 and_ln151_9_fu_2880_p2 sparsemux_27_4_32_1_1_U1834 icmp_ln151_20_fu_2912_p2 icmp_ln151_21_fu_2918_p2 or_ln151_10_fu_2924_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U1823 and_ln151_10_fu_2930_p2 sparsemux_27_4_32_1_1_U1835 icmp_ln151_22_fu_2962_p2 icmp_ln151_23_fu_2968_p2 or_ln151_11_fu_2974_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U1823 and_ln151_11_fu_2980_p2 sparsemux_27_4_32_1_1_U1836 icmp_ln151_24_fu_3011_p2 icmp_ln151_25_fu_3017_p2 or_ln151_12_fu_3023_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U1823 and_ln151_12_fu_3029_p2 select_ln144_fu_2436_p3 select_ln144_1_fu_2486_p3 select_ln144_2_fu_2536_p3 select_ln144_3_fu_2586_p3 select_ln144_4_fu_2636_p3 select_ln144_5_fu_2686_p3 select_ln144_6_fu_2736_p3 select_ln144_7_fu_2786_p3 select_ln144_8_fu_2836_p3 select_ln144_9_fu_2886_p3 select_ln144_10_fu_2936_p3 select_ln144_11_fu_2986_p3 select_ln144_12_fu_3035_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>inp_image_local_U inp_image_local_1_U inp_image_local_2_U inp_image_local_3_U inp_image_local_4_U inp_image_local_5_U inp_image_local_6_U inp_image_local_7_U inp_image_local_8_U inp_image_local_9_U inp_image_local_10_U inp_image_local_11_U inp_image_local_12_U inp_image_local_13_U inp_image_local_14_U inp_image_local_15_U inp_image_local_16_U inp_image_local_17_U inp_image_local_18_U inp_image_local_19_U inp_image_local_20_U inp_image_local_21_U inp_image_local_22_U inp_image_local_23_U inp_image_local_24_U filter_local_U filter_local_1_U filter_local_2_U filter_local_3_U filter_local_4_U filter_local_5_U filter_local_6_U filter_local_7_U filter_local_8_U icmp_ln83_fu_3335_p2 add_ln83_fu_3341_p2 empty_32_fu_3371_p2 empty_33_fu_3381_p2 empty_35_fu_3408_p2 control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv3_Pipeline_L1_1</Name>
            <Loops>
                <L1_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>57603</Best-caseLatency>
                    <Average-caseLatency>57603</Average-caseLatency>
                    <Worst-caseLatency>57603</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.576 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.576 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.576 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>57601</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L1_1>
                        <Name>L1_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>57600</TripCount>
                        <Latency>57601</Latency>
                        <AbsoluteTimeLatency>0.576 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L1_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L1_1>
                            <Name>L1_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76</SourceLocation>
                        </L1_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>133</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>226</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_529_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_535_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_588_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_2_fu_545_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_1_fu_551_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L1_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_fu_557_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_F1_1</Name>
            <Loops>
                <F1_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2307</Best-caseLatency>
                    <Average-caseLatency>2307</Average-caseLatency>
                    <Worst-caseLatency>2307</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2305</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <F1_1>
                        <Name>F1_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2304</TripCount>
                        <Latency>2305</Latency>
                        <AbsoluteTimeLatency>23.050 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </F1_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85</SourceLocation>
                    <SummaryOfLoopViolations>
                        <F1_1>
                            <Name>F1_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85</SourceLocation>
                        </F1_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>95</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>195</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="F1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_255_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_261_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_310_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="F1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_2_fu_271_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="F1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_1_fu_277_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="F1_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln85_fu_283_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln85" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_VITIS_LOOP_91_1</Name>
            <Loops>
                <VITIS_LOOP_91_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.619</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>171</Best-caseLatency>
                    <Average-caseLatency>171</Average-caseLatency>
                    <Worst-caseLatency>171</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>170</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_91_1>
                        <Name>VITIS_LOOP_91_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>169</TripCount>
                        <Latency>169</Latency>
                        <AbsoluteTimeLatency>1.690 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_91_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:91</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_91_1>
                            <Name>VITIS_LOOP_91_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:91</SourceLocation>
                        </VITIS_LOOP_91_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5418</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1580</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln91_fu_4768_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_4774_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_C1_1</Name>
            <Loops>
                <C1_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>813</Best-caseLatency>
                    <Average-caseLatency>813</Average-caseLatency>
                    <Worst-caseLatency>813</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>771</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <C1_1>
                        <Name>C1_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>811</Latency>
                        <AbsoluteTimeLatency>8.110 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </C1_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <C1_1>
                            <Name>C1_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:95</SourceLocation>
                        </C1_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2647</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>153</UTIL_DSP>
                    <FF>389617</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>84</UTIL_FF>
                    <LUT>278185</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>120</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="C1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln95_fu_11127_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_11133_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_8_fu_11164_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_11197_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_1_fu_11228_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_2_fu_11259_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_3_fu_11277_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_4_fu_11294_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_5_fu_11324_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_6_fu_11341_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="C1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_7_fu_11354_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U941" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U942" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U943" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U944" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U945" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_14347_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U946" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_14347_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U947" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U948" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_24353_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U949" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_24353_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U444" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U471" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U546" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U613" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U640" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U715" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U782" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U809" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U884" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U950" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U951" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_13870_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U952" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_13870_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U953" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_13870_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U954" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_13870_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U955" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_13870_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U956" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_13870_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U957" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_13870_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U958" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_13870_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U378" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U445" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U472" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U547" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U614" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U641" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U716" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U783" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U810" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U885" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U959" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U960" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_23887_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U961" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_23887_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U962" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_23887_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U963" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_23887_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U964" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_23887_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U965" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_23887_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U966" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_23887_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U967" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_23887_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U379" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U446" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U473" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U548" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U615" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U642" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U717" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U784" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U811" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U886" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U968" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_33904_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_33904_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_33904_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_33904_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_33904_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_33904_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_33904_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_33904_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U380" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U447" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U474" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U549" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U616" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U643" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U718" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U785" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U812" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U887" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U977" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U978" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_43921_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U979" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_43921_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U980" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_43921_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U981" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_43921_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U982" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_43921_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U983" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_43921_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U984" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_43921_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U985" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_43921_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U381" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U448" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U475" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U550" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U617" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U644" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U719" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U786" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U813" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U888" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U986" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U987" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_53938_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U988" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_53938_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U989" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_53938_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U990" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_53938_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U991" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_53938_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U992" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_53938_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U993" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_53938_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U994" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_53938_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U382" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U449" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U476" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U551" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U618" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U645" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U720" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U787" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U814" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U889" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U995" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U996" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_63955_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U997" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_63955_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U998" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_63955_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U999" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_63955_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1000" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_63955_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1001" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_63955_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1002" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_63955_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1003" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_63955_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U383" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U450" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U477" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U552" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U619" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U646" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U721" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U788" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U815" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U890" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1004" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1005" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_73972_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1006" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_73972_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1007" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_73972_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1008" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_73972_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1009" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_73972_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1010" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_73972_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1011" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_73972_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1012" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_73972_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U384" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U451" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U478" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U553" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U620" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U647" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U722" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U789" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U816" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U891" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1013" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1014" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_83989_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1015" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_83989_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1016" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_83989_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1017" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_83989_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1018" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_83989_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1019" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_83989_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1020" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_83989_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1021" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_83989_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U385" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U452" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U479" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U554" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U621" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U648" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U723" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U790" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U817" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U892" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1022" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1023" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_94006_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1024" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_94006_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1025" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_94006_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1026" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_94006_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1027" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_94006_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1028" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_94006_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1029" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_94006_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1030" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_94006_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U386" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U453" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U480" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U555" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U622" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U649" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U724" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U791" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U818" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U893" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1031" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1032" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_104023_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1033" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_104023_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1034" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_104023_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1035" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_104023_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1036" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_104023_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1037" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_104023_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1038" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_104023_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1039" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_104023_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U387" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U454" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U481" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U556" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U623" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U650" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U725" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U792" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U819" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U894" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1040" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1041" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_114040_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U941" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_114040_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1042" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_114040_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1043" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_114040_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U942" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_114040_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1044" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_114040_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1045" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_114040_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U941" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_114040_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U388" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U455" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U482" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U557" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U624" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U651" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U726" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U793" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U820" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U895" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1046" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U943" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_124057_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U944" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_124057_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1047" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_124057_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U945" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_124057_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U946" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_124057_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1048" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_124057_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U947" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_124057_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U942" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_124057_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U389" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U456" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U483" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U558" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U625" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U652" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U727" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U794" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U821" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U896" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1049" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1050" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1051" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1052" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1053" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_13829_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1054" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_13829_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1055" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1056" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_23835_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1057" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_23835_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U390" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U457" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U484" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U559" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U626" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U653" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U728" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U795" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U822" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U897" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1058" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1059" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_1_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1060" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1061" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1062" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_1_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1063" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_1_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1064" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1065" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_1_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1066" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_1_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U391" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U458" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U485" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U560" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U627" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U654" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U729" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U796" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U898" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1067" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1068" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_2_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1069" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1070" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1071" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_2_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1072" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_2_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1073" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1074" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_2_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1075" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_2_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U392" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U459" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U486" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U561" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U628" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U655" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_140" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U730" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U797" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U824" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U899" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1076" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1077" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_3_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1078" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1079" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1080" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_3_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1081" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_3_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1082" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1083" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_3_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1084" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_3_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U393" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U460" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U487" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U562" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U629" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U656" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U731" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U798" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U825" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U900" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1085" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1086" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_4_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1087" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_4_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1088" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1089" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_4_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1090" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_4_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1091" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_4_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1092" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_4_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1093" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_4_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U394" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_153" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U461" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U488" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U563" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U630" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U657" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_158" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U732" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_159" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U799" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U826" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_161" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U901" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1094" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1095" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_5_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1096" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_5_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1097" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_5_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1098" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_5_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1099" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_5_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1100" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_5_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1101" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_5_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1102" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_5_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U395" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_162" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U462" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U489" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U564" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U631" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_166" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U658" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_167" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U733" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_168" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U800" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_169" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U827" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_170" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U902" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1103" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1104" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_6_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1105" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_6_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1106" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_6_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1107" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_6_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1108" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_6_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1109" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_6_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1110" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_6_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1111" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_6_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U396" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_171" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U463" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_172" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U490" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_173" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U565" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_174" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U632" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_175" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U659" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_176" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U734" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_177" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U801" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_178" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U828" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_179" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U903" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1112" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1113" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_7_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1114" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_7_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1115" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1116" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_7_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1117" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_7_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1118" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_7_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1119" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_7_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1120" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_7_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U397" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U464" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_181" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U491" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_182" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U566" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_183" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U633" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_184" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U660" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_185" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U735" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_186" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U802" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_187" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U829" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_188" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U904" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1121" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1122" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_8_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1123" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_8_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1124" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_8_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1125" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_8_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1126" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_8_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1127" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_8_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1128" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_8_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1129" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_8_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U398" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_189" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U465" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_190" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U492" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_191" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U567" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_192" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U634" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_193" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U661" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_194" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U736" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_195" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U803" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_196" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U830" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_197" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U905" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1130" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1131" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_9_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1132" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_9_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1133" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_9_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1134" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_9_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1135" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_9_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1136" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_9_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1137" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_9_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1138" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_9_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U399" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_198" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U466" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_199" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U493" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_200" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U568" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_201" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U635" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_202" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U662" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_203" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U737" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_204" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U804" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_205" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U831" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_206" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U906" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1139" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1140" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_10_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1141" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_10_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1142" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1143" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_10_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1144" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_10_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1145" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_10_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1146" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_10_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1147" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_10_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U400" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_207" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U467" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_208" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U494" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_209" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U569" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_210" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U636" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_211" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U663" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_212" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U738" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_213" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U805" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_214" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U832" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_215" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U907" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1148" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1149" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_11_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U948" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_11_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1150" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_11_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1151" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_11_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U949" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_11_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1152" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_11_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1153" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_11_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U943" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_11_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U401" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_216" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U468" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_217" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U495" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_218" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U570" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_219" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U637" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_220" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U664" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_221" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U739" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_222" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U806" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_223" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U833" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_224" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U908" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1154" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U950" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_12_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U951" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_12_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1155" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U952" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_12_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U953" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_12_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1156" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_12_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U944" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_12_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U945" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_1_12_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U402" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_225" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U469" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_226" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U496" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_227" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U571" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_228" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U638" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_229" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U665" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_230" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U740" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_231" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U807" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_232" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U834" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_233" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U909" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1157" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1158" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1159" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1160" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1161" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_13515_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1162" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_13515_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1163" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1164" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_23521_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1165" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_23521_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U403" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_234" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U470" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_235" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U497" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_236" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U572" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_237" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U639" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_238" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U666" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_239" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U741" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_240" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U808" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_241" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U835" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_242" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U910" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1166" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1167" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_1_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1168" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1169" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1170" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_1_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1171" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_1_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1172" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1173" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_1_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1174" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_1_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U404" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_243" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U471" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U498" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_245" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U573" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_246" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U640" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_247" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U667" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_248" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U742" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_249" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U809" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_250" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U836" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_251" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U911" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1175" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1176" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_2_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1177" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1178" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1179" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_2_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1180" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_2_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1181" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1182" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_2_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1183" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_2_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U405" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_252" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U472" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_253" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U499" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_254" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U574" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_255" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U641" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_256" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U668" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_257" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U743" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_258" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U810" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_259" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U837" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_260" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U912" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1184" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1185" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_3_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1186" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1187" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1188" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_3_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1189" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_3_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1190" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1191" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_3_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1192" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_3_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U406" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_261" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U473" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_262" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U500" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_263" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U575" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_264" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U642" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_265" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U669" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_266" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U744" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_267" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U811" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_268" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U838" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_269" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U913" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1193" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1194" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_4_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1195" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_4_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1196" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1197" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_4_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1198" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_4_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1199" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_4_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1200" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_4_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1201" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_4_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U407" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_270" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U474" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_271" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U501" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_272" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U576" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_273" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U643" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_274" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U670" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_275" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U745" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_276" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U812" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_277" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U839" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_278" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U914" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1202" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1203" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_5_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1204" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_5_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1205" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_5_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1206" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_5_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1207" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_5_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1208" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_5_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1209" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_5_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1210" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_5_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U408" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_279" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U475" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_280" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U502" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_281" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U577" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_282" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U644" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_283" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U671" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_284" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U746" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_285" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U813" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_286" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U840" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_287" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U915" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1211" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1212" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_6_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1213" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_6_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1214" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_6_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1215" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_6_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1216" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_6_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1217" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_6_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1218" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_6_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U946" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_6_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U409" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_288" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U476" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_289" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U503" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_290" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U578" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_291" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U645" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_292" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U672" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_293" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U747" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_294" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U814" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_295" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U841" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_296" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U916" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1219" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1220" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_7_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1221" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_7_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1222" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1223" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_7_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1224" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_7_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1225" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_7_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1226" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_7_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U947" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_7_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U410" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_297" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U477" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_298" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U504" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_299" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U579" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_300" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U646" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_301" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U673" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_302" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U748" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_303" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U815" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_304" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U842" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_305" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U917" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1227" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1228" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_8_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1229" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_8_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1230" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_8_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1231" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_8_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1232" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_8_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1233" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_8_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1234" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_8_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U948" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_8_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U411" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_306" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U478" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_307" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_308" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U580" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_309" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U647" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_310" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U674" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_311" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U749" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_312" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U816" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_313" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U843" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_314" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U918" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1235" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1236" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_9_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1237" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_9_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1238" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_9_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1239" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_9_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1240" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_9_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1241" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_9_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1242" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_9_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U949" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_9_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U412" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_315" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U479" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_316" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U506" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_317" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U581" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_318" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U648" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_319" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U675" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_320" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U750" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_321" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U817" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_322" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U844" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_323" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U919" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1243" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1244" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_10_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1245" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_10_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1246" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1247" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_10_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1248" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_10_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1249" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_10_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1250" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_10_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U950" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_10_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U413" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_324" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U480" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_325" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U507" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_326" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U582" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_327" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U649" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_328" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U676" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_329" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U751" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_330" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U818" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_331" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U845" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_332" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U920" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1251" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1252" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_11_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U954" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_11_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1253" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_11_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1254" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_11_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U951" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_11_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1255" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_11_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1256" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_11_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U952" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_11_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U414" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_333" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U481" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_334" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U508" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_335" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U583" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_336" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U650" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_337" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U677" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_338" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U752" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_339" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U819" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_340" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U846" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_341" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U921" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1257" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U955" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_12_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U956" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_12_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1258" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U953" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_12_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U954" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_12_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1259" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_12_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U957" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_12_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U955" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_2_12_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U415" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_342" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U482" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_343" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U509" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_344" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U584" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_345" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U651" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_346" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U678" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_347" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U753" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_348" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U820" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_349" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U847" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_350" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U922" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1260" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1261" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1262" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1263" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1264" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_13201_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1265" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_13201_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U958" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U959" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_23207_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U956" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_23207_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U416" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_351" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U483" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_352" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U510" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_353" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U585" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_354" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U652" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_355" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U679" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_356" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U754" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_357" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U821" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_358" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U848" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_359" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U923" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1266" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1267" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_1_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1268" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1269" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1270" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_1_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1271" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_1_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U960" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U961" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_1_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U957" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_1_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U417" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_360" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U484" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_361" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U511" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_362" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U586" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_363" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U653" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_364" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U680" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_365" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U755" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_366" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U822" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_367" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U849" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_368" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U924" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1272" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1273" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_2_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1274" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1275" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1276" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_2_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1277" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_2_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U962" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1278" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_2_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U958" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_2_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U418" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_369" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U485" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_370" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U512" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_371" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U587" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_372" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U654" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_373" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U681" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_374" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U756" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_375" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_376" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U850" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_377" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U925" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1279" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1280" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_3_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1281" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1282" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1283" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_3_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1284" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_3_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1285" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1286" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_3_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U959" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_3_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U419" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_378" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U486" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_379" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U513" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_380" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U588" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_381" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U655" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_382" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U682" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_383" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U757" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_384" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U824" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_385" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U851" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_386" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U926" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1287" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1288" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_4_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1289" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_4_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1290" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1291" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_4_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1292" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_4_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1293" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_4_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U963" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_4_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U960" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_4_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U420" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_387" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U487" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_388" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U514" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_389" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U589" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_390" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U656" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_391" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U683" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_392" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U758" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_393" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U825" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_394" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U852" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_395" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U927" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1294" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1295" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_5_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1296" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_5_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1297" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_5_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1298" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_5_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1299" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_5_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U964" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_5_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U965" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_5_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U961" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_5_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U421" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_396" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U488" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_397" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U515" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_398" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U590" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_399" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U657" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_400" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U684" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_401" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U759" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_402" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U826" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_403" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U853" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_404" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U928" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1300" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1301" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_6_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1302" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_6_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1303" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_6_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1304" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_6_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1305" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_6_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U966" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_6_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U967" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_6_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U962" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_6_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U422" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_405" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U489" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_406" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U516" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_407" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U591" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_408" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U658" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_409" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U685" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_410" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U760" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_411" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U827" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_412" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U854" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_413" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U929" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1306" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1307" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_7_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1308" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_7_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1309" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1310" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_7_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1311" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_7_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U968" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_7_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1312" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_7_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U963" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_7_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U423" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_414" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U490" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_415" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U517" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_416" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U592" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_417" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U659" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_418" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U686" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_419" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U761" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_420" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U828" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_421" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U855" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_422" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U930" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1313" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1314" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_8_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1315" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_8_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1316" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_8_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1317" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_8_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1318" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_8_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1319" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_8_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1320" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_8_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U964" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_8_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U424" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_423" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U491" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_424" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U518" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_425" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U593" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_426" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U660" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_427" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U687" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_428" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U762" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_429" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U829" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_430" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U856" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_431" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U931" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1321" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1322" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_9_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1323" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_9_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1324" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_9_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1325" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_9_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1326" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_9_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1327" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_9_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_9_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U965" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_9_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U425" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_432" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U492" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_433" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U519" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_434" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U594" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_435" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U661" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_436" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U688" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_437" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U763" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_438" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U830" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_439" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U857" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_440" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U932" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1328" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1329" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_10_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1330" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_10_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1331" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1332" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_10_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1333" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_10_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_10_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_10_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U966" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_10_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U426" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_441" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U493" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_442" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U520" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_443" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U595" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_444" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U662" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_445" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U689" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_446" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U764" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_447" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U831" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_448" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U858" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_449" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U933" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1334" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1335" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_11_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U967" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_11_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1336" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_11_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1337" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_11_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_11_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_11_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_11_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U968" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_11_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U427" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_450" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U494" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_451" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U521" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_452" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U596" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_453" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U663" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_454" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U690" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_455" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U765" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_456" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U832" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_457" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U859" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_458" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U934" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1338" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U969" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_12_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U970" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_12_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1339" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_12_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_12_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U977" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_12_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U971" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_12_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U972" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_3_12_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U428" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_459" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U495" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_460" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U522" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_461" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U597" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_462" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U664" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_463" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U691" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_464" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U766" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_465" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U833" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_466" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U860" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_467" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U935" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1340" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1341" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1342" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U978" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U979" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_12887_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U980" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_12887_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U981" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U982" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_22893_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U973" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_22893_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U429" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_468" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U496" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_469" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U523" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_470" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U598" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_471" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U665" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_472" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U692" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_473" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U767" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_474" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U834" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_475" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U861" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_476" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U936" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1343" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1344" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_1_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1345" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U983" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U984" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_1_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1346" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_1_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U985" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U986" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_1_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U974" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_1_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U430" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_477" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U497" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_478" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U524" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_479" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U599" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_480" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U666" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_481" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U693" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_482" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U768" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_483" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U835" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_484" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U862" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_485" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U937" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1347" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1348" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_2_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1349" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U987" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1350" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_2_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1351" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_2_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U988" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1352" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_2_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U975" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_2_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U431" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_486" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U498" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_487" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U525" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_488" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U600" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_489" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U667" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_490" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U694" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_491" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U769" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_492" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U836" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_493" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U863" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_494" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U938" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1353" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1354" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_3_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1355" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1356" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1357" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_3_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U989" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_3_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1358" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1359" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_3_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U976" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_3_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U432" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_495" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U499" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_496" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U526" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_497" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U601" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_498" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U668" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_499" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U695" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_500" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U770" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_501" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U837" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_502" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U864" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_503" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U939" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1360" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1361" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_4_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1362" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_4_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1363" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U990" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_4_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U991" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_4_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1364" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_4_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U992" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_4_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U977" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_4_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U433" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_504" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U500" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_505" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U527" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_506" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U602" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_507" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U669" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_508" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U696" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_509" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U771" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_510" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U838" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_511" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U865" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_512" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U940" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1365" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1366" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_5_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1367" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_5_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U993" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_5_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U994" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_5_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U995" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_5_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U996" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_5_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U997" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_5_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U978" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_5_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U434" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_513" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U501" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_514" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U528" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_515" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U603" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_516" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U670" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_517" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_518" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U772" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_519" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U839" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_520" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U866" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_521" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U884" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1368" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1369" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_6_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1370" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_6_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U998" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_6_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U999" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_6_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1371" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_6_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1000" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_6_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1001" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_6_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U979" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_6_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U435" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_522" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U502" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U529" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U604" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U671" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U698" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_527" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U773" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_528" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U840" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U867" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_530" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U885" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1372" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1373" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_7_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1374" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_7_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1002" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1375" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_7_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1376" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_7_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1003" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_7_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1377" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_7_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U980" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_7_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U436" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_531" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U503" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_532" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U530" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_533" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U605" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_534" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U672" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_535" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U699" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_536" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U774" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_537" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U841" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_538" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U868" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_539" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U886" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1378" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1379" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_8_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1380" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_8_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1381" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_8_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1382" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_8_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1004" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_8_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1383" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_8_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1384" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_8_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U981" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_8_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U437" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_540" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U504" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_541" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U531" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_542" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U606" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_543" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U673" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_544" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U700" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_545" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U775" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_546" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U842" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_547" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U869" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_548" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U887" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1385" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1386" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_9_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1387" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_9_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1388" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_9_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1005" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_9_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1006" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_9_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1389" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_9_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1007" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_9_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U982" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_9_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U438" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_549" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_550" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U532" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_551" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U607" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_552" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U674" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_553" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U701" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_554" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U776" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_555" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U843" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_556" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U870" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_557" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U888" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1390" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1391" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_10_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1392" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_10_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1008" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1009" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_10_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1010" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_10_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1011" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_10_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1012" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_10_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U983" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_10_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U439" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_558" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U506" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_559" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U533" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_560" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U608" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_561" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U675" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_562" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U702" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_563" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U777" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_564" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U844" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_565" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U871" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_566" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U889" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1393" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1394" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_11_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1013" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_11_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1014" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_11_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1015" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_11_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U984" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_11_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1016" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_11_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1017" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_11_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U985" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_11_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U440" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_567" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U507" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_568" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U534" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_569" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U609" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_570" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U676" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_571" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U703" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_572" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U778" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_573" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U845" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_574" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U872" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_575" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U890" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1395" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1018" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_12_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1019" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_12_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1020" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U986" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_12_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U987" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_12_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1021" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_12_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U988" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_12_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U989" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_4_12_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U441" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_576" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U508" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_577" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U535" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_578" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U610" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_579" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U677" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_580" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U704" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_581" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U779" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_582" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U846" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_583" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U873" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_584" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U891" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1022" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1023" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1024" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1025" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1026" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_12573_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1027" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_12573_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1028" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1029" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_22579_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U990" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_22579_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U404" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_586" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U479" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_587" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U546" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_588" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U573" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_589" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U648" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_590" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U715" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_591" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U742" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_592" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U817" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_593" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U892" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1030" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1031" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_1_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1396" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1032" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1033" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_1_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1397" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_1_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1034" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1035" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_1_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U991" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_1_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U378" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_594" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U405" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_595" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U480" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_596" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U547" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_597" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U574" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_598" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U649" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_599" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U716" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_600" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U743" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_601" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U818" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_602" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U893" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1036" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1398" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_2_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1399" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1037" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1400" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_2_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1401" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_2_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1038" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1039" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_2_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U992" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_2_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U379" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_603" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U406" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_604" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U481" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_605" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U548" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_606" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U575" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_607" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U650" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_608" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U717" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_609" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U744" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_610" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U819" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_611" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U894" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1402" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1403" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_3_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1040" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1404" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1405" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_3_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1041" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_3_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1042" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1043" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_3_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U993" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_3_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U442" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_612" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U509" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_613" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U536" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_614" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U611" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_615" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U678" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_616" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U705" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_617" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U780" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_618" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U847" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_619" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U874" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_620" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U895" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1406" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1044" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_4_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1045" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_4_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1407" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1046" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_4_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1047" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_4_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1048" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_4_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1049" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_4_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U994" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_4_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U443" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_621" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U510" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_622" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U537" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_623" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U612" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_624" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U679" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_625" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U706" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_626" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U781" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_627" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U848" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_628" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U875" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_629" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U896" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1050" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1051" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_5_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1052" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_5_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1053" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_5_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1054" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_5_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1055" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_5_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1056" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_5_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1057" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_5_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U995" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_5_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U380" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_630" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U407" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_631" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U482" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_632" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U549" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_633" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U576" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_634" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U651" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_635" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U718" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_636" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U745" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_637" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U820" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_638" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U897" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1058" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1059" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_6_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1408" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_6_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1060" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_6_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1061" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_6_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1409" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_6_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1062" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_6_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1063" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_6_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U996" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_6_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U381" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_639" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U408" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_640" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U483" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_641" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U550" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_642" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U577" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_643" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U652" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_644" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U719" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_645" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U746" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_646" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U821" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_647" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U898" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1064" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1410" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_7_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1411" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_7_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1065" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1412" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_7_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1413" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_7_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1066" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_7_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1414" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_7_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U997" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_7_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U382" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_648" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U409" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_649" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U484" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_650" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U551" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_651" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U578" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_652" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U653" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_653" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U720" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_654" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U747" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_655" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U822" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_656" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U899" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1415" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1416" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_8_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1067" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_8_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1417" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_8_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1418" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_8_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1068" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_8_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1419" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_8_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1420" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_8_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U998" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_8_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U444" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_657" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U511" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_658" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U538" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_659" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U613" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_660" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U680" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_661" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U707" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_662" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U782" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_663" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U849" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_664" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U876" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_665" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U900" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1421" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1069" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_9_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1070" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_9_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1422" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_9_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1071" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_9_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1072" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_9_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1423" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_9_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1073" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_9_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U999" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_9_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U445" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_666" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U512" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_667" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U539" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_668" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U614" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_669" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U681" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_670" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U708" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_671" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U783" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_672" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U850" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_673" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U877" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_674" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U901" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1074" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1075" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_10_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1076" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_10_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1077" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1078" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_10_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1079" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_10_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1080" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_10_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1081" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_10_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1000" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_10_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U383" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_675" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U410" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_676" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U485" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_677" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U552" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_678" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U579" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_679" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U654" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_680" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U721" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_681" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U748" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_682" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_683" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U902" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1082" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1083" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_11_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1001" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_11_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1084" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_11_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1085" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_11_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1002" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_11_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1086" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_11_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1087" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_11_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1003" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_11_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U384" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_684" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U411" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_685" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U486" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_686" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U553" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_687" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U580" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_688" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U655" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_689" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U722" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_690" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U749" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_691" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U824" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_692" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U903" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1088" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1004" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_12_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1005" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_12_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1089" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1006" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_12_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1007" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_12_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1090" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_12_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1008" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_12_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1009" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_5_12_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U385" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_693" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U412" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_694" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U487" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_695" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U554" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_696" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U581" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_697" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U656" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_698" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U723" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_699" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U750" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_700" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U825" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_701" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U904" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1091" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1092" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1093" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1094" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1095" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_12259_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1096" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_12259_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1097" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1098" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_22265_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1010" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_22265_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U386" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_702" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U413" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_703" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U488" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_704" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U555" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_705" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U582" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_706" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U657" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_707" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U724" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_708" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U751" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_709" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U826" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_710" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U905" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1099" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1100" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_1_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1424" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1101" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1102" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_1_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1103" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_1_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1104" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1105" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_1_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1011" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_1_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U387" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_711" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U414" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_712" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U489" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_713" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U556" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_714" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U583" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_715" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U658" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_716" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U725" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_717" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U752" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_718" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U827" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_719" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U906" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1106" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1425" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_2_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1426" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1107" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1108" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_2_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1109" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_2_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1110" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1111" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_2_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1012" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_2_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U388" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_720" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U415" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_721" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U490" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_722" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U557" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_723" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U584" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_724" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U659" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_725" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U726" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_726" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U753" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_727" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U828" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_728" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U907" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1427" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1428" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_3_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1112" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1113" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1114" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_3_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1115" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_3_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1116" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1117" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_3_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1013" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_3_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U446" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_729" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U513" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_730" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U540" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_731" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U615" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_732" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U682" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_733" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U709" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_734" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U784" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_735" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U851" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_736" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U878" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_737" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U908" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1429" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1118" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_4_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1119" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_4_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1120" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1121" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_4_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1122" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_4_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1123" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_4_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1124" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_4_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1014" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_4_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U447" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_738" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U514" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_739" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U541" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_740" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U616" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_741" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U683" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_742" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U710" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_743" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U785" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_744" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U852" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_745" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U879" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_746" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U909" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1125" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1126" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_5_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1127" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_5_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1128" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_5_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1129" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_5_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1130" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_5_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1131" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_5_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1132" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_5_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1015" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_5_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U389" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_747" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U416" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_748" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U491" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_749" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U558" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_750" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U585" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_751" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U660" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_752" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U727" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_753" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U754" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_754" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U829" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_755" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U910" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1133" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1134" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_6_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1430" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_6_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1135" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_6_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1136" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_6_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1431" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_6_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1137" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_6_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1138" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_6_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1016" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_6_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U390" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_756" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U417" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_757" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U492" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_758" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U559" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_759" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U586" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_760" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U661" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_761" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U728" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_762" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U755" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_763" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U830" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_764" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U911" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1139" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1432" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_7_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1433" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_7_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1140" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1434" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_7_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1435" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_7_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1141" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_7_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1142" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_7_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1017" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_7_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U391" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_765" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U418" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_766" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U493" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_767" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U560" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_768" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U587" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_769" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U662" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_770" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U729" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_771" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U756" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_772" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U831" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_773" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U912" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1436" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1437" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_8_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1143" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_8_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1438" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_8_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1439" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_8_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1144" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_8_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1145" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_8_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1146" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_8_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1018" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_8_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U448" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_774" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U515" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_775" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U542" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_776" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U617" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_777" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U684" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_778" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U711" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_779" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U786" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_780" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U853" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_781" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U880" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_782" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U913" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1440" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1147" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_9_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1148" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_9_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1441" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_9_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1149" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_9_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1150" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_9_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1151" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_9_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1152" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_9_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1019" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_9_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U449" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_783" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U516" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_784" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U543" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_785" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U618" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_786" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U685" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_787" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U712" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_788" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U787" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_789" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U854" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_790" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U881" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_791" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U914" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1153" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1154" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_10_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1155" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_10_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1156" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1157" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_10_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1158" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_10_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1159" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_10_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1160" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_10_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1020" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_10_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U392" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_792" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U419" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_793" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U494" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_794" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U561" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_795" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U588" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_796" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U663" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_797" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U730" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_798" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U757" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_799" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U832" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_800" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U915" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1161" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1162" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_11_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1021" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_11_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1163" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_11_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1164" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_11_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1022" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_11_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1165" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_11_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1166" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_11_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1023" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_11_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U393" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_801" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U420" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_802" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U495" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_803" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U562" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_804" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U589" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_805" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U664" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_806" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U731" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_807" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U758" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_808" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U833" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_809" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U916" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1167" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1024" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_12_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1025" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_12_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1168" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1026" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_12_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1027" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_12_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1169" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_12_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1028" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_12_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1029" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_6_12_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U394" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_810" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U421" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_811" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U496" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_812" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U563" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_813" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U590" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_814" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U665" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_815" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U732" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_816" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U759" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_817" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U834" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_818" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U917" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1170" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1171" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1172" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1173" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1174" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_11945_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1175" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_11945_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1176" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1177" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_21951_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1030" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_21951_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U395" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_819" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U422" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_820" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U497" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_821" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U564" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_822" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U591" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_823" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U666" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_824" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U733" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_825" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U760" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_826" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U835" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_827" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U918" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1178" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1179" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_1_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1180" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1181" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1182" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_1_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1183" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_1_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1184" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1185" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_1_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1031" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_1_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U396" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_828" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U423" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_829" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U498" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_830" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U565" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_831" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U592" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_832" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U667" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_833" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U734" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_834" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U761" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_835" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U836" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_836" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U919" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1186" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1187" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_2_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1188" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1189" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1190" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_2_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1191" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_2_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1192" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1193" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_2_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1032" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_2_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U397" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_837" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U424" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_838" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U499" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_839" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U566" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_840" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U593" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_841" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U668" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_842" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U735" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_843" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U762" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_844" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U837" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_845" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U920" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1194" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1195" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_3_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1196" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1197" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1198" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_3_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1199" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_3_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1200" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1201" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_3_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1033" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_3_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U398" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_846" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U425" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_847" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U500" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_848" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U567" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_849" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U594" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_850" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U669" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_851" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U736" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_852" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U763" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_853" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U838" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_854" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U921" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1202" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1203" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_4_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1204" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_4_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1205" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1206" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_4_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1207" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_4_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1208" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_4_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1209" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_4_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1034" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_4_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U399" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_855" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U426" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_856" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U501" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_857" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U568" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_858" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U595" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_859" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U670" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_860" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U737" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_861" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U764" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_862" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U839" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_863" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U922" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1210" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1211" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_5_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1212" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_5_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1213" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_5_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1214" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_5_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1215" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_5_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1216" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_5_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1217" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_5_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1035" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_5_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U400" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_864" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U427" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_865" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U502" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_866" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U569" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_867" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U596" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_868" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U671" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_869" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U738" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_870" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U765" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_871" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U840" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_872" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U923" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1218" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1219" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_6_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1442" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_6_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1220" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_6_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1221" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_6_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1222" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_6_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1223" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_6_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1224" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_6_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1036" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_6_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U401" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_873" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U428" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_874" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U503" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_875" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U570" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_876" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U597" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_877" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U672" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_878" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U739" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_879" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U766" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_880" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U841" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_881" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U924" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1225" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1443" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_7_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1444" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_7_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1226" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1227" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_7_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1228" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_7_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1229" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_7_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1037" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_7_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1038" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_7_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U402" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_882" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U429" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_883" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U504" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_884" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U571" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_885" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U598" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_886" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U673" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_887" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U740" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_888" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U767" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_889" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U842" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_890" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U925" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1445" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1446" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_8_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1230" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_8_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1231" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_8_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1232" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_8_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1233" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_8_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1234" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_8_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1039" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_8_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1040" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_8_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U450" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_891" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U517" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_892" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U544" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_893" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U619" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_894" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U686" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_895" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U713" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_896" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U788" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_897" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U855" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_898" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U882" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_899" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U926" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1447" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1235" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_9_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1236" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_9_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1237" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_9_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1238" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_9_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1239" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_9_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1240" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_9_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1041" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_9_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1042" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_9_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U451" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_900" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U518" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_901" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U545" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_902" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U620" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_903" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U687" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_904" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U714" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_905" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U789" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_906" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U856" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_907" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U883" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_908" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U927" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1241" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1242" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_10_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1243" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_10_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1244" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1245" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_10_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1246" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_10_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1247" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_10_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1043" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_10_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1044" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_10_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U403" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_909" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U430" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_910" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U505" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_911" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U572" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_912" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U599" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_913" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U674" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_914" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U741" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_915" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U768" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_916" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U843" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_917" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U928" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1248" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1249" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_11_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1045" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_11_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1250" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_11_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1251" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_11_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1046" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_11_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1252" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_11_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1047" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_11_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1048" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_11_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U404" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_918" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U431" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_919" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U506" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_920" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U573" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_921" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U600" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_922" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U675" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_923" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U742" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_924" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U769" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_925" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U844" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_926" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U929" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1253" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1049" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_12_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1050" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_12_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1254" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1051" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_12_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1052" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_12_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1255" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_12_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1053" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_12_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1054" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_7_12_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U405" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_927" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U432" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_928" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U507" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_929" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U574" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_930" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U601" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_931" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U676" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_932" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U743" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_933" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U770" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_934" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U845" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_935" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U930" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1256" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1257" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1258" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1259" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1260" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_11631_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1261" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_11631_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1055" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1056" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_21637_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1057" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_21637_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U406" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_936" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U433" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_937" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U508" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_938" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U575" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_939" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U602" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_940" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U677" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_941" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U744" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_942" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U771" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_943" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U846" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_944" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U931" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1262" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1263" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_1_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1264" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1265" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1266" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_1_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1267" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_1_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1058" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1059" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_1_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1060" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_1_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U407" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_945" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U434" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_946" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U509" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_947" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U576" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_948" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U603" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_949" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U678" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_950" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U745" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_951" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U772" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_952" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U847" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_953" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U932" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1268" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1269" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_2_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1270" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1271" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1272" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_2_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1273" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_2_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1061" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1062" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_2_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1063" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_2_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U408" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_954" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U435" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_955" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U510" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_956" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U577" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_957" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U604" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_958" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U679" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_959" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U746" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_960" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U773" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_961" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U848" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_962" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U933" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1274" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1275" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_3_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1276" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1277" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1278" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_3_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1279" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_3_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1280" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1064" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_3_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1065" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_3_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U409" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_963" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U436" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_964" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U511" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_965" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U578" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_966" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U605" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_967" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U680" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_968" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U747" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_969" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U774" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_970" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U849" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_971" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U934" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1281" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1282" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_4_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1283" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_4_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1284" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1285" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_4_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1286" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_4_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1287" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_4_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1066" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_4_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1067" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_4_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U410" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_972" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U437" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_973" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U512" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_974" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U579" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_975" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U606" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_976" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U681" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_977" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U748" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_978" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U775" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_979" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U850" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_980" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U935" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1288" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1289" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_5_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1290" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_5_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1291" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_5_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1292" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_5_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1293" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_5_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1068" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_5_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1069" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_5_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1070" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_5_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U411" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_981" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U438" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_982" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U513" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_983" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U580" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_984" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U607" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_985" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U682" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_986" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U749" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_987" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U776" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_988" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U851" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_989" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U936" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1294" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1295" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_6_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1296" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_6_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1297" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_6_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1298" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_6_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1299" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_6_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1071" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_6_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1072" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_6_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1073" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_6_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U412" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_990" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U439" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_991" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U514" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_992" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U581" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_993" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U608" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_994" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U683" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_995" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U750" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_996" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U777" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_997" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U852" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_998" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U937" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1300" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1301" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_7_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1302" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_7_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1303" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1304" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_7_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1305" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_7_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1074" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_7_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1075" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_7_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1076" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_7_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U413" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_999" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U440" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1000" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U515" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1001" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U582" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1002" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U609" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1003" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U684" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1004" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U751" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1005" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U778" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1006" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U853" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1007" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U938" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1306" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1307" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_8_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1308" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_8_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1309" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_8_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1310" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_8_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1311" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_8_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1312" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_8_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1077" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_8_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1078" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_8_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U414" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1008" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U441" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1009" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U516" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1010" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U583" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1011" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U610" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1012" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U685" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1013" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U752" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1014" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U779" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1015" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U854" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1016" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U939" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1313" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1314" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_9_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1315" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_9_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1316" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_9_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1317" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_9_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1318" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_9_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1319" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_9_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1079" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_9_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1080" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_9_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U415" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1017" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U442" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1018" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U517" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1019" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U584" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1020" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U611" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1021" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U686" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1022" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U753" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1023" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U780" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1024" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U855" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1025" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U940" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1320" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1321" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_10_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1322" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_10_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1323" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1324" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_10_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1325" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_10_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1081" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_10_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1082" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_10_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1083" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_10_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U416" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1026" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U443" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1027" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U518" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1028" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U585" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1029" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U612" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1030" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U687" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1031" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U754" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1032" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U781" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1033" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U856" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1034" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U884" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1326" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1327" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_11_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1084" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_11_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1328" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_11_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1329" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_11_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1085" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_11_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1086" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_11_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1087" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_11_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1088" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_11_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U417" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1035" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U444" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1036" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U519" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1037" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U586" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1038" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U613" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1039" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U688" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1040" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U755" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1041" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U782" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1042" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U857" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1043" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U885" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1330" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1089" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_12_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1090" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_12_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1331" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1091" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_12_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1092" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_12_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1093" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_12_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1094" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_12_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1095" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_8_12_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U418" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1044" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U445" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1045" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U520" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1046" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U587" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1047" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U614" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1048" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U689" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1049" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U756" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1050" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U783" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1051" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U858" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1052" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U886" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1332" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1333" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1334" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1096" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1097" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_11317_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1098" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_11317_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1099" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1100" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_21323_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1101" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_21323_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U419" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1053" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U446" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1054" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U521" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1055" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U588" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1056" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U615" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1057" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U690" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1058" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U757" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1059" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U784" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1060" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U859" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1061" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U887" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1335" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1336" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_1_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1337" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1102" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1103" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_1_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1338" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_1_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1104" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1105" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_1_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1106" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_1_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U420" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1062" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U447" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1063" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U522" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1064" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U589" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1065" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U616" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1066" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U691" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1067" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U758" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1068" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U785" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1069" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U860" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1070" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U888" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1339" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1340" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_2_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1341" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1107" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1342" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_2_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1343" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_2_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1108" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1109" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_2_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1110" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_2_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U421" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1071" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U448" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1072" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U523" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1073" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U590" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1074" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U617" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1075" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U692" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1076" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U759" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1077" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U786" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1078" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U861" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1079" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U889" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1344" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1345" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_3_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1346" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1347" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1348" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_3_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1111" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_3_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1349" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1112" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_3_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1113" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_3_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U422" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1080" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U449" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1081" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U524" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1082" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U591" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1083" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U618" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1084" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U693" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1085" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U760" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1086" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U787" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1087" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U862" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1088" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U890" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1350" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1351" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_4_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1352" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_4_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1353" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1114" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_4_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1115" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_4_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1354" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_4_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1116" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_4_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1117" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_4_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U423" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1089" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U450" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1090" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U525" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1091" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U592" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1092" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U619" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1093" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U694" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1094" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U761" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1095" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U788" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1096" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U863" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1097" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U891" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1355" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1356" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_5_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1357" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_5_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1118" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_5_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1119" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_5_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1120" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_5_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1121" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_5_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1122" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_5_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1123" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_5_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U424" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1098" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U451" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1099" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U526" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U593" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U620" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U695" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U762" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U789" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U864" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U892" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1358" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1359" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_6_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1360" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_6_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1124" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_6_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1125" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_6_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1361" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_6_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1126" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_6_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1127" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_6_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1128" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_6_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U425" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U452" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U527" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U594" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U621" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U696" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U763" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U790" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U865" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U893" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1362" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1363" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_7_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1364" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_7_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1129" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1365" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_7_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1366" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_7_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1130" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_7_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1131" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_7_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1132" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_7_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U426" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U453" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U528" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U595" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U622" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U764" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U791" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U866" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U894" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1367" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1368" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_8_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1369" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_8_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1370" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_8_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1371" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_8_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1133" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_8_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1372" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_8_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1134" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_8_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1135" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_8_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U427" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U454" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U529" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U596" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U623" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U698" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U765" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U792" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U867" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U895" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1373" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1374" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_9_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1375" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_9_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1376" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_9_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1136" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_9_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1137" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_9_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1377" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_9_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1138" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_9_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1139" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_9_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U428" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U455" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U530" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U597" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U624" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U699" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U766" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1140" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U793" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U868" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U896" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1378" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1379" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_10_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1380" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_10_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1140" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1141" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_10_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1142" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_10_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1143" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_10_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1144" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_10_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1145" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_10_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U429" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U456" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U531" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U598" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U625" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U700" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U767" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U794" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U869" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U897" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1381" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1382" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_11_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1146" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_11_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1147" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_11_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1148" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_11_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1149" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_11_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1150" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_11_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1151" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_11_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1152" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_11_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U430" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U457" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1153" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U532" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U599" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U626" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U701" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U768" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1158" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U795" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1159" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U870" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U898" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1383" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1153" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_12_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1154" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_12_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1155" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1156" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_12_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1157" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_12_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1158" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_12_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1159" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_12_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1160" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_9_12_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U431" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1161" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U458" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1162" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U533" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U600" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U627" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U702" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1166" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U769" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1167" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U796" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1168" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U871" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1169" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U899" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1161" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1162" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1163" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1164" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1165" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_11003_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1166" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_11003_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1167" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1168" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_21009_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1169" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_21009_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U452" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1171" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U519" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1172" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U546" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1173" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U621" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1174" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U688" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1175" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U715" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1176" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U790" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1177" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U857" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1178" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U900" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1170" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1171" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_1_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1384" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1172" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1173" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_1_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1385" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_1_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1174" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1175" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_1_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1176" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_1_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U378" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1179" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U453" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U520" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1181" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U547" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1182" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U622" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1183" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U689" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1184" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U716" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1185" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U791" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1186" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U858" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1187" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U901" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1177" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1386" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_2_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1387" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1178" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1388" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_2_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1389" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_2_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1179" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1180" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_2_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1181" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_2_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U379" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1188" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U454" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1189" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U521" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1190" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U548" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1191" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U623" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1192" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U690" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1193" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U717" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1194" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U792" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1195" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U859" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1196" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U902" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1390" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1391" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_3_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1182" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1392" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1393" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_3_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1183" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_3_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1394" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1184" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_3_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1185" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_3_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U432" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1197" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U459" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1198" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U534" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1199" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U601" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1200" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U628" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1201" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U703" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1202" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U770" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1203" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U797" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1204" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U872" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1205" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U903" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1395" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1186" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_4_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1187" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_4_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1396" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1188" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_4_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1189" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_4_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1397" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_4_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1190" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_4_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1191" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_4_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U433" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1206" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U460" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1207" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U535" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1208" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U602" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1209" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U629" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1210" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U704" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1211" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U771" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1212" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U798" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1213" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U873" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1214" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U904" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1192" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1193" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_5_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1194" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_5_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1195" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_5_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1196" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_5_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1197" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_5_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1198" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_5_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1199" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_5_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1200" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_5_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U380" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1215" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U455" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1216" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U522" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1217" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U549" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1218" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U624" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1219" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U691" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1220" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U718" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1221" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U793" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1222" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U860" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1223" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U905" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1201" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1202" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_6_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1398" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_6_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1203" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_6_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1204" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_6_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1399" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_6_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1205" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_6_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1206" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_6_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1207" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_6_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U381" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1224" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U456" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1225" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U523" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1226" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U550" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1227" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U625" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1228" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U692" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1229" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U719" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1230" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U794" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1231" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U861" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1232" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U906" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1208" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1400" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_7_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1401" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_7_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1209" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1402" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_7_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1403" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_7_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1210" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_7_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1211" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_7_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1212" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_7_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U382" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1233" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U457" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1234" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U524" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1235" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U551" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1236" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U626" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1237" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U693" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1238" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U720" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1239" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U795" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1240" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U862" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1241" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U907" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1404" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1405" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_8_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1213" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_8_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1406" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_8_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1407" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_8_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1214" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_8_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1408" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_8_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1215" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_8_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1216" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_8_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U434" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1242" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U461" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1243" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U536" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U603" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1245" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U630" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1246" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U705" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1247" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U772" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1248" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U799" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1249" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U874" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1250" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U908" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1409" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1217" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_9_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1218" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_9_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1410" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_9_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1219" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_9_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1220" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_9_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1411" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_9_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1221" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_9_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1222" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_9_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U435" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1251" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U462" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1252" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U537" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1253" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U604" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1254" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U631" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1255" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U706" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1256" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U773" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1257" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U800" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1258" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U875" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1259" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U909" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1223" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1224" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_10_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1225" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_10_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1226" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1227" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_10_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1228" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_10_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1229" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_10_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1230" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_10_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1231" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_10_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U383" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1260" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U458" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1261" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U525" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1262" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U552" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1263" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U627" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1264" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U694" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1265" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U721" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1266" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U796" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1267" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U863" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1268" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U910" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1232" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1233" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_11_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1234" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_11_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1235" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_11_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1236" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_11_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1237" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_11_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1238" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_11_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1239" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_11_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1240" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_11_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U384" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1269" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U459" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1270" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U526" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1271" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U553" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1272" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U628" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1273" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U695" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1274" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U722" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1275" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U797" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1276" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U864" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1277" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U911" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_140" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1241" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1242" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_12_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1243" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_12_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1244" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1245" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_12_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1246" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_12_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1247" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_12_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1248" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_12_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1249" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_10_12_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U385" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1278" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U460" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1279" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U527" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1280" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U554" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1281" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U629" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1282" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U696" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1283" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U723" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1284" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U798" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1285" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U865" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1286" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U912" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1250" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1251" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1252" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1253" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1254" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_1689_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1255" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_1689_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1256" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1257" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_2695_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1258" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_2695_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U386" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1287" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U461" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1288" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U528" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1289" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U555" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1290" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U630" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1291" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U697" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1292" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U724" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1293" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U799" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1294" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U866" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1295" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U913" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1259" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1260" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_1_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1412" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1261" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1262" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_1_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1413" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_1_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1263" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1264" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_1_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1265" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_1_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U387" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1296" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U462" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1297" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U529" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1298" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U556" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1299" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U631" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1300" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U698" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1301" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U725" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1302" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U800" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1303" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U867" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1304" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U914" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1266" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1414" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_2_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1415" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1267" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1416" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_2_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1417" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_2_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1268" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1269" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_2_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1270" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_2_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U388" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1305" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U463" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1306" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U530" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1307" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U557" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1308" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U632" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1309" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U699" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1310" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U726" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1311" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U801" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1312" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U868" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1313" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U915" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1418" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1419" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_3_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1271" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1420" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1421" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_3_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1272" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_3_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1273" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1274" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_3_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1275" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_3_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U436" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1314" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U463" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1315" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U538" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1316" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U605" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1317" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U632" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1318" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U707" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1319" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U774" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1320" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U801" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1321" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U876" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1322" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U916" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1422" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1276" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_4_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1277" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_4_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1423" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1278" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_4_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1279" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_4_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1280" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_4_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1281" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_4_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1282" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_4_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U437" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1323" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U464" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1324" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U539" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1325" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U606" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1326" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U633" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1327" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U708" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1328" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U775" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1329" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U802" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1330" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U877" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1331" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U917" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1283" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1284" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_5_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1285" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_5_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1286" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_5_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1287" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_5_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1288" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_5_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1289" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_5_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1290" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_5_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1291" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_5_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U389" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1332" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U464" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1333" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U531" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1334" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U558" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1335" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U633" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1336" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U700" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1337" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U727" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1338" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U802" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1339" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U869" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1340" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U918" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1292" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1293" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_6_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1424" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_6_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1294" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_6_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1295" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_6_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1425" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_6_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1296" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_6_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1297" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_6_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1298" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_6_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U390" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1341" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U465" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1342" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U532" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1343" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U559" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1344" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U634" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1345" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U701" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1346" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U728" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1347" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U803" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1348" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U870" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1349" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U919" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1299" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1426" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_7_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1427" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_7_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1300" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1428" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_7_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1429" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_7_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1301" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_7_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1302" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_7_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1303" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_7_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U391" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1350" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U466" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1351" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U533" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1352" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U560" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1353" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U635" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1354" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U702" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1355" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U729" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1356" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U804" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1357" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U871" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1358" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U920" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1430" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1431" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_8_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1304" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_8_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1432" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_8_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1433" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_8_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1305" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_8_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1306" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_8_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1307" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_8_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1308" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_8_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U438" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1359" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U465" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1360" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U540" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1361" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U607" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1362" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U634" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1363" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U709" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1364" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U776" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1365" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U803" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1366" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U878" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1367" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U921" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1434" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1309" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_9_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1310" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_9_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1435" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_9_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1311" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_9_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1312" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_9_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1313" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_9_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1314" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_9_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1315" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_9_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U439" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1368" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U466" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1369" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U541" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1370" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U608" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1371" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U635" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1372" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U710" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1373" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U777" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1374" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U804" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1375" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U879" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1376" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U922" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1316" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1317" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_10_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1318" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_10_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1319" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1320" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_10_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1321" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_10_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1322" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_10_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1323" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_10_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1324" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_10_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U392" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1377" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U467" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1378" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U534" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1379" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U561" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1380" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U636" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1381" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U703" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1382" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U730" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1383" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U805" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1384" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U872" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1385" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U923" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1325" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1326" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_11_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1327" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_11_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1328" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_11_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1329" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_11_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1330" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_11_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1331" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_11_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1332" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_11_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1333" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_11_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U393" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1386" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U468" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1387" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U535" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1388" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U562" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1389" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U637" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1390" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U704" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1391" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U731" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1392" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U806" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1393" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U873" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1394" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U924" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_153" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1334" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1335" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_12_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1336" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_12_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1337" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1338" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_12_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1339" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_12_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1340" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_12_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1341" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_12_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1342" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_11_12_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U394" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1395" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U469" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1396" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U536" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1397" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U563" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1398" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U638" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1399" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U705" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1400" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U732" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1401" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U807" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1402" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U874" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1403" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U925" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1343" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1344" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1345" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1346" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1347" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_1375_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1348" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_1375_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1349" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1350" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_2381_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1351" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_2381_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U395" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1404" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U470" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1405" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U537" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1406" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U564" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1407" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U639" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1408" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U706" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1409" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U733" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1410" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U808" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1411" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U875" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1412" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U926" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1352" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1353" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_1_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1436" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1354" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1355" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_1_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1356" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_1_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1357" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1358" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_1_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1359" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_1_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U396" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1413" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U471" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1414" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U538" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1415" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U565" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1416" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U640" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1417" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U707" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1418" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U734" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1419" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U809" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1420" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U876" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1421" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U927" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1360" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1437" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_2_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1438" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1361" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1362" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_2_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1363" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_2_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1364" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1365" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_2_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1366" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_2_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U397" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1422" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U472" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1423" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U539" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1424" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U566" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1425" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U641" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1426" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U708" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1427" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U735" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1428" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U810" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1429" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U877" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1430" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U928" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1439" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1440" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_3_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1367" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1368" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1369" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_3_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1370" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_3_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1371" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1372" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_3_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1373" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_3_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U440" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1431" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U467" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1432" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U542" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1433" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U609" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1434" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U636" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1435" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U711" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1436" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U778" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1437" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U805" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1438" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U880" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1439" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U929" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_158" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1441" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1374" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_4_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1375" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_4_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1376" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_4_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1377" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_4_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1378" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_4_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1379" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_4_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1380" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_4_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1381" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_4_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U441" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1440" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U468" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1441" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U543" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1442" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U610" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1443" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U637" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1444" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U712" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1445" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U779" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1446" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U806" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1447" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U881" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1448" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U930" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_159" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1382" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1383" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_5_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1384" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_5_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1385" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_5_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1386" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_5_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1387" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_5_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1388" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_5_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1389" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_5_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1390" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_5_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U398" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1449" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U473" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1450" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U540" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1451" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U567" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1452" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U642" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1453" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U709" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1454" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U736" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1455" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U811" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1456" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U878" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1457" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U931" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1391" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1392" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_6_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1442" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_6_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1393" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_6_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1394" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_6_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1395" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_6_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1396" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_6_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1397" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_6_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1398" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_6_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U399" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1458" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U474" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1459" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U541" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1460" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U568" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1461" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U643" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1462" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U710" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1463" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U737" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1464" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U812" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1465" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U879" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1466" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U932" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_161" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1399" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1443" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_7_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1444" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_7_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1400" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_7_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1401" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_7_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1402" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_7_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1403" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_7_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1404" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_7_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1405" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_7_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U400" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1467" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U475" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1468" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U542" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1469" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U569" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1470" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U644" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1471" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U711" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1472" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U738" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1473" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U813" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1474" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U880" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1475" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U933" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_162" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1445" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1446" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_8_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1406" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_8_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1407" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_8_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1408" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_8_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1409" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_8_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1410" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_8_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1411" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_8_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1412" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_8_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U442" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1476" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U469" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1477" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U544" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1478" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U611" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1479" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U638" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1480" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U713" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1481" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U780" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1482" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U807" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1483" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U882" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1484" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U934" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1447" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1413" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_9_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1414" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_9_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1415" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_9_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1416" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_9_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1417" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_9_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1418" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_9_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1419" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_9_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1420" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_9_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U443" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1485" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U470" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1486" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U545" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1487" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U612" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1488" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U639" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1489" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U714" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1490" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U781" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1491" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U808" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1492" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U883" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1493" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U935" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1421" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1422" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_10_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1423" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_10_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1424" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_10_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1425" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_10_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1426" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_10_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1427" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_10_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1428" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_10_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1429" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_10_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U401" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1494" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U476" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1495" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U543" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1496" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U570" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1497" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U645" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1498" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U712" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1499" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U739" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1500" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U814" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1501" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U881" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1502" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U936" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1430" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1431" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_11_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1432" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_11_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1433" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_11_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1434" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_11_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1435" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_11_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1436" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_11_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1437" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_11_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1438" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_11_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U402" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1503" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U477" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1504" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U544" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1505" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U571" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1506" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U646" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1507" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U713" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1508" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U740" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1509" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U815" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1510" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U882" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1511" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U937" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_166" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1439" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1440" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_12_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1441" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_12_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1442" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_12_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1443" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_12_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1444" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_12_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1445" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_12_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1446" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_12_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="C1_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1447" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul139_12_12_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U403" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1512" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U478" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1513" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U545" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1514" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U572" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1515" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U647" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1516" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U714" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1517" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U741" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1518" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U816" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1519" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U883" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="lm_1520" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="C1_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U938" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_out_167" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_M1</Name>
            <Loops>
                <M1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>177</Best-caseLatency>
                    <Average-caseLatency>177</Average-caseLatency>
                    <Worst-caseLatency>177</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.770 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.770 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.770 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>176</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <M1>
                        <Name>M1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>13</TripCount>
                        <Latency>175</Latency>
                        <AbsoluteTimeLatency>1.750 us</AbsoluteTimeLatency>
                        <PipelineII>13</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </M1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144</SourceLocation>
                    <SummaryOfLoopViolations>
                        <M1>
                            <Name>M1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144</SourceLocation>
                        </M1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>962</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2218</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln144_fu_1591_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_1597_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1824" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_fu_2412_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_1_fu_2418_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_fu_2424_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="M1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_fu_2430_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1825" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_2_fu_2462_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_3_fu_2468_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_1_fu_2474_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln151_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="M1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_1_fu_2480_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln151_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1826" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_4_fu_2512_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_5_fu_2518_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_2_fu_2524_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln151_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="M1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_2_fu_2530_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln151_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1827" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_6_fu_2562_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_7_fu_2568_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_3_fu_2574_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln151_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="M1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_3_fu_2580_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln151_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1828" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_8_fu_2612_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_9_fu_2618_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_4_fu_2624_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln151_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="M1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_4_fu_2630_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln151_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1829" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_10_fu_2662_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_11_fu_2668_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_5_fu_2674_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln151_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="M1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_5_fu_2680_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln151_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1830" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_12_fu_2712_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_13_fu_2718_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_6_fu_2724_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln151_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="M1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_6_fu_2730_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln151_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1831" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_14_fu_2762_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_15_fu_2768_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_7_fu_2774_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln151_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="M1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_7_fu_2780_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln151_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1832" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_16_fu_2812_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_17_fu_2818_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_8_fu_2824_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln151_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="M1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_8_fu_2830_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln151_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1833" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_18_fu_2862_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_19_fu_2868_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_9_fu_2874_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln151_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="M1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_9_fu_2880_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln151_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1834" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_20_fu_2912_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_21_fu_2918_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_10_fu_2924_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln151_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="M1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_10_fu_2930_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln151_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1835" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_22_fu_2962_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_23_fu_2968_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_11_fu_2974_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln151_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="M1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_11_fu_2980_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln151_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="M1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_32_1_1_U1836" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln151_24_fu_3011_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_25_fu_3017_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_12_fu_3023_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln151_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="M1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1823" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_12_fu_3029_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln151_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_fu_2436_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_1_fu_2486_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln144_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_2_fu_2536_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln144_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_3_fu_2586_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln144_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_4_fu_2636_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln144_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_5_fu_2686_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln144_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_6_fu_2736_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln144_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_7_fu_2786_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln144_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_8_fu_2836_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln144_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_9_fu_2886_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln144_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_10_fu_2936_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln144_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_11_fu_2986_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln144_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln144_12_fu_3035_p3" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln144_12" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3</Name>
            <Loops>
                <L4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1332116</Best-caseLatency>
                    <Average-caseLatency>1332116</Average-caseLatency>
                    <Worst-caseLatency>1332116</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.321 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.321 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.321 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1332117</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L4>
                        <Name>L4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>384</TripCount>
                        <Latency>1274496</Latency>
                        <AbsoluteTimeLatency>12.745 ms</AbsoluteTimeLatency>
                        <IterationLatency>3319</IterationLatency>
                        <PipelineDepth>3319</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv3_Pipeline_F1_1_fu_2376</Instance>
                            <Instance>grp_conv3_Pipeline_VITIS_LOOP_91_1_fu_2392</Instance>
                            <Instance>grp_conv3_Pipeline_C1_1_fu_2734</Instance>
                            <Instance>grp_conv3_Pipeline_M1_fu_3110</Instance>
                        </InstanceList>
                    </L4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L4>
                            <Name>L4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83</SourceLocation>
                        </L4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>415</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>66</UTIL_BRAM>
                    <DSP>2649</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>153</UTIL_DSP>
                    <FF>404166</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>87</UTIL_FF>
                    <LUT>286860</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>124</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_1_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_2_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_3_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_4_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_5_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_6_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_7_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_8_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_9_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_10_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_11_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_12_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_13_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_14_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_15_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_16_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_17_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_18_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_19_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_20_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_21_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_22_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_23_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="inp_image_local_24_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50" STORAGESIZE="32 2304 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="inp_image_local_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_1_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_2_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_3_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_4_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_5_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_6_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_7_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filter_local_8_U" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="filter_local_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_3335_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_3341_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L4" OPTYPE="add" PRAGMA="" RTLNAME="empty_32_fu_3371_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L4" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_3381_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L4" OPTYPE="add" PRAGMA="" RTLNAME="empty_35_fu_3408_p2" SOURCE="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_35" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="inp_img" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="inp_img_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="inp_img_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_img" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="out_img_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out_img_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filter" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="filter_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="filter_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_" offsetMasterName="m_axi_gmem0">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="inp_img_1" access="W" description="Data signal of inp_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="inp_img" access="W" description="Bit 31 to 0 of inp_img"/>
                    </fields>
                </register>
                <register offset="0x14" name="inp_img_2" access="W" description="Data signal of inp_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="inp_img" access="W" description="Bit 63 to 32 of inp_img"/>
                    </fields>
                </register>
                <register offset="0x1c" name="out_img_1" access="W" description="Data signal of out_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_img" access="W" description="Bit 31 to 0 of out_img"/>
                    </fields>
                </register>
                <register offset="0x20" name="out_img_2" access="W" description="Data signal of out_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_img" access="W" description="Bit 63 to 32 of out_img"/>
                    </fields>
                </register>
                <register offset="0x28" name="filter_1" access="W" description="Data signal of filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="filter" access="W" description="Bit 31 to 0 of filter"/>
                    </fields>
                </register>
                <register offset="0x2c" name="filter_2" access="W" description="Data signal of filter" range="32">
                    <fields>
                        <field offset="0" width="32" name="filter" access="W" description="Bit 63 to 32 of filter"/>
                    </fields>
                </register>
                <register offset="0x34" name="bias_1" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 31 to 0 of bias"/>
                    </fields>
                </register>
                <register offset="0x38" name="bias_2" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 63 to 32 of bias"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="inp_img"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="out_img"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="filter"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" offsetSlaveName="s_axi_control" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="inp_img"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="inp_img"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="out_img"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="out_img"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="filter"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="filter"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="bias"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="14">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Offset Interfaces, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_WRITE, 32 -&gt; 32, 64, 0, slave, s_axi_control, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_gmem1">READ_ONLY, 32 -&gt; 32, 64, 0, slave, , 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Data Interface</keys>
                    <column name="s_axi_control">32, 6, 16, 0, m_axi_gmem0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">inp_img_1, 0x10, 32, W, Data signal of inp_img, </column>
                    <column name="s_axi_control">inp_img_2, 0x14, 32, W, Data signal of inp_img, </column>
                    <column name="s_axi_control">out_img_1, 0x1c, 32, W, Data signal of out_img, </column>
                    <column name="s_axi_control">out_img_2, 0x20, 32, W, Data signal of out_img, </column>
                    <column name="s_axi_control">filter_1, 0x28, 32, W, Data signal of filter, </column>
                    <column name="s_axi_control">filter_2, 0x2c, 32, W, Data signal of filter, </column>
                    <column name="s_axi_control">bias_1, 0x34, 32, W, Data signal of bias, </column>
                    <column name="s_axi_control">bias_2, 0x38, 32, W, Data signal of bias, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="inp_img">inout, float*</column>
                    <column name="out_img">inout, float*</column>
                    <column name="filter">in, float*</column>
                    <column name="bias">in, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="inp_img">m_axi_gmem0, interface, , channel=0</column>
                    <column name="inp_img">s_axi_control, register, offset, name=inp_img_1 offset=0x10 range=32</column>
                    <column name="inp_img">s_axi_control, register, offset, name=inp_img_2 offset=0x14 range=32</column>
                    <column name="out_img">m_axi_gmem0, interface, , channel=0</column>
                    <column name="out_img">s_axi_control, register, offset, name=out_img_1 offset=0x1c range=32</column>
                    <column name="out_img">s_axi_control, register, offset, name=out_img_2 offset=0x20 range=32</column>
                    <column name="filter">m_axi_gmem1, interface, , channel=0</column>
                    <column name="filter">s_axi_control, register, offset, name=filter_1 offset=0x28 range=32</column>
                    <column name="filter">s_axi_control, register, offset, name=filter_2 offset=0x2c range=32</column>
                    <column name="bias">m_axi_gmem1, interface, , channel=0</column>
                    <column name="bias">s_axi_control, register, offset, name=bias_1 offset=0x34 range=32</column>
                    <column name="bias">s_axi_control, register, offset, name=bias_2 offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, 57600, 32, L1_1, AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7</column>
                    <column name="m_axi_gmem0">write, 64896, 32, L4, AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5</column>
                    <column name="m_axi_gmem1">read, 2304, 32, F1_1, AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">inp_img, AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:79:23, read, Widen Fail, , L1_1, AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">inp_img, AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:79:23, read, Inferred, 57600, L1_1, AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7, , </column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5, write, Widen Fail, , M1, AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144:5, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5, islist write write write write write write write write write write write write write, Inferred, 64896, L4, AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5, , </column>
                    <column name="m_axi_gmem1">filter, AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87:20, read, Widen Fail, , F1_1, AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">filter, AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87:20, read, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_gmem1">filter, AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87:20, read, Inferred, 2304, F1_1, AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:37" status="valid" parentFunction="conv3" variable="inp_img" isDirective="0" options="m_axi port=inp_img offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:38" status="valid" parentFunction="conv3" variable="out_img" isDirective="0" options="m_axi port=out_img offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:39" status="valid" parentFunction="conv3" variable="filter" isDirective="0" options="m_axi port=filter offset=slave bundle=gmem1"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:40" status="valid" parentFunction="conv3" variable="bias" isDirective="0" options="m_axi port=bias offset=slave bundle=gmem1"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:42" status="valid" parentFunction="conv3" variable="inp_img" isDirective="0" options="s_axilite port=inp_img bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:43" status="valid" parentFunction="conv3" variable="out_img" isDirective="0" options="s_axilite port=out_img bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:44" status="valid" parentFunction="conv3" variable="filter" isDirective="0" options="s_axilite port=filter bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:45" status="valid" parentFunction="conv3" variable="bias" isDirective="0" options="s_axilite port=bias bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:47" status="valid" parentFunction="conv3" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:51" status="valid" parentFunction="conv3" variable="inp_image_local" isDirective="0" options="variable=inp_image_local cyclic factor=25"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:53" status="valid" parentFunction="conv3" variable="inp_img_2D" isDirective="0" options="variable=inp_img_2D complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:57" status="valid" parentFunction="conv3" variable="filter_local" isDirective="0" options="variable=filter_local cyclic factor=9"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:59" status="valid" parentFunction="conv3" variable="filter_2D" isDirective="0" options="variable=filter_2D complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:63" status="valid" parentFunction="conv3" variable="window_2D" isDirective="0" options="variable=window_2D complete dim=0"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:69" status="valid" parentFunction="conv3" variable="conv_out" isDirective="0" options="variable=conv_out cyclic factor=169 dim=1"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:72" status="valid" parentFunction="conv3" variable="sh" isDirective="0" options="variable=sh complete dim=0"/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:78" status="valid" parentFunction="conv3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:86" status="valid" parentFunction="conv3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:92" status="valid" parentFunction="conv3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:96" status="valid" parentFunction="conv3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:126" status="valid" parentFunction="conv3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:145" status="valid" parentFunction="conv3" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

