// Seed: 1249006259
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6,
    output wire id_7,
    output tri0 id_8,
    input tri0 id_9,
    output tri0 id_10,
    input tri id_11,
    output supply0 id_12,
    input wor id_13,
    input wor id_14,
    input supply1 id_15,
    output tri1 id_16,
    input uwire id_17
);
  assign id_12 = id_1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output supply0 id_2,
    input tri1 id_3
    , id_6,
    input uwire id_4
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_0,
      id_2,
      id_3,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3,
      id_4,
      id_0,
      id_4
  );
  assign modCall_1.id_5 = 0;
endmodule
