// Seed: 724156835
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  assign module_1.id_23 = 0;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_22, id_23;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output tri id_2,
    output tri1 id_3,
    input tri1 id_4,
    output wire id_5,
    input wire id_6,
    input supply1 id_7,
    input wand id_8,
    input wor id_9,
    input wire id_10,
    output wire id_11,
    output tri0 id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply1 id_15,
    input supply1 id_16,
    output tri id_17,
    input tri id_18,
    output supply0 id_19,
    input uwire id_20
);
  logic id_22;
  always force id_19 = 1'b0;
  uwire id_23 = -1;
  wire  id_24 = id_6;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_22,
      id_24,
      id_23,
      id_24,
      id_23,
      id_24,
      id_23,
      id_22,
      id_23,
      id_22,
      id_23,
      id_24,
      id_23,
      id_23,
      id_23,
      id_22,
      id_22,
      id_24,
      id_22
  );
endmodule
