// Seed: 1171471524
module module_0 #(
    parameter id_7 = 32'd9,
    parameter id_8 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1'b0;
  assign id_2 = id_3;
  defparam id_7.id_8 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  assign id_1 = 1;
  always @(posedge id_3);
  module_0(
      id_3, id_2, id_3, id_3, id_3, id_3
  );
endmodule
