time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
9,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
9,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
11,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
11,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
13,3 added to ready queue,enqueue,3,,['3'],[],"['1', '2']","[None, None]"
14,4 added to ready queue,enqueue,4,,"['3', '4']",[],"['1', '2']","[None, None]"
14,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '4', '1']",[],"[None, '2']","[None, None]"
14,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['4', '1']",[],"['3', '2']","[None, None]"
15,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['4', '1', '3']",[],"[None, '2']","[None, None]"
15,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '3']",[],"['4', '2']","[None, None]"
16,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['1', '3', '2']",[],"['4', None]","[None, None]"
16,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['3', '2']",[],"['4', '1']","[None, None]"
17,5 added to ready queue,enqueue,5,,"['3', '2', '5']",[],"['4', '1']","[None, None]"
20,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['3', '2', '5']",['4'],"[None, '1']","[None, None]"
20,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['3', '2', '5']","['4', '1']","[None, None]","[None, None]"
20,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['2', '5']","['4', '1']","['3', None]","[None, None]"
20,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['5'],"['4', '1']","['3', '2']","[None, None]"
20,4 dispatched to IO0,dispatch_io,4,IO0,['5'],['1'],"['3', '2']","['4', None]"
20,1 dispatched to IO1,dispatch_io,1,IO1,['5'],[],"['3', '2']","['4', '1']"
24,6 added to ready queue,enqueue,6,,"['5', '6']",[],"['3', '2']","['4', '1']"
25,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['5', '6', '3']",[],"[None, '2']","['4', '1']"
25,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['5', '6', '3', '2']",[],"[None, None]","['4', '1']"
25,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '3', '2']",[],"['5', None]","['4', '1']"
25,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['3', '2']",[],"['5', '6']","['4', '1']"
27,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['3', '2']",['5'],"[None, '6']","['4', '1']"
27,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['2'],['5'],"['3', '6']","['4', '1']"
28,4 finished I/O → ready queue,io_to_ready,4,IO0,"['2', '4']",['5'],"['3', '6']","[None, '1']"
28,5 dispatched to IO0,dispatch_io,5,IO0,"['2', '4']",[],"['3', '6']","['5', '1']"
29,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['2', '4', '3']",[],"[None, '6']","['5', '1']"
29,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '3']",[],"['2', '6']","['5', '1']"
30,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['4', '3']",['2'],"[None, '6']","['5', '1']"
30,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['4', '3', '6']",['2'],"[None, None]","['5', '1']"
30,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['3', '6']",['2'],"['4', None]","['5', '1']"
30,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['6'],['2'],"['4', '3']","['5', '1']"
31,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['6', '4']",['2'],"[None, '3']","['5', '1']"
31,5 finished I/O → ready queue,io_to_ready,5,IO0,"['6', '4', '5']",['2'],"[None, '3']","[None, '1']"
31,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '5']",['2'],"['6', '3']","[None, '1']"
31,2 dispatched to IO0,dispatch_io,2,IO0,"['4', '5']",[],"['6', '3']","['2', '1']"
35,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '5', '3']",[],"['6', None]","['2', '1']"
35,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '3']",[],"['6', '4']","['2', '1']"
36,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '3', '6']",[],"[None, '4']","['2', '1']"
36,1 finished I/O → ready queue,io_to_ready,1,IO1,"['5', '3', '6', '1']",[],"[None, '4']","['2', None]"
36,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '6', '1']",[],"['5', '4']","['2', None]"
38,7 added to ready queue,enqueue,7,,"['3', '6', '1', '7']",[],"['5', '4']","['2', None]"
39,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['3', '6', '1', '7']",['4'],"['5', None]","['2', None]"
39,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['6', '1', '7']",['4'],"['5', '3']","['2', None]"
39,4 dispatched to IO1,dispatch_io,4,IO1,"['6', '1', '7']",[],"['5', '3']","['2', '4']"
41,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['6', '1', '7']",['5'],"[None, '3']","['2', '4']"
41,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['6', '1', '7', '3']",['5'],"[None, None]","['2', '4']"
41,2 finished I/O → ready queue,io_to_ready,2,IO0,"['6', '1', '7', '3', '2']",['5'],"[None, None]","[None, '4']"
41,4 finished I/O → ready queue,io_to_ready,4,IO1,"['6', '1', '7', '3', '2', '4']",['5'],"[None, None]","[None, None]"
41,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['1', '7', '3', '2', '4']",['5'],"['6', None]","[None, None]"
41,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['7', '3', '2', '4']",['5'],"['6', '1']","[None, None]"
41,5 dispatched to IO0,dispatch_io,5,IO0,"['7', '3', '2', '4']",[],"['6', '1']","['5', None]"
42,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['7', '3', '2', '4', '6']",[],"[None, '1']","['5', None]"
42,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['3', '2', '4', '6']",[],"['7', '1']","['5', None]"
44,8 added to ready queue,enqueue,8,,"['3', '2', '4', '6', '8']",[],"['7', '1']","['5', None]"
45,5 finished I/O → ready queue,io_to_ready,5,IO0,"['3', '2', '4', '6', '8', '5']",[],"['7', '1']","[None, None]"
46,9 added to ready queue,enqueue,9,,"['3', '2', '4', '6', '8', '5', '9']",[],"['7', '1']","[None, None]"
46,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['3', '2', '4', '6', '8', '5', '9', '1']",[],"['7', None]","[None, None]"
46,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['2', '4', '6', '8', '5', '9', '1']",[],"['7', '3']","[None, None]"
47,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['2', '4', '6', '8', '5', '9', '1']",['7'],"[None, '3']","[None, None]"
47,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '6', '8', '5', '9', '1']",['7'],"['2', '3']","[None, None]"
47,7 dispatched to IO0,dispatch_io,7,IO0,"['4', '6', '8', '5', '9', '1']",[],"['2', '3']","['7', None]"
51,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['4', '6', '8', '5', '9', '1', '3']",[],"['2', None]","['7', None]"
51,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '8', '5', '9', '1', '3']",[],"['2', '4']","['7', None]"
52,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['6', '8', '5', '9', '1', '3', '2']",[],"[None, '4']","['7', None]"
52,7 finished I/O → ready queue,io_to_ready,7,IO0,"['6', '8', '5', '9', '1', '3', '2', '7']",[],"[None, '4']","[None, None]"
52,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['8', '5', '9', '1', '3', '2', '7']",[],"['6', '4']","[None, None]"
53,4 finished all bursts,finished,4,CPU1,"['8', '5', '9', '1', '3', '2', '7']",[],"['6', None]","[None, None]"
53,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '9', '1', '3', '2', '7']",[],"['6', '8']","[None, None]"
54,10 added to ready queue,enqueue,10,,"['5', '9', '1', '3', '2', '7', '10']",[],"['6', '8']","[None, None]"
57,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['5', '9', '1', '3', '2', '7', '10', '6']",[],"[None, '8']","[None, None]"
57,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['5', '9', '1', '3', '2', '7', '10', '6', '8']",[],"[None, None]","[None, None]"
57,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['9', '1', '3', '2', '7', '10', '6', '8']",[],"['5', None]","[None, None]"
57,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['1', '3', '2', '7', '10', '6', '8']",[],"['5', '9']","[None, None]"
61,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['1', '3', '2', '7', '10', '6', '8']",['5'],"[None, '9']","[None, None]"
61,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['3', '2', '7', '10', '6', '8']",['5'],"['1', '9']","[None, None]"
61,5 dispatched to IO0,dispatch_io,5,IO0,"['3', '2', '7', '10', '6', '8']",[],"['1', '9']","['5', None]"
62,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['3', '2', '7', '10', '6', '8', '9']",[],"['1', None]","['5', None]"
62,5 finished I/O → ready queue,io_to_ready,5,IO0,"['3', '2', '7', '10', '6', '8', '9', '5']",[],"['1', None]","[None, None]"
62,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['2', '7', '10', '6', '8', '9', '5']",[],"['1', '3']","[None, None]"
66,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '7', '10', '6', '8', '9', '5', '1']",[],"[None, '3']","[None, None]"
66,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['7', '10', '6', '8', '9', '5', '1']",[],"['2', '3']","[None, None]"
67,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['7', '10', '6', '8', '9', '5', '1', '3']",[],"['2', None]","[None, None]"
67,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['10', '6', '8', '9', '5', '1', '3']",[],"['2', '7']","[None, None]"
70,11 added to ready queue,enqueue,11,,"['10', '6', '8', '9', '5', '1', '3', '11']",[],"['2', '7']","[None, None]"
70,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['10', '6', '8', '9', '5', '1', '3', '11', '2']",[],"[None, '7']","[None, None]"
70,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['6', '8', '9', '5', '1', '3', '11', '2']",[],"['10', '7']","[None, None]"
72,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['6', '8', '9', '5', '1', '3', '11', '2']",['7'],"['10', None]","[None, None]"
72,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '9', '5', '1', '3', '11', '2']",['7'],"['10', '6']","[None, None]"
72,7 dispatched to IO0,dispatch_io,7,IO0,"['8', '9', '5', '1', '3', '11', '2']",[],"['10', '6']","['7', None]"
75,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '9', '5', '1', '3', '11', '2', '10']",[],"[None, '6']","['7', None]"
75,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '5', '1', '3', '11', '2', '10']",[],"['8', '6']","['7', None]"
77,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['9', '5', '1', '3', '11', '2', '10', '6']",[],"['8', None]","['7', None]"
77,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '1', '3', '11', '2', '10', '6']",[],"['8', '9']","['7', None]"
80,12 added to ready queue,enqueue,12,,"['5', '1', '3', '11', '2', '10', '6', '12']",[],"['8', '9']","['7', None]"
80,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '1', '3', '11', '2', '10', '6', '12', '8']",[],"[None, '9']","['7', None]"
80,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['1', '3', '11', '2', '10', '6', '12', '8']",[],"['5', '9']","['7', None]"
81,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['1', '3', '11', '2', '10', '6', '12', '8']",['9'],"['5', None]","['7', None]"
81,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['3', '11', '2', '10', '6', '12', '8']",['9'],"['5', '1']","['7', None]"
81,9 dispatched to IO1,dispatch_io,9,IO1,"['3', '11', '2', '10', '6', '12', '8']",[],"['5', '1']","['7', '9']"
82,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['3', '11', '2', '10', '6', '12', '8', '1']",[],"['5', None]","['7', '9']"
82,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['11', '2', '10', '6', '12', '8', '1']",[],"['5', '3']","['7', '9']"
84,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['11', '2', '10', '6', '12', '8', '1']",['5'],"[None, '3']","['7', '9']"
84,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['2', '10', '6', '12', '8', '1']",['5'],"['11', '3']","['7', '9']"
85,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['2', '10', '6', '12', '8', '1']","['5', '3']","['11', None]","['7', '9']"
85,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['10', '6', '12', '8', '1']","['5', '3']","['11', '2']","['7', '9']"
89,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['10', '6', '12', '8', '1']","['5', '3', '11']","[None, '2']","['7', '9']"
89,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['6', '12', '8', '1']","['5', '3', '11']","['10', '2']","['7', '9']"
90,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['6', '12', '8', '1', '2']","['5', '3', '11']","['10', None]","['7', '9']"
90,7 finished I/O → ready queue,io_to_ready,7,IO0,"['6', '12', '8', '1', '2', '7']","['5', '3', '11']","['10', None]","[None, '9']"
90,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '8', '1', '2', '7']","['5', '3', '11']","['10', '6']","[None, '9']"
90,5 dispatched to IO0,dispatch_io,5,IO0,"['12', '8', '1', '2', '7']","['3', '11']","['10', '6']","['5', '9']"
91,13 added to ready queue,enqueue,13,,"['12', '8', '1', '2', '7', '13']","['3', '11']","['10', '6']","['5', '9']"
91,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['12', '8', '1', '2', '7', '13']","['3', '11', '6']","['10', None]","['5', '9']"
91,9 finished I/O → ready queue,io_to_ready,9,IO1,"['12', '8', '1', '2', '7', '13', '9']","['3', '11', '6']","['10', None]","['5', None]"
91,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['8', '1', '2', '7', '13', '9']","['3', '11', '6']","['10', '12']","['5', None]"
91,3 dispatched to IO1,dispatch_io,3,IO1,"['8', '1', '2', '7', '13', '9']","['11', '6']","['10', '12']","['5', '3']"
92,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['8', '1', '2', '7', '13', '9']","['11', '6', '10']","[None, '12']","['5', '3']"
92,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '2', '7', '13', '9']","['11', '6', '10']","['8', '12']","['5', '3']"
94,14 added to ready queue,enqueue,14,,"['1', '2', '7', '13', '9', '14']","['11', '6', '10']","['8', '12']","['5', '3']"
94,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['1', '2', '7', '13', '9', '14']","['11', '6', '10', '8']","[None, '12']","['5', '3']"
94,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '7', '13', '9', '14']","['11', '6', '10', '8']","['1', '12']","['5', '3']"
95,15 added to ready queue,enqueue,15,,"['2', '7', '13', '9', '14', '15']","['11', '6', '10', '8']","['1', '12']","['5', '3']"
96,16 added to ready queue,enqueue,16,,"['2', '7', '13', '9', '14', '15', '16']","['11', '6', '10', '8']","['1', '12']","['5', '3']"
96,17 added to ready queue,enqueue,17,,"['2', '7', '13', '9', '14', '15', '16', '17']","['11', '6', '10', '8']","['1', '12']","['5', '3']"
96,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['2', '7', '13', '9', '14', '15', '16', '17']","['11', '6', '10', '8', '12']","['1', None]","['5', '3']"
96,5 finished I/O → ready queue,io_to_ready,5,IO0,"['2', '7', '13', '9', '14', '15', '16', '17', '5']","['11', '6', '10', '8', '12']","['1', None]","[None, '3']"
96,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['7', '13', '9', '14', '15', '16', '17', '5']","['11', '6', '10', '8', '12']","['1', '2']","[None, '3']"
96,11 dispatched to IO0,dispatch_io,11,IO0,"['7', '13', '9', '14', '15', '16', '17', '5']","['6', '10', '8', '12']","['1', '2']","['11', '3']"
97,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['7', '13', '9', '14', '15', '16', '17', '5']","['6', '10', '8', '12', '2']","['1', None]","['11', '3']"
97,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['13', '9', '14', '15', '16', '17', '5']","['6', '10', '8', '12', '2']","['1', '7']","['11', '3']"
99,18 added to ready queue,enqueue,18,,"['13', '9', '14', '15', '16', '17', '5', '18']","['6', '10', '8', '12', '2']","['1', '7']","['11', '3']"
99,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['13', '9', '14', '15', '16', '17', '5', '18', '1']","['6', '10', '8', '12', '2']","[None, '7']","['11', '3']"
99,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['9', '14', '15', '16', '17', '5', '18', '1']","['6', '10', '8', '12', '2']","['13', '7']","['11', '3']"
100,19 added to ready queue,enqueue,19,,"['9', '14', '15', '16', '17', '5', '18', '1', '19']","['6', '10', '8', '12', '2']","['13', '7']","['11', '3']"
102,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['9', '14', '15', '16', '17', '5', '18', '1', '19']","['6', '10', '8', '12', '2', '7']","['13', None]","['11', '3']"
102,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['14', '15', '16', '17', '5', '18', '1', '19']","['6', '10', '8', '12', '2', '7']","['13', '9']","['11', '3']"
104,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['14', '15', '16', '17', '5', '18', '1', '19', '13']","['6', '10', '8', '12', '2', '7']","[None, '9']","['11', '3']"
104,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '16', '17', '5', '18', '1', '19', '13']","['6', '10', '8', '12', '2', '7']","['14', '9']","['11', '3']"
107,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['15', '16', '17', '5', '18', '1', '19', '13', '9']","['6', '10', '8', '12', '2', '7']","['14', None]","['11', '3']"
107,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '17', '5', '18', '1', '19', '13', '9']","['6', '10', '8', '12', '2', '7']","['14', '15']","['11', '3']"
108,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['16', '17', '5', '18', '1', '19', '13', '9']","['6', '10', '8', '12', '2', '7', '14']","[None, '15']","['11', '3']"
108,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '5', '18', '1', '19', '13', '9']","['6', '10', '8', '12', '2', '7', '14']","['16', '15']","['11', '3']"
111,11 finished I/O → ready queue,io_to_ready,11,IO0,"['17', '5', '18', '1', '19', '13', '9', '11']","['6', '10', '8', '12', '2', '7', '14']","['16', '15']","[None, '3']"
111,6 dispatched to IO0,dispatch_io,6,IO0,"['17', '5', '18', '1', '19', '13', '9', '11']","['10', '8', '12', '2', '7', '14']","['16', '15']","['6', '3']"
112,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['17', '5', '18', '1', '19', '13', '9', '11']","['10', '8', '12', '2', '7', '14', '16']","[None, '15']","['6', '3']"
112,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['17', '5', '18', '1', '19', '13', '9', '11', '15']","['10', '8', '12', '2', '7', '14', '16']","[None, None]","['6', '3']"
112,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['5', '18', '1', '19', '13', '9', '11', '15']","['10', '8', '12', '2', '7', '14', '16']","['17', None]","['6', '3']"
112,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['18', '1', '19', '13', '9', '11', '15']","['10', '8', '12', '2', '7', '14', '16']","['17', '5']","['6', '3']"
113,20 added to ready queue,enqueue,20,,"['18', '1', '19', '13', '9', '11', '15', '20']","['10', '8', '12', '2', '7', '14', '16']","['17', '5']","['6', '3']"
117,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['18', '1', '19', '13', '9', '11', '15', '20']","['10', '8', '12', '2', '7', '14', '16', '17']","[None, '5']","['6', '3']"
117,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['18', '1', '19', '13', '9', '11', '15', '20']","['10', '8', '12', '2', '7', '14', '16', '17', '5']","[None, None]","['6', '3']"
117,3 finished I/O → ready queue,io_to_ready,3,IO1,"['18', '1', '19', '13', '9', '11', '15', '20', '3']","['10', '8', '12', '2', '7', '14', '16', '17', '5']","[None, None]","['6', None]"
117,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['1', '19', '13', '9', '11', '15', '20', '3']","['10', '8', '12', '2', '7', '14', '16', '17', '5']","['18', None]","['6', None]"
117,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['19', '13', '9', '11', '15', '20', '3']","['10', '8', '12', '2', '7', '14', '16', '17', '5']","['18', '1']","['6', None]"
117,10 dispatched to IO1,dispatch_io,10,IO1,"['19', '13', '9', '11', '15', '20', '3']","['8', '12', '2', '7', '14', '16', '17', '5']","['18', '1']","['6', '10']"
121,21 added to ready queue,enqueue,21,,"['19', '13', '9', '11', '15', '20', '3', '21']","['8', '12', '2', '7', '14', '16', '17', '5']","['18', '1']","['6', '10']"
121,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['19', '13', '9', '11', '15', '20', '3', '21']","['8', '12', '2', '7', '14', '16', '17', '5', '1']","['18', None]","['6', '10']"
121,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '9', '11', '15', '20', '3', '21']","['8', '12', '2', '7', '14', '16', '17', '5', '1']","['18', '19']","['6', '10']"
122,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['13', '9', '11', '15', '20', '3', '21', '18']","['8', '12', '2', '7', '14', '16', '17', '5', '1']","[None, '19']","['6', '10']"
122,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['9', '11', '15', '20', '3', '21', '18']","['8', '12', '2', '7', '14', '16', '17', '5', '1']","['13', '19']","['6', '10']"
124,6 finished I/O → ready queue,io_to_ready,6,IO0,"['9', '11', '15', '20', '3', '21', '18', '6']","['8', '12', '2', '7', '14', '16', '17', '5', '1']","['13', '19']","[None, '10']"
124,8 dispatched to IO0,dispatch_io,8,IO0,"['9', '11', '15', '20', '3', '21', '18', '6']","['12', '2', '7', '14', '16', '17', '5', '1']","['13', '19']","['8', '10']"
126,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['9', '11', '15', '20', '3', '21', '18', '6']","['12', '2', '7', '14', '16', '17', '5', '1', '13']","[None, '19']","['8', '10']"
126,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['9', '11', '15', '20', '3', '21', '18', '6', '19']","['12', '2', '7', '14', '16', '17', '5', '1', '13']","[None, None]","['8', '10']"
126,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['11', '15', '20', '3', '21', '18', '6', '19']","['12', '2', '7', '14', '16', '17', '5', '1', '13']","['9', None]","['8', '10']"
126,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['15', '20', '3', '21', '18', '6', '19']","['12', '2', '7', '14', '16', '17', '5', '1', '13']","['9', '11']","['8', '10']"
128,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['15', '20', '3', '21', '18', '6', '19', '9']","['12', '2', '7', '14', '16', '17', '5', '1', '13']","[None, '11']","['8', '10']"
128,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['20', '3', '21', '18', '6', '19', '9']","['12', '2', '7', '14', '16', '17', '5', '1', '13']","['15', '11']","['8', '10']"
129,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['20', '3', '21', '18', '6', '19', '9', '15']","['12', '2', '7', '14', '16', '17', '5', '1', '13']","[None, '11']","['8', '10']"
129,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['3', '21', '18', '6', '19', '9', '15']","['12', '2', '7', '14', '16', '17', '5', '1', '13']","['20', '11']","['8', '10']"
131,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['3', '21', '18', '6', '19', '9', '15', '11']","['12', '2', '7', '14', '16', '17', '5', '1', '13']","['20', None]","['8', '10']"
131,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['21', '18', '6', '19', '9', '15', '11']","['12', '2', '7', '14', '16', '17', '5', '1', '13']","['20', '3']","['8', '10']"
134,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['21', '18', '6', '19', '9', '15', '11', '20']","['12', '2', '7', '14', '16', '17', '5', '1', '13']","[None, '3']","['8', '10']"
134,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '6', '19', '9', '15', '11', '20']","['12', '2', '7', '14', '16', '17', '5', '1', '13']","['21', '3']","['8', '10']"
135,8 finished I/O → ready queue,io_to_ready,8,IO0,"['18', '6', '19', '9', '15', '11', '20', '8']","['12', '2', '7', '14', '16', '17', '5', '1', '13']","['21', '3']","[None, '10']"
135,12 dispatched to IO0,dispatch_io,12,IO0,"['18', '6', '19', '9', '15', '11', '20', '8']","['2', '7', '14', '16', '17', '5', '1', '13']","['21', '3']","['12', '10']"
136,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['18', '6', '19', '9', '15', '11', '20', '8']","['2', '7', '14', '16', '17', '5', '1', '13', '21']","[None, '3']","['12', '10']"
136,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['18', '6', '19', '9', '15', '11', '20', '8', '3']","['2', '7', '14', '16', '17', '5', '1', '13', '21']","[None, None]","['12', '10']"
136,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['6', '19', '9', '15', '11', '20', '8', '3']","['2', '7', '14', '16', '17', '5', '1', '13', '21']","['18', None]","['12', '10']"
136,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['19', '9', '15', '11', '20', '8', '3']","['2', '7', '14', '16', '17', '5', '1', '13', '21']","['18', '6']","['12', '10']"
137,22 added to ready queue,enqueue,22,,"['19', '9', '15', '11', '20', '8', '3', '22']","['2', '7', '14', '16', '17', '5', '1', '13', '21']","['18', '6']","['12', '10']"
138,10 finished I/O → ready queue,io_to_ready,10,IO1,"['19', '9', '15', '11', '20', '8', '3', '22', '10']","['2', '7', '14', '16', '17', '5', '1', '13', '21']","['18', '6']","['12', None]"
138,2 dispatched to IO1,dispatch_io,2,IO1,"['19', '9', '15', '11', '20', '8', '3', '22', '10']","['7', '14', '16', '17', '5', '1', '13', '21']","['18', '6']","['12', '2']"
140,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['19', '9', '15', '11', '20', '8', '3', '22', '10']","['7', '14', '16', '17', '5', '1', '13', '21', '18']","[None, '6']","['12', '2']"
140,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['9', '15', '11', '20', '8', '3', '22', '10']","['7', '14', '16', '17', '5', '1', '13', '21', '18']","['19', '6']","['12', '2']"
141,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['9', '15', '11', '20', '8', '3', '22', '10', '6']","['7', '14', '16', '17', '5', '1', '13', '21', '18']","['19', None]","['12', '2']"
141,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['15', '11', '20', '8', '3', '22', '10', '6']","['7', '14', '16', '17', '5', '1', '13', '21', '18']","['19', '9']","['12', '2']"
142,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['15', '11', '20', '8', '3', '22', '10', '6', '19']","['7', '14', '16', '17', '5', '1', '13', '21', '18']","[None, '9']","['12', '2']"
142,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['11', '20', '8', '3', '22', '10', '6', '19']","['7', '14', '16', '17', '5', '1', '13', '21', '18']","['15', '9']","['12', '2']"
145,9 finished all bursts,finished,9,CPU1,"['11', '20', '8', '3', '22', '10', '6', '19']","['7', '14', '16', '17', '5', '1', '13', '21', '18']","['15', None]","['12', '2']"
145,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['20', '8', '3', '22', '10', '6', '19']","['7', '14', '16', '17', '5', '1', '13', '21', '18']","['15', '11']","['12', '2']"
146,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['20', '8', '3', '22', '10', '6', '19', '11']","['7', '14', '16', '17', '5', '1', '13', '21', '18']","['15', None]","['12', '2']"
146,12 finished I/O → ready queue,io_to_ready,12,IO0,"['20', '8', '3', '22', '10', '6', '19', '11', '12']","['7', '14', '16', '17', '5', '1', '13', '21', '18']","['15', None]","[None, '2']"
146,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['8', '3', '22', '10', '6', '19', '11', '12']","['7', '14', '16', '17', '5', '1', '13', '21', '18']","['15', '20']","[None, '2']"
146,7 dispatched to IO0,dispatch_io,7,IO0,"['8', '3', '22', '10', '6', '19', '11', '12']","['14', '16', '17', '5', '1', '13', '21', '18']","['15', '20']","['7', '2']"
147,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['8', '3', '22', '10', '6', '19', '11', '12', '15']","['14', '16', '17', '5', '1', '13', '21', '18']","[None, '20']","['7', '2']"
147,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '22', '10', '6', '19', '11', '12', '15']","['14', '16', '17', '5', '1', '13', '21', '18']","['8', '20']","['7', '2']"
151,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['3', '22', '10', '6', '19', '11', '12', '15']","['14', '16', '17', '5', '1', '13', '21', '18', '20']","['8', None]","['7', '2']"
151,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['22', '10', '6', '19', '11', '12', '15']","['14', '16', '17', '5', '1', '13', '21', '18', '20']","['8', '3']","['7', '2']"
152,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['22', '10', '6', '19', '11', '12', '15']","['14', '16', '17', '5', '1', '13', '21', '18', '20', '8']","[None, '3']","['7', '2']"
152,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['10', '6', '19', '11', '12', '15']","['14', '16', '17', '5', '1', '13', '21', '18', '20', '8']","['22', '3']","['7', '2']"
153,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['10', '6', '19', '11', '12', '15']","['14', '16', '17', '5', '1', '13', '21', '18', '20', '8', '3']","['22', None]","['7', '2']"
153,2 finished I/O → ready queue,io_to_ready,2,IO1,"['10', '6', '19', '11', '12', '15', '2']","['14', '16', '17', '5', '1', '13', '21', '18', '20', '8', '3']","['22', None]","['7', None]"
153,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['6', '19', '11', '12', '15', '2']","['14', '16', '17', '5', '1', '13', '21', '18', '20', '8', '3']","['22', '10']","['7', None]"
153,14 dispatched to IO1,dispatch_io,14,IO1,"['6', '19', '11', '12', '15', '2']","['16', '17', '5', '1', '13', '21', '18', '20', '8', '3']","['22', '10']","['7', '14']"
155,23 added to ready queue,enqueue,23,,"['6', '19', '11', '12', '15', '2', '23']","['16', '17', '5', '1', '13', '21', '18', '20', '8', '3']","['22', '10']","['7', '14']"
157,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['6', '19', '11', '12', '15', '2', '23', '22']","['16', '17', '5', '1', '13', '21', '18', '20', '8', '3']","[None, '10']","['7', '14']"
157,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['19', '11', '12', '15', '2', '23', '22']","['16', '17', '5', '1', '13', '21', '18', '20', '8', '3']","['6', '10']","['7', '14']"
158,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['19', '11', '12', '15', '2', '23', '22', '10']","['16', '17', '5', '1', '13', '21', '18', '20', '8', '3']","['6', None]","['7', '14']"
158,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '12', '15', '2', '23', '22', '10']","['16', '17', '5', '1', '13', '21', '18', '20', '8', '3']","['6', '19']","['7', '14']"
160,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['11', '12', '15', '2', '23', '22', '10', '6']","['16', '17', '5', '1', '13', '21', '18', '20', '8', '3']","[None, '19']","['7', '14']"
160,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '15', '2', '23', '22', '10', '6']","['16', '17', '5', '1', '13', '21', '18', '20', '8', '3']","['11', '19']","['7', '14']"
163,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['12', '15', '2', '23', '22', '10', '6']","['16', '17', '5', '1', '13', '21', '18', '20', '8', '3', '19']","['11', None]","['7', '14']"
163,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['15', '2', '23', '22', '10', '6']","['16', '17', '5', '1', '13', '21', '18', '20', '8', '3', '19']","['11', '12']","['7', '14']"
164,7 finished I/O → ready queue,io_to_ready,7,IO0,"['15', '2', '23', '22', '10', '6', '7']","['16', '17', '5', '1', '13', '21', '18', '20', '8', '3', '19']","['11', '12']","[None, '14']"
164,16 dispatched to IO0,dispatch_io,16,IO0,"['15', '2', '23', '22', '10', '6', '7']","['17', '5', '1', '13', '21', '18', '20', '8', '3', '19']","['11', '12']","['16', '14']"
165,24 added to ready queue,enqueue,24,,"['15', '2', '23', '22', '10', '6', '7', '24']","['17', '5', '1', '13', '21', '18', '20', '8', '3', '19']","['11', '12']","['16', '14']"
165,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['15', '2', '23', '22', '10', '6', '7', '24', '11']","['17', '5', '1', '13', '21', '18', '20', '8', '3', '19']","[None, '12']","['16', '14']"
165,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['2', '23', '22', '10', '6', '7', '24', '11']","['17', '5', '1', '13', '21', '18', '20', '8', '3', '19']","['15', '12']","['16', '14']"
168,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['2', '23', '22', '10', '6', '7', '24', '11', '15']","['17', '5', '1', '13', '21', '18', '20', '8', '3', '19']","[None, '12']","['16', '14']"
168,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['2', '23', '22', '10', '6', '7', '24', '11', '15', '12']","['17', '5', '1', '13', '21', '18', '20', '8', '3', '19']","[None, None]","['16', '14']"
168,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['23', '22', '10', '6', '7', '24', '11', '15', '12']","['17', '5', '1', '13', '21', '18', '20', '8', '3', '19']","['2', None]","['16', '14']"
168,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['22', '10', '6', '7', '24', '11', '15', '12']","['17', '5', '1', '13', '21', '18', '20', '8', '3', '19']","['2', '23']","['16', '14']"
169,14 finished I/O → ready queue,io_to_ready,14,IO1,"['22', '10', '6', '7', '24', '11', '15', '12', '14']","['17', '5', '1', '13', '21', '18', '20', '8', '3', '19']","['2', '23']","['16', None]"
169,17 dispatched to IO1,dispatch_io,17,IO1,"['22', '10', '6', '7', '24', '11', '15', '12', '14']","['5', '1', '13', '21', '18', '20', '8', '3', '19']","['2', '23']","['16', '17']"
173,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['22', '10', '6', '7', '24', '11', '15', '12', '14', '2']","['5', '1', '13', '21', '18', '20', '8', '3', '19']","[None, '23']","['16', '17']"
173,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['22', '10', '6', '7', '24', '11', '15', '12', '14', '2', '23']","['5', '1', '13', '21', '18', '20', '8', '3', '19']","[None, None]","['16', '17']"
173,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['10', '6', '7', '24', '11', '15', '12', '14', '2', '23']","['5', '1', '13', '21', '18', '20', '8', '3', '19']","['22', None]","['16', '17']"
173,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['6', '7', '24', '11', '15', '12', '14', '2', '23']","['5', '1', '13', '21', '18', '20', '8', '3', '19']","['22', '10']","['16', '17']"
175,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['6', '7', '24', '11', '15', '12', '14', '2', '23', '22']","['5', '1', '13', '21', '18', '20', '8', '3', '19']","[None, '10']","['16', '17']"
175,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['6', '7', '24', '11', '15', '12', '14', '2', '23', '22']","['5', '1', '13', '21', '18', '20', '8', '3', '19', '10']","[None, None]","['16', '17']"
175,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '24', '11', '15', '12', '14', '2', '23', '22']","['5', '1', '13', '21', '18', '20', '8', '3', '19', '10']","['6', None]","['16', '17']"
175,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['24', '11', '15', '12', '14', '2', '23', '22']","['5', '1', '13', '21', '18', '20', '8', '3', '19', '10']","['6', '7']","['16', '17']"
176,6 finished all bursts,finished,6,CPU0,"['24', '11', '15', '12', '14', '2', '23', '22']","['5', '1', '13', '21', '18', '20', '8', '3', '19', '10']","[None, '7']","['16', '17']"
176,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['11', '15', '12', '14', '2', '23', '22']","['5', '1', '13', '21', '18', '20', '8', '3', '19', '10']","['24', '7']","['16', '17']"
180,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['11', '15', '12', '14', '2', '23', '22', '24']","['5', '1', '13', '21', '18', '20', '8', '3', '19', '10']","[None, '7']","['16', '17']"
180,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['11', '15', '12', '14', '2', '23', '22', '24', '7']","['5', '1', '13', '21', '18', '20', '8', '3', '19', '10']","[None, None]","['16', '17']"
180,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['15', '12', '14', '2', '23', '22', '24', '7']","['5', '1', '13', '21', '18', '20', '8', '3', '19', '10']","['11', None]","['16', '17']"
180,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['12', '14', '2', '23', '22', '24', '7']","['5', '1', '13', '21', '18', '20', '8', '3', '19', '10']","['11', '15']","['16', '17']"
181,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['12', '14', '2', '23', '22', '24', '7', '11']","['5', '1', '13', '21', '18', '20', '8', '3', '19', '10']","[None, '15']","['16', '17']"
181,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['14', '2', '23', '22', '24', '7', '11']","['5', '1', '13', '21', '18', '20', '8', '3', '19', '10']","['12', '15']","['16', '17']"
182,16 finished I/O → ready queue,io_to_ready,16,IO0,"['14', '2', '23', '22', '24', '7', '11', '16']","['5', '1', '13', '21', '18', '20', '8', '3', '19', '10']","['12', '15']","[None, '17']"
182,5 dispatched to IO0,dispatch_io,5,IO0,"['14', '2', '23', '22', '24', '7', '11', '16']","['1', '13', '21', '18', '20', '8', '3', '19', '10']","['12', '15']","['5', '17']"
184,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['14', '2', '23', '22', '24', '7', '11', '16', '12']","['1', '13', '21', '18', '20', '8', '3', '19', '10']","[None, '15']","['5', '17']"
184,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['2', '23', '22', '24', '7', '11', '16', '12']","['1', '13', '21', '18', '20', '8', '3', '19', '10']","['14', '15']","['5', '17']"
185,25 added to ready queue,enqueue,25,,"['2', '23', '22', '24', '7', '11', '16', '12', '25']","['1', '13', '21', '18', '20', '8', '3', '19', '10']","['14', '15']","['5', '17']"
185,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['2', '23', '22', '24', '7', '11', '16', '12', '25', '15']","['1', '13', '21', '18', '20', '8', '3', '19', '10']","['14', None]","['5', '17']"
185,5 finished I/O → ready queue,io_to_ready,5,IO0,"['2', '23', '22', '24', '7', '11', '16', '12', '25', '15', '5']","['1', '13', '21', '18', '20', '8', '3', '19', '10']","['14', None]","[None, '17']"
185,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['23', '22', '24', '7', '11', '16', '12', '25', '15', '5']","['1', '13', '21', '18', '20', '8', '3', '19', '10']","['14', '2']","[None, '17']"
185,1 dispatched to IO0,dispatch_io,1,IO0,"['23', '22', '24', '7', '11', '16', '12', '25', '15', '5']","['13', '21', '18', '20', '8', '3', '19', '10']","['14', '2']","['1', '17']"
186,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['23', '22', '24', '7', '11', '16', '12', '25', '15', '5']","['13', '21', '18', '20', '8', '3', '19', '10', '2']","['14', None]","['1', '17']"
186,17 finished I/O → ready queue,io_to_ready,17,IO1,"['23', '22', '24', '7', '11', '16', '12', '25', '15', '5', '17']","['13', '21', '18', '20', '8', '3', '19', '10', '2']","['14', None]","['1', None]"
186,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['22', '24', '7', '11', '16', '12', '25', '15', '5', '17']","['13', '21', '18', '20', '8', '3', '19', '10', '2']","['14', '23']","['1', None]"
186,13 dispatched to IO1,dispatch_io,13,IO1,"['22', '24', '7', '11', '16', '12', '25', '15', '5', '17']","['21', '18', '20', '8', '3', '19', '10', '2']","['14', '23']","['1', '13']"
187,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['22', '24', '7', '11', '16', '12', '25', '15', '5', '17', '23']","['21', '18', '20', '8', '3', '19', '10', '2']","['14', None]","['1', '13']"
187,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['24', '7', '11', '16', '12', '25', '15', '5', '17', '23']","['21', '18', '20', '8', '3', '19', '10', '2']","['14', '22']","['1', '13']"
189,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['24', '7', '11', '16', '12', '25', '15', '5', '17', '23', '14']","['21', '18', '20', '8', '3', '19', '10', '2']","[None, '22']","['1', '13']"
189,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['7', '11', '16', '12', '25', '15', '5', '17', '23', '14']","['21', '18', '20', '8', '3', '19', '10', '2']","['24', '22']","['1', '13']"
192,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['7', '11', '16', '12', '25', '15', '5', '17', '23', '14']","['21', '18', '20', '8', '3', '19', '10', '2', '22']","['24', None]","['1', '13']"
192,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['11', '16', '12', '25', '15', '5', '17', '23', '14']","['21', '18', '20', '8', '3', '19', '10', '2', '22']","['24', '7']","['1', '13']"
193,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['11', '16', '12', '25', '15', '5', '17', '23', '14']","['21', '18', '20', '8', '3', '19', '10', '2', '22', '7']","['24', None]","['1', '13']"
193,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['16', '12', '25', '15', '5', '17', '23', '14']","['21', '18', '20', '8', '3', '19', '10', '2', '22', '7']","['24', '11']","['1', '13']"
194,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['16', '12', '25', '15', '5', '17', '23', '14', '24']","['21', '18', '20', '8', '3', '19', '10', '2', '22', '7']","[None, '11']","['1', '13']"
194,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['12', '25', '15', '5', '17', '23', '14', '24']","['21', '18', '20', '8', '3', '19', '10', '2', '22', '7']","['16', '11']","['1', '13']"
195,13 finished I/O → ready queue,io_to_ready,13,IO1,"['12', '25', '15', '5', '17', '23', '14', '24', '13']","['21', '18', '20', '8', '3', '19', '10', '2', '22', '7']","['16', '11']","['1', None]"
195,21 dispatched to IO1,dispatch_io,21,IO1,"['12', '25', '15', '5', '17', '23', '14', '24', '13']","['18', '20', '8', '3', '19', '10', '2', '22', '7']","['16', '11']","['1', '21']"
197,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['12', '25', '15', '5', '17', '23', '14', '24', '13']","['18', '20', '8', '3', '19', '10', '2', '22', '7', '16']","[None, '11']","['1', '21']"
197,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['25', '15', '5', '17', '23', '14', '24', '13']","['18', '20', '8', '3', '19', '10', '2', '22', '7', '16']","['12', '11']","['1', '21']"
198,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['25', '15', '5', '17', '23', '14', '24', '13', '11']","['18', '20', '8', '3', '19', '10', '2', '22', '7', '16']","['12', None]","['1', '21']"
198,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['15', '5', '17', '23', '14', '24', '13', '11']","['18', '20', '8', '3', '19', '10', '2', '22', '7', '16']","['12', '25']","['1', '21']"
201,1 finished I/O → ready queue,io_to_ready,1,IO0,"['15', '5', '17', '23', '14', '24', '13', '11', '1']","['18', '20', '8', '3', '19', '10', '2', '22', '7', '16']","['12', '25']","[None, '21']"
201,18 dispatched to IO0,dispatch_io,18,IO0,"['15', '5', '17', '23', '14', '24', '13', '11', '1']","['20', '8', '3', '19', '10', '2', '22', '7', '16']","['12', '25']","['18', '21']"
202,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['15', '5', '17', '23', '14', '24', '13', '11', '1', '12']","['20', '8', '3', '19', '10', '2', '22', '7', '16']","[None, '25']","['18', '21']"
202,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['5', '17', '23', '14', '24', '13', '11', '1', '12']","['20', '8', '3', '19', '10', '2', '22', '7', '16']","['15', '25']","['18', '21']"
203,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['5', '17', '23', '14', '24', '13', '11', '1', '12', '25']","['20', '8', '3', '19', '10', '2', '22', '7', '16']","['15', None]","['18', '21']"
203,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['17', '23', '14', '24', '13', '11', '1', '12', '25']","['20', '8', '3', '19', '10', '2', '22', '7', '16']","['15', '5']","['18', '21']"
204,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['17', '23', '14', '24', '13', '11', '1', '12', '25', '15']","['20', '8', '3', '19', '10', '2', '22', '7', '16']","[None, '5']","['18', '21']"
204,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['23', '14', '24', '13', '11', '1', '12', '25', '15']","['20', '8', '3', '19', '10', '2', '22', '7', '16']","['17', '5']","['18', '21']"
205,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['23', '14', '24', '13', '11', '1', '12', '25', '15']","['20', '8', '3', '19', '10', '2', '22', '7', '16', '5']","['17', None]","['18', '21']"
205,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['14', '24', '13', '11', '1', '12', '25', '15']","['20', '8', '3', '19', '10', '2', '22', '7', '16', '5']","['17', '23']","['18', '21']"
207,21 finished I/O → ready queue,io_to_ready,21,IO1,"['14', '24', '13', '11', '1', '12', '25', '15', '21']","['20', '8', '3', '19', '10', '2', '22', '7', '16', '5']","['17', '23']","['18', None]"
207,20 dispatched to IO1,dispatch_io,20,IO1,"['14', '24', '13', '11', '1', '12', '25', '15', '21']","['8', '3', '19', '10', '2', '22', '7', '16', '5']","['17', '23']","['18', '20']"
209,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['14', '24', '13', '11', '1', '12', '25', '15', '21', '17']","['8', '3', '19', '10', '2', '22', '7', '16', '5']","[None, '23']","['18', '20']"
209,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['24', '13', '11', '1', '12', '25', '15', '21', '17']","['8', '3', '19', '10', '2', '22', '7', '16', '5']","['14', '23']","['18', '20']"
210,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['24', '13', '11', '1', '12', '25', '15', '21', '17', '14']","['8', '3', '19', '10', '2', '22', '7', '16', '5']","[None, '23']","['18', '20']"
210,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['24', '13', '11', '1', '12', '25', '15', '21', '17', '14', '23']","['8', '3', '19', '10', '2', '22', '7', '16', '5']","[None, None]","['18', '20']"
210,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['13', '11', '1', '12', '25', '15', '21', '17', '14', '23']","['8', '3', '19', '10', '2', '22', '7', '16', '5']","['24', None]","['18', '20']"
210,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['11', '1', '12', '25', '15', '21', '17', '14', '23']","['8', '3', '19', '10', '2', '22', '7', '16', '5']","['24', '13']","['18', '20']"
211,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['11', '1', '12', '25', '15', '21', '17', '14', '23']","['8', '3', '19', '10', '2', '22', '7', '16', '5', '24']","[None, '13']","['18', '20']"
211,20 finished I/O → ready queue,io_to_ready,20,IO1,"['11', '1', '12', '25', '15', '21', '17', '14', '23', '20']","['8', '3', '19', '10', '2', '22', '7', '16', '5', '24']","[None, '13']","['18', None]"
211,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['1', '12', '25', '15', '21', '17', '14', '23', '20']","['8', '3', '19', '10', '2', '22', '7', '16', '5', '24']","['11', '13']","['18', None]"
211,8 dispatched to IO1,dispatch_io,8,IO1,"['1', '12', '25', '15', '21', '17', '14', '23', '20']","['3', '19', '10', '2', '22', '7', '16', '5', '24']","['11', '13']","['18', '8']"
212,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['1', '12', '25', '15', '21', '17', '14', '23', '20']","['3', '19', '10', '2', '22', '7', '16', '5', '24', '11']","[None, '13']","['18', '8']"
212,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['1', '12', '25', '15', '21', '17', '14', '23', '20', '13']","['3', '19', '10', '2', '22', '7', '16', '5', '24', '11']","[None, None]","['18', '8']"
212,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['12', '25', '15', '21', '17', '14', '23', '20', '13']","['3', '19', '10', '2', '22', '7', '16', '5', '24', '11']","['1', None]","['18', '8']"
212,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['25', '15', '21', '17', '14', '23', '20', '13']","['3', '19', '10', '2', '22', '7', '16', '5', '24', '11']","['1', '12']","['18', '8']"
215,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['25', '15', '21', '17', '14', '23', '20', '13']","['3', '19', '10', '2', '22', '7', '16', '5', '24', '11', '12']","['1', None]","['18', '8']"
215,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['15', '21', '17', '14', '23', '20', '13']","['3', '19', '10', '2', '22', '7', '16', '5', '24', '11', '12']","['1', '25']","['18', '8']"
217,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['15', '21', '17', '14', '23', '20', '13', '1']","['3', '19', '10', '2', '22', '7', '16', '5', '24', '11', '12']","[None, '25']","['18', '8']"
217,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['21', '17', '14', '23', '20', '13', '1']","['3', '19', '10', '2', '22', '7', '16', '5', '24', '11', '12']","['15', '25']","['18', '8']"
219,18 finished I/O → ready queue,io_to_ready,18,IO0,"['21', '17', '14', '23', '20', '13', '1', '18']","['3', '19', '10', '2', '22', '7', '16', '5', '24', '11', '12']","['15', '25']","[None, '8']"
219,3 dispatched to IO0,dispatch_io,3,IO0,"['21', '17', '14', '23', '20', '13', '1', '18']","['19', '10', '2', '22', '7', '16', '5', '24', '11', '12']","['15', '25']","['3', '8']"
220,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['21', '17', '14', '23', '20', '13', '1', '18', '25']","['19', '10', '2', '22', '7', '16', '5', '24', '11', '12']","['15', None]","['3', '8']"
220,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['17', '14', '23', '20', '13', '1', '18', '25']","['19', '10', '2', '22', '7', '16', '5', '24', '11', '12']","['15', '21']","['3', '8']"
222,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['17', '14', '23', '20', '13', '1', '18', '25', '15']","['19', '10', '2', '22', '7', '16', '5', '24', '11', '12']","[None, '21']","['3', '8']"
222,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '23', '20', '13', '1', '18', '25', '15']","['19', '10', '2', '22', '7', '16', '5', '24', '11', '12']","['17', '21']","['3', '8']"
224,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['14', '23', '20', '13', '1', '18', '25', '15', '17']","['19', '10', '2', '22', '7', '16', '5', '24', '11', '12']","[None, '21']","['3', '8']"
224,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['23', '20', '13', '1', '18', '25', '15', '17']","['19', '10', '2', '22', '7', '16', '5', '24', '11', '12']","['14', '21']","['3', '8']"
225,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['23', '20', '13', '1', '18', '25', '15', '17', '21']","['19', '10', '2', '22', '7', '16', '5', '24', '11', '12']","['14', None]","['3', '8']"
225,8 finished I/O → ready queue,io_to_ready,8,IO1,"['23', '20', '13', '1', '18', '25', '15', '17', '21', '8']","['19', '10', '2', '22', '7', '16', '5', '24', '11', '12']","['14', None]","['3', None]"
225,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['20', '13', '1', '18', '25', '15', '17', '21', '8']","['19', '10', '2', '22', '7', '16', '5', '24', '11', '12']","['14', '23']","['3', None]"
225,19 dispatched to IO1,dispatch_io,19,IO1,"['20', '13', '1', '18', '25', '15', '17', '21', '8']","['10', '2', '22', '7', '16', '5', '24', '11', '12']","['14', '23']","['3', '19']"
226,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['20', '13', '1', '18', '25', '15', '17', '21', '8']","['10', '2', '22', '7', '16', '5', '24', '11', '12', '23']","['14', None]","['3', '19']"
226,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['13', '1', '18', '25', '15', '17', '21', '8']","['10', '2', '22', '7', '16', '5', '24', '11', '12', '23']","['14', '20']","['3', '19']"
229,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['13', '1', '18', '25', '15', '17', '21', '8', '14']","['10', '2', '22', '7', '16', '5', '24', '11', '12', '23']","[None, '20']","['3', '19']"
229,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['1', '18', '25', '15', '17', '21', '8', '14']","['10', '2', '22', '7', '16', '5', '24', '11', '12', '23']","['13', '20']","['3', '19']"
230,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['1', '18', '25', '15', '17', '21', '8', '14', '20']","['10', '2', '22', '7', '16', '5', '24', '11', '12', '23']","['13', None]","['3', '19']"
230,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['18', '25', '15', '17', '21', '8', '14', '20']","['10', '2', '22', '7', '16', '5', '24', '11', '12', '23']","['13', '1']","['3', '19']"
234,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['18', '25', '15', '17', '21', '8', '14', '20', '13']","['10', '2', '22', '7', '16', '5', '24', '11', '12', '23']","[None, '1']","['3', '19']"
234,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['25', '15', '17', '21', '8', '14', '20', '13']","['10', '2', '22', '7', '16', '5', '24', '11', '12', '23']","['18', '1']","['3', '19']"
235,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['25', '15', '17', '21', '8', '14', '20', '13', '1']","['10', '2', '22', '7', '16', '5', '24', '11', '12', '23']","['18', None]","['3', '19']"
235,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['15', '17', '21', '8', '14', '20', '13', '1']","['10', '2', '22', '7', '16', '5', '24', '11', '12', '23']","['18', '25']","['3', '19']"
238,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['15', '17', '21', '8', '14', '20', '13', '1']","['10', '2', '22', '7', '16', '5', '24', '11', '12', '23', '25']","['18', None]","['3', '19']"
238,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['17', '21', '8', '14', '20', '13', '1']","['10', '2', '22', '7', '16', '5', '24', '11', '12', '23', '25']","['18', '15']","['3', '19']"
239,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['17', '21', '8', '14', '20', '13', '1', '18']","['10', '2', '22', '7', '16', '5', '24', '11', '12', '23', '25']","[None, '15']","['3', '19']"
239,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['21', '8', '14', '20', '13', '1', '18']","['10', '2', '22', '7', '16', '5', '24', '11', '12', '23', '25']","['17', '15']","['3', '19']"
240,3 finished I/O → ready queue,io_to_ready,3,IO0,"['21', '8', '14', '20', '13', '1', '18', '3']","['10', '2', '22', '7', '16', '5', '24', '11', '12', '23', '25']","['17', '15']","[None, '19']"
240,10 dispatched to IO0,dispatch_io,10,IO0,"['21', '8', '14', '20', '13', '1', '18', '3']","['2', '22', '7', '16', '5', '24', '11', '12', '23', '25']","['17', '15']","['10', '19']"
242,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['21', '8', '14', '20', '13', '1', '18', '3']","['2', '22', '7', '16', '5', '24', '11', '12', '23', '25', '15']","['17', None]","['10', '19']"
242,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['8', '14', '20', '13', '1', '18', '3']","['2', '22', '7', '16', '5', '24', '11', '12', '23', '25', '15']","['17', '21']","['10', '19']"
244,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['8', '14', '20', '13', '1', '18', '3', '17']","['2', '22', '7', '16', '5', '24', '11', '12', '23', '25', '15']","[None, '21']","['10', '19']"
244,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['14', '20', '13', '1', '18', '3', '17']","['2', '22', '7', '16', '5', '24', '11', '12', '23', '25', '15']","['8', '21']","['10', '19']"
245,19 finished I/O → ready queue,io_to_ready,19,IO1,"['14', '20', '13', '1', '18', '3', '17', '19']","['2', '22', '7', '16', '5', '24', '11', '12', '23', '25', '15']","['8', '21']","['10', None]"
245,2 dispatched to IO1,dispatch_io,2,IO1,"['14', '20', '13', '1', '18', '3', '17', '19']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15']","['8', '21']","['10', '2']"
246,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['14', '20', '13', '1', '18', '3', '17', '19', '21']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15']","['8', None]","['10', '2']"
246,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['20', '13', '1', '18', '3', '17', '19', '21']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15']","['8', '14']","['10', '2']"
247,14 finished all bursts,finished,14,CPU1,"['20', '13', '1', '18', '3', '17', '19', '21']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15']","['8', None]","['10', '2']"
247,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['13', '1', '18', '3', '17', '19', '21']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15']","['8', '20']","['10', '2']"
248,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['13', '1', '18', '3', '17', '19', '21']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15', '8']","[None, '20']","['10', '2']"
248,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['1', '18', '3', '17', '19', '21']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15', '8']","['13', '20']","['10', '2']"
249,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['1', '18', '3', '17', '19', '21']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20']","['13', None]","['10', '2']"
249,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['18', '3', '17', '19', '21']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20']","['13', '1']","['10', '2']"
252,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['18', '3', '17', '19', '21']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1']","['13', None]","['10', '2']"
252,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['3', '17', '19', '21']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1']","['13', '18']","['10', '2']"
253,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['3', '17', '19', '21', '13']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1']","[None, '18']","['10', '2']"
253,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['17', '19', '21', '13']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1']","['3', '18']","['10', '2']"
257,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['17', '19', '21', '13', '18']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1']","['3', None]","['10', '2']"
257,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['19', '21', '13', '18']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1']","['3', '17']","['10', '2']"
258,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['19', '21', '13', '18', '3']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1']","[None, '17']","['10', '2']"
258,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['21', '13', '18', '3']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1']","['19', '17']","['10', '2']"
259,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['21', '13', '18', '3']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17']","['19', None]","['10', '2']"
259,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['13', '18', '3']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17']","['19', '21']","['10', '2']"
261,10 finished I/O → ready queue,io_to_ready,10,IO0,"['13', '18', '3', '10']","['22', '7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17']","['19', '21']","[None, '2']"
261,22 dispatched to IO0,dispatch_io,22,IO0,"['13', '18', '3', '10']","['7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17']","['19', '21']","['22', '2']"
262,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['13', '18', '3', '10']","['7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19']","[None, '21']","['22', '2']"
262,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['18', '3', '10']","['7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19']","['13', '21']","['22', '2']"
264,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['18', '3', '10', '21']","['7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19']","['13', None]","['22', '2']"
264,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['3', '10', '21']","['7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19']","['13', '18']","['22', '2']"
266,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['3', '10', '21']","['7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18']","['13', None]","['22', '2']"
266,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['10', '21']","['7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18']","['13', '3']","['22', '2']"
267,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['10', '21', '13']","['7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18']","[None, '3']","['22', '2']"
267,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['21', '13']","['7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18']","['10', '3']","['22', '2']"
268,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['21', '13']","['7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3']","['10', None]","['22', '2']"
268,2 finished I/O → ready queue,io_to_ready,2,IO1,"['21', '13', '2']","['7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3']","['10', None]","['22', None]"
268,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['13', '2']","['7', '16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3']","['10', '21']","['22', None]"
268,7 dispatched to IO1,dispatch_io,7,IO1,"['13', '2']","['16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3']","['10', '21']","['22', '7']"
272,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['13', '2', '10']","['16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3']","[None, '21']","['22', '7']"
272,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['2', '10']","['16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3']","['13', '21']","['22', '7']"
273,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['2', '10', '21']","['16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3']","['13', None]","['22', '7']"
273,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['10', '21']","['16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3']","['13', '2']","['22', '7']"
274,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['10', '21', '13']","['16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3']","[None, '2']","['22', '7']"
274,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['21', '13']","['16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3']","['10', '2']","['22', '7']"
276,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['21', '13']","['16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2']","['10', None]","['22', '7']"
276,22 finished I/O → ready queue,io_to_ready,22,IO0,"['21', '13', '22']","['16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2']","['10', None]","[None, '7']"
276,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['13', '22']","['16', '5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2']","['10', '21']","[None, '7']"
276,16 dispatched to IO0,dispatch_io,16,IO0,"['13', '22']","['5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2']","['10', '21']","['16', '7']"
277,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['13', '22']","['5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10']","[None, '21']","['16', '7']"
277,7 finished I/O → ready queue,io_to_ready,7,IO1,"['13', '22', '7']","['5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10']","[None, '21']","['16', None]"
277,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['22', '7']","['5', '24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10']","['13', '21']","['16', None]"
277,5 dispatched to IO1,dispatch_io,5,IO1,"['22', '7']","['24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10']","['13', '21']","['16', '5']"
279,13 finished all bursts,finished,13,CPU0,"['22', '7']","['24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10']","[None, '21']","['16', '5']"
279,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['7'],"['24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10']","['22', '21']","['16', '5']"
280,21 finished CPU → wait queue,cpu_to_io,21,CPU1,['7'],"['24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21']","['22', None]","['16', '5']"
280,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21']","['22', '7']","['16', '5']"
281,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21']","[None, '7']","['16', '5']"
281,5 finished I/O → ready queue,io_to_ready,5,IO1,"['22', '5']","['24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21']","[None, '7']","['16', None]"
281,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['5'],"['24', '11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21']","['22', '7']","['16', None]"
281,24 dispatched to IO1,dispatch_io,24,IO1,['5'],"['11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21']","['22', '7']","['16', '24']"
282,22 finished CPU → wait queue,cpu_to_io,22,CPU0,['5'],"['11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22']","[None, '7']","['16', '24']"
282,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22']","['5', '7']","['16', '24']"
283,5 finished all bursts,finished,5,CPU0,[],"['11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22']","[None, '7']","['16', '24']"
285,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22']","[None, None]","['16', '24']"
285,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22']","['7', None]","['16', '24']"
286,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22']","[None, None]","['16', '24']"
286,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22']","['7', None]","['16', '24']"
290,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22']","['7', None]","[None, '24']"
290,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['11', '12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22']","['7', '16']","[None, '24']"
290,11 dispatched to IO0,dispatch_io,11,IO0,[],"['12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22']","['7', '16']","['11', '24']"
291,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7']","[None, '16']","['11', '24']"
292,16 finished CPU → wait queue,cpu_to_io,16,CPU1,[],"['12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","[None, None]","['11', '24']"
296,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],"['12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","[None, None]","['11', None]"
296,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['12', '23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","['24', None]","['11', None]"
296,12 dispatched to IO1,dispatch_io,12,IO1,[],"['23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","['24', None]","['11', '12']"
299,24 finished all bursts,finished,24,CPU0,[],"['23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","[None, None]","['11', '12']"
301,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","[None, None]","[None, '12']"
301,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['23', '25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","['11', None]","[None, '12']"
301,23 dispatched to IO0,dispatch_io,23,IO0,[],"['25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","['11', None]","['23', '12']"
306,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","[None, None]","['23', '12']"
306,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","['11', None]","['23', '12']"
307,11 finished all bursts,finished,11,CPU0,[],"['25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","[None, None]","['23', '12']"
314,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","[None, None]","['23', None]"
314,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['25', '15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","['12', None]","['23', None]"
314,25 dispatched to IO1,dispatch_io,25,IO1,[],"['15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","['12', None]","['23', '25']"
319,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","[None, None]","['23', '25']"
319,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","['12', None]","['23', '25']"
320,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","['12', None]","[None, '25']"
320,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['15', '8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","['12', '23']","[None, '25']"
320,15 dispatched to IO0,dispatch_io,15,IO0,[],"['8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16']","['12', '23']","['15', '25']"
321,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12']","[None, '23']","['15', '25']"
322,23 finished CPU → wait queue,cpu_to_io,23,CPU1,[],"['8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","[None, None]","['15', '25']"
326,25 finished I/O → ready queue,io_to_ready,25,IO1,['25'],"['8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","[None, None]","['15', None]"
326,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['8', '20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","['25', None]","['15', None]"
326,8 dispatched to IO1,dispatch_io,8,IO1,[],"['20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","['25', None]","['15', '8']"
329,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","['25', None]","[None, '8']"
329,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['20', '1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","['25', '15']","[None, '8']"
329,20 dispatched to IO0,dispatch_io,20,IO0,[],"['1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","['25', '15']","['20', '8']"
331,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","[None, '15']","['20', '8']"
331,15 finished all bursts,finished,15,CPU1,['25'],"['1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","[None, None]","['20', '8']"
331,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","['25', None]","['20', '8']"
332,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","[None, None]","['20', '8']"
332,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","['25', None]","['20', '8']"
334,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","['25', None]","[None, '8']"
334,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['1', '17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","['25', '20']","[None, '8']"
334,1 dispatched to IO0,dispatch_io,1,IO0,[],"['17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","['25', '20']","['1', '8']"
335,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","[None, '20']","['1', '8']"
335,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","['25', '20']","['1', '8']"
337,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,['20'],"['17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","['25', None]","['1', '8']"
337,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","['25', '20']","['1', '8']"
338,8 finished I/O → ready queue,io_to_ready,8,IO1,['8'],"['17', '19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","['25', '20']","['1', None]"
338,17 dispatched to IO1,dispatch_io,17,IO1,['8'],"['19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23']","['25', '20']","['1', '17']"
340,25 finished CPU → wait queue,cpu_to_io,25,CPU0,['8'],"['19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","[None, '20']","['1', '17']"
340,20 finished all bursts,finished,20,CPU1,['8'],"['19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","[None, None]","['1', '17']"
340,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","['8', None]","['1', '17']"
344,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,['8'],"['19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","[None, None]","['1', '17']"
344,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","['8', None]","['1', '17']"
348,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,['8'],"['19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","[None, None]","['1', '17']"
348,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","['8', None]","['1', '17']"
350,17 finished I/O → ready queue,io_to_ready,17,IO1,['17'],"['19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","['8', None]","['1', None]"
350,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['19', '18', '3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","['8', '17']","['1', None]"
350,19 dispatched to IO1,dispatch_io,19,IO1,[],"['18', '3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","['8', '17']","['1', '19']"
352,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],"['18', '3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","['8', '17']","[None, '19']"
352,18 dispatched to IO0,dispatch_io,18,IO0,['1'],"['3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","['8', '17']","['18', '19']"
353,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '8']","['3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","[None, '17']","['18', '19']"
353,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['8'],"['3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","['1', '17']","['18', '19']"
355,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['8', '17']","['3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","['1', None]","['18', '19']"
355,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['17'],"['3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","['1', '8']","['18', '19']"
356,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['17', '8']","['3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","['1', None]","['18', '19']"
356,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['8'],"['3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","['1', '17']","['18', '19']"
357,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['8', '1']","['3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","[None, '17']","['18', '19']"
357,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['1'],"['3', '2', '10', '21', '22', '7', '16', '12', '23', '25']","['8', '17']","['18', '19']"
358,17 finished CPU → wait queue,cpu_to_io,17,CPU1,['1'],"['3', '2', '10', '21', '22', '7', '16', '12', '23', '25', '17']","['8', None]","['18', '19']"
358,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['3', '2', '10', '21', '22', '7', '16', '12', '23', '25', '17']","['8', '1']","['18', '19']"
360,19 finished I/O → ready queue,io_to_ready,19,IO1,['19'],"['3', '2', '10', '21', '22', '7', '16', '12', '23', '25', '17']","['8', '1']","['18', None]"
360,3 dispatched to IO1,dispatch_io,3,IO1,['19'],"['2', '10', '21', '22', '7', '16', '12', '23', '25', '17']","['8', '1']","['18', '3']"
362,8 finished all bursts,finished,8,CPU0,['19'],"['2', '10', '21', '22', '7', '16', '12', '23', '25', '17']","[None, '1']","['18', '3']"
362,18 finished I/O → ready queue,io_to_ready,18,IO0,"['19', '18']","['2', '10', '21', '22', '7', '16', '12', '23', '25', '17']","[None, '1']","[None, '3']"
362,19 dispatched to CPU0,dispatch_cpu,19,CPU0,['18'],"['2', '10', '21', '22', '7', '16', '12', '23', '25', '17']","['19', '1']","[None, '3']"
362,2 dispatched to IO0,dispatch_io,2,IO0,['18'],"['10', '21', '22', '7', '16', '12', '23', '25', '17']","['19', '1']","['2', '3']"
363,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['18', '1']","['10', '21', '22', '7', '16', '12', '23', '25', '17']","['19', None]","['2', '3']"
363,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['1'],"['10', '21', '22', '7', '16', '12', '23', '25', '17']","['19', '18']","['2', '3']"
366,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['1', '19']","['10', '21', '22', '7', '16', '12', '23', '25', '17']","[None, '18']","['2', '3']"
366,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['19'],"['10', '21', '22', '7', '16', '12', '23', '25', '17']","['1', '18']","['2', '3']"
368,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['19', '18']","['10', '21', '22', '7', '16', '12', '23', '25', '17']","['1', None]","['2', '3']"
368,19 dispatched to CPU1,dispatch_cpu,19,CPU1,['18'],"['10', '21', '22', '7', '16', '12', '23', '25', '17']","['1', '19']","['2', '3']"
371,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['18', '1']","['10', '21', '22', '7', '16', '12', '23', '25', '17']","[None, '19']","['2', '3']"
371,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['1'],"['10', '21', '22', '7', '16', '12', '23', '25', '17']","['18', '19']","['2', '3']"
372,19 finished CPU → wait queue,cpu_to_io,19,CPU1,['1'],"['10', '21', '22', '7', '16', '12', '23', '25', '17', '19']","['18', None]","['2', '3']"
372,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['10', '21', '22', '7', '16', '12', '23', '25', '17', '19']","['18', '1']","['2', '3']"
373,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['10', '21', '22', '7', '16', '12', '23', '25', '17', '19']","[None, '1']","['2', '3']"
373,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['18', '1']","['10', '21', '22', '7', '16', '12', '23', '25', '17', '19']","[None, None]","['2', '3']"
373,3 finished I/O → ready queue,io_to_ready,3,IO1,"['18', '1', '3']","['10', '21', '22', '7', '16', '12', '23', '25', '17', '19']","[None, None]","['2', None]"
373,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['1', '3']","['10', '21', '22', '7', '16', '12', '23', '25', '17', '19']","['18', None]","['2', None]"
373,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['3'],"['10', '21', '22', '7', '16', '12', '23', '25', '17', '19']","['18', '1']","['2', None]"
373,10 dispatched to IO1,dispatch_io,10,IO1,['3'],"['21', '22', '7', '16', '12', '23', '25', '17', '19']","['18', '1']","['2', '10']"
377,2 finished I/O → ready queue,io_to_ready,2,IO0,"['3', '2']","['21', '22', '7', '16', '12', '23', '25', '17', '19']","['18', '1']","[None, '10']"
377,21 dispatched to IO0,dispatch_io,21,IO0,"['3', '2']","['22', '7', '16', '12', '23', '25', '17', '19']","['18', '1']","['21', '10']"
378,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['3', '2', '18']","['22', '7', '16', '12', '23', '25', '17', '19']","[None, '1']","['21', '10']"
378,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['3', '2', '18', '1']","['22', '7', '16', '12', '23', '25', '17', '19']","[None, None]","['21', '10']"
378,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['2', '18', '1']","['22', '7', '16', '12', '23', '25', '17', '19']","['3', None]","['21', '10']"
378,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['18', '1']","['22', '7', '16', '12', '23', '25', '17', '19']","['3', '2']","['21', '10']"
382,2 finished all bursts,finished,2,CPU1,"['18', '1']","['22', '7', '16', '12', '23', '25', '17', '19']","['3', None]","['21', '10']"
382,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['1'],"['22', '7', '16', '12', '23', '25', '17', '19']","['3', '18']","['21', '10']"
383,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '3']","['22', '7', '16', '12', '23', '25', '17', '19']","[None, '18']","['21', '10']"
383,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['3'],"['22', '7', '16', '12', '23', '25', '17', '19']","['1', '18']","['21', '10']"
387,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['3', '18']","['22', '7', '16', '12', '23', '25', '17', '19']","['1', None]","['21', '10']"
387,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['18'],"['22', '7', '16', '12', '23', '25', '17', '19']","['1', '3']","['21', '10']"
388,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['18', '1']","['22', '7', '16', '12', '23', '25', '17', '19']","[None, '3']","['21', '10']"
388,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['18', '1', '3']","['22', '7', '16', '12', '23', '25', '17', '19']","[None, None]","['21', '10']"
388,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['1', '3']","['22', '7', '16', '12', '23', '25', '17', '19']","['18', None]","['21', '10']"
388,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['3'],"['22', '7', '16', '12', '23', '25', '17', '19']","['18', '1']","['21', '10']"
390,21 finished I/O → ready queue,io_to_ready,21,IO0,"['3', '21']","['22', '7', '16', '12', '23', '25', '17', '19']","['18', '1']","[None, '10']"
390,22 dispatched to IO0,dispatch_io,22,IO0,"['3', '21']","['7', '16', '12', '23', '25', '17', '19']","['18', '1']","['22', '10']"
392,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['3', '21', '1']","['7', '16', '12', '23', '25', '17', '19']","['18', None]","['22', '10']"
392,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['21', '1']","['7', '16', '12', '23', '25', '17', '19']","['18', '3']","['22', '10']"
393,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['21', '1', '18']","['7', '16', '12', '23', '25', '17', '19']","[None, '3']","['22', '10']"
393,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['1', '18']","['7', '16', '12', '23', '25', '17', '19']","['21', '3']","['22', '10']"
394,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['1', '18']","['7', '16', '12', '23', '25', '17', '19', '3']","['21', None]","['22', '10']"
394,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['18'],"['7', '16', '12', '23', '25', '17', '19', '3']","['21', '1']","['22', '10']"
396,21 finished CPU → wait queue,cpu_to_io,21,CPU0,['18'],"['7', '16', '12', '23', '25', '17', '19', '3', '21']","[None, '1']","['22', '10']"
396,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['7', '16', '12', '23', '25', '17', '19', '3', '21']","['18', '1']","['22', '10']"
398,10 finished I/O → ready queue,io_to_ready,10,IO1,['10'],"['7', '16', '12', '23', '25', '17', '19', '3', '21']","['18', '1']","['22', None]"
398,7 dispatched to IO1,dispatch_io,7,IO1,['10'],"['16', '12', '23', '25', '17', '19', '3', '21']","['18', '1']","['22', '7']"
399,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['10', '1']","['16', '12', '23', '25', '17', '19', '3', '21']","['18', None]","['22', '7']"
399,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['1'],"['16', '12', '23', '25', '17', '19', '3', '21']","['18', '10']","['22', '7']"
400,18 finished CPU → wait queue,cpu_to_io,18,CPU0,['1'],"['16', '12', '23', '25', '17', '19', '3', '21', '18']","[None, '10']","['22', '7']"
400,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['16', '12', '23', '25', '17', '19', '3', '21', '18']","['1', '10']","['22', '7']"
404,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,['10'],"['16', '12', '23', '25', '17', '19', '3', '21', '18']","['1', None]","['22', '7']"
404,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['16', '12', '23', '25', '17', '19', '3', '21', '18']","['1', '10']","['22', '7']"
405,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],"['16', '12', '23', '25', '17', '19', '3', '21', '18']","[None, '10']","['22', '7']"
405,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['16', '12', '23', '25', '17', '19', '3', '21', '18']","['1', '10']","['22', '7']"
408,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['16', '12', '23', '25', '17', '19', '3', '21', '18']","['1', '10']","[None, '7']"
408,16 dispatched to IO0,dispatch_io,16,IO0,['22'],"['12', '23', '25', '17', '19', '3', '21', '18']","['1', '10']","['16', '7']"
409,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['22', '10']","['12', '23', '25', '17', '19', '3', '21', '18']","['1', None]","['16', '7']"
409,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['10'],"['12', '23', '25', '17', '19', '3', '21', '18']","['1', '22']","['16', '7']"
410,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['10', '1']","['12', '23', '25', '17', '19', '3', '21', '18']","[None, '22']","['16', '7']"
410,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['1'],"['12', '23', '25', '17', '19', '3', '21', '18']","['10', '22']","['16', '7']"
411,10 finished CPU → wait queue,cpu_to_io,10,CPU0,['1'],"['12', '23', '25', '17', '19', '3', '21', '18', '10']","[None, '22']","['16', '7']"
411,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['12', '23', '25', '17', '19', '3', '21', '18', '10']","['1', '22']","['16', '7']"
413,7 finished I/O → ready queue,io_to_ready,7,IO1,['7'],"['12', '23', '25', '17', '19', '3', '21', '18', '10']","['1', '22']","['16', None]"
413,12 dispatched to IO1,dispatch_io,12,IO1,['7'],"['23', '25', '17', '19', '3', '21', '18', '10']","['1', '22']","['16', '12']"
414,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['7', '22']","['23', '25', '17', '19', '3', '21', '18', '10']","['1', None]","['16', '12']"
414,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['22'],"['23', '25', '17', '19', '3', '21', '18', '10']","['1', '7']","['16', '12']"
416,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['22', '1']","['23', '25', '17', '19', '3', '21', '18', '10']","[None, '7']","['16', '12']"
416,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['22', '1']","['23', '25', '17', '19', '3', '21', '18', '10', '7']","[None, None]","['16', '12']"
416,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['1'],"['23', '25', '17', '19', '3', '21', '18', '10', '7']","['22', None]","['16', '12']"
416,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['23', '25', '17', '19', '3', '21', '18', '10', '7']","['22', '1']","['16', '12']"
418,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,['1'],"['23', '25', '17', '19', '3', '21', '18', '10', '7']","['22', None]","['16', '12']"
418,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['23', '25', '17', '19', '3', '21', '18', '10', '7']","['22', '1']","['16', '12']"
420,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['23', '25', '17', '19', '3', '21', '18', '10', '7']","[None, '1']","['16', '12']"
420,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '25', '17', '19', '3', '21', '18', '10', '7']","['22', '1']","['16', '12']"
423,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['23', '25', '17', '19', '3', '21', '18', '10', '7']","['22', None]","['16', '12']"
423,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['23', '25', '17', '19', '3', '21', '18', '10', '7']","['22', '1']","['16', '12']"
424,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['23', '25', '17', '19', '3', '21', '18', '10', '7']","[None, '1']","['16', '12']"
424,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '25', '17', '19', '3', '21', '18', '10', '7']","['22', '1']","['16', '12']"
428,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['23', '25', '17', '19', '3', '21', '18', '10', '7']","[None, '1']","['16', '12']"
428,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['22', '1']","['23', '25', '17', '19', '3', '21', '18', '10', '7']","[None, None]","['16', '12']"
428,16 finished I/O → ready queue,io_to_ready,16,IO0,"['22', '1', '16']","['23', '25', '17', '19', '3', '21', '18', '10', '7']","[None, None]","[None, '12']"
428,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['1', '16']","['23', '25', '17', '19', '3', '21', '18', '10', '7']","['22', None]","[None, '12']"
428,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['16'],"['23', '25', '17', '19', '3', '21', '18', '10', '7']","['22', '1']","[None, '12']"
428,23 dispatched to IO0,dispatch_io,23,IO0,['16'],"['25', '17', '19', '3', '21', '18', '10', '7']","['22', '1']","['23', '12']"
429,1 finished all bursts,finished,1,CPU1,['16'],"['25', '17', '19', '3', '21', '18', '10', '7']","['22', None]","['23', '12']"
429,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['25', '17', '19', '3', '21', '18', '10', '7']","['22', '16']","['23', '12']"
432,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['25', '17', '19', '3', '21', '18', '10', '7', '22']","[None, '16']","['23', '12']"
434,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,['16'],"['25', '17', '19', '3', '21', '18', '10', '7', '22']","[None, None]","['23', '12']"
434,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['25', '17', '19', '3', '21', '18', '10', '7', '22']","['16', None]","['23', '12']"
436,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['25', '17', '19', '3', '21', '18', '10', '7', '22']","['16', None]","['23', None]"
436,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['25', '17', '19', '3', '21', '18', '10', '7', '22']","['16', '12']","['23', None]"
436,25 dispatched to IO1,dispatch_io,25,IO1,[],"['17', '19', '3', '21', '18', '10', '7', '22']","['16', '12']","['23', '25']"
438,12 finished all bursts,finished,12,CPU1,[],"['17', '19', '3', '21', '18', '10', '7', '22']","['16', None]","['23', '25']"
438,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['17', '19', '3', '21', '18', '10', '7', '22']","['16', None]","[None, '25']"
438,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['17', '19', '3', '21', '18', '10', '7', '22']","['16', '23']","[None, '25']"
438,17 dispatched to IO0,dispatch_io,17,IO0,[],"['19', '3', '21', '18', '10', '7', '22']","['16', '23']","['17', '25']"
439,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['19', '3', '21', '18', '10', '7', '22']","[None, '23']","['17', '25']"
439,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['19', '3', '21', '18', '10', '7', '22']","['16', '23']","['17', '25']"
442,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],"['19', '3', '21', '18', '10', '7', '22']","[None, '23']","['17', '25']"
442,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['19', '3', '21', '18', '10', '7', '22']","['16', '23']","['17', '25']"
443,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,['23'],"['19', '3', '21', '18', '10', '7', '22']","['16', None]","['17', '25']"
443,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['19', '3', '21', '18', '10', '7', '22']","['16', '23']","['17', '25']"
446,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['19', '3', '21', '18', '10', '7', '22', '16']","[None, '23']","['17', '25']"
448,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['19', '3', '21', '18', '10', '7', '22', '16']","[None, None]","['17', '25']"
448,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['19', '3', '21', '18', '10', '7', '22', '16']","['23', None]","['17', '25']"
450,25 finished I/O → ready queue,io_to_ready,25,IO1,['25'],"['19', '3', '21', '18', '10', '7', '22', '16']","['23', None]","['17', None]"
450,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['19', '3', '21', '18', '10', '7', '22', '16']","['23', '25']","['17', None]"
450,19 dispatched to IO1,dispatch_io,19,IO1,[],"['3', '21', '18', '10', '7', '22', '16']","['23', '25']","['17', '19']"
452,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,['23'],"['3', '21', '18', '10', '7', '22', '16']","[None, '25']","['17', '19']"
452,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['3', '21', '18', '10', '7', '22', '16']","['23', '25']","['17', '19']"
453,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['3', '21', '18', '10', '7', '22', '16', '23']","[None, '25']","['17', '19']"
453,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['3', '21', '18', '10', '7', '22', '16', '23']","[None, '25']","[None, '19']"
453,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['3', '21', '18', '10', '7', '22', '16', '23']","['17', '25']","[None, '19']"
453,3 dispatched to IO0,dispatch_io,3,IO0,[],"['21', '18', '10', '7', '22', '16', '23']","['17', '25']","['3', '19']"
455,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],"['21', '18', '10', '7', '22', '16', '23']","['17', None]","['3', '19']"
455,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['21', '18', '10', '7', '22', '16', '23']","['17', '25']","['3', '19']"
456,25 finished CPU → wait queue,cpu_to_io,25,CPU1,[],"['21', '18', '10', '7', '22', '16', '23', '25']","['17', None]","['3', '19']"
458,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['21', '18', '10', '7', '22', '16', '23', '25']","[None, None]","['3', '19']"
458,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['21', '18', '10', '7', '22', '16', '23', '25']","['17', None]","['3', '19']"
459,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['21', '18', '10', '7', '22', '16', '23', '25', '17']","[None, None]","['3', '19']"
470,19 finished I/O → ready queue,io_to_ready,19,IO1,['19'],"['21', '18', '10', '7', '22', '16', '23', '25', '17']","[None, None]","['3', None]"
470,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['21', '18', '10', '7', '22', '16', '23', '25', '17']","['19', None]","['3', None]"
470,21 dispatched to IO1,dispatch_io,21,IO1,[],"['18', '10', '7', '22', '16', '23', '25', '17']","['19', None]","['3', '21']"
472,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],"['18', '10', '7', '22', '16', '23', '25', '17']","['19', None]","[None, '21']"
472,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['18', '10', '7', '22', '16', '23', '25', '17']","['19', '3']","[None, '21']"
472,18 dispatched to IO0,dispatch_io,18,IO0,[],"['10', '7', '22', '16', '23', '25', '17']","['19', '3']","['18', '21']"
475,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['10', '7', '22', '16', '23', '25', '17']","[None, '3']","['18', '21']"
475,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['10', '7', '22', '16', '23', '25', '17']","['19', '3']","['18', '21']"
476,3 finished CPU → wait queue,cpu_to_io,3,CPU1,[],"['10', '7', '22', '16', '23', '25', '17', '3']","['19', None]","['18', '21']"
477,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['10', '7', '22', '16', '23', '25', '17', '3', '19']","[None, None]","['18', '21']"
487,21 finished I/O → ready queue,io_to_ready,21,IO1,['21'],"['10', '7', '22', '16', '23', '25', '17', '3', '19']","[None, None]","['18', None]"
487,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['10', '7', '22', '16', '23', '25', '17', '3', '19']","['21', None]","['18', None]"
487,10 dispatched to IO1,dispatch_io,10,IO1,[],"['7', '22', '16', '23', '25', '17', '3', '19']","['21', None]","['18', '10']"
492,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['7', '22', '16', '23', '25', '17', '3', '19']","[None, None]","['18', '10']"
492,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['7', '22', '16', '23', '25', '17', '3', '19']","['21', None]","['18', '10']"
494,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['7', '22', '16', '23', '25', '17', '3', '19', '21']","[None, None]","['18', '10']"
503,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['7', '22', '16', '23', '25', '17', '3', '19', '21']","[None, None]","[None, '10']"
503,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['7', '22', '16', '23', '25', '17', '3', '19', '21']","['18', None]","[None, '10']"
503,7 dispatched to IO0,dispatch_io,7,IO0,[],"['22', '16', '23', '25', '17', '3', '19', '21']","['18', None]","['7', '10']"
508,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '16', '23', '25', '17', '3', '19', '21']","[None, None]","['7', '10']"
508,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '16', '23', '25', '17', '3', '19', '21']","['18', None]","['7', '10']"
511,10 finished I/O → ready queue,io_to_ready,10,IO1,['10'],"['22', '16', '23', '25', '17', '3', '19', '21']","['18', None]","['7', None]"
511,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['22', '16', '23', '25', '17', '3', '19', '21']","['18', '10']","['7', None]"
511,22 dispatched to IO1,dispatch_io,22,IO1,[],"['16', '23', '25', '17', '3', '19', '21']","['18', '10']","['7', '22']"
512,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['16', '23', '25', '17', '3', '19', '21']","[None, '10']","['7', '22']"
512,7 finished I/O → ready queue,io_to_ready,7,IO0,"['18', '7']","['16', '23', '25', '17', '3', '19', '21']","[None, '10']","[None, '22']"
512,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['7'],"['16', '23', '25', '17', '3', '19', '21']","['18', '10']","[None, '22']"
512,16 dispatched to IO0,dispatch_io,16,IO0,['7'],"['23', '25', '17', '3', '19', '21']","['18', '10']","['16', '22']"
516,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['7', '10']","['23', '25', '17', '3', '19', '21']","['18', None]","['16', '22']"
516,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['10'],"['23', '25', '17', '3', '19', '21']","['18', '7']","['16', '22']"
517,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['10', '18']","['23', '25', '17', '3', '19', '21']","[None, '7']","['16', '22']"
517,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['18'],"['23', '25', '17', '3', '19', '21']","['10', '7']","['16', '22']"
519,7 finished CPU → wait queue,cpu_to_io,7,CPU1,['18'],"['23', '25', '17', '3', '19', '21', '7']","['10', None]","['16', '22']"
519,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['23', '25', '17', '3', '19', '21', '7']","['10', '18']","['16', '22']"
522,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['23', '25', '17', '3', '19', '21', '7']","[None, '18']","['16', '22']"
522,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['23', '25', '17', '3', '19', '21', '7']","['10', '18']","['16', '22']"
524,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,['18'],"['23', '25', '17', '3', '19', '21', '7']","['10', None]","['16', '22']"
524,16 finished I/O → ready queue,io_to_ready,16,IO0,"['18', '16']","['23', '25', '17', '3', '19', '21', '7']","['10', None]","[None, '22']"
524,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['16'],"['23', '25', '17', '3', '19', '21', '7']","['10', '18']","[None, '22']"
524,23 dispatched to IO0,dispatch_io,23,IO0,['16'],"['25', '17', '3', '19', '21', '7']","['10', '18']","['23', '22']"
525,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['16', '10']","['25', '17', '3', '19', '21', '7']","[None, '18']","['23', '22']"
525,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['16', '10']","['25', '17', '3', '19', '21', '7', '18']","[None, None]","['23', '22']"
525,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['10'],"['25', '17', '3', '19', '21', '7', '18']","['16', None]","['23', '22']"
525,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['25', '17', '3', '19', '21', '7', '18']","['16', '10']","['23', '22']"
530,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['25', '17', '3', '19', '21', '7', '18']","[None, '10']","['23', '22']"
530,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['16', '10']","['25', '17', '3', '19', '21', '7', '18']","[None, None]","['23', '22']"
530,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['10'],"['25', '17', '3', '19', '21', '7', '18']","['16', None]","['23', '22']"
530,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['25', '17', '3', '19', '21', '7', '18']","['16', '10']","['23', '22']"
532,22 finished I/O → ready queue,io_to_ready,22,IO1,['22'],"['25', '17', '3', '19', '21', '7', '18']","['16', '10']","['23', None]"
532,25 dispatched to IO1,dispatch_io,25,IO1,['22'],"['17', '3', '19', '21', '7', '18']","['16', '10']","['23', '25']"
533,23 finished I/O → ready queue,io_to_ready,23,IO0,"['22', '23']","['17', '3', '19', '21', '7', '18']","['16', '10']","[None, '25']"
533,17 dispatched to IO0,dispatch_io,17,IO0,"['22', '23']","['3', '19', '21', '7', '18']","['16', '10']","['17', '25']"
535,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['22', '23', '16']","['3', '19', '21', '7', '18']","[None, '10']","['17', '25']"
535,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['22', '23', '16', '10']","['3', '19', '21', '7', '18']","[None, None]","['17', '25']"
535,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['23', '16', '10']","['3', '19', '21', '7', '18']","['22', None]","['17', '25']"
535,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['16', '10']","['3', '19', '21', '7', '18']","['22', '23']","['17', '25']"
540,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['16', '10', '22']","['3', '19', '21', '7', '18']","[None, '23']","['17', '25']"
540,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['16', '10', '22', '23']","['3', '19', '21', '7', '18']","[None, None]","['17', '25']"
540,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['10', '22', '23']","['3', '19', '21', '7', '18']","['16', None]","['17', '25']"
540,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['22', '23']","['3', '19', '21', '7', '18']","['16', '10']","['17', '25']"
541,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['22', '23']","['3', '19', '21', '7', '18', '16']","[None, '10']","['17', '25']"
541,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['22', '23']","['3', '19', '21', '7', '18', '16', '10']","[None, None]","['17', '25']"
541,17 finished I/O → ready queue,io_to_ready,17,IO0,"['22', '23', '17']","['3', '19', '21', '7', '18', '16', '10']","[None, None]","[None, '25']"
541,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['23', '17']","['3', '19', '21', '7', '18', '16', '10']","['22', None]","[None, '25']"
541,23 dispatched to CPU1,dispatch_cpu,23,CPU1,['17'],"['3', '19', '21', '7', '18', '16', '10']","['22', '23']","[None, '25']"
541,3 dispatched to IO0,dispatch_io,3,IO0,['17'],"['19', '21', '7', '18', '16', '10']","['22', '23']","['3', '25']"
543,23 finished CPU → wait queue,cpu_to_io,23,CPU1,['17'],"['19', '21', '7', '18', '16', '10', '23']","['22', None]","['3', '25']"
543,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['19', '21', '7', '18', '16', '10', '23']","['22', '17']","['3', '25']"
546,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['19', '21', '7', '18', '16', '10', '23']","[None, '17']","['3', '25']"
546,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['19', '21', '7', '18', '16', '10', '23']","['22', '17']","['3', '25']"
547,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['19', '21', '7', '18', '16', '10', '23', '22']","[None, '17']","['3', '25']"
548,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['19', '21', '7', '18', '16', '10', '23', '22']","[None, None]","['3', '25']"
548,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['19', '21', '7', '18', '16', '10', '23', '22']","['17', None]","['3', '25']"
549,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['19', '21', '7', '18', '16', '10', '23', '22']","[None, None]","['3', '25']"
549,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['19', '21', '7', '18', '16', '10', '23', '22']","['17', None]","['3', '25']"
551,25 finished I/O → ready queue,io_to_ready,25,IO1,['25'],"['19', '21', '7', '18', '16', '10', '23', '22']","['17', None]","['3', None]"
551,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['19', '21', '7', '18', '16', '10', '23', '22']","['17', '25']","['3', None]"
551,19 dispatched to IO1,dispatch_io,19,IO1,[],"['21', '7', '18', '16', '10', '23', '22']","['17', '25']","['3', '19']"
553,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['21', '7', '18', '16', '10', '23', '22', '17']","[None, '25']","['3', '19']"
554,25 finished all bursts,finished,25,CPU1,[],"['21', '7', '18', '16', '10', '23', '22', '17']","[None, None]","['3', '19']"
564,3 finished all bursts,finished,3,IO0,[],"['21', '7', '18', '16', '10', '23', '22', '17']","[None, None]","[None, '19']"
564,21 dispatched to IO0,dispatch_io,21,IO0,[],"['7', '18', '16', '10', '23', '22', '17']","[None, None]","['21', '19']"
574,19 finished I/O → ready queue,io_to_ready,19,IO1,['19'],"['7', '18', '16', '10', '23', '22', '17']","[None, None]","['21', None]"
574,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['7', '18', '16', '10', '23', '22', '17']","['19', None]","['21', None]"
574,7 dispatched to IO1,dispatch_io,7,IO1,[],"['18', '16', '10', '23', '22', '17']","['19', None]","['21', '7']"
579,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['18', '16', '10', '23', '22', '17']","[None, None]","['21', '7']"
579,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['18', '16', '10', '23', '22', '17']","['19', None]","['21', '7']"
584,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['18', '16', '10', '23', '22', '17', '19']","[None, None]","['21', '7']"
585,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['18', '16', '10', '23', '22', '17', '19']","[None, None]","[None, '7']"
585,7 finished I/O → ready queue,io_to_ready,7,IO1,"['21', '7']","['18', '16', '10', '23', '22', '17', '19']","[None, None]","[None, None]"
585,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['7'],"['18', '16', '10', '23', '22', '17', '19']","['21', None]","[None, None]"
585,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['18', '16', '10', '23', '22', '17', '19']","['21', '7']","[None, None]"
585,18 dispatched to IO0,dispatch_io,18,IO0,[],"['16', '10', '23', '22', '17', '19']","['21', '7']","['18', None]"
585,16 dispatched to IO1,dispatch_io,16,IO1,[],"['10', '23', '22', '17', '19']","['21', '7']","['18', '16']"
590,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['10', '23', '22', '17', '19']","[None, '7']","['18', '16']"
590,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['21', '7']","['10', '23', '22', '17', '19']","[None, None]","['18', '16']"
590,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['7'],"['10', '23', '22', '17', '19']","['21', None]","['18', '16']"
590,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['10', '23', '22', '17', '19']","['21', '7']","['18', '16']"
591,7 finished CPU → wait queue,cpu_to_io,7,CPU1,[],"['10', '23', '22', '17', '19', '7']","['21', None]","['18', '16']"
592,21 finished all bursts,finished,21,CPU0,[],"['10', '23', '22', '17', '19', '7']","[None, None]","['18', '16']"
594,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['10', '23', '22', '17', '19', '7']","[None, None]","[None, '16']"
594,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['10', '23', '22', '17', '19', '7']","['18', None]","[None, '16']"
594,10 dispatched to IO0,dispatch_io,10,IO0,[],"['23', '22', '17', '19', '7']","['18', None]","['10', '16']"
598,16 finished I/O → ready queue,io_to_ready,16,IO1,['16'],"['23', '22', '17', '19', '7']","['18', None]","['10', None]"
598,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['23', '22', '17', '19', '7']","['18', '16']","['10', None]"
598,23 dispatched to IO1,dispatch_io,23,IO1,[],"['22', '17', '19', '7']","['18', '16']","['10', '23']"
599,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '17', '19', '7']","[None, '16']","['10', '23']"
599,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '17', '19', '7']","['18', '16']","['10', '23']"
602,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['22', '17', '19', '7']","[None, '16']","['10', '23']"
602,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['22', '17', '19', '7']","['18', '16']","['10', '23']"
603,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,['16'],"['22', '17', '19', '7']","['18', None]","['10', '23']"
603,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['22', '17', '19', '7']","['18', '16']","['10', '23']"
607,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['22', '17', '19', '7']","[None, '16']","['10', '23']"
607,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['18', '16']","['22', '17', '19', '7']","[None, None]","['10', '23']"
607,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['16'],"['22', '17', '19', '7']","['18', None]","['10', '23']"
607,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['22', '17', '19', '7']","['18', '16']","['10', '23']"
609,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],"['22', '17', '19', '7']","['18', '16']","['10', None]"
609,22 dispatched to IO1,dispatch_io,22,IO1,['23'],"['17', '19', '7']","['18', '16']","['10', '22']"
611,18 finished CPU → wait queue,cpu_to_io,18,CPU0,['23'],"['17', '19', '7', '18']","[None, '16']","['10', '22']"
611,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['17', '19', '7', '18']","['23', '16']","['10', '22']"
612,16 finished CPU → wait queue,cpu_to_io,16,CPU1,[],"['17', '19', '7', '18', '16']","['23', None]","['10', '22']"
616,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['17', '19', '7', '18', '16']","[None, None]","['10', '22']"
616,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['17', '19', '7', '18', '16']","['23', None]","['10', '22']"
617,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,['23'],"['17', '19', '7', '18', '16']","[None, None]","['10', '22']"
617,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['17', '19', '7', '18', '16']","['23', None]","['10', '22']"
618,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['17', '19', '7', '18', '16', '23']","[None, None]","['10', '22']"
622,22 finished all bursts,finished,22,IO1,[],"['17', '19', '7', '18', '16', '23']","[None, None]","['10', None]"
622,17 dispatched to IO1,dispatch_io,17,IO1,[],"['19', '7', '18', '16', '23']","[None, None]","['10', '17']"
625,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['19', '7', '18', '16', '23']","[None, None]","[None, '17']"
625,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['19', '7', '18', '16', '23']","['10', None]","[None, '17']"
625,19 dispatched to IO0,dispatch_io,19,IO0,[],"['7', '18', '16', '23']","['10', None]","['19', '17']"
630,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '18', '16', '23']","[None, None]","['19', '17']"
630,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '18', '16', '23']","['10', None]","['19', '17']"
631,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['7', '18', '16', '23']","[None, None]","['19', '17']"
631,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '18', '16', '23']","['10', None]","['19', '17']"
636,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['7', '18', '16', '23']","[None, None]","['19', '17']"
636,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '18', '16', '23']","['10', None]","['19', '17']"
637,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['7', '18', '16', '23']","['10', None]","[None, '17']"
637,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['7', '18', '16', '23']","['10', '19']","[None, '17']"
637,7 dispatched to IO0,dispatch_io,7,IO0,[],"['18', '16', '23']","['10', '19']","['7', '17']"
638,19 finished all bursts,finished,19,CPU1,[],"['18', '16', '23']","['10', None]","['7', '17']"
640,10 finished all bursts,finished,10,CPU0,[],"['18', '16', '23']","[None, None]","['7', '17']"
640,17 finished I/O → ready queue,io_to_ready,17,IO1,['17'],"['18', '16', '23']","[None, None]","['7', None]"
640,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['18', '16', '23']","['17', None]","['7', None]"
640,18 dispatched to IO1,dispatch_io,18,IO1,[],"['16', '23']","['17', None]","['7', '18']"
644,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['16', '23', '17']","[None, None]","['7', '18']"
654,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['16', '23', '17']","[None, None]","[None, '18']"
654,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['16', '23', '17']","['7', None]","[None, '18']"
654,16 dispatched to IO0,dispatch_io,16,IO0,[],"['23', '17']","['7', None]","['16', '18']"
657,18 finished all bursts,finished,18,IO1,[],"['23', '17']","['7', None]","['16', None]"
657,23 dispatched to IO1,dispatch_io,23,IO1,[],['17'],"['7', None]","['16', '23']"
659,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],['17'],"[None, None]","['16', '23']"
659,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],['17'],"['7', None]","['16', '23']"
660,7 finished all bursts,finished,7,CPU0,[],['17'],"[None, None]","['16', '23']"
675,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],['17'],"[None, None]","['16', None]"
675,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],['17'],"['23', None]","['16', None]"
675,17 dispatched to IO1,dispatch_io,17,IO1,[],[],"['23', None]","['16', '17']"
677,23 finished all bursts,finished,23,CPU0,[],[],"[None, None]","['16', '17']"
678,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],[],"[None, None]","[None, '17']"
678,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],[],"['16', None]","[None, '17']"
681,16 finished all bursts,finished,16,CPU0,[],[],"[None, None]","[None, '17']"
687,17 finished I/O → ready queue,io_to_ready,17,IO1,['17'],[],"[None, None]","[None, None]"
687,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]","[None, None]"
688,17 finished all bursts,finished,17,CPU0,[],[],"[None, None]","[None, None]"
