##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BluetoothUART_IntClock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for Clock_2
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for CyMASTER_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. BluetoothUART_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.3::Critical Path Report for (BluetoothUART_IntClock:R vs. BluetoothUART_IntClock:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_2:R)
		5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: BluetoothUART_IntClock                      | Frequency: 47.54 MHz  | Target: 0.15 MHz   | 
Clock: ClockVehicleBattVoltageADC                  | N/A                   | Target: 1.29 MHz   | 
Clock: ClockVehicleBattVoltageADC(fixed-function)  | N/A                   | Target: 1.29 MHz   | 
Clock: Clock_1                                     | Frequency: 49.09 MHz  | Target: 4.93 MHz   | 
Clock: Clock_2                                     | Frequency: 46.92 MHz  | Target: 13.14 MHz  | 
Clock: CyBUS_CLK                                   | Frequency: 52.09 MHz  | Target: 78.86 MHz  | 
Clock: CyBUS_CLK(fixed-function)                   | N/A                   | Target: 78.86 MHz  | 
Clock: CyILO                                       | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                                       | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                                | Frequency: 49.09 MHz  | Target: 78.86 MHz  | 
Clock: CyPLL_OUT                                   | N/A                   | Target: 78.86 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BluetoothUART_IntClock  BluetoothUART_IntClock  6.50543e+006     6484402     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1                 Clock_1                 202899           186194      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1                 Clock_2                 12681.2          -7691       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                 Clock_2                 76087            54773       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               BluetoothUART_IntClock  12681.2          -1699       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               Clock_2                 12681.2          -6518       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name      Clock to Out  Clock Name:Phase          
-------------  ------------  ------------------------  
UartRx(0)_PAD  31906         BluetoothUART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BluetoothUART_IntClock
****************************************************
Clock: BluetoothUART_IntClock
Frequency: 47.54 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:pollcount_0\/q
Path End       : \BluetoothUART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BluetoothUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6484402p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3470
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501965

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17563
-------------------------------------   ----- 
End-of-path arrival time (ps)           17563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:pollcount_0\/q              macrocell30     1250   1250  6484402  RISE       1
\BluetoothUART:BUART:rx_postpoll\/main_1         macrocell7     10710  11960  6484402  RISE       1
\BluetoothUART:BUART:rx_postpoll\/q              macrocell7      3350  15310  6484402  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2252  17563  6484402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 49.09 MHz | Target: 4.93 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_236/q
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -7691p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   12681
- Setup time                                                               -4230
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              8451

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16142
-------------------------------------   ----- 
End-of-path arrival time (ps)           16142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_236/q                                           macrocell36     1250   1250  -7691  RISE       1
\Counter_1:CounterUDB:count_enable\/main_2          macrocell13     3609   4859  -7691  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell13     3350   8209  -7691  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   2803  11012  -7691  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  16142  -7691  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  16142  -7691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 46.92 MHz | Target: 13.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 54773p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   76087
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 71857

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17084
-------------------------------------   ----- 
End-of-path arrival time (ps)           17084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  54773  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  54773  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  54773  RISE       1
\Counter_1:CounterUDB:reload\/main_0                macrocell10     2302   5802  54773  RISE       1
\Counter_1:CounterUDB:reload\/q                     macrocell10     3350   9152  54773  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2802  11954  54773  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  17084  54773  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  17084  54773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 52.09 MHz | Target: 78.86 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -6518p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#6 vs. Clock_2:R#2)   12681
- Setup time                                     -4230
----------------------------------------------   ----- 
End-of-path required time (ps)                    8451

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14969
-------------------------------------   ----- 
End-of-path arrival time (ps)           14969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                                  synccell        1020   1020  -6518  RISE       1
\Counter_1:CounterUDB:reload\/main_1                macrocell10     2667   3687  -6518  RISE       1
\Counter_1:CounterUDB:reload\/q                     macrocell10     3350   7037  -6518  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2802   9839  -6518  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  14969  -6518  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  14969  -6518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 49.09 MHz | Target: 78.86 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_236/q
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -7691p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   12681
- Setup time                                                               -4230
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              8451

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16142
-------------------------------------   ----- 
End-of-path arrival time (ps)           16142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_236/q                                           macrocell36     1250   1250  -7691  RISE       1
\Counter_1:CounterUDB:count_enable\/main_2          macrocell13     3609   4859  -7691  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell13     3350   8209  -7691  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   2803  11012  -7691  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  16142  -7691  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  16142  -7691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. BluetoothUART_IntClock:R)
************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \BluetoothUART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BluetoothUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -1699p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#513 vs. BluetoothUART_IntClock:R#2)   12681
- Setup time                                                      -3470
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     9211

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10910
-------------------------------------   ----- 
End-of-path arrival time (ps)           10910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                               synccell        1020   1020  -1699  RISE       1
\BluetoothUART:BUART:rx_postpoll\/main_2         macrocell7      4288   5308  -1699  RISE       1
\BluetoothUART:BUART:rx_postpoll\/q              macrocell7      3350   8658  -1699  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2252  10910  -1699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -6518p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#6 vs. Clock_2:R#2)   12681
- Setup time                                     -4230
----------------------------------------------   ----- 
End-of-path required time (ps)                    8451

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14969
-------------------------------------   ----- 
End-of-path arrival time (ps)           14969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                                  synccell        1020   1020  -6518  RISE       1
\Counter_1:CounterUDB:reload\/main_1                macrocell10     2667   3687  -6518  RISE       1
\Counter_1:CounterUDB:reload\/q                     macrocell10     3350   7037  -6518  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2802   9839  -6518  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  14969  -6518  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  14969  -6518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (BluetoothUART_IntClock:R vs. BluetoothUART_IntClock:R)
*************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:pollcount_0\/q
Path End       : \BluetoothUART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BluetoothUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6484402p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3470
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501965

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17563
-------------------------------------   ----- 
End-of-path arrival time (ps)           17563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:pollcount_0\/q              macrocell30     1250   1250  6484402  RISE       1
\BluetoothUART:BUART:rx_postpoll\/main_1         macrocell7     10710  11960  6484402  RISE       1
\BluetoothUART:BUART:rx_postpoll\/q              macrocell7      3350  15310  6484402  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2252  17563  6484402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 54773p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   76087
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 71857

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17084
-------------------------------------   ----- 
End-of-path arrival time (ps)           17084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  54773  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  54773  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  54773  RISE       1
\Counter_1:CounterUDB:reload\/main_0                macrocell10     2302   5802  54773  RISE       1
\Counter_1:CounterUDB:reload\/q                     macrocell10     3350   9152  54773  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2802  11954  54773  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  17084  54773  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  17084  54773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_2:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_236/q
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -7691p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   12681
- Setup time                                                               -4230
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              8451

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16142
-------------------------------------   ----- 
End-of-path arrival time (ps)           16142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_236/q                                           macrocell36     1250   1250  -7691  RISE       1
\Counter_1:CounterUDB:count_enable\/main_2          macrocell13     3609   4859  -7691  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell13     3350   8209  -7691  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   2803  11012  -7691  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  16142  -7691  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  16142  -7691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_8\/main_10
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 186194p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13194
-------------------------------------   ----- 
End-of-path arrival time (ps)           13194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q                                 macrocell44   1250   1250  186194  RISE       1
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_5  macrocell14   6289   7539  186194  RISE       1
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell14   3350  10889  186194  RISE       1
\FreqDiv_1:count_8\/main_10                           macrocell38   2305  13194  186194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_236/q
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -7691p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   12681
- Setup time                                                               -4230
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              8451

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16142
-------------------------------------   ----- 
End-of-path arrival time (ps)           16142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_236/q                                           macrocell36     1250   1250  -7691  RISE       1
\Counter_1:CounterUDB:count_enable\/main_2          macrocell13     3609   4859  -7691  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell13     3350   8209  -7691  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   2803  11012  -7691  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  16142  -7691  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  16142  -7691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_236/q
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -4391p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   12681
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6621

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11012
-------------------------------------   ----- 
End-of-path arrival time (ps)           11012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_236/q                                           macrocell36     1250   1250  -7691  RISE       1
\Counter_1:CounterUDB:count_enable\/main_2          macrocell13     3609   4859  -7691  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell13     3350   8209  -7691  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   2803  11012  -4391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_236/q
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -4387p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   12681
- Setup time                                                               -6060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              6621

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11008
-------------------------------------   ----- 
End-of-path arrival time (ps)           11008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_236/q                                           macrocell36     1250   1250  -7691  RISE       1
\Counter_1:CounterUDB:count_enable\/main_2          macrocell13     3609   4859  -7691  RISE       1
\Counter_1:CounterUDB:count_enable\/q               macrocell13     3350   8209  -7691  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell5   2799  11008  -4387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -3218p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#6 vs. Clock_2:R#2)   12681
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                    6621

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9839
-------------------------------------   ---- 
End-of-path arrival time (ps)           9839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                                  synccell        1020   1020  -6518  RISE       1
\Counter_1:CounterUDB:reload\/main_1                macrocell10     2667   3687  -6518  RISE       1
\Counter_1:CounterUDB:reload\/q                     macrocell10     3350   7037  -6518  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2802   9839  -3218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_1:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -3188p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#6 vs. Clock_2:R#2)   12681
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                    6621

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9809
-------------------------------------   ---- 
End-of-path arrival time (ps)           9809
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                                  synccell        1020   1020  -6518  RISE       1
\Counter_1:CounterUDB:reload\/main_1                macrocell10     2667   3687  -6518  RISE       1
\Counter_1:CounterUDB:reload\/q                     macrocell10     3350   7037  -6518  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell5   2773   9809  -3188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/clock             datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \BluetoothUART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \BluetoothUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : -1699p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#513 vs. BluetoothUART_IntClock:R#2)   12681
- Setup time                                                      -3470
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     9211

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10910
-------------------------------------   ----- 
End-of-path arrival time (ps)           10910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                               synccell        1020   1020  -1699  RISE       1
\BluetoothUART:BUART:rx_postpoll\/main_2         macrocell7      4288   5308  -1699  RISE       1
\BluetoothUART:BUART:rx_postpoll\/q              macrocell7      3350   8658  -1699  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2252  10910  -1699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \BluetoothUART:BUART:pollcount_1\/main_6
Capture Clock  : \BluetoothUART:BUART:pollcount_1\/clock_0
Path slack     : -1354p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#513 vs. BluetoothUART_IntClock:R#2)   12681
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     9171

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                              synccell      1020   1020  -1699  RISE       1
\BluetoothUART:BUART:pollcount_1_split\/main_7  macrocell1    3868   4888  -1354  RISE       1
\BluetoothUART:BUART:pollcount_1_split\/q       macrocell1    3350   8238  -1354  RISE       1
\BluetoothUART:BUART:pollcount_1\/main_6        macrocell29   2287  10525  -1354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \BluetoothUART:BUART:rx_state_0\/main_10
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 3333p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#513 vs. BluetoothUART_IntClock:R#2)   12681
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                        synccell      1020   1020  -1699  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_10  macrocell22   4819   5839   3333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \BluetoothUART:BUART:rx_status_3\/main_7
Capture Clock  : \BluetoothUART:BUART:rx_status_3\/clock_0
Path slack     : 3333p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#513 vs. BluetoothUART_IntClock:R#2)   12681
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5839
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                        synccell      1020   1020  -1699  RISE       1
\BluetoothUART:BUART:rx_status_3\/main_7  macrocell31   4819   5839   3333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \BluetoothUART:BUART:rx_state_2\/main_9
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 3863p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#513 vs. BluetoothUART_IntClock:R#2)   12681
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                       synccell      1020   1020  -1699  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_9  macrocell25   4288   5308   3863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \BluetoothUART:BUART:pollcount_0\/main_6
Capture Clock  : \BluetoothUART:BUART:pollcount_0\/clock_0
Path slack     : 4277p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#513 vs. BluetoothUART_IntClock:R#2)   12681
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                        synccell      1020   1020  -1699  RISE       1
\BluetoothUART:BUART:pollcount_0\/main_6  macrocell30   3874   4894   4277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \BluetoothUART:BUART:rx_last\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_last\/clock_0
Path slack     : 4277p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (CyBUS_CLK:R#513 vs. BluetoothUART_IntClock:R#2)   12681
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                    synccell      1020   1020  -1699  RISE       1
\BluetoothUART:BUART:rx_last\/main_0  macrocell32   3874   4894   4277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_last\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_236/q
Path End       : \Counter_1:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Counter_1:CounterUDB:count_stored_i\/clock_0
Path slack     : 4312p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between Clock_1 Clock_2)   12681
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                              9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_236/q                                     macrocell36   1250   1250  -7691  RISE       1
\Counter_1:CounterUDB:count_stored_i\/main_0  macrocell35   3609   4859   4312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_stored_i\/clock_0              macrocell35         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UartTx(0)_SYNC/out
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 7762p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#6 vs. Clock_2:R#2)   12681
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   12681

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UartTx(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
UartTx(0)_SYNC/out                           synccell       1020   1020  -6518  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   3900   4920   7762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 61932p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   76087
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 75587

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13655
-------------------------------------   ----- 
End-of-path arrival time (ps)           13655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  54773  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  54773  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  54773  RISE       1
\Counter_1:CounterUDB:status_3\/main_0            macrocell12     3191   6691  61932  RISE       1
\Counter_1:CounterUDB:status_3\/q                 macrocell12     3350  10041  61932  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    3615  13655  61932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 63170p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   76087
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 75587

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12417
-------------------------------------   ----- 
End-of-path arrival time (ps)           12417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell4   1600   1600  63170  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell5      0   1600  63170  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell5   2270   3870  63170  RISE       1
\Counter_1:CounterUDB:status_0\/main_0             macrocell11     2882   6752  63170  RISE       1
\Counter_1:CounterUDB:status_0\/q                  macrocell11     3350  10102  63170  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2314  12417  63170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Counter_1:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_1:CounterUDB:prevCompare\/clock_0
Path slack     : 65824p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   76087
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 72577

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6752
-------------------------------------   ---- 
End-of-path arrival time (ps)           6752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell4   1600   1600  63170  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell5      0   1600  63170  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell5   2270   3870  63170  RISE       1
\Counter_1:CounterUDB:prevCompare\/main_0          macrocell34     2882   6752  65824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:prevCompare\/clock_0                 macrocell34         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Counter_1:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 65886p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   76087
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 72577

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6691
-------------------------------------   ---- 
End-of-path arrival time (ps)           6691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  54773  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  54773  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  54773  RISE       1
\Counter_1:CounterUDB:underflow_reg_i\/main_0     macrocell33     3191   6691  65886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:underflow_reg_i\/clock_0             macrocell33         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67406p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   76087
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 75587

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8181
-------------------------------------   ---- 
End-of-path arrival time (ps)           8181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u0\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  54773  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  54773  RISE       1
\Counter_1:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  54773  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    4681   8181  67406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_8\/main_10
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 186194p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13194
-------------------------------------   ----- 
End-of-path arrival time (ps)           13194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q                                 macrocell44   1250   1250  186194  RISE       1
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_5  macrocell14   6289   7539  186194  RISE       1
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell14   3350  10889  186194  RISE       1
\FreqDiv_1:count_8\/main_10                           macrocell38   2305  13194  186194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : Net_236/main_8
Capture Clock  : Net_236/clock_0
Path slack     : 187433p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11956
-------------------------------------   ----- 
End-of-path arrival time (ps)           11956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q  macrocell44   1250   1250  186194  RISE       1
Net_236/main_8         macrocell36  10706  11956  187433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_3\/main_1
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 187433p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11956
-------------------------------------   ----- 
End-of-path arrival time (ps)           11956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell44   1250   1250  186194  RISE       1
\FreqDiv_1:count_3\/main_1  macrocell43  10706  11956  187433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_7\/main_7
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 189061p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10327
-------------------------------------   ----- 
End-of-path arrival time (ps)           10327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell44   1250   1250  186194  RISE       1
\FreqDiv_1:count_7\/main_7  macrocell39   9077  10327  189061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_6\/main_7
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 189061p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10327
-------------------------------------   ----- 
End-of-path arrival time (ps)           10327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell44   1250   1250  186194  RISE       1
\FreqDiv_1:count_6\/main_7  macrocell40   9077  10327  189061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_2\/main_7
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 189061p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10327
-------------------------------------   ----- 
End-of-path arrival time (ps)           10327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell44   1250   1250  186194  RISE       1
\FreqDiv_1:count_2\/main_7  macrocell44   9077  10327  189061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_8\/main_7
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 191850p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7539
-------------------------------------   ---- 
End-of-path arrival time (ps)           7539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell44   1250   1250  186194  RISE       1
\FreqDiv_1:count_8\/main_7  macrocell38   6289   7539  191850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_5\/main_7
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 191850p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7539
-------------------------------------   ---- 
End-of-path arrival time (ps)           7539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell44   1250   1250  186194  RISE       1
\FreqDiv_1:count_5\/main_7  macrocell41   6289   7539  191850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_4\/main_7
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 191850p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7539
-------------------------------------   ---- 
End-of-path arrival time (ps)           7539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_2\/q       macrocell44   1250   1250  186194  RISE       1
\FreqDiv_1:count_4\/main_7  macrocell42   6289   7539  191850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_7\/main_8
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 192341p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7048
-------------------------------------   ---- 
End-of-path arrival time (ps)           7048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell45   1250   1250  187720  RISE       1
\FreqDiv_1:count_7\/main_8  macrocell39   5798   7048  192341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_6\/main_8
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 192341p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7048
-------------------------------------   ---- 
End-of-path arrival time (ps)           7048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell45   1250   1250  187720  RISE       1
\FreqDiv_1:count_6\/main_8  macrocell40   5798   7048  192341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_2\/main_8
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 192341p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7048
-------------------------------------   ---- 
End-of-path arrival time (ps)           7048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell45   1250   1250  187720  RISE       1
\FreqDiv_1:count_2\/main_8  macrocell44   5798   7048  192341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_7\/main_9
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 192547p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6841
-------------------------------------   ---- 
End-of-path arrival time (ps)           6841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell46   1250   1250  187477  RISE       1
\FreqDiv_1:count_7\/main_9  macrocell39   5591   6841  192547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_6\/main_9
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 192547p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6841
-------------------------------------   ---- 
End-of-path arrival time (ps)           6841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell46   1250   1250  187477  RISE       1
\FreqDiv_1:count_6\/main_9  macrocell40   5591   6841  192547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_2\/main_9
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 192547p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6841
-------------------------------------   ---- 
End-of-path arrival time (ps)           6841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell46   1250   1250  187477  RISE       1
\FreqDiv_1:count_2\/main_9  macrocell44   5591   6841  192547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : Net_236/main_4
Capture Clock  : Net_236/clock_0
Path slack     : 192549p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6839
-------------------------------------   ---- 
End-of-path arrival time (ps)           6839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q  macrocell40   1250   1250  189264  RISE       1
Net_236/main_4         macrocell36   5589   6839  192549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_8\/main_9
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 193132p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell46   1250   1250  187477  RISE       1
\FreqDiv_1:count_8\/main_9  macrocell38   5006   6256  193132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_5\/main_9
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 193132p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell46   1250   1250  187477  RISE       1
\FreqDiv_1:count_5\/main_9  macrocell41   5006   6256  193132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_4\/main_9
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 193132p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell46   1250   1250  187477  RISE       1
\FreqDiv_1:count_4\/main_9  macrocell42   5006   6256  193132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_8\/main_8
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 193375p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6013
-------------------------------------   ---- 
End-of-path arrival time (ps)           6013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell45   1250   1250  187720  RISE       1
\FreqDiv_1:count_8\/main_8  macrocell38   4763   6013  193375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_5\/main_8
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 193375p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6013
-------------------------------------   ---- 
End-of-path arrival time (ps)           6013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell45   1250   1250  187720  RISE       1
\FreqDiv_1:count_5\/main_8  macrocell41   4763   6013  193375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_4\/main_8
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 193375p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6013
-------------------------------------   ---- 
End-of-path arrival time (ps)           6013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell45   1250   1250  187720  RISE       1
\FreqDiv_1:count_4\/main_8  macrocell42   4763   6013  193375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : Net_236/main_3
Capture Clock  : Net_236/clock_0
Path slack     : 193682p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q  macrocell39   1250   1250  189686  RISE       1
Net_236/main_3         macrocell36   4456   5706  193682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : Net_236/main_1
Capture Clock  : Net_236/clock_0
Path slack     : 193690p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  193690  RISE       1
Net_236/main_1                macrocell36   4449   5699  193690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_3\/main_0
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 193690p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  193690  RISE       1
\FreqDiv_1:count_3\/main_0    macrocell43   4449   5699  193690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_1\/main_0
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 193690p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  193690  RISE       1
\FreqDiv_1:count_1\/main_0    macrocell45   4449   5699  193690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 193690p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  193690  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell46   4449   5699  193690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : Net_236/main_6
Capture Clock  : Net_236/clock_0
Path slack     : 193691p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q  macrocell42   1250   1250  189693  RISE       1
Net_236/main_6         macrocell36   4447   5697  193691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : Net_236/main_5
Capture Clock  : Net_236/clock_0
Path slack     : 193844p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q  macrocell41   1250   1250  189571  RISE       1
Net_236/main_5         macrocell36   4295   5545  193844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : Net_236/main_2
Capture Clock  : Net_236/clock_0
Path slack     : 193875p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q  macrocell38   1250   1250  193875  RISE       1
Net_236/main_2         macrocell36   4263   5513  193875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_236/q
Path End       : Net_236/main_0
Capture Clock  : Net_236/clock_0
Path slack     : 193958p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_236/q       macrocell36   1250   1250  193958  RISE       1
Net_236/main_0  macrocell36   4181   5431  193958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_7\/main_6
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 194005p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell43   1250   1250  188367  RISE       1
\FreqDiv_1:count_7\/main_6  macrocell39   4133   5383  194005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_6\/main_6
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 194005p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell43   1250   1250  188367  RISE       1
\FreqDiv_1:count_6\/main_6  macrocell40   4133   5383  194005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_2\/main_6
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 194005p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell43   1250   1250  188367  RISE       1
\FreqDiv_1:count_2\/main_6  macrocell44   4133   5383  194005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_8\/main_6
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 194022p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell43   1250   1250  188367  RISE       1
\FreqDiv_1:count_8\/main_6  macrocell38   4116   5366  194022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_5\/main_6
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 194022p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell43   1250   1250  188367  RISE       1
\FreqDiv_1:count_5\/main_6  macrocell41   4116   5366  194022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_4\/main_6
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 194022p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q       macrocell43   1250   1250  188367  RISE       1
\FreqDiv_1:count_4\/main_6  macrocell42   4116   5366  194022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_7\/main_3
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 194628p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell40   1250   1250  189264  RISE       1
\FreqDiv_1:count_7\/main_3  macrocell39   3511   4761  194628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_6\/main_3
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 194628p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell40   1250   1250  189264  RISE       1
\FreqDiv_1:count_6\/main_3  macrocell40   3511   4761  194628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_2\/main_3
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 194628p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell40   1250   1250  189264  RISE       1
\FreqDiv_1:count_2\/main_3  macrocell44   3511   4761  194628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_8\/main_3
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 194920p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell40   1250   1250  189264  RISE       1
\FreqDiv_1:count_8\/main_3  macrocell38   3219   4469  194920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_5\/main_3
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 194920p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell40   1250   1250  189264  RISE       1
\FreqDiv_1:count_5\/main_3  macrocell41   3219   4469  194920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_6\/q
Path End       : \FreqDiv_1:count_4\/main_3
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 194920p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_6\/q       macrocell40   1250   1250  189264  RISE       1
\FreqDiv_1:count_4\/main_3  macrocell42   3219   4469  194920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_7\/main_4
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 195223p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell41   1250   1250  189571  RISE       1
\FreqDiv_1:count_7\/main_4  macrocell39   2916   4166  195223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_6\/main_4
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 195223p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell41   1250   1250  189571  RISE       1
\FreqDiv_1:count_6\/main_4  macrocell40   2916   4166  195223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_2\/main_4
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 195223p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell41   1250   1250  189571  RISE       1
\FreqDiv_1:count_2\/main_4  macrocell44   2916   4166  195223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_8\/main_4
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 195226p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell41   1250   1250  189571  RISE       1
\FreqDiv_1:count_8\/main_4  macrocell38   2912   4162  195226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_5\/main_4
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 195226p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell41   1250   1250  189571  RISE       1
\FreqDiv_1:count_5\/main_4  macrocell41   2912   4162  195226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_4\/main_4
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 195226p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_5\/q       macrocell41   1250   1250  189571  RISE       1
\FreqDiv_1:count_4\/main_4  macrocell42   2912   4162  195226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_7\/main_2
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 195340p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell39   1250   1250  189686  RISE       1
\FreqDiv_1:count_7\/main_2  macrocell39   2798   4048  195340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_6\/main_2
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 195340p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell39   1250   1250  189686  RISE       1
\FreqDiv_1:count_6\/main_2  macrocell40   2798   4048  195340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_2\/main_2
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 195340p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell39   1250   1250  189686  RISE       1
\FreqDiv_1:count_2\/main_2  macrocell44   2798   4048  195340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_8\/main_2
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 195341p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell39   1250   1250  189686  RISE       1
\FreqDiv_1:count_8\/main_2  macrocell38   2797   4047  195341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_5\/main_2
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 195341p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell39   1250   1250  189686  RISE       1
\FreqDiv_1:count_5\/main_2  macrocell41   2797   4047  195341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_7\/q
Path End       : \FreqDiv_1:count_4\/main_2
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 195341p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_7\/q       macrocell39   1250   1250  189686  RISE       1
\FreqDiv_1:count_4\/main_2  macrocell42   2797   4047  195341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_8\/main_5
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 195348p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell42   1250   1250  189693  RISE       1
\FreqDiv_1:count_8\/main_5  macrocell38   2790   4040  195348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_5\/main_5
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 195348p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell42   1250   1250  189693  RISE       1
\FreqDiv_1:count_5\/main_5  macrocell41   2790   4040  195348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_4\/main_5
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 195348p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell42   1250   1250  189693  RISE       1
\FreqDiv_1:count_4\/main_5  macrocell42   2790   4040  195348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_7\/main_5
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 195352p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell42   1250   1250  189693  RISE       1
\FreqDiv_1:count_7\/main_5  macrocell39   2787   4037  195352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_6\/main_5
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 195352p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell42   1250   1250  189693  RISE       1
\FreqDiv_1:count_6\/main_5  macrocell40   2787   4037  195352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_2\/main_5
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 195352p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_4\/q       macrocell42   1250   1250  189693  RISE       1
\FreqDiv_1:count_2\/main_5  macrocell44   2787   4037  195352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_8\/main_0
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 195352p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  193690  RISE       1
\FreqDiv_1:count_8\/main_0    macrocell38   2786   4036  195352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_5\/main_0
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 195352p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  193690  RISE       1
\FreqDiv_1:count_5\/main_0    macrocell41   2786   4036  195352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_4\/main_0
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 195352p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  193690  RISE       1
\FreqDiv_1:count_4\/main_0    macrocell42   2786   4036  195352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_7\/main_0
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 195357p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  193690  RISE       1
\FreqDiv_1:count_7\/main_0    macrocell39   2781   4031  195357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_6\/main_0
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 195357p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  193690  RISE       1
\FreqDiv_1:count_6\/main_0    macrocell40   2781   4031  195357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_2\/main_0
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 195357p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell37   1250   1250  193690  RISE       1
\FreqDiv_1:count_2\/main_0    macrocell44   2781   4031  195357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_236/main_10
Capture Clock  : Net_236/clock_0
Path slack     : 195509p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q  macrocell46   1250   1250  187477  RISE       1
Net_236/main_10        macrocell36   2629   3879  195509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_3\/main_3
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 195509p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell46   1250   1250  187477  RISE       1
\FreqDiv_1:count_3\/main_3  macrocell43   2629   3879  195509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_1\/main_1
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 195509p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                                macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_0\/q       macrocell46   1250   1250  187477  RISE       1
\FreqDiv_1:count_1\/main_1  macrocell45   2629   3879  195509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : Net_236/main_9
Capture Clock  : Net_236/clock_0
Path slack     : 195517p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q  macrocell45   1250   1250  187720  RISE       1
Net_236/main_9         macrocell36   2621   3871  195517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_3\/main_2
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 195517p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                                macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_1\/q       macrocell45   1250   1250  187720  RISE       1
\FreqDiv_1:count_3\/main_2  macrocell43   2621   3871  195517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_8\/main_1
Capture Clock  : \FreqDiv_1:count_8\/clock_0
Path slack     : 195541p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell38   1250   1250  193875  RISE       1
\FreqDiv_1:count_8\/main_1  macrocell38   2598   3848  195541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_5\/main_1
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 195541p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell38   1250   1250  193875  RISE       1
\FreqDiv_1:count_5\/main_1  macrocell41   2598   3848  195541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                                macrocell41         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_4\/main_1
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 195541p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell38   1250   1250  193875  RISE       1
\FreqDiv_1:count_4\/main_1  macrocell42   2598   3848  195541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                                macrocell42         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_7\/main_1
Capture Clock  : \FreqDiv_1:count_7\/clock_0
Path slack     : 195543p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell38   1250   1250  193875  RISE       1
\FreqDiv_1:count_7\/main_1  macrocell39   2596   3846  195543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_7\/clock_0                                macrocell39         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_6\/main_1
Capture Clock  : \FreqDiv_1:count_6\/clock_0
Path slack     : 195543p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell38   1250   1250  193875  RISE       1
\FreqDiv_1:count_6\/main_1  macrocell40   2596   3846  195543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_6\/clock_0                                macrocell40         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_8\/q
Path End       : \FreqDiv_1:count_2\/main_1
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 195543p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_8\/clock_0                                macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_8\/q       macrocell38   1250   1250  193875  RISE       1
\FreqDiv_1:count_2\/main_1  macrocell44   2596   3846  195543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : Net_236/main_7
Capture Clock  : Net_236/clock_0
Path slack     : 195828p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   202899
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 199389

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                                macrocell43         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\FreqDiv_1:count_3\/q  macrocell43   1250   1250  188367  RISE       1
Net_236/main_7         macrocell36   2310   3560  195828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_236/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_2\/q
Path End       : \BluetoothUART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \BluetoothUART:BUART:sRX:RxBitCounter\/clock
Path slack     : 6487732p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -5360
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6500075

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12343
-------------------------------------   ----- 
End-of-path arrival time (ps)           12343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_2\/q            macrocell25   1250   1250  6487732  RISE       1
\BluetoothUART:BUART:rx_counter_load\/main_3  macrocell6    5430   6680  6487732  RISE       1
\BluetoothUART:BUART:rx_counter_load\/q       macrocell6    3350  10030  6487732  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/load   count7cell    2313  12343  6487732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_0\/q
Path End       : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6488072p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -6190
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6499245

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11173
-------------------------------------   ----- 
End-of-path arrival time (ps)           11173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_0\/q                      macrocell18     1250   1250  6488072  RISE       1
\BluetoothUART:BUART:counter_load_not\/main_1           macrocell3      4281   5531  6488072  RISE       1
\BluetoothUART:BUART:counter_load_not\/q                macrocell3      3350   8881  6488072  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  11173  6488072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:pollcount_0\/q
Path End       : \BluetoothUART:BUART:rx_state_0\/main_9
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6489418p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12507
-------------------------------------   ----- 
End-of-path arrival time (ps)           12507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:pollcount_0\/q      macrocell30   1250   1250  6484402  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_9  macrocell22  11257  12507  6489418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:pollcount_0\/q
Path End       : \BluetoothUART:BUART:rx_status_3\/main_6
Capture Clock  : \BluetoothUART:BUART:rx_status_3\/clock_0
Path slack     : 6489418p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12507
-------------------------------------   ----- 
End-of-path arrival time (ps)           12507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:pollcount_0\/q       macrocell30   1250   1250  6484402  RISE       1
\BluetoothUART:BUART:rx_status_3\/main_6  macrocell31  11257  12507  6489418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \BluetoothUART:BUART:sTX:TxSts\/status_0
Capture Clock  : \BluetoothUART:BUART:sTX:TxSts\/clock
Path slack     : 6489683p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                    -500
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6504935

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15252
-------------------------------------   ----- 
End-of-path arrival time (ps)           15252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  6489683  RISE       1
\BluetoothUART:BUART:tx_status_0\/main_3                 macrocell4      5397   8977  6489683  RISE       1
\BluetoothUART:BUART:tx_status_0\/q                      macrocell4      3350  12327  6489683  RISE       1
\BluetoothUART:BUART:sTX:TxSts\/status_0                 statusicell1    2925  15252  6489683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:TxSts\/clock                      statusicell1        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:pollcount_1\/q
Path End       : \BluetoothUART:BUART:rx_state_0\/main_8
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6491595p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10330
-------------------------------------   ----- 
End-of-path arrival time (ps)           10330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:pollcount_1\/q      macrocell29   1250   1250  6486569  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_8  macrocell22   9080  10330  6491595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:pollcount_1\/q
Path End       : \BluetoothUART:BUART:rx_status_3\/main_5
Capture Clock  : \BluetoothUART:BUART:rx_status_3\/clock_0
Path slack     : 6491595p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10330
-------------------------------------   ----- 
End-of-path arrival time (ps)           10330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:pollcount_1\/q       macrocell29   1250   1250  6486569  RISE       1
\BluetoothUART:BUART:rx_status_3\/main_5  macrocell31   9080  10330  6491595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \BluetoothUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6492230p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6499425

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7195
-------------------------------------   ---- 
End-of-path arrival time (ps)           7195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q         macrocell21     1250   1250  6488853  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5945   7195  6492230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:pollcount_0\/q
Path End       : \BluetoothUART:BUART:pollcount_0\/main_5
Capture Clock  : \BluetoothUART:BUART:pollcount_0\/clock_0
Path slack     : 6492489p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:pollcount_0\/q       macrocell30   1250   1250  6484402  RISE       1
\BluetoothUART:BUART:pollcount_0\/main_5  macrocell30   8186   9436  6492489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_bitclk_enable\/q
Path End       : \BluetoothUART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \BluetoothUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6492811p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6499425

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6614
-------------------------------------   ---- 
End-of-path arrival time (ps)           6614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  6492811  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5364   6614  6492811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \BluetoothUART:BUART:tx_state_0\/main_3
Capture Clock  : \BluetoothUART:BUART:tx_state_0\/clock_0
Path slack     : 6492948p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8977
-------------------------------------   ---- 
End-of-path arrival time (ps)           8977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  6489683  RISE       1
\BluetoothUART:BUART:tx_state_0\/main_3                  macrocell18     5397   8977  6492948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_1\/q
Path End       : \BluetoothUART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \BluetoothUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6493097p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6499425

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6328
-------------------------------------   ---- 
End-of-path arrival time (ps)           6328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_1\/q                macrocell17     1250   1250  6488765  RISE       1
\BluetoothUART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5078   6328  6493097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \BluetoothUART:BUART:sRX:RxSts\/status_4
Capture Clock  : \BluetoothUART:BUART:sRX:RxSts\/clock
Path slack     : 6493504p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                    -500
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6504935

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11431
-------------------------------------   ----- 
End-of-path arrival time (ps)           11431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  6493504  RISE       1
\BluetoothUART:BUART:rx_status_4\/main_1                 macrocell8      2260   5840  6493504  RISE       1
\BluetoothUART:BUART:rx_status_4\/q                      macrocell8      3350   9190  6493504  RISE       1
\BluetoothUART:BUART:sRX:RxSts\/status_4                 statusicell2    2241  11431  6493504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxSts\/clock                      statusicell2        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:pollcount_0\/q
Path End       : \BluetoothUART:BUART:pollcount_1\/main_5
Capture Clock  : \BluetoothUART:BUART:pollcount_1\/clock_0
Path slack     : 6493984p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7941
-------------------------------------   ---- 
End-of-path arrival time (ps)           7941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:pollcount_0\/q       macrocell30   1250   1250  6484402  RISE       1
\BluetoothUART:BUART:pollcount_1\/main_5  macrocell29   6691   7941  6493984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BluetoothUART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \BluetoothUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6494252p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6499425

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6489762  RISE       1
\BluetoothUART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4983   5173  6494252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \BluetoothUART:BUART:txn\/main_3
Capture Clock  : \BluetoothUART:BUART:txn\/clock_0
Path slack     : 6494665p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7260
-------------------------------------   ---- 
End-of-path arrival time (ps)           7260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  6494665  RISE       1
\BluetoothUART:BUART:txn\/main_3                macrocell16     2890   7260  6494665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:txn\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:rx_load_fifo\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_load_fifo\/clock_0
Path slack     : 6494714p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7211
-------------------------------------   ---- 
End-of-path arrival time (ps)           7211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q  macrocell21   1250   1250  6488853  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/main_0  macrocell23   5961   7211  6494714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:rx_state_2\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6494714p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7211
-------------------------------------   ---- 
End-of-path arrival time (ps)           7211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q  macrocell21   1250   1250  6488853  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_0    macrocell25   5961   7211  6494714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:rx_state_0\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6494722p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7203
-------------------------------------   ---- 
End-of-path arrival time (ps)           7203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q  macrocell21   1250   1250  6488853  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_0    macrocell22   5953   7203  6494722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:rx_state_3\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_state_3\/clock_0
Path slack     : 6494722p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7203
-------------------------------------   ---- 
End-of-path arrival time (ps)           7203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q  macrocell21   1250   1250  6488853  RISE       1
\BluetoothUART:BUART:rx_state_3\/main_0    macrocell24   5953   7203  6494722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6494722p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7203
-------------------------------------   ---- 
End-of-path arrival time (ps)           7203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q        macrocell21   1250   1250  6488853  RISE       1
\BluetoothUART:BUART:rx_state_stop1_reg\/main_0  macrocell28   5953   7203  6494722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_stop1_reg\/clock_0           macrocell28         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:rx_status_3\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_status_3\/clock_0
Path slack     : 6494722p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7203
-------------------------------------   ---- 
End-of-path arrival time (ps)           7203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q  macrocell21   1250   1250  6488853  RISE       1
\BluetoothUART:BUART:rx_status_3\/main_0   macrocell31   5953   7203  6494722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_bitclk_enable\/q
Path End       : \BluetoothUART:BUART:rx_state_0\/main_2
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6494790p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  6492811  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_2   macrocell22   5885   7135  6494790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_bitclk_enable\/q
Path End       : \BluetoothUART:BUART:rx_state_3\/main_2
Capture Clock  : \BluetoothUART:BUART:rx_state_3\/clock_0
Path slack     : 6494790p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  6492811  RISE       1
\BluetoothUART:BUART:rx_state_3\/main_2   macrocell24   5885   7135  6494790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_bitclk_enable\/q
Path End       : \BluetoothUART:BUART:rx_status_3\/main_2
Capture Clock  : \BluetoothUART:BUART:rx_status_3\/clock_0
Path slack     : 6494790p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  6492811  RISE       1
\BluetoothUART:BUART:rx_status_3\/main_2  macrocell31   5885   7135  6494790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_bitclk_enable\/q
Path End       : \BluetoothUART:BUART:rx_load_fifo\/main_2
Capture Clock  : \BluetoothUART:BUART:rx_load_fifo\/clock_0
Path slack     : 6494791p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  6492811  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/main_2  macrocell23   5884   7134  6494791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_bitclk_enable\/q
Path End       : \BluetoothUART:BUART:rx_state_2\/main_2
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6494791p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  6492811  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_2   macrocell25   5884   7134  6494791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_2\/q
Path End       : \BluetoothUART:BUART:rx_load_fifo\/main_4
Capture Clock  : \BluetoothUART:BUART:rx_load_fifo\/clock_0
Path slack     : 6494791p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_2\/q         macrocell25   1250   1250  6487732  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/main_4  macrocell23   5884   7134  6494791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_2\/q
Path End       : \BluetoothUART:BUART:rx_state_2\/main_4
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6494791p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_2\/q       macrocell25   1250   1250  6487732  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_4  macrocell25   5884   7134  6494791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_3\/q
Path End       : \BluetoothUART:BUART:rx_state_0\/main_3
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6494889p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7036
-------------------------------------   ---- 
End-of-path arrival time (ps)           7036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_3\/q       macrocell24   1250   1250  6487860  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_3  macrocell22   5786   7036  6494889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_3\/q
Path End       : \BluetoothUART:BUART:rx_state_3\/main_3
Capture Clock  : \BluetoothUART:BUART:rx_state_3\/clock_0
Path slack     : 6494889p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7036
-------------------------------------   ---- 
End-of-path arrival time (ps)           7036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_3\/q       macrocell24   1250   1250  6487860  RISE       1
\BluetoothUART:BUART:rx_state_3\/main_3  macrocell24   5786   7036  6494889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_3\/q
Path End       : \BluetoothUART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \BluetoothUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6494889p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7036
-------------------------------------   ---- 
End-of-path arrival time (ps)           7036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_3\/q               macrocell24   1250   1250  6487860  RISE       1
\BluetoothUART:BUART:rx_state_stop1_reg\/main_2  macrocell28   5786   7036  6494889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_stop1_reg\/clock_0           macrocell28         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_3\/q
Path End       : \BluetoothUART:BUART:rx_status_3\/main_3
Capture Clock  : \BluetoothUART:BUART:rx_status_3\/clock_0
Path slack     : 6494889p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7036
-------------------------------------   ---- 
End-of-path arrival time (ps)           7036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_3\/q        macrocell24   1250   1250  6487860  RISE       1
\BluetoothUART:BUART:rx_status_3\/main_3  macrocell31   5786   7036  6494889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_0\/q
Path End       : \BluetoothUART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \BluetoothUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6494967p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6499425

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_0\/q                macrocell18     1250   1250  6488072  RISE       1
\BluetoothUART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3208   4458  6494967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_0\/q
Path End       : \BluetoothUART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \BluetoothUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6495161p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6499425

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_0\/q                macrocell22     1250   1250  6489256  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3014   4264  6495161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_2\/q
Path End       : \BluetoothUART:BUART:rx_count7_bit8_wire\/main_3
Capture Clock  : \BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6495245p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_2\/q                macrocell25   1250   1250  6487732  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/main_3  macrocell26   5430   6680  6495245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_3\/q
Path End       : \BluetoothUART:BUART:rx_count7_bit8_wire\/main_2
Capture Clock  : \BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6495373p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_3\/q                macrocell24   1250   1250  6487860  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/main_2  macrocell26   5302   6552  6495373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \BluetoothUART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \BluetoothUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6495459p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6490387  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/main_2   macrocell27   4525   6465  6495459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \BluetoothUART:BUART:pollcount_1\/main_2
Capture Clock  : \BluetoothUART:BUART:pollcount_1\/clock_0
Path slack     : 6495459p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6490387  RISE       1
\BluetoothUART:BUART:pollcount_1\/main_2        macrocell29   4525   6465  6495459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \BluetoothUART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \BluetoothUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6495464p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6490390  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/main_1   macrocell27   4521   6461  6495464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \BluetoothUART:BUART:pollcount_1\/main_1
Capture Clock  : \BluetoothUART:BUART:pollcount_1\/clock_0
Path slack     : 6495464p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6490390  RISE       1
\BluetoothUART:BUART:pollcount_1\/main_1        macrocell29   4521   6461  6495464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_3
Path End       : \BluetoothUART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6495472p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6490392  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/main_0   macrocell27   4513   6453  6495472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_3
Path End       : \BluetoothUART:BUART:pollcount_1\/main_0
Capture Clock  : \BluetoothUART:BUART:pollcount_1\/clock_0
Path slack     : 6495472p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6490392  RISE       1
\BluetoothUART:BUART:pollcount_1\/main_0        macrocell29   4513   6453  6495472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_count7_bit8_wire\/q
Path End       : \BluetoothUART:BUART:rx_bitclk_enable\/main_4
Capture Clock  : \BluetoothUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6495566p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_count7_bit8_wire\/q    macrocell26   1250   1250  6490639  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/main_4  macrocell27   5109   6359  6495566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_count7_bit8_wire\/q
Path End       : \BluetoothUART:BUART:pollcount_1\/main_3
Capture Clock  : \BluetoothUART:BUART:pollcount_1\/clock_0
Path slack     : 6495566p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6359
-------------------------------------   ---- 
End-of-path arrival time (ps)           6359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_count7_bit8_wire\/q  macrocell26   1250   1250  6490639  RISE       1
\BluetoothUART:BUART:pollcount_1\/main_3     macrocell29   5109   6359  6495566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_count7_bit8_wire\/q
Path End       : \BluetoothUART:BUART:pollcount_0\/main_4
Capture Clock  : \BluetoothUART:BUART:pollcount_0\/clock_0
Path slack     : 6495568p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_count7_bit8_wire\/q  macrocell26   1250   1250  6490639  RISE       1
\BluetoothUART:BUART:pollcount_0\/main_4     macrocell30   5107   6357  6495568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BluetoothUART:BUART:rx_state_0\/main_5
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6495651p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6274
-------------------------------------   ---- 
End-of-path arrival time (ps)           6274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6495651  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_5         macrocell22   4334   6274  6495651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BluetoothUART:BUART:rx_state_3\/main_5
Capture Clock  : \BluetoothUART:BUART:rx_state_3\/clock_0
Path slack     : 6495651p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6274
-------------------------------------   ---- 
End-of-path arrival time (ps)           6274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6495651  RISE       1
\BluetoothUART:BUART:rx_state_3\/main_5         macrocell24   4334   6274  6495651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_1\/q
Path End       : \BluetoothUART:BUART:tx_state_0\/main_0
Capture Clock  : \BluetoothUART:BUART:tx_state_0\/clock_0
Path slack     : 6495845p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_1\/q       macrocell17   1250   1250  6488765  RISE       1
\BluetoothUART:BUART:tx_state_0\/main_0  macrocell18   4830   6080  6495845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_count7_bit8_wire\/q
Path End       : \BluetoothUART:BUART:rx_state_0\/main_7
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6496057p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_count7_bit8_wire\/q  macrocell26   1250   1250  6490639  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_7      macrocell22   4618   5868  6496057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_count7_bit8_wire\/q
Path End       : \BluetoothUART:BUART:rx_state_3\/main_7
Capture Clock  : \BluetoothUART:BUART:rx_state_3\/clock_0
Path slack     : 6496057p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_count7_bit8_wire\/q  macrocell26   1250   1250  6490639  RISE       1
\BluetoothUART:BUART:rx_state_3\/main_7      macrocell24   4618   5868  6496057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BluetoothUART:BUART:rx_load_fifo\/main_5
Capture Clock  : \BluetoothUART:BUART:rx_load_fifo\/clock_0
Path slack     : 6496188p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6495651  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/main_5       macrocell23   3797   5737  6496188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_6
Path End       : \BluetoothUART:BUART:rx_state_2\/main_5
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6496188p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  6495651  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_5         macrocell25   3797   5737  6496188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_bitclk\/q
Path End       : \BluetoothUART:BUART:tx_state_0\/main_5
Capture Clock  : \BluetoothUART:BUART:tx_state_0\/clock_0
Path slack     : 6496239p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_bitclk\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_bitclk\/q        macrocell20   1250   1250  6496239  RISE       1
\BluetoothUART:BUART:tx_state_0\/main_5  macrocell18   4436   5686  6496239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_ctrl_mark_last\/q
Path End       : \BluetoothUART:BUART:rx_count7_bit8_wire\/main_0
Capture Clock  : \BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6496367p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5558
-------------------------------------   ---- 
End-of-path arrival time (ps)           5558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_ctrl_mark_last\/clock_0            macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_ctrl_mark_last\/q         macrocell21   1250   1250  6488853  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/main_0  macrocell26   4308   5558  6496367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_2\/q
Path End       : \BluetoothUART:BUART:tx_state_0\/main_4
Capture Clock  : \BluetoothUART:BUART:tx_state_0\/clock_0
Path slack     : 6496372p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_2\/q       macrocell19   1250   1250  6489447  RISE       1
\BluetoothUART:BUART:tx_state_0\/main_4  macrocell18   4303   5553  6496372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_3\/q
Path End       : \BluetoothUART:BUART:rx_load_fifo\/main_3
Capture Clock  : \BluetoothUART:BUART:rx_load_fifo\/clock_0
Path slack     : 6496373p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_3\/q         macrocell24   1250   1250  6487860  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/main_3  macrocell23   4302   5552  6496373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_3\/q
Path End       : \BluetoothUART:BUART:rx_state_2\/main_3
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6496373p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5552
-------------------------------------   ---- 
End-of-path arrival time (ps)           5552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_3\/q       macrocell24   1250   1250  6487860  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_3  macrocell25   4302   5552  6496373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_0\/q
Path End       : \BluetoothUART:BUART:tx_state_2\/main_1
Capture Clock  : \BluetoothUART:BUART:tx_state_2\/clock_0
Path slack     : 6496393p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_0\/q       macrocell18   1250   1250  6488072  RISE       1
\BluetoothUART:BUART:tx_state_2\/main_1  macrocell19   4281   5531  6496393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_0\/q
Path End       : \BluetoothUART:BUART:tx_bitclk\/main_1
Capture Clock  : \BluetoothUART:BUART:tx_bitclk\/clock_0
Path slack     : 6496393p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_0\/q      macrocell18   1250   1250  6488072  RISE       1
\BluetoothUART:BUART:tx_bitclk\/main_1  macrocell20   4281   5531  6496393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_bitclk\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_0\/q
Path End       : \BluetoothUART:BUART:txn\/main_2
Capture Clock  : \BluetoothUART:BUART:txn\/clock_0
Path slack     : 6496413p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_0\/q  macrocell18   1250   1250  6488072  RISE       1
\BluetoothUART:BUART:txn\/main_2    macrocell16   4261   5511  6496413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:txn\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_0\/q
Path End       : \BluetoothUART:BUART:tx_state_1\/main_1
Capture Clock  : \BluetoothUART:BUART:tx_state_1\/clock_0
Path slack     : 6496413p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_0\/q       macrocell18   1250   1250  6488072  RISE       1
\BluetoothUART:BUART:tx_state_1\/main_1  macrocell17   4261   5511  6496413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_1
Path End       : \BluetoothUART:BUART:pollcount_0\/main_2
Capture Clock  : \BluetoothUART:BUART:pollcount_0\/clock_0
Path slack     : 6496419p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  6490387  RISE       1
\BluetoothUART:BUART:pollcount_0\/main_2        macrocell30   3566   5506  6496419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_3
Path End       : \BluetoothUART:BUART:pollcount_0\/main_0
Capture Clock  : \BluetoothUART:BUART:pollcount_0\/clock_0
Path slack     : 6496429p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  6490392  RISE       1
\BluetoothUART:BUART:pollcount_0\/main_0        macrocell30   3555   5495  6496429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_2
Path End       : \BluetoothUART:BUART:pollcount_0\/main_1
Capture Clock  : \BluetoothUART:BUART:pollcount_0\/clock_0
Path slack     : 6496434p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  6490390  RISE       1
\BluetoothUART:BUART:pollcount_0\/main_1        macrocell30   3551   5491  6496434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_1\/q
Path End       : \BluetoothUART:BUART:txn\/main_1
Capture Clock  : \BluetoothUART:BUART:txn\/clock_0
Path slack     : 6496506p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_1\/q  macrocell17   1250   1250  6488765  RISE       1
\BluetoothUART:BUART:txn\/main_1    macrocell16   4168   5418  6496506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:txn\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_1\/q
Path End       : \BluetoothUART:BUART:tx_state_1\/main_0
Capture Clock  : \BluetoothUART:BUART:tx_state_1\/clock_0
Path slack     : 6496506p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_1\/q       macrocell17   1250   1250  6488765  RISE       1
\BluetoothUART:BUART:tx_state_1\/main_0  macrocell17   4168   5418  6496506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_count7_bit8_wire\/q
Path End       : \BluetoothUART:BUART:rx_load_fifo\/main_7
Capture Clock  : \BluetoothUART:BUART:rx_load_fifo\/clock_0
Path slack     : 6496592p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_count7_bit8_wire\/q  macrocell26   1250   1250  6490639  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/main_7    macrocell23   4083   5333  6496592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_count7_bit8_wire\/q
Path End       : \BluetoothUART:BUART:rx_state_2\/main_7
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6496592p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_count7_bit8_wire\/q  macrocell26   1250   1250  6490639  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_7      macrocell25   4083   5333  6496592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_0
Path End       : \BluetoothUART:BUART:pollcount_0\/main_3
Capture Clock  : \BluetoothUART:BUART:pollcount_0\/clock_0
Path slack     : 6496737p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5187
-------------------------------------   ---- 
End-of-path arrival time (ps)           5187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  6491124  RISE       1
\BluetoothUART:BUART:pollcount_0\/main_3        macrocell30   3247   5187  6496737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_0
Path End       : \BluetoothUART:BUART:rx_bitclk_enable\/main_3
Capture Clock  : \BluetoothUART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6496739p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  6491124  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/main_3   macrocell27   3245   5185  6496739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_bitclk_enable\/clock_0             macrocell27         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_0\/q
Path End       : \BluetoothUART:BUART:rx_count7_bit8_wire\/main_1
Capture Clock  : \BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6496770p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_0\/q                macrocell22   1250   1250  6489256  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/main_1  macrocell26   3905   5155  6496770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BluetoothUART:BUART:rx_load_fifo\/main_6
Capture Clock  : \BluetoothUART:BUART:rx_load_fifo\/clock_0
Path slack     : 6496906p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6496906  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/main_6       macrocell23   3078   5018  6496906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BluetoothUART:BUART:rx_state_2\/main_6
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6496906p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6496906  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_6         macrocell25   3078   5018  6496906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BluetoothUART:BUART:rx_state_0\/main_6
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6496918p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6496906  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_6         macrocell22   3067   5007  6496918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/count_5
Path End       : \BluetoothUART:BUART:rx_state_3\/main_6
Capture Clock  : \BluetoothUART:BUART:rx_state_3\/clock_0
Path slack     : 6496918p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  6496906  RISE       1
\BluetoothUART:BUART:rx_state_3\/main_6         macrocell24   3067   5007  6496918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:pollcount_1\/q
Path End       : \BluetoothUART:BUART:pollcount_1\/main_4
Capture Clock  : \BluetoothUART:BUART:pollcount_1\/clock_0
Path slack     : 6496943p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4981
-------------------------------------   ---- 
End-of-path arrival time (ps)           4981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:pollcount_1\/q       macrocell29   1250   1250  6486569  RISE       1
\BluetoothUART:BUART:pollcount_1\/main_4  macrocell29   3731   4981  6496943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:pollcount_1\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BluetoothUART:BUART:tx_state_0\/main_2
Capture Clock  : \BluetoothUART:BUART:tx_state_0\/clock_0
Path slack     : 6496946p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6489762  RISE       1
\BluetoothUART:BUART:tx_state_0\/main_2               macrocell18     4789   4979  6496946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_last\/q
Path End       : \BluetoothUART:BUART:rx_state_2\/main_8
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6497030p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_last\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_last\/q          macrocell32   1250   1250  6497030  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_8  macrocell25   3644   4894  6497030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_load_fifo\/q
Path End       : \BluetoothUART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \BluetoothUART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6497051p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3130
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6502305

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_load_fifo\/q            macrocell23     1250   1250  6494636  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4004   5254  6497051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_2\/q
Path End       : \BluetoothUART:BUART:rx_state_0\/main_4
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6497073p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_2\/q       macrocell25   1250   1250  6487732  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_4  macrocell22   3602   4852  6497073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_2\/q
Path End       : \BluetoothUART:BUART:rx_state_3\/main_4
Capture Clock  : \BluetoothUART:BUART:rx_state_3\/clock_0
Path slack     : 6497073p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_2\/q       macrocell25   1250   1250  6487732  RISE       1
\BluetoothUART:BUART:rx_state_3\/main_4  macrocell24   3602   4852  6497073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_2\/q
Path End       : \BluetoothUART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \BluetoothUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6497073p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_2\/q               macrocell25   1250   1250  6487732  RISE       1
\BluetoothUART:BUART:rx_state_stop1_reg\/main_3  macrocell28   3602   4852  6497073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_stop1_reg\/clock_0           macrocell28         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_2\/q
Path End       : \BluetoothUART:BUART:rx_status_3\/main_4
Capture Clock  : \BluetoothUART:BUART:rx_status_3\/clock_0
Path slack     : 6497073p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_2\/q        macrocell25   1250   1250  6487732  RISE       1
\BluetoothUART:BUART:rx_status_3\/main_4  macrocell31   3602   4852  6497073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_1\/q
Path End       : \BluetoothUART:BUART:tx_state_2\/main_0
Capture Clock  : \BluetoothUART:BUART:tx_state_2\/clock_0
Path slack     : 6497087p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_1\/q       macrocell17   1250   1250  6488765  RISE       1
\BluetoothUART:BUART:tx_state_2\/main_0  macrocell19   3588   4838  6497087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_1\/q
Path End       : \BluetoothUART:BUART:tx_bitclk\/main_0
Capture Clock  : \BluetoothUART:BUART:tx_bitclk\/clock_0
Path slack     : 6497087p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_1\/q      macrocell17   1250   1250  6488765  RISE       1
\BluetoothUART:BUART:tx_bitclk\/main_0  macrocell20   3588   4838  6497087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_bitclk\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sRX:RxBitCounter\/tc
Path End       : \BluetoothUART:BUART:rx_count7_bit8_wire\/main_4
Capture Clock  : \BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6497553p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sRX:RxBitCounter\/tc         count7cell    2050   2050  6497553  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/main_4  macrocell26   2322   4372  6497553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_0\/q
Path End       : \BluetoothUART:BUART:rx_load_fifo\/main_1
Capture Clock  : \BluetoothUART:BUART:rx_load_fifo\/clock_0
Path slack     : 6497668p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_0\/q         macrocell22   1250   1250  6489256  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/main_1  macrocell23   3006   4256  6497668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_load_fifo\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_0\/q
Path End       : \BluetoothUART:BUART:rx_state_2\/main_1
Capture Clock  : \BluetoothUART:BUART:rx_state_2\/clock_0
Path slack     : 6497668p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_0\/q       macrocell22   1250   1250  6489256  RISE       1
\BluetoothUART:BUART:rx_state_2\/main_1  macrocell25   3006   4256  6497668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_2\/q
Path End       : \BluetoothUART:BUART:txn\/main_4
Capture Clock  : \BluetoothUART:BUART:txn\/clock_0
Path slack     : 6497769p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_2\/q  macrocell19   1250   1250  6489447  RISE       1
\BluetoothUART:BUART:txn\/main_4    macrocell16   2906   4156  6497769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:txn\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_2\/q
Path End       : \BluetoothUART:BUART:tx_state_1\/main_3
Capture Clock  : \BluetoothUART:BUART:tx_state_1\/clock_0
Path slack     : 6497769p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_2\/q       macrocell19   1250   1250  6489447  RISE       1
\BluetoothUART:BUART:tx_state_1\/main_3  macrocell17   2906   4156  6497769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_2\/q
Path End       : \BluetoothUART:BUART:tx_state_2\/main_3
Capture Clock  : \BluetoothUART:BUART:tx_state_2\/clock_0
Path slack     : 6497769p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_2\/q       macrocell19   1250   1250  6489447  RISE       1
\BluetoothUART:BUART:tx_state_2\/main_3  macrocell19   2906   4156  6497769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_2\/q
Path End       : \BluetoothUART:BUART:tx_bitclk\/main_3
Capture Clock  : \BluetoothUART:BUART:tx_bitclk\/clock_0
Path slack     : 6497769p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_2\/q      macrocell19   1250   1250  6489447  RISE       1
\BluetoothUART:BUART:tx_bitclk\/main_3  macrocell20   2906   4156  6497769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_bitclk\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_0\/q
Path End       : \BluetoothUART:BUART:rx_state_0\/main_1
Capture Clock  : \BluetoothUART:BUART:rx_state_0\/clock_0
Path slack     : 6497835p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4090
-------------------------------------   ---- 
End-of-path arrival time (ps)           4090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_0\/q       macrocell22   1250   1250  6489256  RISE       1
\BluetoothUART:BUART:rx_state_0\/main_1  macrocell22   2840   4090  6497835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_0\/q
Path End       : \BluetoothUART:BUART:rx_state_3\/main_1
Capture Clock  : \BluetoothUART:BUART:rx_state_3\/clock_0
Path slack     : 6497835p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4090
-------------------------------------   ---- 
End-of-path arrival time (ps)           4090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_0\/q       macrocell22   1250   1250  6489256  RISE       1
\BluetoothUART:BUART:rx_state_3\/main_1  macrocell24   2840   4090  6497835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_3\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_0\/q
Path End       : \BluetoothUART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \BluetoothUART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6497835p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4090
-------------------------------------   ---- 
End-of-path arrival time (ps)           4090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_0\/q               macrocell22   1250   1250  6489256  RISE       1
\BluetoothUART:BUART:rx_state_stop1_reg\/main_1  macrocell28   2840   4090  6497835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_stop1_reg\/clock_0           macrocell28         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_state_0\/q
Path End       : \BluetoothUART:BUART:rx_status_3\/main_1
Capture Clock  : \BluetoothUART:BUART:rx_status_3\/clock_0
Path slack     : 6497835p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4090
-------------------------------------   ---- 
End-of-path arrival time (ps)           4090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_state_0\/q        macrocell22   1250   1250  6489256  RISE       1
\BluetoothUART:BUART:rx_status_3\/main_1  macrocell31   2840   4090  6497835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_bitclk\/q
Path End       : \BluetoothUART:BUART:txn\/main_6
Capture Clock  : \BluetoothUART:BUART:txn\/clock_0
Path slack     : 6497870p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_bitclk\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_bitclk\/q  macrocell20   1250   1250  6496239  RISE       1
\BluetoothUART:BUART:txn\/main_6   macrocell16   2804   4054  6497870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:txn\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_bitclk\/q
Path End       : \BluetoothUART:BUART:tx_state_1\/main_5
Capture Clock  : \BluetoothUART:BUART:tx_state_1\/clock_0
Path slack     : 6497870p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_bitclk\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_bitclk\/q        macrocell20   1250   1250  6496239  RISE       1
\BluetoothUART:BUART:tx_state_1\/main_5  macrocell17   2804   4054  6497870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_bitclk\/q
Path End       : \BluetoothUART:BUART:tx_state_2\/main_5
Capture Clock  : \BluetoothUART:BUART:tx_state_2\/clock_0
Path slack     : 6497898p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_bitclk\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_bitclk\/q        macrocell20   1250   1250  6496239  RISE       1
\BluetoothUART:BUART:tx_state_2\/main_5  macrocell19   2777   4027  6497898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:txn\/q
Path End       : \BluetoothUART:BUART:txn\/main_0
Capture Clock  : \BluetoothUART:BUART:txn\/clock_0
Path slack     : 6498059p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:txn\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:txn\/q       macrocell16   1250   1250  6498059  RISE       1
\BluetoothUART:BUART:txn\/main_0  macrocell16   2616   3866  6498059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:txn\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BluetoothUART:BUART:tx_state_2\/main_2
Capture Clock  : \BluetoothUART:BUART:tx_state_2\/clock_0
Path slack     : 6498084p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6489762  RISE       1
\BluetoothUART:BUART:tx_state_2\/main_2               macrocell19     3651   3841  6498084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BluetoothUART:BUART:tx_bitclk\/main_2
Capture Clock  : \BluetoothUART:BUART:tx_bitclk\/clock_0
Path slack     : 6498084p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6489762  RISE       1
\BluetoothUART:BUART:tx_bitclk\/main_2                macrocell20     3651   3841  6498084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_bitclk\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_count7_bit8_wire\/q
Path End       : \BluetoothUART:BUART:rx_count7_bit8_wire\/main_5
Capture Clock  : \BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 6498376p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_count7_bit8_wire\/q       macrocell26   1250   1250  6490639  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/main_5  macrocell26   2299   3549  6498376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_count7_bit8_wire\/clock_0          macrocell26         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:tx_state_0\/q
Path End       : \BluetoothUART:BUART:tx_state_0\/main_1
Capture Clock  : \BluetoothUART:BUART:tx_state_0\/clock_0
Path slack     : 6498387p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:tx_state_0\/q       macrocell18   1250   1250  6488072  RISE       1
\BluetoothUART:BUART:tx_state_0\/main_1  macrocell18   2287   3537  6498387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_0\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \BluetoothUART:BUART:tx_state_1\/main_2
Capture Clock  : \BluetoothUART:BUART:tx_state_1\/clock_0
Path slack     : 6498605p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3320
-------------------------------------   ---- 
End-of-path arrival time (ps)           3320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  6489762  RISE       1
\BluetoothUART:BUART:tx_state_1\/main_2               macrocell17     3130   3320  6498605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \BluetoothUART:BUART:txn\/main_5
Capture Clock  : \BluetoothUART:BUART:txn\/clock_0
Path slack     : 6498945p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2980
-------------------------------------   ---- 
End-of-path arrival time (ps)           2980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6498945  RISE       1
\BluetoothUART:BUART:txn\/main_5                      macrocell16     2790   2980  6498945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:txn\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \BluetoothUART:BUART:tx_state_1\/main_4
Capture Clock  : \BluetoothUART:BUART:tx_state_1\/clock_0
Path slack     : 6498945p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2980
-------------------------------------   ---- 
End-of-path arrival time (ps)           2980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6498945  RISE       1
\BluetoothUART:BUART:tx_state_1\/main_4               macrocell17     2790   2980  6498945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_1\/clock_0                   macrocell17         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \BluetoothUART:BUART:tx_state_2\/main_4
Capture Clock  : \BluetoothUART:BUART:tx_state_2\/clock_0
Path slack     : 6498963p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6501925

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2962
-------------------------------------   ---- 
End-of-path arrival time (ps)           2962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  6498945  RISE       1
\BluetoothUART:BUART:tx_state_2\/main_4               macrocell19     2772   2962  6498963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:tx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BluetoothUART:BUART:rx_status_3\/q
Path End       : \BluetoothUART:BUART:sRX:RxSts\/status_3
Capture Clock  : \BluetoothUART:BUART:sRX:RxSts\/clock
Path slack     : 6499689p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (BluetoothUART_IntClock:R#1 vs. BluetoothUART_IntClock:R#2)   6505435
- Setup time                                                                    -500
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               6504935

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5245
-------------------------------------   ---- 
End-of-path arrival time (ps)           5245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:rx_status_3\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\BluetoothUART:BUART:rx_status_3\/q       macrocell31    1250   1250  6499689  RISE       1
\BluetoothUART:BUART:sRX:RxSts\/status_3  statusicell2   3995   5245  6499689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\BluetoothUART:BUART:sRX:RxSts\/clock                      statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

