

================================================================
== Vivado HLS Report for 'calcPerceptron'
================================================================
* Date:           Sun Jun 14 17:47:35 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        simple_perceptron
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.677 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    62763|    62763| 0.628 ms | 0.628 ms |  62763|  62763|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    62761|    62761|        47|          5|          1|  12544|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    169|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     20|     896|   1892|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    173|    -|
|Register         |        0|      -|     621|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     21|    1517|   2330|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      9|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+
    |                       Instance                      |                      Module                      | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+
    |calcPerceptron_CRTL_BUS_s_axi_U                      |calcPerceptron_CRTL_BUS_s_axi                     |        0|      0|   36|   40|    0|
    |calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1     |calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1     |        0|      2|  205|  390|    0|
    |calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U4     |calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1     |        0|      7|  277|  924|    0|
    |calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U2      |calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1      |        0|      3|  143|  321|    0|
    |calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U3  |calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1  |        0|      8|  235|  217|    0|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                |                                                  |        0|     20|  896| 1892|    0|
    +-----------------------------------------------------+--------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +---------------------------------------------------+------------------------------------------------+--------------+
    |                      Instance                     |                     Module                     |  Expression  |
    +---------------------------------------------------+------------------------------------------------+--------------+
    |calcPerceptron_mac_muladd_5ns_11ns_10ns_14_4_1_U5  |calcPerceptron_mac_muladd_5ns_11ns_10ns_14_4_1  | i0 * i1 + i2 |
    +---------------------------------------------------+------------------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln19_1_fu_210_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln19_fu_190_p2       |     +    |      0|  0|  19|          14|           1|
    |idx_fu_240_p2            |     +    |      0|  0|  14|          10|           1|
    |icmp_ln19_fu_184_p2      |   icmp   |      0|  0|  13|          14|          13|
    |icmp_ln21_fu_196_p2      |   icmp   |      0|  0|  13|          10|           9|
    |ifzero_fu_253_p2         |   icmp   |      0|  0|  13|          10|           9|
    |select_ln22_1_fu_202_p3  |  select  |      0|  0|  10|           1|           1|
    |select_ln22_2_fu_216_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln22_fu_245_p3    |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln24_fu_265_p2       |    xor   |      0|  0|  33|          32|          33|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 169|          99|          76|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter9                  |   9|          2|    1|          2|
    |ap_phi_mux_idx_0_phi_fu_158_p4           |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_124_p4  |   9|          2|   14|         28|
    |ap_phi_mux_j_0_phi_fu_135_p4             |   9|          2|    5|         10|
    |ap_phi_mux_sum_1_phi_fu_146_p4           |   9|          2|   32|         64|
    |grp_fu_165_p0                            |  21|          4|   32|        128|
    |grp_fu_165_p1                            |  21|          4|   32|        128|
    |idx_0_reg_154                            |   9|          2|   10|         20|
    |indvar_flatten_reg_120                   |   9|          2|   14|         28|
    |j_0_reg_131                              |   9|          2|    5|         10|
    |res_WEN_A                                |   9|          2|    4|          8|
    |sum_1_reg_142                            |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 173|         36|  192|        518|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln19_reg_289                     |  14|   0|   14|          0|
    |ap_CS_fsm                            |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |b_load_reg_371                       |  32|   0|   32|          0|
    |icmp_ln19_reg_285                    |   1|   0|    1|          0|
    |icmp_ln21_reg_294                    |   1|   0|    1|          0|
    |icmp_ln21_reg_294_pp0_iter1_reg      |   1|   0|    1|          0|
    |idx_0_reg_154                        |  10|   0|   10|          0|
    |idx_reg_341                          |  10|   0|   10|          0|
    |idx_reg_341_pp0_iter1_reg            |  10|   0|   10|          0|
    |ifzero_reg_357                       |   1|   0|    1|          0|
    |indvar_flatten_reg_120               |  14|   0|   14|          0|
    |j_0_reg_131                          |   5|   0|    5|          0|
    |select_ln22_1_reg_299                |  10|   0|   10|          0|
    |select_ln22_2_reg_305                |   5|   0|    5|          0|
    |select_ln22_2_reg_305_pp0_iter1_reg  |   5|   0|    5|          0|
    |sum_1_reg_142                        |  32|   0|   32|          0|
    |sum_reg_376                          |  32|   0|   32|          0|
    |tmp_1_reg_402                        |  32|   0|   32|          0|
    |tmp_3_reg_397                        |  32|   0|   32|          0|
    |tmp_5_reg_347                        |  32|   0|   32|          0|
    |tmp_i_i_reg_392                      |  32|   0|   32|          0|
    |tmp_reg_382                          |  32|   0|   32|          0|
    |w_load_reg_336                       |  32|   0|   32|          0|
    |x_load_reg_321                       |  32|   0|   32|          0|
    |zext_ln24_reg_361                    |   5|   0|   64|         59|
    |icmp_ln19_reg_285                    |  64|  32|    1|          0|
    |ifzero_reg_357                       |  64|  32|    1|          0|
    |zext_ln24_reg_361                    |  64|  32|   64|         59|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 621|  96|  554|        118|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |    CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |    CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |    CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |    CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |    CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |    CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |    CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |    CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |    CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |    CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |    CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |    CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |    CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |    CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |    CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |    CRTL_BUS    |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |    CRTL_BUS    |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | calcPerceptron | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | calcPerceptron | return value |
|interrupt               | out |    1| ap_ctrl_hs | calcPerceptron | return value |
|x_Addr_A                | out |   32|    bram    |        x       |     array    |
|x_EN_A                  | out |    1|    bram    |        x       |     array    |
|x_WEN_A                 | out |    4|    bram    |        x       |     array    |
|x_Din_A                 | out |   32|    bram    |        x       |     array    |
|x_Dout_A                |  in |   32|    bram    |        x       |     array    |
|x_Clk_A                 | out |    1|    bram    |        x       |     array    |
|x_Rst_A                 | out |    1|    bram    |        x       |     array    |
|w_Addr_A                | out |   32|    bram    |        w       |     array    |
|w_EN_A                  | out |    1|    bram    |        w       |     array    |
|w_WEN_A                 | out |    4|    bram    |        w       |     array    |
|w_Din_A                 | out |   32|    bram    |        w       |     array    |
|w_Dout_A                |  in |   32|    bram    |        w       |     array    |
|w_Clk_A                 | out |    1|    bram    |        w       |     array    |
|w_Rst_A                 | out |    1|    bram    |        w       |     array    |
|b_Addr_A                | out |   32|    bram    |        b       |     array    |
|b_EN_A                  | out |    1|    bram    |        b       |     array    |
|b_WEN_A                 | out |    4|    bram    |        b       |     array    |
|b_Din_A                 | out |   32|    bram    |        b       |     array    |
|b_Dout_A                |  in |   32|    bram    |        b       |     array    |
|b_Clk_A                 | out |    1|    bram    |        b       |     array    |
|b_Rst_A                 | out |    1|    bram    |        b       |     array    |
|res_Addr_A              | out |   32|    bram    |       res      |     array    |
|res_EN_A                | out |    1|    bram    |       res      |     array    |
|res_WEN_A               | out |    4|    bram    |       res      |     array    |
|res_Din_A               | out |   32|    bram    |       res      |     array    |
|res_Dout_A              |  in |   32|    bram    |       res      |     array    |
|res_Clk_A               | out |    1|    bram    |       res      |     array    |
|res_Rst_A               | out |    1|    bram    |       res      |     array    |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 1
  Pipeline-0 : II = 5, D = 47, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 49 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 2 
49 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %x) nounwind, !map !84"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12544 x float]* %w) nounwind, !map !90"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %b) nounwind, !map !96"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %res) nounwind, !map !102"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @calcPerceptron_str) nounwind"   --->   Operation 54 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:5]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([784 x float]* %x, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:7]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([12544 x float]* %w, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:8]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x float]* %res, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:9]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x float]* %b, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [simple_perceptron/core.cpp:10]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader" [simple_perceptron/core.cpp:19]   --->   Operation 60 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.71>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %0 ], [ %add_ln19, %ifFalse ]" [simple_perceptron/core.cpp:19]   --->   Operation 61 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %0 ], [ %select_ln22_2, %ifFalse ]" [simple_perceptron/core.cpp:22]   --->   Operation 62 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ 0.000000e+00, %0 ], [ %sum, %ifFalse ]"   --->   Operation 63 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%idx_0 = phi i10 [ 0, %0 ], [ %idx, %ifFalse ]"   --->   Operation 64 'phi' 'idx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str40) nounwind"   --->   Operation 65 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.20ns)   --->   "%icmp_ln19 = icmp eq i14 %indvar_flatten, -3840" [simple_perceptron/core.cpp:19]   --->   Operation 66 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.81ns)   --->   "%add_ln19 = add i14 %indvar_flatten, 1" [simple_perceptron/core.cpp:19]   --->   Operation 67 'add' 'add_ln19' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %1, label %.preheader.preheader" [simple_perceptron/core.cpp:19]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.77ns)   --->   "%icmp_ln21 = icmp eq i10 %idx_0, -240" [simple_perceptron/core.cpp:21]   --->   Operation 69 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln19)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.68ns)   --->   "%select_ln22_1 = select i1 %icmp_ln21, i10 0, i10 %idx_0" [simple_perceptron/core.cpp:22]   --->   Operation 70 'select' 'select_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.78ns)   --->   "%add_ln19_1 = add i5 %j_0, 1" [simple_perceptron/core.cpp:19]   --->   Operation 71 'add' 'add_ln19_1' <Predicate = (!icmp_ln19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.21ns)   --->   "%select_ln22_2 = select i1 %icmp_ln21, i5 %add_ln19_1, i5 %j_0" [simple_perceptron/core.cpp:22]   --->   Operation 72 'select' 'select_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i5 %select_ln22_2 to i14" [simple_perceptron/core.cpp:22]   --->   Operation 73 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 74 [3/3] (1.05ns) (grouped into DSP with root node add_ln22)   --->   "%mul_ln22 = mul i14 %zext_ln22_2, 784" [simple_perceptron/core.cpp:22]   --->   Operation 74 'mul' 'mul_ln22' <Predicate = (!icmp_ln19)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i10 %select_ln22_1 to i64" [simple_perceptron/core.cpp:22]   --->   Operation 75 'zext' 'zext_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [784 x float]* %x, i64 0, i64 %zext_ln22" [simple_perceptron/core.cpp:22]   --->   Operation 76 'getelementptr' 'x_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%x_load = load float* %x_addr, align 4" [simple_perceptron/core.cpp:22]   --->   Operation 77 'load' 'x_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 78 [2/3] (1.05ns) (grouped into DSP with root node add_ln22)   --->   "%mul_ln22 = mul i14 %zext_ln22_2, 784" [simple_perceptron/core.cpp:22]   --->   Operation 78 'mul' 'mul_ln22' <Predicate = (!icmp_ln19)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/2] (3.25ns)   --->   "%x_load = load float* %x_addr, align 4" [simple_perceptron/core.cpp:22]   --->   Operation 79 'load' 'x_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 80 [1/3] (0.00ns) (grouped into DSP with root node add_ln22)   --->   "%mul_ln22 = mul i14 %zext_ln22_2, 784" [simple_perceptron/core.cpp:22]   --->   Operation 80 'mul' 'mul_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%idx_0_cast1 = zext i10 %select_ln22_1 to i14" [simple_perceptron/core.cpp:22]   --->   Operation 81 'zext' 'idx_0_cast1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22 = add i14 %mul_ln22, %idx_0_cast1" [simple_perceptron/core.cpp:22]   --->   Operation 82 'add' 'add_ln22' <Predicate = (!icmp_ln19)> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.35>
ST_5 : Operation 83 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22 = add i14 %mul_ln22, %idx_0_cast1" [simple_perceptron/core.cpp:22]   --->   Operation 83 'add' 'add_ln22' <Predicate = (!icmp_ln19)> <Delay = 2.10> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i14 %add_ln22 to i64" [simple_perceptron/core.cpp:22]   --->   Operation 84 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%w_addr = getelementptr [12544 x float]* %w, i64 0, i64 %zext_ln22_1" [simple_perceptron/core.cpp:22]   --->   Operation 85 'getelementptr' 'w_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 86 [2/2] (3.25ns)   --->   "%w_load = load float* %w_addr, align 4" [simple_perceptron/core.cpp:22]   --->   Operation 86 'load' 'w_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 87 [1/2] (3.25ns)   --->   "%w_load = load float* %w_addr, align 4" [simple_perceptron/core.cpp:22]   --->   Operation 87 'load' 'w_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 88 [1/1] (1.73ns)   --->   "%idx = add i10 %select_ln22_1, 1" [simple_perceptron/core.cpp:21]   --->   Operation 88 'add' 'idx' <Predicate = (!icmp_ln19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 89 [4/4] (5.70ns)   --->   "%tmp_5 = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:22]   --->   Operation 89 'fmul' 'tmp_5' <Predicate = (!icmp_ln19)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 90 [3/4] (5.70ns)   --->   "%tmp_5 = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:22]   --->   Operation 90 'fmul' 'tmp_5' <Predicate = (!icmp_ln19)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 91 [2/4] (5.70ns)   --->   "%tmp_5 = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:22]   --->   Operation 91 'fmul' 'tmp_5' <Predicate = (!icmp_ln19)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 92 [1/4] (5.70ns)   --->   "%tmp_5 = fmul float %x_load, %w_load" [simple_perceptron/core.cpp:22]   --->   Operation 92 'fmul' 'tmp_5' <Predicate = (!icmp_ln19)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.95>
ST_11 : Operation 93 [1/1] (0.69ns)   --->   "%select_ln22 = select i1 %icmp_ln21, float 0.000000e+00, float %sum_1" [simple_perceptron/core.cpp:22]   --->   Operation 93 'select' 'select_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 94 [5/5] (7.25ns)   --->   "%sum = fadd float %tmp_5, %select_ln22" [simple_perceptron/core.cpp:22]   --->   Operation 94 'fadd' 'sum' <Predicate = (!icmp_ln19)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 95 [4/5] (7.25ns)   --->   "%sum = fadd float %tmp_5, %select_ln22" [simple_perceptron/core.cpp:22]   --->   Operation 95 'fadd' 'sum' <Predicate = (!icmp_ln19)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (1.77ns)   --->   "%ifzero = icmp eq i10 %idx, -240" [simple_perceptron/core.cpp:21]   --->   Operation 96 'icmp' 'ifzero' <Predicate = (!icmp_ln19)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [simple_perceptron/core.cpp:21]   --->   Operation 97 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i5 %select_ln22_2 to i64" [simple_perceptron/core.cpp:24]   --->   Operation 98 'zext' 'zext_ln24' <Predicate = (ifzero)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [16 x float]* %b, i64 0, i64 %zext_ln24" [simple_perceptron/core.cpp:24]   --->   Operation 99 'getelementptr' 'b_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_12 : Operation 100 [2/2] (2.32ns)   --->   "%b_load = load float* %b_addr, align 4" [simple_perceptron/core.cpp:24]   --->   Operation 100 'load' 'b_load' <Predicate = (ifzero)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 101 [3/5] (7.25ns)   --->   "%sum = fadd float %tmp_5, %select_ln22" [simple_perceptron/core.cpp:22]   --->   Operation 101 'fadd' 'sum' <Predicate = (!icmp_ln19)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/2] (2.32ns)   --->   "%b_load = load float* %b_addr, align 4" [simple_perceptron/core.cpp:24]   --->   Operation 102 'load' 'b_load' <Predicate = (ifzero)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 103 [2/5] (7.25ns)   --->   "%sum = fadd float %tmp_5, %select_ln22" [simple_perceptron/core.cpp:22]   --->   Operation 103 'fadd' 'sum' <Predicate = (!icmp_ln19)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 104 [1/5] (7.25ns)   --->   "%sum = fadd float %tmp_5, %select_ln22" [simple_perceptron/core.cpp:22]   --->   Operation 104 'fadd' 'sum' <Predicate = (!icmp_ln19)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 105 [5/5] (7.25ns)   --->   "%tmp = fadd float %b_load, %sum" [simple_perceptron/core.cpp:24]   --->   Operation 105 'fadd' 'tmp' <Predicate = (ifzero)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 106 [4/5] (7.25ns)   --->   "%tmp = fadd float %b_load, %sum" [simple_perceptron/core.cpp:24]   --->   Operation 106 'fadd' 'tmp' <Predicate = (ifzero)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 107 [3/5] (7.25ns)   --->   "%tmp = fadd float %b_load, %sum" [simple_perceptron/core.cpp:24]   --->   Operation 107 'fadd' 'tmp' <Predicate = (ifzero)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 108 [2/5] (7.25ns)   --->   "%tmp = fadd float %b_load, %sum" [simple_perceptron/core.cpp:24]   --->   Operation 108 'fadd' 'tmp' <Predicate = (ifzero)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 109 [1/5] (7.25ns)   --->   "%tmp = fadd float %b_load, %sum" [simple_perceptron/core.cpp:24]   --->   Operation 109 'fadd' 'tmp' <Predicate = (ifzero)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 8.67>
ST_24 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast float %tmp to i32" [simple_perceptron/core.cpp:24]   --->   Operation 110 'bitcast' 'bitcast_ln24' <Predicate = (ifzero)> <Delay = 0.00>
ST_24 : Operation 111 [1/1] (0.99ns)   --->   "%xor_ln24 = xor i32 %bitcast_ln24, -2147483648" [simple_perceptron/core.cpp:24]   --->   Operation 111 'xor' 'xor_ln24' <Predicate = (ifzero)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln24_1 = bitcast i32 %xor_ln24 to float" [simple_perceptron/core.cpp:24]   --->   Operation 112 'bitcast' 'bitcast_ln24_1' <Predicate = (ifzero)> <Delay = 0.00>
ST_24 : Operation 113 [9/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln24_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:24]   --->   Operation 113 'fexp' 'tmp_i_i' <Predicate = (ifzero)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.68>
ST_25 : Operation 114 [8/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln24_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:24]   --->   Operation 114 'fexp' 'tmp_i_i' <Predicate = (ifzero)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.68>
ST_26 : Operation 115 [7/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln24_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:24]   --->   Operation 115 'fexp' 'tmp_i_i' <Predicate = (ifzero)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.68>
ST_27 : Operation 116 [6/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln24_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:24]   --->   Operation 116 'fexp' 'tmp_i_i' <Predicate = (ifzero)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.68>
ST_28 : Operation 117 [5/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln24_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:24]   --->   Operation 117 'fexp' 'tmp_i_i' <Predicate = (ifzero)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.68>
ST_29 : Operation 118 [4/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln24_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:24]   --->   Operation 118 'fexp' 'tmp_i_i' <Predicate = (ifzero)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.68>
ST_30 : Operation 119 [3/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln24_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:24]   --->   Operation 119 'fexp' 'tmp_i_i' <Predicate = (ifzero)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.68>
ST_31 : Operation 120 [2/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln24_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:24]   --->   Operation 120 'fexp' 'tmp_i_i' <Predicate = (ifzero)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.68>
ST_32 : Operation 121 [1/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %bitcast_ln24_1) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->simple_perceptron/core.cpp:24]   --->   Operation 121 'fexp' 'tmp_i_i' <Predicate = (ifzero)> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 122 [5/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:24]   --->   Operation 122 'fadd' 'tmp_3' <Predicate = (ifzero)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 123 [4/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:24]   --->   Operation 123 'fadd' 'tmp_3' <Predicate = (ifzero)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 124 [3/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:24]   --->   Operation 124 'fadd' 'tmp_3' <Predicate = (ifzero)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 125 [2/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:24]   --->   Operation 125 'fadd' 'tmp_3' <Predicate = (ifzero)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 126 [1/5] (7.25ns)   --->   "%tmp_3 = fadd float %tmp_i_i, 1.000000e+00" [simple_perceptron/core.cpp:24]   --->   Operation 126 'fadd' 'tmp_3' <Predicate = (ifzero)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.98>
ST_38 : Operation 127 [10/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_3)" [simple_perceptron/core.cpp:24]   --->   Operation 127 'frecip' 'tmp_1' <Predicate = (ifzero)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.98>
ST_39 : Operation 128 [9/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_3)" [simple_perceptron/core.cpp:24]   --->   Operation 128 'frecip' 'tmp_1' <Predicate = (ifzero)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.98>
ST_40 : Operation 129 [8/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_3)" [simple_perceptron/core.cpp:24]   --->   Operation 129 'frecip' 'tmp_1' <Predicate = (ifzero)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.98>
ST_41 : Operation 130 [7/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_3)" [simple_perceptron/core.cpp:24]   --->   Operation 130 'frecip' 'tmp_1' <Predicate = (ifzero)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.98>
ST_42 : Operation 131 [6/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_3)" [simple_perceptron/core.cpp:24]   --->   Operation 131 'frecip' 'tmp_1' <Predicate = (ifzero)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.98>
ST_43 : Operation 132 [5/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_3)" [simple_perceptron/core.cpp:24]   --->   Operation 132 'frecip' 'tmp_1' <Predicate = (ifzero)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.98>
ST_44 : Operation 133 [4/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_3)" [simple_perceptron/core.cpp:24]   --->   Operation 133 'frecip' 'tmp_1' <Predicate = (ifzero)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.98>
ST_45 : Operation 134 [3/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_3)" [simple_perceptron/core.cpp:24]   --->   Operation 134 'frecip' 'tmp_1' <Predicate = (ifzero)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.98>
ST_46 : Operation 135 [2/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_3)" [simple_perceptron/core.cpp:24]   --->   Operation 135 'frecip' 'tmp_1' <Predicate = (ifzero)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.98>
ST_47 : Operation 136 [1/10] (7.98ns)   --->   "%tmp_1 = call float @_ssdm_op_FRecip.f32(float %tmp_3)" [simple_perceptron/core.cpp:24]   --->   Operation 136 'frecip' 'tmp_1' <Predicate = (ifzero)> <Delay = 7.98> <Core = "FRecip">   --->   Core 110 'FRecip' <Latency = 9> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'frecip'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.32>
ST_48 : Operation 137 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 12544, i64 12544) nounwind"   --->   Operation 137 'speclooptripcount' 'empty' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_48 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str40) nounwind"   --->   Operation 138 'specpipeline' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_48 : Operation 139 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [16 x float]* %res, i64 0, i64 %zext_ln24" [simple_perceptron/core.cpp:24]   --->   Operation 139 'getelementptr' 'res_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_48 : Operation 140 [1/1] (2.32ns)   --->   "store float %tmp_1, float* %res_addr, align 4" [simple_perceptron/core.cpp:24]   --->   Operation 140 'store' <Predicate = (ifzero)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_48 : Operation 141 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 141 'br' <Predicate = (ifzero)> <Delay = 0.00>
ST_48 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 142 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 49 <SV = 2> <Delay = 0.00>
ST_49 : Operation 143 [1/1] (0.00ns)   --->   "ret void" [simple_perceptron/core.cpp:28]   --->   Operation 143 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln5  (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln7  (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln8  (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln9  (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
specinterface_ln10 (specinterface    ) [ 00000000000000000000000000000000000000000000000000]
br_ln19            (br               ) [ 01111111111111111111111111111111111111111111111110]
indvar_flatten     (phi              ) [ 00100000000000000000000000000000000000000000000000]
j_0                (phi              ) [ 00100000000000000000000000000000000000000000000000]
sum_1              (phi              ) [ 00111111111100000000000000000000000000000000000000]
idx_0              (phi              ) [ 00100000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln19          (icmp             ) [ 00111111111111111111111111111111111111111111111110]
add_ln19           (add              ) [ 01111111111111111111111111111111111111111111111110]
br_ln19            (br               ) [ 00000000000000000000000000000000000000000000000000]
icmp_ln21          (icmp             ) [ 00111111111100000000000000000000000000000000000000]
select_ln22_1      (select           ) [ 00011110000000000000000000000000000000000000000000]
add_ln19_1         (add              ) [ 00000000000000000000000000000000000000000000000000]
select_ln22_2      (select           ) [ 01111111111111111111111111111111111111111111111110]
zext_ln22_2        (zext             ) [ 00011000000000000000000000000000000000000000000000]
zext_ln22          (zext             ) [ 00000000000000000000000000000000000000000000000000]
x_addr             (getelementptr    ) [ 00010000000000000000000000000000000000000000000000]
x_load             (load             ) [ 00111111111000000000000000000000000000000000000000]
mul_ln22           (mul              ) [ 00000100000000000000000000000000000000000000000000]
idx_0_cast1        (zext             ) [ 00000100000000000000000000000000000000000000000000]
add_ln22           (add              ) [ 00000000000000000000000000000000000000000000000000]
zext_ln22_1        (zext             ) [ 00000000000000000000000000000000000000000000000000]
w_addr             (getelementptr    ) [ 00000010000000000000000000000000000000000000000000]
w_load             (load             ) [ 00111101111000000000000000000000000000000000000000]
idx                (add              ) [ 01111111111111111111111111111111111111111111111110]
tmp_5              (fmul             ) [ 00111110000111110000000000000000000000000000000000]
select_ln22        (select           ) [ 00111100000011110000000000000000000000000000000000]
ifzero             (icmp             ) [ 00111111111111111111111111111111111111111111111110]
br_ln21            (br               ) [ 00000000000000000000000000000000000000000000000000]
zext_ln24          (zext             ) [ 00111110000001111111111111111111111111111111111110]
b_addr             (getelementptr    ) [ 00010000000001000000000000000000000000000000000000]
b_load             (load             ) [ 00111110000000111111110000000000000000000000000000]
sum                (fadd             ) [ 01111110000000001111111111111111111111111111111110]
tmp                (fadd             ) [ 00111000000000000000001110000000000000000000000000]
bitcast_ln24       (bitcast          ) [ 00000000000000000000000000000000000000000000000000]
xor_ln24           (xor              ) [ 00000000000000000000000000000000000000000000000000]
bitcast_ln24_1     (bitcast          ) [ 00111110000000000000000001111111100000000000000000]
tmp_i_i            (fexp             ) [ 00111110000000000000000000000000011111000000000000]
tmp_3              (fadd             ) [ 00111110000000000000000000000000000000111111111100]
tmp_1              (frecip           ) [ 00010000000000000000000000000000000000000000000010]
empty              (speclooptripcount) [ 00000000000000000000000000000000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 00000000000000000000000000000000000000000000000000]
res_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000]
store_ln24         (store            ) [ 00000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 00000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 01111111111111111111111111111111111111111111111110]
ret_ln28           (ret              ) [ 00000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="calcPerceptron_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FRecip.f32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="x_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="10" slack="0"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="10" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="w_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="14" slack="0"/>
<pin id="85" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="14" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="b_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/12 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/12 "/>
</bind>
</comp>

<comp id="107" class="1004" name="res_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="5" slack="36"/>
<pin id="111" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/48 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln24_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/48 "/>
</bind>
</comp>

<comp id="120" class="1005" name="indvar_flatten_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="14" slack="1"/>
<pin id="122" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvar_flatten_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="14" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="j_0_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="1"/>
<pin id="133" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="j_0_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="sum_1_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="sum_1_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="32" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="idx_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="1"/>
<pin id="156" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="idx_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="idx_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="10" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx_0/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/11 tmp/17 tmp_3/33 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="4"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="frecip(505) " fcode="frecip"/>
<opset="tmp_1/38 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_i_i/24 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln19_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="14" slack="0"/>
<pin id="186" dir="0" index="1" bw="14" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln19_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="14" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln21_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="0" index="1" bw="10" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="select_ln22_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="10" slack="0"/>
<pin id="205" dir="0" index="2" bw="10" slack="0"/>
<pin id="206" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln19_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="select_ln22_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="5" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_2/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln22_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_2/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln22_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="idx_0_cast1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="2"/>
<pin id="235" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx_0_cast1/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln22_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="14" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="idx_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="4"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln22_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="9"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="32" slack="9"/>
<pin id="249" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/11 "/>
</bind>
</comp>

<comp id="253" class="1004" name="ifzero_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="6"/>
<pin id="255" dir="0" index="1" bw="10" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/12 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln24_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="10"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/12 "/>
</bind>
</comp>

<comp id="262" class="1004" name="bitcast_ln24_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="3"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24/24 "/>
</bind>
</comp>

<comp id="265" class="1004" name="xor_ln24_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/24 "/>
</bind>
</comp>

<comp id="271" class="1004" name="bitcast_ln24_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_1/24 "/>
</bind>
</comp>

<comp id="276" class="1007" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="0" index="1" bw="14" slack="0"/>
<pin id="279" dir="0" index="2" bw="10" slack="0"/>
<pin id="280" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22/2 add_ln22/4 "/>
</bind>
</comp>

<comp id="285" class="1005" name="icmp_ln19_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="289" class="1005" name="add_ln19_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="14" slack="0"/>
<pin id="291" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="294" class="1005" name="icmp_ln21_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="9"/>
<pin id="296" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="299" class="1005" name="select_ln22_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="2"/>
<pin id="301" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="select_ln22_1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="select_ln22_2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln22_2 "/>
</bind>
</comp>

<comp id="311" class="1005" name="zext_ln22_2_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="1"/>
<pin id="313" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22_2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="x_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="1"/>
<pin id="318" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="321" class="1005" name="x_load_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="4"/>
<pin id="323" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="326" class="1005" name="idx_0_cast1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="14" slack="1"/>
<pin id="328" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="idx_0_cast1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="w_addr_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="14" slack="1"/>
<pin id="333" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="336" class="1005" name="w_load_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_load "/>
</bind>
</comp>

<comp id="341" class="1005" name="idx_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="1"/>
<pin id="343" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_5_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="352" class="1005" name="select_ln22_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

<comp id="357" class="1005" name="ifzero_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="361" class="1005" name="zext_ln24_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="36"/>
<pin id="363" dir="1" index="1" bw="64" slack="36"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="366" class="1005" name="b_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="1"/>
<pin id="368" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="b_load_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="4"/>
<pin id="373" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="376" class="1005" name="sum_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="382" class="1005" name="tmp_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="3"/>
<pin id="384" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="387" class="1005" name="bitcast_ln24_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln24_1 "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp_i_i_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_3_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="402" class="1005" name="tmp_1_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="52" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="52" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="52" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="52" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="178"><net_src comp="62" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="58" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="124" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="124" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="158" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="158" pin="4"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="135" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="196" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="135" pin="4"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="202" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="239"><net_src comp="236" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="142" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="56" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="281"><net_src comp="224" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="233" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="276" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="288"><net_src comp="184" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="190" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="297"><net_src comp="196" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="302"><net_src comp="202" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="308"><net_src comp="216" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="314"><net_src comp="224" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="319"><net_src comp="68" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="324"><net_src comp="75" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="329"><net_src comp="233" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="334"><net_src comp="81" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="339"><net_src comp="88" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="344"><net_src comp="240" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="350"><net_src comp="170" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="355"><net_src comp="245" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="360"><net_src comp="253" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="258" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="369"><net_src comp="94" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="374"><net_src comp="101" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="379"><net_src comp="165" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="385"><net_src comp="165" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="390"><net_src comp="271" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="395"><net_src comp="179" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="400"><net_src comp="165" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="405"><net_src comp="174" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {48 }
 - Input state : 
	Port: calcPerceptron : x | {2 3 }
	Port: calcPerceptron : w | {5 6 }
	Port: calcPerceptron : b | {12 13 }
  - Chain level:
	State 1
	State 2
		icmp_ln19 : 1
		add_ln19 : 1
		br_ln19 : 2
		icmp_ln21 : 1
		select_ln22_1 : 2
		add_ln19_1 : 1
		select_ln22_2 : 2
		zext_ln22_2 : 3
		mul_ln22 : 4
		zext_ln22 : 3
		x_addr : 4
		x_load : 5
	State 3
	State 4
		add_ln22 : 1
	State 5
		zext_ln22_1 : 1
		w_addr : 2
		w_load : 3
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		sum : 1
	State 12
		br_ln21 : 1
		b_addr : 1
		b_load : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		xor_ln24 : 1
		bitcast_ln24_1 : 1
		tmp_i_i : 2
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		store_ln24 : 1
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fexp   |      grp_fu_179      |    7    |   277   |   924   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_165      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_170      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|  frecip  |      grp_fu_174      |    8    |   235   |   217   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln19_fu_190   |    0    |    0    |    19   |
|    add   |   add_ln19_1_fu_210  |    0    |    0    |    15   |
|          |      idx_fu_240      |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          | select_ln22_1_fu_202 |    0    |    0    |    10   |
|  select  | select_ln22_2_fu_216 |    0    |    0    |    5    |
|          |  select_ln22_fu_245  |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln19_fu_184   |    0    |    0    |    13   |
|   icmp   |   icmp_ln21_fu_196   |    0    |    0    |    13   |
|          |     ifzero_fu_253    |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln24_fu_265   |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_276      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln22_2_fu_224  |    0    |    0    |    0    |
|          |   zext_ln22_fu_228   |    0    |    0    |    0    |
|   zext   |  idx_0_cast1_fu_233  |    0    |    0    |    0    |
|          |  zext_ln22_1_fu_236  |    0    |    0    |    0    |
|          |   zext_ln24_fu_258   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    21   |   860   |   2018  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln19_reg_289   |   14   |
|    b_addr_reg_366    |    4   |
|    b_load_reg_371    |   32   |
|bitcast_ln24_1_reg_387|   32   |
|   icmp_ln19_reg_285  |    1   |
|   icmp_ln21_reg_294  |    1   |
|  idx_0_cast1_reg_326 |   14   |
|     idx_0_reg_154    |   10   |
|      idx_reg_341     |   10   |
|    ifzero_reg_357    |    1   |
|indvar_flatten_reg_120|   14   |
|      j_0_reg_131     |    5   |
| select_ln22_1_reg_299|   10   |
| select_ln22_2_reg_305|    5   |
|  select_ln22_reg_352 |   32   |
|     sum_1_reg_142    |   32   |
|      sum_reg_376     |   32   |
|     tmp_1_reg_402    |   32   |
|     tmp_3_reg_397    |   32   |
|     tmp_5_reg_347    |   32   |
|    tmp_i_i_reg_392   |   32   |
|      tmp_reg_382     |   32   |
|    w_addr_reg_331    |   14   |
|    w_load_reg_336    |   32   |
|    x_addr_reg_316    |   10   |
|    x_load_reg_321    |   32   |
|  zext_ln22_2_reg_311 |   14   |
|   zext_ln24_reg_361  |   64   |
+----------------------+--------+
|         Total        |   575  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_88 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_101 |  p0  |   2  |   4  |    8   ||    9    |
|   sum_1_reg_142   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_165    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_165    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_179    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_276    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_276    |  p1  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   446  || 16.0582 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   21   |    -   |   860  |  2018  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   99   |
|  Register |    -   |    -   |   575  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   21   |   16   |  1435  |  2117  |
+-----------+--------+--------+--------+--------+
