INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab1/ALU/ALU.sim/sim_1/synth/func/xsim/sort_sim_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab1/ALU/ALU.srcs/sim_1/new/sort_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_sim
