Info: Starting: Create testbench Platform Designer system
Info: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA.ipx
Info: qsys-generate C:\Projects\Quartus\ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA\ModuloVGAController\EmbarcadoVGA.qsys --testbench=STANDARD --output-directory=C:\Projects\Quartus\ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA\ModuloVGAController --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading ModuloVGAController/EmbarcadoVGA.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: EmbarcadoVGA.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: EmbarcadoVGA.sdram_controller: sdram_controller.s1 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.00 seconds
Info: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\Projects\Quartus\ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA\ModuloVGAController\EmbarcadoVGA\testbench\EmbarcadoVGA.ipx
Progress: Loading ModuloVGAController/EmbarcadoVGA.qsys
Info: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/* matched 36 files in 0.00 seconds
Info: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/ip/**/* matched 0 files in 0.00 seconds
Info: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/*/* matched 24 files in 0.00 seconds
Info: C:\Projects\Quartus\ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA\ModuloVGAController\EmbarcadoVGA\testbench\EmbarcadoVGA.ipx described 0 plugins, 3 paths, in 0.02 seconds
Info: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/* matched 4 files in 0.02 seconds
Info: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/*/* matched 0 files in 0.00 seconds
Info: C:/Users/felip/.altera.quartus/ip/18.1/**/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx described 2035 plugins, 0 paths, in 0.08 seconds
Info: C:/intelfpga_lite/18.1/ip/**/* matched 139 files in 0.08 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0.03 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/**/* matched 8 files in 0.03 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga_lite/18.1/quartus/common/librarian/factories/**/* matched 4 files in 0.01 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0.15 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.15 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: EmbarcadoVGA
Info: TB_Gen: System design is: EmbarcadoVGA
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property clk CLASS_NAME
Info: get_instance_assignment clk testbench.partner.map.clk_in
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property clk CLASS_NAME
Info: get_instance_assignment clk testbench.partner.map.clk_in_reset
Info: get_interface_property sdram EXPORT_OF
Info: get_instance_property sdram_controller CLASS_NAME
Info: get_instance_assignment sdram_controller testbench.partner.map.wire
Info: get_instance_assignment sdram_controller testbench.partner.map.wire
Info: get_instance_assignment sdram_controller testbench.partner.map.wire
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.class
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.version
Info: get_instance_assignments sdram_controller
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.CAS_LATENCY
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.CONTR_NAME
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.SDRAM_BANK_WIDTH
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.SDRAM_COL_WIDTH
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.SDRAM_DATA_WIDTH
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.SDRAM_NUM_CHIPSELECTS
Info: get_instance_assignment sdram_controller testbench.partner.my_partner.parameter.SDRAM_ROW_WIDTH
Info: send_message Info TB_Gen: Interface 'sdram' partner_name: 'sdram_controller_my_partner'
Info: TB_Gen: Interface 'sdram' partner_name: 'sdram_controller_my_partner'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' sdram.partner_intf: 'conduit'
Info: TB_Gen: Interface 'sdram_controller_my_partner' sdram.partner_intf: 'conduit'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_class: 'altera_sdram_partner_module'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_class: 'altera_sdram_partner_module'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_version: ''
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_version: ''
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.CAS_LATENCY: '3'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.CAS_LATENCY: '3'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.CONTR_NAME: 'EmbarcadoVGA_sdram_controller'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.CONTR_NAME: 'EmbarcadoVGA_sdram_controller'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_BANK_WIDTH: '2'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_BANK_WIDTH: '2'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_COL_WIDTH: '10'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_COL_WIDTH: '10'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_DATA_WIDTH: '32'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_DATA_WIDTH: '32'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_NUM_CHIPSELECTS: '1'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_NUM_CHIPSELECTS: '1'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_ROW_WIDTH: '13'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_param.SDRAM_ROW_WIDTH: '13'
Info: send_message Info TB_Gen: Interface 'sdram_controller_my_partner' partner_params: 'CAS_LATENCY CONTR_NAME SDRAM_BANK_WIDTH SDRAM_COL_WIDTH SDRAM_DATA_WIDTH SDRAM_NUM_CHIPSELECTS SDRAM_ROW_WIDTH'
Info: TB_Gen: Interface 'sdram_controller_my_partner' partner_params: 'CAS_LATENCY CONTR_NAME SDRAM_BANK_WIDTH SDRAM_COL_WIDTH SDRAM_DATA_WIDTH SDRAM_NUM_CHIPSELECTS SDRAM_ROW_WIDTH'
Info: get_instance_assignments sdram_controller
Info: get_instance_interfaces sdram_controller
Info: get_instance_interfaces sdram_controller
Info: get_interface_property clk EXPORT_OF
Info: get_interface_property reset EXPORT_OF
Info: get_interface_property sdram EXPORT_OF
Info: get_instance_assignment sdram_controller testbench.partner.map.clk
Info: get_instance_assignment sdram_controller testbench.partner.map.clk
Info: get_instance_assignment sdram_controller testbench.partner.map.clk
Info: get_instance_interface_property sdram_controller clk CLASS_NAME
Info: get_instance_interface_parameter_value sdram_controller clk clockRate
Info: get_instance_interface_property sdram_controller clk CLASS_NAME
Info: get_interface_property clk EXPORT_OF
Info: get_interface_property reset EXPORT_OF
Info: get_interface_property sdram EXPORT_OF
Info: get_instance_property clk CLASS_NAME
Info: get_instance_interfaces clk
Info: get_instance_interface_property clk clk CLASS_NAME
Info: get_instance_interface_property clk clk_in CLASS_NAME
Info: get_instance_interface_property clk clk_in_reset CLASS_NAME
Info: get_instance_interface_property clk clk_reset CLASS_NAME
Info: get_interface_property clk EXPORT_OF
Info: get_instance_interfaces clk
Info: get_instance_interface_property clk clk CLASS_NAME
Info: get_instance_interface_property clk clk_in CLASS_NAME
Info: get_instance_interface_property clk clk_in_reset CLASS_NAME
Info: get_instance_interface_property clk clk_reset CLASS_NAME
Info: get_instance_interface_parameter_value clk clk clockRate
Info: send_message Info TB_Gen: Implicit assignment 'sdram_controller_my_partner' partner_implicit_name: 'sdram_controller_my_partner'
Info: TB_Gen: Implicit assignment 'sdram_controller_my_partner' partner_implicit_name: 'sdram_controller_my_partner'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_controller_my_partner' partner_implicit_clks: 'clk'
Info: TB_Gen: Implicit assignment 'sdram_controller_my_partner' partner_implicit_clks: 'clk'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_controller_my_partner' clk.partner_implicit_clk_rate: '50000000.0'
Info: TB_Gen: Implicit assignment 'sdram_controller_my_partner' clk.partner_implicit_clk_rate: '50000000.0'
Info: send_message Info TB_Gen: Implicit assignment 'sdram_controller_my_partner' clk.partner_implicit_clk_export: 'clk'
Info: TB_Gen: Implicit assignment 'sdram_controller_my_partner' clk.partner_implicit_clk_export: 'clk'
Info: get_instance_property sdram_controller CLASS_NAME
Info: send_message Info TB_Gen: Creating testbench system : EmbarcadoVGA_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : EmbarcadoVGA_tb with all standard BFMs
Info: create_system EmbarcadoVGA_tb
Info: add_instance EmbarcadoVGA_inst EmbarcadoVGA 
Info: set_use_testbench_naming_pattern true EmbarcadoVGA
Info: get_instance_interfaces EmbarcadoVGA_inst
Info: get_instance_interface_property EmbarcadoVGA_inst clk CLASS_NAME
Info: get_instance_interface_property EmbarcadoVGA_inst reset CLASS_NAME
Info: get_instance_interface_property EmbarcadoVGA_inst sdram CLASS_NAME
Info: get_instance_interface_property EmbarcadoVGA_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property EmbarcadoVGA_inst clk CLASS_NAME
Info: add_instance EmbarcadoVGA_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property EmbarcadoVGA_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value EmbarcadoVGA_inst clk clockRate
Info: set_instance_parameter_value EmbarcadoVGA_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value EmbarcadoVGA_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property EmbarcadoVGA_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property EmbarcadoVGA_inst clk CLASS_NAME
Info: get_instance_interfaces EmbarcadoVGA_inst_clk_bfm
Info: get_instance_interface_property EmbarcadoVGA_inst_clk_bfm clk CLASS_NAME
Info: add_connection EmbarcadoVGA_inst_clk_bfm.clk EmbarcadoVGA_inst.clk
Info: get_instance_interface_property EmbarcadoVGA_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property EmbarcadoVGA_inst reset CLASS_NAME
Info: add_instance EmbarcadoVGA_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property EmbarcadoVGA_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports EmbarcadoVGA_inst reset
Info: get_instance_interface_port_property EmbarcadoVGA_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property EmbarcadoVGA_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value EmbarcadoVGA_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value EmbarcadoVGA_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property EmbarcadoVGA_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces EmbarcadoVGA_inst_reset_bfm
Info: get_instance_interface_property EmbarcadoVGA_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property EmbarcadoVGA_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property EmbarcadoVGA_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value EmbarcadoVGA_inst reset associatedClock
Info: get_instance_interfaces EmbarcadoVGA_inst_clk_bfm
Info: get_instance_interface_property EmbarcadoVGA_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: EmbarcadoVGA_inst_reset_bfm is not associated to any clock; connecting EmbarcadoVGA_inst_reset_bfm to 'EmbarcadoVGA_inst_clk_bfm.clk'
Warning: TB_Gen: EmbarcadoVGA_inst_reset_bfm is not associated to any clock; connecting EmbarcadoVGA_inst_reset_bfm to 'EmbarcadoVGA_inst_clk_bfm.clk'
Info: add_connection EmbarcadoVGA_inst_clk_bfm.clk EmbarcadoVGA_inst_reset_bfm.clk
Info: get_instance_interface_property EmbarcadoVGA_inst reset CLASS_NAME
Info: get_instance_interfaces EmbarcadoVGA_inst_reset_bfm
Info: get_instance_interface_property EmbarcadoVGA_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property EmbarcadoVGA_inst_reset_bfm reset CLASS_NAME
Info: add_connection EmbarcadoVGA_inst_reset_bfm.reset EmbarcadoVGA_inst.reset
Info: get_instance_interface_property EmbarcadoVGA_inst sdram CLASS_NAME
Info: send_message Info TB_Gen: conduit_end (for partner module) found: sdram
Info: TB_Gen: conduit_end (for partner module) found: sdram
Info: add_instance sdram_controller_my_partner altera_sdram_partner_module 
Info: set_instance_parameter_value sdram_controller_my_partner CAS_LATENCY 3
Info: set_instance_parameter_value sdram_controller_my_partner CONTR_NAME EmbarcadoVGA_sdram_controller
Info: set_instance_parameter_value sdram_controller_my_partner SDRAM_BANK_WIDTH 2
Info: set_instance_parameter_value sdram_controller_my_partner SDRAM_COL_WIDTH 10
Info: set_instance_parameter_value sdram_controller_my_partner SDRAM_DATA_WIDTH 32
Info: set_instance_parameter_value sdram_controller_my_partner SDRAM_NUM_CHIPSELECTS 1
Info: set_instance_parameter_value sdram_controller_my_partner SDRAM_ROW_WIDTH 13
Info: get_instance_interface_property EmbarcadoVGA_inst sdram CLASS_NAME
Info: get_instance_interface_property sdram_controller_my_partner conduit CLASS_NAME
Info: get_instance_interface_property EmbarcadoVGA_inst sdram CLASS_NAME
Info: get_instance_interface_property sdram_controller_my_partner conduit CLASS_NAME
Info: add_connection sdram_controller_my_partner.conduit EmbarcadoVGA_inst.sdram
Info: get_instance_interface_property sdram_controller_my_partner clk CLASS_NAME
Info: get_instance_interface_property EmbarcadoVGA_inst clk CLASS_NAME
Info: get_instance_interface_property sdram_controller_my_partner clk CLASS_NAME
Info: get_instance_interfaces EmbarcadoVGA_inst_clk_bfm
Info: get_instance_interface_property EmbarcadoVGA_inst_clk_bfm clk CLASS_NAME
Info: add_connection EmbarcadoVGA_inst_clk_bfm.clk sdram_controller_my_partner.clk
Info: send_message Info TB_Gen: Saving testbench system: EmbarcadoVGA_tb.qsys
Info: TB_Gen: Saving testbench system: EmbarcadoVGA_tb.qsys
Info: save_system EmbarcadoVGA_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb.qsys
Info: Done
Info: qsys-generate C:\Projects\Quartus\ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA\ModuloVGAController\EmbarcadoVGA.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=C:\Projects\Quartus\ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA\ModuloVGAController\EmbarcadoVGA\testbench\EmbarcadoVGA_tb\simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading testbench/EmbarcadoVGA_tb.qsys
Progress: Reading input file
Progress: Adding EmbarcadoVGA_inst [EmbarcadoVGA 1.0]
Progress: Parameterizing module EmbarcadoVGA_inst
Progress: Adding EmbarcadoVGA_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module EmbarcadoVGA_inst_clk_bfm
Progress: Adding EmbarcadoVGA_inst_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module EmbarcadoVGA_inst_reset_bfm
Progress: Adding sdram_controller_my_partner [altera_sdram_partner_module 11.0]
Progress: Parameterizing module sdram_controller_my_partner
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: EmbarcadoVGA_tb.EmbarcadoVGA_inst.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Warning: EmbarcadoVGA_tb.EmbarcadoVGA_inst.sdram_controller: sdram_controller.s1 must be connected to an Avalon-MM master
Info: EmbarcadoVGA_tb.EmbarcadoVGA_inst_clk_bfm: Elaborate: altera_clock_source
Info: EmbarcadoVGA_tb.EmbarcadoVGA_inst_clk_bfm:            $Revision: #1 $
Info: EmbarcadoVGA_tb.EmbarcadoVGA_inst_clk_bfm:            $Date: 2018/07/18 $
Info: EmbarcadoVGA_tb.EmbarcadoVGA_inst_reset_bfm: Elaborate: altera_reset_source
Info: EmbarcadoVGA_tb.EmbarcadoVGA_inst_reset_bfm:            $Revision: #1 $
Info: EmbarcadoVGA_tb.EmbarcadoVGA_inst_reset_bfm:            $Date: 2018/07/18 $
Info: EmbarcadoVGA_tb.EmbarcadoVGA_inst_reset_bfm: Reset is negatively asserted.
Info: EmbarcadoVGA_tb: Generating EmbarcadoVGA_tb "EmbarcadoVGA_tb" for SIM_VERILOG
Info: EmbarcadoVGA_inst: "EmbarcadoVGA_tb" instantiated EmbarcadoVGA "EmbarcadoVGA_inst"
Info: EmbarcadoVGA_inst_clk_bfm: "EmbarcadoVGA_tb" instantiated altera_avalon_clock_source "EmbarcadoVGA_inst_clk_bfm"
Info: EmbarcadoVGA_inst_reset_bfm: "EmbarcadoVGA_tb" instantiated altera_avalon_reset_source "EmbarcadoVGA_inst_reset_bfm"
Info: Reusing file C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/EmbarcadoVGA_tb/simulation/submodules/verbosity_pkg.sv
Info: sdram_controller_my_partner: Starting RTL generation for partner module 'altera_sdram_partner_module'
Info: sdram_controller_my_partner:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module/ -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_sdram_partner_module -- C:/intelfpga_lite/18.1/ip/altera/alt_mem_if/alt_mem_if_mem_models/altera_sdram_partner_module//em_altera_sodimm.pl --output_dir=C:/Users/felip/AppData/Local/Temp/alt0216_3913507940685396476.dir/0004_sopcgen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --language=verilog --sdram_data_width=32 --sdram_bank_width=2 --sdram_col_width=10 --sdram_row_width=13 --sdram_num_chipselects=1 --module_name=altera_sdram_partner_module --cas_latency=3]
Info: sdram_controller_my_partner: # 2025.05.08 13:20:29 (*) Starting SDRAM Simulation Partner Module generation
Info: sdram_controller_my_partner: Done RTL generation for module 'altera_sdram_partner_module'
Info: sdram_controller_my_partner: "EmbarcadoVGA_tb" instantiated altera_sdram_partner_module "sdram_controller_my_partner"
Info: sdram_controller: Starting RTL generation for module 'EmbarcadoVGA_sdram_controller'
Info: sdram_controller:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=EmbarcadoVGA_sdram_controller --dir=C:/Users/felip/AppData/Local/Temp/alt0216_3913507940685396476.dir/0005_sdram_controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/felip/AppData/Local/Temp/alt0216_3913507940685396476.dir/0005_sdram_controller_gen//EmbarcadoVGA_sdram_controller_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/felip/AppData/Local/Temp/alt0216_3913507940685396476.dir/0005_sdram_controller_gen/  ]
Info: sdram_controller: Done RTL generation for module 'EmbarcadoVGA_sdram_controller'
Info: sdram_controller: "EmbarcadoVGA_inst" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: rst_controller: "EmbarcadoVGA_inst" instantiated altera_reset_controller "rst_controller"
Info: EmbarcadoVGA_tb: Done "EmbarcadoVGA_tb" with 7 modules, 11 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=C:\Projects\Quartus\ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA\ModuloVGAController\EmbarcadoVGA_tb.spd --output-directory=C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Projects\Quartus\ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA\ModuloVGAController\EmbarcadoVGA_tb.spd --output-directory=C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	7 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Projects/Quartus/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloVGAController/EmbarcadoVGA/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
