<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="63" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1366" height="728" x="0" y="0" />
 <hdlexample language="VERILOG" />
 <generation
   path="D:/TESIS/TFM_MOTION_ESTIMATION/HARDWARE/CodeGenerated/DE1_SOC/TFM_ME" />
</preferences>
