// Seed: 3551622785
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = id_7;
endmodule
module module_1 #(
    parameter id_22 = 32'd39
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    _id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  input wire id_23;
  input wire _id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout tri0 id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_21,
      id_11,
      id_13,
      id_2,
      id_24,
      id_13,
      id_20,
      id_18,
      id_4
  );
  inout wire id_2;
  inout wire id_1;
  wire id_27;
  ;
  wire [1  &&  1 : id_22] id_28;
  logic id_29;
  ;
  assign id_12 = id_5;
  wire [1 : -1] id_30;
  assign id_4 = -1 - 1;
  wire  id_31;
  logic id_32;
  ;
endmodule
