# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/AD4030_FSM.vhd" \
"../../../../project_1.srcs/sources_1/new/SPI_BLOCK_FINAL.vhd" \
"../../../../project_1.srcs/sim_1/new/AD4030_FSM_tb.vhd" \

# Do not sort compile order
nosort
