\section{D\+C\+M\+I\+\_\+\+Type\+Def Struct Reference}
\label{structDCMI__TypeDef}\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}


D\+C\+MI.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ R\+I\+SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+ER}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ M\+I\+SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ E\+S\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ E\+S\+UR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+W\+S\+T\+R\+TR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+W\+S\+I\+Z\+ER}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+C\+MI. 

Definition at line \textbf{ 454} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structDCMI__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t CR}

D\+C\+MI control register 1, Address offset\+: 0x00 

Definition at line \textbf{ 456} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDCMI__TypeDef_aa3ccc5d081bbee3c61ae9aa5e0c83af9}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!C\+W\+S\+I\+Z\+ER@{C\+W\+S\+I\+Z\+ER}}
\index{C\+W\+S\+I\+Z\+ER@{C\+W\+S\+I\+Z\+ER}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{C\+W\+S\+I\+Z\+ER}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+W\+S\+I\+Z\+ER}

D\+C\+MI crop window size, Address offset\+: 0x24 

Definition at line \textbf{ 465} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDCMI__TypeDef_a919b70dd8762e44263a02dfbafc7b8ce}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!C\+W\+S\+T\+R\+TR@{C\+W\+S\+T\+R\+TR}}
\index{C\+W\+S\+T\+R\+TR@{C\+W\+S\+T\+R\+TR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{C\+W\+S\+T\+R\+TR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+W\+S\+T\+R\+TR}

D\+C\+MI crop window start, Address offset\+: 0x20 

Definition at line \textbf{ 464} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDCMI__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{DR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t DR}

D\+C\+MI data register, Address offset\+: 0x28 

Definition at line \textbf{ 466} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDCMI__TypeDef_a9cc4ec74be864c929261e0810f2fd7f0}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!E\+S\+CR@{E\+S\+CR}}
\index{E\+S\+CR@{E\+S\+CR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{E\+S\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t E\+S\+CR}

D\+C\+MI embedded synchronization code register, Address offset\+: 0x18 

Definition at line \textbf{ 462} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDCMI__TypeDef_af751d49ef824c1636c78822ecae066f4}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!E\+S\+UR@{E\+S\+UR}}
\index{E\+S\+UR@{E\+S\+UR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{E\+S\+UR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t E\+S\+UR}

D\+C\+MI embedded synchronization unmask register, Address offset\+: 0x1C 

Definition at line \textbf{ 463} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDCMI__TypeDef_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{I\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+CR}

D\+C\+MI interrupt clear register, Address offset\+: 0x14 

Definition at line \textbf{ 461} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDCMI__TypeDef_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{I\+ER}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+ER}

D\+C\+MI interrupt enable register, Address offset\+: 0x0C 

Definition at line \textbf{ 459} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDCMI__TypeDef_a524e134cec519206cb41d0545e382978}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!M\+I\+SR@{M\+I\+SR}}
\index{M\+I\+SR@{M\+I\+SR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{M\+I\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t M\+I\+SR}

D\+C\+MI masked interrupt status register, Address offset\+: 0x10 

Definition at line \textbf{ 460} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDCMI__TypeDef_aa196fddf0ba7d6e3ce29bdb04eb38b94}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!R\+I\+SR@{R\+I\+SR}}
\index{R\+I\+SR@{R\+I\+SR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{R\+I\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t R\+I\+SR}

D\+C\+MI raw interrupt status register, Address offset\+: 0x08 

Definition at line \textbf{ 458} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structDCMI__TypeDef_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!D\+C\+M\+I\+\_\+\+Type\+Def@{D\+C\+M\+I\+\_\+\+Type\+Def}}
\subsubsection{SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t SR}

D\+C\+MI status register, Address offset\+: 0x04 

Definition at line \textbf{ 457} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
