;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -1, <-20
	JMN -96, @-20
	DJN -1, @-20
	SUB @3, 0
	SUB @126, 109
	JMP -1, @-20
	SUB @121, 103
	JMZ 50, 640
	CMP #9, 2
	SUB 3, 20
	SUB 3, 20
	DJN -1, @-20
	SUB @121, 106
	JMZ 30, 9
	ADD -1, <-20
	SUB @121, 103
	SUB 3, 20
	CMP 3, 20
	SUB 3, 20
	ADD -1, <-20
	ADD @121, 106
	SUB @126, 109
	SUB 30, 200
	CMP @3, 0
	DJN -1, @-20
	SUB @121, 103
	SPL 0, <402
	JMN -1, @-20
	SUB @121, 103
	SUB @3, 0
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	JMN -96, @-20
	JMN -96, @-20
	SUB @3, 0
	ADD @3, 0
	CMP 700, 100
	ADD @121, 106
	ADD @121, 106
	ADD @121, 106
	CMP 700, 100
	SPL 0, <402
	MOV -1, <-20
	ADD 210, 30
	MOV -611, <-20
