|DataPath
clock => clock.IN8
pcQ[0] <= pcQ[0].DB_MAX_OUTPUT_PORT_TYPE
pcQ[1] <= pcQ[1].DB_MAX_OUTPUT_PORT_TYPE
pcQ[2] <= pcQ[2].DB_MAX_OUTPUT_PORT_TYPE
pcQ[3] <= pcQ[3].DB_MAX_OUTPUT_PORT_TYPE
pcQ[4] <= pcQ[4].DB_MAX_OUTPUT_PORT_TYPE
pcQ[5] <= pcQ[5].DB_MAX_OUTPUT_PORT_TYPE
pcQ[6] <= pcQ[6].DB_MAX_OUTPUT_PORT_TYPE
pcQ[7] <= pcQ[7].DB_MAX_OUTPUT_PORT_TYPE
pcQ[8] <= pcQ[8].DB_MAX_OUTPUT_PORT_TYPE
pcQ[9] <= pcQ[9].DB_MAX_OUTPUT_PORT_TYPE
pcQ[10] <= pcQ[10].DB_MAX_OUTPUT_PORT_TYPE
pcQ[11] <= pcQ[11].DB_MAX_OUTPUT_PORT_TYPE
pcQ[12] <= pcQ[12].DB_MAX_OUTPUT_PORT_TYPE
pcQ[13] <= pcQ[13].DB_MAX_OUTPUT_PORT_TYPE
pcQ[14] <= pcQ[14].DB_MAX_OUTPUT_PORT_TYPE
pcQ[15] <= pcQ[15].DB_MAX_OUTPUT_PORT_TYPE
pcQ[16] <= pcQ[16].DB_MAX_OUTPUT_PORT_TYPE
pcQ[17] <= pcQ[17].DB_MAX_OUTPUT_PORT_TYPE
pcQ[18] <= pcQ[18].DB_MAX_OUTPUT_PORT_TYPE
pcQ[19] <= pcQ[19].DB_MAX_OUTPUT_PORT_TYPE
pcQ[20] <= pcQ[20].DB_MAX_OUTPUT_PORT_TYPE
pcQ[21] <= pcQ[21].DB_MAX_OUTPUT_PORT_TYPE
pcQ[22] <= pcQ[22].DB_MAX_OUTPUT_PORT_TYPE
pcQ[23] <= pcQ[23].DB_MAX_OUTPUT_PORT_TYPE
pcQ[24] <= pcQ[24].DB_MAX_OUTPUT_PORT_TYPE
pcQ[25] <= pcQ[25].DB_MAX_OUTPUT_PORT_TYPE
pcQ[26] <= pcQ[26].DB_MAX_OUTPUT_PORT_TYPE
pcQ[27] <= pcQ[27].DB_MAX_OUTPUT_PORT_TYPE
pcQ[28] <= pcQ[28].DB_MAX_OUTPUT_PORT_TYPE
pcQ[29] <= pcQ[29].DB_MAX_OUTPUT_PORT_TYPE
pcQ[30] <= pcQ[30].DB_MAX_OUTPUT_PORT_TYPE
pcQ[31] <= pcQ[31].DB_MAX_OUTPUT_PORT_TYPE
instr[0] <= instr[0].DB_MAX_OUTPUT_PORT_TYPE
instr[1] <= instr[1].DB_MAX_OUTPUT_PORT_TYPE
instr[2] <= instr[2].DB_MAX_OUTPUT_PORT_TYPE
instr[3] <= instr[3].DB_MAX_OUTPUT_PORT_TYPE
instr[4] <= instr[4].DB_MAX_OUTPUT_PORT_TYPE
instr[5] <= instr[5].DB_MAX_OUTPUT_PORT_TYPE
instr[6] <= instr[6].DB_MAX_OUTPUT_PORT_TYPE
instr[7] <= instr[7].DB_MAX_OUTPUT_PORT_TYPE
instr[8] <= instr[8].DB_MAX_OUTPUT_PORT_TYPE
instr[9] <= instr[9].DB_MAX_OUTPUT_PORT_TYPE
instr[10] <= instr[10].DB_MAX_OUTPUT_PORT_TYPE
instr[11] <= instr[11].DB_MAX_OUTPUT_PORT_TYPE
instr[12] <= instr[12].DB_MAX_OUTPUT_PORT_TYPE
instr[13] <= instr[13].DB_MAX_OUTPUT_PORT_TYPE
instr[14] <= instr[14].DB_MAX_OUTPUT_PORT_TYPE
instr[15] <= instr[15].DB_MAX_OUTPUT_PORT_TYPE
instr[16] <= instr[16].DB_MAX_OUTPUT_PORT_TYPE
instr[17] <= instr[17].DB_MAX_OUTPUT_PORT_TYPE
instr[18] <= instr[18].DB_MAX_OUTPUT_PORT_TYPE
instr[19] <= instr[19].DB_MAX_OUTPUT_PORT_TYPE
instr[20] <= instr[20].DB_MAX_OUTPUT_PORT_TYPE
instr[21] <= instr[21].DB_MAX_OUTPUT_PORT_TYPE
instr[22] <= instr[22].DB_MAX_OUTPUT_PORT_TYPE
instr[23] <= instr[23].DB_MAX_OUTPUT_PORT_TYPE
instr[24] <= instr[24].DB_MAX_OUTPUT_PORT_TYPE
instr[25] <= instr[25].DB_MAX_OUTPUT_PORT_TYPE
instr[26] <= instr[26].DB_MAX_OUTPUT_PORT_TYPE
instr[27] <= instr[27].DB_MAX_OUTPUT_PORT_TYPE
instr[28] <= instr[28].DB_MAX_OUTPUT_PORT_TYPE
instr[29] <= instr[29].DB_MAX_OUTPUT_PORT_TYPE
instr[30] <= instr[30].DB_MAX_OUTPUT_PORT_TYPE
instr[31] <= instr[31].DB_MAX_OUTPUT_PORT_TYPE
pcD[0] <= pcD[0].DB_MAX_OUTPUT_PORT_TYPE
pcD[1] <= pcD[1].DB_MAX_OUTPUT_PORT_TYPE
pcD[2] <= pcD[2].DB_MAX_OUTPUT_PORT_TYPE
pcD[3] <= pcD[3].DB_MAX_OUTPUT_PORT_TYPE
pcD[4] <= pcD[4].DB_MAX_OUTPUT_PORT_TYPE
pcD[5] <= pcD[5].DB_MAX_OUTPUT_PORT_TYPE
pcD[6] <= pcD[6].DB_MAX_OUTPUT_PORT_TYPE
pcD[7] <= pcD[7].DB_MAX_OUTPUT_PORT_TYPE
pcD[8] <= pcD[8].DB_MAX_OUTPUT_PORT_TYPE
pcD[9] <= pcD[9].DB_MAX_OUTPUT_PORT_TYPE
pcD[10] <= pcD[10].DB_MAX_OUTPUT_PORT_TYPE
pcD[11] <= pcD[11].DB_MAX_OUTPUT_PORT_TYPE
pcD[12] <= pcD[12].DB_MAX_OUTPUT_PORT_TYPE
pcD[13] <= pcD[13].DB_MAX_OUTPUT_PORT_TYPE
pcD[14] <= pcD[14].DB_MAX_OUTPUT_PORT_TYPE
pcD[15] <= pcD[15].DB_MAX_OUTPUT_PORT_TYPE
pcD[16] <= pcD[16].DB_MAX_OUTPUT_PORT_TYPE
pcD[17] <= pcD[17].DB_MAX_OUTPUT_PORT_TYPE
pcD[18] <= pcD[18].DB_MAX_OUTPUT_PORT_TYPE
pcD[19] <= pcD[19].DB_MAX_OUTPUT_PORT_TYPE
pcD[20] <= pcD[20].DB_MAX_OUTPUT_PORT_TYPE
pcD[21] <= pcD[21].DB_MAX_OUTPUT_PORT_TYPE
pcD[22] <= pcD[22].DB_MAX_OUTPUT_PORT_TYPE
pcD[23] <= pcD[23].DB_MAX_OUTPUT_PORT_TYPE
pcD[24] <= pcD[24].DB_MAX_OUTPUT_PORT_TYPE
pcD[25] <= pcD[25].DB_MAX_OUTPUT_PORT_TYPE
pcD[26] <= pcD[26].DB_MAX_OUTPUT_PORT_TYPE
pcD[27] <= pcD[27].DB_MAX_OUTPUT_PORT_TYPE
pcD[28] <= pcD[28].DB_MAX_OUTPUT_PORT_TYPE
pcD[29] <= pcD[29].DB_MAX_OUTPUT_PORT_TYPE
pcD[30] <= pcD[30].DB_MAX_OUTPUT_PORT_TYPE
pcD[31] <= pcD[31].DB_MAX_OUTPUT_PORT_TYPE
regWriteEnable[0] <= WE3.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|adder:psAdd
a1[0] => Add0.IN32
a1[1] => Add0.IN31
a1[2] => Add0.IN30
a1[3] => Add0.IN29
a1[4] => Add0.IN28
a1[5] => Add0.IN27
a1[6] => Add0.IN26
a1[7] => Add0.IN25
a1[8] => Add0.IN24
a1[9] => Add0.IN23
a1[10] => Add0.IN22
a1[11] => Add0.IN21
a1[12] => Add0.IN20
a1[13] => Add0.IN19
a1[14] => Add0.IN18
a1[15] => Add0.IN17
a1[16] => Add0.IN16
a1[17] => Add0.IN15
a1[18] => Add0.IN14
a1[19] => Add0.IN13
a1[20] => Add0.IN12
a1[21] => Add0.IN11
a1[22] => Add0.IN10
a1[23] => Add0.IN9
a1[24] => Add0.IN8
a1[25] => Add0.IN7
a1[26] => Add0.IN6
a1[27] => Add0.IN5
a1[28] => Add0.IN4
a1[29] => Add0.IN3
a1[30] => Add0.IN2
a1[31] => Add0.IN1
a2[0] => Add0.IN64
a2[1] => Add0.IN63
a2[2] => Add0.IN62
a2[3] => Add0.IN61
a2[4] => Add0.IN60
a2[5] => Add0.IN59
a2[6] => Add0.IN58
a2[7] => Add0.IN57
a2[8] => Add0.IN56
a2[9] => Add0.IN55
a2[10] => Add0.IN54
a2[11] => Add0.IN53
a2[12] => Add0.IN52
a2[13] => Add0.IN51
a2[14] => Add0.IN50
a2[15] => Add0.IN49
a2[16] => Add0.IN48
a2[17] => Add0.IN47
a2[18] => Add0.IN46
a2[19] => Add0.IN45
a2[20] => Add0.IN44
a2[21] => Add0.IN43
a2[22] => Add0.IN42
a2[23] => Add0.IN41
a2[24] => Add0.IN40
a2[25] => Add0.IN39
a2[26] => Add0.IN38
a2[27] => Add0.IN37
a2[28] => Add0.IN36
a2[29] => Add0.IN35
a2[30] => Add0.IN34
a2[31] => Add0.IN33
answer[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|Control:theControl
clock[0] => clock[0].IN2
ins[0] => ~NO_FANOUT~
ins[1] => ~NO_FANOUT~
ins[2] => ~NO_FANOUT~
ins[3] => ~NO_FANOUT~
ins[4] => ~NO_FANOUT~
ins[5] => ~NO_FANOUT~
ins[6] => ~NO_FANOUT~
ins[7] => ~NO_FANOUT~
ins[8] => ~NO_FANOUT~
ins[9] => ~NO_FANOUT~
ins[10] => ~NO_FANOUT~
ins[11] => ~NO_FANOUT~
ins[12] => ~NO_FANOUT~
ins[13] => ~NO_FANOUT~
ins[14] => ~NO_FANOUT~
ins[15] => ~NO_FANOUT~
ins[16] => ~NO_FANOUT~
ins[17] => ~NO_FANOUT~
ins[18] => ~NO_FANOUT~
ins[19] => ~NO_FANOUT~
ins[20] => ~NO_FANOUT~
ins[21] => ~NO_FANOUT~
ins[22] => ~NO_FANOUT~
ins[23] => ~NO_FANOUT~
ins[24] => ~NO_FANOUT~
ins[25] => ~NO_FANOUT~
ins[26] => lw.IN1
ins[26] => sw.IN1
ins[26] => jal[0].IN1
ins[26] => bleu[0].IN1
ins[26] => nori[0].IN1
ins[26] => rorv[0].IN1
ins[26] => rolv[0].IN1
ins[26] => notr[0].IN1
ins[26] => norr[0].IN1
ins[26] => andr[0].IN1
ins[26] => jr.IN1
ins[27] => lw.IN1
ins[27] => sw.IN1
ins[27] => jal.IN1
ins[27] => norr.IN1
ins[27] => nori.IN1
ins[27] => alu0[0].DATAIN
ins[27] => ALUControl[0].DATAIN
ins[27] => bleu.IN1
ins[27] => rolv.IN1
ins[27] => notr.IN1
ins[27] => andr.IN1
ins[27] => jr.IN1
ins[28] => norr.IN1
ins[28] => nori.IN1
ins[28] => notr.IN1
ins[28] => alu1[0].DATAIN
ins[28] => ALUControl[1].DATAIN
ins[28] => jal.IN1
ins[28] => bleu.IN1
ins[28] => sw.IN1
ins[28] => lw.IN1
ins[28] => jr.IN1
ins[29] => sw.IN1
ins[29] => nori.IN1
ins[29] => alu2[0].DATAIN
ins[29] => ALUControl[2].DATAIN
ins[29] => jal.IN1
ins[29] => bleu.IN1
ins[29] => lw.IN1
ins[30] => bleu.IN0
ins[30] => alu3[0].DATAIN
ins[30] => ALUControl[3].DATAIN
ins[30] => jal.IN0
ins[30] => sw.IN0
ins[31] => sw.IN1
ins[31] => alu4[0].DATAIN
ins[31] => ALUControl[4].DATAIN
ins[31] => jal.IN1
ins[31] => bleu.IN1
memToReg[0] <= memToReg.DB_MAX_OUTPUT_PORT_TYPE
memWrite[0] <= mux4to1B1:swSave.port6
branchEnable[0] <= bleu[0].DB_MAX_OUTPUT_PORT_TYPE
ALUControl[0] <= ins[27].DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= ins[28].DB_MAX_OUTPUT_PORT_TYPE
ALUControl[2] <= ins[29].DB_MAX_OUTPUT_PORT_TYPE
ALUControl[3] <= ins[30].DB_MAX_OUTPUT_PORT_TYPE
ALUControl[4] <= ins[31].DB_MAX_OUTPUT_PORT_TYPE
ALUSrc[0] <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
regDst[0] <= regDst.DB_MAX_OUTPUT_PORT_TYPE
regWriteEnable[0] <= regWriteEnable.DB_MAX_OUTPUT_PORT_TYPE
jump[0] <= jump.DB_MAX_OUTPUT_PORT_TYPE
jumpReg[0] <= jr.DB_MAX_OUTPUT_PORT_TYPE
PCWrite[0] <= PCWrite.DB_MAX_OUTPUT_PORT_TYPE
IorD[0] <= mux4to1B1:swSave.port6
IRWrite[0] <= IRWrite.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcA[0] <= ALUSrcA.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcB[0] <= <GND>
ALUSrcB[1] <= srcB1.DB_MAX_OUTPUT_PORT_TYPE
PCSrc[0] <= jal[0].DB_MAX_OUTPUT_PORT_TYPE
PCSrc[1] <= bleu[0].DB_MAX_OUTPUT_PORT_TYPE
alu4[0] <= ins[31].DB_MAX_OUTPUT_PORT_TYPE
alu3[0] <= ins[30].DB_MAX_OUTPUT_PORT_TYPE
alu2[0] <= ins[29].DB_MAX_OUTPUT_PORT_TYPE
alu1[0] <= ins[28].DB_MAX_OUTPUT_PORT_TYPE
alu0[0] <= ins[27].DB_MAX_OUTPUT_PORT_TYPE


|DataPath|Control:theControl|mux4to1B1:lwSave
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|Control:theControl|mux4to1B1:swSave
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:memoryIn|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|combinedMemory:idmem
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => instructs.waddr_a[0].DATAIN
addr[2] => instructs.WADDR
addr[2] => instructs.RADDR
addr[3] => instructs.waddr_a[1].DATAIN
addr[3] => instructs.WADDR1
addr[3] => instructs.RADDR1
addr[4] => instructs.waddr_a[2].DATAIN
addr[4] => instructs.WADDR2
addr[4] => instructs.RADDR2
addr[5] => instructs.waddr_a[3].DATAIN
addr[5] => instructs.WADDR3
addr[5] => instructs.RADDR3
addr[6] => instructs.waddr_a[4].DATAIN
addr[6] => instructs.WADDR4
addr[6] => instructs.RADDR4
addr[7] => instructs.waddr_a[5].DATAIN
addr[7] => instructs.WADDR5
addr[7] => instructs.RADDR5
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
read[0] <= instructs.DATAOUT
read[1] <= instructs.DATAOUT1
read[2] <= instructs.DATAOUT2
read[3] <= instructs.DATAOUT3
read[4] <= instructs.DATAOUT4
read[5] <= instructs.DATAOUT5
read[6] <= instructs.DATAOUT6
read[7] <= instructs.DATAOUT7
read[8] <= instructs.DATAOUT8
read[9] <= instructs.DATAOUT9
read[10] <= instructs.DATAOUT10
read[11] <= instructs.DATAOUT11
read[12] <= instructs.DATAOUT12
read[13] <= instructs.DATAOUT13
read[14] <= instructs.DATAOUT14
read[15] <= instructs.DATAOUT15
read[16] <= instructs.DATAOUT16
read[17] <= instructs.DATAOUT17
read[18] <= instructs.DATAOUT18
read[19] <= instructs.DATAOUT19
read[20] <= instructs.DATAOUT20
read[21] <= instructs.DATAOUT21
read[22] <= instructs.DATAOUT22
read[23] <= instructs.DATAOUT23
read[24] <= instructs.DATAOUT24
read[25] <= instructs.DATAOUT25
read[26] <= instructs.DATAOUT26
read[27] <= instructs.DATAOUT27
read[28] <= instructs.DATAOUT28
read[29] <= instructs.DATAOUT29
read[30] <= instructs.DATAOUT30
read[31] <= instructs.DATAOUT31
writeData[0] => instructs.data_a[0].DATAIN
writeData[0] => instructs.DATAIN
writeData[1] => instructs.data_a[1].DATAIN
writeData[1] => instructs.DATAIN1
writeData[2] => instructs.data_a[2].DATAIN
writeData[2] => instructs.DATAIN2
writeData[3] => instructs.data_a[3].DATAIN
writeData[3] => instructs.DATAIN3
writeData[4] => instructs.data_a[4].DATAIN
writeData[4] => instructs.DATAIN4
writeData[5] => instructs.data_a[5].DATAIN
writeData[5] => instructs.DATAIN5
writeData[6] => instructs.data_a[6].DATAIN
writeData[6] => instructs.DATAIN6
writeData[7] => instructs.data_a[7].DATAIN
writeData[7] => instructs.DATAIN7
writeData[8] => instructs.data_a[8].DATAIN
writeData[8] => instructs.DATAIN8
writeData[9] => instructs.data_a[9].DATAIN
writeData[9] => instructs.DATAIN9
writeData[10] => instructs.data_a[10].DATAIN
writeData[10] => instructs.DATAIN10
writeData[11] => instructs.data_a[11].DATAIN
writeData[11] => instructs.DATAIN11
writeData[12] => instructs.data_a[12].DATAIN
writeData[12] => instructs.DATAIN12
writeData[13] => instructs.data_a[13].DATAIN
writeData[13] => instructs.DATAIN13
writeData[14] => instructs.data_a[14].DATAIN
writeData[14] => instructs.DATAIN14
writeData[15] => instructs.data_a[15].DATAIN
writeData[15] => instructs.DATAIN15
writeData[16] => instructs.data_a[16].DATAIN
writeData[16] => instructs.DATAIN16
writeData[17] => instructs.data_a[17].DATAIN
writeData[17] => instructs.DATAIN17
writeData[18] => instructs.data_a[18].DATAIN
writeData[18] => instructs.DATAIN18
writeData[19] => instructs.data_a[19].DATAIN
writeData[19] => instructs.DATAIN19
writeData[20] => instructs.data_a[20].DATAIN
writeData[20] => instructs.DATAIN20
writeData[21] => instructs.data_a[21].DATAIN
writeData[21] => instructs.DATAIN21
writeData[22] => instructs.data_a[22].DATAIN
writeData[22] => instructs.DATAIN22
writeData[23] => instructs.data_a[23].DATAIN
writeData[23] => instructs.DATAIN23
writeData[24] => instructs.data_a[24].DATAIN
writeData[24] => instructs.DATAIN24
writeData[25] => instructs.data_a[25].DATAIN
writeData[25] => instructs.DATAIN25
writeData[26] => instructs.data_a[26].DATAIN
writeData[26] => instructs.DATAIN26
writeData[27] => instructs.data_a[27].DATAIN
writeData[27] => instructs.DATAIN27
writeData[28] => instructs.data_a[28].DATAIN
writeData[28] => instructs.DATAIN28
writeData[29] => instructs.data_a[29].DATAIN
writeData[29] => instructs.DATAIN29
writeData[30] => instructs.data_a[30].DATAIN
writeData[30] => instructs.DATAIN30
writeData[31] => instructs.data_a[31].DATAIN
writeData[31] => instructs.DATAIN31
clk => instructs.we_a.CLK
clk => instructs.waddr_a[5].CLK
clk => instructs.waddr_a[4].CLK
clk => instructs.waddr_a[3].CLK
clk => instructs.waddr_a[2].CLK
clk => instructs.waddr_a[1].CLK
clk => instructs.waddr_a[0].CLK
clk => instructs.data_a[31].CLK
clk => instructs.data_a[30].CLK
clk => instructs.data_a[29].CLK
clk => instructs.data_a[28].CLK
clk => instructs.data_a[27].CLK
clk => instructs.data_a[26].CLK
clk => instructs.data_a[25].CLK
clk => instructs.data_a[24].CLK
clk => instructs.data_a[23].CLK
clk => instructs.data_a[22].CLK
clk => instructs.data_a[21].CLK
clk => instructs.data_a[20].CLK
clk => instructs.data_a[19].CLK
clk => instructs.data_a[18].CLK
clk => instructs.data_a[17].CLK
clk => instructs.data_a[16].CLK
clk => instructs.data_a[15].CLK
clk => instructs.data_a[14].CLK
clk => instructs.data_a[13].CLK
clk => instructs.data_a[12].CLK
clk => instructs.data_a[11].CLK
clk => instructs.data_a[10].CLK
clk => instructs.data_a[9].CLK
clk => instructs.data_a[8].CLK
clk => instructs.data_a[7].CLK
clk => instructs.data_a[6].CLK
clk => instructs.data_a[5].CLK
clk => instructs.data_a[4].CLK
clk => instructs.data_a[3].CLK
clk => instructs.data_a[2].CLK
clk => instructs.data_a[1].CLK
clk => instructs.data_a[0].CLK
clk => instructs.CLK0
writeEnable => instructs.we_a.DATAIN
writeEnable => instructs.WE


|DataPath|registerFile:theRegisters
A1[0] => A1[0].IN1
A1[1] => A1[1].IN1
A1[2] => A1[2].IN1
A1[3] => ~NO_FANOUT~
A1[4] => ~NO_FANOUT~
A2[0] => A2[0].IN1
A2[1] => A2[1].IN1
A2[2] => A2[2].IN1
A2[3] => ~NO_FANOUT~
A2[4] => ~NO_FANOUT~
A3[0] => yesWrite1.IN1
A3[0] => yesWrite3.IN1
A3[0] => yesWrite5.IN1
A3[0] => yesWrite7.IN1
A3[0] => yesWrite0.IN1
A3[0] => yesWrite2.IN1
A3[0] => yesWrite4.IN1
A3[0] => yesWrite6.IN1
A3[1] => yesWrite2.IN1
A3[1] => yesWrite3.IN1
A3[1] => yesWrite6.IN1
A3[1] => yesWrite7.IN1
A3[1] => yesWrite0.IN1
A3[1] => yesWrite1.IN1
A3[1] => yesWrite4.IN1
A3[1] => yesWrite5.IN1
A3[2] => yesWrite4.IN0
A3[2] => yesWrite5.IN0
A3[2] => yesWrite6.IN0
A3[2] => yesWrite7.IN0
A3[2] => yesWrite0.IN0
A3[2] => yesWrite1.IN0
A3[2] => yesWrite2.IN0
A3[2] => yesWrite3.IN0
A3[3] => ~NO_FANOUT~
A3[4] => ~NO_FANOUT~
CLK[0] => CLK[0].IN8
WE3[0] => yesWrite0.IN1
WE3[0] => yesWrite1.IN1
WE3[0] => yesWrite2.IN1
WE3[0] => yesWrite3.IN1
WE3[0] => yesWrite4.IN1
WE3[0] => yesWrite5.IN1
WE3[0] => yesWrite6.IN1
WE3[0] => yesWrite7.IN1
WD3[0] => WD3[0].IN8
WD3[1] => WD3[1].IN8
WD3[2] => WD3[2].IN8
WD3[3] => WD3[3].IN8
WD3[4] => WD3[4].IN8
WD3[5] => WD3[5].IN8
WD3[6] => WD3[6].IN8
WD3[7] => WD3[7].IN8
WD3[8] => WD3[8].IN8
WD3[9] => WD3[9].IN8
WD3[10] => WD3[10].IN8
WD3[11] => WD3[11].IN8
WD3[12] => WD3[12].IN8
WD3[13] => WD3[13].IN8
WD3[14] => WD3[14].IN8
WD3[15] => WD3[15].IN8
WD3[16] => WD3[16].IN8
WD3[17] => WD3[17].IN8
WD3[18] => WD3[18].IN8
WD3[19] => WD3[19].IN8
WD3[20] => WD3[20].IN8
WD3[21] => WD3[21].IN8
WD3[22] => WD3[22].IN8
WD3[23] => WD3[23].IN8
WD3[24] => WD3[24].IN8
WD3[25] => WD3[25].IN8
WD3[26] => WD3[26].IN8
WD3[27] => WD3[27].IN8
WD3[28] => WD3[28].IN8
WD3[29] => WD3[29].IN8
WD3[30] => WD3[30].IN8
WD3[31] => WD3[31].IN8
RD1[0] <= mux8to1B32:mpxA1.port11
RD1[1] <= mux8to1B32:mpxA1.port11
RD1[2] <= mux8to1B32:mpxA1.port11
RD1[3] <= mux8to1B32:mpxA1.port11
RD1[4] <= mux8to1B32:mpxA1.port11
RD1[5] <= mux8to1B32:mpxA1.port11
RD1[6] <= mux8to1B32:mpxA1.port11
RD1[7] <= mux8to1B32:mpxA1.port11
RD1[8] <= mux8to1B32:mpxA1.port11
RD1[9] <= mux8to1B32:mpxA1.port11
RD1[10] <= mux8to1B32:mpxA1.port11
RD1[11] <= mux8to1B32:mpxA1.port11
RD1[12] <= mux8to1B32:mpxA1.port11
RD1[13] <= mux8to1B32:mpxA1.port11
RD1[14] <= mux8to1B32:mpxA1.port11
RD1[15] <= mux8to1B32:mpxA1.port11
RD1[16] <= mux8to1B32:mpxA1.port11
RD1[17] <= mux8to1B32:mpxA1.port11
RD1[18] <= mux8to1B32:mpxA1.port11
RD1[19] <= mux8to1B32:mpxA1.port11
RD1[20] <= mux8to1B32:mpxA1.port11
RD1[21] <= mux8to1B32:mpxA1.port11
RD1[22] <= mux8to1B32:mpxA1.port11
RD1[23] <= mux8to1B32:mpxA1.port11
RD1[24] <= mux8to1B32:mpxA1.port11
RD1[25] <= mux8to1B32:mpxA1.port11
RD1[26] <= mux8to1B32:mpxA1.port11
RD1[27] <= mux8to1B32:mpxA1.port11
RD1[28] <= mux8to1B32:mpxA1.port11
RD1[29] <= mux8to1B32:mpxA1.port11
RD1[30] <= mux8to1B32:mpxA1.port11
RD1[31] <= mux8to1B32:mpxA1.port11
RD2[0] <= mux8to1B32:mpxA2.port11
RD2[1] <= mux8to1B32:mpxA2.port11
RD2[2] <= mux8to1B32:mpxA2.port11
RD2[3] <= mux8to1B32:mpxA2.port11
RD2[4] <= mux8to1B32:mpxA2.port11
RD2[5] <= mux8to1B32:mpxA2.port11
RD2[6] <= mux8to1B32:mpxA2.port11
RD2[7] <= mux8to1B32:mpxA2.port11
RD2[8] <= mux8to1B32:mpxA2.port11
RD2[9] <= mux8to1B32:mpxA2.port11
RD2[10] <= mux8to1B32:mpxA2.port11
RD2[11] <= mux8to1B32:mpxA2.port11
RD2[12] <= mux8to1B32:mpxA2.port11
RD2[13] <= mux8to1B32:mpxA2.port11
RD2[14] <= mux8to1B32:mpxA2.port11
RD2[15] <= mux8to1B32:mpxA2.port11
RD2[16] <= mux8to1B32:mpxA2.port11
RD2[17] <= mux8to1B32:mpxA2.port11
RD2[18] <= mux8to1B32:mpxA2.port11
RD2[19] <= mux8to1B32:mpxA2.port11
RD2[20] <= mux8to1B32:mpxA2.port11
RD2[21] <= mux8to1B32:mpxA2.port11
RD2[22] <= mux8to1B32:mpxA2.port11
RD2[23] <= mux8to1B32:mpxA2.port11
RD2[24] <= mux8to1B32:mpxA2.port11
RD2[25] <= mux8to1B32:mpxA2.port11
RD2[26] <= mux8to1B32:mpxA2.port11
RD2[27] <= mux8to1B32:mpxA2.port11
RD2[28] <= mux8to1B32:mpxA2.port11
RD2[29] <= mux8to1B32:mpxA2.port11
RD2[30] <= mux8to1B32:mpxA2.port11
RD2[31] <= mux8to1B32:mpxA2.port11


|DataPath|registerFile:theRegisters|enabledRegister:r0
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
writeEnable => writeEnable.IN1


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r0|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
writeEnable => writeEnable.IN1


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r1|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
writeEnable => writeEnable.IN1


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r2|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
writeEnable => writeEnable.IN1


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r3|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
writeEnable => writeEnable.IN1


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r4|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
writeEnable => writeEnable.IN1


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r5|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
writeEnable => writeEnable.IN1


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r6|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
writeEnable => writeEnable.IN1


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|enabledRegister:r7|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1
C2 => C2.IN2
C1 => C1.IN2
C0 => C0.IN1
I7[0] => I7[0].IN1
I7[1] => I7[1].IN1
I7[2] => I7[2].IN1
I7[3] => I7[3].IN1
I7[4] => I7[4].IN1
I7[5] => I7[5].IN1
I7[6] => I7[6].IN1
I7[7] => I7[7].IN1
I7[8] => I7[8].IN1
I7[9] => I7[9].IN1
I7[10] => I7[10].IN1
I7[11] => I7[11].IN1
I7[12] => I7[12].IN1
I7[13] => I7[13].IN1
I7[14] => I7[14].IN1
I7[15] => I7[15].IN1
I7[16] => I7[16].IN1
I7[17] => I7[17].IN1
I7[18] => I7[18].IN1
I7[19] => I7[19].IN1
I7[20] => I7[20].IN1
I7[21] => I7[21].IN1
I7[22] => I7[22].IN1
I7[23] => I7[23].IN1
I7[24] => I7[24].IN1
I7[25] => I7[25].IN1
I7[26] => I7[26].IN1
I7[27] => I7[27].IN1
I7[28] => I7[28].IN1
I7[29] => I7[29].IN1
I7[30] => I7[30].IN1
I7[31] => I7[31].IN1
I6[0] => I6[0].IN1
I6[1] => I6[1].IN1
I6[2] => I6[2].IN1
I6[3] => I6[3].IN1
I6[4] => I6[4].IN1
I6[5] => I6[5].IN1
I6[6] => I6[6].IN1
I6[7] => I6[7].IN1
I6[8] => I6[8].IN1
I6[9] => I6[9].IN1
I6[10] => I6[10].IN1
I6[11] => I6[11].IN1
I6[12] => I6[12].IN1
I6[13] => I6[13].IN1
I6[14] => I6[14].IN1
I6[15] => I6[15].IN1
I6[16] => I6[16].IN1
I6[17] => I6[17].IN1
I6[18] => I6[18].IN1
I6[19] => I6[19].IN1
I6[20] => I6[20].IN1
I6[21] => I6[21].IN1
I6[22] => I6[22].IN1
I6[23] => I6[23].IN1
I6[24] => I6[24].IN1
I6[25] => I6[25].IN1
I6[26] => I6[26].IN1
I6[27] => I6[27].IN1
I6[28] => I6[28].IN1
I6[29] => I6[29].IN1
I6[30] => I6[30].IN1
I6[31] => I6[31].IN1
I5[0] => I5[0].IN1
I5[1] => I5[1].IN1
I5[2] => I5[2].IN1
I5[3] => I5[3].IN1
I5[4] => I5[4].IN1
I5[5] => I5[5].IN1
I5[6] => I5[6].IN1
I5[7] => I5[7].IN1
I5[8] => I5[8].IN1
I5[9] => I5[9].IN1
I5[10] => I5[10].IN1
I5[11] => I5[11].IN1
I5[12] => I5[12].IN1
I5[13] => I5[13].IN1
I5[14] => I5[14].IN1
I5[15] => I5[15].IN1
I5[16] => I5[16].IN1
I5[17] => I5[17].IN1
I5[18] => I5[18].IN1
I5[19] => I5[19].IN1
I5[20] => I5[20].IN1
I5[21] => I5[21].IN1
I5[22] => I5[22].IN1
I5[23] => I5[23].IN1
I5[24] => I5[24].IN1
I5[25] => I5[25].IN1
I5[26] => I5[26].IN1
I5[27] => I5[27].IN1
I5[28] => I5[28].IN1
I5[29] => I5[29].IN1
I5[30] => I5[30].IN1
I5[31] => I5[31].IN1
I4[0] => I4[0].IN1
I4[1] => I4[1].IN1
I4[2] => I4[2].IN1
I4[3] => I4[3].IN1
I4[4] => I4[4].IN1
I4[5] => I4[5].IN1
I4[6] => I4[6].IN1
I4[7] => I4[7].IN1
I4[8] => I4[8].IN1
I4[9] => I4[9].IN1
I4[10] => I4[10].IN1
I4[11] => I4[11].IN1
I4[12] => I4[12].IN1
I4[13] => I4[13].IN1
I4[14] => I4[14].IN1
I4[15] => I4[15].IN1
I4[16] => I4[16].IN1
I4[17] => I4[17].IN1
I4[18] => I4[18].IN1
I4[19] => I4[19].IN1
I4[20] => I4[20].IN1
I4[21] => I4[21].IN1
I4[22] => I4[22].IN1
I4[23] => I4[23].IN1
I4[24] => I4[24].IN1
I4[25] => I4[25].IN1
I4[26] => I4[26].IN1
I4[27] => I4[27].IN1
I4[28] => I4[28].IN1
I4[29] => I4[29].IN1
I4[30] => I4[30].IN1
I4[31] => I4[31].IN1
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B32:s3.port6
O[1] <= mux4to1B32:s3.port6
O[2] <= mux4to1B32:s3.port6
O[3] <= mux4to1B32:s3.port6
O[4] <= mux4to1B32:s3.port6
O[5] <= mux4to1B32:s3.port6
O[6] <= mux4to1B32:s3.port6
O[7] <= mux4to1B32:s3.port6
O[8] <= mux4to1B32:s3.port6
O[9] <= mux4to1B32:s3.port6
O[10] <= mux4to1B32:s3.port6
O[11] <= mux4to1B32:s3.port6
O[12] <= mux4to1B32:s3.port6
O[13] <= mux4to1B32:s3.port6
O[14] <= mux4to1B32:s3.port6
O[15] <= mux4to1B32:s3.port6
O[16] <= mux4to1B32:s3.port6
O[17] <= mux4to1B32:s3.port6
O[18] <= mux4to1B32:s3.port6
O[19] <= mux4to1B32:s3.port6
O[20] <= mux4to1B32:s3.port6
O[21] <= mux4to1B32:s3.port6
O[22] <= mux4to1B32:s3.port6
O[23] <= mux4to1B32:s3.port6
O[24] <= mux4to1B32:s3.port6
O[25] <= mux4to1B32:s3.port6
O[26] <= mux4to1B32:s3.port6
O[27] <= mux4to1B32:s3.port6
O[28] <= mux4to1B32:s3.port6
O[29] <= mux4to1B32:s3.port6
O[30] <= mux4to1B32:s3.port6
O[31] <= mux4to1B32:s3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA1|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2
C2 => C2.IN2
C1 => C1.IN2
C0 => C0.IN1
I7[0] => I7[0].IN1
I7[1] => I7[1].IN1
I7[2] => I7[2].IN1
I7[3] => I7[3].IN1
I7[4] => I7[4].IN1
I7[5] => I7[5].IN1
I7[6] => I7[6].IN1
I7[7] => I7[7].IN1
I7[8] => I7[8].IN1
I7[9] => I7[9].IN1
I7[10] => I7[10].IN1
I7[11] => I7[11].IN1
I7[12] => I7[12].IN1
I7[13] => I7[13].IN1
I7[14] => I7[14].IN1
I7[15] => I7[15].IN1
I7[16] => I7[16].IN1
I7[17] => I7[17].IN1
I7[18] => I7[18].IN1
I7[19] => I7[19].IN1
I7[20] => I7[20].IN1
I7[21] => I7[21].IN1
I7[22] => I7[22].IN1
I7[23] => I7[23].IN1
I7[24] => I7[24].IN1
I7[25] => I7[25].IN1
I7[26] => I7[26].IN1
I7[27] => I7[27].IN1
I7[28] => I7[28].IN1
I7[29] => I7[29].IN1
I7[30] => I7[30].IN1
I7[31] => I7[31].IN1
I6[0] => I6[0].IN1
I6[1] => I6[1].IN1
I6[2] => I6[2].IN1
I6[3] => I6[3].IN1
I6[4] => I6[4].IN1
I6[5] => I6[5].IN1
I6[6] => I6[6].IN1
I6[7] => I6[7].IN1
I6[8] => I6[8].IN1
I6[9] => I6[9].IN1
I6[10] => I6[10].IN1
I6[11] => I6[11].IN1
I6[12] => I6[12].IN1
I6[13] => I6[13].IN1
I6[14] => I6[14].IN1
I6[15] => I6[15].IN1
I6[16] => I6[16].IN1
I6[17] => I6[17].IN1
I6[18] => I6[18].IN1
I6[19] => I6[19].IN1
I6[20] => I6[20].IN1
I6[21] => I6[21].IN1
I6[22] => I6[22].IN1
I6[23] => I6[23].IN1
I6[24] => I6[24].IN1
I6[25] => I6[25].IN1
I6[26] => I6[26].IN1
I6[27] => I6[27].IN1
I6[28] => I6[28].IN1
I6[29] => I6[29].IN1
I6[30] => I6[30].IN1
I6[31] => I6[31].IN1
I5[0] => I5[0].IN1
I5[1] => I5[1].IN1
I5[2] => I5[2].IN1
I5[3] => I5[3].IN1
I5[4] => I5[4].IN1
I5[5] => I5[5].IN1
I5[6] => I5[6].IN1
I5[7] => I5[7].IN1
I5[8] => I5[8].IN1
I5[9] => I5[9].IN1
I5[10] => I5[10].IN1
I5[11] => I5[11].IN1
I5[12] => I5[12].IN1
I5[13] => I5[13].IN1
I5[14] => I5[14].IN1
I5[15] => I5[15].IN1
I5[16] => I5[16].IN1
I5[17] => I5[17].IN1
I5[18] => I5[18].IN1
I5[19] => I5[19].IN1
I5[20] => I5[20].IN1
I5[21] => I5[21].IN1
I5[22] => I5[22].IN1
I5[23] => I5[23].IN1
I5[24] => I5[24].IN1
I5[25] => I5[25].IN1
I5[26] => I5[26].IN1
I5[27] => I5[27].IN1
I5[28] => I5[28].IN1
I5[29] => I5[29].IN1
I5[30] => I5[30].IN1
I5[31] => I5[31].IN1
I4[0] => I4[0].IN1
I4[1] => I4[1].IN1
I4[2] => I4[2].IN1
I4[3] => I4[3].IN1
I4[4] => I4[4].IN1
I4[5] => I4[5].IN1
I4[6] => I4[6].IN1
I4[7] => I4[7].IN1
I4[8] => I4[8].IN1
I4[9] => I4[9].IN1
I4[10] => I4[10].IN1
I4[11] => I4[11].IN1
I4[12] => I4[12].IN1
I4[13] => I4[13].IN1
I4[14] => I4[14].IN1
I4[15] => I4[15].IN1
I4[16] => I4[16].IN1
I4[17] => I4[17].IN1
I4[18] => I4[18].IN1
I4[19] => I4[19].IN1
I4[20] => I4[20].IN1
I4[21] => I4[21].IN1
I4[22] => I4[22].IN1
I4[23] => I4[23].IN1
I4[24] => I4[24].IN1
I4[25] => I4[25].IN1
I4[26] => I4[26].IN1
I4[27] => I4[27].IN1
I4[28] => I4[28].IN1
I4[29] => I4[29].IN1
I4[30] => I4[30].IN1
I4[31] => I4[31].IN1
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B32:s3.port6
O[1] <= mux4to1B32:s3.port6
O[2] <= mux4to1B32:s3.port6
O[3] <= mux4to1B32:s3.port6
O[4] <= mux4to1B32:s3.port6
O[5] <= mux4to1B32:s3.port6
O[6] <= mux4to1B32:s3.port6
O[7] <= mux4to1B32:s3.port6
O[8] <= mux4to1B32:s3.port6
O[9] <= mux4to1B32:s3.port6
O[10] <= mux4to1B32:s3.port6
O[11] <= mux4to1B32:s3.port6
O[12] <= mux4to1B32:s3.port6
O[13] <= mux4to1B32:s3.port6
O[14] <= mux4to1B32:s3.port6
O[15] <= mux4to1B32:s3.port6
O[16] <= mux4to1B32:s3.port6
O[17] <= mux4to1B32:s3.port6
O[18] <= mux4to1B32:s3.port6
O[19] <= mux4to1B32:s3.port6
O[20] <= mux4to1B32:s3.port6
O[21] <= mux4to1B32:s3.port6
O[22] <= mux4to1B32:s3.port6
O[23] <= mux4to1B32:s3.port6
O[24] <= mux4to1B32:s3.port6
O[25] <= mux4to1B32:s3.port6
O[26] <= mux4to1B32:s3.port6
O[27] <= mux4to1B32:s3.port6
O[28] <= mux4to1B32:s3.port6
O[29] <= mux4to1B32:s3.port6
O[30] <= mux4to1B32:s3.port6
O[31] <= mux4to1B32:s3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|registerFile:theRegisters|mux8to1B32:mpxA2|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
writeEnable => writeEnable.IN1


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:instructionIn|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
writeEnable => writeEnable.IN1


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:dataIn|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux2to1B5:muxA3
C => C.IN2
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
O[0] <= mux4to1B4:m0.port6
O[1] <= mux4to1B4:m0.port6
O[2] <= mux4to1B4:m0.port6
O[3] <= mux4to1B4:m0.port6
O[4] <= mux4to1B1:m1.port6


|DataPath|mux2to1B5:muxA3|mux4to1B4:m0
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux2to1B5:muxA3|mux4to1B4:m0|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux2to1B5:muxA3|mux4to1B4:m0|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux2to1B5:muxA3|mux4to1B4:m0|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux2to1B5:muxA3|mux4to1B4:m0|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux2to1B5:muxA3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux2to1B5:muxJal
C => C.IN2
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
O[0] <= mux4to1B4:m0.port6
O[1] <= mux4to1B4:m0.port6
O[2] <= mux4to1B4:m0.port6
O[3] <= mux4to1B4:m0.port6
O[4] <= mux4to1B1:m1.port6


|DataPath|mux2to1B5:muxJal|mux4to1B4:m0
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux2to1B5:muxJal|mux4to1B4:m0|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux2to1B5:muxJal|mux4to1B4:m0|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux2to1B5:muxJal|mux4to1B4:m0|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux2to1B5:muxJal|mux4to1B4:m0|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux2to1B5:muxJal|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxWD3|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
writeEnable => writeEnable.IN1


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD1Out|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
writeEnable => writeEnable.IN1


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:RD2Out|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|mux4to1B32:ALUA|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:ALUA|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:ALUA|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:ALUA|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:ALUA|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:ALUA|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:ALUA|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:ALUA|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:ALUA|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUA|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|mux4to1B32:ALUB|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:ALUB|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:ALUB|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:ALUB|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:ALUB|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:ALUB|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:ALUB|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:ALUB|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:ALUB|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:ALUB|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU
I1[0] => I1[0].IN2
I1[1] => I1[1].IN2
I1[2] => I1[2].IN2
I1[3] => Add0.IN29
I1[3] => norOut.IN0
I1[3] => norIOut.IN0
I1[3] => Add1.IN61
I1[4] => Add0.IN28
I1[4] => norOut.IN0
I1[4] => norIOut.IN0
I1[4] => Add1.IN60
I1[5] => Add0.IN27
I1[5] => norOut.IN0
I1[5] => norIOut.IN0
I1[5] => Add1.IN59
I1[6] => Add0.IN26
I1[6] => norOut.IN0
I1[6] => norIOut.IN0
I1[6] => Add1.IN58
I1[7] => Add0.IN25
I1[7] => norOut.IN0
I1[7] => norIOut.IN0
I1[7] => Add1.IN57
I1[8] => Add0.IN24
I1[8] => norOut.IN0
I1[8] => norIOut.IN0
I1[8] => Add1.IN56
I1[9] => Add0.IN23
I1[9] => norOut.IN0
I1[9] => norIOut.IN0
I1[9] => Add1.IN55
I1[10] => Add0.IN22
I1[10] => norOut.IN0
I1[10] => norIOut.IN0
I1[10] => Add1.IN54
I1[11] => Add0.IN21
I1[11] => norOut.IN0
I1[11] => norIOut.IN0
I1[11] => Add1.IN53
I1[12] => Add0.IN20
I1[12] => norOut.IN0
I1[12] => norIOut.IN0
I1[12] => Add1.IN52
I1[13] => Add0.IN19
I1[13] => norOut.IN0
I1[13] => norIOut.IN0
I1[13] => Add1.IN51
I1[14] => Add0.IN18
I1[14] => norOut.IN0
I1[14] => norIOut.IN0
I1[14] => Add1.IN50
I1[15] => Add0.IN17
I1[15] => norOut.IN0
I1[15] => norIOut.IN0
I1[15] => Add1.IN49
I1[16] => Add0.IN16
I1[16] => norOut.IN0
I1[16] => norIOut.IN0
I1[16] => Add1.IN48
I1[17] => Add0.IN15
I1[17] => norOut.IN0
I1[17] => norIOut.IN0
I1[17] => Add1.IN47
I1[18] => Add0.IN14
I1[18] => norOut.IN0
I1[18] => norIOut.IN0
I1[18] => Add1.IN46
I1[19] => Add0.IN13
I1[19] => norOut.IN0
I1[19] => norIOut.IN0
I1[19] => Add1.IN45
I1[20] => Add0.IN12
I1[20] => norOut.IN0
I1[20] => norIOut.IN0
I1[20] => Add1.IN44
I1[21] => Add0.IN11
I1[21] => norOut.IN0
I1[21] => norIOut.IN0
I1[21] => Add1.IN43
I1[22] => Add0.IN10
I1[22] => norOut.IN0
I1[22] => norIOut.IN0
I1[22] => Add1.IN42
I1[23] => Add0.IN9
I1[23] => norOut.IN0
I1[23] => norIOut.IN0
I1[23] => Add1.IN41
I1[24] => Add0.IN8
I1[24] => norOut.IN0
I1[24] => norIOut.IN0
I1[24] => Add1.IN40
I1[25] => Add0.IN7
I1[25] => norOut.IN0
I1[25] => norIOut.IN0
I1[25] => Add1.IN39
I1[26] => Add0.IN6
I1[26] => norOut.IN0
I1[26] => norIOut.IN0
I1[26] => Add1.IN38
I1[27] => Add0.IN5
I1[27] => norOut.IN0
I1[27] => norIOut.IN0
I1[27] => Add1.IN37
I1[28] => Add0.IN4
I1[28] => norOut.IN0
I1[28] => norIOut.IN0
I1[28] => Add1.IN36
I1[29] => Add0.IN3
I1[29] => norOut.IN0
I1[29] => norIOut.IN0
I1[29] => Add1.IN35
I1[30] => Add0.IN2
I1[30] => norOut.IN0
I1[30] => norIOut.IN0
I1[30] => Add1.IN34
I1[31] => Add0.IN1
I1[31] => norOut.IN0
I1[31] => norIOut.IN0
I1[31] => Add1.IN33
I2[0] => Lrot7[7].IN16
I2[1] => Lrot7[8].IN16
I2[2] => Lrot7[9].IN16
I2[3] => Lrot7[10].IN16
I2[4] => Lrot7[11].IN16
I2[5] => Lrot7[12].IN16
I2[6] => Lrot7[13].IN16
I2[7] => Lrot7[14].IN16
I2[8] => Lrot7[15].IN16
I2[9] => Lrot7[16].IN16
I2[10] => Lrot7[17].IN16
I2[11] => Lrot7[18].IN16
I2[12] => Lrot7[19].IN16
I2[13] => Lrot7[20].IN16
I2[14] => Lrot7[21].IN16
I2[15] => Lrot7[22].IN16
I2[16] => Lrot7[23].IN16
I2[17] => Lrot7[24].IN16
I2[18] => Lrot7[25].IN16
I2[19] => Lrot7[26].IN16
I2[20] => Lrot7[27].IN16
I2[21] => Lrot7[28].IN16
I2[22] => Lrot7[29].IN16
I2[23] => Lrot7[30].IN16
I2[24] => Lrot7[31].IN16
I2[25] => Lrot7[0].IN16
I2[26] => Lrot7[1].IN16
I2[27] => Lrot7[2].IN16
I2[28] => Lrot7[3].IN16
I2[29] => Lrot7[4].IN16
I2[30] => Lrot7[5].IN16
I2[31] => Lrot7[6].IN16
Selector[0] => add.IN1
Selector[0] => add.IN1
Selector[0] => norr.IN1
Selector[0] => nori.IN1
Selector[0] => rorv.IN1
Selector[0] => add.IN1
Selector[0] => notr.IN1
Selector[0] => bleu.IN1
Selector[0] => rolv.IN1
Selector[1] => norr.IN1
Selector[1] => nori.IN1
Selector[1] => notr.IN1
Selector[1] => add.IN1
Selector[1] => add.IN1
Selector[1] => add.IN1
Selector[1] => bleu.IN1
Selector[1] => rolv.IN1
Selector[1] => rorv.IN1
Selector[2] => add.IN1
Selector[2] => nori.IN1
Selector[2] => add.IN1
Selector[2] => add.IN1
Selector[2] => norr.IN1
Selector[2] => notr.IN1
Selector[2] => bleu.IN1
Selector[2] => rolv.IN1
Selector[2] => rorv.IN1
Selector[3] => bleu.IN0
Selector[3] => add.IN0
Selector[3] => add.IN0
Selector[3] => add.IN0
Selector[3] => norr.IN0
Selector[3] => nori.IN0
Selector[3] => notr.IN0
Selector[3] => rolv.IN0
Selector[3] => rorv.IN0
Selector[4] => add.IN1
Selector[4] => add.IN1
Selector[4] => add.IN1
Selector[4] => norr.IN1
Selector[4] => nori.IN1
Selector[4] => notr.IN1
Selector[4] => bleu.IN1
Selector[4] => rolv.IN1
Selector[4] => rorv.IN1
O[0] <= mux8to1B32:muxFinal.port11
O[1] <= mux8to1B32:muxFinal.port11
O[2] <= mux8to1B32:muxFinal.port11
O[3] <= mux8to1B32:muxFinal.port11
O[4] <= mux8to1B32:muxFinal.port11
O[5] <= mux8to1B32:muxFinal.port11
O[6] <= mux8to1B32:muxFinal.port11
O[7] <= mux8to1B32:muxFinal.port11
O[8] <= mux8to1B32:muxFinal.port11
O[9] <= mux8to1B32:muxFinal.port11
O[10] <= mux8to1B32:muxFinal.port11
O[11] <= mux8to1B32:muxFinal.port11
O[12] <= mux8to1B32:muxFinal.port11
O[13] <= mux8to1B32:muxFinal.port11
O[14] <= mux8to1B32:muxFinal.port11
O[15] <= mux8to1B32:muxFinal.port11
O[16] <= mux8to1B32:muxFinal.port11
O[17] <= mux8to1B32:muxFinal.port11
O[18] <= mux8to1B32:muxFinal.port11
O[19] <= mux8to1B32:muxFinal.port11
O[20] <= mux8to1B32:muxFinal.port11
O[21] <= mux8to1B32:muxFinal.port11
O[22] <= mux8to1B32:muxFinal.port11
O[23] <= mux8to1B32:muxFinal.port11
O[24] <= mux8to1B32:muxFinal.port11
O[25] <= mux8to1B32:muxFinal.port11
O[26] <= mux8to1B32:muxFinal.port11
O[27] <= mux8to1B32:muxFinal.port11
O[28] <= mux8to1B32:muxFinal.port11
O[29] <= mux8to1B32:muxFinal.port11
O[30] <= mux8to1B32:muxFinal.port11
O[31] <= mux8to1B32:muxFinal.port11


|DataPath|ALU:theALU|mux8to1B32:rotateRight
C2 => C2.IN2
C1 => C1.IN2
C0 => C0.IN1
I7[0] => I7[0].IN1
I7[1] => I7[1].IN1
I7[2] => I7[2].IN1
I7[3] => I7[3].IN1
I7[4] => I7[4].IN1
I7[5] => I7[5].IN1
I7[6] => I7[6].IN1
I7[7] => I7[7].IN1
I7[8] => I7[8].IN1
I7[9] => I7[9].IN1
I7[10] => I7[10].IN1
I7[11] => I7[11].IN1
I7[12] => I7[12].IN1
I7[13] => I7[13].IN1
I7[14] => I7[14].IN1
I7[15] => I7[15].IN1
I7[16] => I7[16].IN1
I7[17] => I7[17].IN1
I7[18] => I7[18].IN1
I7[19] => I7[19].IN1
I7[20] => I7[20].IN1
I7[21] => I7[21].IN1
I7[22] => I7[22].IN1
I7[23] => I7[23].IN1
I7[24] => I7[24].IN1
I7[25] => I7[25].IN1
I7[26] => I7[26].IN1
I7[27] => I7[27].IN1
I7[28] => I7[28].IN1
I7[29] => I7[29].IN1
I7[30] => I7[30].IN1
I7[31] => I7[31].IN1
I6[0] => I6[0].IN1
I6[1] => I6[1].IN1
I6[2] => I6[2].IN1
I6[3] => I6[3].IN1
I6[4] => I6[4].IN1
I6[5] => I6[5].IN1
I6[6] => I6[6].IN1
I6[7] => I6[7].IN1
I6[8] => I6[8].IN1
I6[9] => I6[9].IN1
I6[10] => I6[10].IN1
I6[11] => I6[11].IN1
I6[12] => I6[12].IN1
I6[13] => I6[13].IN1
I6[14] => I6[14].IN1
I6[15] => I6[15].IN1
I6[16] => I6[16].IN1
I6[17] => I6[17].IN1
I6[18] => I6[18].IN1
I6[19] => I6[19].IN1
I6[20] => I6[20].IN1
I6[21] => I6[21].IN1
I6[22] => I6[22].IN1
I6[23] => I6[23].IN1
I6[24] => I6[24].IN1
I6[25] => I6[25].IN1
I6[26] => I6[26].IN1
I6[27] => I6[27].IN1
I6[28] => I6[28].IN1
I6[29] => I6[29].IN1
I6[30] => I6[30].IN1
I6[31] => I6[31].IN1
I5[0] => I5[0].IN1
I5[1] => I5[1].IN1
I5[2] => I5[2].IN1
I5[3] => I5[3].IN1
I5[4] => I5[4].IN1
I5[5] => I5[5].IN1
I5[6] => I5[6].IN1
I5[7] => I5[7].IN1
I5[8] => I5[8].IN1
I5[9] => I5[9].IN1
I5[10] => I5[10].IN1
I5[11] => I5[11].IN1
I5[12] => I5[12].IN1
I5[13] => I5[13].IN1
I5[14] => I5[14].IN1
I5[15] => I5[15].IN1
I5[16] => I5[16].IN1
I5[17] => I5[17].IN1
I5[18] => I5[18].IN1
I5[19] => I5[19].IN1
I5[20] => I5[20].IN1
I5[21] => I5[21].IN1
I5[22] => I5[22].IN1
I5[23] => I5[23].IN1
I5[24] => I5[24].IN1
I5[25] => I5[25].IN1
I5[26] => I5[26].IN1
I5[27] => I5[27].IN1
I5[28] => I5[28].IN1
I5[29] => I5[29].IN1
I5[30] => I5[30].IN1
I5[31] => I5[31].IN1
I4[0] => I4[0].IN1
I4[1] => I4[1].IN1
I4[2] => I4[2].IN1
I4[3] => I4[3].IN1
I4[4] => I4[4].IN1
I4[5] => I4[5].IN1
I4[6] => I4[6].IN1
I4[7] => I4[7].IN1
I4[8] => I4[8].IN1
I4[9] => I4[9].IN1
I4[10] => I4[10].IN1
I4[11] => I4[11].IN1
I4[12] => I4[12].IN1
I4[13] => I4[13].IN1
I4[14] => I4[14].IN1
I4[15] => I4[15].IN1
I4[16] => I4[16].IN1
I4[17] => I4[17].IN1
I4[18] => I4[18].IN1
I4[19] => I4[19].IN1
I4[20] => I4[20].IN1
I4[21] => I4[21].IN1
I4[22] => I4[22].IN1
I4[23] => I4[23].IN1
I4[24] => I4[24].IN1
I4[25] => I4[25].IN1
I4[26] => I4[26].IN1
I4[27] => I4[27].IN1
I4[28] => I4[28].IN1
I4[29] => I4[29].IN1
I4[30] => I4[30].IN1
I4[31] => I4[31].IN1
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B32:s3.port6
O[1] <= mux4to1B32:s3.port6
O[2] <= mux4to1B32:s3.port6
O[3] <= mux4to1B32:s3.port6
O[4] <= mux4to1B32:s3.port6
O[5] <= mux4to1B32:s3.port6
O[6] <= mux4to1B32:s3.port6
O[7] <= mux4to1B32:s3.port6
O[8] <= mux4to1B32:s3.port6
O[9] <= mux4to1B32:s3.port6
O[10] <= mux4to1B32:s3.port6
O[11] <= mux4to1B32:s3.port6
O[12] <= mux4to1B32:s3.port6
O[13] <= mux4to1B32:s3.port6
O[14] <= mux4to1B32:s3.port6
O[15] <= mux4to1B32:s3.port6
O[16] <= mux4to1B32:s3.port6
O[17] <= mux4to1B32:s3.port6
O[18] <= mux4to1B32:s3.port6
O[19] <= mux4to1B32:s3.port6
O[20] <= mux4to1B32:s3.port6
O[21] <= mux4to1B32:s3.port6
O[22] <= mux4to1B32:s3.port6
O[23] <= mux4to1B32:s3.port6
O[24] <= mux4to1B32:s3.port6
O[25] <= mux4to1B32:s3.port6
O[26] <= mux4to1B32:s3.port6
O[27] <= mux4to1B32:s3.port6
O[28] <= mux4to1B32:s3.port6
O[29] <= mux4to1B32:s3.port6
O[30] <= mux4to1B32:s3.port6
O[31] <= mux4to1B32:s3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateRight|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft
C2 => C2.IN2
C1 => C1.IN2
C0 => C0.IN1
I7[0] => I7[0].IN1
I7[1] => I7[1].IN1
I7[2] => I7[2].IN1
I7[3] => I7[3].IN1
I7[4] => I7[4].IN1
I7[5] => I7[5].IN1
I7[6] => I7[6].IN1
I7[7] => I7[7].IN1
I7[8] => I7[8].IN1
I7[9] => I7[9].IN1
I7[10] => I7[10].IN1
I7[11] => I7[11].IN1
I7[12] => I7[12].IN1
I7[13] => I7[13].IN1
I7[14] => I7[14].IN1
I7[15] => I7[15].IN1
I7[16] => I7[16].IN1
I7[17] => I7[17].IN1
I7[18] => I7[18].IN1
I7[19] => I7[19].IN1
I7[20] => I7[20].IN1
I7[21] => I7[21].IN1
I7[22] => I7[22].IN1
I7[23] => I7[23].IN1
I7[24] => I7[24].IN1
I7[25] => I7[25].IN1
I7[26] => I7[26].IN1
I7[27] => I7[27].IN1
I7[28] => I7[28].IN1
I7[29] => I7[29].IN1
I7[30] => I7[30].IN1
I7[31] => I7[31].IN1
I6[0] => I6[0].IN1
I6[1] => I6[1].IN1
I6[2] => I6[2].IN1
I6[3] => I6[3].IN1
I6[4] => I6[4].IN1
I6[5] => I6[5].IN1
I6[6] => I6[6].IN1
I6[7] => I6[7].IN1
I6[8] => I6[8].IN1
I6[9] => I6[9].IN1
I6[10] => I6[10].IN1
I6[11] => I6[11].IN1
I6[12] => I6[12].IN1
I6[13] => I6[13].IN1
I6[14] => I6[14].IN1
I6[15] => I6[15].IN1
I6[16] => I6[16].IN1
I6[17] => I6[17].IN1
I6[18] => I6[18].IN1
I6[19] => I6[19].IN1
I6[20] => I6[20].IN1
I6[21] => I6[21].IN1
I6[22] => I6[22].IN1
I6[23] => I6[23].IN1
I6[24] => I6[24].IN1
I6[25] => I6[25].IN1
I6[26] => I6[26].IN1
I6[27] => I6[27].IN1
I6[28] => I6[28].IN1
I6[29] => I6[29].IN1
I6[30] => I6[30].IN1
I6[31] => I6[31].IN1
I5[0] => I5[0].IN1
I5[1] => I5[1].IN1
I5[2] => I5[2].IN1
I5[3] => I5[3].IN1
I5[4] => I5[4].IN1
I5[5] => I5[5].IN1
I5[6] => I5[6].IN1
I5[7] => I5[7].IN1
I5[8] => I5[8].IN1
I5[9] => I5[9].IN1
I5[10] => I5[10].IN1
I5[11] => I5[11].IN1
I5[12] => I5[12].IN1
I5[13] => I5[13].IN1
I5[14] => I5[14].IN1
I5[15] => I5[15].IN1
I5[16] => I5[16].IN1
I5[17] => I5[17].IN1
I5[18] => I5[18].IN1
I5[19] => I5[19].IN1
I5[20] => I5[20].IN1
I5[21] => I5[21].IN1
I5[22] => I5[22].IN1
I5[23] => I5[23].IN1
I5[24] => I5[24].IN1
I5[25] => I5[25].IN1
I5[26] => I5[26].IN1
I5[27] => I5[27].IN1
I5[28] => I5[28].IN1
I5[29] => I5[29].IN1
I5[30] => I5[30].IN1
I5[31] => I5[31].IN1
I4[0] => I4[0].IN1
I4[1] => I4[1].IN1
I4[2] => I4[2].IN1
I4[3] => I4[3].IN1
I4[4] => I4[4].IN1
I4[5] => I4[5].IN1
I4[6] => I4[6].IN1
I4[7] => I4[7].IN1
I4[8] => I4[8].IN1
I4[9] => I4[9].IN1
I4[10] => I4[10].IN1
I4[11] => I4[11].IN1
I4[12] => I4[12].IN1
I4[13] => I4[13].IN1
I4[14] => I4[14].IN1
I4[15] => I4[15].IN1
I4[16] => I4[16].IN1
I4[17] => I4[17].IN1
I4[18] => I4[18].IN1
I4[19] => I4[19].IN1
I4[20] => I4[20].IN1
I4[21] => I4[21].IN1
I4[22] => I4[22].IN1
I4[23] => I4[23].IN1
I4[24] => I4[24].IN1
I4[25] => I4[25].IN1
I4[26] => I4[26].IN1
I4[27] => I4[27].IN1
I4[28] => I4[28].IN1
I4[29] => I4[29].IN1
I4[30] => I4[30].IN1
I4[31] => I4[31].IN1
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B32:s3.port6
O[1] <= mux4to1B32:s3.port6
O[2] <= mux4to1B32:s3.port6
O[3] <= mux4to1B32:s3.port6
O[4] <= mux4to1B32:s3.port6
O[5] <= mux4to1B32:s3.port6
O[6] <= mux4to1B32:s3.port6
O[7] <= mux4to1B32:s3.port6
O[8] <= mux4to1B32:s3.port6
O[9] <= mux4to1B32:s3.port6
O[10] <= mux4to1B32:s3.port6
O[11] <= mux4to1B32:s3.port6
O[12] <= mux4to1B32:s3.port6
O[13] <= mux4to1B32:s3.port6
O[14] <= mux4to1B32:s3.port6
O[15] <= mux4to1B32:s3.port6
O[16] <= mux4to1B32:s3.port6
O[17] <= mux4to1B32:s3.port6
O[18] <= mux4to1B32:s3.port6
O[19] <= mux4to1B32:s3.port6
O[20] <= mux4to1B32:s3.port6
O[21] <= mux4to1B32:s3.port6
O[22] <= mux4to1B32:s3.port6
O[23] <= mux4to1B32:s3.port6
O[24] <= mux4to1B32:s3.port6
O[25] <= mux4to1B32:s3.port6
O[26] <= mux4to1B32:s3.port6
O[27] <= mux4to1B32:s3.port6
O[28] <= mux4to1B32:s3.port6
O[29] <= mux4to1B32:s3.port6
O[30] <= mux4to1B32:s3.port6
O[31] <= mux4to1B32:s3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:rotateLeft|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first
C2 => C2.IN2
C1 => C1.IN2
C0 => C0.IN1
I7[0] => I7[0].IN1
I7[1] => I7[1].IN1
I7[2] => I7[2].IN1
I7[3] => I7[3].IN1
I7[4] => I7[4].IN1
I7[5] => I7[5].IN1
I7[6] => I7[6].IN1
I7[7] => I7[7].IN1
I7[8] => I7[8].IN1
I7[9] => I7[9].IN1
I7[10] => I7[10].IN1
I7[11] => I7[11].IN1
I7[12] => I7[12].IN1
I7[13] => I7[13].IN1
I7[14] => I7[14].IN1
I7[15] => I7[15].IN1
I7[16] => I7[16].IN1
I7[17] => I7[17].IN1
I7[18] => I7[18].IN1
I7[19] => I7[19].IN1
I7[20] => I7[20].IN1
I7[21] => I7[21].IN1
I7[22] => I7[22].IN1
I7[23] => I7[23].IN1
I7[24] => I7[24].IN1
I7[25] => I7[25].IN1
I7[26] => I7[26].IN1
I7[27] => I7[27].IN1
I7[28] => I7[28].IN1
I7[29] => I7[29].IN1
I7[30] => I7[30].IN1
I7[31] => I7[31].IN1
I6[0] => I6[0].IN1
I6[1] => I6[1].IN1
I6[2] => I6[2].IN1
I6[3] => I6[3].IN1
I6[4] => I6[4].IN1
I6[5] => I6[5].IN1
I6[6] => I6[6].IN1
I6[7] => I6[7].IN1
I6[8] => I6[8].IN1
I6[9] => I6[9].IN1
I6[10] => I6[10].IN1
I6[11] => I6[11].IN1
I6[12] => I6[12].IN1
I6[13] => I6[13].IN1
I6[14] => I6[14].IN1
I6[15] => I6[15].IN1
I6[16] => I6[16].IN1
I6[17] => I6[17].IN1
I6[18] => I6[18].IN1
I6[19] => I6[19].IN1
I6[20] => I6[20].IN1
I6[21] => I6[21].IN1
I6[22] => I6[22].IN1
I6[23] => I6[23].IN1
I6[24] => I6[24].IN1
I6[25] => I6[25].IN1
I6[26] => I6[26].IN1
I6[27] => I6[27].IN1
I6[28] => I6[28].IN1
I6[29] => I6[29].IN1
I6[30] => I6[30].IN1
I6[31] => I6[31].IN1
I5[0] => I5[0].IN1
I5[1] => I5[1].IN1
I5[2] => I5[2].IN1
I5[3] => I5[3].IN1
I5[4] => I5[4].IN1
I5[5] => I5[5].IN1
I5[6] => I5[6].IN1
I5[7] => I5[7].IN1
I5[8] => I5[8].IN1
I5[9] => I5[9].IN1
I5[10] => I5[10].IN1
I5[11] => I5[11].IN1
I5[12] => I5[12].IN1
I5[13] => I5[13].IN1
I5[14] => I5[14].IN1
I5[15] => I5[15].IN1
I5[16] => I5[16].IN1
I5[17] => I5[17].IN1
I5[18] => I5[18].IN1
I5[19] => I5[19].IN1
I5[20] => I5[20].IN1
I5[21] => I5[21].IN1
I5[22] => I5[22].IN1
I5[23] => I5[23].IN1
I5[24] => I5[24].IN1
I5[25] => I5[25].IN1
I5[26] => I5[26].IN1
I5[27] => I5[27].IN1
I5[28] => I5[28].IN1
I5[29] => I5[29].IN1
I5[30] => I5[30].IN1
I5[31] => I5[31].IN1
I4[0] => I4[0].IN1
I4[1] => I4[1].IN1
I4[2] => I4[2].IN1
I4[3] => I4[3].IN1
I4[4] => I4[4].IN1
I4[5] => I4[5].IN1
I4[6] => I4[6].IN1
I4[7] => I4[7].IN1
I4[8] => I4[8].IN1
I4[9] => I4[9].IN1
I4[10] => I4[10].IN1
I4[11] => I4[11].IN1
I4[12] => I4[12].IN1
I4[13] => I4[13].IN1
I4[14] => I4[14].IN1
I4[15] => I4[15].IN1
I4[16] => I4[16].IN1
I4[17] => I4[17].IN1
I4[18] => I4[18].IN1
I4[19] => I4[19].IN1
I4[20] => I4[20].IN1
I4[21] => I4[21].IN1
I4[22] => I4[22].IN1
I4[23] => I4[23].IN1
I4[24] => I4[24].IN1
I4[25] => I4[25].IN1
I4[26] => I4[26].IN1
I4[27] => I4[27].IN1
I4[28] => I4[28].IN1
I4[29] => I4[29].IN1
I4[30] => I4[30].IN1
I4[31] => I4[31].IN1
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B32:s3.port6
O[1] <= mux4to1B32:s3.port6
O[2] <= mux4to1B32:s3.port6
O[3] <= mux4to1B32:s3.port6
O[4] <= mux4to1B32:s3.port6
O[5] <= mux4to1B32:s3.port6
O[6] <= mux4to1B32:s3.port6
O[7] <= mux4to1B32:s3.port6
O[8] <= mux4to1B32:s3.port6
O[9] <= mux4to1B32:s3.port6
O[10] <= mux4to1B32:s3.port6
O[11] <= mux4to1B32:s3.port6
O[12] <= mux4to1B32:s3.port6
O[13] <= mux4to1B32:s3.port6
O[14] <= mux4to1B32:s3.port6
O[15] <= mux4to1B32:s3.port6
O[16] <= mux4to1B32:s3.port6
O[17] <= mux4to1B32:s3.port6
O[18] <= mux4to1B32:s3.port6
O[19] <= mux4to1B32:s3.port6
O[20] <= mux4to1B32:s3.port6
O[21] <= mux4to1B32:s3.port6
O[22] <= mux4to1B32:s3.port6
O[23] <= mux4to1B32:s3.port6
O[24] <= mux4to1B32:s3.port6
O[25] <= mux4to1B32:s3.port6
O[26] <= mux4to1B32:s3.port6
O[27] <= mux4to1B32:s3.port6
O[28] <= mux4to1B32:s3.port6
O[29] <= mux4to1B32:s3.port6
O[30] <= mux4to1B32:s3.port6
O[31] <= mux4to1B32:s3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:first|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:second|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux4to1B32:third|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal
C2 => C2.IN2
C1 => C1.IN2
C0 => C0.IN1
I7[0] => I7[0].IN1
I7[1] => I7[1].IN1
I7[2] => I7[2].IN1
I7[3] => I7[3].IN1
I7[4] => I7[4].IN1
I7[5] => I7[5].IN1
I7[6] => I7[6].IN1
I7[7] => I7[7].IN1
I7[8] => I7[8].IN1
I7[9] => I7[9].IN1
I7[10] => I7[10].IN1
I7[11] => I7[11].IN1
I7[12] => I7[12].IN1
I7[13] => I7[13].IN1
I7[14] => I7[14].IN1
I7[15] => I7[15].IN1
I7[16] => I7[16].IN1
I7[17] => I7[17].IN1
I7[18] => I7[18].IN1
I7[19] => I7[19].IN1
I7[20] => I7[20].IN1
I7[21] => I7[21].IN1
I7[22] => I7[22].IN1
I7[23] => I7[23].IN1
I7[24] => I7[24].IN1
I7[25] => I7[25].IN1
I7[26] => I7[26].IN1
I7[27] => I7[27].IN1
I7[28] => I7[28].IN1
I7[29] => I7[29].IN1
I7[30] => I7[30].IN1
I7[31] => I7[31].IN1
I6[0] => I6[0].IN1
I6[1] => I6[1].IN1
I6[2] => I6[2].IN1
I6[3] => I6[3].IN1
I6[4] => I6[4].IN1
I6[5] => I6[5].IN1
I6[6] => I6[6].IN1
I6[7] => I6[7].IN1
I6[8] => I6[8].IN1
I6[9] => I6[9].IN1
I6[10] => I6[10].IN1
I6[11] => I6[11].IN1
I6[12] => I6[12].IN1
I6[13] => I6[13].IN1
I6[14] => I6[14].IN1
I6[15] => I6[15].IN1
I6[16] => I6[16].IN1
I6[17] => I6[17].IN1
I6[18] => I6[18].IN1
I6[19] => I6[19].IN1
I6[20] => I6[20].IN1
I6[21] => I6[21].IN1
I6[22] => I6[22].IN1
I6[23] => I6[23].IN1
I6[24] => I6[24].IN1
I6[25] => I6[25].IN1
I6[26] => I6[26].IN1
I6[27] => I6[27].IN1
I6[28] => I6[28].IN1
I6[29] => I6[29].IN1
I6[30] => I6[30].IN1
I6[31] => I6[31].IN1
I5[0] => I5[0].IN1
I5[1] => I5[1].IN1
I5[2] => I5[2].IN1
I5[3] => I5[3].IN1
I5[4] => I5[4].IN1
I5[5] => I5[5].IN1
I5[6] => I5[6].IN1
I5[7] => I5[7].IN1
I5[8] => I5[8].IN1
I5[9] => I5[9].IN1
I5[10] => I5[10].IN1
I5[11] => I5[11].IN1
I5[12] => I5[12].IN1
I5[13] => I5[13].IN1
I5[14] => I5[14].IN1
I5[15] => I5[15].IN1
I5[16] => I5[16].IN1
I5[17] => I5[17].IN1
I5[18] => I5[18].IN1
I5[19] => I5[19].IN1
I5[20] => I5[20].IN1
I5[21] => I5[21].IN1
I5[22] => I5[22].IN1
I5[23] => I5[23].IN1
I5[24] => I5[24].IN1
I5[25] => I5[25].IN1
I5[26] => I5[26].IN1
I5[27] => I5[27].IN1
I5[28] => I5[28].IN1
I5[29] => I5[29].IN1
I5[30] => I5[30].IN1
I5[31] => I5[31].IN1
I4[0] => I4[0].IN1
I4[1] => I4[1].IN1
I4[2] => I4[2].IN1
I4[3] => I4[3].IN1
I4[4] => I4[4].IN1
I4[5] => I4[5].IN1
I4[6] => I4[6].IN1
I4[7] => I4[7].IN1
I4[8] => I4[8].IN1
I4[9] => I4[9].IN1
I4[10] => I4[10].IN1
I4[11] => I4[11].IN1
I4[12] => I4[12].IN1
I4[13] => I4[13].IN1
I4[14] => I4[14].IN1
I4[15] => I4[15].IN1
I4[16] => I4[16].IN1
I4[17] => I4[17].IN1
I4[18] => I4[18].IN1
I4[19] => I4[19].IN1
I4[20] => I4[20].IN1
I4[21] => I4[21].IN1
I4[22] => I4[22].IN1
I4[23] => I4[23].IN1
I4[24] => I4[24].IN1
I4[25] => I4[25].IN1
I4[26] => I4[26].IN1
I4[27] => I4[27].IN1
I4[28] => I4[28].IN1
I4[29] => I4[29].IN1
I4[30] => I4[30].IN1
I4[31] => I4[31].IN1
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B32:s3.port6
O[1] <= mux4to1B32:s3.port6
O[2] <= mux4to1B32:s3.port6
O[3] <= mux4to1B32:s3.port6
O[4] <= mux4to1B32:s3.port6
O[5] <= mux4to1B32:s3.port6
O[6] <= mux4to1B32:s3.port6
O[7] <= mux4to1B32:s3.port6
O[8] <= mux4to1B32:s3.port6
O[9] <= mux4to1B32:s3.port6
O[10] <= mux4to1B32:s3.port6
O[11] <= mux4to1B32:s3.port6
O[12] <= mux4to1B32:s3.port6
O[13] <= mux4to1B32:s3.port6
O[14] <= mux4to1B32:s3.port6
O[15] <= mux4to1B32:s3.port6
O[16] <= mux4to1B32:s3.port6
O[17] <= mux4to1B32:s3.port6
O[18] <= mux4to1B32:s3.port6
O[19] <= mux4to1B32:s3.port6
O[20] <= mux4to1B32:s3.port6
O[21] <= mux4to1B32:s3.port6
O[22] <= mux4to1B32:s3.port6
O[23] <= mux4to1B32:s3.port6
O[24] <= mux4to1B32:s3.port6
O[25] <= mux4to1B32:s3.port6
O[26] <= mux4to1B32:s3.port6
O[27] <= mux4to1B32:s3.port6
O[28] <= mux4to1B32:s3.port6
O[29] <= mux4to1B32:s3.port6
O[30] <= mux4to1B32:s3.port6
O[31] <= mux4to1B32:s3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s1|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s2|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|ALU:theALU|mux8to1B32:muxFinal|mux4to1B32:s3|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|adder:branchAdd
a1[0] => Add0.IN32
a1[1] => Add0.IN31
a1[2] => Add0.IN30
a1[3] => Add0.IN29
a1[4] => Add0.IN28
a1[5] => Add0.IN27
a1[6] => Add0.IN26
a1[7] => Add0.IN25
a1[8] => Add0.IN24
a1[9] => Add0.IN23
a1[10] => Add0.IN22
a1[11] => Add0.IN21
a1[12] => Add0.IN20
a1[13] => Add0.IN19
a1[14] => Add0.IN18
a1[15] => Add0.IN17
a1[16] => Add0.IN16
a1[17] => Add0.IN15
a1[18] => Add0.IN14
a1[19] => Add0.IN13
a1[20] => Add0.IN12
a1[21] => Add0.IN11
a1[22] => Add0.IN10
a1[23] => Add0.IN9
a1[24] => Add0.IN8
a1[25] => Add0.IN7
a1[26] => Add0.IN6
a1[27] => Add0.IN5
a1[28] => Add0.IN4
a1[29] => Add0.IN3
a1[30] => Add0.IN2
a1[31] => Add0.IN1
a2[0] => Add0.IN64
a2[1] => Add0.IN63
a2[2] => Add0.IN62
a2[3] => Add0.IN61
a2[4] => Add0.IN60
a2[5] => Add0.IN59
a2[6] => Add0.IN58
a2[7] => Add0.IN57
a2[8] => Add0.IN56
a2[9] => Add0.IN55
a2[10] => Add0.IN54
a2[11] => Add0.IN53
a2[12] => Add0.IN52
a2[13] => Add0.IN51
a2[14] => Add0.IN50
a2[15] => Add0.IN49
a2[16] => Add0.IN48
a2[17] => Add0.IN47
a2[18] => Add0.IN46
a2[19] => Add0.IN45
a2[20] => Add0.IN44
a2[21] => Add0.IN43
a2[22] => Add0.IN42
a2[23] => Add0.IN41
a2[24] => Add0.IN40
a2[25] => Add0.IN39
a2[26] => Add0.IN38
a2[27] => Add0.IN37
a2[28] => Add0.IN36
a2[29] => Add0.IN35
a2[30] => Add0.IN34
a2[31] => Add0.IN33
answer[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
answer[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|mux4to1B32:muxJump|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:muxJump|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:muxJump|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:muxJump|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:muxJump|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:muxJump|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:muxJump|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:muxJump|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:muxJump|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:muxJump|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|mux4to1B32:PCSource|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:PCSource|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:PCSource|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:PCSource|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:PCSource|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:PCSource|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:PCSource|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:PCSource|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|mux4to1B32:PCSource|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|mux4to1B32:PCSource|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
D[16] => D[16].IN1
D[17] => D[17].IN1
D[18] => D[18].IN1
D[19] => D[19].IN1
D[20] => D[20].IN1
D[21] => D[21].IN1
D[22] => D[22].IN1
D[23] => D[23].IN1
D[24] => D[24].IN1
D[25] => D[25].IN1
D[26] => D[26].IN1
D[27] => D[27].IN1
D[28] => D[28].IN1
D[29] => D[29].IN1
D[30] => D[30].IN1
D[31] => D[31].IN1
Q[0] <= Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31].DB_MAX_OUTPUT_PORT_TYPE
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
writeEnable => writeEnable.IN1


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0
C1 => C1.IN8
C0 => C0.IN8
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
I3[12] => I3[12].IN1
I3[13] => I3[13].IN1
I3[14] => I3[14].IN1
I3[15] => I3[15].IN1
I3[16] => I3[16].IN1
I3[17] => I3[17].IN1
I3[18] => I3[18].IN1
I3[19] => I3[19].IN1
I3[20] => I3[20].IN1
I3[21] => I3[21].IN1
I3[22] => I3[22].IN1
I3[23] => I3[23].IN1
I3[24] => I3[24].IN1
I3[25] => I3[25].IN1
I3[26] => I3[26].IN1
I3[27] => I3[27].IN1
I3[28] => I3[28].IN1
I3[29] => I3[29].IN1
I3[30] => I3[30].IN1
I3[31] => I3[31].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I2[12] => I2[12].IN1
I2[13] => I2[13].IN1
I2[14] => I2[14].IN1
I2[15] => I2[15].IN1
I2[16] => I2[16].IN1
I2[17] => I2[17].IN1
I2[18] => I2[18].IN1
I2[19] => I2[19].IN1
I2[20] => I2[20].IN1
I2[21] => I2[21].IN1
I2[22] => I2[22].IN1
I2[23] => I2[23].IN1
I2[24] => I2[24].IN1
I2[25] => I2[25].IN1
I2[26] => I2[26].IN1
I2[27] => I2[27].IN1
I2[28] => I2[28].IN1
I2[29] => I2[29].IN1
I2[30] => I2[30].IN1
I2[31] => I2[31].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I1[4] => I1[4].IN1
I1[5] => I1[5].IN1
I1[6] => I1[6].IN1
I1[7] => I1[7].IN1
I1[8] => I1[8].IN1
I1[9] => I1[9].IN1
I1[10] => I1[10].IN1
I1[11] => I1[11].IN1
I1[12] => I1[12].IN1
I1[13] => I1[13].IN1
I1[14] => I1[14].IN1
I1[15] => I1[15].IN1
I1[16] => I1[16].IN1
I1[17] => I1[17].IN1
I1[18] => I1[18].IN1
I1[19] => I1[19].IN1
I1[20] => I1[20].IN1
I1[21] => I1[21].IN1
I1[22] => I1[22].IN1
I1[23] => I1[23].IN1
I1[24] => I1[24].IN1
I1[25] => I1[25].IN1
I1[26] => I1[26].IN1
I1[27] => I1[27].IN1
I1[28] => I1[28].IN1
I1[29] => I1[29].IN1
I1[30] => I1[30].IN1
I1[31] => I1[31].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
I0[4] => I0[4].IN1
I0[5] => I0[5].IN1
I0[6] => I0[6].IN1
I0[7] => I0[7].IN1
I0[8] => I0[8].IN1
I0[9] => I0[9].IN1
I0[10] => I0[10].IN1
I0[11] => I0[11].IN1
I0[12] => I0[12].IN1
I0[13] => I0[13].IN1
I0[14] => I0[14].IN1
I0[15] => I0[15].IN1
I0[16] => I0[16].IN1
I0[17] => I0[17].IN1
I0[18] => I0[18].IN1
I0[19] => I0[19].IN1
I0[20] => I0[20].IN1
I0[21] => I0[21].IN1
I0[22] => I0[22].IN1
I0[23] => I0[23].IN1
I0[24] => I0[24].IN1
I0[25] => I0[25].IN1
I0[26] => I0[26].IN1
I0[27] => I0[27].IN1
I0[28] => I0[28].IN1
I0[29] => I0[29].IN1
I0[30] => I0[30].IN1
I0[31] => I0[31].IN1
O[0] <= mux4to1B4:s1.port6
O[1] <= mux4to1B4:s1.port6
O[2] <= mux4to1B4:s1.port6
O[3] <= mux4to1B4:s1.port6
O[4] <= mux4to1B4:s2.port6
O[5] <= mux4to1B4:s2.port6
O[6] <= mux4to1B4:s2.port6
O[7] <= mux4to1B4:s2.port6
O[8] <= mux4to1B4:s3.port6
O[9] <= mux4to1B4:s3.port6
O[10] <= mux4to1B4:s3.port6
O[11] <= mux4to1B4:s3.port6
O[12] <= mux4to1B4:s4.port6
O[13] <= mux4to1B4:s4.port6
O[14] <= mux4to1B4:s4.port6
O[15] <= mux4to1B4:s4.port6
O[16] <= mux4to1B4:s5.port6
O[17] <= mux4to1B4:s5.port6
O[18] <= mux4to1B4:s5.port6
O[19] <= mux4to1B4:s5.port6
O[20] <= mux4to1B4:s6.port6
O[21] <= mux4to1B4:s6.port6
O[22] <= mux4to1B4:s6.port6
O[23] <= mux4to1B4:s6.port6
O[24] <= mux4to1B4:s7.port6
O[25] <= mux4to1B4:s7.port6
O[26] <= mux4to1B4:s7.port6
O[27] <= mux4to1B4:s7.port6
O[28] <= mux4to1B4:s8.port6
O[29] <= mux4to1B4:s8.port6
O[30] <= mux4to1B4:s8.port6
O[31] <= mux4to1B4:s8.port6


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s1
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s1|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s2
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s2|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s3
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s3|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s4
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s4|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s5
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s5|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s6
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s6|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s7
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s7|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s8
C1 => C1.IN4
C0 => C0.IN4
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I1[0] => I1[0].IN1
I1[1] => I1[1].IN1
I1[2] => I1[2].IN1
I1[3] => I1[3].IN1
I0[0] => I0[0].IN1
I0[1] => I0[1].IN1
I0[2] => I0[2].IN1
I0[3] => I0[3].IN1
O[0] <= mux4to1B1:m0.port6
O[1] <= mux4to1B1:m1.port6
O[2] <= mux4to1B1:m2.port6
O[3] <= mux4to1B1:m3.port6


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m1
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m2
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


|DataPath|enabledRegister:PCWriteReg|mux4to1B32:mux0|mux4to1B4:s8|mux4to1B1:m3
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C1 => O1.IN0
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
C0 => O1.IN1
I3 => O1.IN1
I2 => O1.IN1
I1 => O1.IN1
I0 => O1.IN1
O1 <= O1.DB_MAX_OUTPUT_PORT_TYPE


