{
  "Top": "input_fc",
  "RtlTop": "input_fc",
  "RtlPrefix": "",
  "RtlSubPrefix": "input_fc_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {"out": {
      "index": "0",
      "direction": "out",
      "srcType": "stream<float, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }},
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=F:\/NVChuyen\/CNN\/Vivado\/IpcoreTest\/input_fc\/input_fc.zip",
      "config_export -rtl=vhdl"
    ],
    "DirectiveTcl": [
      "set_directive_top input_fc -name input_fc",
      "set_directive_top input_fc -name input_fc"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "input_fc"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "1571"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "input_fc",
    "Version": "1.0",
    "DisplayName": "Input_fc",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_input_fc_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/input_fc.cpp"],
    "Vhdl": [
      "impl\/vhdl\/input_fc_fully_input.vhd",
      "impl\/vhdl\/input_fc_regslice_both.vhd",
      "impl\/vhdl\/input_fc.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/input_fc_fully_input.v",
      "impl\/verilog\/input_fc_fully_input_rom.dat",
      "impl\/verilog\/input_fc_regslice_both.v",
      "impl\/verilog\/input_fc.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/input_fc.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["F:\/NVChuyen\/CNN\/VitisHLS\/input_fc\/input_fc\/solution1\/.debug\/input_fc.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "out_V",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "out_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "out_V_",
      "ports": [
        "out_V_TDATA",
        "out_V_TREADY",
        "out_V_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "out_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "input_fc"},
    "Info": {"input_fc": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"input_fc": {
        "Latency": {
          "LatencyBest": "1571",
          "LatencyAvg": "1571",
          "LatencyWorst": "1571",
          "PipelineII": "1572",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.237"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_249_1",
            "TripCount": "1568",
            "Latency": "1569",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "19",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "97",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-06-14 14:01:09 +0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
