<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - gaussianF_ip_src_gaussianKernel.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../gaussianF_ip_src_gaussianKernel.vhd" target="rtwreport_document_frame" id="linkToText_plain">gaussianF_ip_src_gaussianKernel.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj1\hdlsrc\gaussianFilter\gaussianF_ip_src_gaussianKernel.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2024-06-04 12:57:05</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: gaussianF_ip_src_gaussianKernel</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: gaussianFilter/gaussianFilter/frameBasedGaussianFilter/gaussianKernel</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Model version: 8.37</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- </span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="19">   19   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="22">   22   </a><span class="KW">USE</span> work.gaussianF_ip_src_gaussianFilter_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="23">   23   </a>
</span><span><a class="LN" id="24">   24   </a><span class="KW">ENTITY</span> gaussianF_ip_src_gaussianKernel <span class="KW">IS</span>
</span><span><a class="LN" id="25">   25   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        in_0                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="29">   29   </a>        in_1                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="30">   30   </a>        in_2                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="31">   31   </a>        in_3                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="32">   32   </a>        in_4                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="33">   33   </a>        in_5                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="34">   34   </a>        in_6                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="35">   35   </a>        in_7                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="36">   36   </a>        in_8                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="37">   37   </a>        data_0                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="38">   38   </a>        data_1                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="39">   39   </a>        data_2                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="40">   40   </a>        data_3                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="41">   41   </a>        data_4                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="42">   42   </a>        data_5                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="43">   43   </a>        data_6                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="44">   44   </a>        data_7                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="45">   45   </a>        data_8                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="46">   46   </a>        in_valid                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="47">   47   </a>        e                                 :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="48">   48   </a>        e_valid                           :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="49">   49   </a>        );
</span><span><a class="LN" id="50">   50   </a><span class="KW">END</span> gaussianF_ip_src_gaussianKernel;
</span><span><a class="LN" id="51">   51   </a>
</span><span><a class="LN" id="52">   52   </a>
</span><span><a class="LN" id="53">   53   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> gaussianF_ip_src_gaussianKernel <span class="KW">IS</span>
</span><span><a class="LN" id="54">   54   </a>
</span><span><a class="LN" id="55">   55   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="56">   56   </a>  <span class="KW">COMPONENT</span> gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="57">   57   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" id="58">   58   </a>             DataWidth                    : integer
</span><span><a class="LN" id="59">   59   </a>             );
</span><span><a class="LN" id="60">   60   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="61">   61   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="62">   62   </a>          wr_din                          :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="63">   63   </a>          wr_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="64">   64   </a>          wr_en                           :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="65">   65   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="66">   66   </a>          dout                            :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="67">   67   </a>          );
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="69">   69   </a>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">COMPONENT</span> gaussianF_ip_src_nfp_mul_single
</span><span><a class="LN" id="71">   71   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="72">   72   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="73">   73   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="74">   74   </a>          nfp_in1                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="75">   75   </a>          nfp_in2                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="76">   76   </a>          nfp_out                         :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="77">   77   </a>          );
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="79">   79   </a>
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">COMPONENT</span> gaussianF_ip_src_nfp_add_single
</span><span><a class="LN" id="81">   81   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="82">   82   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="83">   83   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="84">   84   </a>          nfp_in1                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="85">   85   </a>          nfp_in2                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="86">   86   </a>          nfp_out                         :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- single</span>
</span><span><a class="LN" id="87">   87   </a>          );
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="89">   89   </a>
</span><span><a class="LN" id="90">   90   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="92">   92   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.gaussianF_ip_src_SimpleDualPortRAM_generic(rtl);
</span><span><a class="LN" id="93">   93   </a>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : gaussianF_ip_src_nfp_mul_single
</span><span><a class="LN" id="95">   95   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.gaussianF_ip_src_nfp_mul_single(rtl);
</span><span><a class="LN" id="96">   96   </a>
</span><span><a class="LN" id="97">   97   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : gaussianF_ip_src_nfp_add_single
</span><span><a class="LN" id="98">   98   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.gaussianF_ip_src_nfp_add_single(rtl);
</span><span><a class="LN" id="99">   99   </a>
</span><span><a class="LN" id="100">  100   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">SIGNAL</span> data                             : matrix_of_std_logic_vector32(0 <span class="KW">TO</span> 2, 0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix32 [3x3]</span>
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">SIGNAL</span> c1_data                          : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 8);  <span class="CT">-- ufix32 [9]</span>
</span><span><a class="LN" id="103">  103   </a>  <span class="KW">SIGNAL</span> delayIn0                         : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="104">  104   </a>  <span class="KW">SIGNAL</span> delayIn1                         : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="105">  105   </a>  <span class="KW">SIGNAL</span> delayIn2                         : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">SIGNAL</span> delayIn3                         : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="107">  107   </a>  <span class="KW">SIGNAL</span> mergedInput                      : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">SIGNAL</span> mergedDelay_regin                : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="109">  109   </a>  <span class="KW">SIGNAL</span> mergedDelay_waddr                : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">SIGNAL</span> mergedDelay_wrenb                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">SIGNAL</span> mergedDelay_raddr                : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout               : std_logic_vector(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_unsigned      : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">SIGNAL</span> mergedOutput                     : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">SIGNAL</span> delayIn4                         : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="116">  116   </a>  <span class="KW">SIGNAL</span> delayIn5                         : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">SIGNAL</span> delayIn6                         : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">SIGNAL</span> delayIn7                         : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">SIGNAL</span> mergedInput_1                    : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">SIGNAL</span> mergedDelay_regin_1              : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">SIGNAL</span> mergedDelay_waddr_1              : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">SIGNAL</span> mergedDelay_wrenb_1              : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">SIGNAL</span> mergedDelay_raddr_1              : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_1             : std_logic_vector(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_unsigned_1    : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">SIGNAL</span> mergedOutput_1                   : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">SIGNAL</span> slicedInput                      : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">SIGNAL</span> delayOut0                        : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">SIGNAL</span> slicedInput_1                    : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">SIGNAL</span> delayOut1                        : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">SIGNAL</span> slicedInput_2                    : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="132">  132   </a>  <span class="KW">SIGNAL</span> delayOut2                        : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">SIGNAL</span> slicedInput_3                    : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">SIGNAL</span> delayOut3                        : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">SIGNAL</span> slicedInput_4                    : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">SIGNAL</span> delayOut4                        : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">SIGNAL</span> slicedInput_5                    : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">SIGNAL</span> delayOut5                        : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">SIGNAL</span> slicedInput_6                    : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="140">  140   </a>  <span class="KW">SIGNAL</span> delayOut6                        : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">SIGNAL</span> slicedInput_7                    : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="142">  142   </a>  <span class="KW">SIGNAL</span> delayOut7                        : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">SIGNAL</span> delayIn8                         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">SIGNAL</span> delayMatch8_regin                : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">SIGNAL</span> delayMatch8_waddr                : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="146">  146   </a>  <span class="KW">SIGNAL</span> delayMatch8_wrenb                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">SIGNAL</span> delayMatch8_raddr                : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">SIGNAL</span> delayMatch8_regout               : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="149">  149   </a>  <span class="KW">SIGNAL</span> in_rsvd                          : matrix_of_std_logic_vector32(0 <span class="KW">TO</span> 2, 0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix32 [3x3]</span>
</span><span><a class="LN" id="150">  150   </a>  <span class="KW">SIGNAL</span> c1_in                            : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 8);  <span class="CT">-- ufix32 [9]</span>
</span><span><a class="LN" id="151">  151   </a>  <span class="KW">SIGNAL</span> delayOut8                        : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="152">  152   </a>  <span class="KW">SIGNAL</span> c1_data_1                        : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 8);  <span class="CT">-- ufix32 [9]</span>
</span><span><a class="LN" id="153">  153   </a>  <span class="KW">SIGNAL</span> c1_temp                          : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 8);  <span class="CT">-- ufix32 [9]</span>
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">SIGNAL</span> temp                             : matrix_of_std_logic_vector32(0 <span class="KW">TO</span> 2, 0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix32 [3x3]</span>
</span><span><a class="LN" id="155">  155   </a>  <span class="KW">SIGNAL</span> In_1_0_2                         : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="156">  156   </a>  <span class="KW">SIGNAL</span> In_1_1_2                         : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="157">  157   </a>  <span class="KW">SIGNAL</span> In_1_2_2                         : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="158">  158   </a>  <span class="KW">SIGNAL</span> sum_op_stage1                    : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="159">  159   </a>  <span class="KW">SIGNAL</span> mergedDelay_waddr_2              : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="160">  160   </a>  <span class="KW">SIGNAL</span> mergedDelay_wrenb_2              : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="161">  161   </a>  <span class="KW">SIGNAL</span> mergedDelay_raddr_2              : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="162">  162   </a>  <span class="KW">SIGNAL</span> mergedOutput_2                   : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="163">  163   </a>  <span class="KW">SIGNAL</span> slicedInput_8                    : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="164">  164   </a>  <span class="KW">SIGNAL</span> In_1_2_2_1                       : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="165">  165   </a>  <span class="KW">SIGNAL</span> Out_1_2                          : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="166">  166   </a>  <span class="KW">SIGNAL</span> Out_1_2_1                        : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="167">  167   </a>  <span class="KW">SIGNAL</span> mergedInput_2                    : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="168">  168   </a>  <span class="KW">SIGNAL</span> mergedDelay_regin_2              : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="169">  169   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_2             : std_logic_vector(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="170">  170   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_unsigned_2    : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="171">  171   </a>  <span class="KW">SIGNAL</span> sum_op_stage1_1                  : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="172">  172   </a>  <span class="KW">SIGNAL</span> slicedInput_9                    : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="173">  173   </a>  <span class="KW">SIGNAL</span> In_1_0_2_1                       : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="174">  174   </a>  <span class="KW">SIGNAL</span> Out_1_0                          : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="175">  175   </a>  <span class="KW">SIGNAL</span> sum_op_stage1_2                  : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="176">  176   </a>  <span class="KW">SIGNAL</span> slicedInput_10                   : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="177">  177   </a>  <span class="KW">SIGNAL</span> In_1_1_2_1                       : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="178">  178   </a>  <span class="KW">SIGNAL</span> Out_1_1                          : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="179">  179   </a>  <span class="KW">SIGNAL</span> sum_op_stage1_3                  : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="180">  180   </a>  <span class="KW">SIGNAL</span> slicedInput_11                   : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="181">  181   </a>  <span class="KW">SIGNAL</span> In_1_2                           : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="182">  182   </a>
</span><span><a class="LN" id="183">  183   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="184">  184   </a>  u_ShiftRegisterRAM : gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="185">  185   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 6,
</span><span><a class="LN" id="186">  186   </a>                 DataWidth =&gt; 128
</span><span><a class="LN" id="187">  187   </a>                 )
</span><span><a class="LN" id="188">  188   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="189">  189   </a>              enb =&gt; enb,
</span><span><a class="LN" id="190">  190   </a>              wr_din =&gt; std_logic_vector(mergedDelay_regin),
</span><span><a class="LN" id="191">  191   </a>              wr_addr =&gt; std_logic_vector(mergedDelay_waddr),
</span><span><a class="LN" id="192">  192   </a>              wr_en =&gt; mergedDelay_wrenb,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="193">  193   </a>              rd_addr =&gt; std_logic_vector(mergedDelay_raddr),
</span><span><a class="LN" id="194">  194   </a>              dout =&gt; mergedDelay_regout
</span><span><a class="LN" id="195">  195   </a>              );
</span><span><a class="LN" id="196">  196   </a>
</span><span><a class="LN" id="197">  197   </a>  u_ShiftRegisterRAM_1 : gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="198">  198   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 6,
</span><span><a class="LN" id="199">  199   </a>                 DataWidth =&gt; 128
</span><span><a class="LN" id="200">  200   </a>                 )
</span><span><a class="LN" id="201">  201   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="202">  202   </a>              enb =&gt; enb,
</span><span><a class="LN" id="203">  203   </a>              wr_din =&gt; std_logic_vector(mergedDelay_regin_1),
</span><span><a class="LN" id="204">  204   </a>              wr_addr =&gt; std_logic_vector(mergedDelay_waddr_1),
</span><span><a class="LN" id="205">  205   </a>              wr_en =&gt; mergedDelay_wrenb_1,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="206">  206   </a>              rd_addr =&gt; std_logic_vector(mergedDelay_raddr_1),
</span><span><a class="LN" id="207">  207   </a>              dout =&gt; mergedDelay_regout_1
</span><span><a class="LN" id="208">  208   </a>              );
</span><span><a class="LN" id="209">  209   </a>
</span><span><a class="LN" id="210">  210   </a>  u_ShiftRegisterRAM_2 : gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="211">  211   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 6,
</span><span><a class="LN" id="212">  212   </a>                 DataWidth =&gt; 32
</span><span><a class="LN" id="213">  213   </a>                 )
</span><span><a class="LN" id="214">  214   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="215">  215   </a>              enb =&gt; enb,
</span><span><a class="LN" id="216">  216   </a>              wr_din =&gt; delayMatch8_regin,
</span><span><a class="LN" id="217">  217   </a>              wr_addr =&gt; std_logic_vector(delayMatch8_waddr),
</span><span><a class="LN" id="218">  218   </a>              wr_en =&gt; delayMatch8_wrenb,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="219">  219   </a>              rd_addr =&gt; std_logic_vector(delayMatch8_raddr),
</span><span><a class="LN" id="220">  220   </a>              dout =&gt; delayMatch8_regout
</span><span><a class="LN" id="221">  221   </a>              );
</span><span><a class="LN" id="222">  222   </a>
</span><span><a  class="LN" id="223" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  223   </a>  u_nfp_add_comp : gaussianF_ip_src_nfp_add_single
</span><span><a  class="LN" id="224" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  224   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="225" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  225   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="226" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  226   </a>              enb =&gt; enb,
</span><span><a class="LN" id="227">  227   </a>              nfp_in1 =&gt; temp(0, 2),  <span class="CT">-- single</span>
</span><span><a class="LN" id="228">  228   </a>              nfp_in2 =&gt; temp(1, 2),  <span class="CT">-- single</span>
</span><span><a class="LN" id="229">  229   </a>              nfp_out =&gt; sum_op_stage1  <span class="CT">-- single</span>
</span><span><a  class="LN" id="230" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  230   </a>              );
</span><span><a class="LN" id="231">  231   </a>
</span><span><a  class="LN" id="232" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  232   </a>  u_nfp_add_comp_1 : gaussianF_ip_src_nfp_add_single
</span><span><a  class="LN" id="233" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  233   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="234" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  234   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="235" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  235   </a>              enb =&gt; enb,
</span><span><a class="LN" id="236">  236   </a>              nfp_in1 =&gt; sum_op_stage1,  <span class="CT">-- single</span>
</span><span><a class="LN" id="237">  237   </a>              nfp_in2 =&gt; In_1_2_2_1,  <span class="CT">-- single</span>
</span><span><a class="LN" id="238">  238   </a>              nfp_out =&gt; Out_1_2  <span class="CT">-- single</span>
</span><span><a  class="LN" id="239" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  239   </a>              );
</span><span><a class="LN" id="240">  240   </a>
</span><span><a class="LN" id="241">  241   </a>  u_ShiftRegisterRAM_3 : gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="242">  242   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 3,
</span><span><a class="LN" id="243">  243   </a>                 DataWidth =&gt; 128
</span><span><a class="LN" id="244">  244   </a>                 )
</span><span><a class="LN" id="245">  245   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="246">  246   </a>              enb =&gt; enb,
</span><span><a class="LN" id="247">  247   </a>              wr_din =&gt; std_logic_vector(mergedDelay_regin_2),
</span><span><a class="LN" id="248">  248   </a>              wr_addr =&gt; std_logic_vector(mergedDelay_waddr_2),
</span><span><a class="LN" id="249">  249   </a>              wr_en =&gt; mergedDelay_wrenb_2,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="250">  250   </a>              rd_addr =&gt; std_logic_vector(mergedDelay_raddr_2),
</span><span><a class="LN" id="251">  251   </a>              dout =&gt; mergedDelay_regout_2
</span><span><a class="LN" id="252">  252   </a>              );
</span><span><a class="LN" id="253">  253   </a>
</span><span><a  class="LN" id="254" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  254   </a>  u_nfp_add_comp_2 : gaussianF_ip_src_nfp_add_single
</span><span><a  class="LN" id="255" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  255   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="256" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  256   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="257" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  257   </a>              enb =&gt; enb,
</span><span><a class="LN" id="258">  258   </a>              nfp_in1 =&gt; temp(0, 0),  <span class="CT">-- single</span>
</span><span><a class="LN" id="259">  259   </a>              nfp_in2 =&gt; temp(1, 0),  <span class="CT">-- single</span>
</span><span><a class="LN" id="260">  260   </a>              nfp_out =&gt; sum_op_stage1_1  <span class="CT">-- single</span>
</span><span><a  class="LN" id="261" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  261   </a>              );
</span><span><a class="LN" id="262">  262   </a>
</span><span><a  class="LN" id="263" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  263   </a>  u_nfp_add_comp_3 : gaussianF_ip_src_nfp_add_single
</span><span><a  class="LN" id="264" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  264   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="265" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  265   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="266" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  266   </a>              enb =&gt; enb,
</span><span><a class="LN" id="267">  267   </a>              nfp_in1 =&gt; sum_op_stage1_1,  <span class="CT">-- single</span>
</span><span><a class="LN" id="268">  268   </a>              nfp_in2 =&gt; In_1_0_2_1,  <span class="CT">-- single</span>
</span><span><a class="LN" id="269">  269   </a>              nfp_out =&gt; Out_1_0  <span class="CT">-- single</span>
</span><span><a  class="LN" id="270" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  270   </a>              );
</span><span><a class="LN" id="271">  271   </a>
</span><span><a  class="LN" id="272" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  272   </a>  u_nfp_add_comp_4 : gaussianF_ip_src_nfp_add_single
</span><span><a  class="LN" id="273" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  273   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="274" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  274   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="275" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  275   </a>              enb =&gt; enb,
</span><span><a class="LN" id="276">  276   </a>              nfp_in1 =&gt; temp(0, 1),  <span class="CT">-- single</span>
</span><span><a class="LN" id="277">  277   </a>              nfp_in2 =&gt; temp(1, 1),  <span class="CT">-- single</span>
</span><span><a class="LN" id="278">  278   </a>              nfp_out =&gt; sum_op_stage1_2  <span class="CT">-- single</span>
</span><span><a  class="LN" id="279" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  279   </a>              );
</span><span><a class="LN" id="280">  280   </a>
</span><span><a  class="LN" id="281" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  281   </a>  u_nfp_add_comp_5 : gaussianF_ip_src_nfp_add_single
</span><span><a  class="LN" id="282" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  282   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="283" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  283   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="284" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  284   </a>              enb =&gt; enb,
</span><span><a class="LN" id="285">  285   </a>              nfp_in1 =&gt; sum_op_stage1_2,  <span class="CT">-- single</span>
</span><span><a class="LN" id="286">  286   </a>              nfp_in2 =&gt; In_1_1_2_1,  <span class="CT">-- single</span>
</span><span><a class="LN" id="287">  287   </a>              nfp_out =&gt; Out_1_1  <span class="CT">-- single</span>
</span><span><a  class="LN" id="288" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  288   </a>              );
</span><span><a class="LN" id="289">  289   </a>
</span><span><a  class="LN" id="290" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  290   </a>  u_nfp_add_comp_6 : gaussianF_ip_src_nfp_add_single
</span><span><a  class="LN" id="291" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  291   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="292" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  292   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="293" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  293   </a>              enb =&gt; enb,
</span><span><a class="LN" id="294">  294   </a>              nfp_in1 =&gt; Out_1_0,  <span class="CT">-- single</span>
</span><span><a class="LN" id="295">  295   </a>              nfp_in2 =&gt; Out_1_1,  <span class="CT">-- single</span>
</span><span><a class="LN" id="296">  296   </a>              nfp_out =&gt; sum_op_stage1_3  <span class="CT">-- single</span>
</span><span><a  class="LN" id="297" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  297   </a>              );
</span><span><a class="LN" id="298">  298   </a>
</span><span><a  class="LN" id="299" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  299   </a>  u_nfp_add_comp_7 : gaussianF_ip_src_nfp_add_single
</span><span><a  class="LN" id="300" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  300   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="301" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  301   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="302" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  302   </a>              enb =&gt; enb,
</span><span><a class="LN" id="303">  303   </a>              nfp_in1 =&gt; sum_op_stage1_3,  <span class="CT">-- single</span>
</span><span><a class="LN" id="304">  304   </a>              nfp_in2 =&gt; In_1_2,  <span class="CT">-- single</span>
</span><span><a class="LN" id="305">  305   </a>              nfp_out =&gt; e  <span class="CT">-- single</span>
</span><span><a  class="LN" id="306" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  306   </a>              );
</span><span><a class="LN" id="307">  307   </a>
</span><span><a class="LN" id="308">  308   </a>  data(0, 0) &lt;= data_0;
</span><span><a class="LN" id="309">  309   </a>  data(1, 0) &lt;= data_1;
</span><span><a class="LN" id="310">  310   </a>  data(2, 0) &lt;= data_2;
</span><span><a class="LN" id="311">  311   </a>  data(0, 1) &lt;= data_3;
</span><span><a class="LN" id="312">  312   </a>  data(1, 1) &lt;= data_4;
</span><span><a class="LN" id="313">  313   </a>  data(2, 1) &lt;= data_5;
</span><span><a class="LN" id="314">  314   </a>  data(0, 2) &lt;= data_6;
</span><span><a class="LN" id="315">  315   </a>  data(1, 2) &lt;= data_7;
</span><span><a class="LN" id="316">  316   </a>  data(2, 2) &lt;= data_8;
</span><span><a class="LN" id="317">  317   </a>
</span><span><a class="LN" id="318">  318   </a>  c1_data_gen1: <span class="KW">FOR</span> d1 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="319">  319   </a>    c1_data_gen: <span class="KW">FOR</span> d0 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="320">  320   </a>      c1_data(d0 + (d1 * 3)) &lt;= data(d0, d1);
</span><span><a class="LN" id="321">  321   </a>    <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="322">  322   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="323">  323   </a>
</span><span><a class="LN" id="324">  324   </a>  delayIn0 &lt;= unsigned(c1_data(0));
</span><span><a class="LN" id="325">  325   </a>
</span><span><a class="LN" id="326">  326   </a>  delayIn1 &lt;= unsigned(c1_data(1));
</span><span><a class="LN" id="327">  327   </a>
</span><span><a class="LN" id="328">  328   </a>  delayIn2 &lt;= unsigned(c1_data(2));
</span><span><a class="LN" id="329">  329   </a>
</span><span><a class="LN" id="330">  330   </a>  delayIn3 &lt;= unsigned(c1_data(3));
</span><span><a class="LN" id="331">  331   </a>
</span><span><a class="LN" id="332">  332   </a>  mergedInput &lt;= delayIn0 &amp; delayIn1 &amp; delayIn2 &amp; delayIn3;
</span><span><a class="LN" id="333">  333   </a>
</span><span><a class="LN" id="334">  334   </a>  <span class="CT">-- Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="335">  335   </a>  mergedDelay_reginc_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="336">  336   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="337">  337   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="338">  338   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="339">  339   </a>        mergedDelay_regin &lt;= to_unsigned(0, 128);
</span><span><a class="LN" id="340">  340   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="341">  341   </a>        mergedDelay_regin &lt;= mergedInput;
</span><span><a class="LN" id="342">  342   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="343">  343   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="344">  344   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_reginc_process;
</span><span><a class="LN" id="345">  345   </a>
</span><span><a class="LN" id="346">  346   </a>
</span><span><a class="LN" id="347">  347   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="348">  348   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="349">  349   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="350">  350   </a>  <span class="CT">--  count to value  = 48</span>
</span><span><a class="LN" id="351">  351   </a>  <span class="CT">-- Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="352">  352   </a>  mergedDelay_wr_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="353">  353   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="354">  354   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="355">  355   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="356">  356   </a>        mergedDelay_waddr &lt;= to_unsigned(16#00#, 6);
</span><span><a class="LN" id="357">  357   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="358">  358   </a>        <span class="KW">IF</span> mergedDelay_waddr &gt;= to_unsigned(16#30#, 6) <span class="KW">THEN</span>
</span><span><a class="LN" id="359">  359   </a>          mergedDelay_waddr &lt;= to_unsigned(16#00#, 6);
</span><span><a class="LN" id="360">  360   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="361">  361   </a>          mergedDelay_waddr &lt;= mergedDelay_waddr + to_unsigned(16#01#, 6);
</span><span><a class="LN" id="362">  362   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="363">  363   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="364">  364   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="365">  365   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_wr_process;
</span><span><a class="LN" id="366">  366   </a>
</span><span><a class="LN" id="367">  367   </a>
</span><span><a class="LN" id="368">  368   </a>  mergedDelay_wrenb &lt;= '1';
</span><span><a class="LN" id="369">  369   </a>
</span><span><a class="LN" id="370">  370   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="371">  371   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" id="372">  372   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="373">  373   </a>  <span class="CT">--  count to value  = 48</span>
</span><span><a class="LN" id="374">  374   </a>  <span class="CT">-- Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="375">  375   </a>  mergedDelay_rd_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="376">  376   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="377">  377   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="378">  378   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="379">  379   </a>        mergedDelay_raddr &lt;= to_unsigned(16#01#, 6);
</span><span><a class="LN" id="380">  380   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="381">  381   </a>        <span class="KW">IF</span> mergedDelay_raddr &gt;= to_unsigned(16#30#, 6) <span class="KW">THEN</span>
</span><span><a class="LN" id="382">  382   </a>          mergedDelay_raddr &lt;= to_unsigned(16#00#, 6);
</span><span><a class="LN" id="383">  383   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="384">  384   </a>          mergedDelay_raddr &lt;= mergedDelay_raddr + to_unsigned(16#01#, 6);
</span><span><a class="LN" id="385">  385   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="386">  386   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="387">  387   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="388">  388   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_rd_process;
</span><span><a class="LN" id="389">  389   </a>
</span><span><a class="LN" id="390">  390   </a>
</span><span><a class="LN" id="391">  391   </a>  mergedDelay_regout_unsigned &lt;= unsigned(mergedDelay_regout);
</span><span><a class="LN" id="392">  392   </a>
</span><span><a class="LN" id="393">  393   </a>  <span class="CT">-- Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="394">  394   </a>  mergedDelay_regoutc_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="395">  395   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="396">  396   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="397">  397   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="398">  398   </a>        mergedOutput &lt;= to_unsigned(0, 128);
</span><span><a class="LN" id="399">  399   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="400">  400   </a>        mergedOutput &lt;= mergedDelay_regout_unsigned;
</span><span><a class="LN" id="401">  401   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="402">  402   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="403">  403   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_regoutc_process;
</span><span><a class="LN" id="404">  404   </a>
</span><span><a class="LN" id="405">  405   </a>
</span><span><a class="LN" id="406">  406   </a>  delayIn4 &lt;= unsigned(c1_data(4));
</span><span><a class="LN" id="407">  407   </a>
</span><span><a class="LN" id="408">  408   </a>  delayIn5 &lt;= unsigned(c1_data(5));
</span><span><a class="LN" id="409">  409   </a>
</span><span><a class="LN" id="410">  410   </a>  delayIn6 &lt;= unsigned(c1_data(6));
</span><span><a class="LN" id="411">  411   </a>
</span><span><a class="LN" id="412">  412   </a>  delayIn7 &lt;= unsigned(c1_data(7));
</span><span><a class="LN" id="413">  413   </a>
</span><span><a class="LN" id="414">  414   </a>  mergedInput_1 &lt;= delayIn4 &amp; delayIn5 &amp; delayIn6 &amp; delayIn7;
</span><span><a class="LN" id="415">  415   </a>
</span><span><a class="LN" id="416">  416   </a>  <span class="CT">-- Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="417">  417   </a>  mergedDelay_reginc_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="418">  418   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="419">  419   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="420">  420   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="421">  421   </a>        mergedDelay_regin_1 &lt;= to_unsigned(0, 128);
</span><span><a class="LN" id="422">  422   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="423">  423   </a>        mergedDelay_regin_1 &lt;= mergedInput_1;
</span><span><a class="LN" id="424">  424   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="425">  425   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="426">  426   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_reginc_1_process;
</span><span><a class="LN" id="427">  427   </a>
</span><span><a class="LN" id="428">  428   </a>
</span><span><a class="LN" id="429">  429   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="430">  430   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="431">  431   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="432">  432   </a>  <span class="CT">--  count to value  = 48</span>
</span><span><a class="LN" id="433">  433   </a>  <span class="CT">-- Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="434">  434   </a>  mergedDelay_wr_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="435">  435   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="436">  436   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="437">  437   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="438">  438   </a>        mergedDelay_waddr_1 &lt;= to_unsigned(16#00#, 6);
</span><span><a class="LN" id="439">  439   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="440">  440   </a>        <span class="KW">IF</span> mergedDelay_waddr_1 &gt;= to_unsigned(16#30#, 6) <span class="KW">THEN</span>
</span><span><a class="LN" id="441">  441   </a>          mergedDelay_waddr_1 &lt;= to_unsigned(16#00#, 6);
</span><span><a class="LN" id="442">  442   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="443">  443   </a>          mergedDelay_waddr_1 &lt;= mergedDelay_waddr_1 + to_unsigned(16#01#, 6);
</span><span><a class="LN" id="444">  444   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="445">  445   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="446">  446   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="447">  447   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_wr_1_process;
</span><span><a class="LN" id="448">  448   </a>
</span><span><a class="LN" id="449">  449   </a>
</span><span><a class="LN" id="450">  450   </a>  mergedDelay_wrenb_1 &lt;= '1';
</span><span><a class="LN" id="451">  451   </a>
</span><span><a class="LN" id="452">  452   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="453">  453   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" id="454">  454   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="455">  455   </a>  <span class="CT">--  count to value  = 48</span>
</span><span><a class="LN" id="456">  456   </a>  <span class="CT">-- Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="457">  457   </a>  mergedDelay_rd_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="458">  458   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="459">  459   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="460">  460   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="461">  461   </a>        mergedDelay_raddr_1 &lt;= to_unsigned(16#01#, 6);
</span><span><a class="LN" id="462">  462   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="463">  463   </a>        <span class="KW">IF</span> mergedDelay_raddr_1 &gt;= to_unsigned(16#30#, 6) <span class="KW">THEN</span>
</span><span><a class="LN" id="464">  464   </a>          mergedDelay_raddr_1 &lt;= to_unsigned(16#00#, 6);
</span><span><a class="LN" id="465">  465   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="466">  466   </a>          mergedDelay_raddr_1 &lt;= mergedDelay_raddr_1 + to_unsigned(16#01#, 6);
</span><span><a class="LN" id="467">  467   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="468">  468   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="469">  469   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="470">  470   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_rd_1_process;
</span><span><a class="LN" id="471">  471   </a>
</span><span><a class="LN" id="472">  472   </a>
</span><span><a class="LN" id="473">  473   </a>  mergedDelay_regout_unsigned_1 &lt;= unsigned(mergedDelay_regout_1);
</span><span><a class="LN" id="474">  474   </a>
</span><span><a class="LN" id="475">  475   </a>  <span class="CT">-- Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="476">  476   </a>  mergedDelay_regoutc_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="477">  477   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="478">  478   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="479">  479   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="480">  480   </a>        mergedOutput_1 &lt;= to_unsigned(0, 128);
</span><span><a class="LN" id="481">  481   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="482">  482   </a>        mergedOutput_1 &lt;= mergedDelay_regout_unsigned_1;
</span><span><a class="LN" id="483">  483   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="484">  484   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="485">  485   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_regoutc_1_process;
</span><span><a class="LN" id="486">  486   </a>
</span><span><a class="LN" id="487">  487   </a>
</span><span><a class="LN" id="488">  488   </a>  slicedInput &lt;= mergedOutput(127 <span class="KW">DOWNTO</span> 96);
</span><span><a class="LN" id="489">  489   </a>
</span><span><a class="LN" id="490">  490   </a>  delayOut0 &lt;= std_logic_vector(resize(slicedInput, 32));
</span><span><a class="LN" id="491">  491   </a>
</span><span><a class="LN" id="492">  492   </a>  slicedInput_1 &lt;= mergedOutput(95 <span class="KW">DOWNTO</span> 64);
</span><span><a class="LN" id="493">  493   </a>
</span><span><a class="LN" id="494">  494   </a>  delayOut1 &lt;= std_logic_vector(resize(slicedInput_1, 32));
</span><span><a class="LN" id="495">  495   </a>
</span><span><a class="LN" id="496">  496   </a>  slicedInput_2 &lt;= mergedOutput(63 <span class="KW">DOWNTO</span> 32);
</span><span><a class="LN" id="497">  497   </a>
</span><span><a class="LN" id="498">  498   </a>  delayOut2 &lt;= std_logic_vector(resize(slicedInput_2, 32));
</span><span><a class="LN" id="499">  499   </a>
</span><span><a class="LN" id="500">  500   </a>  slicedInput_3 &lt;= mergedOutput(31 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="501">  501   </a>
</span><span><a class="LN" id="502">  502   </a>  delayOut3 &lt;= std_logic_vector(resize(slicedInput_3, 32));
</span><span><a class="LN" id="503">  503   </a>
</span><span><a class="LN" id="504">  504   </a>  slicedInput_4 &lt;= mergedOutput_1(127 <span class="KW">DOWNTO</span> 96);
</span><span><a class="LN" id="505">  505   </a>
</span><span><a class="LN" id="506">  506   </a>  delayOut4 &lt;= std_logic_vector(resize(slicedInput_4, 32));
</span><span><a class="LN" id="507">  507   </a>
</span><span><a class="LN" id="508">  508   </a>  slicedInput_5 &lt;= mergedOutput_1(95 <span class="KW">DOWNTO</span> 64);
</span><span><a class="LN" id="509">  509   </a>
</span><span><a class="LN" id="510">  510   </a>  delayOut5 &lt;= std_logic_vector(resize(slicedInput_5, 32));
</span><span><a class="LN" id="511">  511   </a>
</span><span><a class="LN" id="512">  512   </a>  slicedInput_6 &lt;= mergedOutput_1(63 <span class="KW">DOWNTO</span> 32);
</span><span><a class="LN" id="513">  513   </a>
</span><span><a class="LN" id="514">  514   </a>  delayOut6 &lt;= std_logic_vector(resize(slicedInput_6, 32));
</span><span><a class="LN" id="515">  515   </a>
</span><span><a class="LN" id="516">  516   </a>  slicedInput_7 &lt;= mergedOutput_1(31 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="517">  517   </a>
</span><span><a class="LN" id="518">  518   </a>  delayOut7 &lt;= std_logic_vector(resize(slicedInput_7, 32));
</span><span><a class="LN" id="519">  519   </a>
</span><span><a class="LN" id="520">  520   </a>  delayIn8 &lt;= c1_data(8);
</span><span><a class="LN" id="521">  521   </a>
</span><span><a class="LN" id="522">  522   </a>  <span class="CT">-- Input register for RAM-based shift register delayMatch8</span>
</span><span><a class="LN" id="523">  523   </a>  delayMatch8_reginc_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="524">  524   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="525">  525   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="526">  526   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="527">  527   </a>        delayMatch8_regin &lt;= X<font color="#1122ff">&quot;00000000&quot;</font>;
</span><span><a class="LN" id="528">  528   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="529">  529   </a>        delayMatch8_regin &lt;= delayIn8;
</span><span><a class="LN" id="530">  530   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="531">  531   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="532">  532   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch8_reginc_process;
</span><span><a class="LN" id="533">  533   </a>
</span><span><a class="LN" id="534">  534   </a>
</span><span><a class="LN" id="535">  535   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="536">  536   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="537">  537   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="538">  538   </a>  <span class="CT">--  count to value  = 48</span>
</span><span><a class="LN" id="539">  539   </a>  <span class="CT">-- Write address counter for RAM-based shift register delayMatch8</span>
</span><span><a class="LN" id="540">  540   </a>  delayMatch8_wr_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="541">  541   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="542">  542   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="543">  543   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="544">  544   </a>        delayMatch8_waddr &lt;= to_unsigned(16#00#, 6);
</span><span><a class="LN" id="545">  545   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="546">  546   </a>        <span class="KW">IF</span> delayMatch8_waddr &gt;= to_unsigned(16#30#, 6) <span class="KW">THEN</span>
</span><span><a class="LN" id="547">  547   </a>          delayMatch8_waddr &lt;= to_unsigned(16#00#, 6);
</span><span><a class="LN" id="548">  548   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="549">  549   </a>          delayMatch8_waddr &lt;= delayMatch8_waddr + to_unsigned(16#01#, 6);
</span><span><a class="LN" id="550">  550   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="551">  551   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="552">  552   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="553">  553   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch8_wr_process;
</span><span><a class="LN" id="554">  554   </a>
</span><span><a class="LN" id="555">  555   </a>
</span><span><a class="LN" id="556">  556   </a>  delayMatch8_wrenb &lt;= '1';
</span><span><a class="LN" id="557">  557   </a>
</span><span><a class="LN" id="558">  558   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="559">  559   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" id="560">  560   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="561">  561   </a>  <span class="CT">--  count to value  = 48</span>
</span><span><a class="LN" id="562">  562   </a>  <span class="CT">-- Read address counter for RAM-based shift register delayMatch8</span>
</span><span><a class="LN" id="563">  563   </a>  delayMatch8_rd_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="564">  564   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="565">  565   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="566">  566   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="567">  567   </a>        delayMatch8_raddr &lt;= to_unsigned(16#01#, 6);
</span><span><a class="LN" id="568">  568   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="569">  569   </a>        <span class="KW">IF</span> delayMatch8_raddr &gt;= to_unsigned(16#30#, 6) <span class="KW">THEN</span>
</span><span><a class="LN" id="570">  570   </a>          delayMatch8_raddr &lt;= to_unsigned(16#00#, 6);
</span><span><a class="LN" id="571">  571   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="572">  572   </a>          delayMatch8_raddr &lt;= delayMatch8_raddr + to_unsigned(16#01#, 6);
</span><span><a class="LN" id="573">  573   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="574">  574   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="575">  575   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="576">  576   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch8_rd_process;
</span><span><a class="LN" id="577">  577   </a>
</span><span><a class="LN" id="578">  578   </a>
</span><span><a class="LN" id="579">  579   </a>  in_rsvd(0, 0) &lt;= in_0;
</span><span><a class="LN" id="580">  580   </a>  in_rsvd(1, 0) &lt;= in_1;
</span><span><a class="LN" id="581">  581   </a>  in_rsvd(2, 0) &lt;= in_2;
</span><span><a class="LN" id="582">  582   </a>  in_rsvd(0, 1) &lt;= in_3;
</span><span><a class="LN" id="583">  583   </a>  in_rsvd(1, 1) &lt;= in_4;
</span><span><a class="LN" id="584">  584   </a>  in_rsvd(2, 1) &lt;= in_5;
</span><span><a class="LN" id="585">  585   </a>  in_rsvd(0, 2) &lt;= in_6;
</span><span><a class="LN" id="586">  586   </a>  in_rsvd(1, 2) &lt;= in_7;
</span><span><a class="LN" id="587">  587   </a>  in_rsvd(2, 2) &lt;= in_8;
</span><span><a class="LN" id="588">  588   </a>
</span><span><a class="LN" id="589">  589   </a>  c1_in_gen1: <span class="KW">FOR</span> d1 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="590">  590   </a>    c1_in_gen: <span class="KW">FOR</span> d0 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="591">  591   </a>      c1_in(d0 + (d1 * 3)) &lt;= in_rsvd(d0, d1);
</span><span><a class="LN" id="592">  592   </a>    <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="593">  593   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="594">  594   </a>
</span><span><a class="LN" id="595">  595   </a>  <span class="CT">-- Output register for RAM-based shift register delayMatch8</span>
</span><span><a class="LN" id="596">  596   </a>  delayMatch8_regoutc_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="597">  597   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="598">  598   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="599">  599   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="600">  600   </a>        delayOut8 &lt;= X<font color="#1122ff">&quot;00000000&quot;</font>;
</span><span><a class="LN" id="601">  601   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="602">  602   </a>        delayOut8 &lt;= delayMatch8_regout;
</span><span><a class="LN" id="603">  603   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="604">  604   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="605">  605   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch8_regoutc_process;
</span><span><a class="LN" id="606">  606   </a>
</span><span><a class="LN" id="607">  607   </a>
</span><span><a class="LN" id="608">  608   </a>  c1_data_1(0) &lt;= delayOut0;
</span><span><a class="LN" id="609">  609   </a>  c1_data_1(1) &lt;= delayOut1;
</span><span><a class="LN" id="610">  610   </a>  c1_data_1(2) &lt;= delayOut2;
</span><span><a class="LN" id="611">  611   </a>  c1_data_1(3) &lt;= delayOut3;
</span><span><a class="LN" id="612">  612   </a>  c1_data_1(4) &lt;= delayOut4;
</span><span><a class="LN" id="613">  613   </a>  c1_data_1(5) &lt;= delayOut5;
</span><span><a class="LN" id="614">  614   </a>  c1_data_1(6) &lt;= delayOut6;
</span><span><a class="LN" id="615">  615   </a>  c1_data_1(7) &lt;= delayOut7;
</span><span><a class="LN" id="616">  616   </a>  c1_data_1(8) &lt;= delayOut8;
</span><span><a class="LN" id="617">  617   </a>
</span><span><a class="LN" id="618">  618   </a>  u_nfp_mul_comp_gen: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 8 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="619">  619   </a>    u_nfp_mul_comp : gaussianF_ip_src_nfp_mul_single
</span><span><a class="LN" id="620">  620   </a>      <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="621">  621   </a>                reset =&gt; reset,
</span><span><a class="LN" id="622">  622   </a>                enb =&gt; enb,
</span><span><a class="LN" id="623">  623   </a>                nfp_in1 =&gt; c1_in(k),  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="624">  624   </a>                nfp_in2 =&gt; c1_data_1(k),  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="625">  625   </a>                nfp_out =&gt; c1_temp(k)  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="626">  626   </a>                );
</span><span><a class="LN" id="627">  627   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="628">  628   </a>
</span><span><a class="LN" id="629">  629   </a>  temp_gen1: <span class="KW">FOR</span> d1 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="630">  630   </a>    temp_gen: <span class="KW">FOR</span> d0 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="631">  631   </a>      temp(d0, d1) &lt;= c1_temp(d0 + (d1 * 3));
</span><span><a class="LN" id="632">  632   </a>    <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="633">  633   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="634">  634   </a>
</span><span><a class="LN" id="635">  635   </a>  In_1_0_2 &lt;= unsigned(temp(2, 0));
</span><span><a class="LN" id="636">  636   </a>
</span><span><a class="LN" id="637">  637   </a>  In_1_1_2 &lt;= unsigned(temp(2, 1));
</span><span><a class="LN" id="638">  638   </a>
</span><span><a class="LN" id="639">  639   </a>  In_1_2_2 &lt;= unsigned(temp(2, 2));
</span><span><a class="LN" id="640">  640   </a>
</span><span><a class="LN" id="641">  641   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="642">  642   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="643">  643   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="644">  644   </a>  <span class="CT">--  count to value  = 3</span>
</span><span><a class="LN" id="645">  645   </a>  <span class="CT">-- Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="646">  646   </a>  mergedDelay_wr_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="647">  647   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="648">  648   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="649">  649   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="650">  650   </a>        mergedDelay_waddr_2 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="651">  651   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="652">  652   </a>        <span class="KW">IF</span> mergedDelay_waddr_2 &gt;= to_unsigned(16#3#, 3) <span class="KW">THEN</span>
</span><span><a class="LN" id="653">  653   </a>          mergedDelay_waddr_2 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="654">  654   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="655">  655   </a>          mergedDelay_waddr_2 &lt;= mergedDelay_waddr_2 + to_unsigned(16#1#, 3);
</span><span><a class="LN" id="656">  656   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="657">  657   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="658">  658   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="659">  659   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_wr_2_process;
</span><span><a class="LN" id="660">  660   </a>
</span><span><a class="LN" id="661">  661   </a>
</span><span><a class="LN" id="662">  662   </a>  mergedDelay_wrenb_2 &lt;= '1';
</span><span><a class="LN" id="663">  663   </a>
</span><span><a class="LN" id="664">  664   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="665">  665   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" id="666">  666   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="667">  667   </a>  <span class="CT">--  count to value  = 3</span>
</span><span><a class="LN" id="668">  668   </a>  <span class="CT">-- Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="669">  669   </a>  mergedDelay_rd_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="670">  670   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="671">  671   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="672">  672   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="673">  673   </a>        mergedDelay_raddr_2 &lt;= to_unsigned(16#1#, 3);
</span><span><a class="LN" id="674">  674   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="675">  675   </a>        <span class="KW">IF</span> mergedDelay_raddr_2 &gt;= to_unsigned(16#3#, 3) <span class="KW">THEN</span>
</span><span><a class="LN" id="676">  676   </a>          mergedDelay_raddr_2 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="677">  677   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="678">  678   </a>          mergedDelay_raddr_2 &lt;= mergedDelay_raddr_2 + to_unsigned(16#1#, 3);
</span><span><a class="LN" id="679">  679   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="680">  680   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="681">  681   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="682">  682   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_rd_2_process;
</span><span><a class="LN" id="683">  683   </a>
</span><span><a class="LN" id="684">  684   </a>
</span><span><a class="LN" id="685">  685   </a>  slicedInput_8 &lt;= mergedOutput_2(63 <span class="KW">DOWNTO</span> 32);
</span><span><a class="LN" id="686">  686   </a>
</span><span><a class="LN" id="687">  687   </a>  In_1_2_2_1 &lt;= std_logic_vector(resize(slicedInput_8, 32));
</span><span><a class="LN" id="688">  688   </a>
</span><span><a class="LN" id="689">  689   </a>  Out_1_2_1 &lt;= unsigned(Out_1_2);
</span><span><a class="LN" id="690">  690   </a>
</span><span><a class="LN" id="691">  691   </a>  mergedInput_2 &lt;= In_1_0_2 &amp; In_1_1_2 &amp; In_1_2_2 &amp; Out_1_2_1;
</span><span><a class="LN" id="692">  692   </a>
</span><span><a class="LN" id="693">  693   </a>  <span class="CT">-- Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="694">  694   </a>  mergedDelay_reginc_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="695">  695   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="696">  696   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="697">  697   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="698">  698   </a>        mergedDelay_regin_2 &lt;= to_unsigned(0, 128);
</span><span><a class="LN" id="699">  699   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="700">  700   </a>        mergedDelay_regin_2 &lt;= mergedInput_2;
</span><span><a class="LN" id="701">  701   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="702">  702   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="703">  703   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_reginc_2_process;
</span><span><a class="LN" id="704">  704   </a>
</span><span><a class="LN" id="705">  705   </a>
</span><span><a class="LN" id="706">  706   </a>  mergedDelay_regout_unsigned_2 &lt;= unsigned(mergedDelay_regout_2);
</span><span><a class="LN" id="707">  707   </a>
</span><span><a class="LN" id="708">  708   </a>  <span class="CT">-- Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="709">  709   </a>  mergedDelay_regoutc_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="710">  710   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="711">  711   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="712">  712   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="713">  713   </a>        mergedOutput_2 &lt;= to_unsigned(0, 128);
</span><span><a class="LN" id="714">  714   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="715">  715   </a>        mergedOutput_2 &lt;= mergedDelay_regout_unsigned_2;
</span><span><a class="LN" id="716">  716   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="717">  717   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="718">  718   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_regoutc_2_process;
</span><span><a class="LN" id="719">  719   </a>
</span><span><a class="LN" id="720">  720   </a>
</span><span><a class="LN" id="721">  721   </a>  slicedInput_9 &lt;= mergedOutput_2(127 <span class="KW">DOWNTO</span> 96);
</span><span><a class="LN" id="722">  722   </a>
</span><span><a class="LN" id="723">  723   </a>  In_1_0_2_1 &lt;= std_logic_vector(resize(slicedInput_9, 32));
</span><span><a class="LN" id="724">  724   </a>
</span><span><a class="LN" id="725">  725   </a>  slicedInput_10 &lt;= mergedOutput_2(95 <span class="KW">DOWNTO</span> 64);
</span><span><a class="LN" id="726">  726   </a>
</span><span><a class="LN" id="727">  727   </a>  In_1_1_2_1 &lt;= std_logic_vector(resize(slicedInput_10, 32));
</span><span><a class="LN" id="728">  728   </a>
</span><span><a class="LN" id="729">  729   </a>  slicedInput_11 &lt;= mergedOutput_2(31 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="730">  730   </a>
</span><span><a class="LN" id="731">  731   </a>  In_1_2 &lt;= std_logic_vector(resize(slicedInput_11, 32));
</span><span><a class="LN" id="732">  732   </a>
</span><span><a class="LN" id="733">  733   </a>  e_valid &lt;= in_valid;
</span><span><a class="LN" id="734">  734   </a>
</span><span><a class="LN" id="735">  735   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="736">  736   </a>
</span><span><a class="LN" id="737">  737   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
