
SubsystemOneJoysticks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061b8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08006348  08006348  00007348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006408  08006408  0000805c  2**0
                  CONTENTS
  4 .ARM          00000008  08006408  08006408  00007408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006410  08006410  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006410  08006410  00007410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006414  08006414  00007414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006418  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000360  2000005c  08006474  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003bc  08006474  000083bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000107db  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002152  00000000  00000000  00018867  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f08  00000000  00000000  0001a9c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ba4  00000000  00000000  0001b8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027eb5  00000000  00000000  0001c46c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000110e1  00000000  00000000  00044321  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd41e  00000000  00000000  00055402  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00152820  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044c0  00000000  00000000  00152864  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00156d24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006330 	.word	0x08006330

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08006330 	.word	0x08006330

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <SPI_Transfer>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);
static void MX_SPI1_Init(void);

uint8_t SPI_Transfer(uint8_t data) {
 8000570:	b580      	push	{r7, lr}
 8000572:	b08c      	sub	sp, #48	@ 0x30
 8000574:	af02      	add	r7, sp, #8
 8000576:	4603      	mov	r3, r0
 8000578:	71fb      	strb	r3, [r7, #7]
    uint8_t received = 0;
 800057a:	2300      	movs	r3, #0
 800057c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    HAL_SPI_TransmitReceive(&hspi1, &data, &received, 1, HAL_MAX_DELAY);
 8000580:	f107 0227 	add.w	r2, r7, #39	@ 0x27
 8000584:	1df9      	adds	r1, r7, #7
 8000586:	f04f 33ff 	mov.w	r3, #4294967295
 800058a:	9300      	str	r3, [sp, #0]
 800058c:	2301      	movs	r3, #1
 800058e:	4804      	ldr	r0, [pc, #16]	@ (80005a0 <SPI_Transfer+0x30>)
 8000590:	f004 f8ff 	bl	8004792 <HAL_SPI_TransmitReceive>
    char debug_buf[30];
//    sprintf(debug_buf, "SPI Sent: %02X, Got: %02X\n", data, received);
//    HAL_UART_Transmit(&huart2, (uint8_t *)debug_buf, strlen(debug_buf), HAL_MAX_DELAY);
    return received;
 8000594:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8000598:	4618      	mov	r0, r3
 800059a:	3728      	adds	r7, #40	@ 0x28
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	20000078 	.word	0x20000078

080005a4 <nRF24_WriteRegister>:

void nRF24_WriteRegister(uint8_t reg, uint8_t value) {
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	4603      	mov	r3, r0
 80005ac:	460a      	mov	r2, r1
 80005ae:	71fb      	strb	r3, [r7, #7]
 80005b0:	4613      	mov	r3, r2
 80005b2:	71bb      	strb	r3, [r7, #6]
    CSN_LOW();  // Select the nRF24L01
 80005b4:	2200      	movs	r2, #0
 80005b6:	2140      	movs	r1, #64	@ 0x40
 80005b8:	480d      	ldr	r0, [pc, #52]	@ (80005f0 <nRF24_WriteRegister+0x4c>)
 80005ba:	f002 fb99 	bl	8002cf0 <HAL_GPIO_WritePin>
    SPI_Transfer(0x20 | (reg & 0x1F));  // Write command (0x20 + Register Address)
 80005be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005c2:	f003 031f 	and.w	r3, r3, #31
 80005c6:	b25b      	sxtb	r3, r3
 80005c8:	f043 0320 	orr.w	r3, r3, #32
 80005cc:	b25b      	sxtb	r3, r3
 80005ce:	b2db      	uxtb	r3, r3
 80005d0:	4618      	mov	r0, r3
 80005d2:	f7ff ffcd 	bl	8000570 <SPI_Transfer>
    SPI_Transfer(value);  // Send data
 80005d6:	79bb      	ldrb	r3, [r7, #6]
 80005d8:	4618      	mov	r0, r3
 80005da:	f7ff ffc9 	bl	8000570 <SPI_Transfer>
    CSN_HIGH(); // Deselect
 80005de:	2201      	movs	r2, #1
 80005e0:	2140      	movs	r1, #64	@ 0x40
 80005e2:	4803      	ldr	r0, [pc, #12]	@ (80005f0 <nRF24_WriteRegister+0x4c>)
 80005e4:	f002 fb84 	bl	8002cf0 <HAL_GPIO_WritePin>
}
 80005e8:	bf00      	nop
 80005ea:	3708      	adds	r7, #8
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	48000400 	.word	0x48000400

080005f4 <nRF24_WriteRegisterMulti>:

void nRF24_WriteRegisterMulti(uint8_t reg, uint8_t *data, uint8_t length) {
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	6039      	str	r1, [r7, #0]
 80005fe:	71fb      	strb	r3, [r7, #7]
 8000600:	4613      	mov	r3, r2
 8000602:	71bb      	strb	r3, [r7, #6]
    CSN_LOW();  // Select nRF24L01
 8000604:	2200      	movs	r2, #0
 8000606:	2140      	movs	r1, #64	@ 0x40
 8000608:	480f      	ldr	r0, [pc, #60]	@ (8000648 <nRF24_WriteRegisterMulti+0x54>)
 800060a:	f002 fb71 	bl	8002cf0 <HAL_GPIO_WritePin>
    SPI_Transfer(0x20 | (reg & 0x1F));  // Write command
 800060e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000612:	f003 031f 	and.w	r3, r3, #31
 8000616:	b25b      	sxtb	r3, r3
 8000618:	f043 0320 	orr.w	r3, r3, #32
 800061c:	b25b      	sxtb	r3, r3
 800061e:	b2db      	uxtb	r3, r3
 8000620:	4618      	mov	r0, r3
 8000622:	f7ff ffa5 	bl	8000570 <SPI_Transfer>
    HAL_SPI_Transmit(&hspi1, data, length, HAL_MAX_DELAY);
 8000626:	79bb      	ldrb	r3, [r7, #6]
 8000628:	b29a      	uxth	r2, r3
 800062a:	f04f 33ff 	mov.w	r3, #4294967295
 800062e:	6839      	ldr	r1, [r7, #0]
 8000630:	4806      	ldr	r0, [pc, #24]	@ (800064c <nRF24_WriteRegisterMulti+0x58>)
 8000632:	f003 ff38 	bl	80044a6 <HAL_SPI_Transmit>
    CSN_HIGH();  // Deselect
 8000636:	2201      	movs	r2, #1
 8000638:	2140      	movs	r1, #64	@ 0x40
 800063a:	4803      	ldr	r0, [pc, #12]	@ (8000648 <nRF24_WriteRegisterMulti+0x54>)
 800063c:	f002 fb58 	bl	8002cf0 <HAL_GPIO_WritePin>
}
 8000640:	bf00      	nop
 8000642:	3708      	adds	r7, #8
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	48000400 	.word	0x48000400
 800064c:	20000078 	.word	0x20000078

08000650 <nRF24_ReadRegister>:

uint8_t nRF24_ReadRegister(uint8_t reg) {
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	4603      	mov	r3, r0
 8000658:	71fb      	strb	r3, [r7, #7]
    CSN_LOW();  // Select the nRF24L01
 800065a:	2200      	movs	r2, #0
 800065c:	2140      	movs	r1, #64	@ 0x40
 800065e:	480c      	ldr	r0, [pc, #48]	@ (8000690 <nRF24_ReadRegister+0x40>)
 8000660:	f002 fb46 	bl	8002cf0 <HAL_GPIO_WritePin>
    SPI_Transfer(reg & 0x1F);  // Read command (0x00 + Register Address)
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	f003 031f 	and.w	r3, r3, #31
 800066a:	b2db      	uxtb	r3, r3
 800066c:	4618      	mov	r0, r3
 800066e:	f7ff ff7f 	bl	8000570 <SPI_Transfer>
    uint8_t value = SPI_Transfer(0xFF);  // Receive data
 8000672:	20ff      	movs	r0, #255	@ 0xff
 8000674:	f7ff ff7c 	bl	8000570 <SPI_Transfer>
 8000678:	4603      	mov	r3, r0
 800067a:	73fb      	strb	r3, [r7, #15]
    CSN_HIGH();  // Deselect
 800067c:	2201      	movs	r2, #1
 800067e:	2140      	movs	r1, #64	@ 0x40
 8000680:	4803      	ldr	r0, [pc, #12]	@ (8000690 <nRF24_ReadRegister+0x40>)
 8000682:	f002 fb35 	bl	8002cf0 <HAL_GPIO_WritePin>
    return value;
 8000686:	7bfb      	ldrb	r3, [r7, #15]
}
 8000688:	4618      	mov	r0, r3
 800068a:	3710      	adds	r7, #16
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	48000400 	.word	0x48000400

08000694 <nRF24_WritePayload>:

void nRF24_WritePayload(uint8_t *data, uint8_t length) {
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
 800069c:	460b      	mov	r3, r1
 800069e:	70fb      	strb	r3, [r7, #3]
    CSN_LOW();  // Select the nRF24L01
 80006a0:	2200      	movs	r2, #0
 80006a2:	2140      	movs	r1, #64	@ 0x40
 80006a4:	480b      	ldr	r0, [pc, #44]	@ (80006d4 <nRF24_WritePayload+0x40>)
 80006a6:	f002 fb23 	bl	8002cf0 <HAL_GPIO_WritePin>
    SPI_Transfer(0xA0);  // Write Payload Command
 80006aa:	20a0      	movs	r0, #160	@ 0xa0
 80006ac:	f7ff ff60 	bl	8000570 <SPI_Transfer>
    HAL_SPI_Transmit(&hspi1, data, length, HAL_MAX_DELAY);
 80006b0:	78fb      	ldrb	r3, [r7, #3]
 80006b2:	b29a      	uxth	r2, r3
 80006b4:	f04f 33ff 	mov.w	r3, #4294967295
 80006b8:	6879      	ldr	r1, [r7, #4]
 80006ba:	4807      	ldr	r0, [pc, #28]	@ (80006d8 <nRF24_WritePayload+0x44>)
 80006bc:	f003 fef3 	bl	80044a6 <HAL_SPI_Transmit>
    CSN_HIGH();  // Deselect
 80006c0:	2201      	movs	r2, #1
 80006c2:	2140      	movs	r1, #64	@ 0x40
 80006c4:	4803      	ldr	r0, [pc, #12]	@ (80006d4 <nRF24_WritePayload+0x40>)
 80006c6:	f002 fb13 	bl	8002cf0 <HAL_GPIO_WritePin>
}
 80006ca:	bf00      	nop
 80006cc:	3708      	adds	r7, #8
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	48000400 	.word	0x48000400
 80006d8:	20000078 	.word	0x20000078

080006dc <nRF24_SetTXMode>:
    SPI_Transfer(0x61);  // Read Payload Command
    HAL_SPI_Receive(&hspi1, data, length, HAL_MAX_DELAY);
    CSN_HIGH();  // Deselect
}

void nRF24_SetTXMode() {
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
	uint8_t tx_addr[5] = { 0xE7, 0xE7, 0xE7, 0xE7, 0xE7 };
 80006e2:	4a0f      	ldr	r2, [pc, #60]	@ (8000720 <nRF24_SetTXMode+0x44>)
 80006e4:	463b      	mov	r3, r7
 80006e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006ea:	6018      	str	r0, [r3, #0]
 80006ec:	3304      	adds	r3, #4
 80006ee:	7019      	strb	r1, [r3, #0]

    CE_LOW();  // Ensure CE is low
 80006f0:	2200      	movs	r2, #0
 80006f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006f6:	480b      	ldr	r0, [pc, #44]	@ (8000724 <nRF24_SetTXMode+0x48>)
 80006f8:	f002 fafa 	bl	8002cf0 <HAL_GPIO_WritePin>
    nRF24_WriteRegister(0x00, 0x0E);  // Set PWR_UP & PRIM_TX (CONFIG register)
 80006fc:	210e      	movs	r1, #14
 80006fe:	2000      	movs	r0, #0
 8000700:	f7ff ff50 	bl	80005a4 <nRF24_WriteRegister>
    nRF24_WriteRegisterMulti(0x10, tx_addr, 5);  // Set TX address (must match RX)
 8000704:	463b      	mov	r3, r7
 8000706:	2205      	movs	r2, #5
 8000708:	4619      	mov	r1, r3
 800070a:	2010      	movs	r0, #16
 800070c:	f7ff ff72 	bl	80005f4 <nRF24_WriteRegisterMulti>
    HAL_Delay(2);  // Wait for power-up
 8000710:	2002      	movs	r0, #2
 8000712:	f000 fe17 	bl	8001344 <HAL_Delay>
}
 8000716:	bf00      	nop
 8000718:	3708      	adds	r7, #8
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	08006348 	.word	0x08006348
 8000724:	48000400 	.word	0x48000400

08000728 <nRF24_FlushTX>:

void nRF24_FlushTX() {
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
    CSN_LOW();           // Select the nRF24L01
 800072c:	2200      	movs	r2, #0
 800072e:	2140      	movs	r1, #64	@ 0x40
 8000730:	4808      	ldr	r0, [pc, #32]	@ (8000754 <nRF24_FlushTX+0x2c>)
 8000732:	f002 fadd 	bl	8002cf0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, 0xE1, 1, HAL_MAX_DELAY);  // Send command
 8000736:	f04f 33ff 	mov.w	r3, #4294967295
 800073a:	2201      	movs	r2, #1
 800073c:	21e1      	movs	r1, #225	@ 0xe1
 800073e:	4806      	ldr	r0, [pc, #24]	@ (8000758 <nRF24_FlushTX+0x30>)
 8000740:	f003 feb1 	bl	80044a6 <HAL_SPI_Transmit>
    CSN_HIGH();          // Deselect
 8000744:	2201      	movs	r2, #1
 8000746:	2140      	movs	r1, #64	@ 0x40
 8000748:	4802      	ldr	r0, [pc, #8]	@ (8000754 <nRF24_FlushTX+0x2c>)
 800074a:	f002 fad1 	bl	8002cf0 <HAL_GPIO_WritePin>
}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	48000400 	.word	0x48000400
 8000758:	20000078 	.word	0x20000078

0800075c <nRF24_SendData>:

void nRF24_SendData(uint8_t *data, uint8_t length) {
 800075c:	b580      	push	{r7, lr}
 800075e:	b084      	sub	sp, #16
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
 8000764:	460b      	mov	r3, r1
 8000766:	70fb      	strb	r3, [r7, #3]
    CE_LOW();
 8000768:	2200      	movs	r2, #0
 800076a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800076e:	481a      	ldr	r0, [pc, #104]	@ (80007d8 <nRF24_SendData+0x7c>)
 8000770:	f002 fabe 	bl	8002cf0 <HAL_GPIO_WritePin>
    nRF24_WritePayload(data, length);  // Load payload
 8000774:	78fb      	ldrb	r3, [r7, #3]
 8000776:	4619      	mov	r1, r3
 8000778:	6878      	ldr	r0, [r7, #4]
 800077a:	f7ff ff8b 	bl	8000694 <nRF24_WritePayload>
    CE_HIGH();  // Start transmission
 800077e:	2201      	movs	r2, #1
 8000780:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000784:	4814      	ldr	r0, [pc, #80]	@ (80007d8 <nRF24_SendData+0x7c>)
 8000786:	f002 fab3 	bl	8002cf0 <HAL_GPIO_WritePin>
    HAL_Delay(1);  // Ensure minimum CE pulse width
 800078a:	2001      	movs	r0, #1
 800078c:	f000 fdda 	bl	8001344 <HAL_Delay>
    CE_LOW();  // Stop transmission
 8000790:	2200      	movs	r2, #0
 8000792:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000796:	4810      	ldr	r0, [pc, #64]	@ (80007d8 <nRF24_SendData+0x7c>)
 8000798:	f002 faaa 	bl	8002cf0 <HAL_GPIO_WritePin>

    // Check if transmission failed (MAX_RT reached)
    uint8_t status = nRF24_ReadRegister(0x07);
 800079c:	2007      	movs	r0, #7
 800079e:	f7ff ff57 	bl	8000650 <nRF24_ReadRegister>
 80007a2:	4603      	mov	r3, r0
 80007a4:	73fb      	strb	r3, [r7, #15]
    if (status & (1 << 4)) {
 80007a6:	7bfb      	ldrb	r3, [r7, #15]
 80007a8:	f003 0310 	and.w	r3, r3, #16
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d006      	beq.n	80007be <nRF24_SendData+0x62>
        nRF24_WriteRegister(0x07, (1 << 4));  // Clear MAX_RT flag
 80007b0:	2110      	movs	r1, #16
 80007b2:	2007      	movs	r0, #7
 80007b4:	f7ff fef6 	bl	80005a4 <nRF24_WriteRegister>
        nRF24_FlushTX();  // Flush TX FIFO to reset stuck transmission
 80007b8:	f7ff ffb6 	bl	8000728 <nRF24_FlushTX>
        return;
 80007bc:	e008      	b.n	80007d0 <nRF24_SendData+0x74>
    }

    // Check if data was sent successfully (ACK received)
    if (status & (1 << 5)) {
 80007be:	7bfb      	ldrb	r3, [r7, #15]
 80007c0:	f003 0320 	and.w	r3, r3, #32
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d003      	beq.n	80007d0 <nRF24_SendData+0x74>
        nRF24_WriteRegister(0x07, (1 << 5));  // Clear TX_DS flag
 80007c8:	2120      	movs	r1, #32
 80007ca:	2007      	movs	r0, #7
 80007cc:	f7ff feea 	bl	80005a4 <nRF24_WriteRegister>
    }
}
 80007d0:	3710      	adds	r7, #16
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	48000400 	.word	0x48000400

080007dc <nRF24_Init>:

void nRF24_Init() {
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
    CE_LOW();  // Disable radio
 80007e0:	2200      	movs	r2, #0
 80007e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007e6:	4810      	ldr	r0, [pc, #64]	@ (8000828 <nRF24_Init+0x4c>)
 80007e8:	f002 fa82 	bl	8002cf0 <HAL_GPIO_WritePin>
    CSN_HIGH();  // Deselect SPI
 80007ec:	2201      	movs	r2, #1
 80007ee:	2140      	movs	r1, #64	@ 0x40
 80007f0:	480d      	ldr	r0, [pc, #52]	@ (8000828 <nRF24_Init+0x4c>)
 80007f2:	f002 fa7d 	bl	8002cf0 <HAL_GPIO_WritePin>

    nRF24_WriteRegister(0x00, 0x0A);  // Set PWR_UP, CRC enabled
 80007f6:	210a      	movs	r1, #10
 80007f8:	2000      	movs	r0, #0
 80007fa:	f7ff fed3 	bl	80005a4 <nRF24_WriteRegister>
    nRF24_WriteRegister(0x01, 0x01);  // Enable Auto Acknowledgment
 80007fe:	2101      	movs	r1, #1
 8000800:	2001      	movs	r0, #1
 8000802:	f7ff fecf 	bl	80005a4 <nRF24_WriteRegister>
    nRF24_WriteRegister(0x02, 0x01);  // Enable only Pipe 0
 8000806:	2101      	movs	r1, #1
 8000808:	2002      	movs	r0, #2
 800080a:	f7ff fecb 	bl	80005a4 <nRF24_WriteRegister>
    nRF24_WriteRegister(0x05, 0x02);  // Set RF Channel (Change as needed)
 800080e:	2102      	movs	r1, #2
 8000810:	2005      	movs	r0, #5
 8000812:	f7ff fec7 	bl	80005a4 <nRF24_WriteRegister>
    nRF24_WriteRegister(0x06, 0x07);  // Set RF Power 0dBm, 1Mbps
 8000816:	2107      	movs	r1, #7
 8000818:	2006      	movs	r0, #6
 800081a:	f7ff fec3 	bl	80005a4 <nRF24_WriteRegister>

    HAL_Delay(2);  // Wait for power-up
 800081e:	2002      	movs	r0, #2
 8000820:	f000 fd90 	bl	8001344 <HAL_Delay>
}
 8000824:	bf00      	nop
 8000826:	bd80      	pop	{r7, pc}
 8000828:	48000400 	.word	0x48000400

0800082c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b086      	sub	sp, #24
 8000830:	af02      	add	r7, sp, #8
 /* USER CODE BEGIN 1 */

 /* USER CODE END 1 */
 /* MCU Configuration--------------------------------------------------------*/
 /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 HAL_Init();
 8000832:	f000 fd0b 	bl	800124c <HAL_Init>
 /* USER CODE BEGIN Init */


 /* USER CODE END Init */
 /* Configure the system clock */
 SystemClock_Config();
 8000836:	f000 f8dd 	bl	80009f4 <SystemClock_Config>
 /* Configure the peripherals common clocks */
 PeriphCommonClock_Config();
 800083a:	f000 f92c 	bl	8000a96 <PeriphCommonClock_Config>
 /* USER CODE BEGIN SysInit */
 /* USER CODE END SysInit */
 /* Initialize all configured peripherals */
 MX_GPIO_Init();
 800083e:	f000 fa9d 	bl	8000d7c <MX_GPIO_Init>
 MX_USART2_UART_Init();
 8000842:	f000 fa6b 	bl	8000d1c <MX_USART2_UART_Init>
 MX_ADC1_Init();
 8000846:	f000 f951 	bl	8000aec <MX_ADC1_Init>
 MX_ADC2_Init();
 800084a:	f000 f9c5 	bl	8000bd8 <MX_ADC2_Init>
 MX_SPI1_Init();
 800084e:	f000 fa27 	bl	8000ca0 <MX_SPI1_Init>

 while (1)
 {
   /* USER CODE END WHILE */
   /* USER CODE BEGIN 3 */
	  nRF24_Init();  // Initialize nRF24L01
 8000852:	f7ff ffc3 	bl	80007dc <nRF24_Init>
	  nRF24_SetTXMode();  // Set TX Mode
 8000856:	f7ff ff41 	bl	80006dc <nRF24_SetTXMode>
	  HAL_Delay(25);
 800085a:	2019      	movs	r0, #25
 800085c:	f000 fd72 	bl	8001344 <HAL_Delay>

	  HAL_ADC_Start(&hadc1);
 8000860:	485b      	ldr	r0, [pc, #364]	@ (80009d0 <main+0x1a4>)
 8000862:	f001 f8c7 	bl	80019f4 <HAL_ADC_Start>
	  HAL_ADC_Start(&hadc2);
 8000866:	485b      	ldr	r0, [pc, #364]	@ (80009d4 <main+0x1a8>)
 8000868:	f001 f8c4 	bl	80019f4 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800086c:	f04f 31ff 	mov.w	r1, #4294967295
 8000870:	4857      	ldr	r0, [pc, #348]	@ (80009d0 <main+0x1a4>)
 8000872:	f001 f979 	bl	8001b68 <HAL_ADC_PollForConversion>
	  HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8000876:	f04f 31ff 	mov.w	r1, #4294967295
 800087a:	4856      	ldr	r0, [pc, #344]	@ (80009d4 <main+0x1a8>)
 800087c:	f001 f974 	bl	8001b68 <HAL_ADC_PollForConversion>
	  UD = HAL_ADC_GetValue(&hadc1);
 8000880:	4853      	ldr	r0, [pc, #332]	@ (80009d0 <main+0x1a4>)
 8000882:	f001 fa49 	bl	8001d18 <HAL_ADC_GetValue>
 8000886:	4603      	mov	r3, r0
 8000888:	b21a      	sxth	r2, r3
 800088a:	4b53      	ldr	r3, [pc, #332]	@ (80009d8 <main+0x1ac>)
 800088c:	801a      	strh	r2, [r3, #0]
	  LR = HAL_ADC_GetValue(&hadc2);
 800088e:	4851      	ldr	r0, [pc, #324]	@ (80009d4 <main+0x1a8>)
 8000890:	f001 fa42 	bl	8001d18 <HAL_ADC_GetValue>
 8000894:	4603      	mov	r3, r0
 8000896:	b21a      	sxth	r2, r3
 8000898:	4b50      	ldr	r3, [pc, #320]	@ (80009dc <main+0x1b0>)
 800089a:	801a      	strh	r2, [r3, #0]
	  UD = UD - 2048;
 800089c:	4b4e      	ldr	r3, [pc, #312]	@ (80009d8 <main+0x1ac>)
 800089e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008a2:	b29b      	uxth	r3, r3
 80008a4:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80008a8:	b29b      	uxth	r3, r3
 80008aa:	b21a      	sxth	r2, r3
 80008ac:	4b4a      	ldr	r3, [pc, #296]	@ (80009d8 <main+0x1ac>)
 80008ae:	801a      	strh	r2, [r3, #0]
	  LR = LR - 2048;
 80008b0:	4b4a      	ldr	r3, [pc, #296]	@ (80009dc <main+0x1b0>)
 80008b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008b6:	b29b      	uxth	r3, r3
 80008b8:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80008bc:	b29b      	uxth	r3, r3
 80008be:	b21a      	sxth	r2, r3
 80008c0:	4b46      	ldr	r3, [pc, #280]	@ (80009dc <main+0x1b0>)
 80008c2:	801a      	strh	r2, [r3, #0]
	  int deadzone = 1100;
 80008c4:	f240 434c 	movw	r3, #1100	@ 0x44c
 80008c8:	60bb      	str	r3, [r7, #8]
	  int val;
	  if (abs(UD) < deadzone && abs(LR) < deadzone) {
 80008ca:	4b43      	ldr	r3, [pc, #268]	@ (80009d8 <main+0x1ac>)
 80008cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	bfb8      	it	lt
 80008d4:	425b      	neglt	r3, r3
 80008d6:	b29b      	uxth	r3, r3
 80008d8:	461a      	mov	r2, r3
 80008da:	68bb      	ldr	r3, [r7, #8]
 80008dc:	4293      	cmp	r3, r2
 80008de:	dd0d      	ble.n	80008fc <main+0xd0>
 80008e0:	4b3e      	ldr	r3, [pc, #248]	@ (80009dc <main+0x1b0>)
 80008e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	bfb8      	it	lt
 80008ea:	425b      	neglt	r3, r3
 80008ec:	b29b      	uxth	r3, r3
 80008ee:	461a      	mov	r2, r3
 80008f0:	68bb      	ldr	r3, [r7, #8]
 80008f2:	4293      	cmp	r3, r2
 80008f4:	dd02      	ble.n	80008fc <main+0xd0>
		  val = 0;
 80008f6:	2300      	movs	r3, #0
 80008f8:	60fb      	str	r3, [r7, #12]
 80008fa:	e02e      	b.n	800095a <main+0x12e>
	  } else if (abs(UD) > abs(LR)) {
 80008fc:	4b36      	ldr	r3, [pc, #216]	@ (80009d8 <main+0x1ac>)
 80008fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000902:	2b00      	cmp	r3, #0
 8000904:	bfb8      	it	lt
 8000906:	425b      	neglt	r3, r3
 8000908:	b29a      	uxth	r2, r3
 800090a:	4b34      	ldr	r3, [pc, #208]	@ (80009dc <main+0x1b0>)
 800090c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000910:	2b00      	cmp	r3, #0
 8000912:	bfb8      	it	lt
 8000914:	425b      	neglt	r3, r3
 8000916:	b29b      	uxth	r3, r3
 8000918:	429a      	cmp	r2, r3
 800091a:	d90f      	bls.n	800093c <main+0x110>
		  if (UD > 0) {		//UP
 800091c:	4b2e      	ldr	r3, [pc, #184]	@ (80009d8 <main+0x1ac>)
 800091e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000922:	2b00      	cmp	r3, #0
 8000924:	dd02      	ble.n	800092c <main+0x100>
			  val = 3;
 8000926:	2303      	movs	r3, #3
 8000928:	60fb      	str	r3, [r7, #12]
 800092a:	e016      	b.n	800095a <main+0x12e>
		  } else if (UD < 0) {	//DOWN
 800092c:	4b2a      	ldr	r3, [pc, #168]	@ (80009d8 <main+0x1ac>)
 800092e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000932:	2b00      	cmp	r3, #0
 8000934:	da11      	bge.n	800095a <main+0x12e>
			  val = 4;
 8000936:	2304      	movs	r3, #4
 8000938:	60fb      	str	r3, [r7, #12]
 800093a:	e00e      	b.n	800095a <main+0x12e>
		  }
	  } else {
		  if (LR > 0) {		//RIGHT
 800093c:	4b27      	ldr	r3, [pc, #156]	@ (80009dc <main+0x1b0>)
 800093e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000942:	2b00      	cmp	r3, #0
 8000944:	dd02      	ble.n	800094c <main+0x120>
			  val = 2;
 8000946:	2302      	movs	r3, #2
 8000948:	60fb      	str	r3, [r7, #12]
 800094a:	e006      	b.n	800095a <main+0x12e>
		  } else if (LR < 0) {		//LEFT
 800094c:	4b23      	ldr	r3, [pc, #140]	@ (80009dc <main+0x1b0>)
 800094e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000952:	2b00      	cmp	r3, #0
 8000954:	da01      	bge.n	800095a <main+0x12e>
			  val = 1;
 8000956:	2301      	movs	r3, #1
 8000958:	60fb      	str	r3, [r7, #12]
		  }
	  }

	  uint8_t txData[1] = {val};
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	b2db      	uxtb	r3, r3
 800095e:	713b      	strb	r3, [r7, #4]

	  uint8_t config = nRF24_ReadRegister(0x00);
 8000960:	2000      	movs	r0, #0
 8000962:	f7ff fe75 	bl	8000650 <nRF24_ReadRegister>
 8000966:	4603      	mov	r3, r0
 8000968:	71fb      	strb	r3, [r7, #7]

//	  HAL_Delay(25);
	  nRF24_SendData(txData, 1);
 800096a:	1d3b      	adds	r3, r7, #4
 800096c:	2101      	movs	r1, #1
 800096e:	4618      	mov	r0, r3
 8000970:	f7ff fef4 	bl	800075c <nRF24_SendData>

	  uart_buf_len= sprintf(uart_buf, "Up/Down: %d and Left/Right: %d -- VAL %d\r\n", UD,LR,val,config);
 8000974:	4b18      	ldr	r3, [pc, #96]	@ (80009d8 <main+0x1ac>)
 8000976:	f9b3 3000 	ldrsh.w	r3, [r3]
 800097a:	461a      	mov	r2, r3
 800097c:	4b17      	ldr	r3, [pc, #92]	@ (80009dc <main+0x1b0>)
 800097e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000982:	4619      	mov	r1, r3
 8000984:	79fb      	ldrb	r3, [r7, #7]
 8000986:	9301      	str	r3, [sp, #4]
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	9300      	str	r3, [sp, #0]
 800098c:	460b      	mov	r3, r1
 800098e:	4914      	ldr	r1, [pc, #80]	@ (80009e0 <main+0x1b4>)
 8000990:	4814      	ldr	r0, [pc, #80]	@ (80009e4 <main+0x1b8>)
 8000992:	f005 f82d 	bl	80059f0 <siprintf>
 8000996:	4603      	mov	r3, r0
 8000998:	4a13      	ldr	r2, [pc, #76]	@ (80009e8 <main+0x1bc>)
 800099a:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(&huart2,(uint8_t*)uart_buf, uart_buf_len, 100);
 800099c:	4b12      	ldr	r3, [pc, #72]	@ (80009e8 <main+0x1bc>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	b29a      	uxth	r2, r3
 80009a2:	2364      	movs	r3, #100	@ 0x64
 80009a4:	490f      	ldr	r1, [pc, #60]	@ (80009e4 <main+0x1b8>)
 80009a6:	4811      	ldr	r0, [pc, #68]	@ (80009ec <main+0x1c0>)
 80009a8:	f004 fac4 	bl	8004f34 <HAL_UART_Transmit>
	  sprintf(uart_buf, "CONFIG: %02X\n\r", config);
 80009ac:	79fb      	ldrb	r3, [r7, #7]
 80009ae:	461a      	mov	r2, r3
 80009b0:	490f      	ldr	r1, [pc, #60]	@ (80009f0 <main+0x1c4>)
 80009b2:	480c      	ldr	r0, [pc, #48]	@ (80009e4 <main+0x1b8>)
 80009b4:	f005 f81c 	bl	80059f0 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, strlen(uart_buf), HAL_MAX_DELAY);
 80009b8:	480a      	ldr	r0, [pc, #40]	@ (80009e4 <main+0x1b8>)
 80009ba:	f7ff fc09 	bl	80001d0 <strlen>
 80009be:	4603      	mov	r3, r0
 80009c0:	b29a      	uxth	r2, r3
 80009c2:	f04f 33ff 	mov.w	r3, #4294967295
 80009c6:	4907      	ldr	r1, [pc, #28]	@ (80009e4 <main+0x1b8>)
 80009c8:	4808      	ldr	r0, [pc, #32]	@ (80009ec <main+0x1c0>)
 80009ca:	f004 fab3 	bl	8004f34 <HAL_UART_Transmit>
 {
 80009ce:	e740      	b.n	8000852 <main+0x26>
 80009d0:	20000164 	.word	0x20000164
 80009d4:	200001c8 	.word	0x200001c8
 80009d8:	2000022c 	.word	0x2000022c
 80009dc:	2000022e 	.word	0x2000022e
 80009e0:	08006350 	.word	0x08006350
 80009e4:	20000230 	.word	0x20000230
 80009e8:	20000264 	.word	0x20000264
 80009ec:	200000dc 	.word	0x200000dc
 80009f0:	0800637c 	.word	0x0800637c

080009f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b096      	sub	sp, #88	@ 0x58
 80009f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009fa:	f107 0314 	add.w	r3, r7, #20
 80009fe:	2244      	movs	r2, #68	@ 0x44
 8000a00:	2100      	movs	r1, #0
 8000a02:	4618      	mov	r0, r3
 8000a04:	f005 f814 	bl	8005a30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a08:	463b      	mov	r3, r7
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]
 8000a12:	60da      	str	r2, [r3, #12]
 8000a14:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000a16:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000a1a:	f002 f98f 	bl	8002d3c <HAL_PWREx_ControlVoltageScaling>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000a24:	f000 fa28 	bl	8000e78 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a28:	2302      	movs	r3, #2
 8000a2a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a30:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a32:	2310      	movs	r3, #16
 8000a34:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a36:	2302      	movs	r3, #2
 8000a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a3e:	2301      	movs	r3, #1
 8000a40:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000a42:	230a      	movs	r3, #10
 8000a44:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000a46:	2307      	movs	r3, #7
 8000a48:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a4e:	2302      	movs	r3, #2
 8000a50:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a52:	f107 0314 	add.w	r3, r7, #20
 8000a56:	4618      	mov	r0, r3
 8000a58:	f002 f9c6 	bl	8002de8 <HAL_RCC_OscConfig>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000a62:	f000 fa09 	bl	8000e78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a66:	230f      	movs	r3, #15
 8000a68:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a72:	2300      	movs	r3, #0
 8000a74:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a76:	2300      	movs	r3, #0
 8000a78:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a7a:	463b      	mov	r3, r7
 8000a7c:	2104      	movs	r1, #4
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f002 fd8e 	bl	80035a0 <HAL_RCC_ClockConfig>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000a8a:	f000 f9f5 	bl	8000e78 <Error_Handler>
  }
}
 8000a8e:	bf00      	nop
 8000a90:	3758      	adds	r7, #88	@ 0x58
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}

08000a96 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000a96:	b580      	push	{r7, lr}
 8000a98:	b0a2      	sub	sp, #136	@ 0x88
 8000a9a:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a9c:	463b      	mov	r3, r7
 8000a9e:	2288      	movs	r2, #136	@ 0x88
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f004 ffc4 	bl	8005a30 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000aa8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000aac:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000aae:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ab2:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000ab4:	2302      	movs	r3, #2
 8000ab6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000abc:	2308      	movs	r3, #8
 8000abe:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000ac0:	2307      	movs	r3, #7
 8000ac2:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000acc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000ad0:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ad2:	463b      	mov	r3, r7
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f002 ff87 	bl	80039e8 <HAL_RCCEx_PeriphCLKConfig>
 8000ada:	4603      	mov	r3, r0
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <PeriphCommonClock_Config+0x4e>
  {
    Error_Handler();
 8000ae0:	f000 f9ca 	bl	8000e78 <Error_Handler>
  }
}
 8000ae4:	bf00      	nop
 8000ae6:	3788      	adds	r7, #136	@ 0x88
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}

08000aec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b08a      	sub	sp, #40	@ 0x28
 8000af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000af2:	f107 031c 	add.w	r3, r7, #28
 8000af6:	2200      	movs	r2, #0
 8000af8:	601a      	str	r2, [r3, #0]
 8000afa:	605a      	str	r2, [r3, #4]
 8000afc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000afe:	1d3b      	adds	r3, r7, #4
 8000b00:	2200      	movs	r2, #0
 8000b02:	601a      	str	r2, [r3, #0]
 8000b04:	605a      	str	r2, [r3, #4]
 8000b06:	609a      	str	r2, [r3, #8]
 8000b08:	60da      	str	r2, [r3, #12]
 8000b0a:	611a      	str	r2, [r3, #16]
 8000b0c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b0e:	4b2f      	ldr	r3, [pc, #188]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000b10:	4a2f      	ldr	r2, [pc, #188]	@ (8000bd0 <MX_ADC1_Init+0xe4>)
 8000b12:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b14:	4b2d      	ldr	r3, [pc, #180]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b1a:	4b2c      	ldr	r3, [pc, #176]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b20:	4b2a      	ldr	r3, [pc, #168]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b26:	4b29      	ldr	r3, [pc, #164]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b2c:	4b27      	ldr	r3, [pc, #156]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000b2e:	2204      	movs	r2, #4
 8000b30:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b32:	4b26      	ldr	r3, [pc, #152]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b38:	4b24      	ldr	r3, [pc, #144]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000b3e:	4b23      	ldr	r3, [pc, #140]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000b40:	2201      	movs	r2, #1
 8000b42:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b44:	4b21      	ldr	r3, [pc, #132]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b4c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b52:	4b1e      	ldr	r3, [pc, #120]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000b58:	4b1c      	ldr	r3, [pc, #112]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b60:	4b1a      	ldr	r3, [pc, #104]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000b66:	4b19      	ldr	r3, [pc, #100]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b6e:	4817      	ldr	r0, [pc, #92]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000b70:	f000 fdf0 	bl	8001754 <HAL_ADC_Init>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000b7a:	f000 f97d 	bl	8000e78 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000b82:	f107 031c 	add.w	r3, r7, #28
 8000b86:	4619      	mov	r1, r3
 8000b88:	4810      	ldr	r0, [pc, #64]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000b8a:	f001 fd71 	bl	8002670 <HAL_ADCEx_MultiModeConfigChannel>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000b94:	f000 f970 	bl	8000e78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000b98:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd4 <MX_ADC1_Init+0xe8>)
 8000b9a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b9c:	2306      	movs	r3, #6
 8000b9e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ba4:	237f      	movs	r3, #127	@ 0x7f
 8000ba6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ba8:	2304      	movs	r3, #4
 8000baa:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000bac:	2300      	movs	r3, #0
 8000bae:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bb0:	1d3b      	adds	r3, r7, #4
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	4805      	ldr	r0, [pc, #20]	@ (8000bcc <MX_ADC1_Init+0xe0>)
 8000bb6:	f001 f8bd 	bl	8001d34 <HAL_ADC_ConfigChannel>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000bc0:	f000 f95a 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bc4:	bf00      	nop
 8000bc6:	3728      	adds	r7, #40	@ 0x28
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	20000164 	.word	0x20000164
 8000bd0:	50040000 	.word	0x50040000
 8000bd4:	04300002 	.word	0x04300002

08000bd8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b086      	sub	sp, #24
 8000bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bde:	463b      	mov	r3, r7
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	60da      	str	r2, [r3, #12]
 8000bea:	611a      	str	r2, [r3, #16]
 8000bec:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000bee:	4b29      	ldr	r3, [pc, #164]	@ (8000c94 <MX_ADC2_Init+0xbc>)
 8000bf0:	4a29      	ldr	r2, [pc, #164]	@ (8000c98 <MX_ADC2_Init+0xc0>)
 8000bf2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000bf4:	4b27      	ldr	r3, [pc, #156]	@ (8000c94 <MX_ADC2_Init+0xbc>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000bfa:	4b26      	ldr	r3, [pc, #152]	@ (8000c94 <MX_ADC2_Init+0xbc>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c00:	4b24      	ldr	r3, [pc, #144]	@ (8000c94 <MX_ADC2_Init+0xbc>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c06:	4b23      	ldr	r3, [pc, #140]	@ (8000c94 <MX_ADC2_Init+0xbc>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c0c:	4b21      	ldr	r3, [pc, #132]	@ (8000c94 <MX_ADC2_Init+0xbc>)
 8000c0e:	2204      	movs	r2, #4
 8000c10:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000c12:	4b20      	ldr	r3, [pc, #128]	@ (8000c94 <MX_ADC2_Init+0xbc>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000c18:	4b1e      	ldr	r3, [pc, #120]	@ (8000c94 <MX_ADC2_Init+0xbc>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000c1e:	4b1d      	ldr	r3, [pc, #116]	@ (8000c94 <MX_ADC2_Init+0xbc>)
 8000c20:	2201      	movs	r2, #1
 8000c22:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000c24:	4b1b      	ldr	r3, [pc, #108]	@ (8000c94 <MX_ADC2_Init+0xbc>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c2c:	4b19      	ldr	r3, [pc, #100]	@ (8000c94 <MX_ADC2_Init+0xbc>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c32:	4b18      	ldr	r3, [pc, #96]	@ (8000c94 <MX_ADC2_Init+0xbc>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000c38:	4b16      	ldr	r3, [pc, #88]	@ (8000c94 <MX_ADC2_Init+0xbc>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c40:	4b14      	ldr	r3, [pc, #80]	@ (8000c94 <MX_ADC2_Init+0xbc>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8000c46:	4b13      	ldr	r3, [pc, #76]	@ (8000c94 <MX_ADC2_Init+0xbc>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000c4e:	4811      	ldr	r0, [pc, #68]	@ (8000c94 <MX_ADC2_Init+0xbc>)
 8000c50:	f000 fd80 	bl	8001754 <HAL_ADC_Init>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8000c5a:	f000 f90d 	bl	8000e78 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000c9c <MX_ADC2_Init+0xc4>)
 8000c60:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c62:	2306      	movs	r3, #6
 8000c64:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000c66:	2300      	movs	r3, #0
 8000c68:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c6a:	237f      	movs	r3, #127	@ 0x7f
 8000c6c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c6e:	2304      	movs	r3, #4
 8000c70:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c72:	2300      	movs	r3, #0
 8000c74:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c76:	463b      	mov	r3, r7
 8000c78:	4619      	mov	r1, r3
 8000c7a:	4806      	ldr	r0, [pc, #24]	@ (8000c94 <MX_ADC2_Init+0xbc>)
 8000c7c:	f001 f85a 	bl	8001d34 <HAL_ADC_ConfigChannel>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 8000c86:	f000 f8f7 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000c8a:	bf00      	nop
 8000c8c:	3718      	adds	r7, #24
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	200001c8 	.word	0x200001c8
 8000c98:	50040100 	.word	0x50040100
 8000c9c:	08600004 	.word	0x08600004

08000ca0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ca4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000ca6:	4a1c      	ldr	r2, [pc, #112]	@ (8000d18 <MX_SPI1_Init+0x78>)
 8000ca8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000caa:	4b1a      	ldr	r3, [pc, #104]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000cb0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000cb2:	4b18      	ldr	r3, [pc, #96]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cb8:	4b16      	ldr	r3, [pc, #88]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cba:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000cbe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cc0:	4b14      	ldr	r3, [pc, #80]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cc6:	4b13      	ldr	r3, [pc, #76]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ccc:	4b11      	ldr	r3, [pc, #68]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cd2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cd6:	2218      	movs	r2, #24
 8000cd8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cda:	4b0e      	ldr	r3, [pc, #56]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000cec:	4b09      	ldr	r3, [pc, #36]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cee:	2207      	movs	r2, #7
 8000cf0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000cf2:	4b08      	ldr	r3, [pc, #32]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000cf8:	4b06      	ldr	r3, [pc, #24]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000cfa:	2208      	movs	r2, #8
 8000cfc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000cfe:	4805      	ldr	r0, [pc, #20]	@ (8000d14 <MX_SPI1_Init+0x74>)
 8000d00:	f003 fb2e 	bl	8004360 <HAL_SPI_Init>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000d0a:	f000 f8b5 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	20000078 	.word	0x20000078
 8000d18:	40013000 	.word	0x40013000

08000d1c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d20:	4b14      	ldr	r3, [pc, #80]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d22:	4a15      	ldr	r2, [pc, #84]	@ (8000d78 <MX_USART2_UART_Init+0x5c>)
 8000d24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d26:	4b13      	ldr	r3, [pc, #76]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d2e:	4b11      	ldr	r3, [pc, #68]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d34:	4b0f      	ldr	r3, [pc, #60]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d40:	4b0c      	ldr	r3, [pc, #48]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d42:	220c      	movs	r2, #12
 8000d44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d46:	4b0b      	ldr	r3, [pc, #44]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d4c:	4b09      	ldr	r3, [pc, #36]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d52:	4b08      	ldr	r3, [pc, #32]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d58:	4b06      	ldr	r3, [pc, #24]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d5e:	4805      	ldr	r0, [pc, #20]	@ (8000d74 <MX_USART2_UART_Init+0x58>)
 8000d60:	f004 f89a 	bl	8004e98 <HAL_UART_Init>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000d6a:	f000 f885 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	200000dc 	.word	0x200000dc
 8000d78:	40004400 	.word	0x40004400

08000d7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b08a      	sub	sp, #40	@ 0x28
 8000d80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d82:	f107 0314 	add.w	r3, r7, #20
 8000d86:	2200      	movs	r2, #0
 8000d88:	601a      	str	r2, [r3, #0]
 8000d8a:	605a      	str	r2, [r3, #4]
 8000d8c:	609a      	str	r2, [r3, #8]
 8000d8e:	60da      	str	r2, [r3, #12]
 8000d90:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d92:	4b36      	ldr	r3, [pc, #216]	@ (8000e6c <MX_GPIO_Init+0xf0>)
 8000d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d96:	4a35      	ldr	r2, [pc, #212]	@ (8000e6c <MX_GPIO_Init+0xf0>)
 8000d98:	f043 0304 	orr.w	r3, r3, #4
 8000d9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d9e:	4b33      	ldr	r3, [pc, #204]	@ (8000e6c <MX_GPIO_Init+0xf0>)
 8000da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000da2:	f003 0304 	and.w	r3, r3, #4
 8000da6:	613b      	str	r3, [r7, #16]
 8000da8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000daa:	4b30      	ldr	r3, [pc, #192]	@ (8000e6c <MX_GPIO_Init+0xf0>)
 8000dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dae:	4a2f      	ldr	r2, [pc, #188]	@ (8000e6c <MX_GPIO_Init+0xf0>)
 8000db0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000db4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000db6:	4b2d      	ldr	r3, [pc, #180]	@ (8000e6c <MX_GPIO_Init+0xf0>)
 8000db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc2:	4b2a      	ldr	r3, [pc, #168]	@ (8000e6c <MX_GPIO_Init+0xf0>)
 8000dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc6:	4a29      	ldr	r2, [pc, #164]	@ (8000e6c <MX_GPIO_Init+0xf0>)
 8000dc8:	f043 0301 	orr.w	r3, r3, #1
 8000dcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dce:	4b27      	ldr	r3, [pc, #156]	@ (8000e6c <MX_GPIO_Init+0xf0>)
 8000dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd2:	f003 0301 	and.w	r3, r3, #1
 8000dd6:	60bb      	str	r3, [r7, #8]
 8000dd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dda:	4b24      	ldr	r3, [pc, #144]	@ (8000e6c <MX_GPIO_Init+0xf0>)
 8000ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dde:	4a23      	ldr	r2, [pc, #140]	@ (8000e6c <MX_GPIO_Init+0xf0>)
 8000de0:	f043 0302 	orr.w	r3, r3, #2
 8000de4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000de6:	4b21      	ldr	r3, [pc, #132]	@ (8000e6c <MX_GPIO_Init+0xf0>)
 8000de8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dea:	f003 0302 	and.w	r3, r3, #2
 8000dee:	607b      	str	r3, [r7, #4]
 8000df0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000df2:	2200      	movs	r2, #0
 8000df4:	f44f 7158 	mov.w	r1, #864	@ 0x360
 8000df8:	481d      	ldr	r0, [pc, #116]	@ (8000e70 <MX_GPIO_Init+0xf4>)
 8000dfa:	f001 ff79 	bl	8002cf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 8000dfe:	2200      	movs	r2, #0
 8000e00:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8000e04:	481b      	ldr	r0, [pc, #108]	@ (8000e74 <MX_GPIO_Init+0xf8>)
 8000e06:	f001 ff73 	bl	8002cf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e10:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	2300      	movs	r3, #0
 8000e18:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e1a:	f107 0314 	add.w	r3, r7, #20
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4813      	ldr	r0, [pc, #76]	@ (8000e70 <MX_GPIO_Init+0xf4>)
 8000e22:	f001 fdbb 	bl	800299c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC6 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8000e26:	f44f 7358 	mov.w	r3, #864	@ 0x360
 8000e2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e30:	2300      	movs	r3, #0
 8000e32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e34:	2300      	movs	r3, #0
 8000e36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e38:	f107 0314 	add.w	r3, r7, #20
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	480c      	ldr	r0, [pc, #48]	@ (8000e70 <MX_GPIO_Init+0xf4>)
 8000e40:	f001 fdac 	bl	800299c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 8000e44:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000e48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e52:	2300      	movs	r3, #0
 8000e54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e56:	f107 0314 	add.w	r3, r7, #20
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4805      	ldr	r0, [pc, #20]	@ (8000e74 <MX_GPIO_Init+0xf8>)
 8000e5e:	f001 fd9d 	bl	800299c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e62:	bf00      	nop
 8000e64:	3728      	adds	r7, #40	@ 0x28
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40021000 	.word	0x40021000
 8000e70:	48000800 	.word	0x48000800
 8000e74:	48000400 	.word	0x48000400

08000e78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e7c:	b672      	cpsid	i
}
 8000e7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e80:	bf00      	nop
 8000e82:	e7fd      	b.n	8000e80 <Error_Handler+0x8>

08000e84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec8 <HAL_MspInit+0x44>)
 8000e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e8e:	4a0e      	ldr	r2, [pc, #56]	@ (8000ec8 <HAL_MspInit+0x44>)
 8000e90:	f043 0301 	orr.w	r3, r3, #1
 8000e94:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e96:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec8 <HAL_MspInit+0x44>)
 8000e98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e9a:	f003 0301 	and.w	r3, r3, #1
 8000e9e:	607b      	str	r3, [r7, #4]
 8000ea0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ea2:	4b09      	ldr	r3, [pc, #36]	@ (8000ec8 <HAL_MspInit+0x44>)
 8000ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ea6:	4a08      	ldr	r2, [pc, #32]	@ (8000ec8 <HAL_MspInit+0x44>)
 8000ea8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000eac:	6593      	str	r3, [r2, #88]	@ 0x58
 8000eae:	4b06      	ldr	r3, [pc, #24]	@ (8000ec8 <HAL_MspInit+0x44>)
 8000eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eb6:	603b      	str	r3, [r7, #0]
 8000eb8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	40021000 	.word	0x40021000

08000ecc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b08c      	sub	sp, #48	@ 0x30
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed4:	f107 031c 	add.w	r3, r7, #28
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	605a      	str	r2, [r3, #4]
 8000ede:	609a      	str	r2, [r3, #8]
 8000ee0:	60da      	str	r2, [r3, #12]
 8000ee2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a33      	ldr	r2, [pc, #204]	@ (8000fb8 <HAL_ADC_MspInit+0xec>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d12d      	bne.n	8000f4a <HAL_ADC_MspInit+0x7e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8000eee:	4b33      	ldr	r3, [pc, #204]	@ (8000fbc <HAL_ADC_MspInit+0xf0>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	4a31      	ldr	r2, [pc, #196]	@ (8000fbc <HAL_ADC_MspInit+0xf0>)
 8000ef6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8000ef8:	4b30      	ldr	r3, [pc, #192]	@ (8000fbc <HAL_ADC_MspInit+0xf0>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d10b      	bne.n	8000f18 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8000f00:	4b2f      	ldr	r3, [pc, #188]	@ (8000fc0 <HAL_ADC_MspInit+0xf4>)
 8000f02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f04:	4a2e      	ldr	r2, [pc, #184]	@ (8000fc0 <HAL_ADC_MspInit+0xf4>)
 8000f06:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f0c:	4b2c      	ldr	r3, [pc, #176]	@ (8000fc0 <HAL_ADC_MspInit+0xf4>)
 8000f0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f14:	61bb      	str	r3, [r7, #24]
 8000f16:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f18:	4b29      	ldr	r3, [pc, #164]	@ (8000fc0 <HAL_ADC_MspInit+0xf4>)
 8000f1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f1c:	4a28      	ldr	r2, [pc, #160]	@ (8000fc0 <HAL_ADC_MspInit+0xf4>)
 8000f1e:	f043 0304 	orr.w	r3, r3, #4
 8000f22:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f24:	4b26      	ldr	r3, [pc, #152]	@ (8000fc0 <HAL_ADC_MspInit+0xf4>)
 8000f26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f28:	f003 0304 	and.w	r3, r3, #4
 8000f2c:	617b      	str	r3, [r7, #20]
 8000f2e:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f30:	2301      	movs	r3, #1
 8000f32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f34:	230b      	movs	r3, #11
 8000f36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f3c:	f107 031c 	add.w	r3, r7, #28
 8000f40:	4619      	mov	r1, r3
 8000f42:	4820      	ldr	r0, [pc, #128]	@ (8000fc4 <HAL_ADC_MspInit+0xf8>)
 8000f44:	f001 fd2a 	bl	800299c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8000f48:	e031      	b.n	8000fae <HAL_ADC_MspInit+0xe2>
  else if(hadc->Instance==ADC2)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a1e      	ldr	r2, [pc, #120]	@ (8000fc8 <HAL_ADC_MspInit+0xfc>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d12c      	bne.n	8000fae <HAL_ADC_MspInit+0xe2>
    HAL_RCC_ADC_CLK_ENABLED++;
 8000f54:	4b19      	ldr	r3, [pc, #100]	@ (8000fbc <HAL_ADC_MspInit+0xf0>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	4a18      	ldr	r2, [pc, #96]	@ (8000fbc <HAL_ADC_MspInit+0xf0>)
 8000f5c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8000f5e:	4b17      	ldr	r3, [pc, #92]	@ (8000fbc <HAL_ADC_MspInit+0xf0>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2b01      	cmp	r3, #1
 8000f64:	d10b      	bne.n	8000f7e <HAL_ADC_MspInit+0xb2>
      __HAL_RCC_ADC_CLK_ENABLE();
 8000f66:	4b16      	ldr	r3, [pc, #88]	@ (8000fc0 <HAL_ADC_MspInit+0xf4>)
 8000f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f6a:	4a15      	ldr	r2, [pc, #84]	@ (8000fc0 <HAL_ADC_MspInit+0xf4>)
 8000f6c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f72:	4b13      	ldr	r3, [pc, #76]	@ (8000fc0 <HAL_ADC_MspInit+0xf4>)
 8000f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f7a:	613b      	str	r3, [r7, #16]
 8000f7c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f7e:	4b10      	ldr	r3, [pc, #64]	@ (8000fc0 <HAL_ADC_MspInit+0xf4>)
 8000f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f82:	4a0f      	ldr	r2, [pc, #60]	@ (8000fc0 <HAL_ADC_MspInit+0xf4>)
 8000f84:	f043 0304 	orr.w	r3, r3, #4
 8000f88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000fc0 <HAL_ADC_MspInit+0xf4>)
 8000f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8e:	f003 0304 	and.w	r3, r3, #4
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000f96:	2302      	movs	r3, #2
 8000f98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000f9a:	230b      	movs	r3, #11
 8000f9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fa2:	f107 031c 	add.w	r3, r7, #28
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4806      	ldr	r0, [pc, #24]	@ (8000fc4 <HAL_ADC_MspInit+0xf8>)
 8000faa:	f001 fcf7 	bl	800299c <HAL_GPIO_Init>
}
 8000fae:	bf00      	nop
 8000fb0:	3730      	adds	r7, #48	@ 0x30
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	50040000 	.word	0x50040000
 8000fbc:	20000268 	.word	0x20000268
 8000fc0:	40021000 	.word	0x40021000
 8000fc4:	48000800 	.word	0x48000800
 8000fc8:	50040100 	.word	0x50040100

08000fcc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b08a      	sub	sp, #40	@ 0x28
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd4:	f107 0314 	add.w	r3, r7, #20
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]
 8000fe2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a17      	ldr	r2, [pc, #92]	@ (8001048 <HAL_SPI_MspInit+0x7c>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d128      	bne.n	8001040 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000fee:	4b17      	ldr	r3, [pc, #92]	@ (800104c <HAL_SPI_MspInit+0x80>)
 8000ff0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ff2:	4a16      	ldr	r2, [pc, #88]	@ (800104c <HAL_SPI_MspInit+0x80>)
 8000ff4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ff8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ffa:	4b14      	ldr	r3, [pc, #80]	@ (800104c <HAL_SPI_MspInit+0x80>)
 8000ffc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ffe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001002:	613b      	str	r3, [r7, #16]
 8001004:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001006:	4b11      	ldr	r3, [pc, #68]	@ (800104c <HAL_SPI_MspInit+0x80>)
 8001008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800100a:	4a10      	ldr	r2, [pc, #64]	@ (800104c <HAL_SPI_MspInit+0x80>)
 800100c:	f043 0301 	orr.w	r3, r3, #1
 8001010:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001012:	4b0e      	ldr	r3, [pc, #56]	@ (800104c <HAL_SPI_MspInit+0x80>)
 8001014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800101e:	23e0      	movs	r3, #224	@ 0xe0
 8001020:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001022:	2302      	movs	r3, #2
 8001024:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001026:	2300      	movs	r3, #0
 8001028:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800102a:	2303      	movs	r3, #3
 800102c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800102e:	2305      	movs	r3, #5
 8001030:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001032:	f107 0314 	add.w	r3, r7, #20
 8001036:	4619      	mov	r1, r3
 8001038:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800103c:	f001 fcae 	bl	800299c <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001040:	bf00      	nop
 8001042:	3728      	adds	r7, #40	@ 0x28
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	40013000 	.word	0x40013000
 800104c:	40021000 	.word	0x40021000

08001050 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b0ac      	sub	sp, #176	@ 0xb0
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001058:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	60da      	str	r2, [r3, #12]
 8001066:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001068:	f107 0314 	add.w	r3, r7, #20
 800106c:	2288      	movs	r2, #136	@ 0x88
 800106e:	2100      	movs	r1, #0
 8001070:	4618      	mov	r0, r3
 8001072:	f004 fcdd 	bl	8005a30 <memset>
  if(huart->Instance==USART2)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a21      	ldr	r2, [pc, #132]	@ (8001100 <HAL_UART_MspInit+0xb0>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d13b      	bne.n	80010f8 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001080:	2302      	movs	r3, #2
 8001082:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001084:	2300      	movs	r3, #0
 8001086:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001088:	f107 0314 	add.w	r3, r7, #20
 800108c:	4618      	mov	r0, r3
 800108e:	f002 fcab 	bl	80039e8 <HAL_RCCEx_PeriphCLKConfig>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001098:	f7ff feee 	bl	8000e78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800109c:	4b19      	ldr	r3, [pc, #100]	@ (8001104 <HAL_UART_MspInit+0xb4>)
 800109e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010a0:	4a18      	ldr	r2, [pc, #96]	@ (8001104 <HAL_UART_MspInit+0xb4>)
 80010a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80010a8:	4b16      	ldr	r3, [pc, #88]	@ (8001104 <HAL_UART_MspInit+0xb4>)
 80010aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010b0:	613b      	str	r3, [r7, #16]
 80010b2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b4:	4b13      	ldr	r3, [pc, #76]	@ (8001104 <HAL_UART_MspInit+0xb4>)
 80010b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b8:	4a12      	ldr	r2, [pc, #72]	@ (8001104 <HAL_UART_MspInit+0xb4>)
 80010ba:	f043 0301 	orr.w	r3, r3, #1
 80010be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010c0:	4b10      	ldr	r3, [pc, #64]	@ (8001104 <HAL_UART_MspInit+0xb4>)
 80010c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c4:	f003 0301 	and.w	r3, r3, #1
 80010c8:	60fb      	str	r3, [r7, #12]
 80010ca:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010cc:	230c      	movs	r3, #12
 80010ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d2:	2302      	movs	r3, #2
 80010d4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d8:	2300      	movs	r3, #0
 80010da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010de:	2303      	movs	r3, #3
 80010e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010e4:	2307      	movs	r3, #7
 80010e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ea:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010ee:	4619      	mov	r1, r3
 80010f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010f4:	f001 fc52 	bl	800299c <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80010f8:	bf00      	nop
 80010fa:	37b0      	adds	r7, #176	@ 0xb0
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	40004400 	.word	0x40004400
 8001104:	40021000 	.word	0x40021000

08001108 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800110c:	bf00      	nop
 800110e:	e7fd      	b.n	800110c <NMI_Handler+0x4>

08001110 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001114:	bf00      	nop
 8001116:	e7fd      	b.n	8001114 <HardFault_Handler+0x4>

08001118 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800111c:	bf00      	nop
 800111e:	e7fd      	b.n	800111c <MemManage_Handler+0x4>

08001120 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001124:	bf00      	nop
 8001126:	e7fd      	b.n	8001124 <BusFault_Handler+0x4>

08001128 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800112c:	bf00      	nop
 800112e:	e7fd      	b.n	800112c <UsageFault_Handler+0x4>

08001130 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr

0800113e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800113e:	b480      	push	{r7}
 8001140:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001142:	bf00      	nop
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001150:	bf00      	nop
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr

0800115a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800115a:	b580      	push	{r7, lr}
 800115c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800115e:	f000 f8d1 	bl	8001304 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}
	...

08001168 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b086      	sub	sp, #24
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001170:	4a14      	ldr	r2, [pc, #80]	@ (80011c4 <_sbrk+0x5c>)
 8001172:	4b15      	ldr	r3, [pc, #84]	@ (80011c8 <_sbrk+0x60>)
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800117c:	4b13      	ldr	r3, [pc, #76]	@ (80011cc <_sbrk+0x64>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d102      	bne.n	800118a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001184:	4b11      	ldr	r3, [pc, #68]	@ (80011cc <_sbrk+0x64>)
 8001186:	4a12      	ldr	r2, [pc, #72]	@ (80011d0 <_sbrk+0x68>)
 8001188:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800118a:	4b10      	ldr	r3, [pc, #64]	@ (80011cc <_sbrk+0x64>)
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4413      	add	r3, r2
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	429a      	cmp	r2, r3
 8001196:	d207      	bcs.n	80011a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001198:	f004 fc52 	bl	8005a40 <__errno>
 800119c:	4603      	mov	r3, r0
 800119e:	220c      	movs	r2, #12
 80011a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011a2:	f04f 33ff 	mov.w	r3, #4294967295
 80011a6:	e009      	b.n	80011bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011a8:	4b08      	ldr	r3, [pc, #32]	@ (80011cc <_sbrk+0x64>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011ae:	4b07      	ldr	r3, [pc, #28]	@ (80011cc <_sbrk+0x64>)
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4413      	add	r3, r2
 80011b6:	4a05      	ldr	r2, [pc, #20]	@ (80011cc <_sbrk+0x64>)
 80011b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011ba:	68fb      	ldr	r3, [r7, #12]
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3718      	adds	r7, #24
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20018000 	.word	0x20018000
 80011c8:	00000400 	.word	0x00000400
 80011cc:	2000026c 	.word	0x2000026c
 80011d0:	200003c0 	.word	0x200003c0

080011d4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80011d8:	4b06      	ldr	r3, [pc, #24]	@ (80011f4 <SystemInit+0x20>)
 80011da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011de:	4a05      	ldr	r2, [pc, #20]	@ (80011f4 <SystemInit+0x20>)
 80011e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80011e8:	bf00      	nop
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	e000ed00 	.word	0xe000ed00

080011f8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80011f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001230 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011fc:	f7ff ffea 	bl	80011d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001200:	480c      	ldr	r0, [pc, #48]	@ (8001234 <LoopForever+0x6>)
  ldr r1, =_edata
 8001202:	490d      	ldr	r1, [pc, #52]	@ (8001238 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001204:	4a0d      	ldr	r2, [pc, #52]	@ (800123c <LoopForever+0xe>)
  movs r3, #0
 8001206:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001208:	e002      	b.n	8001210 <LoopCopyDataInit>

0800120a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800120a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800120c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800120e:	3304      	adds	r3, #4

08001210 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001210:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001212:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001214:	d3f9      	bcc.n	800120a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001216:	4a0a      	ldr	r2, [pc, #40]	@ (8001240 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001218:	4c0a      	ldr	r4, [pc, #40]	@ (8001244 <LoopForever+0x16>)
  movs r3, #0
 800121a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800121c:	e001      	b.n	8001222 <LoopFillZerobss>

0800121e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800121e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001220:	3204      	adds	r2, #4

08001222 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001222:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001224:	d3fb      	bcc.n	800121e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001226:	f004 fc11 	bl	8005a4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800122a:	f7ff faff 	bl	800082c <main>

0800122e <LoopForever>:

LoopForever:
    b LoopForever
 800122e:	e7fe      	b.n	800122e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001230:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001234:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001238:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800123c:	08006418 	.word	0x08006418
  ldr r2, =_sbss
 8001240:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001244:	200003bc 	.word	0x200003bc

08001248 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001248:	e7fe      	b.n	8001248 <ADC1_2_IRQHandler>
	...

0800124c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001252:	2300      	movs	r3, #0
 8001254:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001256:	4b0c      	ldr	r3, [pc, #48]	@ (8001288 <HAL_Init+0x3c>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a0b      	ldr	r2, [pc, #44]	@ (8001288 <HAL_Init+0x3c>)
 800125c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001260:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001262:	2003      	movs	r0, #3
 8001264:	f001 fb66 	bl	8002934 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001268:	2000      	movs	r0, #0
 800126a:	f000 f80f 	bl	800128c <HAL_InitTick>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d002      	beq.n	800127a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001274:	2301      	movs	r3, #1
 8001276:	71fb      	strb	r3, [r7, #7]
 8001278:	e001      	b.n	800127e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800127a:	f7ff fe03 	bl	8000e84 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800127e:	79fb      	ldrb	r3, [r7, #7]
}
 8001280:	4618      	mov	r0, r3
 8001282:	3708      	adds	r7, #8
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	40022000 	.word	0x40022000

0800128c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001294:	2300      	movs	r3, #0
 8001296:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001298:	4b17      	ldr	r3, [pc, #92]	@ (80012f8 <HAL_InitTick+0x6c>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d023      	beq.n	80012e8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80012a0:	4b16      	ldr	r3, [pc, #88]	@ (80012fc <HAL_InitTick+0x70>)
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	4b14      	ldr	r3, [pc, #80]	@ (80012f8 <HAL_InitTick+0x6c>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	4619      	mov	r1, r3
 80012aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80012b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80012b6:	4618      	mov	r0, r3
 80012b8:	f001 fb63 	bl	8002982 <HAL_SYSTICK_Config>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d10f      	bne.n	80012e2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2b0f      	cmp	r3, #15
 80012c6:	d809      	bhi.n	80012dc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012c8:	2200      	movs	r2, #0
 80012ca:	6879      	ldr	r1, [r7, #4]
 80012cc:	f04f 30ff 	mov.w	r0, #4294967295
 80012d0:	f001 fb3b 	bl	800294a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001300 <HAL_InitTick+0x74>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6013      	str	r3, [r2, #0]
 80012da:	e007      	b.n	80012ec <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80012dc:	2301      	movs	r3, #1
 80012de:	73fb      	strb	r3, [r7, #15]
 80012e0:	e004      	b.n	80012ec <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	73fb      	strb	r3, [r7, #15]
 80012e6:	e001      	b.n	80012ec <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80012ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3710      	adds	r7, #16
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	20000008 	.word	0x20000008
 80012fc:	20000000 	.word	0x20000000
 8001300:	20000004 	.word	0x20000004

08001304 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001308:	4b06      	ldr	r3, [pc, #24]	@ (8001324 <HAL_IncTick+0x20>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	461a      	mov	r2, r3
 800130e:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <HAL_IncTick+0x24>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4413      	add	r3, r2
 8001314:	4a04      	ldr	r2, [pc, #16]	@ (8001328 <HAL_IncTick+0x24>)
 8001316:	6013      	str	r3, [r2, #0]
}
 8001318:	bf00      	nop
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
 8001322:	bf00      	nop
 8001324:	20000008 	.word	0x20000008
 8001328:	20000270 	.word	0x20000270

0800132c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  return uwTick;
 8001330:	4b03      	ldr	r3, [pc, #12]	@ (8001340 <HAL_GetTick+0x14>)
 8001332:	681b      	ldr	r3, [r3, #0]
}
 8001334:	4618      	mov	r0, r3
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	20000270 	.word	0x20000270

08001344 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800134c:	f7ff ffee 	bl	800132c <HAL_GetTick>
 8001350:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800135c:	d005      	beq.n	800136a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800135e:	4b0a      	ldr	r3, [pc, #40]	@ (8001388 <HAL_Delay+0x44>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	461a      	mov	r2, r3
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	4413      	add	r3, r2
 8001368:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800136a:	bf00      	nop
 800136c:	f7ff ffde 	bl	800132c <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	68fa      	ldr	r2, [r7, #12]
 8001378:	429a      	cmp	r2, r3
 800137a:	d8f7      	bhi.n	800136c <HAL_Delay+0x28>
  {
  }
}
 800137c:	bf00      	nop
 800137e:	bf00      	nop
 8001380:	3710      	adds	r7, #16
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20000008 	.word	0x20000008

0800138c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	431a      	orrs	r2, r3
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	609a      	str	r2, [r3, #8]
}
 80013a6:	bf00      	nop
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr

080013b2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80013b2:	b480      	push	{r7}
 80013b4:	b083      	sub	sp, #12
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	6078      	str	r0, [r7, #4]
 80013ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	431a      	orrs	r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	609a      	str	r2, [r3, #8]
}
 80013cc:	bf00      	nop
 80013ce:	370c      	adds	r7, #12
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr

080013d8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr

080013f4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b087      	sub	sp, #28
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	60f8      	str	r0, [r7, #12]
 80013fc:	60b9      	str	r1, [r7, #8]
 80013fe:	607a      	str	r2, [r7, #4]
 8001400:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	3360      	adds	r3, #96	@ 0x60
 8001406:	461a      	mov	r2, r3
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	4413      	add	r3, r2
 800140e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	4b08      	ldr	r3, [pc, #32]	@ (8001438 <LL_ADC_SetOffset+0x44>)
 8001416:	4013      	ands	r3, r2
 8001418:	687a      	ldr	r2, [r7, #4]
 800141a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800141e:	683a      	ldr	r2, [r7, #0]
 8001420:	430a      	orrs	r2, r1
 8001422:	4313      	orrs	r3, r2
 8001424:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800142c:	bf00      	nop
 800142e:	371c      	adds	r7, #28
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr
 8001438:	03fff000 	.word	0x03fff000

0800143c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800143c:	b480      	push	{r7}
 800143e:	b085      	sub	sp, #20
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	3360      	adds	r3, #96	@ 0x60
 800144a:	461a      	mov	r2, r3
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	4413      	add	r3, r2
 8001452:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800145c:	4618      	mov	r0, r3
 800145e:	3714      	adds	r7, #20
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001468:	b480      	push	{r7}
 800146a:	b087      	sub	sp, #28
 800146c:	af00      	add	r7, sp, #0
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	60b9      	str	r1, [r7, #8]
 8001472:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	3360      	adds	r3, #96	@ 0x60
 8001478:	461a      	mov	r2, r3
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	4413      	add	r3, r2
 8001480:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	431a      	orrs	r2, r3
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001492:	bf00      	nop
 8001494:	371c      	adds	r7, #28
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr

0800149e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800149e:	b480      	push	{r7}
 80014a0:	b083      	sub	sp, #12
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	68db      	ldr	r3, [r3, #12]
 80014aa:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d101      	bne.n	80014b6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80014b2:	2301      	movs	r3, #1
 80014b4:	e000      	b.n	80014b8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80014b6:	2300      	movs	r3, #0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr

080014c4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b087      	sub	sp, #28
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	60f8      	str	r0, [r7, #12]
 80014cc:	60b9      	str	r1, [r7, #8]
 80014ce:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	3330      	adds	r3, #48	@ 0x30
 80014d4:	461a      	mov	r2, r3
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	0a1b      	lsrs	r3, r3, #8
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	f003 030c 	and.w	r3, r3, #12
 80014e0:	4413      	add	r3, r2
 80014e2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	f003 031f 	and.w	r3, r3, #31
 80014ee:	211f      	movs	r1, #31
 80014f0:	fa01 f303 	lsl.w	r3, r1, r3
 80014f4:	43db      	mvns	r3, r3
 80014f6:	401a      	ands	r2, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	0e9b      	lsrs	r3, r3, #26
 80014fc:	f003 011f 	and.w	r1, r3, #31
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	f003 031f 	and.w	r3, r3, #31
 8001506:	fa01 f303 	lsl.w	r3, r1, r3
 800150a:	431a      	orrs	r2, r3
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001510:	bf00      	nop
 8001512:	371c      	adds	r7, #28
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr

0800151c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800151c:	b480      	push	{r7}
 800151e:	b087      	sub	sp, #28
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	3314      	adds	r3, #20
 800152c:	461a      	mov	r2, r3
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	0e5b      	lsrs	r3, r3, #25
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	f003 0304 	and.w	r3, r3, #4
 8001538:	4413      	add	r3, r2
 800153a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	0d1b      	lsrs	r3, r3, #20
 8001544:	f003 031f 	and.w	r3, r3, #31
 8001548:	2107      	movs	r1, #7
 800154a:	fa01 f303 	lsl.w	r3, r1, r3
 800154e:	43db      	mvns	r3, r3
 8001550:	401a      	ands	r2, r3
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	0d1b      	lsrs	r3, r3, #20
 8001556:	f003 031f 	and.w	r3, r3, #31
 800155a:	6879      	ldr	r1, [r7, #4]
 800155c:	fa01 f303 	lsl.w	r3, r1, r3
 8001560:	431a      	orrs	r2, r3
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001566:	bf00      	nop
 8001568:	371c      	adds	r7, #28
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
	...

08001574 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800158c:	43db      	mvns	r3, r3
 800158e:	401a      	ands	r2, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	f003 0318 	and.w	r3, r3, #24
 8001596:	4908      	ldr	r1, [pc, #32]	@ (80015b8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001598:	40d9      	lsrs	r1, r3
 800159a:	68bb      	ldr	r3, [r7, #8]
 800159c:	400b      	ands	r3, r1
 800159e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80015a2:	431a      	orrs	r2, r3
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80015aa:	bf00      	nop
 80015ac:	3714      	adds	r7, #20
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	0007ffff 	.word	0x0007ffff

080015bc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	f003 031f 	and.w	r3, r3, #31
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001604:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001608:	687a      	ldr	r2, [r7, #4]
 800160a:	6093      	str	r3, [r2, #8]
}
 800160c:	bf00      	nop
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001618:	b480      	push	{r7}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001628:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800162c:	d101      	bne.n	8001632 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800162e:	2301      	movs	r3, #1
 8001630:	e000      	b.n	8001634 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001632:	2300      	movs	r3, #0
}
 8001634:	4618      	mov	r0, r3
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001650:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001654:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800165c:	bf00      	nop
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001678:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800167c:	d101      	bne.n	8001682 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800167e:	2301      	movs	r3, #1
 8001680:	e000      	b.n	8001684 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001682:	2300      	movs	r3, #0
}
 8001684:	4618      	mov	r0, r3
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr

08001690 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80016a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80016a4:	f043 0201 	orr.w	r2, r3, #1
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	f003 0301 	and.w	r3, r3, #1
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d101      	bne.n	80016d0 <LL_ADC_IsEnabled+0x18>
 80016cc:	2301      	movs	r3, #1
 80016ce:	e000      	b.n	80016d2 <LL_ADC_IsEnabled+0x1a>
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80016de:	b480      	push	{r7}
 80016e0:	b083      	sub	sp, #12
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80016ee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80016f2:	f043 0204 	orr.w	r2, r3, #4
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80016fa:	bf00      	nop
 80016fc:	370c      	adds	r7, #12
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr

08001706 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001706:	b480      	push	{r7}
 8001708:	b083      	sub	sp, #12
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	f003 0304 	and.w	r3, r3, #4
 8001716:	2b04      	cmp	r3, #4
 8001718:	d101      	bne.n	800171e <LL_ADC_REG_IsConversionOngoing+0x18>
 800171a:	2301      	movs	r3, #1
 800171c:	e000      	b.n	8001720 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800171e:	2300      	movs	r3, #0
}
 8001720:	4618      	mov	r0, r3
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	f003 0308 	and.w	r3, r3, #8
 800173c:	2b08      	cmp	r3, #8
 800173e:	d101      	bne.n	8001744 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001740:	2301      	movs	r3, #1
 8001742:	e000      	b.n	8001746 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
	...

08001754 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001754:	b590      	push	{r4, r7, lr}
 8001756:	b089      	sub	sp, #36	@ 0x24
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800175c:	2300      	movs	r3, #0
 800175e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001760:	2300      	movs	r3, #0
 8001762:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d101      	bne.n	800176e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e130      	b.n	80019d0 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	691b      	ldr	r3, [r3, #16]
 8001772:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001778:	2b00      	cmp	r3, #0
 800177a:	d109      	bne.n	8001790 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	f7ff fba5 	bl	8000ecc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2200      	movs	r2, #0
 8001786:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2200      	movs	r2, #0
 800178c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff ff3f 	bl	8001618 <LL_ADC_IsDeepPowerDownEnabled>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d004      	beq.n	80017aa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff ff25 	bl	80015f4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7ff ff5a 	bl	8001668 <LL_ADC_IsInternalRegulatorEnabled>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d115      	bne.n	80017e6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff ff3e 	bl	8001640 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80017c4:	4b84      	ldr	r3, [pc, #528]	@ (80019d8 <HAL_ADC_Init+0x284>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	099b      	lsrs	r3, r3, #6
 80017ca:	4a84      	ldr	r2, [pc, #528]	@ (80019dc <HAL_ADC_Init+0x288>)
 80017cc:	fba2 2303 	umull	r2, r3, r2, r3
 80017d0:	099b      	lsrs	r3, r3, #6
 80017d2:	3301      	adds	r3, #1
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80017d8:	e002      	b.n	80017e0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	3b01      	subs	r3, #1
 80017de:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d1f9      	bne.n	80017da <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7ff ff3c 	bl	8001668 <LL_ADC_IsInternalRegulatorEnabled>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d10d      	bne.n	8001812 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017fa:	f043 0210 	orr.w	r2, r3, #16
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001806:	f043 0201 	orr.w	r2, r3, #1
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff ff75 	bl	8001706 <LL_ADC_REG_IsConversionOngoing>
 800181c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001822:	f003 0310 	and.w	r3, r3, #16
 8001826:	2b00      	cmp	r3, #0
 8001828:	f040 80c9 	bne.w	80019be <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	2b00      	cmp	r3, #0
 8001830:	f040 80c5 	bne.w	80019be <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001838:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800183c:	f043 0202 	orr.w	r2, r3, #2
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff ff35 	bl	80016b8 <LL_ADC_IsEnabled>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d115      	bne.n	8001880 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001854:	4862      	ldr	r0, [pc, #392]	@ (80019e0 <HAL_ADC_Init+0x28c>)
 8001856:	f7ff ff2f 	bl	80016b8 <LL_ADC_IsEnabled>
 800185a:	4604      	mov	r4, r0
 800185c:	4861      	ldr	r0, [pc, #388]	@ (80019e4 <HAL_ADC_Init+0x290>)
 800185e:	f7ff ff2b 	bl	80016b8 <LL_ADC_IsEnabled>
 8001862:	4603      	mov	r3, r0
 8001864:	431c      	orrs	r4, r3
 8001866:	4860      	ldr	r0, [pc, #384]	@ (80019e8 <HAL_ADC_Init+0x294>)
 8001868:	f7ff ff26 	bl	80016b8 <LL_ADC_IsEnabled>
 800186c:	4603      	mov	r3, r0
 800186e:	4323      	orrs	r3, r4
 8001870:	2b00      	cmp	r3, #0
 8001872:	d105      	bne.n	8001880 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	4619      	mov	r1, r3
 800187a:	485c      	ldr	r0, [pc, #368]	@ (80019ec <HAL_ADC_Init+0x298>)
 800187c:	f7ff fd86 	bl	800138c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	7e5b      	ldrb	r3, [r3, #25]
 8001884:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800188a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001890:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001896:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800189e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80018a0:	4313      	orrs	r3, r2
 80018a2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d106      	bne.n	80018bc <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018b2:	3b01      	subs	r3, #1
 80018b4:	045b      	lsls	r3, r3, #17
 80018b6:	69ba      	ldr	r2, [r7, #24]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d009      	beq.n	80018d8 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018c8:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018d0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80018d2:	69ba      	ldr	r2, [r7, #24]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	68da      	ldr	r2, [r3, #12]
 80018de:	4b44      	ldr	r3, [pc, #272]	@ (80019f0 <HAL_ADC_Init+0x29c>)
 80018e0:	4013      	ands	r3, r2
 80018e2:	687a      	ldr	r2, [r7, #4]
 80018e4:	6812      	ldr	r2, [r2, #0]
 80018e6:	69b9      	ldr	r1, [r7, #24]
 80018e8:	430b      	orrs	r3, r1
 80018ea:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7ff ff1b 	bl	800172c <LL_ADC_INJ_IsConversionOngoing>
 80018f6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d13d      	bne.n	800197a <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d13a      	bne.n	800197a <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001908:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001910:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001912:	4313      	orrs	r3, r2
 8001914:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	68db      	ldr	r3, [r3, #12]
 800191c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001920:	f023 0302 	bic.w	r3, r3, #2
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	6812      	ldr	r2, [r2, #0]
 8001928:	69b9      	ldr	r1, [r7, #24]
 800192a:	430b      	orrs	r3, r1
 800192c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001934:	2b01      	cmp	r3, #1
 8001936:	d118      	bne.n	800196a <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	691b      	ldr	r3, [r3, #16]
 800193e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001942:	f023 0304 	bic.w	r3, r3, #4
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800194e:	4311      	orrs	r1, r2
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001954:	4311      	orrs	r1, r2
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800195a:	430a      	orrs	r2, r1
 800195c:	431a      	orrs	r2, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f042 0201 	orr.w	r2, r2, #1
 8001966:	611a      	str	r2, [r3, #16]
 8001968:	e007      	b.n	800197a <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	691a      	ldr	r2, [r3, #16]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f022 0201 	bic.w	r2, r2, #1
 8001978:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	691b      	ldr	r3, [r3, #16]
 800197e:	2b01      	cmp	r3, #1
 8001980:	d10c      	bne.n	800199c <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001988:	f023 010f 	bic.w	r1, r3, #15
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	69db      	ldr	r3, [r3, #28]
 8001990:	1e5a      	subs	r2, r3, #1
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	430a      	orrs	r2, r1
 8001998:	631a      	str	r2, [r3, #48]	@ 0x30
 800199a:	e007      	b.n	80019ac <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f022 020f 	bic.w	r2, r2, #15
 80019aa:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019b0:	f023 0303 	bic.w	r3, r3, #3
 80019b4:	f043 0201 	orr.w	r2, r3, #1
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	655a      	str	r2, [r3, #84]	@ 0x54
 80019bc:	e007      	b.n	80019ce <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019c2:	f043 0210 	orr.w	r2, r3, #16
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80019ce:	7ffb      	ldrb	r3, [r7, #31]
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3724      	adds	r7, #36	@ 0x24
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd90      	pop	{r4, r7, pc}
 80019d8:	20000000 	.word	0x20000000
 80019dc:	053e2d63 	.word	0x053e2d63
 80019e0:	50040000 	.word	0x50040000
 80019e4:	50040100 	.word	0x50040100
 80019e8:	50040200 	.word	0x50040200
 80019ec:	50040300 	.word	0x50040300
 80019f0:	fff0c007 	.word	0xfff0c007

080019f4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b086      	sub	sp, #24
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80019fc:	4857      	ldr	r0, [pc, #348]	@ (8001b5c <HAL_ADC_Start+0x168>)
 80019fe:	f7ff fddd 	bl	80015bc <LL_ADC_GetMultimode>
 8001a02:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff fe7c 	bl	8001706 <LL_ADC_REG_IsConversionOngoing>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	f040 809c 	bne.w	8001b4e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d101      	bne.n	8001a24 <HAL_ADC_Start+0x30>
 8001a20:	2302      	movs	r3, #2
 8001a22:	e097      	b.n	8001b54 <HAL_ADC_Start+0x160>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2201      	movs	r2, #1
 8001a28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f000 fd73 	bl	8002518 <ADC_Enable>
 8001a32:	4603      	mov	r3, r0
 8001a34:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001a36:	7dfb      	ldrb	r3, [r7, #23]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	f040 8083 	bne.w	8001b44 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a42:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001a46:	f023 0301 	bic.w	r3, r3, #1
 8001a4a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a42      	ldr	r2, [pc, #264]	@ (8001b60 <HAL_ADC_Start+0x16c>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d002      	beq.n	8001a62 <HAL_ADC_Start+0x6e>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	e000      	b.n	8001a64 <HAL_ADC_Start+0x70>
 8001a62:	4b40      	ldr	r3, [pc, #256]	@ (8001b64 <HAL_ADC_Start+0x170>)
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	6812      	ldr	r2, [r2, #0]
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d002      	beq.n	8001a72 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d105      	bne.n	8001a7e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a76:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a8a:	d106      	bne.n	8001a9a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a90:	f023 0206 	bic.w	r2, r3, #6
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	659a      	str	r2, [r3, #88]	@ 0x58
 8001a98:	e002      	b.n	8001aa0 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	221c      	movs	r2, #28
 8001aa6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a2a      	ldr	r2, [pc, #168]	@ (8001b60 <HAL_ADC_Start+0x16c>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d002      	beq.n	8001ac0 <HAL_ADC_Start+0xcc>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	e000      	b.n	8001ac2 <HAL_ADC_Start+0xce>
 8001ac0:	4b28      	ldr	r3, [pc, #160]	@ (8001b64 <HAL_ADC_Start+0x170>)
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	6812      	ldr	r2, [r2, #0]
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d008      	beq.n	8001adc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d005      	beq.n	8001adc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	2b05      	cmp	r3, #5
 8001ad4:	d002      	beq.n	8001adc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	2b09      	cmp	r3, #9
 8001ada:	d114      	bne.n	8001b06 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	68db      	ldr	r3, [r3, #12]
 8001ae2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d007      	beq.n	8001afa <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001aee:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001af2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff fded 	bl	80016de <LL_ADC_REG_StartConversion>
 8001b04:	e025      	b.n	8001b52 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b0a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a12      	ldr	r2, [pc, #72]	@ (8001b60 <HAL_ADC_Start+0x16c>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d002      	beq.n	8001b22 <HAL_ADC_Start+0x12e>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	e000      	b.n	8001b24 <HAL_ADC_Start+0x130>
 8001b22:	4b10      	ldr	r3, [pc, #64]	@ (8001b64 <HAL_ADC_Start+0x170>)
 8001b24:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	68db      	ldr	r3, [r3, #12]
 8001b2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d00f      	beq.n	8001b52 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b36:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b3a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	655a      	str	r2, [r3, #84]	@ 0x54
 8001b42:	e006      	b.n	8001b52 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2200      	movs	r2, #0
 8001b48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8001b4c:	e001      	b.n	8001b52 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001b4e:	2302      	movs	r3, #2
 8001b50:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001b52:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3718      	adds	r7, #24
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	50040300 	.word	0x50040300
 8001b60:	50040100 	.word	0x50040100
 8001b64:	50040000 	.word	0x50040000

08001b68 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b088      	sub	sp, #32
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
 8001b70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001b72:	4866      	ldr	r0, [pc, #408]	@ (8001d0c <HAL_ADC_PollForConversion+0x1a4>)
 8001b74:	f7ff fd22 	bl	80015bc <LL_ADC_GetMultimode>
 8001b78:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	695b      	ldr	r3, [r3, #20]
 8001b7e:	2b08      	cmp	r3, #8
 8001b80:	d102      	bne.n	8001b88 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001b82:	2308      	movs	r3, #8
 8001b84:	61fb      	str	r3, [r7, #28]
 8001b86:	e02a      	b.n	8001bde <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d005      	beq.n	8001b9a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	2b05      	cmp	r3, #5
 8001b92:	d002      	beq.n	8001b9a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	2b09      	cmp	r3, #9
 8001b98:	d111      	bne.n	8001bbe <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	f003 0301 	and.w	r3, r3, #1
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d007      	beq.n	8001bb8 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bac:	f043 0220 	orr.w	r2, r3, #32
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e0a4      	b.n	8001d02 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001bb8:	2304      	movs	r3, #4
 8001bba:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001bbc:	e00f      	b.n	8001bde <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001bbe:	4853      	ldr	r0, [pc, #332]	@ (8001d0c <HAL_ADC_PollForConversion+0x1a4>)
 8001bc0:	f7ff fd0a 	bl	80015d8 <LL_ADC_GetMultiDMATransfer>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d007      	beq.n	8001bda <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bce:	f043 0220 	orr.w	r2, r3, #32
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e093      	b.n	8001d02 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001bda:	2304      	movs	r3, #4
 8001bdc:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001bde:	f7ff fba5 	bl	800132c <HAL_GetTick>
 8001be2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001be4:	e021      	b.n	8001c2a <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bec:	d01d      	beq.n	8001c2a <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001bee:	f7ff fb9d 	bl	800132c <HAL_GetTick>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	683a      	ldr	r2, [r7, #0]
 8001bfa:	429a      	cmp	r2, r3
 8001bfc:	d302      	bcc.n	8001c04 <HAL_ADC_PollForConversion+0x9c>
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d112      	bne.n	8001c2a <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d10b      	bne.n	8001c2a <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c16:	f043 0204 	orr.w	r2, r3, #4
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2200      	movs	r2, #0
 8001c22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e06b      	b.n	8001d02 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	4013      	ands	r3, r2
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d0d6      	beq.n	8001be6 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c3c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff fc28 	bl	800149e <LL_ADC_REG_IsTriggerSourceSWStart>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d01c      	beq.n	8001c8e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	7e5b      	ldrb	r3, [r3, #25]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d118      	bne.n	8001c8e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f003 0308 	and.w	r3, r3, #8
 8001c66:	2b08      	cmp	r3, #8
 8001c68:	d111      	bne.n	8001c8e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c6e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d105      	bne.n	8001c8e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c86:	f043 0201 	orr.w	r2, r3, #1
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4a1f      	ldr	r2, [pc, #124]	@ (8001d10 <HAL_ADC_PollForConversion+0x1a8>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d002      	beq.n	8001c9e <HAL_ADC_PollForConversion+0x136>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	e000      	b.n	8001ca0 <HAL_ADC_PollForConversion+0x138>
 8001c9e:	4b1d      	ldr	r3, [pc, #116]	@ (8001d14 <HAL_ADC_PollForConversion+0x1ac>)
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	6812      	ldr	r2, [r2, #0]
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d008      	beq.n	8001cba <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d005      	beq.n	8001cba <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	2b05      	cmp	r3, #5
 8001cb2:	d002      	beq.n	8001cba <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	2b09      	cmp	r3, #9
 8001cb8:	d104      	bne.n	8001cc4 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	61bb      	str	r3, [r7, #24]
 8001cc2:	e00c      	b.n	8001cde <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a11      	ldr	r2, [pc, #68]	@ (8001d10 <HAL_ADC_PollForConversion+0x1a8>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d002      	beq.n	8001cd4 <HAL_ADC_PollForConversion+0x16c>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	e000      	b.n	8001cd6 <HAL_ADC_PollForConversion+0x16e>
 8001cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d14 <HAL_ADC_PollForConversion+0x1ac>)
 8001cd6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	2b08      	cmp	r3, #8
 8001ce2:	d104      	bne.n	8001cee <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2208      	movs	r2, #8
 8001cea:	601a      	str	r2, [r3, #0]
 8001cec:	e008      	b.n	8001d00 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d103      	bne.n	8001d00 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	220c      	movs	r2, #12
 8001cfe:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3720      	adds	r7, #32
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	50040300 	.word	0x50040300
 8001d10:	50040100 	.word	0x50040100
 8001d14:	50040000 	.word	0x50040000

08001d18 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
	...

08001d34 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b0b6      	sub	sp, #216	@ 0xd8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001d44:	2300      	movs	r3, #0
 8001d46:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d101      	bne.n	8001d56 <HAL_ADC_ConfigChannel+0x22>
 8001d52:	2302      	movs	r3, #2
 8001d54:	e3c9      	b.n	80024ea <HAL_ADC_ConfigChannel+0x7b6>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2201      	movs	r2, #1
 8001d5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7ff fccf 	bl	8001706 <LL_ADC_REG_IsConversionOngoing>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	f040 83aa 	bne.w	80024c4 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	2b05      	cmp	r3, #5
 8001d7e:	d824      	bhi.n	8001dca <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	3b02      	subs	r3, #2
 8001d86:	2b03      	cmp	r3, #3
 8001d88:	d81b      	bhi.n	8001dc2 <HAL_ADC_ConfigChannel+0x8e>
 8001d8a:	a201      	add	r2, pc, #4	@ (adr r2, 8001d90 <HAL_ADC_ConfigChannel+0x5c>)
 8001d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d90:	08001da1 	.word	0x08001da1
 8001d94:	08001da9 	.word	0x08001da9
 8001d98:	08001db1 	.word	0x08001db1
 8001d9c:	08001db9 	.word	0x08001db9
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001da0:	230c      	movs	r3, #12
 8001da2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001da6:	e010      	b.n	8001dca <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001da8:	2312      	movs	r3, #18
 8001daa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001dae:	e00c      	b.n	8001dca <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001db0:	2318      	movs	r3, #24
 8001db2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001db6:	e008      	b.n	8001dca <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001db8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001dbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001dc0:	e003      	b.n	8001dca <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001dc2:	2306      	movs	r3, #6
 8001dc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001dc8:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6818      	ldr	r0, [r3, #0]
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8001dd8:	f7ff fb74 	bl	80014c4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff fc90 	bl	8001706 <LL_ADC_REG_IsConversionOngoing>
 8001de6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7ff fc9c 	bl	800172c <LL_ADC_INJ_IsConversionOngoing>
 8001df4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001df8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	f040 81a4 	bne.w	800214a <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e02:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	f040 819f 	bne.w	800214a <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6818      	ldr	r0, [r3, #0]
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	6819      	ldr	r1, [r3, #0]
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	461a      	mov	r2, r3
 8001e1a:	f7ff fb7f 	bl	800151c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	695a      	ldr	r2, [r3, #20]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	08db      	lsrs	r3, r3, #3
 8001e2a:	f003 0303 	and.w	r3, r3, #3
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	691b      	ldr	r3, [r3, #16]
 8001e3c:	2b04      	cmp	r3, #4
 8001e3e:	d00a      	beq.n	8001e56 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6818      	ldr	r0, [r3, #0]
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	6919      	ldr	r1, [r3, #16]
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001e50:	f7ff fad0 	bl	80013f4 <LL_ADC_SetOffset>
 8001e54:	e179      	b.n	800214a <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7ff faed 	bl	800143c <LL_ADC_GetOffsetChannel>
 8001e62:	4603      	mov	r3, r0
 8001e64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d10a      	bne.n	8001e82 <HAL_ADC_ConfigChannel+0x14e>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	2100      	movs	r1, #0
 8001e72:	4618      	mov	r0, r3
 8001e74:	f7ff fae2 	bl	800143c <LL_ADC_GetOffsetChannel>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	0e9b      	lsrs	r3, r3, #26
 8001e7c:	f003 021f 	and.w	r2, r3, #31
 8001e80:	e01e      	b.n	8001ec0 <HAL_ADC_ConfigChannel+0x18c>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	2100      	movs	r1, #0
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7ff fad7 	bl	800143c <LL_ADC_GetOffsetChannel>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e94:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001e98:	fa93 f3a3 	rbit	r3, r3
 8001e9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001ea0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001ea4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001ea8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d101      	bne.n	8001eb4 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8001eb0:	2320      	movs	r3, #32
 8001eb2:	e004      	b.n	8001ebe <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8001eb4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001eb8:	fab3 f383 	clz	r3, r3
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d105      	bne.n	8001ed8 <HAL_ADC_ConfigChannel+0x1a4>
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	0e9b      	lsrs	r3, r3, #26
 8001ed2:	f003 031f 	and.w	r3, r3, #31
 8001ed6:	e018      	b.n	8001f0a <HAL_ADC_ConfigChannel+0x1d6>
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001ee4:	fa93 f3a3 	rbit	r3, r3
 8001ee8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8001eec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001ef0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8001ef4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d101      	bne.n	8001f00 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8001efc:	2320      	movs	r3, #32
 8001efe:	e004      	b.n	8001f0a <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8001f00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001f04:	fab3 f383 	clz	r3, r3
 8001f08:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d106      	bne.n	8001f1c <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	2200      	movs	r2, #0
 8001f14:	2100      	movs	r1, #0
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7ff faa6 	bl	8001468 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2101      	movs	r1, #1
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff fa8a 	bl	800143c <LL_ADC_GetOffsetChannel>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d10a      	bne.n	8001f48 <HAL_ADC_ConfigChannel+0x214>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	2101      	movs	r1, #1
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7ff fa7f 	bl	800143c <LL_ADC_GetOffsetChannel>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	0e9b      	lsrs	r3, r3, #26
 8001f42:	f003 021f 	and.w	r2, r3, #31
 8001f46:	e01e      	b.n	8001f86 <HAL_ADC_ConfigChannel+0x252>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	2101      	movs	r1, #1
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7ff fa74 	bl	800143c <LL_ADC_GetOffsetChannel>
 8001f54:	4603      	mov	r3, r0
 8001f56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001f5e:	fa93 f3a3 	rbit	r3, r3
 8001f62:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8001f66:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001f6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001f6e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d101      	bne.n	8001f7a <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8001f76:	2320      	movs	r3, #32
 8001f78:	e004      	b.n	8001f84 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8001f7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001f7e:	fab3 f383 	clz	r3, r3
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d105      	bne.n	8001f9e <HAL_ADC_ConfigChannel+0x26a>
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	0e9b      	lsrs	r3, r3, #26
 8001f98:	f003 031f 	and.w	r3, r3, #31
 8001f9c:	e018      	b.n	8001fd0 <HAL_ADC_ConfigChannel+0x29c>
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001faa:	fa93 f3a3 	rbit	r3, r3
 8001fae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8001fb2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001fb6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8001fba:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d101      	bne.n	8001fc6 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8001fc2:	2320      	movs	r3, #32
 8001fc4:	e004      	b.n	8001fd0 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8001fc6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001fca:	fab3 f383 	clz	r3, r3
 8001fce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d106      	bne.n	8001fe2 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	2101      	movs	r1, #1
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7ff fa43 	bl	8001468 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	2102      	movs	r1, #2
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f7ff fa27 	bl	800143c <LL_ADC_GetOffsetChannel>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d10a      	bne.n	800200e <HAL_ADC_ConfigChannel+0x2da>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2102      	movs	r1, #2
 8001ffe:	4618      	mov	r0, r3
 8002000:	f7ff fa1c 	bl	800143c <LL_ADC_GetOffsetChannel>
 8002004:	4603      	mov	r3, r0
 8002006:	0e9b      	lsrs	r3, r3, #26
 8002008:	f003 021f 	and.w	r2, r3, #31
 800200c:	e01e      	b.n	800204c <HAL_ADC_ConfigChannel+0x318>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2102      	movs	r1, #2
 8002014:	4618      	mov	r0, r3
 8002016:	f7ff fa11 	bl	800143c <LL_ADC_GetOffsetChannel>
 800201a:	4603      	mov	r3, r0
 800201c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002020:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002024:	fa93 f3a3 	rbit	r3, r3
 8002028:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800202c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002030:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002034:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002038:	2b00      	cmp	r3, #0
 800203a:	d101      	bne.n	8002040 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 800203c:	2320      	movs	r3, #32
 800203e:	e004      	b.n	800204a <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002040:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002044:	fab3 f383 	clz	r3, r3
 8002048:	b2db      	uxtb	r3, r3
 800204a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002054:	2b00      	cmp	r3, #0
 8002056:	d105      	bne.n	8002064 <HAL_ADC_ConfigChannel+0x330>
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	0e9b      	lsrs	r3, r3, #26
 800205e:	f003 031f 	and.w	r3, r3, #31
 8002062:	e014      	b.n	800208e <HAL_ADC_ConfigChannel+0x35a>
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800206a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800206c:	fa93 f3a3 	rbit	r3, r3
 8002070:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002072:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002074:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002078:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800207c:	2b00      	cmp	r3, #0
 800207e:	d101      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002080:	2320      	movs	r3, #32
 8002082:	e004      	b.n	800208e <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002084:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002088:	fab3 f383 	clz	r3, r3
 800208c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800208e:	429a      	cmp	r2, r3
 8002090:	d106      	bne.n	80020a0 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2200      	movs	r2, #0
 8002098:	2102      	movs	r1, #2
 800209a:	4618      	mov	r0, r3
 800209c:	f7ff f9e4 	bl	8001468 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2103      	movs	r1, #3
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff f9c8 	bl	800143c <LL_ADC_GetOffsetChannel>
 80020ac:	4603      	mov	r3, r0
 80020ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d10a      	bne.n	80020cc <HAL_ADC_ConfigChannel+0x398>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2103      	movs	r1, #3
 80020bc:	4618      	mov	r0, r3
 80020be:	f7ff f9bd 	bl	800143c <LL_ADC_GetOffsetChannel>
 80020c2:	4603      	mov	r3, r0
 80020c4:	0e9b      	lsrs	r3, r3, #26
 80020c6:	f003 021f 	and.w	r2, r3, #31
 80020ca:	e017      	b.n	80020fc <HAL_ADC_ConfigChannel+0x3c8>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2103      	movs	r1, #3
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7ff f9b2 	bl	800143c <LL_ADC_GetOffsetChannel>
 80020d8:	4603      	mov	r3, r0
 80020da:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80020de:	fa93 f3a3 	rbit	r3, r3
 80020e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80020e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80020e6:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80020e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80020ee:	2320      	movs	r3, #32
 80020f0:	e003      	b.n	80020fa <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80020f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80020f4:	fab3 f383 	clz	r3, r3
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002104:	2b00      	cmp	r3, #0
 8002106:	d105      	bne.n	8002114 <HAL_ADC_ConfigChannel+0x3e0>
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	0e9b      	lsrs	r3, r3, #26
 800210e:	f003 031f 	and.w	r3, r3, #31
 8002112:	e011      	b.n	8002138 <HAL_ADC_ConfigChannel+0x404>
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800211a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800211c:	fa93 f3a3 	rbit	r3, r3
 8002120:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002122:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002124:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002126:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002128:	2b00      	cmp	r3, #0
 800212a:	d101      	bne.n	8002130 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800212c:	2320      	movs	r3, #32
 800212e:	e003      	b.n	8002138 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002130:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002132:	fab3 f383 	clz	r3, r3
 8002136:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002138:	429a      	cmp	r2, r3
 800213a:	d106      	bne.n	800214a <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2200      	movs	r2, #0
 8002142:	2103      	movs	r1, #3
 8002144:	4618      	mov	r0, r3
 8002146:	f7ff f98f 	bl	8001468 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4618      	mov	r0, r3
 8002150:	f7ff fab2 	bl	80016b8 <LL_ADC_IsEnabled>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	f040 8140 	bne.w	80023dc <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6818      	ldr	r0, [r3, #0]
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	6819      	ldr	r1, [r3, #0]
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	461a      	mov	r2, r3
 800216a:	f7ff fa03 	bl	8001574 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	4a8f      	ldr	r2, [pc, #572]	@ (80023b0 <HAL_ADC_ConfigChannel+0x67c>)
 8002174:	4293      	cmp	r3, r2
 8002176:	f040 8131 	bne.w	80023dc <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002186:	2b00      	cmp	r3, #0
 8002188:	d10b      	bne.n	80021a2 <HAL_ADC_ConfigChannel+0x46e>
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	0e9b      	lsrs	r3, r3, #26
 8002190:	3301      	adds	r3, #1
 8002192:	f003 031f 	and.w	r3, r3, #31
 8002196:	2b09      	cmp	r3, #9
 8002198:	bf94      	ite	ls
 800219a:	2301      	movls	r3, #1
 800219c:	2300      	movhi	r3, #0
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	e019      	b.n	80021d6 <HAL_ADC_ConfigChannel+0x4a2>
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80021aa:	fa93 f3a3 	rbit	r3, r3
 80021ae:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80021b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80021b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d101      	bne.n	80021be <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 80021ba:	2320      	movs	r3, #32
 80021bc:	e003      	b.n	80021c6 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80021be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021c0:	fab3 f383 	clz	r3, r3
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	3301      	adds	r3, #1
 80021c8:	f003 031f 	and.w	r3, r3, #31
 80021cc:	2b09      	cmp	r3, #9
 80021ce:	bf94      	ite	ls
 80021d0:	2301      	movls	r3, #1
 80021d2:	2300      	movhi	r3, #0
 80021d4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d079      	beq.n	80022ce <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d107      	bne.n	80021f6 <HAL_ADC_ConfigChannel+0x4c2>
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	0e9b      	lsrs	r3, r3, #26
 80021ec:	3301      	adds	r3, #1
 80021ee:	069b      	lsls	r3, r3, #26
 80021f0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80021f4:	e015      	b.n	8002222 <HAL_ADC_ConfigChannel+0x4ee>
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80021fe:	fa93 f3a3 	rbit	r3, r3
 8002202:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002204:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002206:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002208:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800220a:	2b00      	cmp	r3, #0
 800220c:	d101      	bne.n	8002212 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800220e:	2320      	movs	r3, #32
 8002210:	e003      	b.n	800221a <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002212:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002214:	fab3 f383 	clz	r3, r3
 8002218:	b2db      	uxtb	r3, r3
 800221a:	3301      	adds	r3, #1
 800221c:	069b      	lsls	r3, r3, #26
 800221e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800222a:	2b00      	cmp	r3, #0
 800222c:	d109      	bne.n	8002242 <HAL_ADC_ConfigChannel+0x50e>
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	0e9b      	lsrs	r3, r3, #26
 8002234:	3301      	adds	r3, #1
 8002236:	f003 031f 	and.w	r3, r3, #31
 800223a:	2101      	movs	r1, #1
 800223c:	fa01 f303 	lsl.w	r3, r1, r3
 8002240:	e017      	b.n	8002272 <HAL_ADC_ConfigChannel+0x53e>
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002248:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800224a:	fa93 f3a3 	rbit	r3, r3
 800224e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002252:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002254:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002256:	2b00      	cmp	r3, #0
 8002258:	d101      	bne.n	800225e <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800225a:	2320      	movs	r3, #32
 800225c:	e003      	b.n	8002266 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 800225e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002260:	fab3 f383 	clz	r3, r3
 8002264:	b2db      	uxtb	r3, r3
 8002266:	3301      	adds	r3, #1
 8002268:	f003 031f 	and.w	r3, r3, #31
 800226c:	2101      	movs	r1, #1
 800226e:	fa01 f303 	lsl.w	r3, r1, r3
 8002272:	ea42 0103 	orr.w	r1, r2, r3
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800227e:	2b00      	cmp	r3, #0
 8002280:	d10a      	bne.n	8002298 <HAL_ADC_ConfigChannel+0x564>
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	0e9b      	lsrs	r3, r3, #26
 8002288:	3301      	adds	r3, #1
 800228a:	f003 021f 	and.w	r2, r3, #31
 800228e:	4613      	mov	r3, r2
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	4413      	add	r3, r2
 8002294:	051b      	lsls	r3, r3, #20
 8002296:	e018      	b.n	80022ca <HAL_ADC_ConfigChannel+0x596>
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022a0:	fa93 f3a3 	rbit	r3, r3
 80022a4:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80022a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80022aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d101      	bne.n	80022b4 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80022b0:	2320      	movs	r3, #32
 80022b2:	e003      	b.n	80022bc <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80022b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022b6:	fab3 f383 	clz	r3, r3
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	3301      	adds	r3, #1
 80022be:	f003 021f 	and.w	r2, r3, #31
 80022c2:	4613      	mov	r3, r2
 80022c4:	005b      	lsls	r3, r3, #1
 80022c6:	4413      	add	r3, r2
 80022c8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022ca:	430b      	orrs	r3, r1
 80022cc:	e081      	b.n	80023d2 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d107      	bne.n	80022ea <HAL_ADC_ConfigChannel+0x5b6>
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	0e9b      	lsrs	r3, r3, #26
 80022e0:	3301      	adds	r3, #1
 80022e2:	069b      	lsls	r3, r3, #26
 80022e4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80022e8:	e015      	b.n	8002316 <HAL_ADC_ConfigChannel+0x5e2>
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022f2:	fa93 f3a3 	rbit	r3, r3
 80022f6:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80022f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80022fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d101      	bne.n	8002306 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002302:	2320      	movs	r3, #32
 8002304:	e003      	b.n	800230e <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002308:	fab3 f383 	clz	r3, r3
 800230c:	b2db      	uxtb	r3, r3
 800230e:	3301      	adds	r3, #1
 8002310:	069b      	lsls	r3, r3, #26
 8002312:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800231e:	2b00      	cmp	r3, #0
 8002320:	d109      	bne.n	8002336 <HAL_ADC_ConfigChannel+0x602>
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	0e9b      	lsrs	r3, r3, #26
 8002328:	3301      	adds	r3, #1
 800232a:	f003 031f 	and.w	r3, r3, #31
 800232e:	2101      	movs	r1, #1
 8002330:	fa01 f303 	lsl.w	r3, r1, r3
 8002334:	e017      	b.n	8002366 <HAL_ADC_ConfigChannel+0x632>
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	fa93 f3a3 	rbit	r3, r3
 8002342:	61bb      	str	r3, [r7, #24]
  return result;
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002348:	6a3b      	ldr	r3, [r7, #32]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d101      	bne.n	8002352 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 800234e:	2320      	movs	r3, #32
 8002350:	e003      	b.n	800235a <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002352:	6a3b      	ldr	r3, [r7, #32]
 8002354:	fab3 f383 	clz	r3, r3
 8002358:	b2db      	uxtb	r3, r3
 800235a:	3301      	adds	r3, #1
 800235c:	f003 031f 	and.w	r3, r3, #31
 8002360:	2101      	movs	r1, #1
 8002362:	fa01 f303 	lsl.w	r3, r1, r3
 8002366:	ea42 0103 	orr.w	r1, r2, r3
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002372:	2b00      	cmp	r3, #0
 8002374:	d10d      	bne.n	8002392 <HAL_ADC_ConfigChannel+0x65e>
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	0e9b      	lsrs	r3, r3, #26
 800237c:	3301      	adds	r3, #1
 800237e:	f003 021f 	and.w	r2, r3, #31
 8002382:	4613      	mov	r3, r2
 8002384:	005b      	lsls	r3, r3, #1
 8002386:	4413      	add	r3, r2
 8002388:	3b1e      	subs	r3, #30
 800238a:	051b      	lsls	r3, r3, #20
 800238c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002390:	e01e      	b.n	80023d0 <HAL_ADC_ConfigChannel+0x69c>
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	fa93 f3a3 	rbit	r3, r3
 800239e:	60fb      	str	r3, [r7, #12]
  return result;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d104      	bne.n	80023b4 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80023aa:	2320      	movs	r3, #32
 80023ac:	e006      	b.n	80023bc <HAL_ADC_ConfigChannel+0x688>
 80023ae:	bf00      	nop
 80023b0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80023b4:	697b      	ldr	r3, [r7, #20]
 80023b6:	fab3 f383 	clz	r3, r3
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	3301      	adds	r3, #1
 80023be:	f003 021f 	and.w	r2, r3, #31
 80023c2:	4613      	mov	r3, r2
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	4413      	add	r3, r2
 80023c8:	3b1e      	subs	r3, #30
 80023ca:	051b      	lsls	r3, r3, #20
 80023cc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023d0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80023d2:	683a      	ldr	r2, [r7, #0]
 80023d4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023d6:	4619      	mov	r1, r3
 80023d8:	f7ff f8a0 	bl	800151c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	4b44      	ldr	r3, [pc, #272]	@ (80024f4 <HAL_ADC_ConfigChannel+0x7c0>)
 80023e2:	4013      	ands	r3, r2
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d07a      	beq.n	80024de <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80023e8:	4843      	ldr	r0, [pc, #268]	@ (80024f8 <HAL_ADC_ConfigChannel+0x7c4>)
 80023ea:	f7fe fff5 	bl	80013d8 <LL_ADC_GetCommonPathInternalCh>
 80023ee:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a41      	ldr	r2, [pc, #260]	@ (80024fc <HAL_ADC_ConfigChannel+0x7c8>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d12c      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80023fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002400:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d126      	bne.n	8002456 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a3c      	ldr	r2, [pc, #240]	@ (8002500 <HAL_ADC_ConfigChannel+0x7cc>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d004      	beq.n	800241c <HAL_ADC_ConfigChannel+0x6e8>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a3b      	ldr	r2, [pc, #236]	@ (8002504 <HAL_ADC_ConfigChannel+0x7d0>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d15d      	bne.n	80024d8 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800241c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002420:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002424:	4619      	mov	r1, r3
 8002426:	4834      	ldr	r0, [pc, #208]	@ (80024f8 <HAL_ADC_ConfigChannel+0x7c4>)
 8002428:	f7fe ffc3 	bl	80013b2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800242c:	4b36      	ldr	r3, [pc, #216]	@ (8002508 <HAL_ADC_ConfigChannel+0x7d4>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	099b      	lsrs	r3, r3, #6
 8002432:	4a36      	ldr	r2, [pc, #216]	@ (800250c <HAL_ADC_ConfigChannel+0x7d8>)
 8002434:	fba2 2303 	umull	r2, r3, r2, r3
 8002438:	099b      	lsrs	r3, r3, #6
 800243a:	1c5a      	adds	r2, r3, #1
 800243c:	4613      	mov	r3, r2
 800243e:	005b      	lsls	r3, r3, #1
 8002440:	4413      	add	r3, r2
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002446:	e002      	b.n	800244e <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	3b01      	subs	r3, #1
 800244c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d1f9      	bne.n	8002448 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002454:	e040      	b.n	80024d8 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a2d      	ldr	r2, [pc, #180]	@ (8002510 <HAL_ADC_ConfigChannel+0x7dc>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d118      	bne.n	8002492 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002460:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002464:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d112      	bne.n	8002492 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a23      	ldr	r2, [pc, #140]	@ (8002500 <HAL_ADC_ConfigChannel+0x7cc>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d004      	beq.n	8002480 <HAL_ADC_ConfigChannel+0x74c>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a22      	ldr	r2, [pc, #136]	@ (8002504 <HAL_ADC_ConfigChannel+0x7d0>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d12d      	bne.n	80024dc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002480:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002484:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002488:	4619      	mov	r1, r3
 800248a:	481b      	ldr	r0, [pc, #108]	@ (80024f8 <HAL_ADC_ConfigChannel+0x7c4>)
 800248c:	f7fe ff91 	bl	80013b2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002490:	e024      	b.n	80024dc <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a1f      	ldr	r2, [pc, #124]	@ (8002514 <HAL_ADC_ConfigChannel+0x7e0>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d120      	bne.n	80024de <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800249c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80024a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d11a      	bne.n	80024de <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a14      	ldr	r2, [pc, #80]	@ (8002500 <HAL_ADC_ConfigChannel+0x7cc>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d115      	bne.n	80024de <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80024b2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80024b6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80024ba:	4619      	mov	r1, r3
 80024bc:	480e      	ldr	r0, [pc, #56]	@ (80024f8 <HAL_ADC_ConfigChannel+0x7c4>)
 80024be:	f7fe ff78 	bl	80013b2 <LL_ADC_SetCommonPathInternalCh>
 80024c2:	e00c      	b.n	80024de <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024c8:	f043 0220 	orr.w	r2, r3, #32
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80024d6:	e002      	b.n	80024de <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80024d8:	bf00      	nop
 80024da:	e000      	b.n	80024de <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80024dc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80024e6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	37d8      	adds	r7, #216	@ 0xd8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	80080000 	.word	0x80080000
 80024f8:	50040300 	.word	0x50040300
 80024fc:	c7520000 	.word	0xc7520000
 8002500:	50040000 	.word	0x50040000
 8002504:	50040200 	.word	0x50040200
 8002508:	20000000 	.word	0x20000000
 800250c:	053e2d63 	.word	0x053e2d63
 8002510:	cb840000 	.word	0xcb840000
 8002514:	80000001 	.word	0x80000001

08002518 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002520:	2300      	movs	r3, #0
 8002522:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4618      	mov	r0, r3
 800252a:	f7ff f8c5 	bl	80016b8 <LL_ADC_IsEnabled>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d169      	bne.n	8002608 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	689a      	ldr	r2, [r3, #8]
 800253a:	4b36      	ldr	r3, [pc, #216]	@ (8002614 <ADC_Enable+0xfc>)
 800253c:	4013      	ands	r3, r2
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00d      	beq.n	800255e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002546:	f043 0210 	orr.w	r2, r3, #16
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002552:	f043 0201 	orr.w	r2, r3, #1
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e055      	b.n	800260a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4618      	mov	r0, r3
 8002564:	f7ff f894 	bl	8001690 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002568:	482b      	ldr	r0, [pc, #172]	@ (8002618 <ADC_Enable+0x100>)
 800256a:	f7fe ff35 	bl	80013d8 <LL_ADC_GetCommonPathInternalCh>
 800256e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002570:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002574:	2b00      	cmp	r3, #0
 8002576:	d013      	beq.n	80025a0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002578:	4b28      	ldr	r3, [pc, #160]	@ (800261c <ADC_Enable+0x104>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	099b      	lsrs	r3, r3, #6
 800257e:	4a28      	ldr	r2, [pc, #160]	@ (8002620 <ADC_Enable+0x108>)
 8002580:	fba2 2303 	umull	r2, r3, r2, r3
 8002584:	099b      	lsrs	r3, r3, #6
 8002586:	1c5a      	adds	r2, r3, #1
 8002588:	4613      	mov	r3, r2
 800258a:	005b      	lsls	r3, r3, #1
 800258c:	4413      	add	r3, r2
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002592:	e002      	b.n	800259a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	3b01      	subs	r3, #1
 8002598:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d1f9      	bne.n	8002594 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80025a0:	f7fe fec4 	bl	800132c <HAL_GetTick>
 80025a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80025a6:	e028      	b.n	80025fa <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7ff f883 	bl	80016b8 <LL_ADC_IsEnabled>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d104      	bne.n	80025c2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff f867 	bl	8001690 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80025c2:	f7fe feb3 	bl	800132c <HAL_GetTick>
 80025c6:	4602      	mov	r2, r0
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	2b02      	cmp	r3, #2
 80025ce:	d914      	bls.n	80025fa <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 0301 	and.w	r3, r3, #1
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d00d      	beq.n	80025fa <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025e2:	f043 0210 	orr.w	r2, r3, #16
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ee:	f043 0201 	orr.w	r2, r3, #1
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e007      	b.n	800260a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0301 	and.w	r3, r3, #1
 8002604:	2b01      	cmp	r3, #1
 8002606:	d1cf      	bne.n	80025a8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002608:	2300      	movs	r3, #0
}
 800260a:	4618      	mov	r0, r3
 800260c:	3710      	adds	r7, #16
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	8000003f 	.word	0x8000003f
 8002618:	50040300 	.word	0x50040300
 800261c:	20000000 	.word	0x20000000
 8002620:	053e2d63 	.word	0x053e2d63

08002624 <LL_ADC_IsEnabled>:
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	f003 0301 	and.w	r3, r3, #1
 8002634:	2b01      	cmp	r3, #1
 8002636:	d101      	bne.n	800263c <LL_ADC_IsEnabled+0x18>
 8002638:	2301      	movs	r3, #1
 800263a:	e000      	b.n	800263e <LL_ADC_IsEnabled+0x1a>
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr

0800264a <LL_ADC_REG_IsConversionOngoing>:
{
 800264a:	b480      	push	{r7}
 800264c:	b083      	sub	sp, #12
 800264e:	af00      	add	r7, sp, #0
 8002650:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	f003 0304 	and.w	r3, r3, #4
 800265a:	2b04      	cmp	r3, #4
 800265c:	d101      	bne.n	8002662 <LL_ADC_REG_IsConversionOngoing+0x18>
 800265e:	2301      	movs	r3, #1
 8002660:	e000      	b.n	8002664 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002670:	b590      	push	{r4, r7, lr}
 8002672:	b09f      	sub	sp, #124	@ 0x7c
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800267a:	2300      	movs	r3, #0
 800267c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002686:	2b01      	cmp	r3, #1
 8002688:	d101      	bne.n	800268e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800268a:	2302      	movs	r3, #2
 800268c:	e093      	b.n	80027b6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2201      	movs	r2, #1
 8002692:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002696:	2300      	movs	r3, #0
 8002698:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800269a:	2300      	movs	r3, #0
 800269c:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a47      	ldr	r2, [pc, #284]	@ (80027c0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d102      	bne.n	80026ae <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80026a8:	4b46      	ldr	r3, [pc, #280]	@ (80027c4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80026aa:	60bb      	str	r3, [r7, #8]
 80026ac:	e001      	b.n	80026b2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80026ae:	2300      	movs	r3, #0
 80026b0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d10b      	bne.n	80026d0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026bc:	f043 0220 	orr.w	r2, r3, #32
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e072      	b.n	80027b6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7ff ffb9 	bl	800264a <LL_ADC_REG_IsConversionOngoing>
 80026d8:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff ffb3 	bl	800264a <LL_ADC_REG_IsConversionOngoing>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d154      	bne.n	8002794 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80026ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d151      	bne.n	8002794 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80026f0:	4b35      	ldr	r3, [pc, #212]	@ (80027c8 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80026f2:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d02c      	beq.n	8002756 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80026fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	6859      	ldr	r1, [r3, #4]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800270e:	035b      	lsls	r3, r3, #13
 8002710:	430b      	orrs	r3, r1
 8002712:	431a      	orrs	r2, r3
 8002714:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002716:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002718:	4829      	ldr	r0, [pc, #164]	@ (80027c0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800271a:	f7ff ff83 	bl	8002624 <LL_ADC_IsEnabled>
 800271e:	4604      	mov	r4, r0
 8002720:	4828      	ldr	r0, [pc, #160]	@ (80027c4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002722:	f7ff ff7f 	bl	8002624 <LL_ADC_IsEnabled>
 8002726:	4603      	mov	r3, r0
 8002728:	431c      	orrs	r4, r3
 800272a:	4828      	ldr	r0, [pc, #160]	@ (80027cc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800272c:	f7ff ff7a 	bl	8002624 <LL_ADC_IsEnabled>
 8002730:	4603      	mov	r3, r0
 8002732:	4323      	orrs	r3, r4
 8002734:	2b00      	cmp	r3, #0
 8002736:	d137      	bne.n	80027a8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002738:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002740:	f023 030f 	bic.w	r3, r3, #15
 8002744:	683a      	ldr	r2, [r7, #0]
 8002746:	6811      	ldr	r1, [r2, #0]
 8002748:	683a      	ldr	r2, [r7, #0]
 800274a:	6892      	ldr	r2, [r2, #8]
 800274c:	430a      	orrs	r2, r1
 800274e:	431a      	orrs	r2, r3
 8002750:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002752:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002754:	e028      	b.n	80027a8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002756:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800275e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002760:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002762:	4817      	ldr	r0, [pc, #92]	@ (80027c0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002764:	f7ff ff5e 	bl	8002624 <LL_ADC_IsEnabled>
 8002768:	4604      	mov	r4, r0
 800276a:	4816      	ldr	r0, [pc, #88]	@ (80027c4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800276c:	f7ff ff5a 	bl	8002624 <LL_ADC_IsEnabled>
 8002770:	4603      	mov	r3, r0
 8002772:	431c      	orrs	r4, r3
 8002774:	4815      	ldr	r0, [pc, #84]	@ (80027cc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002776:	f7ff ff55 	bl	8002624 <LL_ADC_IsEnabled>
 800277a:	4603      	mov	r3, r0
 800277c:	4323      	orrs	r3, r4
 800277e:	2b00      	cmp	r3, #0
 8002780:	d112      	bne.n	80027a8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002782:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800278a:	f023 030f 	bic.w	r3, r3, #15
 800278e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002790:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002792:	e009      	b.n	80027a8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002798:	f043 0220 	orr.w	r2, r3, #32
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80027a6:	e000      	b.n	80027aa <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80027a8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80027b2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	377c      	adds	r7, #124	@ 0x7c
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd90      	pop	{r4, r7, pc}
 80027be:	bf00      	nop
 80027c0:	50040000 	.word	0x50040000
 80027c4:	50040100 	.word	0x50040100
 80027c8:	50040300 	.word	0x50040300
 80027cc:	50040200 	.word	0x50040200

080027d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f003 0307 	and.w	r3, r3, #7
 80027de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002814 <__NVIC_SetPriorityGrouping+0x44>)
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027e6:	68ba      	ldr	r2, [r7, #8]
 80027e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027ec:	4013      	ands	r3, r2
 80027ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002800:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002802:	4a04      	ldr	r2, [pc, #16]	@ (8002814 <__NVIC_SetPriorityGrouping+0x44>)
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	60d3      	str	r3, [r2, #12]
}
 8002808:	bf00      	nop
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr
 8002814:	e000ed00 	.word	0xe000ed00

08002818 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800281c:	4b04      	ldr	r3, [pc, #16]	@ (8002830 <__NVIC_GetPriorityGrouping+0x18>)
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	0a1b      	lsrs	r3, r3, #8
 8002822:	f003 0307 	and.w	r3, r3, #7
}
 8002826:	4618      	mov	r0, r3
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr
 8002830:	e000ed00 	.word	0xe000ed00

08002834 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	4603      	mov	r3, r0
 800283c:	6039      	str	r1, [r7, #0]
 800283e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002844:	2b00      	cmp	r3, #0
 8002846:	db0a      	blt.n	800285e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	b2da      	uxtb	r2, r3
 800284c:	490c      	ldr	r1, [pc, #48]	@ (8002880 <__NVIC_SetPriority+0x4c>)
 800284e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002852:	0112      	lsls	r2, r2, #4
 8002854:	b2d2      	uxtb	r2, r2
 8002856:	440b      	add	r3, r1
 8002858:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800285c:	e00a      	b.n	8002874 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	b2da      	uxtb	r2, r3
 8002862:	4908      	ldr	r1, [pc, #32]	@ (8002884 <__NVIC_SetPriority+0x50>)
 8002864:	79fb      	ldrb	r3, [r7, #7]
 8002866:	f003 030f 	and.w	r3, r3, #15
 800286a:	3b04      	subs	r3, #4
 800286c:	0112      	lsls	r2, r2, #4
 800286e:	b2d2      	uxtb	r2, r2
 8002870:	440b      	add	r3, r1
 8002872:	761a      	strb	r2, [r3, #24]
}
 8002874:	bf00      	nop
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr
 8002880:	e000e100 	.word	0xe000e100
 8002884:	e000ed00 	.word	0xe000ed00

08002888 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002888:	b480      	push	{r7}
 800288a:	b089      	sub	sp, #36	@ 0x24
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	f003 0307 	and.w	r3, r3, #7
 800289a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	f1c3 0307 	rsb	r3, r3, #7
 80028a2:	2b04      	cmp	r3, #4
 80028a4:	bf28      	it	cs
 80028a6:	2304      	movcs	r3, #4
 80028a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028aa:	69fb      	ldr	r3, [r7, #28]
 80028ac:	3304      	adds	r3, #4
 80028ae:	2b06      	cmp	r3, #6
 80028b0:	d902      	bls.n	80028b8 <NVIC_EncodePriority+0x30>
 80028b2:	69fb      	ldr	r3, [r7, #28]
 80028b4:	3b03      	subs	r3, #3
 80028b6:	e000      	b.n	80028ba <NVIC_EncodePriority+0x32>
 80028b8:	2300      	movs	r3, #0
 80028ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028bc:	f04f 32ff 	mov.w	r2, #4294967295
 80028c0:	69bb      	ldr	r3, [r7, #24]
 80028c2:	fa02 f303 	lsl.w	r3, r2, r3
 80028c6:	43da      	mvns	r2, r3
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	401a      	ands	r2, r3
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028d0:	f04f 31ff 	mov.w	r1, #4294967295
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	fa01 f303 	lsl.w	r3, r1, r3
 80028da:	43d9      	mvns	r1, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028e0:	4313      	orrs	r3, r2
         );
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3724      	adds	r7, #36	@ 0x24
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
	...

080028f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	3b01      	subs	r3, #1
 80028fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002900:	d301      	bcc.n	8002906 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002902:	2301      	movs	r3, #1
 8002904:	e00f      	b.n	8002926 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002906:	4a0a      	ldr	r2, [pc, #40]	@ (8002930 <SysTick_Config+0x40>)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	3b01      	subs	r3, #1
 800290c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800290e:	210f      	movs	r1, #15
 8002910:	f04f 30ff 	mov.w	r0, #4294967295
 8002914:	f7ff ff8e 	bl	8002834 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002918:	4b05      	ldr	r3, [pc, #20]	@ (8002930 <SysTick_Config+0x40>)
 800291a:	2200      	movs	r2, #0
 800291c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800291e:	4b04      	ldr	r3, [pc, #16]	@ (8002930 <SysTick_Config+0x40>)
 8002920:	2207      	movs	r2, #7
 8002922:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002924:	2300      	movs	r3, #0
}
 8002926:	4618      	mov	r0, r3
 8002928:	3708      	adds	r7, #8
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	e000e010 	.word	0xe000e010

08002934 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f7ff ff47 	bl	80027d0 <__NVIC_SetPriorityGrouping>
}
 8002942:	bf00      	nop
 8002944:	3708      	adds	r7, #8
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}

0800294a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800294a:	b580      	push	{r7, lr}
 800294c:	b086      	sub	sp, #24
 800294e:	af00      	add	r7, sp, #0
 8002950:	4603      	mov	r3, r0
 8002952:	60b9      	str	r1, [r7, #8]
 8002954:	607a      	str	r2, [r7, #4]
 8002956:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002958:	2300      	movs	r3, #0
 800295a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800295c:	f7ff ff5c 	bl	8002818 <__NVIC_GetPriorityGrouping>
 8002960:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	68b9      	ldr	r1, [r7, #8]
 8002966:	6978      	ldr	r0, [r7, #20]
 8002968:	f7ff ff8e 	bl	8002888 <NVIC_EncodePriority>
 800296c:	4602      	mov	r2, r0
 800296e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002972:	4611      	mov	r1, r2
 8002974:	4618      	mov	r0, r3
 8002976:	f7ff ff5d 	bl	8002834 <__NVIC_SetPriority>
}
 800297a:	bf00      	nop
 800297c:	3718      	adds	r7, #24
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}

08002982 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	b082      	sub	sp, #8
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f7ff ffb0 	bl	80028f0 <SysTick_Config>
 8002990:	4603      	mov	r3, r0
}
 8002992:	4618      	mov	r0, r3
 8002994:	3708      	adds	r7, #8
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
	...

0800299c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800299c:	b480      	push	{r7}
 800299e:	b087      	sub	sp, #28
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80029a6:	2300      	movs	r3, #0
 80029a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029aa:	e17f      	b.n	8002cac <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	2101      	movs	r1, #1
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	fa01 f303 	lsl.w	r3, r1, r3
 80029b8:	4013      	ands	r3, r2
 80029ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	f000 8171 	beq.w	8002ca6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f003 0303 	and.w	r3, r3, #3
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d005      	beq.n	80029dc <HAL_GPIO_Init+0x40>
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f003 0303 	and.w	r3, r3, #3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d130      	bne.n	8002a3e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	2203      	movs	r2, #3
 80029e8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ec:	43db      	mvns	r3, r3
 80029ee:	693a      	ldr	r2, [r7, #16]
 80029f0:	4013      	ands	r3, r2
 80029f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	68da      	ldr	r2, [r3, #12]
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002a00:	693a      	ldr	r2, [r7, #16]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	693a      	ldr	r2, [r7, #16]
 8002a0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a12:	2201      	movs	r2, #1
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1a:	43db      	mvns	r3, r3
 8002a1c:	693a      	ldr	r2, [r7, #16]
 8002a1e:	4013      	ands	r3, r2
 8002a20:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	091b      	lsrs	r3, r3, #4
 8002a28:	f003 0201 	and.w	r2, r3, #1
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	693a      	ldr	r2, [r7, #16]
 8002a3c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f003 0303 	and.w	r3, r3, #3
 8002a46:	2b03      	cmp	r3, #3
 8002a48:	d118      	bne.n	8002a7c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a4e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002a50:	2201      	movs	r2, #1
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	fa02 f303 	lsl.w	r3, r2, r3
 8002a58:	43db      	mvns	r3, r3
 8002a5a:	693a      	ldr	r2, [r7, #16]
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	08db      	lsrs	r3, r3, #3
 8002a66:	f003 0201 	and.w	r2, r3, #1
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	693a      	ldr	r2, [r7, #16]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	693a      	ldr	r2, [r7, #16]
 8002a7a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f003 0303 	and.w	r3, r3, #3
 8002a84:	2b03      	cmp	r3, #3
 8002a86:	d017      	beq.n	8002ab8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	2203      	movs	r2, #3
 8002a94:	fa02 f303 	lsl.w	r3, r2, r3
 8002a98:	43db      	mvns	r3, r3
 8002a9a:	693a      	ldr	r2, [r7, #16]
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	689a      	ldr	r2, [r3, #8]
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	005b      	lsls	r3, r3, #1
 8002aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f003 0303 	and.w	r3, r3, #3
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d123      	bne.n	8002b0c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	08da      	lsrs	r2, r3, #3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	3208      	adds	r2, #8
 8002acc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ad0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	f003 0307 	and.w	r3, r3, #7
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	220f      	movs	r2, #15
 8002adc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae0:	43db      	mvns	r3, r3
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	691a      	ldr	r2, [r3, #16]
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	f003 0307 	and.w	r3, r3, #7
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	fa02 f303 	lsl.w	r3, r2, r3
 8002af8:	693a      	ldr	r2, [r7, #16]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	08da      	lsrs	r2, r3, #3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	3208      	adds	r2, #8
 8002b06:	6939      	ldr	r1, [r7, #16]
 8002b08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	2203      	movs	r2, #3
 8002b18:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	4013      	ands	r3, r2
 8002b22:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f003 0203 	and.w	r2, r3, #3
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	005b      	lsls	r3, r3, #1
 8002b30:	fa02 f303 	lsl.w	r3, r2, r3
 8002b34:	693a      	ldr	r2, [r7, #16]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	f000 80ac 	beq.w	8002ca6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b4e:	4b5f      	ldr	r3, [pc, #380]	@ (8002ccc <HAL_GPIO_Init+0x330>)
 8002b50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b52:	4a5e      	ldr	r2, [pc, #376]	@ (8002ccc <HAL_GPIO_Init+0x330>)
 8002b54:	f043 0301 	orr.w	r3, r3, #1
 8002b58:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b5a:	4b5c      	ldr	r3, [pc, #368]	@ (8002ccc <HAL_GPIO_Init+0x330>)
 8002b5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b5e:	f003 0301 	and.w	r3, r3, #1
 8002b62:	60bb      	str	r3, [r7, #8]
 8002b64:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002b66:	4a5a      	ldr	r2, [pc, #360]	@ (8002cd0 <HAL_GPIO_Init+0x334>)
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	089b      	lsrs	r3, r3, #2
 8002b6c:	3302      	adds	r3, #2
 8002b6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b72:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	f003 0303 	and.w	r3, r3, #3
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	220f      	movs	r2, #15
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	43db      	mvns	r3, r3
 8002b84:	693a      	ldr	r2, [r7, #16]
 8002b86:	4013      	ands	r3, r2
 8002b88:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002b90:	d025      	beq.n	8002bde <HAL_GPIO_Init+0x242>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a4f      	ldr	r2, [pc, #316]	@ (8002cd4 <HAL_GPIO_Init+0x338>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d01f      	beq.n	8002bda <HAL_GPIO_Init+0x23e>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a4e      	ldr	r2, [pc, #312]	@ (8002cd8 <HAL_GPIO_Init+0x33c>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d019      	beq.n	8002bd6 <HAL_GPIO_Init+0x23a>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a4d      	ldr	r2, [pc, #308]	@ (8002cdc <HAL_GPIO_Init+0x340>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d013      	beq.n	8002bd2 <HAL_GPIO_Init+0x236>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a4c      	ldr	r2, [pc, #304]	@ (8002ce0 <HAL_GPIO_Init+0x344>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d00d      	beq.n	8002bce <HAL_GPIO_Init+0x232>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a4b      	ldr	r2, [pc, #300]	@ (8002ce4 <HAL_GPIO_Init+0x348>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d007      	beq.n	8002bca <HAL_GPIO_Init+0x22e>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a4a      	ldr	r2, [pc, #296]	@ (8002ce8 <HAL_GPIO_Init+0x34c>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d101      	bne.n	8002bc6 <HAL_GPIO_Init+0x22a>
 8002bc2:	2306      	movs	r3, #6
 8002bc4:	e00c      	b.n	8002be0 <HAL_GPIO_Init+0x244>
 8002bc6:	2307      	movs	r3, #7
 8002bc8:	e00a      	b.n	8002be0 <HAL_GPIO_Init+0x244>
 8002bca:	2305      	movs	r3, #5
 8002bcc:	e008      	b.n	8002be0 <HAL_GPIO_Init+0x244>
 8002bce:	2304      	movs	r3, #4
 8002bd0:	e006      	b.n	8002be0 <HAL_GPIO_Init+0x244>
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e004      	b.n	8002be0 <HAL_GPIO_Init+0x244>
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	e002      	b.n	8002be0 <HAL_GPIO_Init+0x244>
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e000      	b.n	8002be0 <HAL_GPIO_Init+0x244>
 8002bde:	2300      	movs	r3, #0
 8002be0:	697a      	ldr	r2, [r7, #20]
 8002be2:	f002 0203 	and.w	r2, r2, #3
 8002be6:	0092      	lsls	r2, r2, #2
 8002be8:	4093      	lsls	r3, r2
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002bf0:	4937      	ldr	r1, [pc, #220]	@ (8002cd0 <HAL_GPIO_Init+0x334>)
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	089b      	lsrs	r3, r3, #2
 8002bf6:	3302      	adds	r3, #2
 8002bf8:	693a      	ldr	r2, [r7, #16]
 8002bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002bfe:	4b3b      	ldr	r3, [pc, #236]	@ (8002cec <HAL_GPIO_Init+0x350>)
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	43db      	mvns	r3, r3
 8002c08:	693a      	ldr	r2, [r7, #16]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d003      	beq.n	8002c22 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002c1a:	693a      	ldr	r2, [r7, #16]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c22:	4a32      	ldr	r2, [pc, #200]	@ (8002cec <HAL_GPIO_Init+0x350>)
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002c28:	4b30      	ldr	r3, [pc, #192]	@ (8002cec <HAL_GPIO_Init+0x350>)
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	43db      	mvns	r3, r3
 8002c32:	693a      	ldr	r2, [r7, #16]
 8002c34:	4013      	ands	r3, r2
 8002c36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d003      	beq.n	8002c4c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002c44:	693a      	ldr	r2, [r7, #16]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c4c:	4a27      	ldr	r2, [pc, #156]	@ (8002cec <HAL_GPIO_Init+0x350>)
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002c52:	4b26      	ldr	r3, [pc, #152]	@ (8002cec <HAL_GPIO_Init+0x350>)
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	43db      	mvns	r3, r3
 8002c5c:	693a      	ldr	r2, [r7, #16]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d003      	beq.n	8002c76 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002c6e:	693a      	ldr	r2, [r7, #16]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002c76:	4a1d      	ldr	r2, [pc, #116]	@ (8002cec <HAL_GPIO_Init+0x350>)
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002c7c:	4b1b      	ldr	r3, [pc, #108]	@ (8002cec <HAL_GPIO_Init+0x350>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	43db      	mvns	r3, r3
 8002c86:	693a      	ldr	r2, [r7, #16]
 8002c88:	4013      	ands	r3, r2
 8002c8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d003      	beq.n	8002ca0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002c98:	693a      	ldr	r2, [r7, #16]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002ca0:	4a12      	ldr	r2, [pc, #72]	@ (8002cec <HAL_GPIO_Init+0x350>)
 8002ca2:	693b      	ldr	r3, [r7, #16]
 8002ca4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	3301      	adds	r3, #1
 8002caa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	f47f ae78 	bne.w	80029ac <HAL_GPIO_Init+0x10>
  }
}
 8002cbc:	bf00      	nop
 8002cbe:	bf00      	nop
 8002cc0:	371c      	adds	r7, #28
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	40010000 	.word	0x40010000
 8002cd4:	48000400 	.word	0x48000400
 8002cd8:	48000800 	.word	0x48000800
 8002cdc:	48000c00 	.word	0x48000c00
 8002ce0:	48001000 	.word	0x48001000
 8002ce4:	48001400 	.word	0x48001400
 8002ce8:	48001800 	.word	0x48001800
 8002cec:	40010400 	.word	0x40010400

08002cf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	460b      	mov	r3, r1
 8002cfa:	807b      	strh	r3, [r7, #2]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d00:	787b      	ldrb	r3, [r7, #1]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d003      	beq.n	8002d0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d06:	887a      	ldrh	r2, [r7, #2]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d0c:	e002      	b.n	8002d14 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d0e:	887a      	ldrh	r2, [r7, #2]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002d14:	bf00      	nop
 8002d16:	370c      	adds	r7, #12
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002d24:	4b04      	ldr	r3, [pc, #16]	@ (8002d38 <HAL_PWREx_GetVoltageRange+0x18>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	40007000 	.word	0x40007000

08002d3c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d4a:	d130      	bne.n	8002dae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d4c:	4b23      	ldr	r3, [pc, #140]	@ (8002ddc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002d54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d58:	d038      	beq.n	8002dcc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d5a:	4b20      	ldr	r3, [pc, #128]	@ (8002ddc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002d62:	4a1e      	ldr	r2, [pc, #120]	@ (8002ddc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d64:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d68:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002d6a:	4b1d      	ldr	r3, [pc, #116]	@ (8002de0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2232      	movs	r2, #50	@ 0x32
 8002d70:	fb02 f303 	mul.w	r3, r2, r3
 8002d74:	4a1b      	ldr	r2, [pc, #108]	@ (8002de4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002d76:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7a:	0c9b      	lsrs	r3, r3, #18
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d80:	e002      	b.n	8002d88 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	3b01      	subs	r3, #1
 8002d86:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d88:	4b14      	ldr	r3, [pc, #80]	@ (8002ddc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d8a:	695b      	ldr	r3, [r3, #20]
 8002d8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d94:	d102      	bne.n	8002d9c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d1f2      	bne.n	8002d82 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002ddc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d9e:	695b      	ldr	r3, [r3, #20]
 8002da0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002da4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002da8:	d110      	bne.n	8002dcc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e00f      	b.n	8002dce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002dae:	4b0b      	ldr	r3, [pc, #44]	@ (8002ddc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002db6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dba:	d007      	beq.n	8002dcc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002dbc:	4b07      	ldr	r3, [pc, #28]	@ (8002ddc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002dc4:	4a05      	ldr	r2, [pc, #20]	@ (8002ddc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002dca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3714      	adds	r7, #20
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	40007000 	.word	0x40007000
 8002de0:	20000000 	.word	0x20000000
 8002de4:	431bde83 	.word	0x431bde83

08002de8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b088      	sub	sp, #32
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d101      	bne.n	8002dfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e3ca      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002dfa:	4b97      	ldr	r3, [pc, #604]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 030c 	and.w	r3, r3, #12
 8002e02:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e04:	4b94      	ldr	r3, [pc, #592]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	f003 0303 	and.w	r3, r3, #3
 8002e0c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0310 	and.w	r3, r3, #16
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	f000 80e4 	beq.w	8002fe4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002e1c:	69bb      	ldr	r3, [r7, #24]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d007      	beq.n	8002e32 <HAL_RCC_OscConfig+0x4a>
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	2b0c      	cmp	r3, #12
 8002e26:	f040 808b 	bne.w	8002f40 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	f040 8087 	bne.w	8002f40 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e32:	4b89      	ldr	r3, [pc, #548]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0302 	and.w	r3, r3, #2
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d005      	beq.n	8002e4a <HAL_RCC_OscConfig+0x62>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e3a2      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a1a      	ldr	r2, [r3, #32]
 8002e4e:	4b82      	ldr	r3, [pc, #520]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f003 0308 	and.w	r3, r3, #8
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d004      	beq.n	8002e64 <HAL_RCC_OscConfig+0x7c>
 8002e5a:	4b7f      	ldr	r3, [pc, #508]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e62:	e005      	b.n	8002e70 <HAL_RCC_OscConfig+0x88>
 8002e64:	4b7c      	ldr	r3, [pc, #496]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002e66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e6a:	091b      	lsrs	r3, r3, #4
 8002e6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d223      	bcs.n	8002ebc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a1b      	ldr	r3, [r3, #32]
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f000 fd55 	bl	8003928 <RCC_SetFlashLatencyFromMSIRange>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e383      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e88:	4b73      	ldr	r3, [pc, #460]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a72      	ldr	r2, [pc, #456]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002e8e:	f043 0308 	orr.w	r3, r3, #8
 8002e92:	6013      	str	r3, [r2, #0]
 8002e94:	4b70      	ldr	r3, [pc, #448]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a1b      	ldr	r3, [r3, #32]
 8002ea0:	496d      	ldr	r1, [pc, #436]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ea6:	4b6c      	ldr	r3, [pc, #432]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	69db      	ldr	r3, [r3, #28]
 8002eb2:	021b      	lsls	r3, r3, #8
 8002eb4:	4968      	ldr	r1, [pc, #416]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	604b      	str	r3, [r1, #4]
 8002eba:	e025      	b.n	8002f08 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ebc:	4b66      	ldr	r3, [pc, #408]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a65      	ldr	r2, [pc, #404]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002ec2:	f043 0308 	orr.w	r3, r3, #8
 8002ec6:	6013      	str	r3, [r2, #0]
 8002ec8:	4b63      	ldr	r3, [pc, #396]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a1b      	ldr	r3, [r3, #32]
 8002ed4:	4960      	ldr	r1, [pc, #384]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002eda:	4b5f      	ldr	r3, [pc, #380]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	69db      	ldr	r3, [r3, #28]
 8002ee6:	021b      	lsls	r3, r3, #8
 8002ee8:	495b      	ldr	r1, [pc, #364]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002eea:	4313      	orrs	r3, r2
 8002eec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d109      	bne.n	8002f08 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6a1b      	ldr	r3, [r3, #32]
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f000 fd15 	bl	8003928 <RCC_SetFlashLatencyFromMSIRange>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d001      	beq.n	8002f08 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e343      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f08:	f000 fc4a 	bl	80037a0 <HAL_RCC_GetSysClockFreq>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	4b52      	ldr	r3, [pc, #328]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	091b      	lsrs	r3, r3, #4
 8002f14:	f003 030f 	and.w	r3, r3, #15
 8002f18:	4950      	ldr	r1, [pc, #320]	@ (800305c <HAL_RCC_OscConfig+0x274>)
 8002f1a:	5ccb      	ldrb	r3, [r1, r3]
 8002f1c:	f003 031f 	and.w	r3, r3, #31
 8002f20:	fa22 f303 	lsr.w	r3, r2, r3
 8002f24:	4a4e      	ldr	r2, [pc, #312]	@ (8003060 <HAL_RCC_OscConfig+0x278>)
 8002f26:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002f28:	4b4e      	ldr	r3, [pc, #312]	@ (8003064 <HAL_RCC_OscConfig+0x27c>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7fe f9ad 	bl	800128c <HAL_InitTick>
 8002f32:	4603      	mov	r3, r0
 8002f34:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d052      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002f3c:	7bfb      	ldrb	r3, [r7, #15]
 8002f3e:	e327      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	699b      	ldr	r3, [r3, #24]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d032      	beq.n	8002fae <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002f48:	4b43      	ldr	r3, [pc, #268]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a42      	ldr	r2, [pc, #264]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002f4e:	f043 0301 	orr.w	r3, r3, #1
 8002f52:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002f54:	f7fe f9ea 	bl	800132c <HAL_GetTick>
 8002f58:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f5c:	f7fe f9e6 	bl	800132c <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e310      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f6e:	4b3a      	ldr	r3, [pc, #232]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d0f0      	beq.n	8002f5c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f7a:	4b37      	ldr	r3, [pc, #220]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a36      	ldr	r2, [pc, #216]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002f80:	f043 0308 	orr.w	r3, r3, #8
 8002f84:	6013      	str	r3, [r2, #0]
 8002f86:	4b34      	ldr	r3, [pc, #208]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a1b      	ldr	r3, [r3, #32]
 8002f92:	4931      	ldr	r1, [pc, #196]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002f94:	4313      	orrs	r3, r2
 8002f96:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f98:	4b2f      	ldr	r3, [pc, #188]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	69db      	ldr	r3, [r3, #28]
 8002fa4:	021b      	lsls	r3, r3, #8
 8002fa6:	492c      	ldr	r1, [pc, #176]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	604b      	str	r3, [r1, #4]
 8002fac:	e01a      	b.n	8002fe4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002fae:	4b2a      	ldr	r3, [pc, #168]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a29      	ldr	r2, [pc, #164]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002fb4:	f023 0301 	bic.w	r3, r3, #1
 8002fb8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002fba:	f7fe f9b7 	bl	800132c <HAL_GetTick>
 8002fbe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002fc0:	e008      	b.n	8002fd4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002fc2:	f7fe f9b3 	bl	800132c <HAL_GetTick>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	d901      	bls.n	8002fd4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e2dd      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002fd4:	4b20      	ldr	r3, [pc, #128]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0302 	and.w	r3, r3, #2
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d1f0      	bne.n	8002fc2 <HAL_RCC_OscConfig+0x1da>
 8002fe0:	e000      	b.n	8002fe4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002fe2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0301 	and.w	r3, r3, #1
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d074      	beq.n	80030da <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002ff0:	69bb      	ldr	r3, [r7, #24]
 8002ff2:	2b08      	cmp	r3, #8
 8002ff4:	d005      	beq.n	8003002 <HAL_RCC_OscConfig+0x21a>
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	2b0c      	cmp	r3, #12
 8002ffa:	d10e      	bne.n	800301a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	2b03      	cmp	r3, #3
 8003000:	d10b      	bne.n	800301a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003002:	4b15      	ldr	r3, [pc, #84]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d064      	beq.n	80030d8 <HAL_RCC_OscConfig+0x2f0>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d160      	bne.n	80030d8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e2ba      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003022:	d106      	bne.n	8003032 <HAL_RCC_OscConfig+0x24a>
 8003024:	4b0c      	ldr	r3, [pc, #48]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a0b      	ldr	r2, [pc, #44]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 800302a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800302e:	6013      	str	r3, [r2, #0]
 8003030:	e026      	b.n	8003080 <HAL_RCC_OscConfig+0x298>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800303a:	d115      	bne.n	8003068 <HAL_RCC_OscConfig+0x280>
 800303c:	4b06      	ldr	r3, [pc, #24]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a05      	ldr	r2, [pc, #20]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 8003042:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003046:	6013      	str	r3, [r2, #0]
 8003048:	4b03      	ldr	r3, [pc, #12]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a02      	ldr	r2, [pc, #8]	@ (8003058 <HAL_RCC_OscConfig+0x270>)
 800304e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003052:	6013      	str	r3, [r2, #0]
 8003054:	e014      	b.n	8003080 <HAL_RCC_OscConfig+0x298>
 8003056:	bf00      	nop
 8003058:	40021000 	.word	0x40021000
 800305c:	0800638c 	.word	0x0800638c
 8003060:	20000000 	.word	0x20000000
 8003064:	20000004 	.word	0x20000004
 8003068:	4ba0      	ldr	r3, [pc, #640]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a9f      	ldr	r2, [pc, #636]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 800306e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003072:	6013      	str	r3, [r2, #0]
 8003074:	4b9d      	ldr	r3, [pc, #628]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a9c      	ldr	r2, [pc, #624]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 800307a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800307e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d013      	beq.n	80030b0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003088:	f7fe f950 	bl	800132c <HAL_GetTick>
 800308c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800308e:	e008      	b.n	80030a2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003090:	f7fe f94c 	bl	800132c <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	2b64      	cmp	r3, #100	@ 0x64
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e276      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030a2:	4b92      	ldr	r3, [pc, #584]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d0f0      	beq.n	8003090 <HAL_RCC_OscConfig+0x2a8>
 80030ae:	e014      	b.n	80030da <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030b0:	f7fe f93c 	bl	800132c <HAL_GetTick>
 80030b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80030b6:	e008      	b.n	80030ca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030b8:	f7fe f938 	bl	800132c <HAL_GetTick>
 80030bc:	4602      	mov	r2, r0
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	1ad3      	subs	r3, r2, r3
 80030c2:	2b64      	cmp	r3, #100	@ 0x64
 80030c4:	d901      	bls.n	80030ca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80030c6:	2303      	movs	r3, #3
 80030c8:	e262      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80030ca:	4b88      	ldr	r3, [pc, #544]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d1f0      	bne.n	80030b8 <HAL_RCC_OscConfig+0x2d0>
 80030d6:	e000      	b.n	80030da <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0302 	and.w	r3, r3, #2
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d060      	beq.n	80031a8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	2b04      	cmp	r3, #4
 80030ea:	d005      	beq.n	80030f8 <HAL_RCC_OscConfig+0x310>
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	2b0c      	cmp	r3, #12
 80030f0:	d119      	bne.n	8003126 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80030f2:	697b      	ldr	r3, [r7, #20]
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d116      	bne.n	8003126 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030f8:	4b7c      	ldr	r3, [pc, #496]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003100:	2b00      	cmp	r3, #0
 8003102:	d005      	beq.n	8003110 <HAL_RCC_OscConfig+0x328>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d101      	bne.n	8003110 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e23f      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003110:	4b76      	ldr	r3, [pc, #472]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	691b      	ldr	r3, [r3, #16]
 800311c:	061b      	lsls	r3, r3, #24
 800311e:	4973      	ldr	r1, [pc, #460]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 8003120:	4313      	orrs	r3, r2
 8003122:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003124:	e040      	b.n	80031a8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d023      	beq.n	8003176 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800312e:	4b6f      	ldr	r3, [pc, #444]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a6e      	ldr	r2, [pc, #440]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 8003134:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003138:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800313a:	f7fe f8f7 	bl	800132c <HAL_GetTick>
 800313e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003140:	e008      	b.n	8003154 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003142:	f7fe f8f3 	bl	800132c <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d901      	bls.n	8003154 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	e21d      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003154:	4b65      	ldr	r3, [pc, #404]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800315c:	2b00      	cmp	r3, #0
 800315e:	d0f0      	beq.n	8003142 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003160:	4b62      	ldr	r3, [pc, #392]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	061b      	lsls	r3, r3, #24
 800316e:	495f      	ldr	r1, [pc, #380]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 8003170:	4313      	orrs	r3, r2
 8003172:	604b      	str	r3, [r1, #4]
 8003174:	e018      	b.n	80031a8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003176:	4b5d      	ldr	r3, [pc, #372]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a5c      	ldr	r2, [pc, #368]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 800317c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003180:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003182:	f7fe f8d3 	bl	800132c <HAL_GetTick>
 8003186:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003188:	e008      	b.n	800319c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800318a:	f7fe f8cf 	bl	800132c <HAL_GetTick>
 800318e:	4602      	mov	r2, r0
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	2b02      	cmp	r3, #2
 8003196:	d901      	bls.n	800319c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003198:	2303      	movs	r3, #3
 800319a:	e1f9      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800319c:	4b53      	ldr	r3, [pc, #332]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d1f0      	bne.n	800318a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0308 	and.w	r3, r3, #8
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d03c      	beq.n	800322e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	695b      	ldr	r3, [r3, #20]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d01c      	beq.n	80031f6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031bc:	4b4b      	ldr	r3, [pc, #300]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 80031be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031c2:	4a4a      	ldr	r2, [pc, #296]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 80031c4:	f043 0301 	orr.w	r3, r3, #1
 80031c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031cc:	f7fe f8ae 	bl	800132c <HAL_GetTick>
 80031d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031d2:	e008      	b.n	80031e6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031d4:	f7fe f8aa 	bl	800132c <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e1d4      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031e6:	4b41      	ldr	r3, [pc, #260]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 80031e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031ec:	f003 0302 	and.w	r3, r3, #2
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d0ef      	beq.n	80031d4 <HAL_RCC_OscConfig+0x3ec>
 80031f4:	e01b      	b.n	800322e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031f6:	4b3d      	ldr	r3, [pc, #244]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 80031f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031fc:	4a3b      	ldr	r2, [pc, #236]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 80031fe:	f023 0301 	bic.w	r3, r3, #1
 8003202:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003206:	f7fe f891 	bl	800132c <HAL_GetTick>
 800320a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800320c:	e008      	b.n	8003220 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800320e:	f7fe f88d 	bl	800132c <HAL_GetTick>
 8003212:	4602      	mov	r2, r0
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	2b02      	cmp	r3, #2
 800321a:	d901      	bls.n	8003220 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e1b7      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003220:	4b32      	ldr	r3, [pc, #200]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 8003222:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b00      	cmp	r3, #0
 800322c:	d1ef      	bne.n	800320e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0304 	and.w	r3, r3, #4
 8003236:	2b00      	cmp	r3, #0
 8003238:	f000 80a6 	beq.w	8003388 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800323c:	2300      	movs	r3, #0
 800323e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003240:	4b2a      	ldr	r3, [pc, #168]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 8003242:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003244:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d10d      	bne.n	8003268 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800324c:	4b27      	ldr	r3, [pc, #156]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 800324e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003250:	4a26      	ldr	r2, [pc, #152]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 8003252:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003256:	6593      	str	r3, [r2, #88]	@ 0x58
 8003258:	4b24      	ldr	r3, [pc, #144]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 800325a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800325c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003260:	60bb      	str	r3, [r7, #8]
 8003262:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003264:	2301      	movs	r3, #1
 8003266:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003268:	4b21      	ldr	r3, [pc, #132]	@ (80032f0 <HAL_RCC_OscConfig+0x508>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003270:	2b00      	cmp	r3, #0
 8003272:	d118      	bne.n	80032a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003274:	4b1e      	ldr	r3, [pc, #120]	@ (80032f0 <HAL_RCC_OscConfig+0x508>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a1d      	ldr	r2, [pc, #116]	@ (80032f0 <HAL_RCC_OscConfig+0x508>)
 800327a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800327e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003280:	f7fe f854 	bl	800132c <HAL_GetTick>
 8003284:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003286:	e008      	b.n	800329a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003288:	f7fe f850 	bl	800132c <HAL_GetTick>
 800328c:	4602      	mov	r2, r0
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	2b02      	cmp	r3, #2
 8003294:	d901      	bls.n	800329a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003296:	2303      	movs	r3, #3
 8003298:	e17a      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800329a:	4b15      	ldr	r3, [pc, #84]	@ (80032f0 <HAL_RCC_OscConfig+0x508>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d0f0      	beq.n	8003288 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d108      	bne.n	80032c0 <HAL_RCC_OscConfig+0x4d8>
 80032ae:	4b0f      	ldr	r3, [pc, #60]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 80032b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032b4:	4a0d      	ldr	r2, [pc, #52]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 80032b6:	f043 0301 	orr.w	r3, r3, #1
 80032ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032be:	e029      	b.n	8003314 <HAL_RCC_OscConfig+0x52c>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	2b05      	cmp	r3, #5
 80032c6:	d115      	bne.n	80032f4 <HAL_RCC_OscConfig+0x50c>
 80032c8:	4b08      	ldr	r3, [pc, #32]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 80032ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032ce:	4a07      	ldr	r2, [pc, #28]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 80032d0:	f043 0304 	orr.w	r3, r3, #4
 80032d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032d8:	4b04      	ldr	r3, [pc, #16]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 80032da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032de:	4a03      	ldr	r2, [pc, #12]	@ (80032ec <HAL_RCC_OscConfig+0x504>)
 80032e0:	f043 0301 	orr.w	r3, r3, #1
 80032e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032e8:	e014      	b.n	8003314 <HAL_RCC_OscConfig+0x52c>
 80032ea:	bf00      	nop
 80032ec:	40021000 	.word	0x40021000
 80032f0:	40007000 	.word	0x40007000
 80032f4:	4b9c      	ldr	r3, [pc, #624]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 80032f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032fa:	4a9b      	ldr	r2, [pc, #620]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 80032fc:	f023 0301 	bic.w	r3, r3, #1
 8003300:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003304:	4b98      	ldr	r3, [pc, #608]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 8003306:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800330a:	4a97      	ldr	r2, [pc, #604]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 800330c:	f023 0304 	bic.w	r3, r3, #4
 8003310:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d016      	beq.n	800334a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800331c:	f7fe f806 	bl	800132c <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003322:	e00a      	b.n	800333a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003324:	f7fe f802 	bl	800132c <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003332:	4293      	cmp	r3, r2
 8003334:	d901      	bls.n	800333a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e12a      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800333a:	4b8b      	ldr	r3, [pc, #556]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 800333c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003340:	f003 0302 	and.w	r3, r3, #2
 8003344:	2b00      	cmp	r3, #0
 8003346:	d0ed      	beq.n	8003324 <HAL_RCC_OscConfig+0x53c>
 8003348:	e015      	b.n	8003376 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800334a:	f7fd ffef 	bl	800132c <HAL_GetTick>
 800334e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003350:	e00a      	b.n	8003368 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003352:	f7fd ffeb 	bl	800132c <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003360:	4293      	cmp	r3, r2
 8003362:	d901      	bls.n	8003368 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003364:	2303      	movs	r3, #3
 8003366:	e113      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003368:	4b7f      	ldr	r3, [pc, #508]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 800336a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800336e:	f003 0302 	and.w	r3, r3, #2
 8003372:	2b00      	cmp	r3, #0
 8003374:	d1ed      	bne.n	8003352 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003376:	7ffb      	ldrb	r3, [r7, #31]
 8003378:	2b01      	cmp	r3, #1
 800337a:	d105      	bne.n	8003388 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800337c:	4b7a      	ldr	r3, [pc, #488]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 800337e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003380:	4a79      	ldr	r2, [pc, #484]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 8003382:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003386:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800338c:	2b00      	cmp	r3, #0
 800338e:	f000 80fe 	beq.w	800358e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003396:	2b02      	cmp	r3, #2
 8003398:	f040 80d0 	bne.w	800353c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800339c:	4b72      	ldr	r3, [pc, #456]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	f003 0203 	and.w	r2, r3, #3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d130      	bne.n	8003412 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ba:	3b01      	subs	r3, #1
 80033bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80033be:	429a      	cmp	r2, r3
 80033c0:	d127      	bne.n	8003412 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80033ce:	429a      	cmp	r2, r3
 80033d0:	d11f      	bne.n	8003412 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80033dc:	2a07      	cmp	r2, #7
 80033de:	bf14      	ite	ne
 80033e0:	2201      	movne	r2, #1
 80033e2:	2200      	moveq	r2, #0
 80033e4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d113      	bne.n	8003412 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f4:	085b      	lsrs	r3, r3, #1
 80033f6:	3b01      	subs	r3, #1
 80033f8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d109      	bne.n	8003412 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003408:	085b      	lsrs	r3, r3, #1
 800340a:	3b01      	subs	r3, #1
 800340c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800340e:	429a      	cmp	r2, r3
 8003410:	d06e      	beq.n	80034f0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	2b0c      	cmp	r3, #12
 8003416:	d069      	beq.n	80034ec <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003418:	4b53      	ldr	r3, [pc, #332]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003420:	2b00      	cmp	r3, #0
 8003422:	d105      	bne.n	8003430 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003424:	4b50      	ldr	r3, [pc, #320]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d001      	beq.n	8003434 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e0ad      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003434:	4b4c      	ldr	r3, [pc, #304]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a4b      	ldr	r2, [pc, #300]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 800343a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800343e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003440:	f7fd ff74 	bl	800132c <HAL_GetTick>
 8003444:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003446:	e008      	b.n	800345a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003448:	f7fd ff70 	bl	800132c <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	2b02      	cmp	r3, #2
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e09a      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800345a:	4b43      	ldr	r3, [pc, #268]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1f0      	bne.n	8003448 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003466:	4b40      	ldr	r3, [pc, #256]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 8003468:	68da      	ldr	r2, [r3, #12]
 800346a:	4b40      	ldr	r3, [pc, #256]	@ (800356c <HAL_RCC_OscConfig+0x784>)
 800346c:	4013      	ands	r3, r2
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003476:	3a01      	subs	r2, #1
 8003478:	0112      	lsls	r2, r2, #4
 800347a:	4311      	orrs	r1, r2
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003480:	0212      	lsls	r2, r2, #8
 8003482:	4311      	orrs	r1, r2
 8003484:	687a      	ldr	r2, [r7, #4]
 8003486:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003488:	0852      	lsrs	r2, r2, #1
 800348a:	3a01      	subs	r2, #1
 800348c:	0552      	lsls	r2, r2, #21
 800348e:	4311      	orrs	r1, r2
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003494:	0852      	lsrs	r2, r2, #1
 8003496:	3a01      	subs	r2, #1
 8003498:	0652      	lsls	r2, r2, #25
 800349a:	4311      	orrs	r1, r2
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80034a0:	0912      	lsrs	r2, r2, #4
 80034a2:	0452      	lsls	r2, r2, #17
 80034a4:	430a      	orrs	r2, r1
 80034a6:	4930      	ldr	r1, [pc, #192]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 80034a8:	4313      	orrs	r3, r2
 80034aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80034ac:	4b2e      	ldr	r3, [pc, #184]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a2d      	ldr	r2, [pc, #180]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 80034b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80034b8:	4b2b      	ldr	r3, [pc, #172]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	4a2a      	ldr	r2, [pc, #168]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 80034be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80034c4:	f7fd ff32 	bl	800132c <HAL_GetTick>
 80034c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034ca:	e008      	b.n	80034de <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034cc:	f7fd ff2e 	bl	800132c <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d901      	bls.n	80034de <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e058      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034de:	4b22      	ldr	r3, [pc, #136]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d0f0      	beq.n	80034cc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80034ea:	e050      	b.n	800358e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e04f      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034f0:	4b1d      	ldr	r3, [pc, #116]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d148      	bne.n	800358e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80034fc:	4b1a      	ldr	r3, [pc, #104]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a19      	ldr	r2, [pc, #100]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 8003502:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003506:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003508:	4b17      	ldr	r3, [pc, #92]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	4a16      	ldr	r2, [pc, #88]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 800350e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003512:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003514:	f7fd ff0a 	bl	800132c <HAL_GetTick>
 8003518:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800351a:	e008      	b.n	800352e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800351c:	f7fd ff06 	bl	800132c <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	2b02      	cmp	r3, #2
 8003528:	d901      	bls.n	800352e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	e030      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800352e:	4b0e      	ldr	r3, [pc, #56]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d0f0      	beq.n	800351c <HAL_RCC_OscConfig+0x734>
 800353a:	e028      	b.n	800358e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	2b0c      	cmp	r3, #12
 8003540:	d023      	beq.n	800358a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003542:	4b09      	ldr	r3, [pc, #36]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a08      	ldr	r2, [pc, #32]	@ (8003568 <HAL_RCC_OscConfig+0x780>)
 8003548:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800354c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800354e:	f7fd feed 	bl	800132c <HAL_GetTick>
 8003552:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003554:	e00c      	b.n	8003570 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003556:	f7fd fee9 	bl	800132c <HAL_GetTick>
 800355a:	4602      	mov	r2, r0
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	1ad3      	subs	r3, r2, r3
 8003560:	2b02      	cmp	r3, #2
 8003562:	d905      	bls.n	8003570 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003564:	2303      	movs	r3, #3
 8003566:	e013      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
 8003568:	40021000 	.word	0x40021000
 800356c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003570:	4b09      	ldr	r3, [pc, #36]	@ (8003598 <HAL_RCC_OscConfig+0x7b0>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003578:	2b00      	cmp	r3, #0
 800357a:	d1ec      	bne.n	8003556 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800357c:	4b06      	ldr	r3, [pc, #24]	@ (8003598 <HAL_RCC_OscConfig+0x7b0>)
 800357e:	68da      	ldr	r2, [r3, #12]
 8003580:	4905      	ldr	r1, [pc, #20]	@ (8003598 <HAL_RCC_OscConfig+0x7b0>)
 8003582:	4b06      	ldr	r3, [pc, #24]	@ (800359c <HAL_RCC_OscConfig+0x7b4>)
 8003584:	4013      	ands	r3, r2
 8003586:	60cb      	str	r3, [r1, #12]
 8003588:	e001      	b.n	800358e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e000      	b.n	8003590 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	3720      	adds	r7, #32
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	40021000 	.word	0x40021000
 800359c:	feeefffc 	.word	0xfeeefffc

080035a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d101      	bne.n	80035b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e0e7      	b.n	8003784 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035b4:	4b75      	ldr	r3, [pc, #468]	@ (800378c <HAL_RCC_ClockConfig+0x1ec>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0307 	and.w	r3, r3, #7
 80035bc:	683a      	ldr	r2, [r7, #0]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d910      	bls.n	80035e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035c2:	4b72      	ldr	r3, [pc, #456]	@ (800378c <HAL_RCC_ClockConfig+0x1ec>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f023 0207 	bic.w	r2, r3, #7
 80035ca:	4970      	ldr	r1, [pc, #448]	@ (800378c <HAL_RCC_ClockConfig+0x1ec>)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035d2:	4b6e      	ldr	r3, [pc, #440]	@ (800378c <HAL_RCC_ClockConfig+0x1ec>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0307 	and.w	r3, r3, #7
 80035da:	683a      	ldr	r2, [r7, #0]
 80035dc:	429a      	cmp	r2, r3
 80035de:	d001      	beq.n	80035e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e0cf      	b.n	8003784 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0302 	and.w	r3, r3, #2
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d010      	beq.n	8003612 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	689a      	ldr	r2, [r3, #8]
 80035f4:	4b66      	ldr	r3, [pc, #408]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d908      	bls.n	8003612 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003600:	4b63      	ldr	r3, [pc, #396]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	4960      	ldr	r1, [pc, #384]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 800360e:	4313      	orrs	r3, r2
 8003610:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0301 	and.w	r3, r3, #1
 800361a:	2b00      	cmp	r3, #0
 800361c:	d04c      	beq.n	80036b8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	2b03      	cmp	r3, #3
 8003624:	d107      	bne.n	8003636 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003626:	4b5a      	ldr	r3, [pc, #360]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d121      	bne.n	8003676 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e0a6      	b.n	8003784 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	2b02      	cmp	r3, #2
 800363c:	d107      	bne.n	800364e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800363e:	4b54      	ldr	r3, [pc, #336]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d115      	bne.n	8003676 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e09a      	b.n	8003784 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d107      	bne.n	8003666 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003656:	4b4e      	ldr	r3, [pc, #312]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0302 	and.w	r3, r3, #2
 800365e:	2b00      	cmp	r3, #0
 8003660:	d109      	bne.n	8003676 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e08e      	b.n	8003784 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003666:	4b4a      	ldr	r3, [pc, #296]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800366e:	2b00      	cmp	r3, #0
 8003670:	d101      	bne.n	8003676 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e086      	b.n	8003784 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003676:	4b46      	ldr	r3, [pc, #280]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	f023 0203 	bic.w	r2, r3, #3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	4943      	ldr	r1, [pc, #268]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 8003684:	4313      	orrs	r3, r2
 8003686:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003688:	f7fd fe50 	bl	800132c <HAL_GetTick>
 800368c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800368e:	e00a      	b.n	80036a6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003690:	f7fd fe4c 	bl	800132c <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800369e:	4293      	cmp	r3, r2
 80036a0:	d901      	bls.n	80036a6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80036a2:	2303      	movs	r3, #3
 80036a4:	e06e      	b.n	8003784 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036a6:	4b3a      	ldr	r3, [pc, #232]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	f003 020c 	and.w	r2, r3, #12
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d1eb      	bne.n	8003690 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0302 	and.w	r3, r3, #2
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d010      	beq.n	80036e6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	689a      	ldr	r2, [r3, #8]
 80036c8:	4b31      	ldr	r3, [pc, #196]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d208      	bcs.n	80036e6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036d4:	4b2e      	ldr	r3, [pc, #184]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	492b      	ldr	r1, [pc, #172]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036e6:	4b29      	ldr	r3, [pc, #164]	@ (800378c <HAL_RCC_ClockConfig+0x1ec>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0307 	and.w	r3, r3, #7
 80036ee:	683a      	ldr	r2, [r7, #0]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d210      	bcs.n	8003716 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036f4:	4b25      	ldr	r3, [pc, #148]	@ (800378c <HAL_RCC_ClockConfig+0x1ec>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f023 0207 	bic.w	r2, r3, #7
 80036fc:	4923      	ldr	r1, [pc, #140]	@ (800378c <HAL_RCC_ClockConfig+0x1ec>)
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	4313      	orrs	r3, r2
 8003702:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003704:	4b21      	ldr	r3, [pc, #132]	@ (800378c <HAL_RCC_ClockConfig+0x1ec>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0307 	and.w	r3, r3, #7
 800370c:	683a      	ldr	r2, [r7, #0]
 800370e:	429a      	cmp	r2, r3
 8003710:	d001      	beq.n	8003716 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e036      	b.n	8003784 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0304 	and.w	r3, r3, #4
 800371e:	2b00      	cmp	r3, #0
 8003720:	d008      	beq.n	8003734 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003722:	4b1b      	ldr	r3, [pc, #108]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	68db      	ldr	r3, [r3, #12]
 800372e:	4918      	ldr	r1, [pc, #96]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 8003730:	4313      	orrs	r3, r2
 8003732:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0308 	and.w	r3, r3, #8
 800373c:	2b00      	cmp	r3, #0
 800373e:	d009      	beq.n	8003754 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003740:	4b13      	ldr	r3, [pc, #76]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	00db      	lsls	r3, r3, #3
 800374e:	4910      	ldr	r1, [pc, #64]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 8003750:	4313      	orrs	r3, r2
 8003752:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003754:	f000 f824 	bl	80037a0 <HAL_RCC_GetSysClockFreq>
 8003758:	4602      	mov	r2, r0
 800375a:	4b0d      	ldr	r3, [pc, #52]	@ (8003790 <HAL_RCC_ClockConfig+0x1f0>)
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	091b      	lsrs	r3, r3, #4
 8003760:	f003 030f 	and.w	r3, r3, #15
 8003764:	490b      	ldr	r1, [pc, #44]	@ (8003794 <HAL_RCC_ClockConfig+0x1f4>)
 8003766:	5ccb      	ldrb	r3, [r1, r3]
 8003768:	f003 031f 	and.w	r3, r3, #31
 800376c:	fa22 f303 	lsr.w	r3, r2, r3
 8003770:	4a09      	ldr	r2, [pc, #36]	@ (8003798 <HAL_RCC_ClockConfig+0x1f8>)
 8003772:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003774:	4b09      	ldr	r3, [pc, #36]	@ (800379c <HAL_RCC_ClockConfig+0x1fc>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4618      	mov	r0, r3
 800377a:	f7fd fd87 	bl	800128c <HAL_InitTick>
 800377e:	4603      	mov	r3, r0
 8003780:	72fb      	strb	r3, [r7, #11]

  return status;
 8003782:	7afb      	ldrb	r3, [r7, #11]
}
 8003784:	4618      	mov	r0, r3
 8003786:	3710      	adds	r7, #16
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	40022000 	.word	0x40022000
 8003790:	40021000 	.word	0x40021000
 8003794:	0800638c 	.word	0x0800638c
 8003798:	20000000 	.word	0x20000000
 800379c:	20000004 	.word	0x20000004

080037a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b089      	sub	sp, #36	@ 0x24
 80037a4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80037a6:	2300      	movs	r3, #0
 80037a8:	61fb      	str	r3, [r7, #28]
 80037aa:	2300      	movs	r3, #0
 80037ac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037ae:	4b3e      	ldr	r3, [pc, #248]	@ (80038a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f003 030c 	and.w	r3, r3, #12
 80037b6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037b8:	4b3b      	ldr	r3, [pc, #236]	@ (80038a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	f003 0303 	and.w	r3, r3, #3
 80037c0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d005      	beq.n	80037d4 <HAL_RCC_GetSysClockFreq+0x34>
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	2b0c      	cmp	r3, #12
 80037cc:	d121      	bne.n	8003812 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d11e      	bne.n	8003812 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80037d4:	4b34      	ldr	r3, [pc, #208]	@ (80038a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0308 	and.w	r3, r3, #8
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d107      	bne.n	80037f0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80037e0:	4b31      	ldr	r3, [pc, #196]	@ (80038a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80037e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037e6:	0a1b      	lsrs	r3, r3, #8
 80037e8:	f003 030f 	and.w	r3, r3, #15
 80037ec:	61fb      	str	r3, [r7, #28]
 80037ee:	e005      	b.n	80037fc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80037f0:	4b2d      	ldr	r3, [pc, #180]	@ (80038a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	091b      	lsrs	r3, r3, #4
 80037f6:	f003 030f 	and.w	r3, r3, #15
 80037fa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80037fc:	4a2b      	ldr	r2, [pc, #172]	@ (80038ac <HAL_RCC_GetSysClockFreq+0x10c>)
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003804:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d10d      	bne.n	8003828 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003810:	e00a      	b.n	8003828 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	2b04      	cmp	r3, #4
 8003816:	d102      	bne.n	800381e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003818:	4b25      	ldr	r3, [pc, #148]	@ (80038b0 <HAL_RCC_GetSysClockFreq+0x110>)
 800381a:	61bb      	str	r3, [r7, #24]
 800381c:	e004      	b.n	8003828 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	2b08      	cmp	r3, #8
 8003822:	d101      	bne.n	8003828 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003824:	4b23      	ldr	r3, [pc, #140]	@ (80038b4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003826:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	2b0c      	cmp	r3, #12
 800382c:	d134      	bne.n	8003898 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800382e:	4b1e      	ldr	r3, [pc, #120]	@ (80038a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	f003 0303 	and.w	r3, r3, #3
 8003836:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	2b02      	cmp	r3, #2
 800383c:	d003      	beq.n	8003846 <HAL_RCC_GetSysClockFreq+0xa6>
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	2b03      	cmp	r3, #3
 8003842:	d003      	beq.n	800384c <HAL_RCC_GetSysClockFreq+0xac>
 8003844:	e005      	b.n	8003852 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003846:	4b1a      	ldr	r3, [pc, #104]	@ (80038b0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003848:	617b      	str	r3, [r7, #20]
      break;
 800384a:	e005      	b.n	8003858 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800384c:	4b19      	ldr	r3, [pc, #100]	@ (80038b4 <HAL_RCC_GetSysClockFreq+0x114>)
 800384e:	617b      	str	r3, [r7, #20]
      break;
 8003850:	e002      	b.n	8003858 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	617b      	str	r3, [r7, #20]
      break;
 8003856:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003858:	4b13      	ldr	r3, [pc, #76]	@ (80038a8 <HAL_RCC_GetSysClockFreq+0x108>)
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	091b      	lsrs	r3, r3, #4
 800385e:	f003 0307 	and.w	r3, r3, #7
 8003862:	3301      	adds	r3, #1
 8003864:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003866:	4b10      	ldr	r3, [pc, #64]	@ (80038a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	0a1b      	lsrs	r3, r3, #8
 800386c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003870:	697a      	ldr	r2, [r7, #20]
 8003872:	fb03 f202 	mul.w	r2, r3, r2
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	fbb2 f3f3 	udiv	r3, r2, r3
 800387c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800387e:	4b0a      	ldr	r3, [pc, #40]	@ (80038a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003880:	68db      	ldr	r3, [r3, #12]
 8003882:	0e5b      	lsrs	r3, r3, #25
 8003884:	f003 0303 	and.w	r3, r3, #3
 8003888:	3301      	adds	r3, #1
 800388a:	005b      	lsls	r3, r3, #1
 800388c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800388e:	697a      	ldr	r2, [r7, #20]
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	fbb2 f3f3 	udiv	r3, r2, r3
 8003896:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003898:	69bb      	ldr	r3, [r7, #24]
}
 800389a:	4618      	mov	r0, r3
 800389c:	3724      	adds	r7, #36	@ 0x24
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop
 80038a8:	40021000 	.word	0x40021000
 80038ac:	080063a4 	.word	0x080063a4
 80038b0:	00f42400 	.word	0x00f42400
 80038b4:	007a1200 	.word	0x007a1200

080038b8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038b8:	b480      	push	{r7}
 80038ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038bc:	4b03      	ldr	r3, [pc, #12]	@ (80038cc <HAL_RCC_GetHCLKFreq+0x14>)
 80038be:	681b      	ldr	r3, [r3, #0]
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	20000000 	.word	0x20000000

080038d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80038d4:	f7ff fff0 	bl	80038b8 <HAL_RCC_GetHCLKFreq>
 80038d8:	4602      	mov	r2, r0
 80038da:	4b06      	ldr	r3, [pc, #24]	@ (80038f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	0a1b      	lsrs	r3, r3, #8
 80038e0:	f003 0307 	and.w	r3, r3, #7
 80038e4:	4904      	ldr	r1, [pc, #16]	@ (80038f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80038e6:	5ccb      	ldrb	r3, [r1, r3]
 80038e8:	f003 031f 	and.w	r3, r3, #31
 80038ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	40021000 	.word	0x40021000
 80038f8:	0800639c 	.word	0x0800639c

080038fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003900:	f7ff ffda 	bl	80038b8 <HAL_RCC_GetHCLKFreq>
 8003904:	4602      	mov	r2, r0
 8003906:	4b06      	ldr	r3, [pc, #24]	@ (8003920 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	0adb      	lsrs	r3, r3, #11
 800390c:	f003 0307 	and.w	r3, r3, #7
 8003910:	4904      	ldr	r1, [pc, #16]	@ (8003924 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003912:	5ccb      	ldrb	r3, [r1, r3]
 8003914:	f003 031f 	and.w	r3, r3, #31
 8003918:	fa22 f303 	lsr.w	r3, r2, r3
}
 800391c:	4618      	mov	r0, r3
 800391e:	bd80      	pop	{r7, pc}
 8003920:	40021000 	.word	0x40021000
 8003924:	0800639c 	.word	0x0800639c

08003928 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b086      	sub	sp, #24
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003930:	2300      	movs	r3, #0
 8003932:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003934:	4b2a      	ldr	r3, [pc, #168]	@ (80039e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003938:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800393c:	2b00      	cmp	r3, #0
 800393e:	d003      	beq.n	8003948 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003940:	f7ff f9ee 	bl	8002d20 <HAL_PWREx_GetVoltageRange>
 8003944:	6178      	str	r0, [r7, #20]
 8003946:	e014      	b.n	8003972 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003948:	4b25      	ldr	r3, [pc, #148]	@ (80039e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800394a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800394c:	4a24      	ldr	r2, [pc, #144]	@ (80039e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800394e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003952:	6593      	str	r3, [r2, #88]	@ 0x58
 8003954:	4b22      	ldr	r3, [pc, #136]	@ (80039e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003958:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800395c:	60fb      	str	r3, [r7, #12]
 800395e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003960:	f7ff f9de 	bl	8002d20 <HAL_PWREx_GetVoltageRange>
 8003964:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003966:	4b1e      	ldr	r3, [pc, #120]	@ (80039e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800396a:	4a1d      	ldr	r2, [pc, #116]	@ (80039e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800396c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003970:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003978:	d10b      	bne.n	8003992 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2b80      	cmp	r3, #128	@ 0x80
 800397e:	d919      	bls.n	80039b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2ba0      	cmp	r3, #160	@ 0xa0
 8003984:	d902      	bls.n	800398c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003986:	2302      	movs	r3, #2
 8003988:	613b      	str	r3, [r7, #16]
 800398a:	e013      	b.n	80039b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800398c:	2301      	movs	r3, #1
 800398e:	613b      	str	r3, [r7, #16]
 8003990:	e010      	b.n	80039b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2b80      	cmp	r3, #128	@ 0x80
 8003996:	d902      	bls.n	800399e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003998:	2303      	movs	r3, #3
 800399a:	613b      	str	r3, [r7, #16]
 800399c:	e00a      	b.n	80039b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2b80      	cmp	r3, #128	@ 0x80
 80039a2:	d102      	bne.n	80039aa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80039a4:	2302      	movs	r3, #2
 80039a6:	613b      	str	r3, [r7, #16]
 80039a8:	e004      	b.n	80039b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2b70      	cmp	r3, #112	@ 0x70
 80039ae:	d101      	bne.n	80039b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80039b0:	2301      	movs	r3, #1
 80039b2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80039b4:	4b0b      	ldr	r3, [pc, #44]	@ (80039e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f023 0207 	bic.w	r2, r3, #7
 80039bc:	4909      	ldr	r1, [pc, #36]	@ (80039e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80039c4:	4b07      	ldr	r3, [pc, #28]	@ (80039e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0307 	and.w	r3, r3, #7
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d001      	beq.n	80039d6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e000      	b.n	80039d8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80039d6:	2300      	movs	r3, #0
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3718      	adds	r7, #24
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	40021000 	.word	0x40021000
 80039e4:	40022000 	.word	0x40022000

080039e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b086      	sub	sp, #24
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80039f0:	2300      	movs	r3, #0
 80039f2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80039f4:	2300      	movs	r3, #0
 80039f6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d041      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a08:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003a0c:	d02a      	beq.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003a0e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003a12:	d824      	bhi.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003a14:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003a18:	d008      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003a1a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003a1e:	d81e      	bhi.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d00a      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003a24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a28:	d010      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003a2a:	e018      	b.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a2c:	4b86      	ldr	r3, [pc, #536]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	4a85      	ldr	r2, [pc, #532]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a36:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a38:	e015      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	3304      	adds	r3, #4
 8003a3e:	2100      	movs	r1, #0
 8003a40:	4618      	mov	r0, r3
 8003a42:	f000 fabb 	bl	8003fbc <RCCEx_PLLSAI1_Config>
 8003a46:	4603      	mov	r3, r0
 8003a48:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a4a:	e00c      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	3320      	adds	r3, #32
 8003a50:	2100      	movs	r1, #0
 8003a52:	4618      	mov	r0, r3
 8003a54:	f000 fba6 	bl	80041a4 <RCCEx_PLLSAI2_Config>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a5c:	e003      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	74fb      	strb	r3, [r7, #19]
      break;
 8003a62:	e000      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003a64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a66:	7cfb      	ldrb	r3, [r7, #19]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d10b      	bne.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a6c:	4b76      	ldr	r3, [pc, #472]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a72:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a7a:	4973      	ldr	r1, [pc, #460]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003a82:	e001      	b.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a84:	7cfb      	ldrb	r3, [r7, #19]
 8003a86:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d041      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a98:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003a9c:	d02a      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003a9e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003aa2:	d824      	bhi.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003aa4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003aa8:	d008      	beq.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003aaa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003aae:	d81e      	bhi.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d00a      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003ab4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ab8:	d010      	beq.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003aba:	e018      	b.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003abc:	4b62      	ldr	r3, [pc, #392]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	4a61      	ldr	r2, [pc, #388]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ac2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ac6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ac8:	e015      	b.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	3304      	adds	r3, #4
 8003ace:	2100      	movs	r1, #0
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f000 fa73 	bl	8003fbc <RCCEx_PLLSAI1_Config>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ada:	e00c      	b.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	3320      	adds	r3, #32
 8003ae0:	2100      	movs	r1, #0
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f000 fb5e 	bl	80041a4 <RCCEx_PLLSAI2_Config>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003aec:	e003      	b.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	74fb      	strb	r3, [r7, #19]
      break;
 8003af2:	e000      	b.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003af4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003af6:	7cfb      	ldrb	r3, [r7, #19]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d10b      	bne.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003afc:	4b52      	ldr	r3, [pc, #328]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b02:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b0a:	494f      	ldr	r1, [pc, #316]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003b12:	e001      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b14:	7cfb      	ldrb	r3, [r7, #19]
 8003b16:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	f000 80a0 	beq.w	8003c66 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b26:	2300      	movs	r3, #0
 8003b28:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b2a:	4b47      	ldr	r3, [pc, #284]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d101      	bne.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003b36:	2301      	movs	r3, #1
 8003b38:	e000      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d00d      	beq.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b40:	4b41      	ldr	r3, [pc, #260]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b44:	4a40      	ldr	r2, [pc, #256]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b4c:	4b3e      	ldr	r3, [pc, #248]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b54:	60bb      	str	r3, [r7, #8]
 8003b56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b5c:	4b3b      	ldr	r3, [pc, #236]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a3a      	ldr	r2, [pc, #232]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003b62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b66:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b68:	f7fd fbe0 	bl	800132c <HAL_GetTick>
 8003b6c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b6e:	e009      	b.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b70:	f7fd fbdc 	bl	800132c <HAL_GetTick>
 8003b74:	4602      	mov	r2, r0
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	2b02      	cmp	r3, #2
 8003b7c:	d902      	bls.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	74fb      	strb	r3, [r7, #19]
        break;
 8003b82:	e005      	b.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b84:	4b31      	ldr	r3, [pc, #196]	@ (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d0ef      	beq.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003b90:	7cfb      	ldrb	r3, [r7, #19]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d15c      	bne.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003b96:	4b2c      	ldr	r3, [pc, #176]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ba0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d01f      	beq.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003bae:	697a      	ldr	r2, [r7, #20]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d019      	beq.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003bb4:	4b24      	ldr	r3, [pc, #144]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bbe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003bc0:	4b21      	ldr	r3, [pc, #132]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bc6:	4a20      	ldr	r2, [pc, #128]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003bd0:	4b1d      	ldr	r3, [pc, #116]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bd6:	4a1c      	ldr	r2, [pc, #112]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bdc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003be0:	4a19      	ldr	r2, [pc, #100]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	f003 0301 	and.w	r3, r3, #1
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d016      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf2:	f7fd fb9b 	bl	800132c <HAL_GetTick>
 8003bf6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bf8:	e00b      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bfa:	f7fd fb97 	bl	800132c <HAL_GetTick>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d902      	bls.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	74fb      	strb	r3, [r7, #19]
            break;
 8003c10:	e006      	b.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c12:	4b0d      	ldr	r3, [pc, #52]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d0ec      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003c20:	7cfb      	ldrb	r3, [r7, #19]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d10c      	bne.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c26:	4b08      	ldr	r3, [pc, #32]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c2c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c36:	4904      	ldr	r1, [pc, #16]	@ (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003c3e:	e009      	b.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c40:	7cfb      	ldrb	r3, [r7, #19]
 8003c42:	74bb      	strb	r3, [r7, #18]
 8003c44:	e006      	b.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003c46:	bf00      	nop
 8003c48:	40021000 	.word	0x40021000
 8003c4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c50:	7cfb      	ldrb	r3, [r7, #19]
 8003c52:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c54:	7c7b      	ldrb	r3, [r7, #17]
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d105      	bne.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c5a:	4b9e      	ldr	r3, [pc, #632]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c5e:	4a9d      	ldr	r2, [pc, #628]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c64:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d00a      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c72:	4b98      	ldr	r3, [pc, #608]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c78:	f023 0203 	bic.w	r2, r3, #3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c80:	4994      	ldr	r1, [pc, #592]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c82:	4313      	orrs	r3, r2
 8003c84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0302 	and.w	r3, r3, #2
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d00a      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c94:	4b8f      	ldr	r3, [pc, #572]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c9a:	f023 020c 	bic.w	r2, r3, #12
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ca2:	498c      	ldr	r1, [pc, #560]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0304 	and.w	r3, r3, #4
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00a      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003cb6:	4b87      	ldr	r3, [pc, #540]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cbc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc4:	4983      	ldr	r1, [pc, #524]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0308 	and.w	r3, r3, #8
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d00a      	beq.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003cd8:	4b7e      	ldr	r3, [pc, #504]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cde:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ce6:	497b      	ldr	r1, [pc, #492]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0310 	and.w	r3, r3, #16
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d00a      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003cfa:	4b76      	ldr	r3, [pc, #472]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d08:	4972      	ldr	r1, [pc, #456]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0320 	and.w	r3, r3, #32
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00a      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d1c:	4b6d      	ldr	r3, [pc, #436]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d22:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d2a:	496a      	ldr	r1, [pc, #424]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d00a      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d3e:	4b65      	ldr	r3, [pc, #404]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d44:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d4c:	4961      	ldr	r1, [pc, #388]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d00a      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d60:	4b5c      	ldr	r3, [pc, #368]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d66:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d6e:	4959      	ldr	r1, [pc, #356]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d00a      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d82:	4b54      	ldr	r3, [pc, #336]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d88:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d90:	4950      	ldr	r1, [pc, #320]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d92:	4313      	orrs	r3, r2
 8003d94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d00a      	beq.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003da4:	4b4b      	ldr	r3, [pc, #300]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003daa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003db2:	4948      	ldr	r1, [pc, #288]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d00a      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003dc6:	4b43      	ldr	r3, [pc, #268]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dcc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd4:	493f      	ldr	r1, [pc, #252]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d028      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003de8:	4b3a      	ldr	r3, [pc, #232]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003df6:	4937      	ldr	r1, [pc, #220]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e06:	d106      	bne.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e08:	4b32      	ldr	r3, [pc, #200]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	4a31      	ldr	r2, [pc, #196]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e12:	60d3      	str	r3, [r2, #12]
 8003e14:	e011      	b.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e1a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e1e:	d10c      	bne.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	3304      	adds	r3, #4
 8003e24:	2101      	movs	r1, #1
 8003e26:	4618      	mov	r0, r3
 8003e28:	f000 f8c8 	bl	8003fbc <RCCEx_PLLSAI1_Config>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003e30:	7cfb      	ldrb	r3, [r7, #19]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d001      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003e36:	7cfb      	ldrb	r3, [r7, #19]
 8003e38:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d028      	beq.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003e46:	4b23      	ldr	r3, [pc, #140]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e4c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e54:	491f      	ldr	r1, [pc, #124]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e64:	d106      	bne.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e66:	4b1b      	ldr	r3, [pc, #108]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	4a1a      	ldr	r2, [pc, #104]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e6c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e70:	60d3      	str	r3, [r2, #12]
 8003e72:	e011      	b.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e78:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e7c:	d10c      	bne.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	3304      	adds	r3, #4
 8003e82:	2101      	movs	r1, #1
 8003e84:	4618      	mov	r0, r3
 8003e86:	f000 f899 	bl	8003fbc <RCCEx_PLLSAI1_Config>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e8e:	7cfb      	ldrb	r3, [r7, #19]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d001      	beq.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003e94:	7cfb      	ldrb	r3, [r7, #19]
 8003e96:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d02b      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eaa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eb2:	4908      	ldr	r1, [pc, #32]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ebe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ec2:	d109      	bne.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ec4:	4b03      	ldr	r3, [pc, #12]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	4a02      	ldr	r2, [pc, #8]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ece:	60d3      	str	r3, [r2, #12]
 8003ed0:	e014      	b.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003ed2:	bf00      	nop
 8003ed4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003edc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ee0:	d10c      	bne.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	3304      	adds	r3, #4
 8003ee6:	2101      	movs	r1, #1
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f000 f867 	bl	8003fbc <RCCEx_PLLSAI1_Config>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ef2:	7cfb      	ldrb	r3, [r7, #19]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d001      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003ef8:	7cfb      	ldrb	r3, [r7, #19]
 8003efa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d02f      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f08:	4b2b      	ldr	r3, [pc, #172]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f0e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f16:	4928      	ldr	r1, [pc, #160]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f26:	d10d      	bne.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	3304      	adds	r3, #4
 8003f2c:	2102      	movs	r1, #2
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f000 f844 	bl	8003fbc <RCCEx_PLLSAI1_Config>
 8003f34:	4603      	mov	r3, r0
 8003f36:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f38:	7cfb      	ldrb	r3, [r7, #19]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d014      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003f3e:	7cfb      	ldrb	r3, [r7, #19]
 8003f40:	74bb      	strb	r3, [r7, #18]
 8003f42:	e011      	b.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f4c:	d10c      	bne.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	3320      	adds	r3, #32
 8003f52:	2102      	movs	r1, #2
 8003f54:	4618      	mov	r0, r3
 8003f56:	f000 f925 	bl	80041a4 <RCCEx_PLLSAI2_Config>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f5e:	7cfb      	ldrb	r3, [r7, #19]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d001      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003f64:	7cfb      	ldrb	r3, [r7, #19]
 8003f66:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d00a      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003f74:	4b10      	ldr	r3, [pc, #64]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f7a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f82:	490d      	ldr	r1, [pc, #52]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d00b      	beq.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003f96:	4b08      	ldr	r3, [pc, #32]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f9c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fa6:	4904      	ldr	r1, [pc, #16]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003fae:	7cbb      	ldrb	r3, [r7, #18]
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	3718      	adds	r7, #24
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	40021000 	.word	0x40021000

08003fbc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003fca:	4b75      	ldr	r3, [pc, #468]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	f003 0303 	and.w	r3, r3, #3
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d018      	beq.n	8004008 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003fd6:	4b72      	ldr	r3, [pc, #456]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	f003 0203 	and.w	r2, r3, #3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d10d      	bne.n	8004002 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
       ||
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d009      	beq.n	8004002 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003fee:	4b6c      	ldr	r3, [pc, #432]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	091b      	lsrs	r3, r3, #4
 8003ff4:	f003 0307 	and.w	r3, r3, #7
 8003ff8:	1c5a      	adds	r2, r3, #1
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
       ||
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d047      	beq.n	8004092 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	73fb      	strb	r3, [r7, #15]
 8004006:	e044      	b.n	8004092 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2b03      	cmp	r3, #3
 800400e:	d018      	beq.n	8004042 <RCCEx_PLLSAI1_Config+0x86>
 8004010:	2b03      	cmp	r3, #3
 8004012:	d825      	bhi.n	8004060 <RCCEx_PLLSAI1_Config+0xa4>
 8004014:	2b01      	cmp	r3, #1
 8004016:	d002      	beq.n	800401e <RCCEx_PLLSAI1_Config+0x62>
 8004018:	2b02      	cmp	r3, #2
 800401a:	d009      	beq.n	8004030 <RCCEx_PLLSAI1_Config+0x74>
 800401c:	e020      	b.n	8004060 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800401e:	4b60      	ldr	r3, [pc, #384]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0302 	and.w	r3, r3, #2
 8004026:	2b00      	cmp	r3, #0
 8004028:	d11d      	bne.n	8004066 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800402e:	e01a      	b.n	8004066 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004030:	4b5b      	ldr	r3, [pc, #364]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004038:	2b00      	cmp	r3, #0
 800403a:	d116      	bne.n	800406a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004040:	e013      	b.n	800406a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004042:	4b57      	ldr	r3, [pc, #348]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d10f      	bne.n	800406e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800404e:	4b54      	ldr	r3, [pc, #336]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d109      	bne.n	800406e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800405e:	e006      	b.n	800406e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	73fb      	strb	r3, [r7, #15]
      break;
 8004064:	e004      	b.n	8004070 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004066:	bf00      	nop
 8004068:	e002      	b.n	8004070 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800406a:	bf00      	nop
 800406c:	e000      	b.n	8004070 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800406e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004070:	7bfb      	ldrb	r3, [r7, #15]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d10d      	bne.n	8004092 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004076:	4b4a      	ldr	r3, [pc, #296]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6819      	ldr	r1, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	3b01      	subs	r3, #1
 8004088:	011b      	lsls	r3, r3, #4
 800408a:	430b      	orrs	r3, r1
 800408c:	4944      	ldr	r1, [pc, #272]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800408e:	4313      	orrs	r3, r2
 8004090:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004092:	7bfb      	ldrb	r3, [r7, #15]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d17d      	bne.n	8004194 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004098:	4b41      	ldr	r3, [pc, #260]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a40      	ldr	r2, [pc, #256]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800409e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80040a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040a4:	f7fd f942 	bl	800132c <HAL_GetTick>
 80040a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80040aa:	e009      	b.n	80040c0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80040ac:	f7fd f93e 	bl	800132c <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d902      	bls.n	80040c0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	73fb      	strb	r3, [r7, #15]
        break;
 80040be:	e005      	b.n	80040cc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80040c0:	4b37      	ldr	r3, [pc, #220]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d1ef      	bne.n	80040ac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80040cc:	7bfb      	ldrb	r3, [r7, #15]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d160      	bne.n	8004194 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d111      	bne.n	80040fc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040d8:	4b31      	ldr	r3, [pc, #196]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040da:	691b      	ldr	r3, [r3, #16]
 80040dc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80040e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	6892      	ldr	r2, [r2, #8]
 80040e8:	0211      	lsls	r1, r2, #8
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	68d2      	ldr	r2, [r2, #12]
 80040ee:	0912      	lsrs	r2, r2, #4
 80040f0:	0452      	lsls	r2, r2, #17
 80040f2:	430a      	orrs	r2, r1
 80040f4:	492a      	ldr	r1, [pc, #168]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	610b      	str	r3, [r1, #16]
 80040fa:	e027      	b.n	800414c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d112      	bne.n	8004128 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004102:	4b27      	ldr	r3, [pc, #156]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800410a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	6892      	ldr	r2, [r2, #8]
 8004112:	0211      	lsls	r1, r2, #8
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	6912      	ldr	r2, [r2, #16]
 8004118:	0852      	lsrs	r2, r2, #1
 800411a:	3a01      	subs	r2, #1
 800411c:	0552      	lsls	r2, r2, #21
 800411e:	430a      	orrs	r2, r1
 8004120:	491f      	ldr	r1, [pc, #124]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004122:	4313      	orrs	r3, r2
 8004124:	610b      	str	r3, [r1, #16]
 8004126:	e011      	b.n	800414c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004128:	4b1d      	ldr	r3, [pc, #116]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800412a:	691b      	ldr	r3, [r3, #16]
 800412c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004130:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004134:	687a      	ldr	r2, [r7, #4]
 8004136:	6892      	ldr	r2, [r2, #8]
 8004138:	0211      	lsls	r1, r2, #8
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	6952      	ldr	r2, [r2, #20]
 800413e:	0852      	lsrs	r2, r2, #1
 8004140:	3a01      	subs	r2, #1
 8004142:	0652      	lsls	r2, r2, #25
 8004144:	430a      	orrs	r2, r1
 8004146:	4916      	ldr	r1, [pc, #88]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004148:	4313      	orrs	r3, r2
 800414a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800414c:	4b14      	ldr	r3, [pc, #80]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a13      	ldr	r2, [pc, #76]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004152:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004156:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004158:	f7fd f8e8 	bl	800132c <HAL_GetTick>
 800415c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800415e:	e009      	b.n	8004174 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004160:	f7fd f8e4 	bl	800132c <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	2b02      	cmp	r3, #2
 800416c:	d902      	bls.n	8004174 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	73fb      	strb	r3, [r7, #15]
          break;
 8004172:	e005      	b.n	8004180 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004174:	4b0a      	ldr	r3, [pc, #40]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800417c:	2b00      	cmp	r3, #0
 800417e:	d0ef      	beq.n	8004160 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004180:	7bfb      	ldrb	r3, [r7, #15]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d106      	bne.n	8004194 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004186:	4b06      	ldr	r3, [pc, #24]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004188:	691a      	ldr	r2, [r3, #16]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	699b      	ldr	r3, [r3, #24]
 800418e:	4904      	ldr	r1, [pc, #16]	@ (80041a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004190:	4313      	orrs	r3, r2
 8004192:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004194:	7bfb      	ldrb	r3, [r7, #15]
}
 8004196:	4618      	mov	r0, r3
 8004198:	3710      	adds	r7, #16
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}
 800419e:	bf00      	nop
 80041a0:	40021000 	.word	0x40021000

080041a4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b084      	sub	sp, #16
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
 80041ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80041ae:	2300      	movs	r3, #0
 80041b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80041b2:	4b6a      	ldr	r3, [pc, #424]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	f003 0303 	and.w	r3, r3, #3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d018      	beq.n	80041f0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80041be:	4b67      	ldr	r3, [pc, #412]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 80041c0:	68db      	ldr	r3, [r3, #12]
 80041c2:	f003 0203 	and.w	r2, r3, #3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d10d      	bne.n	80041ea <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
       ||
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d009      	beq.n	80041ea <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80041d6:	4b61      	ldr	r3, [pc, #388]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	091b      	lsrs	r3, r3, #4
 80041dc:	f003 0307 	and.w	r3, r3, #7
 80041e0:	1c5a      	adds	r2, r3, #1
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	685b      	ldr	r3, [r3, #4]
       ||
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d047      	beq.n	800427a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	73fb      	strb	r3, [r7, #15]
 80041ee:	e044      	b.n	800427a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2b03      	cmp	r3, #3
 80041f6:	d018      	beq.n	800422a <RCCEx_PLLSAI2_Config+0x86>
 80041f8:	2b03      	cmp	r3, #3
 80041fa:	d825      	bhi.n	8004248 <RCCEx_PLLSAI2_Config+0xa4>
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d002      	beq.n	8004206 <RCCEx_PLLSAI2_Config+0x62>
 8004200:	2b02      	cmp	r3, #2
 8004202:	d009      	beq.n	8004218 <RCCEx_PLLSAI2_Config+0x74>
 8004204:	e020      	b.n	8004248 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004206:	4b55      	ldr	r3, [pc, #340]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d11d      	bne.n	800424e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004216:	e01a      	b.n	800424e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004218:	4b50      	ldr	r3, [pc, #320]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004220:	2b00      	cmp	r3, #0
 8004222:	d116      	bne.n	8004252 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004228:	e013      	b.n	8004252 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800422a:	4b4c      	ldr	r3, [pc, #304]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d10f      	bne.n	8004256 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004236:	4b49      	ldr	r3, [pc, #292]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800423e:	2b00      	cmp	r3, #0
 8004240:	d109      	bne.n	8004256 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004246:	e006      	b.n	8004256 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	73fb      	strb	r3, [r7, #15]
      break;
 800424c:	e004      	b.n	8004258 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800424e:	bf00      	nop
 8004250:	e002      	b.n	8004258 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004252:	bf00      	nop
 8004254:	e000      	b.n	8004258 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004256:	bf00      	nop
    }

    if(status == HAL_OK)
 8004258:	7bfb      	ldrb	r3, [r7, #15]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d10d      	bne.n	800427a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800425e:	4b3f      	ldr	r3, [pc, #252]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004260:	68db      	ldr	r3, [r3, #12]
 8004262:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6819      	ldr	r1, [r3, #0]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	3b01      	subs	r3, #1
 8004270:	011b      	lsls	r3, r3, #4
 8004272:	430b      	orrs	r3, r1
 8004274:	4939      	ldr	r1, [pc, #228]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004276:	4313      	orrs	r3, r2
 8004278:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800427a:	7bfb      	ldrb	r3, [r7, #15]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d167      	bne.n	8004350 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004280:	4b36      	ldr	r3, [pc, #216]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a35      	ldr	r2, [pc, #212]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004286:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800428a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800428c:	f7fd f84e 	bl	800132c <HAL_GetTick>
 8004290:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004292:	e009      	b.n	80042a8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004294:	f7fd f84a 	bl	800132c <HAL_GetTick>
 8004298:	4602      	mov	r2, r0
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d902      	bls.n	80042a8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	73fb      	strb	r3, [r7, #15]
        break;
 80042a6:	e005      	b.n	80042b4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042a8:	4b2c      	ldr	r3, [pc, #176]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d1ef      	bne.n	8004294 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80042b4:	7bfb      	ldrb	r3, [r7, #15]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d14a      	bne.n	8004350 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d111      	bne.n	80042e4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80042c0:	4b26      	ldr	r3, [pc, #152]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 80042c2:	695b      	ldr	r3, [r3, #20]
 80042c4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80042c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	6892      	ldr	r2, [r2, #8]
 80042d0:	0211      	lsls	r1, r2, #8
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	68d2      	ldr	r2, [r2, #12]
 80042d6:	0912      	lsrs	r2, r2, #4
 80042d8:	0452      	lsls	r2, r2, #17
 80042da:	430a      	orrs	r2, r1
 80042dc:	491f      	ldr	r1, [pc, #124]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 80042de:	4313      	orrs	r3, r2
 80042e0:	614b      	str	r3, [r1, #20]
 80042e2:	e011      	b.n	8004308 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80042e4:	4b1d      	ldr	r3, [pc, #116]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 80042e6:	695b      	ldr	r3, [r3, #20]
 80042e8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80042ec:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80042f0:	687a      	ldr	r2, [r7, #4]
 80042f2:	6892      	ldr	r2, [r2, #8]
 80042f4:	0211      	lsls	r1, r2, #8
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	6912      	ldr	r2, [r2, #16]
 80042fa:	0852      	lsrs	r2, r2, #1
 80042fc:	3a01      	subs	r2, #1
 80042fe:	0652      	lsls	r2, r2, #25
 8004300:	430a      	orrs	r2, r1
 8004302:	4916      	ldr	r1, [pc, #88]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004304:	4313      	orrs	r3, r2
 8004306:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004308:	4b14      	ldr	r3, [pc, #80]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a13      	ldr	r2, [pc, #76]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 800430e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004312:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004314:	f7fd f80a 	bl	800132c <HAL_GetTick>
 8004318:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800431a:	e009      	b.n	8004330 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800431c:	f7fd f806 	bl	800132c <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	2b02      	cmp	r3, #2
 8004328:	d902      	bls.n	8004330 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800432a:	2303      	movs	r3, #3
 800432c:	73fb      	strb	r3, [r7, #15]
          break;
 800432e:	e005      	b.n	800433c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004330:	4b0a      	ldr	r3, [pc, #40]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d0ef      	beq.n	800431c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800433c:	7bfb      	ldrb	r3, [r7, #15]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d106      	bne.n	8004350 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004342:	4b06      	ldr	r3, [pc, #24]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004344:	695a      	ldr	r2, [r3, #20]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	4904      	ldr	r1, [pc, #16]	@ (800435c <RCCEx_PLLSAI2_Config+0x1b8>)
 800434c:	4313      	orrs	r3, r2
 800434e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004350:	7bfb      	ldrb	r3, [r7, #15]
}
 8004352:	4618      	mov	r0, r3
 8004354:	3710      	adds	r7, #16
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	40021000 	.word	0x40021000

08004360 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d101      	bne.n	8004372 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e095      	b.n	800449e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004376:	2b00      	cmp	r3, #0
 8004378:	d108      	bne.n	800438c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004382:	d009      	beq.n	8004398 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	61da      	str	r2, [r3, #28]
 800438a:	e005      	b.n	8004398 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d106      	bne.n	80043b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2200      	movs	r2, #0
 80043ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f7fc fe0a 	bl	8000fcc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2202      	movs	r2, #2
 80043bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043ce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80043d8:	d902      	bls.n	80043e0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80043da:	2300      	movs	r3, #0
 80043dc:	60fb      	str	r3, [r7, #12]
 80043de:	e002      	b.n	80043e6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80043e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80043e4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80043ee:	d007      	beq.n	8004400 <HAL_SPI_Init+0xa0>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80043f8:	d002      	beq.n	8004400 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2200      	movs	r2, #0
 80043fe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004410:	431a      	orrs	r2, r3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	691b      	ldr	r3, [r3, #16]
 8004416:	f003 0302 	and.w	r3, r3, #2
 800441a:	431a      	orrs	r2, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	695b      	ldr	r3, [r3, #20]
 8004420:	f003 0301 	and.w	r3, r3, #1
 8004424:	431a      	orrs	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	699b      	ldr	r3, [r3, #24]
 800442a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800442e:	431a      	orrs	r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	69db      	ldr	r3, [r3, #28]
 8004434:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004438:	431a      	orrs	r2, r3
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6a1b      	ldr	r3, [r3, #32]
 800443e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004442:	ea42 0103 	orr.w	r1, r2, r3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800444a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	430a      	orrs	r2, r1
 8004454:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	699b      	ldr	r3, [r3, #24]
 800445a:	0c1b      	lsrs	r3, r3, #16
 800445c:	f003 0204 	and.w	r2, r3, #4
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004464:	f003 0310 	and.w	r3, r3, #16
 8004468:	431a      	orrs	r2, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800446e:	f003 0308 	and.w	r3, r3, #8
 8004472:	431a      	orrs	r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800447c:	ea42 0103 	orr.w	r1, r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	430a      	orrs	r2, r1
 800448c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800449c:	2300      	movs	r3, #0
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3710      	adds	r7, #16
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044a6:	b580      	push	{r7, lr}
 80044a8:	b088      	sub	sp, #32
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	60f8      	str	r0, [r7, #12]
 80044ae:	60b9      	str	r1, [r7, #8]
 80044b0:	603b      	str	r3, [r7, #0]
 80044b2:	4613      	mov	r3, r2
 80044b4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80044b6:	f7fc ff39 	bl	800132c <HAL_GetTick>
 80044ba:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80044bc:	88fb      	ldrh	r3, [r7, #6]
 80044be:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80044c6:	b2db      	uxtb	r3, r3
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d001      	beq.n	80044d0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80044cc:	2302      	movs	r3, #2
 80044ce:	e15c      	b.n	800478a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d002      	beq.n	80044dc <HAL_SPI_Transmit+0x36>
 80044d6:	88fb      	ldrh	r3, [r7, #6]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d101      	bne.n	80044e0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e154      	b.n	800478a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d101      	bne.n	80044ee <HAL_SPI_Transmit+0x48>
 80044ea:	2302      	movs	r3, #2
 80044ec:	e14d      	b.n	800478a <HAL_SPI_Transmit+0x2e4>
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2201      	movs	r2, #1
 80044f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2203      	movs	r2, #3
 80044fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	68ba      	ldr	r2, [r7, #8]
 8004508:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	88fa      	ldrh	r2, [r7, #6]
 800450e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	88fa      	ldrh	r2, [r7, #6]
 8004514:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2200      	movs	r2, #0
 800451a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2200      	movs	r2, #0
 8004520:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2200      	movs	r2, #0
 8004528:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2200      	movs	r2, #0
 8004530:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2200      	movs	r2, #0
 8004536:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004540:	d10f      	bne.n	8004562 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004550:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004560:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800456c:	2b40      	cmp	r3, #64	@ 0x40
 800456e:	d007      	beq.n	8004580 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800457e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004588:	d952      	bls.n	8004630 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d002      	beq.n	8004598 <HAL_SPI_Transmit+0xf2>
 8004592:	8b7b      	ldrh	r3, [r7, #26]
 8004594:	2b01      	cmp	r3, #1
 8004596:	d145      	bne.n	8004624 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800459c:	881a      	ldrh	r2, [r3, #0]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045a8:	1c9a      	adds	r2, r3, #2
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	3b01      	subs	r3, #1
 80045b6:	b29a      	uxth	r2, r3
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80045bc:	e032      	b.n	8004624 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	f003 0302 	and.w	r3, r3, #2
 80045c8:	2b02      	cmp	r3, #2
 80045ca:	d112      	bne.n	80045f2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045d0:	881a      	ldrh	r2, [r3, #0]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045dc:	1c9a      	adds	r2, r3, #2
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	3b01      	subs	r3, #1
 80045ea:	b29a      	uxth	r2, r3
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80045f0:	e018      	b.n	8004624 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045f2:	f7fc fe9b 	bl	800132c <HAL_GetTick>
 80045f6:	4602      	mov	r2, r0
 80045f8:	69fb      	ldr	r3, [r7, #28]
 80045fa:	1ad3      	subs	r3, r2, r3
 80045fc:	683a      	ldr	r2, [r7, #0]
 80045fe:	429a      	cmp	r2, r3
 8004600:	d803      	bhi.n	800460a <HAL_SPI_Transmit+0x164>
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004608:	d102      	bne.n	8004610 <HAL_SPI_Transmit+0x16a>
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d109      	bne.n	8004624 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004620:	2303      	movs	r3, #3
 8004622:	e0b2      	b.n	800478a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004628:	b29b      	uxth	r3, r3
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1c7      	bne.n	80045be <HAL_SPI_Transmit+0x118>
 800462e:	e083      	b.n	8004738 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d002      	beq.n	800463e <HAL_SPI_Transmit+0x198>
 8004638:	8b7b      	ldrh	r3, [r7, #26]
 800463a:	2b01      	cmp	r3, #1
 800463c:	d177      	bne.n	800472e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004642:	b29b      	uxth	r3, r3
 8004644:	2b01      	cmp	r3, #1
 8004646:	d912      	bls.n	800466e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800464c:	881a      	ldrh	r2, [r3, #0]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004658:	1c9a      	adds	r2, r3, #2
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004662:	b29b      	uxth	r3, r3
 8004664:	3b02      	subs	r3, #2
 8004666:	b29a      	uxth	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800466c:	e05f      	b.n	800472e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	330c      	adds	r3, #12
 8004678:	7812      	ldrb	r2, [r2, #0]
 800467a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004680:	1c5a      	adds	r2, r3, #1
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800468a:	b29b      	uxth	r3, r3
 800468c:	3b01      	subs	r3, #1
 800468e:	b29a      	uxth	r2, r3
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004694:	e04b      	b.n	800472e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	f003 0302 	and.w	r3, r3, #2
 80046a0:	2b02      	cmp	r3, #2
 80046a2:	d12b      	bne.n	80046fc <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046a8:	b29b      	uxth	r3, r3
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d912      	bls.n	80046d4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b2:	881a      	ldrh	r2, [r3, #0]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046be:	1c9a      	adds	r2, r3, #2
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046c8:	b29b      	uxth	r3, r3
 80046ca:	3b02      	subs	r3, #2
 80046cc:	b29a      	uxth	r2, r3
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80046d2:	e02c      	b.n	800472e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	330c      	adds	r3, #12
 80046de:	7812      	ldrb	r2, [r2, #0]
 80046e0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046e6:	1c5a      	adds	r2, r3, #1
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	3b01      	subs	r3, #1
 80046f4:	b29a      	uxth	r2, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80046fa:	e018      	b.n	800472e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046fc:	f7fc fe16 	bl	800132c <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	683a      	ldr	r2, [r7, #0]
 8004708:	429a      	cmp	r2, r3
 800470a:	d803      	bhi.n	8004714 <HAL_SPI_Transmit+0x26e>
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004712:	d102      	bne.n	800471a <HAL_SPI_Transmit+0x274>
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d109      	bne.n	800472e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2201      	movs	r2, #1
 800471e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800472a:	2303      	movs	r3, #3
 800472c:	e02d      	b.n	800478a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004732:	b29b      	uxth	r3, r3
 8004734:	2b00      	cmp	r3, #0
 8004736:	d1ae      	bne.n	8004696 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004738:	69fa      	ldr	r2, [r7, #28]
 800473a:	6839      	ldr	r1, [r7, #0]
 800473c:	68f8      	ldr	r0, [r7, #12]
 800473e:	f000 fb65 	bl	8004e0c <SPI_EndRxTxTransaction>
 8004742:	4603      	mov	r3, r0
 8004744:	2b00      	cmp	r3, #0
 8004746:	d002      	beq.n	800474e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2220      	movs	r2, #32
 800474c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d10a      	bne.n	800476c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004756:	2300      	movs	r3, #0
 8004758:	617b      	str	r3, [r7, #20]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	617b      	str	r3, [r7, #20]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	617b      	str	r3, [r7, #20]
 800476a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004780:	2b00      	cmp	r3, #0
 8004782:	d001      	beq.n	8004788 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e000      	b.n	800478a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004788:	2300      	movs	r3, #0
  }
}
 800478a:	4618      	mov	r0, r3
 800478c:	3720      	adds	r7, #32
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}

08004792 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004792:	b580      	push	{r7, lr}
 8004794:	b08a      	sub	sp, #40	@ 0x28
 8004796:	af00      	add	r7, sp, #0
 8004798:	60f8      	str	r0, [r7, #12]
 800479a:	60b9      	str	r1, [r7, #8]
 800479c:	607a      	str	r2, [r7, #4]
 800479e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80047a0:	2301      	movs	r3, #1
 80047a2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047a4:	f7fc fdc2 	bl	800132c <HAL_GetTick>
 80047a8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80047b0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80047b8:	887b      	ldrh	r3, [r7, #2]
 80047ba:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80047bc:	887b      	ldrh	r3, [r7, #2]
 80047be:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80047c0:	7ffb      	ldrb	r3, [r7, #31]
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d00c      	beq.n	80047e0 <HAL_SPI_TransmitReceive+0x4e>
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047cc:	d106      	bne.n	80047dc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d102      	bne.n	80047dc <HAL_SPI_TransmitReceive+0x4a>
 80047d6:	7ffb      	ldrb	r3, [r7, #31]
 80047d8:	2b04      	cmp	r3, #4
 80047da:	d001      	beq.n	80047e0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80047dc:	2302      	movs	r3, #2
 80047de:	e1f3      	b.n	8004bc8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d005      	beq.n	80047f2 <HAL_SPI_TransmitReceive+0x60>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d002      	beq.n	80047f2 <HAL_SPI_TransmitReceive+0x60>
 80047ec:	887b      	ldrh	r3, [r7, #2]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d101      	bne.n	80047f6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e1e8      	b.n	8004bc8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d101      	bne.n	8004804 <HAL_SPI_TransmitReceive+0x72>
 8004800:	2302      	movs	r3, #2
 8004802:	e1e1      	b.n	8004bc8 <HAL_SPI_TransmitReceive+0x436>
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004812:	b2db      	uxtb	r3, r3
 8004814:	2b04      	cmp	r3, #4
 8004816:	d003      	beq.n	8004820 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2205      	movs	r2, #5
 800481c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2200      	movs	r2, #0
 8004824:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	887a      	ldrh	r2, [r7, #2]
 8004830:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	887a      	ldrh	r2, [r7, #2]
 8004838:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	68ba      	ldr	r2, [r7, #8]
 8004840:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	887a      	ldrh	r2, [r7, #2]
 8004846:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	887a      	ldrh	r2, [r7, #2]
 800484c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2200      	movs	r2, #0
 8004858:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004862:	d802      	bhi.n	800486a <HAL_SPI_TransmitReceive+0xd8>
 8004864:	8abb      	ldrh	r3, [r7, #20]
 8004866:	2b01      	cmp	r3, #1
 8004868:	d908      	bls.n	800487c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	685a      	ldr	r2, [r3, #4]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004878:	605a      	str	r2, [r3, #4]
 800487a:	e007      	b.n	800488c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	685a      	ldr	r2, [r3, #4]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800488a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004896:	2b40      	cmp	r3, #64	@ 0x40
 8004898:	d007      	beq.n	80048aa <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80048b2:	f240 8083 	bls.w	80049bc <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d002      	beq.n	80048c4 <HAL_SPI_TransmitReceive+0x132>
 80048be:	8afb      	ldrh	r3, [r7, #22]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d16f      	bne.n	80049a4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c8:	881a      	ldrh	r2, [r3, #0]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048d4:	1c9a      	adds	r2, r3, #2
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048de:	b29b      	uxth	r3, r3
 80048e0:	3b01      	subs	r3, #1
 80048e2:	b29a      	uxth	r2, r3
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048e8:	e05c      	b.n	80049a4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f003 0302 	and.w	r3, r3, #2
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d11b      	bne.n	8004930 <HAL_SPI_TransmitReceive+0x19e>
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d016      	beq.n	8004930 <HAL_SPI_TransmitReceive+0x19e>
 8004902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004904:	2b01      	cmp	r3, #1
 8004906:	d113      	bne.n	8004930 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800490c:	881a      	ldrh	r2, [r3, #0]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004918:	1c9a      	adds	r2, r3, #2
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004922:	b29b      	uxth	r3, r3
 8004924:	3b01      	subs	r3, #1
 8004926:	b29a      	uxth	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800492c:	2300      	movs	r3, #0
 800492e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	f003 0301 	and.w	r3, r3, #1
 800493a:	2b01      	cmp	r3, #1
 800493c:	d11c      	bne.n	8004978 <HAL_SPI_TransmitReceive+0x1e6>
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004944:	b29b      	uxth	r3, r3
 8004946:	2b00      	cmp	r3, #0
 8004948:	d016      	beq.n	8004978 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	68da      	ldr	r2, [r3, #12]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004954:	b292      	uxth	r2, r2
 8004956:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495c:	1c9a      	adds	r2, r3, #2
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004968:	b29b      	uxth	r3, r3
 800496a:	3b01      	subs	r3, #1
 800496c:	b29a      	uxth	r2, r3
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004974:	2301      	movs	r3, #1
 8004976:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004978:	f7fc fcd8 	bl	800132c <HAL_GetTick>
 800497c:	4602      	mov	r2, r0
 800497e:	6a3b      	ldr	r3, [r7, #32]
 8004980:	1ad3      	subs	r3, r2, r3
 8004982:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004984:	429a      	cmp	r2, r3
 8004986:	d80d      	bhi.n	80049a4 <HAL_SPI_TransmitReceive+0x212>
 8004988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800498a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800498e:	d009      	beq.n	80049a4 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80049a0:	2303      	movs	r3, #3
 80049a2:	e111      	b.n	8004bc8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049a8:	b29b      	uxth	r3, r3
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d19d      	bne.n	80048ea <HAL_SPI_TransmitReceive+0x158>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d197      	bne.n	80048ea <HAL_SPI_TransmitReceive+0x158>
 80049ba:	e0e5      	b.n	8004b88 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d003      	beq.n	80049cc <HAL_SPI_TransmitReceive+0x23a>
 80049c4:	8afb      	ldrh	r3, [r7, #22]
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	f040 80d1 	bne.w	8004b6e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	2b01      	cmp	r3, #1
 80049d4:	d912      	bls.n	80049fc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049da:	881a      	ldrh	r2, [r3, #0]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e6:	1c9a      	adds	r2, r3, #2
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	3b02      	subs	r3, #2
 80049f4:	b29a      	uxth	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80049fa:	e0b8      	b.n	8004b6e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	330c      	adds	r3, #12
 8004a06:	7812      	ldrb	r2, [r2, #0]
 8004a08:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a0e:	1c5a      	adds	r2, r3, #1
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	b29a      	uxth	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a22:	e0a4      	b.n	8004b6e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d134      	bne.n	8004a9c <HAL_SPI_TransmitReceive+0x30a>
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d02f      	beq.n	8004a9c <HAL_SPI_TransmitReceive+0x30a>
 8004a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d12c      	bne.n	8004a9c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d912      	bls.n	8004a72 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a50:	881a      	ldrh	r2, [r3, #0]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a5c:	1c9a      	adds	r2, r3, #2
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	3b02      	subs	r3, #2
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a70:	e012      	b.n	8004a98 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	330c      	adds	r3, #12
 8004a7c:	7812      	ldrb	r2, [r2, #0]
 8004a7e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a84:	1c5a      	adds	r2, r3, #1
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	3b01      	subs	r3, #1
 8004a92:	b29a      	uxth	r2, r3
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	f003 0301 	and.w	r3, r3, #1
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d148      	bne.n	8004b3c <HAL_SPI_TransmitReceive+0x3aa>
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d042      	beq.n	8004b3c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d923      	bls.n	8004b0a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	68da      	ldr	r2, [r3, #12]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004acc:	b292      	uxth	r2, r2
 8004ace:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad4:	1c9a      	adds	r2, r3, #2
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004ae0:	b29b      	uxth	r3, r3
 8004ae2:	3b02      	subs	r3, #2
 8004ae4:	b29a      	uxth	r2, r3
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d81f      	bhi.n	8004b38 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	685a      	ldr	r2, [r3, #4]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004b06:	605a      	str	r2, [r3, #4]
 8004b08:	e016      	b.n	8004b38 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f103 020c 	add.w	r2, r3, #12
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b16:	7812      	ldrb	r2, [r2, #0]
 8004b18:	b2d2      	uxtb	r2, r2
 8004b1a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b20:	1c5a      	adds	r2, r3, #1
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	b29a      	uxth	r2, r3
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004b3c:	f7fc fbf6 	bl	800132c <HAL_GetTick>
 8004b40:	4602      	mov	r2, r0
 8004b42:	6a3b      	ldr	r3, [r7, #32]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d803      	bhi.n	8004b54 <HAL_SPI_TransmitReceive+0x3c2>
 8004b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b52:	d102      	bne.n	8004b5a <HAL_SPI_TransmitReceive+0x3c8>
 8004b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d109      	bne.n	8004b6e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004b6a:	2303      	movs	r3, #3
 8004b6c:	e02c      	b.n	8004bc8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f47f af55 	bne.w	8004a24 <HAL_SPI_TransmitReceive+0x292>
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f47f af4e 	bne.w	8004a24 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b88:	6a3a      	ldr	r2, [r7, #32]
 8004b8a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004b8c:	68f8      	ldr	r0, [r7, #12]
 8004b8e:	f000 f93d 	bl	8004e0c <SPI_EndRxTxTransaction>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d008      	beq.n	8004baa <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2220      	movs	r2, #32
 8004b9c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e00e      	b.n	8004bc8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2201      	movs	r2, #1
 8004bae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d001      	beq.n	8004bc6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e000      	b.n	8004bc8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004bc6:	2300      	movs	r3, #0
  }
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3728      	adds	r7, #40	@ 0x28
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}

08004bd0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b088      	sub	sp, #32
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	60f8      	str	r0, [r7, #12]
 8004bd8:	60b9      	str	r1, [r7, #8]
 8004bda:	603b      	str	r3, [r7, #0]
 8004bdc:	4613      	mov	r3, r2
 8004bde:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004be0:	f7fc fba4 	bl	800132c <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004be8:	1a9b      	subs	r3, r3, r2
 8004bea:	683a      	ldr	r2, [r7, #0]
 8004bec:	4413      	add	r3, r2
 8004bee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004bf0:	f7fc fb9c 	bl	800132c <HAL_GetTick>
 8004bf4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004bf6:	4b39      	ldr	r3, [pc, #228]	@ (8004cdc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	015b      	lsls	r3, r3, #5
 8004bfc:	0d1b      	lsrs	r3, r3, #20
 8004bfe:	69fa      	ldr	r2, [r7, #28]
 8004c00:	fb02 f303 	mul.w	r3, r2, r3
 8004c04:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c06:	e054      	b.n	8004cb2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c0e:	d050      	beq.n	8004cb2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c10:	f7fc fb8c 	bl	800132c <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	69bb      	ldr	r3, [r7, #24]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	69fa      	ldr	r2, [r7, #28]
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d902      	bls.n	8004c26 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d13d      	bne.n	8004ca2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	685a      	ldr	r2, [r3, #4]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004c34:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c3e:	d111      	bne.n	8004c64 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c48:	d004      	beq.n	8004c54 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c52:	d107      	bne.n	8004c64 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c62:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c6c:	d10f      	bne.n	8004c8e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c7c:	601a      	str	r2, [r3, #0]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c8c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2201      	movs	r2, #1
 8004c92:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	e017      	b.n	8004cd2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d101      	bne.n	8004cac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	689a      	ldr	r2, [r3, #8]
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	4013      	ands	r3, r2
 8004cbc:	68ba      	ldr	r2, [r7, #8]
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	bf0c      	ite	eq
 8004cc2:	2301      	moveq	r3, #1
 8004cc4:	2300      	movne	r3, #0
 8004cc6:	b2db      	uxtb	r3, r3
 8004cc8:	461a      	mov	r2, r3
 8004cca:	79fb      	ldrb	r3, [r7, #7]
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d19b      	bne.n	8004c08 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004cd0:	2300      	movs	r3, #0
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3720      	adds	r7, #32
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}
 8004cda:	bf00      	nop
 8004cdc:	20000000 	.word	0x20000000

08004ce0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b08a      	sub	sp, #40	@ 0x28
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	60f8      	str	r0, [r7, #12]
 8004ce8:	60b9      	str	r1, [r7, #8]
 8004cea:	607a      	str	r2, [r7, #4]
 8004cec:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004cf2:	f7fc fb1b 	bl	800132c <HAL_GetTick>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cfa:	1a9b      	subs	r3, r3, r2
 8004cfc:	683a      	ldr	r2, [r7, #0]
 8004cfe:	4413      	add	r3, r2
 8004d00:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004d02:	f7fc fb13 	bl	800132c <HAL_GetTick>
 8004d06:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	330c      	adds	r3, #12
 8004d0e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004d10:	4b3d      	ldr	r3, [pc, #244]	@ (8004e08 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	4613      	mov	r3, r2
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	4413      	add	r3, r2
 8004d1a:	00da      	lsls	r2, r3, #3
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	0d1b      	lsrs	r3, r3, #20
 8004d20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d22:	fb02 f303 	mul.w	r3, r2, r3
 8004d26:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004d28:	e060      	b.n	8004dec <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004d30:	d107      	bne.n	8004d42 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d104      	bne.n	8004d42 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	781b      	ldrb	r3, [r3, #0]
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004d40:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d48:	d050      	beq.n	8004dec <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d4a:	f7fc faef 	bl	800132c <HAL_GetTick>
 8004d4e:	4602      	mov	r2, r0
 8004d50:	6a3b      	ldr	r3, [r7, #32]
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d902      	bls.n	8004d60 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d13d      	bne.n	8004ddc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	685a      	ldr	r2, [r3, #4]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004d6e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d78:	d111      	bne.n	8004d9e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d82:	d004      	beq.n	8004d8e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d8c:	d107      	bne.n	8004d9e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d9c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004da2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004da6:	d10f      	bne.n	8004dc8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004db6:	601a      	str	r2, [r3, #0]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004dc6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	e010      	b.n	8004dfe <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d101      	bne.n	8004de6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004de2:	2300      	movs	r3, #0
 8004de4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004de6:	69bb      	ldr	r3, [r7, #24]
 8004de8:	3b01      	subs	r3, #1
 8004dea:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	689a      	ldr	r2, [r3, #8]
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	4013      	ands	r3, r2
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d196      	bne.n	8004d2a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004dfc:	2300      	movs	r3, #0
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3728      	adds	r7, #40	@ 0x28
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}
 8004e06:	bf00      	nop
 8004e08:	20000000 	.word	0x20000000

08004e0c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b086      	sub	sp, #24
 8004e10:	af02      	add	r7, sp, #8
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	9300      	str	r3, [sp, #0]
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004e24:	68f8      	ldr	r0, [r7, #12]
 8004e26:	f7ff ff5b 	bl	8004ce0 <SPI_WaitFifoStateUntilTimeout>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d007      	beq.n	8004e40 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e34:	f043 0220 	orr.w	r2, r3, #32
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e027      	b.n	8004e90 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	9300      	str	r3, [sp, #0]
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	2200      	movs	r2, #0
 8004e48:	2180      	movs	r1, #128	@ 0x80
 8004e4a:	68f8      	ldr	r0, [r7, #12]
 8004e4c:	f7ff fec0 	bl	8004bd0 <SPI_WaitFlagStateUntilTimeout>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d007      	beq.n	8004e66 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e5a:	f043 0220 	orr.w	r2, r3, #32
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e014      	b.n	8004e90 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	9300      	str	r3, [sp, #0]
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004e72:	68f8      	ldr	r0, [r7, #12]
 8004e74:	f7ff ff34 	bl	8004ce0 <SPI_WaitFifoStateUntilTimeout>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d007      	beq.n	8004e8e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e82:	f043 0220 	orr.w	r2, r3, #32
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	e000      	b.n	8004e90 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004e8e:	2300      	movs	r3, #0
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3710      	adds	r7, #16
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}

08004e98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d101      	bne.n	8004eaa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e040      	b.n	8004f2c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d106      	bne.n	8004ec0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f7fc f8c8 	bl	8001050 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2224      	movs	r2, #36	@ 0x24
 8004ec4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f022 0201 	bic.w	r2, r2, #1
 8004ed4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d002      	beq.n	8004ee4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 fb6a 	bl	80055b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f000 f8af 	bl	8005048 <UART_SetConfig>
 8004eea:	4603      	mov	r3, r0
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d101      	bne.n	8004ef4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e01b      	b.n	8004f2c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	685a      	ldr	r2, [r3, #4]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f02:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	689a      	ldr	r2, [r3, #8]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f12:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f042 0201 	orr.w	r2, r2, #1
 8004f22:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f24:	6878      	ldr	r0, [r7, #4]
 8004f26:	f000 fbe9 	bl	80056fc <UART_CheckIdleState>
 8004f2a:	4603      	mov	r3, r0
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3708      	adds	r7, #8
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b08a      	sub	sp, #40	@ 0x28
 8004f38:	af02      	add	r7, sp, #8
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	603b      	str	r3, [r7, #0]
 8004f40:	4613      	mov	r3, r2
 8004f42:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f48:	2b20      	cmp	r3, #32
 8004f4a:	d177      	bne.n	800503c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d002      	beq.n	8004f58 <HAL_UART_Transmit+0x24>
 8004f52:	88fb      	ldrh	r3, [r7, #6]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d101      	bne.n	8004f5c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e070      	b.n	800503e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2221      	movs	r2, #33	@ 0x21
 8004f68:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f6a:	f7fc f9df 	bl	800132c <HAL_GetTick>
 8004f6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	88fa      	ldrh	r2, [r7, #6]
 8004f74:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	88fa      	ldrh	r2, [r7, #6]
 8004f7c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f88:	d108      	bne.n	8004f9c <HAL_UART_Transmit+0x68>
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d104      	bne.n	8004f9c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004f92:	2300      	movs	r3, #0
 8004f94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	61bb      	str	r3, [r7, #24]
 8004f9a:	e003      	b.n	8004fa4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004fa4:	e02f      	b.n	8005006 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	9300      	str	r3, [sp, #0]
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	2200      	movs	r2, #0
 8004fae:	2180      	movs	r1, #128	@ 0x80
 8004fb0:	68f8      	ldr	r0, [r7, #12]
 8004fb2:	f000 fc4b 	bl	800584c <UART_WaitOnFlagUntilTimeout>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d004      	beq.n	8004fc6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2220      	movs	r2, #32
 8004fc0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e03b      	b.n	800503e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004fc6:	69fb      	ldr	r3, [r7, #28]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d10b      	bne.n	8004fe4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	881a      	ldrh	r2, [r3, #0]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004fd8:	b292      	uxth	r2, r2
 8004fda:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004fdc:	69bb      	ldr	r3, [r7, #24]
 8004fde:	3302      	adds	r3, #2
 8004fe0:	61bb      	str	r3, [r7, #24]
 8004fe2:	e007      	b.n	8004ff4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004fe4:	69fb      	ldr	r3, [r7, #28]
 8004fe6:	781a      	ldrb	r2, [r3, #0]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004fee:	69fb      	ldr	r3, [r7, #28]
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	3b01      	subs	r3, #1
 8004ffe:	b29a      	uxth	r2, r3
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800500c:	b29b      	uxth	r3, r3
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1c9      	bne.n	8004fa6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	9300      	str	r3, [sp, #0]
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	2200      	movs	r2, #0
 800501a:	2140      	movs	r1, #64	@ 0x40
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	f000 fc15 	bl	800584c <UART_WaitOnFlagUntilTimeout>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
 8005026:	d004      	beq.n	8005032 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2220      	movs	r2, #32
 800502c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800502e:	2303      	movs	r3, #3
 8005030:	e005      	b.n	800503e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2220      	movs	r2, #32
 8005036:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005038:	2300      	movs	r3, #0
 800503a:	e000      	b.n	800503e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800503c:	2302      	movs	r3, #2
  }
}
 800503e:	4618      	mov	r0, r3
 8005040:	3720      	adds	r7, #32
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}
	...

08005048 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005048:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800504c:	b08a      	sub	sp, #40	@ 0x28
 800504e:	af00      	add	r7, sp, #0
 8005050:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005052:	2300      	movs	r3, #0
 8005054:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	689a      	ldr	r2, [r3, #8]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	691b      	ldr	r3, [r3, #16]
 8005060:	431a      	orrs	r2, r3
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	695b      	ldr	r3, [r3, #20]
 8005066:	431a      	orrs	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	69db      	ldr	r3, [r3, #28]
 800506c:	4313      	orrs	r3, r2
 800506e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	4ba4      	ldr	r3, [pc, #656]	@ (8005308 <UART_SetConfig+0x2c0>)
 8005078:	4013      	ands	r3, r2
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	6812      	ldr	r2, [r2, #0]
 800507e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005080:	430b      	orrs	r3, r1
 8005082:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	68da      	ldr	r2, [r3, #12]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	430a      	orrs	r2, r1
 8005098:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	699b      	ldr	r3, [r3, #24]
 800509e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a99      	ldr	r2, [pc, #612]	@ (800530c <UART_SetConfig+0x2c4>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d004      	beq.n	80050b4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	6a1b      	ldr	r3, [r3, #32]
 80050ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050b0:	4313      	orrs	r3, r2
 80050b2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050c4:	430a      	orrs	r2, r1
 80050c6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a90      	ldr	r2, [pc, #576]	@ (8005310 <UART_SetConfig+0x2c8>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d126      	bne.n	8005120 <UART_SetConfig+0xd8>
 80050d2:	4b90      	ldr	r3, [pc, #576]	@ (8005314 <UART_SetConfig+0x2cc>)
 80050d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050d8:	f003 0303 	and.w	r3, r3, #3
 80050dc:	2b03      	cmp	r3, #3
 80050de:	d81b      	bhi.n	8005118 <UART_SetConfig+0xd0>
 80050e0:	a201      	add	r2, pc, #4	@ (adr r2, 80050e8 <UART_SetConfig+0xa0>)
 80050e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050e6:	bf00      	nop
 80050e8:	080050f9 	.word	0x080050f9
 80050ec:	08005109 	.word	0x08005109
 80050f0:	08005101 	.word	0x08005101
 80050f4:	08005111 	.word	0x08005111
 80050f8:	2301      	movs	r3, #1
 80050fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050fe:	e116      	b.n	800532e <UART_SetConfig+0x2e6>
 8005100:	2302      	movs	r3, #2
 8005102:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005106:	e112      	b.n	800532e <UART_SetConfig+0x2e6>
 8005108:	2304      	movs	r3, #4
 800510a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800510e:	e10e      	b.n	800532e <UART_SetConfig+0x2e6>
 8005110:	2308      	movs	r3, #8
 8005112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005116:	e10a      	b.n	800532e <UART_SetConfig+0x2e6>
 8005118:	2310      	movs	r3, #16
 800511a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800511e:	e106      	b.n	800532e <UART_SetConfig+0x2e6>
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a7c      	ldr	r2, [pc, #496]	@ (8005318 <UART_SetConfig+0x2d0>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d138      	bne.n	800519c <UART_SetConfig+0x154>
 800512a:	4b7a      	ldr	r3, [pc, #488]	@ (8005314 <UART_SetConfig+0x2cc>)
 800512c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005130:	f003 030c 	and.w	r3, r3, #12
 8005134:	2b0c      	cmp	r3, #12
 8005136:	d82d      	bhi.n	8005194 <UART_SetConfig+0x14c>
 8005138:	a201      	add	r2, pc, #4	@ (adr r2, 8005140 <UART_SetConfig+0xf8>)
 800513a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800513e:	bf00      	nop
 8005140:	08005175 	.word	0x08005175
 8005144:	08005195 	.word	0x08005195
 8005148:	08005195 	.word	0x08005195
 800514c:	08005195 	.word	0x08005195
 8005150:	08005185 	.word	0x08005185
 8005154:	08005195 	.word	0x08005195
 8005158:	08005195 	.word	0x08005195
 800515c:	08005195 	.word	0x08005195
 8005160:	0800517d 	.word	0x0800517d
 8005164:	08005195 	.word	0x08005195
 8005168:	08005195 	.word	0x08005195
 800516c:	08005195 	.word	0x08005195
 8005170:	0800518d 	.word	0x0800518d
 8005174:	2300      	movs	r3, #0
 8005176:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800517a:	e0d8      	b.n	800532e <UART_SetConfig+0x2e6>
 800517c:	2302      	movs	r3, #2
 800517e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005182:	e0d4      	b.n	800532e <UART_SetConfig+0x2e6>
 8005184:	2304      	movs	r3, #4
 8005186:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800518a:	e0d0      	b.n	800532e <UART_SetConfig+0x2e6>
 800518c:	2308      	movs	r3, #8
 800518e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005192:	e0cc      	b.n	800532e <UART_SetConfig+0x2e6>
 8005194:	2310      	movs	r3, #16
 8005196:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800519a:	e0c8      	b.n	800532e <UART_SetConfig+0x2e6>
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a5e      	ldr	r2, [pc, #376]	@ (800531c <UART_SetConfig+0x2d4>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d125      	bne.n	80051f2 <UART_SetConfig+0x1aa>
 80051a6:	4b5b      	ldr	r3, [pc, #364]	@ (8005314 <UART_SetConfig+0x2cc>)
 80051a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80051b0:	2b30      	cmp	r3, #48	@ 0x30
 80051b2:	d016      	beq.n	80051e2 <UART_SetConfig+0x19a>
 80051b4:	2b30      	cmp	r3, #48	@ 0x30
 80051b6:	d818      	bhi.n	80051ea <UART_SetConfig+0x1a2>
 80051b8:	2b20      	cmp	r3, #32
 80051ba:	d00a      	beq.n	80051d2 <UART_SetConfig+0x18a>
 80051bc:	2b20      	cmp	r3, #32
 80051be:	d814      	bhi.n	80051ea <UART_SetConfig+0x1a2>
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d002      	beq.n	80051ca <UART_SetConfig+0x182>
 80051c4:	2b10      	cmp	r3, #16
 80051c6:	d008      	beq.n	80051da <UART_SetConfig+0x192>
 80051c8:	e00f      	b.n	80051ea <UART_SetConfig+0x1a2>
 80051ca:	2300      	movs	r3, #0
 80051cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051d0:	e0ad      	b.n	800532e <UART_SetConfig+0x2e6>
 80051d2:	2302      	movs	r3, #2
 80051d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051d8:	e0a9      	b.n	800532e <UART_SetConfig+0x2e6>
 80051da:	2304      	movs	r3, #4
 80051dc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051e0:	e0a5      	b.n	800532e <UART_SetConfig+0x2e6>
 80051e2:	2308      	movs	r3, #8
 80051e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051e8:	e0a1      	b.n	800532e <UART_SetConfig+0x2e6>
 80051ea:	2310      	movs	r3, #16
 80051ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051f0:	e09d      	b.n	800532e <UART_SetConfig+0x2e6>
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a4a      	ldr	r2, [pc, #296]	@ (8005320 <UART_SetConfig+0x2d8>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d125      	bne.n	8005248 <UART_SetConfig+0x200>
 80051fc:	4b45      	ldr	r3, [pc, #276]	@ (8005314 <UART_SetConfig+0x2cc>)
 80051fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005202:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005206:	2bc0      	cmp	r3, #192	@ 0xc0
 8005208:	d016      	beq.n	8005238 <UART_SetConfig+0x1f0>
 800520a:	2bc0      	cmp	r3, #192	@ 0xc0
 800520c:	d818      	bhi.n	8005240 <UART_SetConfig+0x1f8>
 800520e:	2b80      	cmp	r3, #128	@ 0x80
 8005210:	d00a      	beq.n	8005228 <UART_SetConfig+0x1e0>
 8005212:	2b80      	cmp	r3, #128	@ 0x80
 8005214:	d814      	bhi.n	8005240 <UART_SetConfig+0x1f8>
 8005216:	2b00      	cmp	r3, #0
 8005218:	d002      	beq.n	8005220 <UART_SetConfig+0x1d8>
 800521a:	2b40      	cmp	r3, #64	@ 0x40
 800521c:	d008      	beq.n	8005230 <UART_SetConfig+0x1e8>
 800521e:	e00f      	b.n	8005240 <UART_SetConfig+0x1f8>
 8005220:	2300      	movs	r3, #0
 8005222:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005226:	e082      	b.n	800532e <UART_SetConfig+0x2e6>
 8005228:	2302      	movs	r3, #2
 800522a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800522e:	e07e      	b.n	800532e <UART_SetConfig+0x2e6>
 8005230:	2304      	movs	r3, #4
 8005232:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005236:	e07a      	b.n	800532e <UART_SetConfig+0x2e6>
 8005238:	2308      	movs	r3, #8
 800523a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800523e:	e076      	b.n	800532e <UART_SetConfig+0x2e6>
 8005240:	2310      	movs	r3, #16
 8005242:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005246:	e072      	b.n	800532e <UART_SetConfig+0x2e6>
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a35      	ldr	r2, [pc, #212]	@ (8005324 <UART_SetConfig+0x2dc>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d12a      	bne.n	80052a8 <UART_SetConfig+0x260>
 8005252:	4b30      	ldr	r3, [pc, #192]	@ (8005314 <UART_SetConfig+0x2cc>)
 8005254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005258:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800525c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005260:	d01a      	beq.n	8005298 <UART_SetConfig+0x250>
 8005262:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005266:	d81b      	bhi.n	80052a0 <UART_SetConfig+0x258>
 8005268:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800526c:	d00c      	beq.n	8005288 <UART_SetConfig+0x240>
 800526e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005272:	d815      	bhi.n	80052a0 <UART_SetConfig+0x258>
 8005274:	2b00      	cmp	r3, #0
 8005276:	d003      	beq.n	8005280 <UART_SetConfig+0x238>
 8005278:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800527c:	d008      	beq.n	8005290 <UART_SetConfig+0x248>
 800527e:	e00f      	b.n	80052a0 <UART_SetConfig+0x258>
 8005280:	2300      	movs	r3, #0
 8005282:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005286:	e052      	b.n	800532e <UART_SetConfig+0x2e6>
 8005288:	2302      	movs	r3, #2
 800528a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800528e:	e04e      	b.n	800532e <UART_SetConfig+0x2e6>
 8005290:	2304      	movs	r3, #4
 8005292:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005296:	e04a      	b.n	800532e <UART_SetConfig+0x2e6>
 8005298:	2308      	movs	r3, #8
 800529a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800529e:	e046      	b.n	800532e <UART_SetConfig+0x2e6>
 80052a0:	2310      	movs	r3, #16
 80052a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052a6:	e042      	b.n	800532e <UART_SetConfig+0x2e6>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a17      	ldr	r2, [pc, #92]	@ (800530c <UART_SetConfig+0x2c4>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d13a      	bne.n	8005328 <UART_SetConfig+0x2e0>
 80052b2:	4b18      	ldr	r3, [pc, #96]	@ (8005314 <UART_SetConfig+0x2cc>)
 80052b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80052bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80052c0:	d01a      	beq.n	80052f8 <UART_SetConfig+0x2b0>
 80052c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80052c6:	d81b      	bhi.n	8005300 <UART_SetConfig+0x2b8>
 80052c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052cc:	d00c      	beq.n	80052e8 <UART_SetConfig+0x2a0>
 80052ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052d2:	d815      	bhi.n	8005300 <UART_SetConfig+0x2b8>
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d003      	beq.n	80052e0 <UART_SetConfig+0x298>
 80052d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052dc:	d008      	beq.n	80052f0 <UART_SetConfig+0x2a8>
 80052de:	e00f      	b.n	8005300 <UART_SetConfig+0x2b8>
 80052e0:	2300      	movs	r3, #0
 80052e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052e6:	e022      	b.n	800532e <UART_SetConfig+0x2e6>
 80052e8:	2302      	movs	r3, #2
 80052ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052ee:	e01e      	b.n	800532e <UART_SetConfig+0x2e6>
 80052f0:	2304      	movs	r3, #4
 80052f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052f6:	e01a      	b.n	800532e <UART_SetConfig+0x2e6>
 80052f8:	2308      	movs	r3, #8
 80052fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052fe:	e016      	b.n	800532e <UART_SetConfig+0x2e6>
 8005300:	2310      	movs	r3, #16
 8005302:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005306:	e012      	b.n	800532e <UART_SetConfig+0x2e6>
 8005308:	efff69f3 	.word	0xefff69f3
 800530c:	40008000 	.word	0x40008000
 8005310:	40013800 	.word	0x40013800
 8005314:	40021000 	.word	0x40021000
 8005318:	40004400 	.word	0x40004400
 800531c:	40004800 	.word	0x40004800
 8005320:	40004c00 	.word	0x40004c00
 8005324:	40005000 	.word	0x40005000
 8005328:	2310      	movs	r3, #16
 800532a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a9f      	ldr	r2, [pc, #636]	@ (80055b0 <UART_SetConfig+0x568>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d17a      	bne.n	800542e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005338:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800533c:	2b08      	cmp	r3, #8
 800533e:	d824      	bhi.n	800538a <UART_SetConfig+0x342>
 8005340:	a201      	add	r2, pc, #4	@ (adr r2, 8005348 <UART_SetConfig+0x300>)
 8005342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005346:	bf00      	nop
 8005348:	0800536d 	.word	0x0800536d
 800534c:	0800538b 	.word	0x0800538b
 8005350:	08005375 	.word	0x08005375
 8005354:	0800538b 	.word	0x0800538b
 8005358:	0800537b 	.word	0x0800537b
 800535c:	0800538b 	.word	0x0800538b
 8005360:	0800538b 	.word	0x0800538b
 8005364:	0800538b 	.word	0x0800538b
 8005368:	08005383 	.word	0x08005383
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800536c:	f7fe fab0 	bl	80038d0 <HAL_RCC_GetPCLK1Freq>
 8005370:	61f8      	str	r0, [r7, #28]
        break;
 8005372:	e010      	b.n	8005396 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005374:	4b8f      	ldr	r3, [pc, #572]	@ (80055b4 <UART_SetConfig+0x56c>)
 8005376:	61fb      	str	r3, [r7, #28]
        break;
 8005378:	e00d      	b.n	8005396 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800537a:	f7fe fa11 	bl	80037a0 <HAL_RCC_GetSysClockFreq>
 800537e:	61f8      	str	r0, [r7, #28]
        break;
 8005380:	e009      	b.n	8005396 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005382:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005386:	61fb      	str	r3, [r7, #28]
        break;
 8005388:	e005      	b.n	8005396 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800538a:	2300      	movs	r3, #0
 800538c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005394:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005396:	69fb      	ldr	r3, [r7, #28]
 8005398:	2b00      	cmp	r3, #0
 800539a:	f000 80fb 	beq.w	8005594 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	685a      	ldr	r2, [r3, #4]
 80053a2:	4613      	mov	r3, r2
 80053a4:	005b      	lsls	r3, r3, #1
 80053a6:	4413      	add	r3, r2
 80053a8:	69fa      	ldr	r2, [r7, #28]
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d305      	bcc.n	80053ba <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80053b4:	69fa      	ldr	r2, [r7, #28]
 80053b6:	429a      	cmp	r2, r3
 80053b8:	d903      	bls.n	80053c2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80053c0:	e0e8      	b.n	8005594 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	2200      	movs	r2, #0
 80053c6:	461c      	mov	r4, r3
 80053c8:	4615      	mov	r5, r2
 80053ca:	f04f 0200 	mov.w	r2, #0
 80053ce:	f04f 0300 	mov.w	r3, #0
 80053d2:	022b      	lsls	r3, r5, #8
 80053d4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80053d8:	0222      	lsls	r2, r4, #8
 80053da:	68f9      	ldr	r1, [r7, #12]
 80053dc:	6849      	ldr	r1, [r1, #4]
 80053de:	0849      	lsrs	r1, r1, #1
 80053e0:	2000      	movs	r0, #0
 80053e2:	4688      	mov	r8, r1
 80053e4:	4681      	mov	r9, r0
 80053e6:	eb12 0a08 	adds.w	sl, r2, r8
 80053ea:	eb43 0b09 	adc.w	fp, r3, r9
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	603b      	str	r3, [r7, #0]
 80053f6:	607a      	str	r2, [r7, #4]
 80053f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053fc:	4650      	mov	r0, sl
 80053fe:	4659      	mov	r1, fp
 8005400:	f7fa ff3e 	bl	8000280 <__aeabi_uldivmod>
 8005404:	4602      	mov	r2, r0
 8005406:	460b      	mov	r3, r1
 8005408:	4613      	mov	r3, r2
 800540a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800540c:	69bb      	ldr	r3, [r7, #24]
 800540e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005412:	d308      	bcc.n	8005426 <UART_SetConfig+0x3de>
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800541a:	d204      	bcs.n	8005426 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	69ba      	ldr	r2, [r7, #24]
 8005422:	60da      	str	r2, [r3, #12]
 8005424:	e0b6      	b.n	8005594 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800542c:	e0b2      	b.n	8005594 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	69db      	ldr	r3, [r3, #28]
 8005432:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005436:	d15e      	bne.n	80054f6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005438:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800543c:	2b08      	cmp	r3, #8
 800543e:	d828      	bhi.n	8005492 <UART_SetConfig+0x44a>
 8005440:	a201      	add	r2, pc, #4	@ (adr r2, 8005448 <UART_SetConfig+0x400>)
 8005442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005446:	bf00      	nop
 8005448:	0800546d 	.word	0x0800546d
 800544c:	08005475 	.word	0x08005475
 8005450:	0800547d 	.word	0x0800547d
 8005454:	08005493 	.word	0x08005493
 8005458:	08005483 	.word	0x08005483
 800545c:	08005493 	.word	0x08005493
 8005460:	08005493 	.word	0x08005493
 8005464:	08005493 	.word	0x08005493
 8005468:	0800548b 	.word	0x0800548b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800546c:	f7fe fa30 	bl	80038d0 <HAL_RCC_GetPCLK1Freq>
 8005470:	61f8      	str	r0, [r7, #28]
        break;
 8005472:	e014      	b.n	800549e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005474:	f7fe fa42 	bl	80038fc <HAL_RCC_GetPCLK2Freq>
 8005478:	61f8      	str	r0, [r7, #28]
        break;
 800547a:	e010      	b.n	800549e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800547c:	4b4d      	ldr	r3, [pc, #308]	@ (80055b4 <UART_SetConfig+0x56c>)
 800547e:	61fb      	str	r3, [r7, #28]
        break;
 8005480:	e00d      	b.n	800549e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005482:	f7fe f98d 	bl	80037a0 <HAL_RCC_GetSysClockFreq>
 8005486:	61f8      	str	r0, [r7, #28]
        break;
 8005488:	e009      	b.n	800549e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800548a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800548e:	61fb      	str	r3, [r7, #28]
        break;
 8005490:	e005      	b.n	800549e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005492:	2300      	movs	r3, #0
 8005494:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800549c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800549e:	69fb      	ldr	r3, [r7, #28]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d077      	beq.n	8005594 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	005a      	lsls	r2, r3, #1
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	085b      	lsrs	r3, r3, #1
 80054ae:	441a      	add	r2, r3
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80054b8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054ba:	69bb      	ldr	r3, [r7, #24]
 80054bc:	2b0f      	cmp	r3, #15
 80054be:	d916      	bls.n	80054ee <UART_SetConfig+0x4a6>
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054c6:	d212      	bcs.n	80054ee <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80054c8:	69bb      	ldr	r3, [r7, #24]
 80054ca:	b29b      	uxth	r3, r3
 80054cc:	f023 030f 	bic.w	r3, r3, #15
 80054d0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80054d2:	69bb      	ldr	r3, [r7, #24]
 80054d4:	085b      	lsrs	r3, r3, #1
 80054d6:	b29b      	uxth	r3, r3
 80054d8:	f003 0307 	and.w	r3, r3, #7
 80054dc:	b29a      	uxth	r2, r3
 80054de:	8afb      	ldrh	r3, [r7, #22]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	8afa      	ldrh	r2, [r7, #22]
 80054ea:	60da      	str	r2, [r3, #12]
 80054ec:	e052      	b.n	8005594 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80054f4:	e04e      	b.n	8005594 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80054f6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80054fa:	2b08      	cmp	r3, #8
 80054fc:	d827      	bhi.n	800554e <UART_SetConfig+0x506>
 80054fe:	a201      	add	r2, pc, #4	@ (adr r2, 8005504 <UART_SetConfig+0x4bc>)
 8005500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005504:	08005529 	.word	0x08005529
 8005508:	08005531 	.word	0x08005531
 800550c:	08005539 	.word	0x08005539
 8005510:	0800554f 	.word	0x0800554f
 8005514:	0800553f 	.word	0x0800553f
 8005518:	0800554f 	.word	0x0800554f
 800551c:	0800554f 	.word	0x0800554f
 8005520:	0800554f 	.word	0x0800554f
 8005524:	08005547 	.word	0x08005547
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005528:	f7fe f9d2 	bl	80038d0 <HAL_RCC_GetPCLK1Freq>
 800552c:	61f8      	str	r0, [r7, #28]
        break;
 800552e:	e014      	b.n	800555a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005530:	f7fe f9e4 	bl	80038fc <HAL_RCC_GetPCLK2Freq>
 8005534:	61f8      	str	r0, [r7, #28]
        break;
 8005536:	e010      	b.n	800555a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005538:	4b1e      	ldr	r3, [pc, #120]	@ (80055b4 <UART_SetConfig+0x56c>)
 800553a:	61fb      	str	r3, [r7, #28]
        break;
 800553c:	e00d      	b.n	800555a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800553e:	f7fe f92f 	bl	80037a0 <HAL_RCC_GetSysClockFreq>
 8005542:	61f8      	str	r0, [r7, #28]
        break;
 8005544:	e009      	b.n	800555a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005546:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800554a:	61fb      	str	r3, [r7, #28]
        break;
 800554c:	e005      	b.n	800555a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800554e:	2300      	movs	r3, #0
 8005550:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005558:	bf00      	nop
    }

    if (pclk != 0U)
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d019      	beq.n	8005594 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	085a      	lsrs	r2, r3, #1
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	441a      	add	r2, r3
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005572:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005574:	69bb      	ldr	r3, [r7, #24]
 8005576:	2b0f      	cmp	r3, #15
 8005578:	d909      	bls.n	800558e <UART_SetConfig+0x546>
 800557a:	69bb      	ldr	r3, [r7, #24]
 800557c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005580:	d205      	bcs.n	800558e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	b29a      	uxth	r2, r3
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	60da      	str	r2, [r3, #12]
 800558c:	e002      	b.n	8005594 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2200      	movs	r2, #0
 8005598:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2200      	movs	r2, #0
 800559e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80055a0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80055a4:	4618      	mov	r0, r3
 80055a6:	3728      	adds	r7, #40	@ 0x28
 80055a8:	46bd      	mov	sp, r7
 80055aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055ae:	bf00      	nop
 80055b0:	40008000 	.word	0x40008000
 80055b4:	00f42400 	.word	0x00f42400

080055b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c4:	f003 0308 	and.w	r3, r3, #8
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d00a      	beq.n	80055e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	430a      	orrs	r2, r1
 80055e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055e6:	f003 0301 	and.w	r3, r3, #1
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00a      	beq.n	8005604 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	430a      	orrs	r2, r1
 8005602:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005608:	f003 0302 	and.w	r3, r3, #2
 800560c:	2b00      	cmp	r3, #0
 800560e:	d00a      	beq.n	8005626 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	430a      	orrs	r2, r1
 8005624:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800562a:	f003 0304 	and.w	r3, r3, #4
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00a      	beq.n	8005648 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	430a      	orrs	r2, r1
 8005646:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800564c:	f003 0310 	and.w	r3, r3, #16
 8005650:	2b00      	cmp	r3, #0
 8005652:	d00a      	beq.n	800566a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	430a      	orrs	r2, r1
 8005668:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800566e:	f003 0320 	and.w	r3, r3, #32
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00a      	beq.n	800568c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	430a      	orrs	r2, r1
 800568a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005694:	2b00      	cmp	r3, #0
 8005696:	d01a      	beq.n	80056ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	430a      	orrs	r2, r1
 80056ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056b6:	d10a      	bne.n	80056ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	430a      	orrs	r2, r1
 80056cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d00a      	beq.n	80056f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	430a      	orrs	r2, r1
 80056ee:	605a      	str	r2, [r3, #4]
  }
}
 80056f0:	bf00      	nop
 80056f2:	370c      	adds	r7, #12
 80056f4:	46bd      	mov	sp, r7
 80056f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fa:	4770      	bx	lr

080056fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b098      	sub	sp, #96	@ 0x60
 8005700:	af02      	add	r7, sp, #8
 8005702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2200      	movs	r2, #0
 8005708:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800570c:	f7fb fe0e 	bl	800132c <HAL_GetTick>
 8005710:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f003 0308 	and.w	r3, r3, #8
 800571c:	2b08      	cmp	r3, #8
 800571e:	d12e      	bne.n	800577e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005720:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005724:	9300      	str	r3, [sp, #0]
 8005726:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005728:	2200      	movs	r2, #0
 800572a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f000 f88c 	bl	800584c <UART_WaitOnFlagUntilTimeout>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d021      	beq.n	800577e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005742:	e853 3f00 	ldrex	r3, [r3]
 8005746:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800574a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800574e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	461a      	mov	r2, r3
 8005756:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005758:	647b      	str	r3, [r7, #68]	@ 0x44
 800575a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800575e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005760:	e841 2300 	strex	r3, r2, [r1]
 8005764:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005766:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005768:	2b00      	cmp	r3, #0
 800576a:	d1e6      	bne.n	800573a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2220      	movs	r2, #32
 8005770:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e062      	b.n	8005844 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0304 	and.w	r3, r3, #4
 8005788:	2b04      	cmp	r3, #4
 800578a:	d149      	bne.n	8005820 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800578c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005790:	9300      	str	r3, [sp, #0]
 8005792:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005794:	2200      	movs	r2, #0
 8005796:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 f856 	bl	800584c <UART_WaitOnFlagUntilTimeout>
 80057a0:	4603      	mov	r3, r0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d03c      	beq.n	8005820 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ae:	e853 3f00 	ldrex	r3, [r3]
 80057b2:	623b      	str	r3, [r7, #32]
   return(result);
 80057b4:	6a3b      	ldr	r3, [r7, #32]
 80057b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	461a      	mov	r2, r3
 80057c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80057c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057cc:	e841 2300 	strex	r3, r2, [r1]
 80057d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d1e6      	bne.n	80057a6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	3308      	adds	r3, #8
 80057de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	e853 3f00 	ldrex	r3, [r3]
 80057e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f023 0301 	bic.w	r3, r3, #1
 80057ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	3308      	adds	r3, #8
 80057f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057f8:	61fa      	str	r2, [r7, #28]
 80057fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057fc:	69b9      	ldr	r1, [r7, #24]
 80057fe:	69fa      	ldr	r2, [r7, #28]
 8005800:	e841 2300 	strex	r3, r2, [r1]
 8005804:	617b      	str	r3, [r7, #20]
   return(result);
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d1e5      	bne.n	80057d8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2220      	movs	r2, #32
 8005810:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800581c:	2303      	movs	r3, #3
 800581e:	e011      	b.n	8005844 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2220      	movs	r2, #32
 8005824:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2220      	movs	r2, #32
 800582a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005842:	2300      	movs	r3, #0
}
 8005844:	4618      	mov	r0, r3
 8005846:	3758      	adds	r7, #88	@ 0x58
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}

0800584c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b084      	sub	sp, #16
 8005850:	af00      	add	r7, sp, #0
 8005852:	60f8      	str	r0, [r7, #12]
 8005854:	60b9      	str	r1, [r7, #8]
 8005856:	603b      	str	r3, [r7, #0]
 8005858:	4613      	mov	r3, r2
 800585a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800585c:	e04f      	b.n	80058fe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800585e:	69bb      	ldr	r3, [r7, #24]
 8005860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005864:	d04b      	beq.n	80058fe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005866:	f7fb fd61 	bl	800132c <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	69ba      	ldr	r2, [r7, #24]
 8005872:	429a      	cmp	r2, r3
 8005874:	d302      	bcc.n	800587c <UART_WaitOnFlagUntilTimeout+0x30>
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d101      	bne.n	8005880 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800587c:	2303      	movs	r3, #3
 800587e:	e04e      	b.n	800591e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 0304 	and.w	r3, r3, #4
 800588a:	2b00      	cmp	r3, #0
 800588c:	d037      	beq.n	80058fe <UART_WaitOnFlagUntilTimeout+0xb2>
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	2b80      	cmp	r3, #128	@ 0x80
 8005892:	d034      	beq.n	80058fe <UART_WaitOnFlagUntilTimeout+0xb2>
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	2b40      	cmp	r3, #64	@ 0x40
 8005898:	d031      	beq.n	80058fe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	69db      	ldr	r3, [r3, #28]
 80058a0:	f003 0308 	and.w	r3, r3, #8
 80058a4:	2b08      	cmp	r3, #8
 80058a6:	d110      	bne.n	80058ca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	2208      	movs	r2, #8
 80058ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80058b0:	68f8      	ldr	r0, [r7, #12]
 80058b2:	f000 f838 	bl	8005926 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2208      	movs	r2, #8
 80058ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e029      	b.n	800591e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	69db      	ldr	r3, [r3, #28]
 80058d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058d8:	d111      	bne.n	80058fe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80058e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80058e4:	68f8      	ldr	r0, [r7, #12]
 80058e6:	f000 f81e 	bl	8005926 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2220      	movs	r2, #32
 80058ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2200      	movs	r2, #0
 80058f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80058fa:	2303      	movs	r3, #3
 80058fc:	e00f      	b.n	800591e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	69da      	ldr	r2, [r3, #28]
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	4013      	ands	r3, r2
 8005908:	68ba      	ldr	r2, [r7, #8]
 800590a:	429a      	cmp	r2, r3
 800590c:	bf0c      	ite	eq
 800590e:	2301      	moveq	r3, #1
 8005910:	2300      	movne	r3, #0
 8005912:	b2db      	uxtb	r3, r3
 8005914:	461a      	mov	r2, r3
 8005916:	79fb      	ldrb	r3, [r7, #7]
 8005918:	429a      	cmp	r2, r3
 800591a:	d0a0      	beq.n	800585e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	3710      	adds	r7, #16
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}

08005926 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005926:	b480      	push	{r7}
 8005928:	b095      	sub	sp, #84	@ 0x54
 800592a:	af00      	add	r7, sp, #0
 800592c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005936:	e853 3f00 	ldrex	r3, [r3]
 800593a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800593c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800593e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005942:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	461a      	mov	r2, r3
 800594a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800594c:	643b      	str	r3, [r7, #64]	@ 0x40
 800594e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005950:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005952:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005954:	e841 2300 	strex	r3, r2, [r1]
 8005958:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800595a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800595c:	2b00      	cmp	r3, #0
 800595e:	d1e6      	bne.n	800592e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	3308      	adds	r3, #8
 8005966:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005968:	6a3b      	ldr	r3, [r7, #32]
 800596a:	e853 3f00 	ldrex	r3, [r3]
 800596e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	f023 0301 	bic.w	r3, r3, #1
 8005976:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	3308      	adds	r3, #8
 800597e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005980:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005982:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005984:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005986:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005988:	e841 2300 	strex	r3, r2, [r1]
 800598c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800598e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005990:	2b00      	cmp	r3, #0
 8005992:	d1e5      	bne.n	8005960 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005998:	2b01      	cmp	r3, #1
 800599a:	d118      	bne.n	80059ce <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	e853 3f00 	ldrex	r3, [r3]
 80059a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	f023 0310 	bic.w	r3, r3, #16
 80059b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	461a      	mov	r2, r3
 80059b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059ba:	61bb      	str	r3, [r7, #24]
 80059bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059be:	6979      	ldr	r1, [r7, #20]
 80059c0:	69ba      	ldr	r2, [r7, #24]
 80059c2:	e841 2300 	strex	r3, r2, [r1]
 80059c6:	613b      	str	r3, [r7, #16]
   return(result);
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d1e6      	bne.n	800599c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2220      	movs	r2, #32
 80059d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80059e2:	bf00      	nop
 80059e4:	3754      	adds	r7, #84	@ 0x54
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr
	...

080059f0 <siprintf>:
 80059f0:	b40e      	push	{r1, r2, r3}
 80059f2:	b500      	push	{lr}
 80059f4:	b09c      	sub	sp, #112	@ 0x70
 80059f6:	ab1d      	add	r3, sp, #116	@ 0x74
 80059f8:	9002      	str	r0, [sp, #8]
 80059fa:	9006      	str	r0, [sp, #24]
 80059fc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005a00:	4809      	ldr	r0, [pc, #36]	@ (8005a28 <siprintf+0x38>)
 8005a02:	9107      	str	r1, [sp, #28]
 8005a04:	9104      	str	r1, [sp, #16]
 8005a06:	4909      	ldr	r1, [pc, #36]	@ (8005a2c <siprintf+0x3c>)
 8005a08:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a0c:	9105      	str	r1, [sp, #20]
 8005a0e:	6800      	ldr	r0, [r0, #0]
 8005a10:	9301      	str	r3, [sp, #4]
 8005a12:	a902      	add	r1, sp, #8
 8005a14:	f000 f994 	bl	8005d40 <_svfiprintf_r>
 8005a18:	9b02      	ldr	r3, [sp, #8]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	701a      	strb	r2, [r3, #0]
 8005a1e:	b01c      	add	sp, #112	@ 0x70
 8005a20:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a24:	b003      	add	sp, #12
 8005a26:	4770      	bx	lr
 8005a28:	2000000c 	.word	0x2000000c
 8005a2c:	ffff0208 	.word	0xffff0208

08005a30 <memset>:
 8005a30:	4402      	add	r2, r0
 8005a32:	4603      	mov	r3, r0
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d100      	bne.n	8005a3a <memset+0xa>
 8005a38:	4770      	bx	lr
 8005a3a:	f803 1b01 	strb.w	r1, [r3], #1
 8005a3e:	e7f9      	b.n	8005a34 <memset+0x4>

08005a40 <__errno>:
 8005a40:	4b01      	ldr	r3, [pc, #4]	@ (8005a48 <__errno+0x8>)
 8005a42:	6818      	ldr	r0, [r3, #0]
 8005a44:	4770      	bx	lr
 8005a46:	bf00      	nop
 8005a48:	2000000c 	.word	0x2000000c

08005a4c <__libc_init_array>:
 8005a4c:	b570      	push	{r4, r5, r6, lr}
 8005a4e:	4d0d      	ldr	r5, [pc, #52]	@ (8005a84 <__libc_init_array+0x38>)
 8005a50:	4c0d      	ldr	r4, [pc, #52]	@ (8005a88 <__libc_init_array+0x3c>)
 8005a52:	1b64      	subs	r4, r4, r5
 8005a54:	10a4      	asrs	r4, r4, #2
 8005a56:	2600      	movs	r6, #0
 8005a58:	42a6      	cmp	r6, r4
 8005a5a:	d109      	bne.n	8005a70 <__libc_init_array+0x24>
 8005a5c:	4d0b      	ldr	r5, [pc, #44]	@ (8005a8c <__libc_init_array+0x40>)
 8005a5e:	4c0c      	ldr	r4, [pc, #48]	@ (8005a90 <__libc_init_array+0x44>)
 8005a60:	f000 fc66 	bl	8006330 <_init>
 8005a64:	1b64      	subs	r4, r4, r5
 8005a66:	10a4      	asrs	r4, r4, #2
 8005a68:	2600      	movs	r6, #0
 8005a6a:	42a6      	cmp	r6, r4
 8005a6c:	d105      	bne.n	8005a7a <__libc_init_array+0x2e>
 8005a6e:	bd70      	pop	{r4, r5, r6, pc}
 8005a70:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a74:	4798      	blx	r3
 8005a76:	3601      	adds	r6, #1
 8005a78:	e7ee      	b.n	8005a58 <__libc_init_array+0xc>
 8005a7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a7e:	4798      	blx	r3
 8005a80:	3601      	adds	r6, #1
 8005a82:	e7f2      	b.n	8005a6a <__libc_init_array+0x1e>
 8005a84:	08006410 	.word	0x08006410
 8005a88:	08006410 	.word	0x08006410
 8005a8c:	08006410 	.word	0x08006410
 8005a90:	08006414 	.word	0x08006414

08005a94 <__retarget_lock_acquire_recursive>:
 8005a94:	4770      	bx	lr

08005a96 <__retarget_lock_release_recursive>:
 8005a96:	4770      	bx	lr

08005a98 <_free_r>:
 8005a98:	b538      	push	{r3, r4, r5, lr}
 8005a9a:	4605      	mov	r5, r0
 8005a9c:	2900      	cmp	r1, #0
 8005a9e:	d041      	beq.n	8005b24 <_free_r+0x8c>
 8005aa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005aa4:	1f0c      	subs	r4, r1, #4
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	bfb8      	it	lt
 8005aaa:	18e4      	addlt	r4, r4, r3
 8005aac:	f000 f8e0 	bl	8005c70 <__malloc_lock>
 8005ab0:	4a1d      	ldr	r2, [pc, #116]	@ (8005b28 <_free_r+0x90>)
 8005ab2:	6813      	ldr	r3, [r2, #0]
 8005ab4:	b933      	cbnz	r3, 8005ac4 <_free_r+0x2c>
 8005ab6:	6063      	str	r3, [r4, #4]
 8005ab8:	6014      	str	r4, [r2, #0]
 8005aba:	4628      	mov	r0, r5
 8005abc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ac0:	f000 b8dc 	b.w	8005c7c <__malloc_unlock>
 8005ac4:	42a3      	cmp	r3, r4
 8005ac6:	d908      	bls.n	8005ada <_free_r+0x42>
 8005ac8:	6820      	ldr	r0, [r4, #0]
 8005aca:	1821      	adds	r1, r4, r0
 8005acc:	428b      	cmp	r3, r1
 8005ace:	bf01      	itttt	eq
 8005ad0:	6819      	ldreq	r1, [r3, #0]
 8005ad2:	685b      	ldreq	r3, [r3, #4]
 8005ad4:	1809      	addeq	r1, r1, r0
 8005ad6:	6021      	streq	r1, [r4, #0]
 8005ad8:	e7ed      	b.n	8005ab6 <_free_r+0x1e>
 8005ada:	461a      	mov	r2, r3
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	b10b      	cbz	r3, 8005ae4 <_free_r+0x4c>
 8005ae0:	42a3      	cmp	r3, r4
 8005ae2:	d9fa      	bls.n	8005ada <_free_r+0x42>
 8005ae4:	6811      	ldr	r1, [r2, #0]
 8005ae6:	1850      	adds	r0, r2, r1
 8005ae8:	42a0      	cmp	r0, r4
 8005aea:	d10b      	bne.n	8005b04 <_free_r+0x6c>
 8005aec:	6820      	ldr	r0, [r4, #0]
 8005aee:	4401      	add	r1, r0
 8005af0:	1850      	adds	r0, r2, r1
 8005af2:	4283      	cmp	r3, r0
 8005af4:	6011      	str	r1, [r2, #0]
 8005af6:	d1e0      	bne.n	8005aba <_free_r+0x22>
 8005af8:	6818      	ldr	r0, [r3, #0]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	6053      	str	r3, [r2, #4]
 8005afe:	4408      	add	r0, r1
 8005b00:	6010      	str	r0, [r2, #0]
 8005b02:	e7da      	b.n	8005aba <_free_r+0x22>
 8005b04:	d902      	bls.n	8005b0c <_free_r+0x74>
 8005b06:	230c      	movs	r3, #12
 8005b08:	602b      	str	r3, [r5, #0]
 8005b0a:	e7d6      	b.n	8005aba <_free_r+0x22>
 8005b0c:	6820      	ldr	r0, [r4, #0]
 8005b0e:	1821      	adds	r1, r4, r0
 8005b10:	428b      	cmp	r3, r1
 8005b12:	bf04      	itt	eq
 8005b14:	6819      	ldreq	r1, [r3, #0]
 8005b16:	685b      	ldreq	r3, [r3, #4]
 8005b18:	6063      	str	r3, [r4, #4]
 8005b1a:	bf04      	itt	eq
 8005b1c:	1809      	addeq	r1, r1, r0
 8005b1e:	6021      	streq	r1, [r4, #0]
 8005b20:	6054      	str	r4, [r2, #4]
 8005b22:	e7ca      	b.n	8005aba <_free_r+0x22>
 8005b24:	bd38      	pop	{r3, r4, r5, pc}
 8005b26:	bf00      	nop
 8005b28:	200003b8 	.word	0x200003b8

08005b2c <sbrk_aligned>:
 8005b2c:	b570      	push	{r4, r5, r6, lr}
 8005b2e:	4e0f      	ldr	r6, [pc, #60]	@ (8005b6c <sbrk_aligned+0x40>)
 8005b30:	460c      	mov	r4, r1
 8005b32:	6831      	ldr	r1, [r6, #0]
 8005b34:	4605      	mov	r5, r0
 8005b36:	b911      	cbnz	r1, 8005b3e <sbrk_aligned+0x12>
 8005b38:	f000 fba6 	bl	8006288 <_sbrk_r>
 8005b3c:	6030      	str	r0, [r6, #0]
 8005b3e:	4621      	mov	r1, r4
 8005b40:	4628      	mov	r0, r5
 8005b42:	f000 fba1 	bl	8006288 <_sbrk_r>
 8005b46:	1c43      	adds	r3, r0, #1
 8005b48:	d103      	bne.n	8005b52 <sbrk_aligned+0x26>
 8005b4a:	f04f 34ff 	mov.w	r4, #4294967295
 8005b4e:	4620      	mov	r0, r4
 8005b50:	bd70      	pop	{r4, r5, r6, pc}
 8005b52:	1cc4      	adds	r4, r0, #3
 8005b54:	f024 0403 	bic.w	r4, r4, #3
 8005b58:	42a0      	cmp	r0, r4
 8005b5a:	d0f8      	beq.n	8005b4e <sbrk_aligned+0x22>
 8005b5c:	1a21      	subs	r1, r4, r0
 8005b5e:	4628      	mov	r0, r5
 8005b60:	f000 fb92 	bl	8006288 <_sbrk_r>
 8005b64:	3001      	adds	r0, #1
 8005b66:	d1f2      	bne.n	8005b4e <sbrk_aligned+0x22>
 8005b68:	e7ef      	b.n	8005b4a <sbrk_aligned+0x1e>
 8005b6a:	bf00      	nop
 8005b6c:	200003b4 	.word	0x200003b4

08005b70 <_malloc_r>:
 8005b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b74:	1ccd      	adds	r5, r1, #3
 8005b76:	f025 0503 	bic.w	r5, r5, #3
 8005b7a:	3508      	adds	r5, #8
 8005b7c:	2d0c      	cmp	r5, #12
 8005b7e:	bf38      	it	cc
 8005b80:	250c      	movcc	r5, #12
 8005b82:	2d00      	cmp	r5, #0
 8005b84:	4606      	mov	r6, r0
 8005b86:	db01      	blt.n	8005b8c <_malloc_r+0x1c>
 8005b88:	42a9      	cmp	r1, r5
 8005b8a:	d904      	bls.n	8005b96 <_malloc_r+0x26>
 8005b8c:	230c      	movs	r3, #12
 8005b8e:	6033      	str	r3, [r6, #0]
 8005b90:	2000      	movs	r0, #0
 8005b92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005c6c <_malloc_r+0xfc>
 8005b9a:	f000 f869 	bl	8005c70 <__malloc_lock>
 8005b9e:	f8d8 3000 	ldr.w	r3, [r8]
 8005ba2:	461c      	mov	r4, r3
 8005ba4:	bb44      	cbnz	r4, 8005bf8 <_malloc_r+0x88>
 8005ba6:	4629      	mov	r1, r5
 8005ba8:	4630      	mov	r0, r6
 8005baa:	f7ff ffbf 	bl	8005b2c <sbrk_aligned>
 8005bae:	1c43      	adds	r3, r0, #1
 8005bb0:	4604      	mov	r4, r0
 8005bb2:	d158      	bne.n	8005c66 <_malloc_r+0xf6>
 8005bb4:	f8d8 4000 	ldr.w	r4, [r8]
 8005bb8:	4627      	mov	r7, r4
 8005bba:	2f00      	cmp	r7, #0
 8005bbc:	d143      	bne.n	8005c46 <_malloc_r+0xd6>
 8005bbe:	2c00      	cmp	r4, #0
 8005bc0:	d04b      	beq.n	8005c5a <_malloc_r+0xea>
 8005bc2:	6823      	ldr	r3, [r4, #0]
 8005bc4:	4639      	mov	r1, r7
 8005bc6:	4630      	mov	r0, r6
 8005bc8:	eb04 0903 	add.w	r9, r4, r3
 8005bcc:	f000 fb5c 	bl	8006288 <_sbrk_r>
 8005bd0:	4581      	cmp	r9, r0
 8005bd2:	d142      	bne.n	8005c5a <_malloc_r+0xea>
 8005bd4:	6821      	ldr	r1, [r4, #0]
 8005bd6:	1a6d      	subs	r5, r5, r1
 8005bd8:	4629      	mov	r1, r5
 8005bda:	4630      	mov	r0, r6
 8005bdc:	f7ff ffa6 	bl	8005b2c <sbrk_aligned>
 8005be0:	3001      	adds	r0, #1
 8005be2:	d03a      	beq.n	8005c5a <_malloc_r+0xea>
 8005be4:	6823      	ldr	r3, [r4, #0]
 8005be6:	442b      	add	r3, r5
 8005be8:	6023      	str	r3, [r4, #0]
 8005bea:	f8d8 3000 	ldr.w	r3, [r8]
 8005bee:	685a      	ldr	r2, [r3, #4]
 8005bf0:	bb62      	cbnz	r2, 8005c4c <_malloc_r+0xdc>
 8005bf2:	f8c8 7000 	str.w	r7, [r8]
 8005bf6:	e00f      	b.n	8005c18 <_malloc_r+0xa8>
 8005bf8:	6822      	ldr	r2, [r4, #0]
 8005bfa:	1b52      	subs	r2, r2, r5
 8005bfc:	d420      	bmi.n	8005c40 <_malloc_r+0xd0>
 8005bfe:	2a0b      	cmp	r2, #11
 8005c00:	d917      	bls.n	8005c32 <_malloc_r+0xc2>
 8005c02:	1961      	adds	r1, r4, r5
 8005c04:	42a3      	cmp	r3, r4
 8005c06:	6025      	str	r5, [r4, #0]
 8005c08:	bf18      	it	ne
 8005c0a:	6059      	strne	r1, [r3, #4]
 8005c0c:	6863      	ldr	r3, [r4, #4]
 8005c0e:	bf08      	it	eq
 8005c10:	f8c8 1000 	streq.w	r1, [r8]
 8005c14:	5162      	str	r2, [r4, r5]
 8005c16:	604b      	str	r3, [r1, #4]
 8005c18:	4630      	mov	r0, r6
 8005c1a:	f000 f82f 	bl	8005c7c <__malloc_unlock>
 8005c1e:	f104 000b 	add.w	r0, r4, #11
 8005c22:	1d23      	adds	r3, r4, #4
 8005c24:	f020 0007 	bic.w	r0, r0, #7
 8005c28:	1ac2      	subs	r2, r0, r3
 8005c2a:	bf1c      	itt	ne
 8005c2c:	1a1b      	subne	r3, r3, r0
 8005c2e:	50a3      	strne	r3, [r4, r2]
 8005c30:	e7af      	b.n	8005b92 <_malloc_r+0x22>
 8005c32:	6862      	ldr	r2, [r4, #4]
 8005c34:	42a3      	cmp	r3, r4
 8005c36:	bf0c      	ite	eq
 8005c38:	f8c8 2000 	streq.w	r2, [r8]
 8005c3c:	605a      	strne	r2, [r3, #4]
 8005c3e:	e7eb      	b.n	8005c18 <_malloc_r+0xa8>
 8005c40:	4623      	mov	r3, r4
 8005c42:	6864      	ldr	r4, [r4, #4]
 8005c44:	e7ae      	b.n	8005ba4 <_malloc_r+0x34>
 8005c46:	463c      	mov	r4, r7
 8005c48:	687f      	ldr	r7, [r7, #4]
 8005c4a:	e7b6      	b.n	8005bba <_malloc_r+0x4a>
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	42a3      	cmp	r3, r4
 8005c52:	d1fb      	bne.n	8005c4c <_malloc_r+0xdc>
 8005c54:	2300      	movs	r3, #0
 8005c56:	6053      	str	r3, [r2, #4]
 8005c58:	e7de      	b.n	8005c18 <_malloc_r+0xa8>
 8005c5a:	230c      	movs	r3, #12
 8005c5c:	6033      	str	r3, [r6, #0]
 8005c5e:	4630      	mov	r0, r6
 8005c60:	f000 f80c 	bl	8005c7c <__malloc_unlock>
 8005c64:	e794      	b.n	8005b90 <_malloc_r+0x20>
 8005c66:	6005      	str	r5, [r0, #0]
 8005c68:	e7d6      	b.n	8005c18 <_malloc_r+0xa8>
 8005c6a:	bf00      	nop
 8005c6c:	200003b8 	.word	0x200003b8

08005c70 <__malloc_lock>:
 8005c70:	4801      	ldr	r0, [pc, #4]	@ (8005c78 <__malloc_lock+0x8>)
 8005c72:	f7ff bf0f 	b.w	8005a94 <__retarget_lock_acquire_recursive>
 8005c76:	bf00      	nop
 8005c78:	200003b0 	.word	0x200003b0

08005c7c <__malloc_unlock>:
 8005c7c:	4801      	ldr	r0, [pc, #4]	@ (8005c84 <__malloc_unlock+0x8>)
 8005c7e:	f7ff bf0a 	b.w	8005a96 <__retarget_lock_release_recursive>
 8005c82:	bf00      	nop
 8005c84:	200003b0 	.word	0x200003b0

08005c88 <__ssputs_r>:
 8005c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c8c:	688e      	ldr	r6, [r1, #8]
 8005c8e:	461f      	mov	r7, r3
 8005c90:	42be      	cmp	r6, r7
 8005c92:	680b      	ldr	r3, [r1, #0]
 8005c94:	4682      	mov	sl, r0
 8005c96:	460c      	mov	r4, r1
 8005c98:	4690      	mov	r8, r2
 8005c9a:	d82d      	bhi.n	8005cf8 <__ssputs_r+0x70>
 8005c9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005ca0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005ca4:	d026      	beq.n	8005cf4 <__ssputs_r+0x6c>
 8005ca6:	6965      	ldr	r5, [r4, #20]
 8005ca8:	6909      	ldr	r1, [r1, #16]
 8005caa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005cae:	eba3 0901 	sub.w	r9, r3, r1
 8005cb2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005cb6:	1c7b      	adds	r3, r7, #1
 8005cb8:	444b      	add	r3, r9
 8005cba:	106d      	asrs	r5, r5, #1
 8005cbc:	429d      	cmp	r5, r3
 8005cbe:	bf38      	it	cc
 8005cc0:	461d      	movcc	r5, r3
 8005cc2:	0553      	lsls	r3, r2, #21
 8005cc4:	d527      	bpl.n	8005d16 <__ssputs_r+0x8e>
 8005cc6:	4629      	mov	r1, r5
 8005cc8:	f7ff ff52 	bl	8005b70 <_malloc_r>
 8005ccc:	4606      	mov	r6, r0
 8005cce:	b360      	cbz	r0, 8005d2a <__ssputs_r+0xa2>
 8005cd0:	6921      	ldr	r1, [r4, #16]
 8005cd2:	464a      	mov	r2, r9
 8005cd4:	f000 fae8 	bl	80062a8 <memcpy>
 8005cd8:	89a3      	ldrh	r3, [r4, #12]
 8005cda:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005cde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ce2:	81a3      	strh	r3, [r4, #12]
 8005ce4:	6126      	str	r6, [r4, #16]
 8005ce6:	6165      	str	r5, [r4, #20]
 8005ce8:	444e      	add	r6, r9
 8005cea:	eba5 0509 	sub.w	r5, r5, r9
 8005cee:	6026      	str	r6, [r4, #0]
 8005cf0:	60a5      	str	r5, [r4, #8]
 8005cf2:	463e      	mov	r6, r7
 8005cf4:	42be      	cmp	r6, r7
 8005cf6:	d900      	bls.n	8005cfa <__ssputs_r+0x72>
 8005cf8:	463e      	mov	r6, r7
 8005cfa:	6820      	ldr	r0, [r4, #0]
 8005cfc:	4632      	mov	r2, r6
 8005cfe:	4641      	mov	r1, r8
 8005d00:	f000 faa8 	bl	8006254 <memmove>
 8005d04:	68a3      	ldr	r3, [r4, #8]
 8005d06:	1b9b      	subs	r3, r3, r6
 8005d08:	60a3      	str	r3, [r4, #8]
 8005d0a:	6823      	ldr	r3, [r4, #0]
 8005d0c:	4433      	add	r3, r6
 8005d0e:	6023      	str	r3, [r4, #0]
 8005d10:	2000      	movs	r0, #0
 8005d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d16:	462a      	mov	r2, r5
 8005d18:	f000 fad4 	bl	80062c4 <_realloc_r>
 8005d1c:	4606      	mov	r6, r0
 8005d1e:	2800      	cmp	r0, #0
 8005d20:	d1e0      	bne.n	8005ce4 <__ssputs_r+0x5c>
 8005d22:	6921      	ldr	r1, [r4, #16]
 8005d24:	4650      	mov	r0, sl
 8005d26:	f7ff feb7 	bl	8005a98 <_free_r>
 8005d2a:	230c      	movs	r3, #12
 8005d2c:	f8ca 3000 	str.w	r3, [sl]
 8005d30:	89a3      	ldrh	r3, [r4, #12]
 8005d32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d36:	81a3      	strh	r3, [r4, #12]
 8005d38:	f04f 30ff 	mov.w	r0, #4294967295
 8005d3c:	e7e9      	b.n	8005d12 <__ssputs_r+0x8a>
	...

08005d40 <_svfiprintf_r>:
 8005d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d44:	4698      	mov	r8, r3
 8005d46:	898b      	ldrh	r3, [r1, #12]
 8005d48:	061b      	lsls	r3, r3, #24
 8005d4a:	b09d      	sub	sp, #116	@ 0x74
 8005d4c:	4607      	mov	r7, r0
 8005d4e:	460d      	mov	r5, r1
 8005d50:	4614      	mov	r4, r2
 8005d52:	d510      	bpl.n	8005d76 <_svfiprintf_r+0x36>
 8005d54:	690b      	ldr	r3, [r1, #16]
 8005d56:	b973      	cbnz	r3, 8005d76 <_svfiprintf_r+0x36>
 8005d58:	2140      	movs	r1, #64	@ 0x40
 8005d5a:	f7ff ff09 	bl	8005b70 <_malloc_r>
 8005d5e:	6028      	str	r0, [r5, #0]
 8005d60:	6128      	str	r0, [r5, #16]
 8005d62:	b930      	cbnz	r0, 8005d72 <_svfiprintf_r+0x32>
 8005d64:	230c      	movs	r3, #12
 8005d66:	603b      	str	r3, [r7, #0]
 8005d68:	f04f 30ff 	mov.w	r0, #4294967295
 8005d6c:	b01d      	add	sp, #116	@ 0x74
 8005d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d72:	2340      	movs	r3, #64	@ 0x40
 8005d74:	616b      	str	r3, [r5, #20]
 8005d76:	2300      	movs	r3, #0
 8005d78:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d7a:	2320      	movs	r3, #32
 8005d7c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005d80:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d84:	2330      	movs	r3, #48	@ 0x30
 8005d86:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005f24 <_svfiprintf_r+0x1e4>
 8005d8a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005d8e:	f04f 0901 	mov.w	r9, #1
 8005d92:	4623      	mov	r3, r4
 8005d94:	469a      	mov	sl, r3
 8005d96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d9a:	b10a      	cbz	r2, 8005da0 <_svfiprintf_r+0x60>
 8005d9c:	2a25      	cmp	r2, #37	@ 0x25
 8005d9e:	d1f9      	bne.n	8005d94 <_svfiprintf_r+0x54>
 8005da0:	ebba 0b04 	subs.w	fp, sl, r4
 8005da4:	d00b      	beq.n	8005dbe <_svfiprintf_r+0x7e>
 8005da6:	465b      	mov	r3, fp
 8005da8:	4622      	mov	r2, r4
 8005daa:	4629      	mov	r1, r5
 8005dac:	4638      	mov	r0, r7
 8005dae:	f7ff ff6b 	bl	8005c88 <__ssputs_r>
 8005db2:	3001      	adds	r0, #1
 8005db4:	f000 80a7 	beq.w	8005f06 <_svfiprintf_r+0x1c6>
 8005db8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005dba:	445a      	add	r2, fp
 8005dbc:	9209      	str	r2, [sp, #36]	@ 0x24
 8005dbe:	f89a 3000 	ldrb.w	r3, [sl]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	f000 809f 	beq.w	8005f06 <_svfiprintf_r+0x1c6>
 8005dc8:	2300      	movs	r3, #0
 8005dca:	f04f 32ff 	mov.w	r2, #4294967295
 8005dce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005dd2:	f10a 0a01 	add.w	sl, sl, #1
 8005dd6:	9304      	str	r3, [sp, #16]
 8005dd8:	9307      	str	r3, [sp, #28]
 8005dda:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005dde:	931a      	str	r3, [sp, #104]	@ 0x68
 8005de0:	4654      	mov	r4, sl
 8005de2:	2205      	movs	r2, #5
 8005de4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005de8:	484e      	ldr	r0, [pc, #312]	@ (8005f24 <_svfiprintf_r+0x1e4>)
 8005dea:	f7fa f9f9 	bl	80001e0 <memchr>
 8005dee:	9a04      	ldr	r2, [sp, #16]
 8005df0:	b9d8      	cbnz	r0, 8005e2a <_svfiprintf_r+0xea>
 8005df2:	06d0      	lsls	r0, r2, #27
 8005df4:	bf44      	itt	mi
 8005df6:	2320      	movmi	r3, #32
 8005df8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005dfc:	0711      	lsls	r1, r2, #28
 8005dfe:	bf44      	itt	mi
 8005e00:	232b      	movmi	r3, #43	@ 0x2b
 8005e02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e06:	f89a 3000 	ldrb.w	r3, [sl]
 8005e0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e0c:	d015      	beq.n	8005e3a <_svfiprintf_r+0xfa>
 8005e0e:	9a07      	ldr	r2, [sp, #28]
 8005e10:	4654      	mov	r4, sl
 8005e12:	2000      	movs	r0, #0
 8005e14:	f04f 0c0a 	mov.w	ip, #10
 8005e18:	4621      	mov	r1, r4
 8005e1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e1e:	3b30      	subs	r3, #48	@ 0x30
 8005e20:	2b09      	cmp	r3, #9
 8005e22:	d94b      	bls.n	8005ebc <_svfiprintf_r+0x17c>
 8005e24:	b1b0      	cbz	r0, 8005e54 <_svfiprintf_r+0x114>
 8005e26:	9207      	str	r2, [sp, #28]
 8005e28:	e014      	b.n	8005e54 <_svfiprintf_r+0x114>
 8005e2a:	eba0 0308 	sub.w	r3, r0, r8
 8005e2e:	fa09 f303 	lsl.w	r3, r9, r3
 8005e32:	4313      	orrs	r3, r2
 8005e34:	9304      	str	r3, [sp, #16]
 8005e36:	46a2      	mov	sl, r4
 8005e38:	e7d2      	b.n	8005de0 <_svfiprintf_r+0xa0>
 8005e3a:	9b03      	ldr	r3, [sp, #12]
 8005e3c:	1d19      	adds	r1, r3, #4
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	9103      	str	r1, [sp, #12]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	bfbb      	ittet	lt
 8005e46:	425b      	neglt	r3, r3
 8005e48:	f042 0202 	orrlt.w	r2, r2, #2
 8005e4c:	9307      	strge	r3, [sp, #28]
 8005e4e:	9307      	strlt	r3, [sp, #28]
 8005e50:	bfb8      	it	lt
 8005e52:	9204      	strlt	r2, [sp, #16]
 8005e54:	7823      	ldrb	r3, [r4, #0]
 8005e56:	2b2e      	cmp	r3, #46	@ 0x2e
 8005e58:	d10a      	bne.n	8005e70 <_svfiprintf_r+0x130>
 8005e5a:	7863      	ldrb	r3, [r4, #1]
 8005e5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e5e:	d132      	bne.n	8005ec6 <_svfiprintf_r+0x186>
 8005e60:	9b03      	ldr	r3, [sp, #12]
 8005e62:	1d1a      	adds	r2, r3, #4
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	9203      	str	r2, [sp, #12]
 8005e68:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005e6c:	3402      	adds	r4, #2
 8005e6e:	9305      	str	r3, [sp, #20]
 8005e70:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005f34 <_svfiprintf_r+0x1f4>
 8005e74:	7821      	ldrb	r1, [r4, #0]
 8005e76:	2203      	movs	r2, #3
 8005e78:	4650      	mov	r0, sl
 8005e7a:	f7fa f9b1 	bl	80001e0 <memchr>
 8005e7e:	b138      	cbz	r0, 8005e90 <_svfiprintf_r+0x150>
 8005e80:	9b04      	ldr	r3, [sp, #16]
 8005e82:	eba0 000a 	sub.w	r0, r0, sl
 8005e86:	2240      	movs	r2, #64	@ 0x40
 8005e88:	4082      	lsls	r2, r0
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	3401      	adds	r4, #1
 8005e8e:	9304      	str	r3, [sp, #16]
 8005e90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e94:	4824      	ldr	r0, [pc, #144]	@ (8005f28 <_svfiprintf_r+0x1e8>)
 8005e96:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005e9a:	2206      	movs	r2, #6
 8005e9c:	f7fa f9a0 	bl	80001e0 <memchr>
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	d036      	beq.n	8005f12 <_svfiprintf_r+0x1d2>
 8005ea4:	4b21      	ldr	r3, [pc, #132]	@ (8005f2c <_svfiprintf_r+0x1ec>)
 8005ea6:	bb1b      	cbnz	r3, 8005ef0 <_svfiprintf_r+0x1b0>
 8005ea8:	9b03      	ldr	r3, [sp, #12]
 8005eaa:	3307      	adds	r3, #7
 8005eac:	f023 0307 	bic.w	r3, r3, #7
 8005eb0:	3308      	adds	r3, #8
 8005eb2:	9303      	str	r3, [sp, #12]
 8005eb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eb6:	4433      	add	r3, r6
 8005eb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005eba:	e76a      	b.n	8005d92 <_svfiprintf_r+0x52>
 8005ebc:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ec0:	460c      	mov	r4, r1
 8005ec2:	2001      	movs	r0, #1
 8005ec4:	e7a8      	b.n	8005e18 <_svfiprintf_r+0xd8>
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	3401      	adds	r4, #1
 8005eca:	9305      	str	r3, [sp, #20]
 8005ecc:	4619      	mov	r1, r3
 8005ece:	f04f 0c0a 	mov.w	ip, #10
 8005ed2:	4620      	mov	r0, r4
 8005ed4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ed8:	3a30      	subs	r2, #48	@ 0x30
 8005eda:	2a09      	cmp	r2, #9
 8005edc:	d903      	bls.n	8005ee6 <_svfiprintf_r+0x1a6>
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d0c6      	beq.n	8005e70 <_svfiprintf_r+0x130>
 8005ee2:	9105      	str	r1, [sp, #20]
 8005ee4:	e7c4      	b.n	8005e70 <_svfiprintf_r+0x130>
 8005ee6:	fb0c 2101 	mla	r1, ip, r1, r2
 8005eea:	4604      	mov	r4, r0
 8005eec:	2301      	movs	r3, #1
 8005eee:	e7f0      	b.n	8005ed2 <_svfiprintf_r+0x192>
 8005ef0:	ab03      	add	r3, sp, #12
 8005ef2:	9300      	str	r3, [sp, #0]
 8005ef4:	462a      	mov	r2, r5
 8005ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8005f30 <_svfiprintf_r+0x1f0>)
 8005ef8:	a904      	add	r1, sp, #16
 8005efa:	4638      	mov	r0, r7
 8005efc:	f3af 8000 	nop.w
 8005f00:	1c42      	adds	r2, r0, #1
 8005f02:	4606      	mov	r6, r0
 8005f04:	d1d6      	bne.n	8005eb4 <_svfiprintf_r+0x174>
 8005f06:	89ab      	ldrh	r3, [r5, #12]
 8005f08:	065b      	lsls	r3, r3, #25
 8005f0a:	f53f af2d 	bmi.w	8005d68 <_svfiprintf_r+0x28>
 8005f0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f10:	e72c      	b.n	8005d6c <_svfiprintf_r+0x2c>
 8005f12:	ab03      	add	r3, sp, #12
 8005f14:	9300      	str	r3, [sp, #0]
 8005f16:	462a      	mov	r2, r5
 8005f18:	4b05      	ldr	r3, [pc, #20]	@ (8005f30 <_svfiprintf_r+0x1f0>)
 8005f1a:	a904      	add	r1, sp, #16
 8005f1c:	4638      	mov	r0, r7
 8005f1e:	f000 f879 	bl	8006014 <_printf_i>
 8005f22:	e7ed      	b.n	8005f00 <_svfiprintf_r+0x1c0>
 8005f24:	080063d4 	.word	0x080063d4
 8005f28:	080063de 	.word	0x080063de
 8005f2c:	00000000 	.word	0x00000000
 8005f30:	08005c89 	.word	0x08005c89
 8005f34:	080063da 	.word	0x080063da

08005f38 <_printf_common>:
 8005f38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f3c:	4616      	mov	r6, r2
 8005f3e:	4698      	mov	r8, r3
 8005f40:	688a      	ldr	r2, [r1, #8]
 8005f42:	690b      	ldr	r3, [r1, #16]
 8005f44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	bfb8      	it	lt
 8005f4c:	4613      	movlt	r3, r2
 8005f4e:	6033      	str	r3, [r6, #0]
 8005f50:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005f54:	4607      	mov	r7, r0
 8005f56:	460c      	mov	r4, r1
 8005f58:	b10a      	cbz	r2, 8005f5e <_printf_common+0x26>
 8005f5a:	3301      	adds	r3, #1
 8005f5c:	6033      	str	r3, [r6, #0]
 8005f5e:	6823      	ldr	r3, [r4, #0]
 8005f60:	0699      	lsls	r1, r3, #26
 8005f62:	bf42      	ittt	mi
 8005f64:	6833      	ldrmi	r3, [r6, #0]
 8005f66:	3302      	addmi	r3, #2
 8005f68:	6033      	strmi	r3, [r6, #0]
 8005f6a:	6825      	ldr	r5, [r4, #0]
 8005f6c:	f015 0506 	ands.w	r5, r5, #6
 8005f70:	d106      	bne.n	8005f80 <_printf_common+0x48>
 8005f72:	f104 0a19 	add.w	sl, r4, #25
 8005f76:	68e3      	ldr	r3, [r4, #12]
 8005f78:	6832      	ldr	r2, [r6, #0]
 8005f7a:	1a9b      	subs	r3, r3, r2
 8005f7c:	42ab      	cmp	r3, r5
 8005f7e:	dc26      	bgt.n	8005fce <_printf_common+0x96>
 8005f80:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005f84:	6822      	ldr	r2, [r4, #0]
 8005f86:	3b00      	subs	r3, #0
 8005f88:	bf18      	it	ne
 8005f8a:	2301      	movne	r3, #1
 8005f8c:	0692      	lsls	r2, r2, #26
 8005f8e:	d42b      	bmi.n	8005fe8 <_printf_common+0xb0>
 8005f90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f94:	4641      	mov	r1, r8
 8005f96:	4638      	mov	r0, r7
 8005f98:	47c8      	blx	r9
 8005f9a:	3001      	adds	r0, #1
 8005f9c:	d01e      	beq.n	8005fdc <_printf_common+0xa4>
 8005f9e:	6823      	ldr	r3, [r4, #0]
 8005fa0:	6922      	ldr	r2, [r4, #16]
 8005fa2:	f003 0306 	and.w	r3, r3, #6
 8005fa6:	2b04      	cmp	r3, #4
 8005fa8:	bf02      	ittt	eq
 8005faa:	68e5      	ldreq	r5, [r4, #12]
 8005fac:	6833      	ldreq	r3, [r6, #0]
 8005fae:	1aed      	subeq	r5, r5, r3
 8005fb0:	68a3      	ldr	r3, [r4, #8]
 8005fb2:	bf0c      	ite	eq
 8005fb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005fb8:	2500      	movne	r5, #0
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	bfc4      	itt	gt
 8005fbe:	1a9b      	subgt	r3, r3, r2
 8005fc0:	18ed      	addgt	r5, r5, r3
 8005fc2:	2600      	movs	r6, #0
 8005fc4:	341a      	adds	r4, #26
 8005fc6:	42b5      	cmp	r5, r6
 8005fc8:	d11a      	bne.n	8006000 <_printf_common+0xc8>
 8005fca:	2000      	movs	r0, #0
 8005fcc:	e008      	b.n	8005fe0 <_printf_common+0xa8>
 8005fce:	2301      	movs	r3, #1
 8005fd0:	4652      	mov	r2, sl
 8005fd2:	4641      	mov	r1, r8
 8005fd4:	4638      	mov	r0, r7
 8005fd6:	47c8      	blx	r9
 8005fd8:	3001      	adds	r0, #1
 8005fda:	d103      	bne.n	8005fe4 <_printf_common+0xac>
 8005fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8005fe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fe4:	3501      	adds	r5, #1
 8005fe6:	e7c6      	b.n	8005f76 <_printf_common+0x3e>
 8005fe8:	18e1      	adds	r1, r4, r3
 8005fea:	1c5a      	adds	r2, r3, #1
 8005fec:	2030      	movs	r0, #48	@ 0x30
 8005fee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005ff2:	4422      	add	r2, r4
 8005ff4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005ff8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005ffc:	3302      	adds	r3, #2
 8005ffe:	e7c7      	b.n	8005f90 <_printf_common+0x58>
 8006000:	2301      	movs	r3, #1
 8006002:	4622      	mov	r2, r4
 8006004:	4641      	mov	r1, r8
 8006006:	4638      	mov	r0, r7
 8006008:	47c8      	blx	r9
 800600a:	3001      	adds	r0, #1
 800600c:	d0e6      	beq.n	8005fdc <_printf_common+0xa4>
 800600e:	3601      	adds	r6, #1
 8006010:	e7d9      	b.n	8005fc6 <_printf_common+0x8e>
	...

08006014 <_printf_i>:
 8006014:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006018:	7e0f      	ldrb	r7, [r1, #24]
 800601a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800601c:	2f78      	cmp	r7, #120	@ 0x78
 800601e:	4691      	mov	r9, r2
 8006020:	4680      	mov	r8, r0
 8006022:	460c      	mov	r4, r1
 8006024:	469a      	mov	sl, r3
 8006026:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800602a:	d807      	bhi.n	800603c <_printf_i+0x28>
 800602c:	2f62      	cmp	r7, #98	@ 0x62
 800602e:	d80a      	bhi.n	8006046 <_printf_i+0x32>
 8006030:	2f00      	cmp	r7, #0
 8006032:	f000 80d2 	beq.w	80061da <_printf_i+0x1c6>
 8006036:	2f58      	cmp	r7, #88	@ 0x58
 8006038:	f000 80b9 	beq.w	80061ae <_printf_i+0x19a>
 800603c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006040:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006044:	e03a      	b.n	80060bc <_printf_i+0xa8>
 8006046:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800604a:	2b15      	cmp	r3, #21
 800604c:	d8f6      	bhi.n	800603c <_printf_i+0x28>
 800604e:	a101      	add	r1, pc, #4	@ (adr r1, 8006054 <_printf_i+0x40>)
 8006050:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006054:	080060ad 	.word	0x080060ad
 8006058:	080060c1 	.word	0x080060c1
 800605c:	0800603d 	.word	0x0800603d
 8006060:	0800603d 	.word	0x0800603d
 8006064:	0800603d 	.word	0x0800603d
 8006068:	0800603d 	.word	0x0800603d
 800606c:	080060c1 	.word	0x080060c1
 8006070:	0800603d 	.word	0x0800603d
 8006074:	0800603d 	.word	0x0800603d
 8006078:	0800603d 	.word	0x0800603d
 800607c:	0800603d 	.word	0x0800603d
 8006080:	080061c1 	.word	0x080061c1
 8006084:	080060eb 	.word	0x080060eb
 8006088:	0800617b 	.word	0x0800617b
 800608c:	0800603d 	.word	0x0800603d
 8006090:	0800603d 	.word	0x0800603d
 8006094:	080061e3 	.word	0x080061e3
 8006098:	0800603d 	.word	0x0800603d
 800609c:	080060eb 	.word	0x080060eb
 80060a0:	0800603d 	.word	0x0800603d
 80060a4:	0800603d 	.word	0x0800603d
 80060a8:	08006183 	.word	0x08006183
 80060ac:	6833      	ldr	r3, [r6, #0]
 80060ae:	1d1a      	adds	r2, r3, #4
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	6032      	str	r2, [r6, #0]
 80060b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80060b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80060bc:	2301      	movs	r3, #1
 80060be:	e09d      	b.n	80061fc <_printf_i+0x1e8>
 80060c0:	6833      	ldr	r3, [r6, #0]
 80060c2:	6820      	ldr	r0, [r4, #0]
 80060c4:	1d19      	adds	r1, r3, #4
 80060c6:	6031      	str	r1, [r6, #0]
 80060c8:	0606      	lsls	r6, r0, #24
 80060ca:	d501      	bpl.n	80060d0 <_printf_i+0xbc>
 80060cc:	681d      	ldr	r5, [r3, #0]
 80060ce:	e003      	b.n	80060d8 <_printf_i+0xc4>
 80060d0:	0645      	lsls	r5, r0, #25
 80060d2:	d5fb      	bpl.n	80060cc <_printf_i+0xb8>
 80060d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80060d8:	2d00      	cmp	r5, #0
 80060da:	da03      	bge.n	80060e4 <_printf_i+0xd0>
 80060dc:	232d      	movs	r3, #45	@ 0x2d
 80060de:	426d      	negs	r5, r5
 80060e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060e4:	4859      	ldr	r0, [pc, #356]	@ (800624c <_printf_i+0x238>)
 80060e6:	230a      	movs	r3, #10
 80060e8:	e011      	b.n	800610e <_printf_i+0xfa>
 80060ea:	6821      	ldr	r1, [r4, #0]
 80060ec:	6833      	ldr	r3, [r6, #0]
 80060ee:	0608      	lsls	r0, r1, #24
 80060f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80060f4:	d402      	bmi.n	80060fc <_printf_i+0xe8>
 80060f6:	0649      	lsls	r1, r1, #25
 80060f8:	bf48      	it	mi
 80060fa:	b2ad      	uxthmi	r5, r5
 80060fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80060fe:	4853      	ldr	r0, [pc, #332]	@ (800624c <_printf_i+0x238>)
 8006100:	6033      	str	r3, [r6, #0]
 8006102:	bf14      	ite	ne
 8006104:	230a      	movne	r3, #10
 8006106:	2308      	moveq	r3, #8
 8006108:	2100      	movs	r1, #0
 800610a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800610e:	6866      	ldr	r6, [r4, #4]
 8006110:	60a6      	str	r6, [r4, #8]
 8006112:	2e00      	cmp	r6, #0
 8006114:	bfa2      	ittt	ge
 8006116:	6821      	ldrge	r1, [r4, #0]
 8006118:	f021 0104 	bicge.w	r1, r1, #4
 800611c:	6021      	strge	r1, [r4, #0]
 800611e:	b90d      	cbnz	r5, 8006124 <_printf_i+0x110>
 8006120:	2e00      	cmp	r6, #0
 8006122:	d04b      	beq.n	80061bc <_printf_i+0x1a8>
 8006124:	4616      	mov	r6, r2
 8006126:	fbb5 f1f3 	udiv	r1, r5, r3
 800612a:	fb03 5711 	mls	r7, r3, r1, r5
 800612e:	5dc7      	ldrb	r7, [r0, r7]
 8006130:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006134:	462f      	mov	r7, r5
 8006136:	42bb      	cmp	r3, r7
 8006138:	460d      	mov	r5, r1
 800613a:	d9f4      	bls.n	8006126 <_printf_i+0x112>
 800613c:	2b08      	cmp	r3, #8
 800613e:	d10b      	bne.n	8006158 <_printf_i+0x144>
 8006140:	6823      	ldr	r3, [r4, #0]
 8006142:	07df      	lsls	r7, r3, #31
 8006144:	d508      	bpl.n	8006158 <_printf_i+0x144>
 8006146:	6923      	ldr	r3, [r4, #16]
 8006148:	6861      	ldr	r1, [r4, #4]
 800614a:	4299      	cmp	r1, r3
 800614c:	bfde      	ittt	le
 800614e:	2330      	movle	r3, #48	@ 0x30
 8006150:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006154:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006158:	1b92      	subs	r2, r2, r6
 800615a:	6122      	str	r2, [r4, #16]
 800615c:	f8cd a000 	str.w	sl, [sp]
 8006160:	464b      	mov	r3, r9
 8006162:	aa03      	add	r2, sp, #12
 8006164:	4621      	mov	r1, r4
 8006166:	4640      	mov	r0, r8
 8006168:	f7ff fee6 	bl	8005f38 <_printf_common>
 800616c:	3001      	adds	r0, #1
 800616e:	d14a      	bne.n	8006206 <_printf_i+0x1f2>
 8006170:	f04f 30ff 	mov.w	r0, #4294967295
 8006174:	b004      	add	sp, #16
 8006176:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800617a:	6823      	ldr	r3, [r4, #0]
 800617c:	f043 0320 	orr.w	r3, r3, #32
 8006180:	6023      	str	r3, [r4, #0]
 8006182:	4833      	ldr	r0, [pc, #204]	@ (8006250 <_printf_i+0x23c>)
 8006184:	2778      	movs	r7, #120	@ 0x78
 8006186:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800618a:	6823      	ldr	r3, [r4, #0]
 800618c:	6831      	ldr	r1, [r6, #0]
 800618e:	061f      	lsls	r7, r3, #24
 8006190:	f851 5b04 	ldr.w	r5, [r1], #4
 8006194:	d402      	bmi.n	800619c <_printf_i+0x188>
 8006196:	065f      	lsls	r7, r3, #25
 8006198:	bf48      	it	mi
 800619a:	b2ad      	uxthmi	r5, r5
 800619c:	6031      	str	r1, [r6, #0]
 800619e:	07d9      	lsls	r1, r3, #31
 80061a0:	bf44      	itt	mi
 80061a2:	f043 0320 	orrmi.w	r3, r3, #32
 80061a6:	6023      	strmi	r3, [r4, #0]
 80061a8:	b11d      	cbz	r5, 80061b2 <_printf_i+0x19e>
 80061aa:	2310      	movs	r3, #16
 80061ac:	e7ac      	b.n	8006108 <_printf_i+0xf4>
 80061ae:	4827      	ldr	r0, [pc, #156]	@ (800624c <_printf_i+0x238>)
 80061b0:	e7e9      	b.n	8006186 <_printf_i+0x172>
 80061b2:	6823      	ldr	r3, [r4, #0]
 80061b4:	f023 0320 	bic.w	r3, r3, #32
 80061b8:	6023      	str	r3, [r4, #0]
 80061ba:	e7f6      	b.n	80061aa <_printf_i+0x196>
 80061bc:	4616      	mov	r6, r2
 80061be:	e7bd      	b.n	800613c <_printf_i+0x128>
 80061c0:	6833      	ldr	r3, [r6, #0]
 80061c2:	6825      	ldr	r5, [r4, #0]
 80061c4:	6961      	ldr	r1, [r4, #20]
 80061c6:	1d18      	adds	r0, r3, #4
 80061c8:	6030      	str	r0, [r6, #0]
 80061ca:	062e      	lsls	r6, r5, #24
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	d501      	bpl.n	80061d4 <_printf_i+0x1c0>
 80061d0:	6019      	str	r1, [r3, #0]
 80061d2:	e002      	b.n	80061da <_printf_i+0x1c6>
 80061d4:	0668      	lsls	r0, r5, #25
 80061d6:	d5fb      	bpl.n	80061d0 <_printf_i+0x1bc>
 80061d8:	8019      	strh	r1, [r3, #0]
 80061da:	2300      	movs	r3, #0
 80061dc:	6123      	str	r3, [r4, #16]
 80061de:	4616      	mov	r6, r2
 80061e0:	e7bc      	b.n	800615c <_printf_i+0x148>
 80061e2:	6833      	ldr	r3, [r6, #0]
 80061e4:	1d1a      	adds	r2, r3, #4
 80061e6:	6032      	str	r2, [r6, #0]
 80061e8:	681e      	ldr	r6, [r3, #0]
 80061ea:	6862      	ldr	r2, [r4, #4]
 80061ec:	2100      	movs	r1, #0
 80061ee:	4630      	mov	r0, r6
 80061f0:	f7f9 fff6 	bl	80001e0 <memchr>
 80061f4:	b108      	cbz	r0, 80061fa <_printf_i+0x1e6>
 80061f6:	1b80      	subs	r0, r0, r6
 80061f8:	6060      	str	r0, [r4, #4]
 80061fa:	6863      	ldr	r3, [r4, #4]
 80061fc:	6123      	str	r3, [r4, #16]
 80061fe:	2300      	movs	r3, #0
 8006200:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006204:	e7aa      	b.n	800615c <_printf_i+0x148>
 8006206:	6923      	ldr	r3, [r4, #16]
 8006208:	4632      	mov	r2, r6
 800620a:	4649      	mov	r1, r9
 800620c:	4640      	mov	r0, r8
 800620e:	47d0      	blx	sl
 8006210:	3001      	adds	r0, #1
 8006212:	d0ad      	beq.n	8006170 <_printf_i+0x15c>
 8006214:	6823      	ldr	r3, [r4, #0]
 8006216:	079b      	lsls	r3, r3, #30
 8006218:	d413      	bmi.n	8006242 <_printf_i+0x22e>
 800621a:	68e0      	ldr	r0, [r4, #12]
 800621c:	9b03      	ldr	r3, [sp, #12]
 800621e:	4298      	cmp	r0, r3
 8006220:	bfb8      	it	lt
 8006222:	4618      	movlt	r0, r3
 8006224:	e7a6      	b.n	8006174 <_printf_i+0x160>
 8006226:	2301      	movs	r3, #1
 8006228:	4632      	mov	r2, r6
 800622a:	4649      	mov	r1, r9
 800622c:	4640      	mov	r0, r8
 800622e:	47d0      	blx	sl
 8006230:	3001      	adds	r0, #1
 8006232:	d09d      	beq.n	8006170 <_printf_i+0x15c>
 8006234:	3501      	adds	r5, #1
 8006236:	68e3      	ldr	r3, [r4, #12]
 8006238:	9903      	ldr	r1, [sp, #12]
 800623a:	1a5b      	subs	r3, r3, r1
 800623c:	42ab      	cmp	r3, r5
 800623e:	dcf2      	bgt.n	8006226 <_printf_i+0x212>
 8006240:	e7eb      	b.n	800621a <_printf_i+0x206>
 8006242:	2500      	movs	r5, #0
 8006244:	f104 0619 	add.w	r6, r4, #25
 8006248:	e7f5      	b.n	8006236 <_printf_i+0x222>
 800624a:	bf00      	nop
 800624c:	080063e5 	.word	0x080063e5
 8006250:	080063f6 	.word	0x080063f6

08006254 <memmove>:
 8006254:	4288      	cmp	r0, r1
 8006256:	b510      	push	{r4, lr}
 8006258:	eb01 0402 	add.w	r4, r1, r2
 800625c:	d902      	bls.n	8006264 <memmove+0x10>
 800625e:	4284      	cmp	r4, r0
 8006260:	4623      	mov	r3, r4
 8006262:	d807      	bhi.n	8006274 <memmove+0x20>
 8006264:	1e43      	subs	r3, r0, #1
 8006266:	42a1      	cmp	r1, r4
 8006268:	d008      	beq.n	800627c <memmove+0x28>
 800626a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800626e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006272:	e7f8      	b.n	8006266 <memmove+0x12>
 8006274:	4402      	add	r2, r0
 8006276:	4601      	mov	r1, r0
 8006278:	428a      	cmp	r2, r1
 800627a:	d100      	bne.n	800627e <memmove+0x2a>
 800627c:	bd10      	pop	{r4, pc}
 800627e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006282:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006286:	e7f7      	b.n	8006278 <memmove+0x24>

08006288 <_sbrk_r>:
 8006288:	b538      	push	{r3, r4, r5, lr}
 800628a:	4d06      	ldr	r5, [pc, #24]	@ (80062a4 <_sbrk_r+0x1c>)
 800628c:	2300      	movs	r3, #0
 800628e:	4604      	mov	r4, r0
 8006290:	4608      	mov	r0, r1
 8006292:	602b      	str	r3, [r5, #0]
 8006294:	f7fa ff68 	bl	8001168 <_sbrk>
 8006298:	1c43      	adds	r3, r0, #1
 800629a:	d102      	bne.n	80062a2 <_sbrk_r+0x1a>
 800629c:	682b      	ldr	r3, [r5, #0]
 800629e:	b103      	cbz	r3, 80062a2 <_sbrk_r+0x1a>
 80062a0:	6023      	str	r3, [r4, #0]
 80062a2:	bd38      	pop	{r3, r4, r5, pc}
 80062a4:	200003ac 	.word	0x200003ac

080062a8 <memcpy>:
 80062a8:	440a      	add	r2, r1
 80062aa:	4291      	cmp	r1, r2
 80062ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80062b0:	d100      	bne.n	80062b4 <memcpy+0xc>
 80062b2:	4770      	bx	lr
 80062b4:	b510      	push	{r4, lr}
 80062b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80062ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80062be:	4291      	cmp	r1, r2
 80062c0:	d1f9      	bne.n	80062b6 <memcpy+0xe>
 80062c2:	bd10      	pop	{r4, pc}

080062c4 <_realloc_r>:
 80062c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062c8:	4680      	mov	r8, r0
 80062ca:	4615      	mov	r5, r2
 80062cc:	460c      	mov	r4, r1
 80062ce:	b921      	cbnz	r1, 80062da <_realloc_r+0x16>
 80062d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062d4:	4611      	mov	r1, r2
 80062d6:	f7ff bc4b 	b.w	8005b70 <_malloc_r>
 80062da:	b92a      	cbnz	r2, 80062e8 <_realloc_r+0x24>
 80062dc:	f7ff fbdc 	bl	8005a98 <_free_r>
 80062e0:	2400      	movs	r4, #0
 80062e2:	4620      	mov	r0, r4
 80062e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062e8:	f000 f81a 	bl	8006320 <_malloc_usable_size_r>
 80062ec:	4285      	cmp	r5, r0
 80062ee:	4606      	mov	r6, r0
 80062f0:	d802      	bhi.n	80062f8 <_realloc_r+0x34>
 80062f2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80062f6:	d8f4      	bhi.n	80062e2 <_realloc_r+0x1e>
 80062f8:	4629      	mov	r1, r5
 80062fa:	4640      	mov	r0, r8
 80062fc:	f7ff fc38 	bl	8005b70 <_malloc_r>
 8006300:	4607      	mov	r7, r0
 8006302:	2800      	cmp	r0, #0
 8006304:	d0ec      	beq.n	80062e0 <_realloc_r+0x1c>
 8006306:	42b5      	cmp	r5, r6
 8006308:	462a      	mov	r2, r5
 800630a:	4621      	mov	r1, r4
 800630c:	bf28      	it	cs
 800630e:	4632      	movcs	r2, r6
 8006310:	f7ff ffca 	bl	80062a8 <memcpy>
 8006314:	4621      	mov	r1, r4
 8006316:	4640      	mov	r0, r8
 8006318:	f7ff fbbe 	bl	8005a98 <_free_r>
 800631c:	463c      	mov	r4, r7
 800631e:	e7e0      	b.n	80062e2 <_realloc_r+0x1e>

08006320 <_malloc_usable_size_r>:
 8006320:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006324:	1f18      	subs	r0, r3, #4
 8006326:	2b00      	cmp	r3, #0
 8006328:	bfbc      	itt	lt
 800632a:	580b      	ldrlt	r3, [r1, r0]
 800632c:	18c0      	addlt	r0, r0, r3
 800632e:	4770      	bx	lr

08006330 <_init>:
 8006330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006332:	bf00      	nop
 8006334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006336:	bc08      	pop	{r3}
 8006338:	469e      	mov	lr, r3
 800633a:	4770      	bx	lr

0800633c <_fini>:
 800633c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800633e:	bf00      	nop
 8006340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006342:	bc08      	pop	{r3}
 8006344:	469e      	mov	lr, r3
 8006346:	4770      	bx	lr
