/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 336 272)
	(text "M68kVGAController_Verilog" (rect 5 0 139 12)(font "Arial" ))
	(text "inst" (rect 8 192 25 204)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "Clock" (rect 0 0 28 12)(font "Arial" ))
		(text "Clock" (rect 21 27 49 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "Reset_L" (rect 0 0 41 12)(font "Arial" ))
		(text "Reset_L" (rect 21 43 62 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 80)
		(input)
		(text "Address[11..0]" (rect 0 0 71 12)(font "Arial" ))
		(text "Address[11..0]" (rect 21 75 92 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "Data[7..0]" (rect 0 0 49 12)(font "Arial" ))
		(text "Data[7..0]" (rect 21 91 70 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "CPU_Enable" (rect 0 0 62 12)(font "Arial" ))
		(text "CPU_Enable" (rect 24 56 86 68)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 272 112)
		(output)
		(text "VGABLANKING_L" (rect 0 0 89 12)(font "Arial" ))
		(text "VGABLANKING_L" (rect 176 107 251 119)(font "Arial" ))
		(line (pt 272 112)(pt 256 112))
	)
	(port
		(pt 272 32)
		(output)
		(text "ocrx[7..0]" (rect 0 0 47 12)(font "Arial" ))
		(text "ocrx[7..0]" (rect 208 24 255 36)(font "Arial" ))
		(line (pt 272 32)(pt 256 32)(line_width 3))
	)
	(port
		(pt 272 48)
		(output)
		(text "ocry[7..0]" (rect 0 0 48 12)(font "Arial" ))
		(text "ocry[7..0]" (rect 208 40 256 52)(font "Arial" ))
		(line (pt 272 48)(pt 256 48)(line_width 3))
	)
	(port
		(pt 272 64)
		(output)
		(text "octl[7..0]" (rect 0 0 43 12)(font "Arial" ))
		(text "octl[7..0]" (rect 208 56 251 68)(font "Arial" ))
		(line (pt 272 64)(pt 256 64)(line_width 3))
	)
	(port
		(pt 272 80)
		(output)
		(text "WEA" (rect 0 0 25 12)(font "Arial" ))
		(text "WEA" (rect 216 72 241 84)(font "Arial" ))
		(line (pt 272 80)(pt 256 80))
	)
	(port
		(pt 272 96)
		(output)
		(text "WEB" (rect 0 0 24 12)(font "Arial" ))
		(text "WEB" (rect 216 88 240 100)(font "Arial" ))
		(line (pt 272 96)(pt 256 96))
	)
	(port
		(pt 272 136)
		(output)
		(text "dataB[7..0]" (rect 0 0 54 12)(font "Arial" ))
		(text "dataB[7..0]" (rect 200 128 254 140)(font "Arial" ))
		(line (pt 272 136)(pt 256 136)(line_width 3))
	)
	(parameter
		"InitialisingState"
		"00000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"GET_CTL"
		"00001"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"GET_CRY"
		"00010"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"GET_CRX"
		"00011"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"NOP"
		"001"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"DATA_0"
		"00000000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"ADDRESS_0"
		"000000000000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"CRX_0"
		"00101000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"CRY_0"
		"00010100"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"CTL_0"
		"11110011"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(drawing
		(rectangle (rect 16 16 256 192))
	)
	(annotation_block (parameter)(rect 288 -200 552 16))
)
