Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Feb  2 12:06:29 2025
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_methodology -file testbench_methodology_drc_routed.rpt -pb testbench_methodology_drc_routed.pb -rpx testbench_methodology_drc_routed.rpx
| Design       : testbench
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 24
+-----------+------------------+------------------------------------------------------------------+--------+
| Rule      | Severity         | Description                                                      | Checks |
+-----------+------------------+------------------------------------------------------------------+--------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks                   | 6      |
| TIMING-16 | Warning          | Large setup violation                                            | 15     |
| TIMING-56 | Warning          | Missing logically or physically excluded clock groups constraint | 3      |
+-----------+------------------+------------------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks adc_clk_wiz_0 and vclk_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks adc_clk_wiz_0] -to [get_clocks vclk_clk_wiz_0_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks adc_clk_wiz_0_1 and vclk_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks adc_clk_wiz_0_1] -to [get_clocks vclk_clk_wiz_0]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks vclk_clk_wiz_0 and adc_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks vclk_clk_wiz_0] -to [get_clocks adc_clk_wiz_0_1]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks vclk_clk_wiz_0 and vclk_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks vclk_clk_wiz_0] -to [get_clocks vclk_clk_wiz_0_1]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks vclk_clk_wiz_0_1 and adc_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks vclk_clk_wiz_0_1] -to [get_clocks adc_clk_wiz_0]
Related violations: <none>

TIMING-6#6 Critical Warning
No common primary clock between related clocks  
The clocks vclk_clk_wiz_0_1 and vclk_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks vclk_clk_wiz_0_1] -to [get_clocks vclk_clk_wiz_0]
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -2.012 ns between dut/mem_map/therm/ssd/dig03/CLK (clocked by vclk_clk_wiz_0) and dut/mem_map/therm/ssd/dig1_reg[0]/D (clocked by vclk_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -2.106 ns between dut/mem_map/therm/ssd/dig03/CLK (clocked by vclk_clk_wiz_0) and dut/mem_map/therm/ssd/dig0_reg[3]/D (clocked by vclk_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -2.141 ns between dut/mem_map/therm/ssd/dig03/CLK (clocked by vclk_clk_wiz_0) and dut/mem_map/therm/ssd/dig0_reg[1]/D (clocked by vclk_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -2.167 ns between dut/mem_map/therm/ssd/dig03/CLK (clocked by vclk_clk_wiz_0) and dut/mem_map/therm/ssd/dig0_reg[2]/D (clocked by vclk_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -2.272 ns between dut/mem_map/therm/ssd/dig03/CLK (clocked by vclk_clk_wiz_0) and dut/mem_map/therm/ssd/dig2_reg[0]/D (clocked by vclk_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -2.296 ns between dut/mem_map/therm/ssd/dig03/CLK (clocked by vclk_clk_wiz_0) and dut/mem_map/therm/ssd/dig1_reg[3]/D (clocked by vclk_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -2.319 ns between dut/mem_map/therm/ssd/dig03/CLK (clocked by vclk_clk_wiz_0) and dut/mem_map/therm/ssd/dig3_reg[2]/D (clocked by vclk_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -2.320 ns between dut/mem_map/therm/ssd/dig03/CLK (clocked by vclk_clk_wiz_0) and dut/mem_map/therm/ssd/dig3_reg[3]/D (clocked by vclk_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -2.468 ns between dut/mem_map/therm/ssd/dig03/CLK (clocked by vclk_clk_wiz_0) and dut/mem_map/therm/ssd/dig2_reg[3]/D (clocked by vclk_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -2.491 ns between dut/mem_map/therm/ssd/dig03/CLK (clocked by vclk_clk_wiz_0) and dut/mem_map/therm/ssd/dig2_reg[1]/D (clocked by vclk_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -2.527 ns between dut/mem_map/therm/ssd/dig03/CLK (clocked by vclk_clk_wiz_0) and dut/mem_map/therm/ssd/dig1_reg[2]/D (clocked by vclk_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -2.529 ns between dut/mem_map/therm/ssd/dig03/CLK (clocked by vclk_clk_wiz_0) and dut/mem_map/therm/ssd/dig3_reg[0]/D (clocked by vclk_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -2.546 ns between dut/mem_map/therm/ssd/dig03/CLK (clocked by vclk_clk_wiz_0) and dut/mem_map/therm/ssd/dig3_reg[1]/D (clocked by vclk_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -2.618 ns between dut/mem_map/therm/ssd/dig03/CLK (clocked by vclk_clk_wiz_0) and dut/mem_map/therm/ssd/dig2_reg[2]/D (clocked by vclk_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -2.635 ns between dut/mem_map/therm/ssd/dig03/CLK (clocked by vclk_clk_wiz_0) and dut/mem_map/therm/ssd/dig1_reg[1]/D (clocked by vclk_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-56#1 Warning
Missing logically or physically excluded clock groups constraint  
Multiple clocks are user generated or auto-derived on the source pin instance_name/inst/mmcm_adv_inst/CLKFBOUT but are not logically or physically exclusive with respect to one another. To have the static timing analysis match the behavior in hardware, there cannot be multiple clocks generated on the same pin and when such situation occurs, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin is: clkfbout_clk_wiz_0, clkfbout_clk_wiz_0_1
Related violations: <none>

TIMING-56#2 Warning
Missing logically or physically excluded clock groups constraint  
Multiple clocks are user generated or auto-derived on the source pin instance_name/inst/mmcm_adv_inst/CLKOUT0 but are not logically or physically exclusive with respect to one another. To have the static timing analysis match the behavior in hardware, there cannot be multiple clocks generated on the same pin and when such situation occurs, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin is: vclk_clk_wiz_0, vclk_clk_wiz_0_1
Related violations: <none>

TIMING-56#3 Warning
Missing logically or physically excluded clock groups constraint  
Multiple clocks are user generated or auto-derived on the source pin instance_name/inst/mmcm_adv_inst/CLKOUT1 but are not logically or physically exclusive with respect to one another. To have the static timing analysis match the behavior in hardware, there cannot be multiple clocks generated on the same pin and when such situation occurs, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin is: adc_clk_wiz_0, adc_clk_wiz_0_1
Related violations: <none>


