#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x151717540 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1517177f0 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x151732730_0 .net "active", 0 0, L_0x15173cde0;  1 drivers
v0x1517327e0_0 .var "clk", 0 0;
v0x151732870_0 .var "clk_enable", 0 0;
v0x151732900_0 .net "data_address", 31 0, L_0x15173b550;  1 drivers
v0x151732990_0 .net "data_read", 0 0, L_0x1517395f0;  1 drivers
v0x151732a60_0 .var "data_readdata", 31 0;
v0x151732af0_0 .net "data_write", 0 0, L_0x1517394b0;  1 drivers
v0x151732ba0_0 .net "data_writedata", 31 0, L_0x15173b100;  1 drivers
v0x151732c50_0 .net "instr_address", 31 0, L_0x15173cc30;  1 drivers
v0x151732d80_0 .var "instr_readdata", 31 0;
v0x151732e10_0 .net "register_v0", 31 0, L_0x15173b090;  1 drivers
v0x151732ee0_0 .var "reset", 0 0;
S_0x151717db0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x1517177f0;
 .timescale 0 0;
v0x151712980_0 .var "imm", 15 0;
v0x151727990_0 .var "imm_instr", 31 0;
v0x151727a30_0 .var "opcode", 5 0;
v0x151727ae0_0 .var "rs", 4 0;
v0x151727b90_0 .var "rt", 4 0;
E_0x151706910 .event posedge, v0x151729a40_0;
S_0x151727c80 .scope module, "dut" "mips_cpu_harvard" 3 109, 4 1 0, S_0x1517177f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x151736140 .functor OR 1, L_0x151735dd0, L_0x151736000, C4<0>, C4<0>;
L_0x151736230 .functor BUFZ 1, L_0x1517358f0, C4<0>, C4<0>, C4<0>;
L_0x1517362e0 .functor BUFZ 1, L_0x151735a10, C4<0>, C4<0>, C4<0>;
L_0x151736390 .functor BUFZ 1, L_0x151735a10, C4<0>, C4<0>, C4<0>;
L_0x151736840 .functor AND 1, L_0x1517358f0, L_0x151736950, C4<1>, C4<1>;
L_0x151736ae0 .functor OR 1, L_0x151736840, L_0x1517365c0, C4<0>, C4<0>;
L_0x151736bd0 .functor OR 1, L_0x151736ae0, L_0x1517368b0, C4<0>, C4<0>;
L_0x151736d00 .functor OR 1, L_0x151736bd0, L_0x151737e10, C4<0>, C4<0>;
L_0x151736db0 .functor OR 1, L_0x151736d00, L_0x151737890, C4<0>, C4<0>;
L_0x151736eb0 .functor BUFZ 1, L_0x151735b30, C4<0>, C4<0>, C4<0>;
L_0x151737740 .functor AND 1, L_0x1517372d0, L_0x1517373f0, C4<1>, C4<1>;
L_0x151737890 .functor OR 1, L_0x151737060, L_0x151737740, C4<0>, C4<0>;
L_0x151737e10 .functor AND 1, L_0x1517375d0, L_0x151737a20, C4<1>, C4<1>;
L_0x1517383c0 .functor OR 1, L_0x151737cc0, L_0x151738010, C4<0>, C4<0>;
L_0x151738bc0 .functor OR 1, L_0x151738550, L_0x1517387b0, C4<0>, C4<0>;
L_0x151737f00 .functor AND 1, L_0x151738210, L_0x151738bc0, C4<1>, C4<1>;
L_0x151738e50 .functor OR 1, L_0x151738aa0, L_0x151738f80, C4<0>, C4<0>;
L_0x1517392d0 .functor OR 1, L_0x151738e50, L_0x151739230, C4<0>, C4<0>;
L_0x151739380 .functor AND 1, L_0x1517358f0, L_0x1517392d0, C4<1>, C4<1>;
L_0x151739060 .functor AND 1, L_0x1517358f0, L_0x151739550, C4<1>, C4<1>;
L_0x151739780 .functor AND 1, L_0x1517358f0, L_0x1517390d0, C4<1>, C4<1>;
L_0x1517395f0 .functor BUFZ 1, L_0x1517362e0, C4<0>, C4<0>, C4<0>;
L_0x151739ea0 .functor AND 1, L_0x15173cde0, L_0x151736db0, C4<1>, C4<1>;
L_0x15173a3f0 .functor OR 1, L_0x151737890, L_0x151737e10, C4<0>, C4<0>;
L_0x15173b100 .functor BUFZ 32, L_0x15173afa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15173b280 .functor BUFZ 32, L_0x15173acf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15173a330 .functor BUFZ 32, L_0x15173afa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15173b550 .functor BUFZ 32, v0x151728c70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15173c1c0 .functor AND 1, v0x151732870_0, L_0x151739380, C4<1>, C4<1>;
L_0x15173c320 .functor AND 1, L_0x15173c1c0, v0x151730740_0, C4<1>, C4<1>;
L_0x15173cc30 .functor BUFZ 32, v0x151729ad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15173cde0 .functor BUFZ 1, v0x151730740_0, C4<0>, C4<0>, C4<0>;
L_0x15173c230 .functor AND 1, v0x151732870_0, v0x151730740_0, C4<1>, C4<1>;
v0x15172c0c0_0 .net *"_ivl_100", 31 0, L_0x151737980;  1 drivers
L_0x158078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15172c150_0 .net *"_ivl_103", 25 0, L_0x158078490;  1 drivers
L_0x1580784d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15172c1e0_0 .net/2u *"_ivl_104", 31 0, L_0x1580784d8;  1 drivers
v0x15172c270_0 .net *"_ivl_106", 0 0, L_0x1517375d0;  1 drivers
v0x15172c300_0 .net *"_ivl_109", 5 0, L_0x151737c20;  1 drivers
L_0x158078520 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x15172c3a0_0 .net/2u *"_ivl_110", 5 0, L_0x158078520;  1 drivers
v0x15172c450_0 .net *"_ivl_112", 0 0, L_0x151737a20;  1 drivers
v0x15172c4f0_0 .net *"_ivl_116", 31 0, L_0x151737f70;  1 drivers
L_0x158078568 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15172c5a0_0 .net *"_ivl_119", 25 0, L_0x158078568;  1 drivers
L_0x1580780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x15172c6b0_0 .net/2u *"_ivl_12", 5 0, L_0x1580780a0;  1 drivers
L_0x1580785b0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x15172c760_0 .net/2u *"_ivl_120", 31 0, L_0x1580785b0;  1 drivers
v0x15172c810_0 .net *"_ivl_122", 0 0, L_0x151737cc0;  1 drivers
v0x15172c8b0_0 .net *"_ivl_124", 31 0, L_0x151738170;  1 drivers
L_0x1580785f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15172c960_0 .net *"_ivl_127", 25 0, L_0x1580785f8;  1 drivers
L_0x158078640 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15172ca10_0 .net/2u *"_ivl_128", 31 0, L_0x158078640;  1 drivers
v0x15172cac0_0 .net *"_ivl_130", 0 0, L_0x151738010;  1 drivers
v0x15172cb60_0 .net *"_ivl_134", 31 0, L_0x1517384b0;  1 drivers
L_0x158078688 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15172ccf0_0 .net *"_ivl_137", 25 0, L_0x158078688;  1 drivers
L_0x1580786d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15172cd80_0 .net/2u *"_ivl_138", 31 0, L_0x1580786d0;  1 drivers
v0x15172ce30_0 .net *"_ivl_140", 0 0, L_0x151738210;  1 drivers
v0x15172ced0_0 .net *"_ivl_143", 5 0, L_0x151738710;  1 drivers
L_0x158078718 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x15172cf80_0 .net/2u *"_ivl_144", 5 0, L_0x158078718;  1 drivers
v0x15172d030_0 .net *"_ivl_146", 0 0, L_0x151738550;  1 drivers
v0x15172d0d0_0 .net *"_ivl_149", 5 0, L_0x151738900;  1 drivers
L_0x158078760 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x15172d180_0 .net/2u *"_ivl_150", 5 0, L_0x158078760;  1 drivers
v0x15172d230_0 .net *"_ivl_152", 0 0, L_0x1517387b0;  1 drivers
v0x15172d2d0_0 .net *"_ivl_155", 0 0, L_0x151738bc0;  1 drivers
v0x15172d370_0 .net *"_ivl_159", 1 0, L_0x151738d70;  1 drivers
L_0x1580780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x15172d420_0 .net/2u *"_ivl_16", 5 0, L_0x1580780e8;  1 drivers
L_0x1580787a8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x15172d4d0_0 .net/2u *"_ivl_160", 1 0, L_0x1580787a8;  1 drivers
v0x15172d580_0 .net *"_ivl_162", 0 0, L_0x151738aa0;  1 drivers
L_0x1580787f0 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x15172d620_0 .net/2u *"_ivl_164", 5 0, L_0x1580787f0;  1 drivers
v0x15172d6d0_0 .net *"_ivl_166", 0 0, L_0x151738f80;  1 drivers
v0x15172cc00_0 .net *"_ivl_169", 0 0, L_0x151738e50;  1 drivers
L_0x158078838 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x15172d960_0 .net/2u *"_ivl_170", 5 0, L_0x158078838;  1 drivers
v0x15172d9f0_0 .net *"_ivl_172", 0 0, L_0x151739230;  1 drivers
v0x15172da80_0 .net *"_ivl_175", 0 0, L_0x1517392d0;  1 drivers
L_0x158078880 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x15172db10_0 .net/2u *"_ivl_178", 5 0, L_0x158078880;  1 drivers
v0x15172dbb0_0 .net *"_ivl_180", 0 0, L_0x151739550;  1 drivers
L_0x1580788c8 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x15172dc50_0 .net/2u *"_ivl_184", 5 0, L_0x1580788c8;  1 drivers
v0x15172dd00_0 .net *"_ivl_186", 0 0, L_0x1517390d0;  1 drivers
L_0x158078910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15172dda0_0 .net/2u *"_ivl_190", 0 0, L_0x158078910;  1 drivers
v0x15172de50_0 .net *"_ivl_20", 31 0, L_0x151735c70;  1 drivers
L_0x158078958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x15172df00_0 .net/2u *"_ivl_200", 4 0, L_0x158078958;  1 drivers
v0x15172dfb0_0 .net *"_ivl_203", 4 0, L_0x151739b00;  1 drivers
v0x15172e060_0 .net *"_ivl_205", 4 0, L_0x151739ba0;  1 drivers
v0x15172e110_0 .net *"_ivl_206", 4 0, L_0x151739f60;  1 drivers
v0x15172e1c0_0 .net *"_ivl_213", 0 0, L_0x15173a3f0;  1 drivers
L_0x1580789a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15172e260_0 .net/2u *"_ivl_214", 31 0, L_0x1580789a0;  1 drivers
v0x15172e310_0 .net *"_ivl_216", 31 0, L_0x15173a460;  1 drivers
v0x15172e3c0_0 .net *"_ivl_218", 31 0, L_0x15173a560;  1 drivers
v0x15172e470_0 .net *"_ivl_220", 31 0, L_0x15173a1e0;  1 drivers
v0x15172e520_0 .net *"_ivl_222", 31 0, L_0x15173a820;  1 drivers
L_0x158078130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15172e5d0_0 .net *"_ivl_23", 25 0, L_0x158078130;  1 drivers
v0x15172e680_0 .net *"_ivl_235", 0 0, L_0x15173c1c0;  1 drivers
L_0x158078ac0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15172e720_0 .net/2u *"_ivl_238", 31 0, L_0x158078ac0;  1 drivers
L_0x158078178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15172e7d0_0 .net/2u *"_ivl_24", 31 0, L_0x158078178;  1 drivers
v0x15172e880_0 .net *"_ivl_243", 15 0, L_0x15173a8c0;  1 drivers
v0x15172e930_0 .net *"_ivl_244", 17 0, L_0x15173a960;  1 drivers
L_0x158078b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15172e9e0_0 .net *"_ivl_247", 1 0, L_0x158078b08;  1 drivers
v0x15172ea90_0 .net *"_ivl_250", 15 0, L_0x15173c6e0;  1 drivers
L_0x158078b50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15172eb40_0 .net *"_ivl_252", 1 0, L_0x158078b50;  1 drivers
v0x15172ebf0_0 .net *"_ivl_255", 0 0, L_0x15173c4d0;  1 drivers
L_0x158078b98 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x15172eca0_0 .net/2u *"_ivl_256", 13 0, L_0x158078b98;  1 drivers
L_0x158078be0 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x15172ed50_0 .net/2u *"_ivl_258", 13 0, L_0x158078be0;  1 drivers
v0x15172d780_0 .net *"_ivl_26", 0 0, L_0x151735dd0;  1 drivers
v0x15172d820_0 .net *"_ivl_260", 13 0, L_0x15173c5b0;  1 drivers
v0x15172d8d0_0 .net *"_ivl_28", 31 0, L_0x151735ef0;  1 drivers
L_0x1580781c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15172ee00_0 .net *"_ivl_31", 25 0, L_0x1580781c0;  1 drivers
L_0x158078208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15172eeb0_0 .net/2u *"_ivl_32", 31 0, L_0x158078208;  1 drivers
v0x15172ef60_0 .net *"_ivl_34", 0 0, L_0x151736000;  1 drivers
v0x15172f000_0 .net *"_ivl_4", 31 0, L_0x151735760;  1 drivers
v0x15172f0b0_0 .net *"_ivl_45", 2 0, L_0x151736400;  1 drivers
L_0x158078250 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x15172f160_0 .net/2u *"_ivl_46", 2 0, L_0x158078250;  1 drivers
v0x15172f210_0 .net *"_ivl_51", 2 0, L_0x1517366a0;  1 drivers
L_0x158078298 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x15172f2c0_0 .net/2u *"_ivl_52", 2 0, L_0x158078298;  1 drivers
v0x15172f370_0 .net *"_ivl_57", 0 0, L_0x151736950;  1 drivers
v0x15172f410_0 .net *"_ivl_59", 0 0, L_0x151736840;  1 drivers
v0x15172f4b0_0 .net *"_ivl_61", 0 0, L_0x151736ae0;  1 drivers
v0x15172f550_0 .net *"_ivl_63", 0 0, L_0x151736bd0;  1 drivers
v0x15172f5f0_0 .net *"_ivl_65", 0 0, L_0x151736d00;  1 drivers
L_0x158078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15172f690_0 .net *"_ivl_7", 25 0, L_0x158078010;  1 drivers
v0x15172f740_0 .net *"_ivl_70", 31 0, L_0x151736f40;  1 drivers
L_0x1580782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15172f7f0_0 .net *"_ivl_73", 25 0, L_0x1580782e0;  1 drivers
L_0x158078328 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15172f8a0_0 .net/2u *"_ivl_74", 31 0, L_0x158078328;  1 drivers
v0x15172f950_0 .net *"_ivl_76", 0 0, L_0x151737060;  1 drivers
v0x15172f9f0_0 .net *"_ivl_78", 31 0, L_0x151737230;  1 drivers
L_0x158078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15172faa0_0 .net/2u *"_ivl_8", 31 0, L_0x158078058;  1 drivers
L_0x158078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15172fb50_0 .net *"_ivl_81", 25 0, L_0x158078370;  1 drivers
L_0x1580783b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15172fc00_0 .net/2u *"_ivl_82", 31 0, L_0x1580783b8;  1 drivers
v0x15172fcb0_0 .net *"_ivl_84", 0 0, L_0x1517372d0;  1 drivers
v0x15172fd50_0 .net *"_ivl_87", 0 0, L_0x151737490;  1 drivers
v0x15172fe00_0 .net *"_ivl_88", 31 0, L_0x151737530;  1 drivers
L_0x158078400 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15172feb0_0 .net *"_ivl_91", 30 0, L_0x158078400;  1 drivers
L_0x158078448 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x15172ff60_0 .net/2u *"_ivl_92", 31 0, L_0x158078448;  1 drivers
v0x151730010_0 .net *"_ivl_94", 0 0, L_0x1517373f0;  1 drivers
v0x1517300b0_0 .net *"_ivl_97", 0 0, L_0x151737740;  1 drivers
v0x151730150_0 .net "active", 0 0, L_0x15173cde0;  alias, 1 drivers
v0x1517301f0_0 .net "alu_op1", 31 0, L_0x15173b280;  1 drivers
v0x151730290_0 .net "alu_op2", 31 0, L_0x15173a330;  1 drivers
v0x151730330_0 .net "alui_instr", 0 0, L_0x1517365c0;  1 drivers
v0x1517303d0_0 .net "b_flag", 0 0, v0x1517288b0_0;  1 drivers
v0x151730480_0 .net "b_imm", 17 0, L_0x15173c7c0;  1 drivers
v0x151730510_0 .net "b_offset", 31 0, L_0x15173cb50;  1 drivers
v0x1517305a0_0 .net "clk", 0 0, v0x1517327e0_0;  1 drivers
v0x1517306b0_0 .net "clk_enable", 0 0, v0x151732870_0;  1 drivers
v0x151730740_0 .var "cpu_active", 0 0;
v0x1517307d0_0 .net "curr_addr", 31 0, v0x151729ad0_0;  1 drivers
v0x151730860_0 .net "curr_addr_p4", 31 0, L_0x15173c390;  1 drivers
v0x1517308f0_0 .net "data_address", 31 0, L_0x15173b550;  alias, 1 drivers
v0x151730980_0 .net "data_read", 0 0, L_0x1517395f0;  alias, 1 drivers
v0x151730a10_0 .net "data_readdata", 31 0, v0x151732a60_0;  1 drivers
v0x151730ac0_0 .net "data_write", 0 0, L_0x1517394b0;  alias, 1 drivers
v0x151730b60_0 .net "data_writedata", 31 0, L_0x15173b100;  alias, 1 drivers
v0x151730c10_0 .net "funct_code", 5 0, L_0x151735620;  1 drivers
v0x151730cc0_0 .net "hi_out", 31 0, v0x15172a120_0;  1 drivers
v0x151730d80_0 .net "hl_reg_enable", 0 0, L_0x15173c320;  1 drivers
v0x151730e50_0 .net "instr_address", 31 0, L_0x15173cc30;  alias, 1 drivers
v0x151730ef0_0 .net "instr_opcode", 5 0, L_0x151735560;  1 drivers
v0x151730fa0_0 .net "instr_readdata", 31 0, v0x151732d80_0;  1 drivers
v0x151731040_0 .net "j_imm", 0 0, L_0x1517383c0;  1 drivers
v0x1517310d0_0 .net "j_reg", 0 0, L_0x151737f00;  1 drivers
v0x151731170_0 .net "l_type", 0 0, L_0x1517368b0;  1 drivers
v0x151731210_0 .net "link_const", 0 0, L_0x151737890;  1 drivers
v0x1517312b0_0 .net "link_reg", 0 0, L_0x151737e10;  1 drivers
v0x151731350_0 .net "lo_out", 31 0, v0x15172a830_0;  1 drivers
v0x151731410_0 .net "lw", 0 0, L_0x151735a10;  1 drivers
v0x1517314a0_0 .net "mem_read", 0 0, L_0x1517362e0;  1 drivers
v0x151731540_0 .net "mem_to_reg", 0 0, L_0x151736390;  1 drivers
v0x1517315e0_0 .net "mem_write", 0 0, L_0x151736eb0;  1 drivers
v0x151731680_0 .net "memaddroffset", 31 0, v0x151728c70_0;  1 drivers
v0x151731740_0 .net "mfhi", 0 0, L_0x151739060;  1 drivers
v0x1517317d0_0 .net "mflo", 0 0, L_0x151739780;  1 drivers
v0x151731870_0 .net "movefrom", 0 0, L_0x151736140;  1 drivers
v0x151731910_0 .net "muldiv", 0 0, L_0x151739380;  1 drivers
v0x1517319b0_0 .var "next_instr_addr", 31 0;
v0x151731a70_0 .net "pc_enable", 0 0, L_0x15173c230;  1 drivers
v0x151731b20_0 .net "r_format", 0 0, L_0x1517358f0;  1 drivers
v0x151731bb0_0 .net "reg_a_read_data", 31 0, L_0x15173acf0;  1 drivers
v0x151731c60_0 .net "reg_a_read_index", 4 0, L_0x151739c60;  1 drivers
v0x151731d10_0 .net "reg_b_read_data", 31 0, L_0x15173afa0;  1 drivers
v0x151731dc0_0 .net "reg_b_read_index", 4 0, L_0x151739d00;  1 drivers
v0x151731e70_0 .net "reg_dst", 0 0, L_0x151736230;  1 drivers
v0x151731f00_0 .net "reg_write", 0 0, L_0x151736db0;  1 drivers
v0x151731fa0_0 .net "reg_write_data", 31 0, L_0x15173a6c0;  1 drivers
v0x151732060_0 .net "reg_write_enable", 0 0, L_0x151739ea0;  1 drivers
v0x151732110_0 .net "reg_write_index", 4 0, L_0x15173a0c0;  1 drivers
v0x1517321c0_0 .net "register_v0", 31 0, L_0x15173b090;  alias, 1 drivers
v0x151732270_0 .net "reset", 0 0, v0x151732ee0_0;  1 drivers
v0x151732380_0 .net "result", 31 0, v0x1517290c0_0;  1 drivers
v0x151732430_0 .net "result_hi", 31 0, v0x151728a60_0;  1 drivers
v0x1517324c0_0 .net "result_lo", 31 0, v0x151728bc0_0;  1 drivers
v0x151732590_0 .net "sw", 0 0, L_0x151735b30;  1 drivers
E_0x151727fd0/0 .event edge, v0x1517288b0_0, v0x151730860_0, v0x151730510_0, v0x151731040_0;
E_0x151727fd0/1 .event edge, v0x151728b10_0, v0x1517310d0_0, v0x15172b4f0_0;
E_0x151727fd0 .event/or E_0x151727fd0/0, E_0x151727fd0/1;
L_0x151735560 .part v0x151732d80_0, 26, 6;
L_0x151735620 .part v0x151732d80_0, 0, 6;
L_0x151735760 .concat [ 6 26 0 0], L_0x151735560, L_0x158078010;
L_0x1517358f0 .cmp/eq 32, L_0x151735760, L_0x158078058;
L_0x151735a10 .cmp/eq 6, L_0x151735560, L_0x1580780a0;
L_0x151735b30 .cmp/eq 6, L_0x151735560, L_0x1580780e8;
L_0x151735c70 .concat [ 6 26 0 0], L_0x151735560, L_0x158078130;
L_0x151735dd0 .cmp/eq 32, L_0x151735c70, L_0x158078178;
L_0x151735ef0 .concat [ 6 26 0 0], L_0x151735560, L_0x1580781c0;
L_0x151736000 .cmp/eq 32, L_0x151735ef0, L_0x158078208;
L_0x151736400 .part L_0x151735560, 3, 3;
L_0x1517365c0 .cmp/eq 3, L_0x151736400, L_0x158078250;
L_0x1517366a0 .part L_0x151735560, 3, 3;
L_0x1517368b0 .cmp/eq 3, L_0x1517366a0, L_0x158078298;
L_0x151736950 .reduce/nor L_0x151739380;
L_0x151736f40 .concat [ 6 26 0 0], L_0x151735560, L_0x1580782e0;
L_0x151737060 .cmp/eq 32, L_0x151736f40, L_0x158078328;
L_0x151737230 .concat [ 6 26 0 0], L_0x151735560, L_0x158078370;
L_0x1517372d0 .cmp/eq 32, L_0x151737230, L_0x1580783b8;
L_0x151737490 .part v0x151732d80_0, 20, 1;
L_0x151737530 .concat [ 1 31 0 0], L_0x151737490, L_0x158078400;
L_0x1517373f0 .cmp/eq 32, L_0x151737530, L_0x158078448;
L_0x151737980 .concat [ 6 26 0 0], L_0x151735560, L_0x158078490;
L_0x1517375d0 .cmp/eq 32, L_0x151737980, L_0x1580784d8;
L_0x151737c20 .part v0x151732d80_0, 0, 6;
L_0x151737a20 .cmp/eq 6, L_0x151737c20, L_0x158078520;
L_0x151737f70 .concat [ 6 26 0 0], L_0x151735560, L_0x158078568;
L_0x151737cc0 .cmp/eq 32, L_0x151737f70, L_0x1580785b0;
L_0x151738170 .concat [ 6 26 0 0], L_0x151735560, L_0x1580785f8;
L_0x151738010 .cmp/eq 32, L_0x151738170, L_0x158078640;
L_0x1517384b0 .concat [ 6 26 0 0], L_0x151735560, L_0x158078688;
L_0x151738210 .cmp/eq 32, L_0x1517384b0, L_0x1580786d0;
L_0x151738710 .part v0x151732d80_0, 0, 6;
L_0x151738550 .cmp/eq 6, L_0x151738710, L_0x158078718;
L_0x151738900 .part v0x151732d80_0, 0, 6;
L_0x1517387b0 .cmp/eq 6, L_0x151738900, L_0x158078760;
L_0x151738d70 .part L_0x151735620, 3, 2;
L_0x151738aa0 .cmp/eq 2, L_0x151738d70, L_0x1580787a8;
L_0x151738f80 .cmp/eq 6, L_0x151735620, L_0x1580787f0;
L_0x151739230 .cmp/eq 6, L_0x151735620, L_0x158078838;
L_0x151739550 .cmp/eq 6, L_0x151735620, L_0x158078880;
L_0x1517390d0 .cmp/eq 6, L_0x151735620, L_0x1580788c8;
L_0x1517394b0 .functor MUXZ 1, L_0x158078910, L_0x151736eb0, L_0x15173cde0, C4<>;
L_0x151739c60 .part v0x151732d80_0, 21, 5;
L_0x151739d00 .part v0x151732d80_0, 16, 5;
L_0x151739b00 .part v0x151732d80_0, 11, 5;
L_0x151739ba0 .part v0x151732d80_0, 16, 5;
L_0x151739f60 .functor MUXZ 5, L_0x151739ba0, L_0x151739b00, L_0x151736230, C4<>;
L_0x15173a0c0 .functor MUXZ 5, L_0x151739f60, L_0x158078958, L_0x151737890, C4<>;
L_0x15173a460 .arith/sum 32, L_0x15173c390, L_0x1580789a0;
L_0x15173a560 .functor MUXZ 32, v0x1517290c0_0, v0x151732a60_0, L_0x151736390, C4<>;
L_0x15173a1e0 .functor MUXZ 32, L_0x15173a560, v0x15172a830_0, L_0x151739780, C4<>;
L_0x15173a820 .functor MUXZ 32, L_0x15173a1e0, v0x15172a120_0, L_0x151739060, C4<>;
L_0x15173a6c0 .functor MUXZ 32, L_0x15173a820, L_0x15173a460, L_0x15173a3f0, C4<>;
L_0x15173c390 .arith/sum 32, v0x151729ad0_0, L_0x158078ac0;
L_0x15173a8c0 .part v0x151732d80_0, 0, 16;
L_0x15173a960 .concat [ 16 2 0 0], L_0x15173a8c0, L_0x158078b08;
L_0x15173c6e0 .part L_0x15173a960, 0, 16;
L_0x15173c7c0 .concat [ 2 16 0 0], L_0x158078b50, L_0x15173c6e0;
L_0x15173c4d0 .part L_0x15173c7c0, 17, 1;
L_0x15173c5b0 .functor MUXZ 14, L_0x158078be0, L_0x158078b98, L_0x15173c4d0, C4<>;
L_0x15173cb50 .concat [ 18 14 0 0], L_0x15173c7c0, L_0x15173c5b0;
S_0x151728040 .scope module, "cpu_alu" "alu" 4 148, 5 1 0, S_0x151727c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x151728380_0 .net *"_ivl_10", 15 0, L_0x1517389a0;  1 drivers
L_0x158078a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151728440_0 .net/2u *"_ivl_14", 15 0, L_0x158078a78;  1 drivers
v0x1517284f0_0 .net *"_ivl_17", 15 0, L_0x15173be50;  1 drivers
v0x1517285b0_0 .net *"_ivl_5", 0 0, L_0x15173b660;  1 drivers
v0x151728660_0 .net *"_ivl_6", 15 0, L_0x15173b700;  1 drivers
v0x151728750_0 .net *"_ivl_9", 15 0, L_0x15173b8b0;  1 drivers
v0x151728800_0 .net "addr_rt", 4 0, L_0x15173c0c0;  1 drivers
v0x1517288b0_0 .var "b_flag", 0 0;
v0x151728950_0 .net "funct", 5 0, L_0x15173b5c0;  1 drivers
v0x151728a60_0 .var "hi", 31 0;
v0x151728b10_0 .net "instructionword", 31 0, v0x151732d80_0;  alias, 1 drivers
v0x151728bc0_0 .var "lo", 31 0;
v0x151728c70_0 .var "memaddroffset", 31 0;
v0x151728d20_0 .var "multresult", 63 0;
v0x151728dd0_0 .net "op1", 31 0, L_0x15173b280;  alias, 1 drivers
v0x151728e80_0 .net "op2", 31 0, L_0x15173a330;  alias, 1 drivers
v0x151728f30_0 .net "opcode", 5 0, L_0x15173b1b0;  1 drivers
v0x1517290c0_0 .var "result", 31 0;
v0x151729150_0 .net "shamt", 4 0, L_0x15173c020;  1 drivers
v0x151729200_0 .net/s "sign_op1", 31 0, L_0x15173b280;  alias, 1 drivers
v0x1517292c0_0 .net/s "sign_op2", 31 0, L_0x15173a330;  alias, 1 drivers
v0x151729350_0 .net "simmediatedata", 31 0, L_0x15173bdb0;  1 drivers
v0x1517293e0_0 .net "simmediatedatas", 31 0, L_0x15173bdb0;  alias, 1 drivers
v0x151729470_0 .net "uimmediatedata", 31 0, L_0x15173bef0;  1 drivers
v0x151729500_0 .net "unsign_op1", 31 0, L_0x15173b280;  alias, 1 drivers
v0x1517295d0_0 .net "unsign_op2", 31 0, L_0x15173a330;  alias, 1 drivers
v0x1517296b0_0 .var "unsigned_result", 31 0;
E_0x151728300/0 .event edge, v0x151728f30_0, v0x151728950_0, v0x151728e80_0, v0x151729150_0;
E_0x151728300/1 .event edge, v0x151728dd0_0, v0x151728d20_0, v0x151728800_0, v0x151729350_0;
E_0x151728300/2 .event edge, v0x151729470_0, v0x1517296b0_0;
E_0x151728300 .event/or E_0x151728300/0, E_0x151728300/1, E_0x151728300/2;
L_0x15173b1b0 .part v0x151732d80_0, 26, 6;
L_0x15173b5c0 .part v0x151732d80_0, 0, 6;
L_0x15173b660 .part v0x151732d80_0, 15, 1;
LS_0x15173b700_0_0 .concat [ 1 1 1 1], L_0x15173b660, L_0x15173b660, L_0x15173b660, L_0x15173b660;
LS_0x15173b700_0_4 .concat [ 1 1 1 1], L_0x15173b660, L_0x15173b660, L_0x15173b660, L_0x15173b660;
LS_0x15173b700_0_8 .concat [ 1 1 1 1], L_0x15173b660, L_0x15173b660, L_0x15173b660, L_0x15173b660;
LS_0x15173b700_0_12 .concat [ 1 1 1 1], L_0x15173b660, L_0x15173b660, L_0x15173b660, L_0x15173b660;
L_0x15173b700 .concat [ 4 4 4 4], LS_0x15173b700_0_0, LS_0x15173b700_0_4, LS_0x15173b700_0_8, LS_0x15173b700_0_12;
L_0x15173b8b0 .part v0x151732d80_0, 0, 16;
L_0x1517389a0 .concat [ 16 0 0 0], L_0x15173b8b0;
L_0x15173bdb0 .concat [ 16 16 0 0], L_0x1517389a0, L_0x15173b700;
L_0x15173be50 .part v0x151732d80_0, 0, 16;
L_0x15173bef0 .concat [ 16 16 0 0], L_0x15173be50, L_0x158078a78;
L_0x15173c020 .part v0x151732d80_0, 6, 5;
L_0x15173c0c0 .part v0x151732d80_0, 16, 5;
S_0x151729800 .scope module, "cpu_pc" "pc" 4 225, 6 1 0, S_0x151727c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x151729a40_0 .net "clk", 0 0, v0x1517327e0_0;  alias, 1 drivers
v0x151729ad0_0 .var "curr_addr", 31 0;
v0x151729b70_0 .net "enable", 0 0, L_0x15173c230;  alias, 1 drivers
v0x151729c20_0 .net "next_addr", 31 0, v0x1517319b0_0;  1 drivers
v0x151729cd0_0 .net "reset", 0 0, v0x151732ee0_0;  alias, 1 drivers
S_0x151729e30 .scope module, "hi" "hl_reg" 4 175, 7 1 0, S_0x151727c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x15172a070_0 .net "clk", 0 0, v0x1517327e0_0;  alias, 1 drivers
v0x15172a120_0 .var "data", 31 0;
v0x15172a1c0_0 .net "data_in", 31 0, v0x151728a60_0;  alias, 1 drivers
v0x15172a290_0 .net "data_out", 31 0, v0x15172a120_0;  alias, 1 drivers
v0x15172a330_0 .net "enable", 0 0, L_0x15173c320;  alias, 1 drivers
v0x15172a410_0 .net "reset", 0 0, v0x151732ee0_0;  alias, 1 drivers
S_0x15172a510 .scope module, "lo" "hl_reg" 4 167, 7 1 0, S_0x151727c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x15172a750_0 .net "clk", 0 0, v0x1517327e0_0;  alias, 1 drivers
v0x15172a830_0 .var "data", 31 0;
v0x15172a8d0_0 .net "data_in", 31 0, v0x151728bc0_0;  alias, 1 drivers
v0x15172a9a0_0 .net "data_out", 31 0, v0x15172a830_0;  alias, 1 drivers
v0x15172aa30_0 .net "enable", 0 0, L_0x15173c320;  alias, 1 drivers
v0x15172ab00_0 .net "reset", 0 0, v0x151732ee0_0;  alias, 1 drivers
S_0x15172ac40 .scope module, "register" "regfile" 4 114, 8 1 0, S_0x151727c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x15173acf0 .functor BUFZ 32, L_0x15173ab30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15173afa0 .functor BUFZ 32, L_0x15173ade0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15172b8c0_2 .array/port v0x15172b8c0, 2;
L_0x15173b090 .functor BUFZ 32, v0x15172b8c0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15172afb0_0 .net *"_ivl_0", 31 0, L_0x15173ab30;  1 drivers
v0x15172b040_0 .net *"_ivl_10", 6 0, L_0x15173ae80;  1 drivers
L_0x158078a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15172b0d0_0 .net *"_ivl_13", 1 0, L_0x158078a30;  1 drivers
v0x15172b170_0 .net *"_ivl_2", 6 0, L_0x15173abd0;  1 drivers
L_0x1580789e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15172b220_0 .net *"_ivl_5", 1 0, L_0x1580789e8;  1 drivers
v0x15172b310_0 .net *"_ivl_8", 31 0, L_0x15173ade0;  1 drivers
v0x15172b3c0_0 .net "r_clk", 0 0, v0x1517327e0_0;  alias, 1 drivers
v0x15172b450_0 .net "r_clk_enable", 0 0, v0x151732870_0;  alias, 1 drivers
v0x15172b4f0_0 .net "read_data1", 31 0, L_0x15173acf0;  alias, 1 drivers
v0x15172b600_0 .net "read_data2", 31 0, L_0x15173afa0;  alias, 1 drivers
v0x15172b6b0_0 .net "read_reg1", 4 0, L_0x151739c60;  alias, 1 drivers
v0x15172b760_0 .net "read_reg2", 4 0, L_0x151739d00;  alias, 1 drivers
v0x15172b810_0 .net "register_v0", 31 0, L_0x15173b090;  alias, 1 drivers
v0x15172b8c0 .array "registers", 0 31, 31 0;
v0x15172bc60_0 .net "reset", 0 0, v0x151732ee0_0;  alias, 1 drivers
v0x15172bcf0_0 .net "write_control", 0 0, L_0x151739ea0;  alias, 1 drivers
v0x15172bd90_0 .net "write_data", 31 0, L_0x15173a6c0;  alias, 1 drivers
v0x15172bf20_0 .net "write_reg", 4 0, L_0x15173a0c0;  alias, 1 drivers
L_0x15173ab30 .array/port v0x15172b8c0, L_0x15173abd0;
L_0x15173abd0 .concat [ 5 2 0 0], L_0x151739c60, L_0x1580789e8;
L_0x15173ade0 .array/port v0x15172b8c0, L_0x15173ae80;
L_0x15173ae80 .concat [ 5 2 0 0], L_0x151739d00, L_0x158078a30;
S_0x151717960 .scope module, "alu_tb" "alu_tb" 9 1;
 .timescale 0 0;
v0x151734700_0 .net "bflag", 0 0, v0x1517337b0_0;  1 drivers
v0x1517347b0_0 .net "hi", 31 0, v0x151733960_0;  1 drivers
v0x151734840_0 .var "imm", 15 0;
v0x1517348d0_0 .var "imm_instr", 31 0;
v0x151734970_0 .var "instword", 31 0;
v0x151734a50_0 .net "lo", 31 0, v0x151733ac0_0;  1 drivers
v0x151734b00_0 .var "opA", 31 0;
v0x151734b90_0 .var "opB", 31 0;
v0x151734c30_0 .var "opcode", 5 0;
v0x151734d60_0 .net "result", 31 0, v0x151733fc0_0;  1 drivers
v0x151734e20_0 .var "rs", 4 0;
v0x151734eb0_0 .var "rt", 4 0;
S_0x151732f70 .scope module, "dut" "alu" 9 82, 5 1 0, S_0x151717960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x1517332b0_0 .net *"_ivl_10", 15 0, L_0x15173d6d0;  1 drivers
L_0x158078c28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x151733360_0 .net/2u *"_ivl_14", 15 0, L_0x158078c28;  1 drivers
v0x151733400_0 .net *"_ivl_17", 15 0, L_0x15173d810;  1 drivers
v0x1517334b0_0 .net *"_ivl_5", 0 0, L_0x15173d100;  1 drivers
v0x151733560_0 .net *"_ivl_6", 15 0, L_0x15173d220;  1 drivers
v0x151733650_0 .net *"_ivl_9", 15 0, L_0x15173d3d0;  1 drivers
v0x151733700_0 .net "addr_rt", 4 0, L_0x15173da80;  1 drivers
v0x1517337b0_0 .var "b_flag", 0 0;
v0x151733850_0 .net "funct", 5 0, L_0x15173d060;  1 drivers
v0x151733960_0 .var "hi", 31 0;
v0x151733a10_0 .net "instructionword", 31 0, v0x151734970_0;  1 drivers
v0x151733ac0_0 .var "lo", 31 0;
v0x151733b70_0 .var "memaddroffset", 31 0;
v0x151733c20_0 .var "multresult", 63 0;
v0x151733cd0_0 .net "op1", 31 0, v0x151734b00_0;  1 drivers
v0x151733d80_0 .net "op2", 31 0, v0x151734b90_0;  1 drivers
v0x151733e30_0 .net "opcode", 5 0, L_0x15173cce0;  1 drivers
v0x151733fc0_0 .var "result", 31 0;
v0x151734050_0 .net "shamt", 4 0, L_0x15173d9e0;  1 drivers
v0x151734100_0 .net/s "sign_op1", 31 0, v0x151734b00_0;  alias, 1 drivers
v0x1517341c0_0 .net/s "sign_op2", 31 0, v0x151734b90_0;  alias, 1 drivers
v0x151734250_0 .net "simmediatedata", 31 0, L_0x15173d770;  1 drivers
v0x1517342e0_0 .net "simmediatedatas", 31 0, L_0x15173d770;  alias, 1 drivers
v0x151734370_0 .net "uimmediatedata", 31 0, L_0x15173d8b0;  1 drivers
v0x151734400_0 .net "unsign_op1", 31 0, v0x151734b00_0;  alias, 1 drivers
v0x1517344d0_0 .net "unsign_op2", 31 0, v0x151734b90_0;  alias, 1 drivers
v0x1517345b0_0 .var "unsigned_result", 31 0;
E_0x151733230/0 .event edge, v0x151733e30_0, v0x151733850_0, v0x151733d80_0, v0x151734050_0;
E_0x151733230/1 .event edge, v0x151733cd0_0, v0x151733c20_0, v0x151733700_0, v0x151734250_0;
E_0x151733230/2 .event edge, v0x151734370_0, v0x1517345b0_0;
E_0x151733230 .event/or E_0x151733230/0, E_0x151733230/1, E_0x151733230/2;
L_0x15173cce0 .part v0x151734970_0, 26, 6;
L_0x15173d060 .part v0x151734970_0, 0, 6;
L_0x15173d100 .part v0x151734970_0, 15, 1;
LS_0x15173d220_0_0 .concat [ 1 1 1 1], L_0x15173d100, L_0x15173d100, L_0x15173d100, L_0x15173d100;
LS_0x15173d220_0_4 .concat [ 1 1 1 1], L_0x15173d100, L_0x15173d100, L_0x15173d100, L_0x15173d100;
LS_0x15173d220_0_8 .concat [ 1 1 1 1], L_0x15173d100, L_0x15173d100, L_0x15173d100, L_0x15173d100;
LS_0x15173d220_0_12 .concat [ 1 1 1 1], L_0x15173d100, L_0x15173d100, L_0x15173d100, L_0x15173d100;
L_0x15173d220 .concat [ 4 4 4 4], LS_0x15173d220_0_0, LS_0x15173d220_0_4, LS_0x15173d220_0_8, LS_0x15173d220_0_12;
L_0x15173d3d0 .part v0x151734970_0, 0, 16;
L_0x15173d6d0 .concat [ 16 0 0 0], L_0x15173d3d0;
L_0x15173d770 .concat [ 16 16 0 0], L_0x15173d6d0, L_0x15173d220;
L_0x15173d810 .part v0x151734970_0, 0, 16;
L_0x15173d8b0 .concat [ 16 16 0 0], L_0x15173d810, L_0x158078c28;
L_0x15173d9e0 .part v0x151734970_0, 6, 5;
L_0x15173da80 .part v0x151734970_0, 16, 5;
S_0x151717ad0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x158043700 .functor BUFZ 1, C4<z>; HiZ drive
v0x151734f40_0 .net "clk", 0 0, o0x158043700;  0 drivers
o0x158043730 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x151734fe0_0 .net "data_address", 31 0, o0x158043730;  0 drivers
o0x158043760 .functor BUFZ 1, C4<z>; HiZ drive
v0x151735090_0 .net "data_read", 0 0, o0x158043760;  0 drivers
v0x151735140_0 .var "data_readdata", 31 0;
o0x1580437c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1517351f0_0 .net "data_write", 0 0, o0x1580437c0;  0 drivers
o0x1580437f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1517352d0_0 .net "data_writedata", 31 0, o0x1580437f0;  0 drivers
S_0x151717c40 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x158043940 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x151735410_0 .net "instr_address", 31 0, o0x158043940;  0 drivers
v0x1517354b0_0 .var "instr_readdata", 31 0;
    .scope S_0x15172ac40;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15172b8c0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x15172ac40;
T_1 ;
    %wait E_0x151706910;
    %load/vec4 v0x15172bc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15172b450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x15172bcf0_0;
    %load/vec4 v0x15172bf20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x15172bd90_0;
    %load/vec4 v0x15172bf20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15172b8c0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x151728040;
T_2 ;
    %wait E_0x151728300;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517288b0_0, 0, 1;
    %load/vec4 v0x151728f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x151728950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x1517292c0_0;
    %ix/getv 4, v0x151729150_0;
    %shiftl 4;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x1517292c0_0;
    %ix/getv 4, v0x151729150_0;
    %shiftr 4;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x1517292c0_0;
    %ix/getv 4, v0x151729150_0;
    %shiftr/s 4;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x1517292c0_0;
    %load/vec4 v0x151729500_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x1517292c0_0;
    %load/vec4 v0x151729500_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x1517292c0_0;
    %load/vec4 v0x151729500_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x151729200_0;
    %pad/s 64;
    %load/vec4 v0x1517292c0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x151728d20_0, 0, 64;
    %load/vec4 v0x151728d20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x151728a60_0, 0, 32;
    %load/vec4 v0x151728d20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x151728bc0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x151729500_0;
    %pad/u 64;
    %load/vec4 v0x1517295d0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x151728d20_0, 0, 64;
    %load/vec4 v0x151728d20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x151728a60_0, 0, 32;
    %load/vec4 v0x151728d20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x151728bc0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x151729200_0;
    %load/vec4 v0x1517292c0_0;
    %mod/s;
    %store/vec4 v0x151728a60_0, 0, 32;
    %load/vec4 v0x151729200_0;
    %load/vec4 v0x1517292c0_0;
    %div/s;
    %store/vec4 v0x151728bc0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x151729500_0;
    %load/vec4 v0x1517295d0_0;
    %mod;
    %store/vec4 v0x151728a60_0, 0, 32;
    %load/vec4 v0x151729500_0;
    %load/vec4 v0x1517295d0_0;
    %div;
    %store/vec4 v0x151728bc0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x151728dd0_0;
    %store/vec4 v0x151728a60_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x151728dd0_0;
    %store/vec4 v0x151728bc0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x151729200_0;
    %load/vec4 v0x1517292c0_0;
    %add;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x151729500_0;
    %load/vec4 v0x1517295d0_0;
    %add;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x151729500_0;
    %load/vec4 v0x1517295d0_0;
    %sub;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x151729500_0;
    %load/vec4 v0x1517295d0_0;
    %and;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x151729500_0;
    %load/vec4 v0x1517295d0_0;
    %or;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x151729500_0;
    %load/vec4 v0x1517295d0_0;
    %xor;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x151729500_0;
    %load/vec4 v0x1517295d0_0;
    %or;
    %inv;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x151729200_0;
    %load/vec4 v0x1517292c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x151729500_0;
    %load/vec4 v0x1517295d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x151728800_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x151729200_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1517288b0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517288b0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x151729200_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1517288b0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517288b0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x151729200_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1517288b0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517288b0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x151729200_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1517288b0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517288b0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x151729200_0;
    %load/vec4 v0x1517292c0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1517288b0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517288b0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x151729200_0;
    %load/vec4 v0x151728e80_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1517288b0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517288b0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x151729200_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1517288b0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517288b0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x151729200_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1517288b0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517288b0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x151729200_0;
    %load/vec4 v0x151729350_0;
    %add;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x151729500_0;
    %load/vec4 v0x151729350_0;
    %add;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x151729200_0;
    %load/vec4 v0x151729350_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x151729500_0;
    %load/vec4 v0x1517293e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x151729500_0;
    %load/vec4 v0x151729470_0;
    %and;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x151729500_0;
    %load/vec4 v0x151729470_0;
    %or;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x151729500_0;
    %load/vec4 v0x151729470_0;
    %xor;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x151729470_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1517296b0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x151729200_0;
    %load/vec4 v0x151729350_0;
    %add;
    %store/vec4 v0x151728c70_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x151729200_0;
    %load/vec4 v0x151729350_0;
    %add;
    %store/vec4 v0x151728c70_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x151729200_0;
    %load/vec4 v0x151729350_0;
    %add;
    %store/vec4 v0x151728c70_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x151729200_0;
    %load/vec4 v0x151729350_0;
    %add;
    %store/vec4 v0x151728c70_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x151729200_0;
    %load/vec4 v0x151729350_0;
    %add;
    %store/vec4 v0x151728c70_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x151729200_0;
    %load/vec4 v0x151729350_0;
    %add;
    %store/vec4 v0x151728c70_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x151729200_0;
    %load/vec4 v0x151729350_0;
    %add;
    %store/vec4 v0x151728c70_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x151729200_0;
    %load/vec4 v0x151729350_0;
    %add;
    %store/vec4 v0x151728c70_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x1517296b0_0;
    %store/vec4 v0x1517290c0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x15172a510;
T_3 ;
    %wait E_0x151706910;
    %load/vec4 v0x15172ab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15172a830_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x15172aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x15172a8d0_0;
    %assign/vec4 v0x15172a830_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x151729e30;
T_4 ;
    %wait E_0x151706910;
    %load/vec4 v0x15172a410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15172a120_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15172a330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x15172a1c0_0;
    %assign/vec4 v0x15172a120_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x151729800;
T_5 ;
    %wait E_0x151706910;
    %load/vec4 v0x151729cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x151729ad0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x151729b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x151729c20_0;
    %assign/vec4 v0x151729ad0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x151727c80;
T_6 ;
    %wait E_0x151727fd0;
    %load/vec4 v0x1517303d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x151730860_0;
    %load/vec4 v0x151730510_0;
    %add;
    %store/vec4 v0x1517319b0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x151731040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x151730860_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x151730fa0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1517319b0_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1517310d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x151731bb0_0;
    %store/vec4 v0x1517319b0_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x151730860_0;
    %store/vec4 v0x1517319b0_0, 0, 32;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x151727c80;
T_7 ;
    %wait E_0x151706910;
    %load/vec4 v0x151732270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x151730740_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1517307d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x151730740_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1517177f0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517327e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1517327e0_0;
    %inv;
    %store/vec4 v0x1517327e0_0, 0, 1;
    %delay 4, 0;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0x1517177f0;
T_9 ;
    %fork t_1, S_0x151717db0;
    %jmp t_0;
    .scope S_0x151717db0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x151732ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x151732870_0, 0, 1;
    %wait E_0x151706910;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x151732ee0_0, 0, 1;
    %wait E_0x151706910;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x151727a30_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x151727ae0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x151727b90_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x151712980_0, 0, 16;
    %load/vec4 v0x151727a30_0;
    %load/vec4 v0x151727ae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x151727b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x151712980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x151727990_0, 0, 32;
    %load/vec4 v0x151727990_0;
    %store/vec4 v0x151732d80_0, 0, 32;
    %wait E_0x151706910;
    %delay 2, 0;
    %load/vec4 v0x151732af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 67 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_9.1 ;
    %load/vec4 v0x151732990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 68 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_9.3 ;
    %load/vec4 v0x151732e10_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x151732e10_0 {0 0 0};
T_9.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x151727a30_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x151727ae0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x151727b90_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x151712980_0, 0, 16;
    %load/vec4 v0x151727a30_0;
    %load/vec4 v0x151727ae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x151727b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x151712980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x151727990_0, 0, 32;
    %load/vec4 v0x151727990_0;
    %store/vec4 v0x151732d80_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x151732a60_0, 0, 32;
    %delay 2, 0;
    %wait E_0x151706910;
    %delay 2, 0;
    %load/vec4 v0x151732af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %jmp T_9.7;
T_9.6 ;
    %vpi_call/w 3 85 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_9.7 ;
    %load/vec4 v0x151732990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %jmp T_9.9;
T_9.8 ;
    %vpi_call/w 3 86 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_9.9 ;
    %load/vec4 v0x151732900_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %jmp T_9.11;
T_9.10 ;
    %vpi_call/w 3 87 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x151732900_0 {0 0 0};
T_9.11 ;
    %load/vec4 v0x151732e10_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.12, 4;
    %jmp T_9.13;
T_9.12 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_9.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x151727a30_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x151727ae0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x151727b90_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x151712980_0, 0, 16;
    %vpi_call/w 3 97 "$display", "%b", v0x151712980_0 {0 0 0};
    %load/vec4 v0x151727a30_0;
    %load/vec4 v0x151727ae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x151727b90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x151712980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x151727990_0, 0, 32;
    %load/vec4 v0x151727990_0;
    %store/vec4 v0x151732d80_0, 0, 32;
    %wait E_0x151706910;
    %delay 2, 0;
    %load/vec4 v0x151732af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %jmp T_9.15;
T_9.14 ;
    %vpi_call/w 3 103 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_9.15 ;
    %load/vec4 v0x151732990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %jmp T_9.17;
T_9.16 ;
    %vpi_call/w 3 104 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_9.17 ;
    %load/vec4 v0x151732e10_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %jmp T_9.19;
T_9.18 ;
    %vpi_call/w 3 105 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x151732e10_0 {0 0 0};
T_9.19 ;
    %end;
    .scope S_0x1517177f0;
t_0 %join;
    %end;
    .thread T_9;
    .scope S_0x151732f70;
T_10 ;
    %wait E_0x151733230;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517337b0_0, 0, 1;
    %load/vec4 v0x151733e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %jmp T_10.22;
T_10.0 ;
    %load/vec4 v0x151733850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_10.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_10.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_10.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_10.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_10.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_10.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_10.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_10.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_10.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.43, 6;
    %jmp T_10.44;
T_10.23 ;
    %load/vec4 v0x1517341c0_0;
    %ix/getv 4, v0x151734050_0;
    %shiftl 4;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.44;
T_10.24 ;
    %load/vec4 v0x1517341c0_0;
    %ix/getv 4, v0x151734050_0;
    %shiftr 4;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.44;
T_10.25 ;
    %load/vec4 v0x1517341c0_0;
    %ix/getv 4, v0x151734050_0;
    %shiftr/s 4;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.44;
T_10.26 ;
    %load/vec4 v0x1517341c0_0;
    %load/vec4 v0x151734400_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.44;
T_10.27 ;
    %load/vec4 v0x1517341c0_0;
    %load/vec4 v0x151734400_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.44;
T_10.28 ;
    %load/vec4 v0x1517341c0_0;
    %load/vec4 v0x151734400_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.44;
T_10.29 ;
    %load/vec4 v0x151734100_0;
    %pad/s 64;
    %load/vec4 v0x1517341c0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x151733c20_0, 0, 64;
    %load/vec4 v0x151733c20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x151733960_0, 0, 32;
    %load/vec4 v0x151733c20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x151733ac0_0, 0, 32;
    %jmp T_10.44;
T_10.30 ;
    %load/vec4 v0x151734400_0;
    %pad/u 64;
    %load/vec4 v0x1517344d0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x151733c20_0, 0, 64;
    %load/vec4 v0x151733c20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x151733960_0, 0, 32;
    %load/vec4 v0x151733c20_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x151733ac0_0, 0, 32;
    %jmp T_10.44;
T_10.31 ;
    %load/vec4 v0x151734100_0;
    %load/vec4 v0x1517341c0_0;
    %mod/s;
    %store/vec4 v0x151733960_0, 0, 32;
    %load/vec4 v0x151734100_0;
    %load/vec4 v0x1517341c0_0;
    %div/s;
    %store/vec4 v0x151733ac0_0, 0, 32;
    %jmp T_10.44;
T_10.32 ;
    %load/vec4 v0x151734400_0;
    %load/vec4 v0x1517344d0_0;
    %mod;
    %store/vec4 v0x151733960_0, 0, 32;
    %load/vec4 v0x151734400_0;
    %load/vec4 v0x1517344d0_0;
    %div;
    %store/vec4 v0x151733ac0_0, 0, 32;
    %jmp T_10.44;
T_10.33 ;
    %load/vec4 v0x151733cd0_0;
    %store/vec4 v0x151733960_0, 0, 32;
    %jmp T_10.44;
T_10.34 ;
    %load/vec4 v0x151733cd0_0;
    %store/vec4 v0x151733ac0_0, 0, 32;
    %jmp T_10.44;
T_10.35 ;
    %load/vec4 v0x151734100_0;
    %load/vec4 v0x1517341c0_0;
    %add;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.44;
T_10.36 ;
    %load/vec4 v0x151734400_0;
    %load/vec4 v0x1517344d0_0;
    %add;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.44;
T_10.37 ;
    %load/vec4 v0x151734400_0;
    %load/vec4 v0x1517344d0_0;
    %sub;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.44;
T_10.38 ;
    %load/vec4 v0x151734400_0;
    %load/vec4 v0x1517344d0_0;
    %and;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.44;
T_10.39 ;
    %load/vec4 v0x151734400_0;
    %load/vec4 v0x1517344d0_0;
    %or;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.44;
T_10.40 ;
    %load/vec4 v0x151734400_0;
    %load/vec4 v0x1517344d0_0;
    %xor;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.44;
T_10.41 ;
    %load/vec4 v0x151734400_0;
    %load/vec4 v0x1517344d0_0;
    %or;
    %inv;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.44;
T_10.42 ;
    %load/vec4 v0x151734100_0;
    %load/vec4 v0x1517341c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.46, 8;
T_10.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.46, 8;
 ; End of false expr.
    %blend;
T_10.46;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.44;
T_10.43 ;
    %load/vec4 v0x151734400_0;
    %load/vec4 v0x1517344d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.48, 8;
T_10.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.48, 8;
 ; End of false expr.
    %blend;
T_10.48;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.44;
T_10.44 ;
    %pop/vec4 1;
    %jmp T_10.22;
T_10.1 ;
    %load/vec4 v0x151733700_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_10.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_10.52, 6;
    %jmp T_10.53;
T_10.49 ;
    %load/vec4 v0x151734100_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1517337b0_0, 0, 1;
    %jmp T_10.55;
T_10.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517337b0_0, 0, 1;
T_10.55 ;
    %jmp T_10.53;
T_10.50 ;
    %load/vec4 v0x151734100_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1517337b0_0, 0, 1;
    %jmp T_10.57;
T_10.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517337b0_0, 0, 1;
T_10.57 ;
    %jmp T_10.53;
T_10.51 ;
    %load/vec4 v0x151734100_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_10.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1517337b0_0, 0, 1;
    %jmp T_10.59;
T_10.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517337b0_0, 0, 1;
T_10.59 ;
    %jmp T_10.53;
T_10.52 ;
    %load/vec4 v0x151734100_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_10.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1517337b0_0, 0, 1;
    %jmp T_10.61;
T_10.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517337b0_0, 0, 1;
T_10.61 ;
    %jmp T_10.53;
T_10.53 ;
    %pop/vec4 1;
    %jmp T_10.22;
T_10.2 ;
    %load/vec4 v0x151734100_0;
    %load/vec4 v0x1517341c0_0;
    %cmp/e;
    %jmp/0xz  T_10.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1517337b0_0, 0, 1;
    %jmp T_10.63;
T_10.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517337b0_0, 0, 1;
T_10.63 ;
    %jmp T_10.22;
T_10.3 ;
    %load/vec4 v0x151734100_0;
    %load/vec4 v0x151733d80_0;
    %cmp/ne;
    %jmp/0xz  T_10.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1517337b0_0, 0, 1;
    %jmp T_10.65;
T_10.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517337b0_0, 0, 1;
T_10.65 ;
    %jmp T_10.22;
T_10.4 ;
    %load/vec4 v0x151734100_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_10.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1517337b0_0, 0, 1;
    %jmp T_10.67;
T_10.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517337b0_0, 0, 1;
T_10.67 ;
    %jmp T_10.22;
T_10.5 ;
    %load/vec4 v0x151734100_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_10.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1517337b0_0, 0, 1;
    %jmp T_10.69;
T_10.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1517337b0_0, 0, 1;
T_10.69 ;
    %jmp T_10.22;
T_10.6 ;
    %load/vec4 v0x151734100_0;
    %load/vec4 v0x151734250_0;
    %add;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.22;
T_10.7 ;
    %load/vec4 v0x151734400_0;
    %load/vec4 v0x151734250_0;
    %add;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.22;
T_10.8 ;
    %load/vec4 v0x151734100_0;
    %load/vec4 v0x151734250_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.71, 8;
T_10.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.71, 8;
 ; End of false expr.
    %blend;
T_10.71;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.22;
T_10.9 ;
    %load/vec4 v0x151734400_0;
    %load/vec4 v0x1517342e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.73, 8;
T_10.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.73, 8;
 ; End of false expr.
    %blend;
T_10.73;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.22;
T_10.10 ;
    %load/vec4 v0x151734400_0;
    %load/vec4 v0x151734370_0;
    %and;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.22;
T_10.11 ;
    %load/vec4 v0x151734400_0;
    %load/vec4 v0x151734370_0;
    %or;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.22;
T_10.12 ;
    %load/vec4 v0x151734400_0;
    %load/vec4 v0x151734370_0;
    %xor;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.22;
T_10.13 ;
    %load/vec4 v0x151734370_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1517345b0_0, 0, 32;
    %jmp T_10.22;
T_10.14 ;
    %load/vec4 v0x151734100_0;
    %load/vec4 v0x151734250_0;
    %add;
    %store/vec4 v0x151733b70_0, 0, 32;
    %jmp T_10.22;
T_10.15 ;
    %load/vec4 v0x151734100_0;
    %load/vec4 v0x151734250_0;
    %add;
    %store/vec4 v0x151733b70_0, 0, 32;
    %jmp T_10.22;
T_10.16 ;
    %load/vec4 v0x151734100_0;
    %load/vec4 v0x151734250_0;
    %add;
    %store/vec4 v0x151733b70_0, 0, 32;
    %jmp T_10.22;
T_10.17 ;
    %load/vec4 v0x151734100_0;
    %load/vec4 v0x151734250_0;
    %add;
    %store/vec4 v0x151733b70_0, 0, 32;
    %jmp T_10.22;
T_10.18 ;
    %load/vec4 v0x151734100_0;
    %load/vec4 v0x151734250_0;
    %add;
    %store/vec4 v0x151733b70_0, 0, 32;
    %jmp T_10.22;
T_10.19 ;
    %load/vec4 v0x151734100_0;
    %load/vec4 v0x151734250_0;
    %add;
    %store/vec4 v0x151733b70_0, 0, 32;
    %jmp T_10.22;
T_10.20 ;
    %load/vec4 v0x151734100_0;
    %load/vec4 v0x151734250_0;
    %add;
    %store/vec4 v0x151733b70_0, 0, 32;
    %jmp T_10.22;
T_10.21 ;
    %load/vec4 v0x151734100_0;
    %load/vec4 v0x151734250_0;
    %add;
    %store/vec4 v0x151733b70_0, 0, 32;
    %jmp T_10.22;
T_10.22 ;
    %pop/vec4 1;
    %load/vec4 v0x1517345b0_0;
    %store/vec4 v0x151733fc0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x151717960;
T_11 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x151734c30_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x151734e20_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x151734eb0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x151734840_0, 0, 16;
    %load/vec4 v0x151734c30_0;
    %load/vec4 v0x151734e20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x151734eb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x151734840_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1517348d0_0, 0, 32;
    %load/vec4 v0x1517348d0_0;
    %store/vec4 v0x151734970_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x151734b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x151734b90_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 9 38 "$display", "bflag is %h", v0x151734700_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
