Model {
  Name			  "rtwdemo_slbus"
  Version		  7.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    7
    Inport {
      BusObject		      "BusObject1"
      Name		      "In1"
    }
    Inport {
      BusObject		      "BusObject"
      Name		      "In2"
    }
    Inport {
      BusObject		      ""
      SignalName	      "loaded"
      Name		      "In3"
    }
    Inport {
      BusObject		      ""
      SignalName	      "advanced"
      Name		      "In4"
    }
    Inport {
      BusObject		      ""
      Name		      "In5"
    }
    Inport {
      BusObject		      "BusObject"
      Name		      "In6"
    }
    Inport {
      BusObject		      ""
      Name		      "In7"
    }
    NumRootOutports	    4
    Outport {
      BusObject		      "BusObject1"
      BusOutputAsStruct	      "off"
      Name		      "Out1"
    }
    Outport {
      BusObject		      "BusObject"
      BusOutputAsStruct	      "off"
      Name		      "Out2"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      SignalName	      "relay"
      Name		      "Out3"
    }
    Outport {
      BusObject		      "BusObject2"
      BusOutputAsStruct	      "off"
      Name		      "Out4"
    }
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.67"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  Description		  "Structure Definitions for Simulink(R) Bus Signals"
  SavedCharacterEncoding  "windows-1252"
  PostLoadFcn		  "rtwdemo_slbus_data"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Fri Apr  2 10:30:51 2004"
  Creator		  "The MathWorks Inc."
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Jul  7 21:33:24 2010"
  RTWModifiedTimeStamp	  199690404
  ModelVersionFormat	  "1.%<AutoIncrement:67>"
  ConfigurationManager	  "none"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  on
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  off
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock off
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "1"
	  AbsTol		  "auto"
	  FixedStep		  "0.001"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	  Array {
	    Type		    "Struct"
	    Dimension		    1
	    MATStruct {
	      SampleTime	      "0.001"
	      Offset		      "0"
	      Priority		      [20.0]
	    }
	    PropName		    "SampleTimeProperty"
	  }
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  off
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  off
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  on
	  UseIntDivNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  on
	  DataBitsets		  on
	  UseTempVars		  on
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  on
	  EfficientMapNaN2IntZero off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg on
	  CheckExecutionContextRuntimeOutputMsg	on
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorOnBusTreatedAsVector"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Zero"
	  ProdEndianess		  "LittleEndian"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "Generic->32-bit Embedded Processor"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Generic->32-bit Embedded Processor"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  Description		  "RTW Embedded Coder (no auto configuration)"
	  GenerateReport	  on
	  SaveLog		  off
	  RTWVerbose		  off
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  "grt_make_rtw_hook"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  on
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments on
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		11
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonInlinedSFcns"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Optimization"
      ConfigPrmDlgPosition    " [ 516, 260, 1404, 919 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      BusAssignment
      AssignedSignals	      "signal1"
    }
    Block {
      BlockType		      BusCreator
      Inputs		      "4"
      DisplayOption	      "none"
      OutDataTypeStr	      "Inherit: auto"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      BusSelector
      OutputAsBus	      off
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      SignalConversion
      OverrideOpt	      off
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      InputProcessing	      "Inherited"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
  }
  System {
    Name		    "rtwdemo_slbus"
    Location		    [43, 112, 913, 762]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    21
    Block {
      BlockType		      Inport
      Name		      "In1"
      SID		      1
      Position		      [70, 83, 100, 97]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "Bus: BusObject1"
    }
    Block {
      BlockType		      Inport
      Name		      "In2"
      SID		      2
      Position		      [20, 313, 50, 327]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      Port		      "2"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "Bus: BusObject"
      BusOutputAsStruct	      on
    }
    Block {
      BlockType		      Inport
      Name		      "In3"
      SID		      3
      Position		      [640, 268, 670, 282]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      Port		      "3"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "boolean"
      PortDimensions	      "1"
      SampleTime	      "0.001"
      SamplingMode	      "Sample based"
      Port {
	PortNumber		1
	Name			"loaded"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Inport
      Name		      "In4"
      SID		      4
      Position		      [640, 303, 670, 317]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      Port		      "4"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "boolean"
      PortDimensions	      "1"
      SampleTime	      "0.001"
      SamplingMode	      "Sample based"
      Port {
	PortNumber		1
	Name			"advanced"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Inport
      Name		      "In5"
      SID		      5
      Position		      [525, 103, 555, 117]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      Port		      "5"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "boolean"
      PortDimensions	      "1"
      SampleTime	      "0.001"
      SamplingMode	      "Sample based"
    }
    Block {
      BlockType		      Inport
      Name		      "In6"
      SID		      6
      Position		      [100, 343, 130, 357]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      Port		      "6"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "Bus: BusObject"
      BusOutputAsStruct	      on
    }
    Block {
      BlockType		      Inport
      Name		      "In7"
      SID		      7
      Position		      [60, 328, 90, 342]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      Port		      "7"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "boolean"
      PortDimensions	      "1"
      SampleTime	      "0.001"
      SamplingMode	      "Sample based"
    }
    Block {
      BlockType		      Reference
      Name		      "Build ERT"
      SID		      8
      Ports		      []
      Position		      [725, 545, 854, 605]
      BackgroundColor	      "lightBlue"
      ShowName		      off
      LibraryVersion	      "1.105"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      SourceBlock	      "rtwdemowidgets/Build ERT"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      attrib_overrides	      "{}"
    }
    Block {
      BlockType		      Reference
      Name		      "Build GRT"
      SID		      9
      Ports		      []
      Position		      [590, 545, 719, 605]
      BackgroundColor	      "lightBlue"
      ShowName		      off
      LibraryVersion	      "1.105"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      SourceBlock	      "rtwdemowidgets/Build GRT"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
      attrib_overrides	      "{}"
    }
    Block {
      BlockType		      BusCreator
      Name		      "Bus\nCreator"
      SID		      10
      Ports		      [2, 1]
      Position		      [740, 258, 745, 327]
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      Inputs		      "2"
      DisplayOption	      "bar"
      OutDataTypeStr	      "Bus: BusObject2"
      NonVirtualBus	      on
    }
    Block {
      BlockType		      BusSelector
      Name		      "Bus\nSelector1"
      SID		      11
      Ports		      [1, 1]
      Position		      [460, 131, 465, 169]
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      OutputSignals	      "relay"
      Port {
	PortNumber		1
	Name			"<relay>"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      BusAssignment
      Name		      "Bus Assignment"
      SID		      12
      Ports		      [2, 1]
      Position		      [620, 81, 685, 119]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      AssignedSignals	      "relay"
    }
    Block {
      BlockType		      SignalConversion
      Name		      "Signal Conversion1"
      SID		      13
      Position		      [350, 69, 390, 111]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      ConversionOutput	      "Nonvirtual bus"
    }
    Block {
      BlockType		      SignalConversion
      Name		      "Signal Conversion2"
      SID		      14
      Position		      [445, 314, 485, 356]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      ConversionOutput	      "Virtual bus"
    }
    Block {
      BlockType		      Switch
      Name		      "Switch"
      SID		      15
      Position		      [200, 313, 230, 357]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      Criteria		      "u2 ~= 0"
      InputSameDT	      off
      SaturateOnIntegerOverflow	off
      ZeroCross		      off
      Port {
	PortNumber		1
	Name			"S1"
	PropagatedSignals	"temperature"
	RTWStorageClass		"ExportedGlobal"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      UnitDelay
      Name		      "Unit Delay"
      SID		      16
      Position		      [200, 73, 235, 107]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      SampleTime	      "0.001"
    }
    Block {
      BlockType		      Reference
      Name		      "View Workspace"
      SID		      17
      Ports		      []
      Position		      [18, 425, 125, 482]
      BackgroundColor	      "yellow"
      ShowName		      off
      LibraryVersion	      "1.105"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      SourceBlock	      "rtwdemowidgets/View Workspace"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Outport
      Name		      "Out1"
      SID		      18
      Position		      [760, 93, 790, 107]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "Bus: BusObject1"
    }
    Block {
      BlockType		      Outport
      Name		      "Out2"
      SID		      19
      Position		      [555, 328, 585, 342]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      Port		      "2"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "Bus: BusObject"
    }
    Block {
      BlockType		      Outport
      Name		      "Out3"
      SID		      20
      Position		      [525, 143, 555, 157]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      Port		      "3"
      IconDisplay	      "Port number"
    }
    Block {
      BlockType		      Outport
      Name		      "Out4"
      SID		      21
      Position		      [780, 288, 810, 302]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      Port		      "4"
      IconDisplay	      "Port number"
      OutDataTypeStr	      "Bus: BusObject2"
    }
    Line {
      SrcBlock		      "In1"
      SrcPort		      1
      DstBlock		      "Unit Delay"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Unit Delay"
      SrcPort		      1
      DstBlock		      "Signal Conversion1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "In2"
      SrcPort		      1
      DstBlock		      "Switch"
      DstPort		      1
    }
    Line {
      Name		      "S1"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      Labels		      [1, 1]
      SrcBlock		      "Switch"
      SrcPort		      1
      DstBlock		      "Signal Conversion2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Signal Conversion2"
      SrcPort		      1
      DstBlock		      "Out2"
      DstPort		      1
    }
    Line {
      Name		      "<relay>"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      Labels		      [0, 0]
      SrcBlock		      "Bus\nSelector1"
      SrcPort		      1
      DstBlock		      "Out3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Signal Conversion1"
      SrcPort		      1
      Points		      [0, 0; 35, 0]
      Branch {
	DstBlock		"Bus Assignment"
	DstPort			1
      }
      Branch {
	Points			[0, 60]
	DstBlock		"Bus\nSelector1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Bus Assignment"
      SrcPort		      1
      DstBlock		      "Out1"
      DstPort		      1
    }
    Line {
      Labels		      [1, 0]
      SrcBlock		      "In5"
      SrcPort		      1
      DstBlock		      "Bus Assignment"
      DstPort		      2
    }
    Line {
      SrcBlock		      "In6"
      SrcPort		      1
      DstBlock		      "Switch"
      DstPort		      3
    }
    Line {
      SrcBlock		      "In7"
      SrcPort		      1
      DstBlock		      "Switch"
      DstPort		      2
    }
    Line {
      Name		      "loaded"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      Labels		      [0, 0]
      SrcBlock		      "In3"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Bus\nCreator"
      DstPort		      1
    }
    Line {
      Name		      "advanced"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      Labels		      [0, 0]
      SrcBlock		      "In4"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Bus\nCreator"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Bus\nCreator"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Out4"
      DstPort		      1
    }
    Annotation {
      Name		      "Blocks such as unit-delay operate\non virtual or nonvirtual buses"
      Position		      [129, 42]
      HorizontalAlignment     "left"
      BackgroundColor	      "cyan"
      DropShadow	      on
    }
    Annotation {
      Name		      "A signal conversion block  can convert\na virtual bus to a nonvirtual bus"
      Position		      [336, 42]
      HorizontalAlignment     "left"
      BackgroundColor	      "cyan"
      DropShadow	      on
    }
    Annotation {
      Name		      "A bus assignment block permits one or\nmore signals in a bus to be reassigned\nin a virtual or nonv"
      "irtual bus"
      Position		      [608, 165]
      HorizontalAlignment     "left"
      BackgroundColor	      "cyan"
      DropShadow	      on
    }
    Annotation {
      Name		      "Outport blocks can specify that \nthe signal entering them is a bus \nwhose characteristics are con"
      "sistent\nwith a Simulink.Bus object"
      Position		      [679, 40]
      HorizontalAlignment     "left"
      BackgroundColor	      "cyan"
      DropShadow	      on
    }
    Annotation {
      Name		      "Inport blocks can specify that \nthe signal leaving them is a \nvirtual or nonvirtual bus whose\nch"
      "aracteristics are defined by a \nSimulink.Bus object"
      Position		      [17, 156]
      HorizontalAlignment     "left"
      BackgroundColor	      "cyan"
      DropShadow	      on
    }
    Annotation {
      Name		      "Signal routing blocks such\nas the Switch block operate\non virtual or nonvirtual buses,\nwhereby t"
      "he precise nature\nof the bus is preserved"
      Position		      [173, 414]
      HorizontalAlignment     "left"
      BackgroundColor	      "cyan"
      DropShadow	      on
    }
    Annotation {
      Name		      "A signal conversion block \ncan convert a nonvirtual \nbus to a virtual bus"
      Position		      [416, 402]
      HorizontalAlignment     "left"
      BackgroundColor	      "cyan"
      DropShadow	      on
    }
    Annotation {
      Name		      "A Selector block selects signals\nfrom a nonvirtual bus"
      Position		      [388, 197]
      HorizontalAlignment     "left"
      BackgroundColor	      "cyan"
      DropShadow	      on
    }
    Annotation {
      Name		      "When a bus is \nnonvirtual, its middle line \nis dotted instead of solid"
      Position		      [65, 282]
      HorizontalAlignment     "left"
      BackgroundColor	      "cyan"
      DropShadow	      on
    }
    Annotation {
      Name		      "A nonvirtual bus can have a storage\nclass (e.g., ExportedGlobal)"
      Position		      [250, 298]
      HorizontalAlignment     "left"
      BackgroundColor	      "cyan"
      DropShadow	      on
    }
    Annotation {
      Name		      "Simulink buses and bus objects are powerful modeling constructs that provide \nexcellent data speci"
      "fication capabilities, particularly to specify system interfaces.\n\nTo view the signal attributes for this mode"
      "l, choose Edit > Update Diagram from\nthe model toolbar, or press Ctrl+D.  To view the Simulink bus objects in t"
      "he base\nworkspace, double-click the yellow button above."
      Position		      [23, 509]
      HorizontalAlignment     "left"
      VerticalAlignment	      "top"
      DropShadow	      on
      FontName		      "Arial"
      FontSize		      14
    }
    Annotation {
      Name		      "Bus creator blocks can specify\na Simulink.Bus object to define the\nexpected characteristics of th"
      "e bus it\ncreates, and can specify that the\nbus is virtual or nonvirtual"
      Position		      [641, 378]
      HorizontalAlignment     "left"
      BackgroundColor	      "cyan"
      DropShadow	      on
    }
    Annotation {
      Name		      "Copyright 1994-2009 The MathWorks, Inc."
      Position		      [722, 626]
      VerticalAlignment	      "top"
    }
  }
}
