library ieee;
use ieee.std_logic_1164.all;

entity and_vhdl_1 is
	port(
		a, b : std_logic;
		
		and_out 	: 	out 	std_logic
		
		);
		
	end and_vhdl_1;
	
architecture logic of and_vhdl_1 is

	begin
	
		and_out <= a and b;
		
	end logic;