.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* CapSense_1_CompCH0_ctComp */
.set CapSense_1_CompCH0_ctComp__CLK, CYREG_CMP0_CLK
.set CapSense_1_CompCH0_ctComp__CMP_MASK, 0x01
.set CapSense_1_CompCH0_ctComp__CMP_NUMBER, 0
.set CapSense_1_CompCH0_ctComp__CR, CYREG_CMP0_CR
.set CapSense_1_CompCH0_ctComp__LUT__CR, CYREG_LUT0_CR
.set CapSense_1_CompCH0_ctComp__LUT__MSK, CYREG_LUT_MSK
.set CapSense_1_CompCH0_ctComp__LUT__MSK_MASK, 0x01
.set CapSense_1_CompCH0_ctComp__LUT__MSK_SHIFT, 0
.set CapSense_1_CompCH0_ctComp__LUT__MX, CYREG_LUT0_MX
.set CapSense_1_CompCH0_ctComp__LUT__SR, CYREG_LUT_SR
.set CapSense_1_CompCH0_ctComp__LUT__SR_MASK, 0x01
.set CapSense_1_CompCH0_ctComp__LUT__SR_SHIFT, 0
.set CapSense_1_CompCH0_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set CapSense_1_CompCH0_ctComp__PM_ACT_MSK, 0x01
.set CapSense_1_CompCH0_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set CapSense_1_CompCH0_ctComp__PM_STBY_MSK, 0x01
.set CapSense_1_CompCH0_ctComp__SW0, CYREG_CMP0_SW0
.set CapSense_1_CompCH0_ctComp__SW2, CYREG_CMP0_SW2
.set CapSense_1_CompCH0_ctComp__SW3, CYREG_CMP0_SW3
.set CapSense_1_CompCH0_ctComp__SW4, CYREG_CMP0_SW4
.set CapSense_1_CompCH0_ctComp__SW6, CYREG_CMP0_SW6
.set CapSense_1_CompCH0_ctComp__TR, CYREG_CMP0_TR
.set CapSense_1_CompCH0_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set CapSense_1_CompCH0_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set CapSense_1_CompCH0_ctComp__WRK, CYREG_CMP_WRK
.set CapSense_1_CompCH0_ctComp__WRK_MASK, 0x01
.set CapSense_1_CompCH0_ctComp__WRK_SHIFT, 0

/* CapSense_1_IdacCH0_viDAC8 */
.set CapSense_1_IdacCH0_viDAC8__CR0, CYREG_DAC3_CR0
.set CapSense_1_IdacCH0_viDAC8__CR1, CYREG_DAC3_CR1
.set CapSense_1_IdacCH0_viDAC8__D, CYREG_DAC3_D
.set CapSense_1_IdacCH0_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set CapSense_1_IdacCH0_viDAC8__PM_ACT_MSK, 0x08
.set CapSense_1_IdacCH0_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set CapSense_1_IdacCH0_viDAC8__PM_STBY_MSK, 0x08
.set CapSense_1_IdacCH0_viDAC8__STROBE, CYREG_DAC3_STROBE
.set CapSense_1_IdacCH0_viDAC8__SW0, CYREG_DAC3_SW0
.set CapSense_1_IdacCH0_viDAC8__SW2, CYREG_DAC3_SW2
.set CapSense_1_IdacCH0_viDAC8__SW3, CYREG_DAC3_SW3
.set CapSense_1_IdacCH0_viDAC8__SW4, CYREG_DAC3_SW4
.set CapSense_1_IdacCH0_viDAC8__TR, CYREG_DAC3_TR
.set CapSense_1_IdacCH0_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set CapSense_1_IdacCH0_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set CapSense_1_IdacCH0_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set CapSense_1_IdacCH0_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set CapSense_1_IdacCH0_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set CapSense_1_IdacCH0_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set CapSense_1_IdacCH0_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set CapSense_1_IdacCH0_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set CapSense_1_IdacCH0_viDAC8__TRIM__TR, CYREG_FLSHID_MFG_CFG_DAC3_TR
.set CapSense_1_IdacCH0_viDAC8__TST, CYREG_DAC3_TST

/* ShiftReg_DelaySenseIR_bSR */
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__0__MASK, 0x01
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__0__POS, 0
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB07_CTL
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__MASK, 0x01
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set ShiftReg_DelaySenseIR_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ShiftReg_DelaySenseIR_bSR_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set ShiftReg_DelaySenseIR_bSR_StsReg__3__MASK, 0x08
.set ShiftReg_DelaySenseIR_bSR_StsReg__3__POS, 3
.set ShiftReg_DelaySenseIR_bSR_StsReg__4__MASK, 0x10
.set ShiftReg_DelaySenseIR_bSR_StsReg__4__POS, 4
.set ShiftReg_DelaySenseIR_bSR_StsReg__5__MASK, 0x20
.set ShiftReg_DelaySenseIR_bSR_StsReg__5__POS, 5
.set ShiftReg_DelaySenseIR_bSR_StsReg__6__MASK, 0x40
.set ShiftReg_DelaySenseIR_bSR_StsReg__6__POS, 6
.set ShiftReg_DelaySenseIR_bSR_StsReg__MASK, 0x78
.set ShiftReg_DelaySenseIR_bSR_StsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set ShiftReg_DelaySenseIR_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ShiftReg_DelaySenseIR_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ShiftReg_DelaySenseIR_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ShiftReg_DelaySenseIR_bSR_StsReg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set ShiftReg_DelaySenseIR_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set ShiftReg_DelaySenseIR_bSR_StsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__A0_REG, CYREG_B1_UDB04_A0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__A1_REG, CYREG_B1_UDB04_A1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__D0_REG, CYREG_B1_UDB04_D0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__D1_REG, CYREG_B1_UDB04_D1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__F0_REG, CYREG_B1_UDB04_F0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__F1_REG, CYREG_B1_UDB04_F1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__A0_REG, CYREG_B1_UDB05_A0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__A1_REG, CYREG_B1_UDB05_A1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__D0_REG, CYREG_B1_UDB05_D0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__D1_REG, CYREG_B1_UDB05_D1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__F0_REG, CYREG_B1_UDB05_F0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__F1_REG, CYREG_B1_UDB05_F1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__A0_REG, CYREG_B1_UDB06_A0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__A1_REG, CYREG_B1_UDB06_A1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__D0_REG, CYREG_B1_UDB06_D0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__D1_REG, CYREG_B1_UDB06_D1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__F0_REG, CYREG_B1_UDB06_F0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__F1_REG, CYREG_B1_UDB06_F1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__A0_REG, CYREG_B1_UDB07_A0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__A1_REG, CYREG_B1_UDB07_A1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__D0_REG, CYREG_B1_UDB07_D0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__D1_REG, CYREG_B1_UDB07_D1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__F0_REG, CYREG_B1_UDB07_F0
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__F1_REG, CYREG_B1_UDB07_F1
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* Pin_PulseIn_minus_IRD_C */
.set Pin_PulseIn_minus_IRD_C__0__MASK, 0x10
.set Pin_PulseIn_minus_IRD_C__0__PC, CYREG_PRT3_PC4
.set Pin_PulseIn_minus_IRD_C__0__PORT, 3
.set Pin_PulseIn_minus_IRD_C__0__SHIFT, 4
.set Pin_PulseIn_minus_IRD_C__AG, CYREG_PRT3_AG
.set Pin_PulseIn_minus_IRD_C__AMUX, CYREG_PRT3_AMUX
.set Pin_PulseIn_minus_IRD_C__BIE, CYREG_PRT3_BIE
.set Pin_PulseIn_minus_IRD_C__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_PulseIn_minus_IRD_C__BYP, CYREG_PRT3_BYP
.set Pin_PulseIn_minus_IRD_C__CTL, CYREG_PRT3_CTL
.set Pin_PulseIn_minus_IRD_C__DM0, CYREG_PRT3_DM0
.set Pin_PulseIn_minus_IRD_C__DM1, CYREG_PRT3_DM1
.set Pin_PulseIn_minus_IRD_C__DM2, CYREG_PRT3_DM2
.set Pin_PulseIn_minus_IRD_C__DR, CYREG_PRT3_DR
.set Pin_PulseIn_minus_IRD_C__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_PulseIn_minus_IRD_C__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_PulseIn_minus_IRD_C__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_PulseIn_minus_IRD_C__MASK, 0x10
.set Pin_PulseIn_minus_IRD_C__PORT, 3
.set Pin_PulseIn_minus_IRD_C__PRT, CYREG_PRT3_PRT
.set Pin_PulseIn_minus_IRD_C__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_PulseIn_minus_IRD_C__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_PulseIn_minus_IRD_C__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_PulseIn_minus_IRD_C__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_PulseIn_minus_IRD_C__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_PulseIn_minus_IRD_C__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_PulseIn_minus_IRD_C__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_PulseIn_minus_IRD_C__PS, CYREG_PRT3_PS
.set Pin_PulseIn_minus_IRD_C__SHIFT, 4
.set Pin_PulseIn_minus_IRD_C__SLW, CYREG_PRT3_SLW

/* ADC_PulseIn_Ext_CP_Clk */
.set ADC_PulseIn_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_PulseIn_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_PulseIn_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_PulseIn_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_PulseIn_Ext_CP_Clk__INDEX, 0x00
.set ADC_PulseIn_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_PulseIn_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_PulseIn_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_PulseIn_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* ADC_SAR_ProxIR_ADC_SAR */
.set ADC_SAR_ProxIR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_ProxIR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_ProxIR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_ProxIR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_ProxIR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_ProxIR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_ProxIR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_ProxIR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_ProxIR_ADC_SAR__CSR7, CYREG_SAR0_CSR7
.set ADC_SAR_ProxIR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_ProxIR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_ProxIR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_ProxIR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_ProxIR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_ProxIR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_ProxIR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_ProxIR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_ProxIR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_ProxIR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_ProxIR_ADC_SAR__TRIM__TR0, CYREG_FLSHID_MFG_CFG_SAR0_TR0
.set ADC_SAR_ProxIR_ADC_SAR__TRIM__TR1, CYREG_FLSHID_MFG_CFG_SAR0_TR1
.set ADC_SAR_ProxIR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_ProxIR_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_ProxIR_theACLK */
.set ADC_SAR_ProxIR_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set ADC_SAR_ProxIR_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set ADC_SAR_ProxIR_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set ADC_SAR_ProxIR_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_ProxIR_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set ADC_SAR_ProxIR_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_ProxIR_theACLK__INDEX, 0x01
.set ADC_SAR_ProxIR_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_ProxIR_theACLK__PM_ACT_MSK, 0x02
.set ADC_SAR_ProxIR_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_ProxIR_theACLK__PM_STBY_MSK, 0x02

/* Filter_PulseInBand_DFB */
.set Filter_PulseInBand_DFB__ACU_SRAM_DATA, CYREG_DFB0_ACU_SRAM_DATA_MBASE
.set Filter_PulseInBand_DFB__COHER, CYREG_DFB0_COHER
.set Filter_PulseInBand_DFB__CR, CYREG_DFB0_CR
.set Filter_PulseInBand_DFB__CSA_SRAM_DATA, CYREG_DFB0_CSA_SRAM_DATA_MBASE
.set Filter_PulseInBand_DFB__CSB_SRAM_DATA, CYREG_DFB0_CSB_SRAM_DATA_MBASE
.set Filter_PulseInBand_DFB__DALIGN, CYREG_DFB0_DALIGN
.set Filter_PulseInBand_DFB__DMA_CTRL, CYREG_DFB0_DMA_CTRL
.set Filter_PulseInBand_DFB__DPA_SRAM_DATA, CYREG_DFB0_DPA_SRAM_DATA_MBASE
.set Filter_PulseInBand_DFB__DPB_SRAM_DATA, CYREG_DFB0_DPB_SRAM_DATA_MBASE
.set Filter_PulseInBand_DFB__DSI_CTRL, CYREG_DFB0_DSI_CTRL
.set Filter_PulseInBand_DFB__FSM_SRAM_DATA, CYREG_DFB0_FSM_SRAM_DATA_MBASE
.set Filter_PulseInBand_DFB__HOLDA, CYREG_DFB0_HOLDA
.set Filter_PulseInBand_DFB__HOLDAH, CYREG_DFB0_HOLDAH
.set Filter_PulseInBand_DFB__HOLDAM, CYREG_DFB0_HOLDAM
.set Filter_PulseInBand_DFB__HOLDAS, CYREG_DFB0_HOLDAS
.set Filter_PulseInBand_DFB__HOLDB, CYREG_DFB0_HOLDB
.set Filter_PulseInBand_DFB__HOLDBH, CYREG_DFB0_HOLDBH
.set Filter_PulseInBand_DFB__HOLDBM, CYREG_DFB0_HOLDBM
.set Filter_PulseInBand_DFB__HOLDBS, CYREG_DFB0_HOLDBS
.set Filter_PulseInBand_DFB__INT_CTRL, CYREG_DFB0_INT_CTRL
.set Filter_PulseInBand_DFB__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set Filter_PulseInBand_DFB__PM_ACT_MSK, 0x10
.set Filter_PulseInBand_DFB__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set Filter_PulseInBand_DFB__PM_STBY_MSK, 0x10
.set Filter_PulseInBand_DFB__RAM_DIR, CYREG_DFB0_RAM_DIR
.set Filter_PulseInBand_DFB__RAM_EN, CYREG_DFB0_RAM_EN
.set Filter_PulseInBand_DFB__SEMA, CYREG_DFB0_SEMA
.set Filter_PulseInBand_DFB__SR, CYREG_DFB0_SR
.set Filter_PulseInBand_DFB__STAGEA, CYREG_DFB0_STAGEA
.set Filter_PulseInBand_DFB__STAGEAH, CYREG_DFB0_STAGEAH
.set Filter_PulseInBand_DFB__STAGEAM, CYREG_DFB0_STAGEAM
.set Filter_PulseInBand_DFB__STAGEB, CYREG_DFB0_STAGEB
.set Filter_PulseInBand_DFB__STAGEBH, CYREG_DFB0_STAGEBH
.set Filter_PulseInBand_DFB__STAGEBM, CYREG_DFB0_STAGEBM

/* Pin_PulseIn_plus_IRD_A */
.set Pin_PulseIn_plus_IRD_A__0__MASK, 0x08
.set Pin_PulseIn_plus_IRD_A__0__PC, CYREG_PRT3_PC3
.set Pin_PulseIn_plus_IRD_A__0__PORT, 3
.set Pin_PulseIn_plus_IRD_A__0__SHIFT, 3
.set Pin_PulseIn_plus_IRD_A__AG, CYREG_PRT3_AG
.set Pin_PulseIn_plus_IRD_A__AMUX, CYREG_PRT3_AMUX
.set Pin_PulseIn_plus_IRD_A__BIE, CYREG_PRT3_BIE
.set Pin_PulseIn_plus_IRD_A__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_PulseIn_plus_IRD_A__BYP, CYREG_PRT3_BYP
.set Pin_PulseIn_plus_IRD_A__CTL, CYREG_PRT3_CTL
.set Pin_PulseIn_plus_IRD_A__DM0, CYREG_PRT3_DM0
.set Pin_PulseIn_plus_IRD_A__DM1, CYREG_PRT3_DM1
.set Pin_PulseIn_plus_IRD_A__DM2, CYREG_PRT3_DM2
.set Pin_PulseIn_plus_IRD_A__DR, CYREG_PRT3_DR
.set Pin_PulseIn_plus_IRD_A__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_PulseIn_plus_IRD_A__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_PulseIn_plus_IRD_A__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_PulseIn_plus_IRD_A__MASK, 0x08
.set Pin_PulseIn_plus_IRD_A__PORT, 3
.set Pin_PulseIn_plus_IRD_A__PRT, CYREG_PRT3_PRT
.set Pin_PulseIn_plus_IRD_A__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_PulseIn_plus_IRD_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_PulseIn_plus_IRD_A__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_PulseIn_plus_IRD_A__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_PulseIn_plus_IRD_A__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_PulseIn_plus_IRD_A__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_PulseIn_plus_IRD_A__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_PulseIn_plus_IRD_A__PS, CYREG_PRT3_PS
.set Pin_PulseIn_plus_IRD_A__SHIFT, 3
.set Pin_PulseIn_plus_IRD_A__SLW, CYREG_PRT3_SLW

/* Pin_PulseRed_Intensity */
.set Pin_PulseRed_Intensity__0__MASK, 0x40
.set Pin_PulseRed_Intensity__0__PC, CYREG_PRT0_PC6
.set Pin_PulseRed_Intensity__0__PORT, 0
.set Pin_PulseRed_Intensity__0__SHIFT, 6
.set Pin_PulseRed_Intensity__AG, CYREG_PRT0_AG
.set Pin_PulseRed_Intensity__AMUX, CYREG_PRT0_AMUX
.set Pin_PulseRed_Intensity__BIE, CYREG_PRT0_BIE
.set Pin_PulseRed_Intensity__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_PulseRed_Intensity__BYP, CYREG_PRT0_BYP
.set Pin_PulseRed_Intensity__CTL, CYREG_PRT0_CTL
.set Pin_PulseRed_Intensity__DM0, CYREG_PRT0_DM0
.set Pin_PulseRed_Intensity__DM1, CYREG_PRT0_DM1
.set Pin_PulseRed_Intensity__DM2, CYREG_PRT0_DM2
.set Pin_PulseRed_Intensity__DR, CYREG_PRT0_DR
.set Pin_PulseRed_Intensity__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_PulseRed_Intensity__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_PulseRed_Intensity__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_PulseRed_Intensity__MASK, 0x40
.set Pin_PulseRed_Intensity__PORT, 0
.set Pin_PulseRed_Intensity__PRT, CYREG_PRT0_PRT
.set Pin_PulseRed_Intensity__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_PulseRed_Intensity__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_PulseRed_Intensity__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_PulseRed_Intensity__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_PulseRed_Intensity__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_PulseRed_Intensity__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_PulseRed_Intensity__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_PulseRed_Intensity__PS, CYREG_PRT0_PS
.set Pin_PulseRed_Intensity__SHIFT, 6
.set Pin_PulseRed_Intensity__SLW, CYREG_PRT0_SLW

/* CapSense_1_MeasureCH0 */
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__A0_REG, CYREG_B0_UDB09_A0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__A1_REG, CYREG_B0_UDB09_A1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__D0_REG, CYREG_B0_UDB09_D0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__D1_REG, CYREG_B0_UDB09_D1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set CapSense_1_MeasureCH0_UDB_Counter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set CapSense_1_MeasureCH0_UDB_Counter_u0__F0_REG, CYREG_B0_UDB09_F0
.set CapSense_1_MeasureCH0_UDB_Counter_u0__F1_REG, CYREG_B0_UDB09_F1
.set CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set CapSense_1_MeasureCH0_UDB_Window_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set CapSense_1_MeasureCH0_UDB_Window_u0__A0_REG, CYREG_B0_UDB13_A0
.set CapSense_1_MeasureCH0_UDB_Window_u0__A1_REG, CYREG_B0_UDB13_A1
.set CapSense_1_MeasureCH0_UDB_Window_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set CapSense_1_MeasureCH0_UDB_Window_u0__D0_REG, CYREG_B0_UDB13_D0
.set CapSense_1_MeasureCH0_UDB_Window_u0__D1_REG, CYREG_B0_UDB13_D1
.set CapSense_1_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set CapSense_1_MeasureCH0_UDB_Window_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set CapSense_1_MeasureCH0_UDB_Window_u0__F0_REG, CYREG_B0_UDB13_F0
.set CapSense_1_MeasureCH0_UDB_Window_u0__F1_REG, CYREG_B0_UDB13_F1

/* IDAC8_PulseRed_viDAC8 */
.set IDAC8_PulseRed_viDAC8__CR0, CYREG_DAC0_CR0
.set IDAC8_PulseRed_viDAC8__CR1, CYREG_DAC0_CR1
.set IDAC8_PulseRed_viDAC8__D, CYREG_DAC0_D
.set IDAC8_PulseRed_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC8_PulseRed_viDAC8__PM_ACT_MSK, 0x01
.set IDAC8_PulseRed_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC8_PulseRed_viDAC8__PM_STBY_MSK, 0x01
.set IDAC8_PulseRed_viDAC8__STROBE, CYREG_DAC0_STROBE
.set IDAC8_PulseRed_viDAC8__SW0, CYREG_DAC0_SW0
.set IDAC8_PulseRed_viDAC8__SW2, CYREG_DAC0_SW2
.set IDAC8_PulseRed_viDAC8__SW3, CYREG_DAC0_SW3
.set IDAC8_PulseRed_viDAC8__SW4, CYREG_DAC0_SW4
.set IDAC8_PulseRed_viDAC8__TR, CYREG_DAC0_TR
.set IDAC8_PulseRed_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set IDAC8_PulseRed_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set IDAC8_PulseRed_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set IDAC8_PulseRed_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set IDAC8_PulseRed_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set IDAC8_PulseRed_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set IDAC8_PulseRed_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set IDAC8_PulseRed_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set IDAC8_PulseRed_viDAC8__TRIM__TR, CYREG_FLSHID_MFG_CFG_DAC0_TR
.set IDAC8_PulseRed_viDAC8__TST, CYREG_DAC0_TST

/* Pin_PulseIR_Intensity */
.set Pin_PulseIR_Intensity__0__MASK, 0x80
.set Pin_PulseIR_Intensity__0__PC, CYREG_PRT0_PC7
.set Pin_PulseIR_Intensity__0__PORT, 0
.set Pin_PulseIR_Intensity__0__SHIFT, 7
.set Pin_PulseIR_Intensity__AG, CYREG_PRT0_AG
.set Pin_PulseIR_Intensity__AMUX, CYREG_PRT0_AMUX
.set Pin_PulseIR_Intensity__BIE, CYREG_PRT0_BIE
.set Pin_PulseIR_Intensity__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_PulseIR_Intensity__BYP, CYREG_PRT0_BYP
.set Pin_PulseIR_Intensity__CTL, CYREG_PRT0_CTL
.set Pin_PulseIR_Intensity__DM0, CYREG_PRT0_DM0
.set Pin_PulseIR_Intensity__DM1, CYREG_PRT0_DM1
.set Pin_PulseIR_Intensity__DM2, CYREG_PRT0_DM2
.set Pin_PulseIR_Intensity__DR, CYREG_PRT0_DR
.set Pin_PulseIR_Intensity__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_PulseIR_Intensity__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_PulseIR_Intensity__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_PulseIR_Intensity__MASK, 0x80
.set Pin_PulseIR_Intensity__PORT, 0
.set Pin_PulseIR_Intensity__PRT, CYREG_PRT0_PRT
.set Pin_PulseIR_Intensity__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_PulseIR_Intensity__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_PulseIR_Intensity__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_PulseIR_Intensity__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_PulseIR_Intensity__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_PulseIR_Intensity__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_PulseIR_Intensity__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_PulseIR_Intensity__PS, CYREG_PRT0_PS
.set Pin_PulseIR_Intensity__SHIFT, 7
.set Pin_PulseIR_Intensity__SLW, CYREG_PRT0_SLW

/* IDAC8_PulseIR_viDAC8 */
.set IDAC8_PulseIR_viDAC8__CR0, CYREG_DAC2_CR0
.set IDAC8_PulseIR_viDAC8__CR1, CYREG_DAC2_CR1
.set IDAC8_PulseIR_viDAC8__D, CYREG_DAC2_D
.set IDAC8_PulseIR_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC8_PulseIR_viDAC8__PM_ACT_MSK, 0x04
.set IDAC8_PulseIR_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC8_PulseIR_viDAC8__PM_STBY_MSK, 0x04
.set IDAC8_PulseIR_viDAC8__STROBE, CYREG_DAC2_STROBE
.set IDAC8_PulseIR_viDAC8__SW0, CYREG_DAC2_SW0
.set IDAC8_PulseIR_viDAC8__SW2, CYREG_DAC2_SW2
.set IDAC8_PulseIR_viDAC8__SW3, CYREG_DAC2_SW3
.set IDAC8_PulseIR_viDAC8__SW4, CYREG_DAC2_SW4
.set IDAC8_PulseIR_viDAC8__TR, CYREG_DAC2_TR
.set IDAC8_PulseIR_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set IDAC8_PulseIR_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set IDAC8_PulseIR_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set IDAC8_PulseIR_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set IDAC8_PulseIR_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set IDAC8_PulseIR_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set IDAC8_PulseIR_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set IDAC8_PulseIR_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set IDAC8_PulseIR_viDAC8__TRIM__TR, CYREG_FLSHID_MFG_CFG_DAC2_TR
.set IDAC8_PulseIR_viDAC8__TST, CYREG_DAC2_TST

/* isr_PulseReadAmbient */
.set isr_PulseReadAmbient__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_PulseReadAmbient__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_PulseReadAmbient__INTC_MASK, 0x100
.set isr_PulseReadAmbient__INTC_NUMBER, 8
.set isr_PulseReadAmbient__INTC_PRIOR_NUM, 7
.set isr_PulseReadAmbient__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set isr_PulseReadAmbient__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_PulseReadAmbient__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_PulseLEDs_PWMUDB */
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__A0_REG, CYREG_B0_UDB07_A0
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__A1_REG, CYREG_B0_UDB07_A1
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__D0_REG, CYREG_B0_UDB07_D0
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__D1_REG, CYREG_B0_UDB07_D1
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__F0_REG, CYREG_B0_UDB07_F0
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__F1_REG, CYREG_B0_UDB07_F1
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK, 0x02
.set PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS, 1
.set PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2F
.set PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B1_UDB05_ST

/* VDAC_PulseRef_viDAC8 */
.set VDAC_PulseRef_viDAC8__CR0, CYREG_DAC1_CR0
.set VDAC_PulseRef_viDAC8__CR1, CYREG_DAC1_CR1
.set VDAC_PulseRef_viDAC8__D, CYREG_DAC1_D
.set VDAC_PulseRef_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC_PulseRef_viDAC8__PM_ACT_MSK, 0x02
.set VDAC_PulseRef_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC_PulseRef_viDAC8__PM_STBY_MSK, 0x02
.set VDAC_PulseRef_viDAC8__STROBE, CYREG_DAC1_STROBE
.set VDAC_PulseRef_viDAC8__SW0, CYREG_DAC1_SW0
.set VDAC_PulseRef_viDAC8__SW2, CYREG_DAC1_SW2
.set VDAC_PulseRef_viDAC8__SW3, CYREG_DAC1_SW3
.set VDAC_PulseRef_viDAC8__SW4, CYREG_DAC1_SW4
.set VDAC_PulseRef_viDAC8__TR, CYREG_DAC1_TR
.set VDAC_PulseRef_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set VDAC_PulseRef_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set VDAC_PulseRef_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set VDAC_PulseRef_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set VDAC_PulseRef_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set VDAC_PulseRef_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set VDAC_PulseRef_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set VDAC_PulseRef_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set VDAC_PulseRef_viDAC8__TRIM__TR, CYREG_FLSHID_MFG_CFG_DAC1_TR
.set VDAC_PulseRef_viDAC8__TST, CYREG_DAC1_TST

/* ADC_PulseIn_theACLK */
.set ADC_PulseIn_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_PulseIn_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_PulseIn_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_PulseIn_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_PulseIn_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_PulseIn_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_PulseIn_theACLK__INDEX, 0x00
.set ADC_PulseIn_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_PulseIn_theACLK__PM_ACT_MSK, 0x01
.set ADC_PulseIn_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_PulseIn_theACLK__PM_STBY_MSK, 0x01

/* CapSense_1_ClockGen */
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__0__MASK, 0x01
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__0__POS, 0
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__1__MASK, 0x02
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__1__POS, 1
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__2__MASK, 0x04
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__2__POS, 2
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__4__MASK, 0x10
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__4__POS, 4
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__COUNT_REG, CYREG_B0_UDB12_CTL
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__MASK, 0x17
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set CapSense_1_ClockGen_AsyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set CapSense_1_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set CapSense_1_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set CapSense_1_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set CapSense_1_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set CapSense_1_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set CapSense_1_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set CapSense_1_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set CapSense_1_ClockGen_ScanSpeed__CONTROL_REG, CYREG_B0_UDB11_CTL
.set CapSense_1_ClockGen_ScanSpeed__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set CapSense_1_ClockGen_ScanSpeed__COUNT_REG, CYREG_B0_UDB11_CTL
.set CapSense_1_ClockGen_ScanSpeed__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set CapSense_1_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set CapSense_1_ClockGen_ScanSpeed__PERIOD_REG, CYREG_B0_UDB11_MSK
.set CapSense_1_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__A0_REG, CYREG_B0_UDB10_A0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__A1_REG, CYREG_B0_UDB10_A1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__D0_REG, CYREG_B0_UDB10_D0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__D1_REG, CYREG_B0_UDB10_D1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__F0_REG, CYREG_B0_UDB10_F0
.set CapSense_1_ClockGen_UDB_PrescalerDp_u0__F1_REG, CYREG_B0_UDB10_F1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__A0_REG, CYREG_B0_UDB11_A0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__A1_REG, CYREG_B0_UDB11_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__D0_REG, CYREG_B0_UDB11_D0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__D1_REG, CYREG_B0_UDB11_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set CapSense_1_ClockGen_sC16_PRSdp_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__F0_REG, CYREG_B0_UDB11_F0
.set CapSense_1_ClockGen_sC16_PRSdp_u0__F1_REG, CYREG_B0_UDB11_F1
.set CapSense_1_ClockGen_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set CapSense_1_ClockGen_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__A0_REG, CYREG_B0_UDB12_A0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__A1_REG, CYREG_B0_UDB12_A1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__D0_REG, CYREG_B0_UDB12_D0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__D1_REG, CYREG_B0_UDB12_D1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set CapSense_1_ClockGen_sC16_PRSdp_u1__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__F0_REG, CYREG_B0_UDB12_F0
.set CapSense_1_ClockGen_sC16_PRSdp_u1__F1_REG, CYREG_B0_UDB12_F1
.set CapSense_1_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set CapSense_1_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL

/* CapSense_1_IntClock */
.set CapSense_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set CapSense_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set CapSense_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set CapSense_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set CapSense_1_IntClock__INDEX, 0x01
.set CapSense_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CapSense_1_IntClock__PM_ACT_MSK, 0x02
.set CapSense_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CapSense_1_IntClock__PM_STBY_MSK, 0x02

/* Clock_PWM_PulseLEDs */
.set Clock_PWM_PulseLEDs__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_PWM_PulseLEDs__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_PWM_PulseLEDs__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_PWM_PulseLEDs__CFG2_SRC_SEL_MASK, 0x07
.set Clock_PWM_PulseLEDs__INDEX, 0x05
.set Clock_PWM_PulseLEDs__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_PWM_PulseLEDs__PM_ACT_MSK, 0x20
.set Clock_PWM_PulseLEDs__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_PWM_PulseLEDs__PM_STBY_MSK, 0x20

/* Opamp_PulseRef_ABuf */
.set Opamp_PulseRef_ABuf__CR, CYREG_ABUF0_CR
.set Opamp_PulseRef_ABuf__MX, CYREG_ABUF0_MX
.set Opamp_PulseRef_ABuf__NPUMP_ABUF_TR0, CYREG_NPUMP_ABUF_TR0
.set Opamp_PulseRef_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_PulseRef_ABuf__PM_ACT_MSK, 0x01
.set Opamp_PulseRef_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_PulseRef_ABuf__PM_STBY_MSK, 0x01
.set Opamp_PulseRef_ABuf__RSVD, CYREG_ABUF0_RSVD
.set Opamp_PulseRef_ABuf__SW, CYREG_ABUF0_SW
.set Opamp_PulseRef_ABuf__TR0, CYREG_ABUF0_TR0
.set Opamp_PulseRef_ABuf__TR1, CYREG_ABUF0_TR1

/* UART_Debug_IntClock */
.set UART_Debug_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_Debug_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_Debug_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_Debug_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_Debug_IntClock__INDEX, 0x02
.set UART_Debug_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_Debug_IntClock__PM_ACT_MSK, 0x04
.set UART_Debug_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_Debug_IntClock__PM_STBY_MSK, 0x04

/* USBUART_1_bus_reset */
.set USBUART_1_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_bus_reset__INTC_MASK, 0x04
.set USBUART_1_bus_reset__INTC_NUMBER, 2
.set USBUART_1_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_1_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBUART_1_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_ProxIR_IRQ */
.set ADC_SAR_ProxIR_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_ProxIR_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_ProxIR_IRQ__INTC_MASK, 0x01
.set ADC_SAR_ProxIR_IRQ__INTC_NUMBER, 0
.set ADC_SAR_ProxIR_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_ProxIR_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_ProxIR_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_ProxIR_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CapSense_1_CmodCH0 */
.set CapSense_1_CmodCH0__0__MASK, 0x01
.set CapSense_1_CmodCH0__0__PC, CYREG_PRT6_PC0
.set CapSense_1_CmodCH0__0__PORT, 6
.set CapSense_1_CmodCH0__0__SHIFT, 0
.set CapSense_1_CmodCH0__AG, CYREG_PRT6_AG
.set CapSense_1_CmodCH0__AMUX, CYREG_PRT6_AMUX
.set CapSense_1_CmodCH0__BIE, CYREG_PRT6_BIE
.set CapSense_1_CmodCH0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CapSense_1_CmodCH0__BYP, CYREG_PRT6_BYP
.set CapSense_1_CmodCH0__CTL, CYREG_PRT6_CTL
.set CapSense_1_CmodCH0__Cmod_CH0__MASK, 0x01
.set CapSense_1_CmodCH0__Cmod_CH0__PC, CYREG_PRT6_PC0
.set CapSense_1_CmodCH0__Cmod_CH0__PORT, 6
.set CapSense_1_CmodCH0__Cmod_CH0__SHIFT, 0
.set CapSense_1_CmodCH0__DM0, CYREG_PRT6_DM0
.set CapSense_1_CmodCH0__DM1, CYREG_PRT6_DM1
.set CapSense_1_CmodCH0__DM2, CYREG_PRT6_DM2
.set CapSense_1_CmodCH0__DR, CYREG_PRT6_DR
.set CapSense_1_CmodCH0__INP_DIS, CYREG_PRT6_INP_DIS
.set CapSense_1_CmodCH0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CapSense_1_CmodCH0__LCD_EN, CYREG_PRT6_LCD_EN
.set CapSense_1_CmodCH0__MASK, 0x01
.set CapSense_1_CmodCH0__PORT, 6
.set CapSense_1_CmodCH0__PRT, CYREG_PRT6_PRT
.set CapSense_1_CmodCH0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CapSense_1_CmodCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CapSense_1_CmodCH0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CapSense_1_CmodCH0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CapSense_1_CmodCH0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CapSense_1_CmodCH0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CapSense_1_CmodCH0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CapSense_1_CmodCH0__PS, CYREG_PRT6_PS
.set CapSense_1_CmodCH0__SHIFT, 0
.set CapSense_1_CmodCH0__SLW, CYREG_PRT6_SLW

/* CapSense_1_PortCH0 */
.set CapSense_1_PortCH0__0__MASK, 0x20
.set CapSense_1_PortCH0__0__PC, CYREG_PRT0_PC5
.set CapSense_1_PortCH0__0__PORT, 0
.set CapSense_1_PortCH0__0__SHIFT, 5
.set CapSense_1_PortCH0__1__MASK, 0x10
.set CapSense_1_PortCH0__1__PC, CYREG_PRT0_PC4
.set CapSense_1_PortCH0__1__PORT, 0
.set CapSense_1_PortCH0__1__SHIFT, 4
.set CapSense_1_PortCH0__AG, CYREG_PRT0_AG
.set CapSense_1_PortCH0__AMUX, CYREG_PRT0_AMUX
.set CapSense_1_PortCH0__BIE, CYREG_PRT0_BIE
.set CapSense_1_PortCH0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CapSense_1_PortCH0__BYP, CYREG_PRT0_BYP
.set CapSense_1_PortCH0__CTL, CYREG_PRT0_CTL
.set CapSense_1_PortCH0__DM0, CYREG_PRT0_DM0
.set CapSense_1_PortCH0__DM1, CYREG_PRT0_DM1
.set CapSense_1_PortCH0__DM2, CYREG_PRT0_DM2
.set CapSense_1_PortCH0__DR, CYREG_PRT0_DR
.set CapSense_1_PortCH0__INP_DIS, CYREG_PRT0_INP_DIS
.set CapSense_1_PortCH0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CapSense_1_PortCH0__LCD_EN, CYREG_PRT0_LCD_EN
.set CapSense_1_PortCH0__PORT, 0
.set CapSense_1_PortCH0__PRT, CYREG_PRT0_PRT
.set CapSense_1_PortCH0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CapSense_1_PortCH0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CapSense_1_PortCH0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CapSense_1_PortCH0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CapSense_1_PortCH0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CapSense_1_PortCH0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CapSense_1_PortCH0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CapSense_1_PortCH0__PS, CYREG_PRT0_PS
.set CapSense_1_PortCH0__ProximitySensor0_0__PROX__MASK, 0x20
.set CapSense_1_PortCH0__ProximitySensor0_0__PROX__PC, CYREG_PRT0_PC5
.set CapSense_1_PortCH0__ProximitySensor0_0__PROX__PORT, 0
.set CapSense_1_PortCH0__ProximitySensor0_0__PROX__SHIFT, 5
.set CapSense_1_PortCH0__ProximitySensor1_0__PROX__MASK, 0x10
.set CapSense_1_PortCH0__ProximitySensor1_0__PROX__PC, CYREG_PRT0_PC4
.set CapSense_1_PortCH0__ProximitySensor1_0__PROX__PORT, 0
.set CapSense_1_PortCH0__ProximitySensor1_0__PROX__SHIFT, 4
.set CapSense_1_PortCH0__SLW, CYREG_PRT0_SLW

/* Pin_PulseRef_IRD_A */
.set Pin_PulseRef_IRD_A__0__MASK, 0x02
.set Pin_PulseRef_IRD_A__0__PC, CYREG_PRT0_PC1
.set Pin_PulseRef_IRD_A__0__PORT, 0
.set Pin_PulseRef_IRD_A__0__SHIFT, 1
.set Pin_PulseRef_IRD_A__AG, CYREG_PRT0_AG
.set Pin_PulseRef_IRD_A__AMUX, CYREG_PRT0_AMUX
.set Pin_PulseRef_IRD_A__BIE, CYREG_PRT0_BIE
.set Pin_PulseRef_IRD_A__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_PulseRef_IRD_A__BYP, CYREG_PRT0_BYP
.set Pin_PulseRef_IRD_A__CTL, CYREG_PRT0_CTL
.set Pin_PulseRef_IRD_A__DM0, CYREG_PRT0_DM0
.set Pin_PulseRef_IRD_A__DM1, CYREG_PRT0_DM1
.set Pin_PulseRef_IRD_A__DM2, CYREG_PRT0_DM2
.set Pin_PulseRef_IRD_A__DR, CYREG_PRT0_DR
.set Pin_PulseRef_IRD_A__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_PulseRef_IRD_A__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_PulseRef_IRD_A__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_PulseRef_IRD_A__MASK, 0x02
.set Pin_PulseRef_IRD_A__PORT, 0
.set Pin_PulseRef_IRD_A__PRT, CYREG_PRT0_PRT
.set Pin_PulseRef_IRD_A__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_PulseRef_IRD_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_PulseRef_IRD_A__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_PulseRef_IRD_A__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_PulseRef_IRD_A__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_PulseRef_IRD_A__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_PulseRef_IRD_A__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_PulseRef_IRD_A__PS, CYREG_PRT0_PS
.set Pin_PulseRef_IRD_A__SHIFT, 1
.set Pin_PulseRef_IRD_A__SLW, CYREG_PRT0_SLW

/* CapSense_1_BufCH0 */
.set CapSense_1_BufCH0__CFG0, CYREG_CAPSL_CFG0
.set CapSense_1_BufCH0__CFG1, CYREG_CAPSL_CFG1
.set CapSense_1_BufCH0__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set CapSense_1_BufCH0__PM_ACT_MSK, 0x10
.set CapSense_1_BufCH0__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set CapSense_1_BufCH0__PM_STBY_MSK, 0x10

/* CapSense_1_IsrCH0 */
.set CapSense_1_IsrCH0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CapSense_1_IsrCH0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CapSense_1_IsrCH0__INTC_MASK, 0x02
.set CapSense_1_IsrCH0__INTC_NUMBER, 1
.set CapSense_1_IsrCH0__INTC_PRIOR_NUM, 7
.set CapSense_1_IsrCH0__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set CapSense_1_IsrCH0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CapSense_1_IsrCH0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_BrightLEDBlue */
.set Pin_BrightLEDBlue__0__MASK, 0x08
.set Pin_BrightLEDBlue__0__PC, CYREG_PRT0_PC3
.set Pin_BrightLEDBlue__0__PORT, 0
.set Pin_BrightLEDBlue__0__SHIFT, 3
.set Pin_BrightLEDBlue__AG, CYREG_PRT0_AG
.set Pin_BrightLEDBlue__AMUX, CYREG_PRT0_AMUX
.set Pin_BrightLEDBlue__BIE, CYREG_PRT0_BIE
.set Pin_BrightLEDBlue__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_BrightLEDBlue__BYP, CYREG_PRT0_BYP
.set Pin_BrightLEDBlue__CTL, CYREG_PRT0_CTL
.set Pin_BrightLEDBlue__DM0, CYREG_PRT0_DM0
.set Pin_BrightLEDBlue__DM1, CYREG_PRT0_DM1
.set Pin_BrightLEDBlue__DM2, CYREG_PRT0_DM2
.set Pin_BrightLEDBlue__DR, CYREG_PRT0_DR
.set Pin_BrightLEDBlue__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_BrightLEDBlue__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_BrightLEDBlue__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_BrightLEDBlue__MASK, 0x08
.set Pin_BrightLEDBlue__PORT, 0
.set Pin_BrightLEDBlue__PRT, CYREG_PRT0_PRT
.set Pin_BrightLEDBlue__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_BrightLEDBlue__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_BrightLEDBlue__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_BrightLEDBlue__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_BrightLEDBlue__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_BrightLEDBlue__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_BrightLEDBlue__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_BrightLEDBlue__PS, CYREG_PRT0_PS
.set Pin_BrightLEDBlue__SHIFT, 3
.set Pin_BrightLEDBlue__SLW, CYREG_PRT0_SLW

/* Pin_BrightLEDCool */
.set Pin_BrightLEDCool__0__MASK, 0x08
.set Pin_BrightLEDCool__0__PC, CYREG_PRT4_PC3
.set Pin_BrightLEDCool__0__PORT, 4
.set Pin_BrightLEDCool__0__SHIFT, 3
.set Pin_BrightLEDCool__AG, CYREG_PRT4_AG
.set Pin_BrightLEDCool__AMUX, CYREG_PRT4_AMUX
.set Pin_BrightLEDCool__BIE, CYREG_PRT4_BIE
.set Pin_BrightLEDCool__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_BrightLEDCool__BYP, CYREG_PRT4_BYP
.set Pin_BrightLEDCool__CTL, CYREG_PRT4_CTL
.set Pin_BrightLEDCool__DM0, CYREG_PRT4_DM0
.set Pin_BrightLEDCool__DM1, CYREG_PRT4_DM1
.set Pin_BrightLEDCool__DM2, CYREG_PRT4_DM2
.set Pin_BrightLEDCool__DR, CYREG_PRT4_DR
.set Pin_BrightLEDCool__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_BrightLEDCool__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_BrightLEDCool__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_BrightLEDCool__MASK, 0x08
.set Pin_BrightLEDCool__PORT, 4
.set Pin_BrightLEDCool__PRT, CYREG_PRT4_PRT
.set Pin_BrightLEDCool__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_BrightLEDCool__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_BrightLEDCool__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_BrightLEDCool__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_BrightLEDCool__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_BrightLEDCool__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_BrightLEDCool__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_BrightLEDCool__PS, CYREG_PRT4_PS
.set Pin_BrightLEDCool__SHIFT, 3
.set Pin_BrightLEDCool__SLW, CYREG_PRT4_SLW

/* Pin_BrightLEDWarm */
.set Pin_BrightLEDWarm__0__MASK, 0x04
.set Pin_BrightLEDWarm__0__PC, CYREG_PRT4_PC2
.set Pin_BrightLEDWarm__0__PORT, 4
.set Pin_BrightLEDWarm__0__SHIFT, 2
.set Pin_BrightLEDWarm__AG, CYREG_PRT4_AG
.set Pin_BrightLEDWarm__AMUX, CYREG_PRT4_AMUX
.set Pin_BrightLEDWarm__BIE, CYREG_PRT4_BIE
.set Pin_BrightLEDWarm__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_BrightLEDWarm__BYP, CYREG_PRT4_BYP
.set Pin_BrightLEDWarm__CTL, CYREG_PRT4_CTL
.set Pin_BrightLEDWarm__DM0, CYREG_PRT4_DM0
.set Pin_BrightLEDWarm__DM1, CYREG_PRT4_DM1
.set Pin_BrightLEDWarm__DM2, CYREG_PRT4_DM2
.set Pin_BrightLEDWarm__DR, CYREG_PRT4_DR
.set Pin_BrightLEDWarm__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_BrightLEDWarm__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_BrightLEDWarm__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_BrightLEDWarm__MASK, 0x04
.set Pin_BrightLEDWarm__PORT, 4
.set Pin_BrightLEDWarm__PRT, CYREG_PRT4_PRT
.set Pin_BrightLEDWarm__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_BrightLEDWarm__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_BrightLEDWarm__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_BrightLEDWarm__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_BrightLEDWarm__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_BrightLEDWarm__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_BrightLEDWarm__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_BrightLEDWarm__PS, CYREG_PRT4_PS
.set Pin_BrightLEDWarm__SHIFT, 2
.set Pin_BrightLEDWarm__SLW, CYREG_PRT4_SLW

/* Pin_Rx_Net_Enable */
.set Pin_Rx_Net_Enable__0__MASK, 0x10
.set Pin_Rx_Net_Enable__0__PC, CYREG_PRT4_PC4
.set Pin_Rx_Net_Enable__0__PORT, 4
.set Pin_Rx_Net_Enable__0__SHIFT, 4
.set Pin_Rx_Net_Enable__AG, CYREG_PRT4_AG
.set Pin_Rx_Net_Enable__AMUX, CYREG_PRT4_AMUX
.set Pin_Rx_Net_Enable__BIE, CYREG_PRT4_BIE
.set Pin_Rx_Net_Enable__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_Rx_Net_Enable__BYP, CYREG_PRT4_BYP
.set Pin_Rx_Net_Enable__CTL, CYREG_PRT4_CTL
.set Pin_Rx_Net_Enable__DM0, CYREG_PRT4_DM0
.set Pin_Rx_Net_Enable__DM1, CYREG_PRT4_DM1
.set Pin_Rx_Net_Enable__DM2, CYREG_PRT4_DM2
.set Pin_Rx_Net_Enable__DR, CYREG_PRT4_DR
.set Pin_Rx_Net_Enable__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_Rx_Net_Enable__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_Rx_Net_Enable__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_Rx_Net_Enable__MASK, 0x10
.set Pin_Rx_Net_Enable__PORT, 4
.set Pin_Rx_Net_Enable__PRT, CYREG_PRT4_PRT
.set Pin_Rx_Net_Enable__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_Rx_Net_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_Rx_Net_Enable__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_Rx_Net_Enable__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_Rx_Net_Enable__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_Rx_Net_Enable__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_Rx_Net_Enable__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_Rx_Net_Enable__PS, CYREG_PRT4_PS
.set Pin_Rx_Net_Enable__SHIFT, 4
.set Pin_Rx_Net_Enable__SLW, CYREG_PRT4_SLW

/* Pin_Tx_Net_Enable */
.set Pin_Tx_Net_Enable__0__MASK, 0x02
.set Pin_Tx_Net_Enable__0__PC, CYREG_PRT5_PC1
.set Pin_Tx_Net_Enable__0__PORT, 5
.set Pin_Tx_Net_Enable__0__SHIFT, 1
.set Pin_Tx_Net_Enable__AG, CYREG_PRT5_AG
.set Pin_Tx_Net_Enable__AMUX, CYREG_PRT5_AMUX
.set Pin_Tx_Net_Enable__BIE, CYREG_PRT5_BIE
.set Pin_Tx_Net_Enable__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_Tx_Net_Enable__BYP, CYREG_PRT5_BYP
.set Pin_Tx_Net_Enable__CTL, CYREG_PRT5_CTL
.set Pin_Tx_Net_Enable__DM0, CYREG_PRT5_DM0
.set Pin_Tx_Net_Enable__DM1, CYREG_PRT5_DM1
.set Pin_Tx_Net_Enable__DM2, CYREG_PRT5_DM2
.set Pin_Tx_Net_Enable__DR, CYREG_PRT5_DR
.set Pin_Tx_Net_Enable__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_Tx_Net_Enable__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_Tx_Net_Enable__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_Tx_Net_Enable__MASK, 0x02
.set Pin_Tx_Net_Enable__PORT, 5
.set Pin_Tx_Net_Enable__PRT, CYREG_PRT5_PRT
.set Pin_Tx_Net_Enable__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_Tx_Net_Enable__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_Tx_Net_Enable__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_Tx_Net_Enable__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_Tx_Net_Enable__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_Tx_Net_Enable__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_Tx_Net_Enable__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_Tx_Net_Enable__PS, CYREG_PRT5_PS
.set Pin_Tx_Net_Enable__SHIFT, 1
.set Pin_Tx_Net_Enable__SLW, CYREG_PRT5_SLW

/* UART_Net_IntClock */
.set UART_Net_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_Net_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_Net_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_Net_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_Net_IntClock__INDEX, 0x03
.set UART_Net_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_Net_IntClock__PM_ACT_MSK, 0x08
.set UART_Net_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_Net_IntClock__PM_STBY_MSK, 0x08

/* USBUART_1_arb_int */
.set USBUART_1_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_arb_int__INTC_MASK, 0x400000
.set USBUART_1_arb_int__INTC_NUMBER, 22
.set USBUART_1_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_1_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_1_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
.set USBUART_1_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_sof_int__INTC_MASK, 0x80
.set USBUART_1_sof_int__INTC_NUMBER, 7
.set USBUART_1_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_1_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set USBUART_1_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_PulseIn_DSM2 */
.set ADC_PulseIn_DSM2__BUF0, CYREG_DSM0_BUF0
.set ADC_PulseIn_DSM2__BUF1, CYREG_DSM0_BUF1
.set ADC_PulseIn_DSM2__BUF2, CYREG_DSM0_BUF2
.set ADC_PulseIn_DSM2__BUF3, CYREG_DSM0_BUF3
.set ADC_PulseIn_DSM2__CLK, CYREG_DSM0_CLK
.set ADC_PulseIn_DSM2__CR0, CYREG_DSM0_CR0
.set ADC_PulseIn_DSM2__CR1, CYREG_DSM0_CR1
.set ADC_PulseIn_DSM2__CR10, CYREG_DSM0_CR10
.set ADC_PulseIn_DSM2__CR11, CYREG_DSM0_CR11
.set ADC_PulseIn_DSM2__CR12, CYREG_DSM0_CR12
.set ADC_PulseIn_DSM2__CR13, CYREG_DSM0_CR13
.set ADC_PulseIn_DSM2__CR14, CYREG_DSM0_CR14
.set ADC_PulseIn_DSM2__CR15, CYREG_DSM0_CR15
.set ADC_PulseIn_DSM2__CR16, CYREG_DSM0_CR16
.set ADC_PulseIn_DSM2__CR17, CYREG_DSM0_CR17
.set ADC_PulseIn_DSM2__CR2, CYREG_DSM0_CR2
.set ADC_PulseIn_DSM2__CR3, CYREG_DSM0_CR3
.set ADC_PulseIn_DSM2__CR4, CYREG_DSM0_CR4
.set ADC_PulseIn_DSM2__CR5, CYREG_DSM0_CR5
.set ADC_PulseIn_DSM2__CR6, CYREG_DSM0_CR6
.set ADC_PulseIn_DSM2__CR7, CYREG_DSM0_CR7
.set ADC_PulseIn_DSM2__CR8, CYREG_DSM0_CR8
.set ADC_PulseIn_DSM2__CR9, CYREG_DSM0_CR9
.set ADC_PulseIn_DSM2__DEM0, CYREG_DSM0_DEM0
.set ADC_PulseIn_DSM2__DEM1, CYREG_DSM0_DEM1
.set ADC_PulseIn_DSM2__MISC, CYREG_DSM0_MISC
.set ADC_PulseIn_DSM2__OUT0, CYREG_DSM0_OUT0
.set ADC_PulseIn_DSM2__OUT1, CYREG_DSM0_OUT1
.set ADC_PulseIn_DSM2__REF0, CYREG_DSM0_REF0
.set ADC_PulseIn_DSM2__REF1, CYREG_DSM0_REF1
.set ADC_PulseIn_DSM2__REF2, CYREG_DSM0_REF2
.set ADC_PulseIn_DSM2__REF3, CYREG_DSM0_REF3
.set ADC_PulseIn_DSM2__RSVD1, CYREG_DSM0_RSVD1
.set ADC_PulseIn_DSM2__SW0, CYREG_DSM0_SW0
.set ADC_PulseIn_DSM2__SW2, CYREG_DSM0_SW2
.set ADC_PulseIn_DSM2__SW3, CYREG_DSM0_SW3
.set ADC_PulseIn_DSM2__SW4, CYREG_DSM0_SW4
.set ADC_PulseIn_DSM2__SW6, CYREG_DSM0_SW6
.set ADC_PulseIn_DSM2__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_PulseIn_DSM2__TST0, CYREG_DSM0_TST0
.set ADC_PulseIn_DSM2__TST1, CYREG_DSM0_TST1

/* UART_Debug_BUART */
.set UART_Debug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_Debug_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_Debug_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set UART_Debug_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB04_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB04_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB04_MSK
.set UART_Debug_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_Debug_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set UART_Debug_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set UART_Debug_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set UART_Debug_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set UART_Debug_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_Debug_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set UART_Debug_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set UART_Debug_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set UART_Debug_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB03_A0
.set UART_Debug_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB03_A1
.set UART_Debug_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set UART_Debug_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB03_D0
.set UART_Debug_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB03_D1
.set UART_Debug_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_Debug_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set UART_Debug_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB03_F0
.set UART_Debug_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB03_F1
.set UART_Debug_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_Debug_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_Debug_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_Debug_BUART_sRX_RxSts__3__POS, 3
.set UART_Debug_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_Debug_BUART_sRX_RxSts__4__POS, 4
.set UART_Debug_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_Debug_BUART_sRX_RxSts__5__POS, 5
.set UART_Debug_BUART_sRX_RxSts__MASK, 0x38
.set UART_Debug_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_Debug_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_Debug_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_Debug_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_Debug_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set UART_Debug_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set UART_Debug_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set UART_Debug_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set UART_Debug_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB02_A0
.set UART_Debug_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB02_A1
.set UART_Debug_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set UART_Debug_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB02_D0
.set UART_Debug_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB02_D1
.set UART_Debug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_Debug_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set UART_Debug_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB02_F0
.set UART_Debug_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB02_F1
.set UART_Debug_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_Debug_BUART_sTX_TxSts__0__POS, 0
.set UART_Debug_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_Debug_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UART_Debug_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_Debug_BUART_sTX_TxSts__1__POS, 1
.set UART_Debug_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_Debug_BUART_sTX_TxSts__2__POS, 2
.set UART_Debug_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_Debug_BUART_sTX_TxSts__3__POS, 3
.set UART_Debug_BUART_sTX_TxSts__MASK, 0x0F
.set UART_Debug_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB06_MSK
.set UART_Debug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_Debug_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB06_ST
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB05_A0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB05_A1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB05_D0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB05_D1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB05_F0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB05_F1

/* ADC_PulseIn_DEC */
.set ADC_PulseIn_DEC__COHER, CYREG_DEC_COHER
.set ADC_PulseIn_DEC__CR, CYREG_DEC_CR
.set ADC_PulseIn_DEC__DR1, CYREG_DEC_DR1
.set ADC_PulseIn_DEC__DR2, CYREG_DEC_DR2
.set ADC_PulseIn_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_PulseIn_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_PulseIn_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_PulseIn_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_PulseIn_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_PulseIn_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_PulseIn_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_PulseIn_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_PulseIn_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_PulseIn_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_PulseIn_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_PulseIn_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_PulseIn_DEC__PM_ACT_MSK, 0x01
.set ADC_PulseIn_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_PulseIn_DEC__PM_STBY_MSK, 0x01
.set ADC_PulseIn_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_PulseIn_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_PulseIn_DEC__SR, CYREG_DEC_SR
.set ADC_PulseIn_DEC__TRIM__16H, CYREG_FLSHID_CUST_TABLES_DEC_16H
.set ADC_PulseIn_DEC__TRIM__16L, CYREG_FLSHID_CUST_TABLES_DEC_16L
.set ADC_PulseIn_DEC__TRIM__1H, CYREG_FLSHID_CUST_TABLES_DEC_1H
.set ADC_PulseIn_DEC__TRIM__1L, CYREG_FLSHID_CUST_TABLES_DEC_1L
.set ADC_PulseIn_DEC__TRIM__4H, CYREG_FLSHID_CUST_TABLES_DEC_4H
.set ADC_PulseIn_DEC__TRIM__4L, CYREG_FLSHID_CUST_TABLES_DEC_4L
.set ADC_PulseIn_DEC__TRIM__P25H, CYREG_FLSHID_CUST_TABLES_DEC_P25H
.set ADC_PulseIn_DEC__TRIM__P25L, CYREG_FLSHID_CUST_TABLES_DEC_P25L

/* ADC_PulseIn_IRQ */
.set ADC_PulseIn_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_PulseIn_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_PulseIn_IRQ__INTC_MASK, 0x20000000
.set ADC_PulseIn_IRQ__INTC_NUMBER, 29
.set ADC_PulseIn_IRQ__INTC_PRIOR_NUM, 7
.set ADC_PulseIn_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_PulseIn_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_PulseIn_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_PulseReadIR */
.set isr_PulseReadIR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_PulseReadIR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_PulseReadIR__INTC_MASK, 0x200
.set isr_PulseReadIR__INTC_NUMBER, 9
.set isr_PulseReadIR__INTC_PRIOR_NUM, 7
.set isr_PulseReadIR__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set isr_PulseReadIR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_PulseReadIR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_DebugButton */
.set Pin_DebugButton__0__MASK, 0x10
.set Pin_DebugButton__0__PC, CYREG_PRT5_PC4
.set Pin_DebugButton__0__PORT, 5
.set Pin_DebugButton__0__SHIFT, 4
.set Pin_DebugButton__AG, CYREG_PRT5_AG
.set Pin_DebugButton__AMUX, CYREG_PRT5_AMUX
.set Pin_DebugButton__BIE, CYREG_PRT5_BIE
.set Pin_DebugButton__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_DebugButton__BYP, CYREG_PRT5_BYP
.set Pin_DebugButton__CTL, CYREG_PRT5_CTL
.set Pin_DebugButton__DM0, CYREG_PRT5_DM0
.set Pin_DebugButton__DM1, CYREG_PRT5_DM1
.set Pin_DebugButton__DM2, CYREG_PRT5_DM2
.set Pin_DebugButton__DR, CYREG_PRT5_DR
.set Pin_DebugButton__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_DebugButton__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_DebugButton__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_DebugButton__MASK, 0x10
.set Pin_DebugButton__PORT, 5
.set Pin_DebugButton__PRT, CYREG_PRT5_PRT
.set Pin_DebugButton__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_DebugButton__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_DebugButton__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_DebugButton__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_DebugButton__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_DebugButton__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_DebugButton__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_DebugButton__PS, CYREG_PRT5_PS
.set Pin_DebugButton__SHIFT, 4
.set Pin_DebugButton__SLW, CYREG_PRT5_SLW

/* Pin_PulseRed_on */
.set Pin_PulseRed_on__0__MASK, 0x01
.set Pin_PulseRed_on__0__PC, CYREG_PRT3_PC0
.set Pin_PulseRed_on__0__PORT, 3
.set Pin_PulseRed_on__0__SHIFT, 0
.set Pin_PulseRed_on__AG, CYREG_PRT3_AG
.set Pin_PulseRed_on__AMUX, CYREG_PRT3_AMUX
.set Pin_PulseRed_on__BIE, CYREG_PRT3_BIE
.set Pin_PulseRed_on__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_PulseRed_on__BYP, CYREG_PRT3_BYP
.set Pin_PulseRed_on__CTL, CYREG_PRT3_CTL
.set Pin_PulseRed_on__DM0, CYREG_PRT3_DM0
.set Pin_PulseRed_on__DM1, CYREG_PRT3_DM1
.set Pin_PulseRed_on__DM2, CYREG_PRT3_DM2
.set Pin_PulseRed_on__DR, CYREG_PRT3_DR
.set Pin_PulseRed_on__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_PulseRed_on__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_PulseRed_on__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_PulseRed_on__MASK, 0x01
.set Pin_PulseRed_on__PORT, 3
.set Pin_PulseRed_on__PRT, CYREG_PRT3_PRT
.set Pin_PulseRed_on__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_PulseRed_on__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_PulseRed_on__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_PulseRed_on__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_PulseRed_on__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_PulseRed_on__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_PulseRed_on__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_PulseRed_on__PS, CYREG_PRT3_PS
.set Pin_PulseRed_on__SHIFT, 0
.set Pin_PulseRed_on__SLW, CYREG_PRT3_SLW

/* Prism_LED_Clock */
.set Prism_LED_Clock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Prism_LED_Clock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Prism_LED_Clock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Prism_LED_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Prism_LED_Clock__INDEX, 0x04
.set Prism_LED_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Prism_LED_Clock__PM_ACT_MSK, 0x10
.set Prism_LED_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Prism_LED_Clock__PM_STBY_MSK, 0x10

/* Pin_PulseIR_on */
.set Pin_PulseIR_on__0__MASK, 0x01
.set Pin_PulseIR_on__0__PC, CYREG_PRT12_PC0
.set Pin_PulseIR_on__0__PORT, 12
.set Pin_PulseIR_on__0__SHIFT, 0
.set Pin_PulseIR_on__AG, CYREG_PRT12_AG
.set Pin_PulseIR_on__BIE, CYREG_PRT12_BIE
.set Pin_PulseIR_on__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_PulseIR_on__BYP, CYREG_PRT12_BYP
.set Pin_PulseIR_on__DM0, CYREG_PRT12_DM0
.set Pin_PulseIR_on__DM1, CYREG_PRT12_DM1
.set Pin_PulseIR_on__DM2, CYREG_PRT12_DM2
.set Pin_PulseIR_on__DR, CYREG_PRT12_DR
.set Pin_PulseIR_on__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_PulseIR_on__MASK, 0x01
.set Pin_PulseIR_on__PORT, 12
.set Pin_PulseIR_on__PRT, CYREG_PRT12_PRT
.set Pin_PulseIR_on__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_PulseIR_on__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_PulseIR_on__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_PulseIR_on__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_PulseIR_on__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_PulseIR_on__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_PulseIR_on__PS, CYREG_PRT12_PS
.set Pin_PulseIR_on__SHIFT, 0
.set Pin_PulseIR_on__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_PulseIR_on__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_PulseIR_on__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_PulseIR_on__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_PulseIR_on__SLW, CYREG_PRT12_SLW

/* Pin_PylonType0 */
.set Pin_PylonType0__0__MASK, 0x40
.set Pin_PylonType0__0__PC, CYREG_PRT6_PC6
.set Pin_PylonType0__0__PORT, 6
.set Pin_PylonType0__0__SHIFT, 6
.set Pin_PylonType0__AG, CYREG_PRT6_AG
.set Pin_PylonType0__AMUX, CYREG_PRT6_AMUX
.set Pin_PylonType0__BIE, CYREG_PRT6_BIE
.set Pin_PylonType0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_PylonType0__BYP, CYREG_PRT6_BYP
.set Pin_PylonType0__CTL, CYREG_PRT6_CTL
.set Pin_PylonType0__DM0, CYREG_PRT6_DM0
.set Pin_PylonType0__DM1, CYREG_PRT6_DM1
.set Pin_PylonType0__DM2, CYREG_PRT6_DM2
.set Pin_PylonType0__DR, CYREG_PRT6_DR
.set Pin_PylonType0__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_PylonType0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_PylonType0__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_PylonType0__MASK, 0x40
.set Pin_PylonType0__PORT, 6
.set Pin_PylonType0__PRT, CYREG_PRT6_PRT
.set Pin_PylonType0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_PylonType0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_PylonType0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_PylonType0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_PylonType0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_PylonType0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_PylonType0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_PylonType0__PS, CYREG_PRT6_PS
.set Pin_PylonType0__SHIFT, 6
.set Pin_PylonType0__SLW, CYREG_PRT6_SLW

/* Pin_PylonType1 */
.set Pin_PylonType1__0__MASK, 0x20
.set Pin_PylonType1__0__PC, CYREG_PRT6_PC5
.set Pin_PylonType1__0__PORT, 6
.set Pin_PylonType1__0__SHIFT, 5
.set Pin_PylonType1__AG, CYREG_PRT6_AG
.set Pin_PylonType1__AMUX, CYREG_PRT6_AMUX
.set Pin_PylonType1__BIE, CYREG_PRT6_BIE
.set Pin_PylonType1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_PylonType1__BYP, CYREG_PRT6_BYP
.set Pin_PylonType1__CTL, CYREG_PRT6_CTL
.set Pin_PylonType1__DM0, CYREG_PRT6_DM0
.set Pin_PylonType1__DM1, CYREG_PRT6_DM1
.set Pin_PylonType1__DM2, CYREG_PRT6_DM2
.set Pin_PylonType1__DR, CYREG_PRT6_DR
.set Pin_PylonType1__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_PylonType1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_PylonType1__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_PylonType1__MASK, 0x20
.set Pin_PylonType1__PORT, 6
.set Pin_PylonType1__PRT, CYREG_PRT6_PRT
.set Pin_PylonType1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_PylonType1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_PylonType1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_PylonType1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_PylonType1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_PylonType1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_PylonType1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_PylonType1__PS, CYREG_PRT6_PS
.set Pin_PylonType1__SHIFT, 5
.set Pin_PylonType1__SLW, CYREG_PRT6_SLW

/* TIA_PulseIn_SC */
.set TIA_PulseIn_SC__BST, CYREG_SC1_BST
.set TIA_PulseIn_SC__CLK, CYREG_SC1_CLK
.set TIA_PulseIn_SC__CR0, CYREG_SC1_CR0
.set TIA_PulseIn_SC__CR1, CYREG_SC1_CR1
.set TIA_PulseIn_SC__CR2, CYREG_SC1_CR2
.set TIA_PulseIn_SC__MSK, CYREG_SC_MSK
.set TIA_PulseIn_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set TIA_PulseIn_SC__PM_ACT_MSK, 0x04
.set TIA_PulseIn_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set TIA_PulseIn_SC__PM_STBY_MSK, 0x04
.set TIA_PulseIn_SC__SR, CYREG_SC_SR
.set TIA_PulseIn_SC__SW0, CYREG_SC1_SW0
.set TIA_PulseIn_SC__SW10, CYREG_SC1_SW10
.set TIA_PulseIn_SC__SW2, CYREG_SC1_SW2
.set TIA_PulseIn_SC__SW3, CYREG_SC1_SW3
.set TIA_PulseIn_SC__SW4, CYREG_SC1_SW4
.set TIA_PulseIn_SC__SW6, CYREG_SC1_SW6
.set TIA_PulseIn_SC__SW7, CYREG_SC1_SW7
.set TIA_PulseIn_SC__SW8, CYREG_SC1_SW8

/* UART_Net_BUART */
.set UART_Net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_Net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_Net_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_Net_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_Net_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_Net_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_Net_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set UART_Net_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set UART_Net_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_Net_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_Net_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_Net_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_Net_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_Net_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_Net_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_Net_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_Net_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_Net_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_Net_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_Net_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set UART_Net_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_Net_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set UART_Net_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_Net_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_Net_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set UART_Net_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_Net_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_Net_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_Net_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_Net_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_Net_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_Net_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_Net_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_Net_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_Net_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_Net_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_Net_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_Net_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_Net_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_Net_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_Net_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_Net_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_Net_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_Net_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_Net_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_Net_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_Net_BUART_sRX_RxSts__3__POS, 3
.set UART_Net_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_Net_BUART_sRX_RxSts__4__POS, 4
.set UART_Net_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_Net_BUART_sRX_RxSts__5__POS, 5
.set UART_Net_BUART_sRX_RxSts__MASK, 0x38
.set UART_Net_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_Net_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_Net_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_Net_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set UART_Net_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set UART_Net_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set UART_Net_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set UART_Net_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_Net_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set UART_Net_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set UART_Net_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set UART_Net_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB00_A0
.set UART_Net_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB00_A1
.set UART_Net_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set UART_Net_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB00_D0
.set UART_Net_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB00_D1
.set UART_Net_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_Net_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set UART_Net_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB00_F0
.set UART_Net_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB00_F1
.set UART_Net_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_Net_BUART_sTX_TxSts__0__POS, 0
.set UART_Net_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_Net_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set UART_Net_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_Net_BUART_sTX_TxSts__1__POS, 1
.set UART_Net_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_Net_BUART_sTX_TxSts__2__POS, 2
.set UART_Net_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_Net_BUART_sTX_TxSts__3__POS, 3
.set UART_Net_BUART_sTX_TxSts__MASK, 0x0F
.set UART_Net_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB03_MSK
.set UART_Net_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_Net_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB03_ST
.set UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB01_A0
.set UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB01_A1
.set UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB01_D0
.set UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB01_D1
.set UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB01_F0
.set UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB01_F1

/* USBUART_1_Dp_1 */
.set USBUART_1_Dp_1__0__MASK, 0x40
.set USBUART_1_Dp_1__0__PC, CYREG_PRT15_PC6
.set USBUART_1_Dp_1__0__PORT, 15
.set USBUART_1_Dp_1__0__SHIFT, 6
.set USBUART_1_Dp_1__AG, CYREG_PRT15_AG
.set USBUART_1_Dp_1__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dp_1__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dp_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dp_1__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dp_1__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dp_1__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dp_1__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dp_1__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dp_1__DR, CYREG_PRT15_DR
.set USBUART_1_Dp_1__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dp_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dp_1__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dp_1__MASK, 0x40
.set USBUART_1_Dp_1__PORT, 15
.set USBUART_1_Dp_1__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dp_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dp_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dp_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dp_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dp_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dp_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dp_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dp_1__PS, CYREG_PRT15_PS
.set USBUART_1_Dp_1__SHIFT, 6
.set USBUART_1_Dp_1__SLW, CYREG_PRT15_SLW

/* USBUART_1_ep_0 */
.set USBUART_1_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_0__INTC_MASK, 0x08
.set USBUART_1_ep_0__INTC_NUMBER, 3
.set USBUART_1_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_1_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
.set USBUART_1_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_1__INTC_MASK, 0x10
.set USBUART_1_ep_1__INTC_NUMBER, 4
.set USBUART_1_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_1_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
.set USBUART_1_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_2__INTC_MASK, 0x20
.set USBUART_1_ep_2__INTC_NUMBER, 5
.set USBUART_1_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_1_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
.set USBUART_1_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_3__INTC_MASK, 0x40
.set USBUART_1_ep_3__INTC_NUMBER, 6
.set USBUART_1_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USBUART_1_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PrISM_LEDBlue */
.set PrISM_LEDBlue_sC8_PrISMdp_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set PrISM_LEDBlue_sC8_PrISMdp_u0__A0_REG, CYREG_B1_UDB11_A0
.set PrISM_LEDBlue_sC8_PrISMdp_u0__A1_REG, CYREG_B1_UDB11_A1
.set PrISM_LEDBlue_sC8_PrISMdp_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set PrISM_LEDBlue_sC8_PrISMdp_u0__D0_REG, CYREG_B1_UDB11_D0
.set PrISM_LEDBlue_sC8_PrISMdp_u0__D1_REG, CYREG_B1_UDB11_D1
.set PrISM_LEDBlue_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PrISM_LEDBlue_sC8_PrISMdp_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set PrISM_LEDBlue_sC8_PrISMdp_u0__F0_REG, CYREG_B1_UDB11_F0
.set PrISM_LEDBlue_sC8_PrISMdp_u0__F1_REG, CYREG_B1_UDB11_F1

/* PrISM_LEDCool */
.set PrISM_LEDCool_sC8_PrISMdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set PrISM_LEDCool_sC8_PrISMdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set PrISM_LEDCool_sC8_PrISMdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set PrISM_LEDCool_sC8_PrISMdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set PrISM_LEDCool_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PrISM_LEDCool_sC8_PrISMdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set PrISM_LEDCool_sC8_PrISMdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set PrISM_LEDCool_sC8_PrISMdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set PrISM_LEDCool_sC8_PrISMdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set PrISM_LEDCool_sC8_PrISMdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set PrISM_LEDCool_sC8_PrISMdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set PrISM_LEDCool_sC8_PrISMdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set PrISM_LEDCool_sC8_PrISMdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set PrISM_LEDCool_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PrISM_LEDCool_sC8_PrISMdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set PrISM_LEDCool_sC8_PrISMdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set PrISM_LEDCool_sC8_PrISMdp_u0__F1_REG, CYREG_B0_UDB08_F1

/* PrISM_LEDWarm */
.set PrISM_LEDWarm_sC8_PrISMdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set PrISM_LEDWarm_sC8_PrISMdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set PrISM_LEDWarm_sC8_PrISMdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set PrISM_LEDWarm_sC8_PrISMdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set PrISM_LEDWarm_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PrISM_LEDWarm_sC8_PrISMdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set PrISM_LEDWarm_sC8_PrISMdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set PrISM_LEDWarm_sC8_PrISMdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set PrISM_LEDWarm_sC8_PrISMdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set PrISM_LEDWarm_sC8_PrISMdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set PrISM_LEDWarm_sC8_PrISMdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set PrISM_LEDWarm_sC8_PrISMdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set PrISM_LEDWarm_sC8_PrISMdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set PrISM_LEDWarm_sC8_PrISMdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PrISM_LEDWarm_sC8_PrISMdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set PrISM_LEDWarm_sC8_PrISMdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set PrISM_LEDWarm_sC8_PrISMdp_u0__F1_REG, CYREG_B1_UDB08_F1

/* USBUART_1_USB */
.set USBUART_1_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_1_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_1_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_1_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_1_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_1_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_1_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_1_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_1_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_1_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_1_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_1_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_1_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_1_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_1_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_1_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_1_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_1_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_1_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_1_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_1_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_1_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_1_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_1_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_1_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_1_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_1_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_1_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_1_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_1_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_1_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_1_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_1_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_1_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_1_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_1_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_1_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_1_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_1_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_1_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_1_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_1_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_1_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_1_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_1_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_1_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_1_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_1_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_1_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_1_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_1_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_1_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_1_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_1_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_1_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_1_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_1_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_1_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_1_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_1_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_1_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_1_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_1_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_1_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_1_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_1_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_1_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_1_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_1_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_1_USB__CR0, CYREG_USB_CR0
.set USBUART_1_USB__CR1, CYREG_USB_CR1
.set USBUART_1_USB__CWA, CYREG_USB_CWA
.set USBUART_1_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_1_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_1_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_1_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_1_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_1_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_1_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_1_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_1_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_1_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_1_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_1_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_1_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_1_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_1_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_1_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_1_USB__OSCLK_DR0, CYREG_USB_OSCLK_DR0
.set USBUART_1_USB__OSCLK_DR1, CYREG_USB_OSCLK_DR1
.set USBUART_1_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_1_USB__PM_ACT_MSK, 0x01
.set USBUART_1_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_1_USB__PM_STBY_MSK, 0x01
.set USBUART_1_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_1_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_1_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_1_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_1_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_1_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_1_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_1_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_1_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_1_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_1_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_1_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_1_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_1_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_1_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_1_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_1_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_1_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_1_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_1_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_1_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_1_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_1_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_1_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_1_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_1_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_1_USB__SOF0, CYREG_USB_SOF0
.set USBUART_1_USB__SOF1, CYREG_USB_SOF1
.set USBUART_1_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_1_USB__USBIO_CR1, CYREG_USB_USBIO_CR1
.set USBUART_1_USB__USBIO_CR2, CYREG_USB_USBIO_CR2
.set USBUART_1_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN

/* Pin_DebugLED */
.set Pin_DebugLED__0__MASK, 0x20
.set Pin_DebugLED__0__PC, CYREG_PRT5_PC5
.set Pin_DebugLED__0__PORT, 5
.set Pin_DebugLED__0__SHIFT, 5
.set Pin_DebugLED__AG, CYREG_PRT5_AG
.set Pin_DebugLED__AMUX, CYREG_PRT5_AMUX
.set Pin_DebugLED__BIE, CYREG_PRT5_BIE
.set Pin_DebugLED__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_DebugLED__BYP, CYREG_PRT5_BYP
.set Pin_DebugLED__CTL, CYREG_PRT5_CTL
.set Pin_DebugLED__DM0, CYREG_PRT5_DM0
.set Pin_DebugLED__DM1, CYREG_PRT5_DM1
.set Pin_DebugLED__DM2, CYREG_PRT5_DM2
.set Pin_DebugLED__DR, CYREG_PRT5_DR
.set Pin_DebugLED__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_DebugLED__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_DebugLED__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_DebugLED__MASK, 0x20
.set Pin_DebugLED__PORT, 5
.set Pin_DebugLED__PRT, CYREG_PRT5_PRT
.set Pin_DebugLED__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_DebugLED__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_DebugLED__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_DebugLED__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_DebugLED__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_DebugLED__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_DebugLED__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_DebugLED__PS, CYREG_PRT5_PS
.set Pin_DebugLED__SHIFT, 5
.set Pin_DebugLED__SLW, CYREG_PRT5_SLW

/* Pin_ProxIR_1 */
.set Pin_ProxIR_1__0__MASK, 0x02
.set Pin_ProxIR_1__0__PC, CYREG_PRT6_PC1
.set Pin_ProxIR_1__0__PORT, 6
.set Pin_ProxIR_1__0__SHIFT, 1
.set Pin_ProxIR_1__AG, CYREG_PRT6_AG
.set Pin_ProxIR_1__AMUX, CYREG_PRT6_AMUX
.set Pin_ProxIR_1__BIE, CYREG_PRT6_BIE
.set Pin_ProxIR_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_ProxIR_1__BYP, CYREG_PRT6_BYP
.set Pin_ProxIR_1__CTL, CYREG_PRT6_CTL
.set Pin_ProxIR_1__DM0, CYREG_PRT6_DM0
.set Pin_ProxIR_1__DM1, CYREG_PRT6_DM1
.set Pin_ProxIR_1__DM2, CYREG_PRT6_DM2
.set Pin_ProxIR_1__DR, CYREG_PRT6_DR
.set Pin_ProxIR_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_ProxIR_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_ProxIR_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_ProxIR_1__MASK, 0x02
.set Pin_ProxIR_1__PORT, 6
.set Pin_ProxIR_1__PRT, CYREG_PRT6_PRT
.set Pin_ProxIR_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_ProxIR_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_ProxIR_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_ProxIR_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_ProxIR_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_ProxIR_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_ProxIR_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_ProxIR_1__PS, CYREG_PRT6_PS
.set Pin_ProxIR_1__SHIFT, 1
.set Pin_ProxIR_1__SLW, CYREG_PRT6_SLW

/* Pin_Rx_Debug */
.set Pin_Rx_Debug__0__MASK, 0x40
.set Pin_Rx_Debug__0__PC, CYREG_PRT5_PC6
.set Pin_Rx_Debug__0__PORT, 5
.set Pin_Rx_Debug__0__SHIFT, 6
.set Pin_Rx_Debug__AG, CYREG_PRT5_AG
.set Pin_Rx_Debug__AMUX, CYREG_PRT5_AMUX
.set Pin_Rx_Debug__BIE, CYREG_PRT5_BIE
.set Pin_Rx_Debug__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_Rx_Debug__BYP, CYREG_PRT5_BYP
.set Pin_Rx_Debug__CTL, CYREG_PRT5_CTL
.set Pin_Rx_Debug__DM0, CYREG_PRT5_DM0
.set Pin_Rx_Debug__DM1, CYREG_PRT5_DM1
.set Pin_Rx_Debug__DM2, CYREG_PRT5_DM2
.set Pin_Rx_Debug__DR, CYREG_PRT5_DR
.set Pin_Rx_Debug__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_Rx_Debug__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_Rx_Debug__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_Rx_Debug__MASK, 0x40
.set Pin_Rx_Debug__PORT, 5
.set Pin_Rx_Debug__PRT, CYREG_PRT5_PRT
.set Pin_Rx_Debug__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_Rx_Debug__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_Rx_Debug__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_Rx_Debug__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_Rx_Debug__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_Rx_Debug__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_Rx_Debug__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_Rx_Debug__PS, CYREG_PRT5_PS
.set Pin_Rx_Debug__SHIFT, 6
.set Pin_Rx_Debug__SLW, CYREG_PRT5_SLW

/* Pin_Tx_Debug */
.set Pin_Tx_Debug__0__MASK, 0x80
.set Pin_Tx_Debug__0__PC, CYREG_PRT5_PC7
.set Pin_Tx_Debug__0__PORT, 5
.set Pin_Tx_Debug__0__SHIFT, 7
.set Pin_Tx_Debug__AG, CYREG_PRT5_AG
.set Pin_Tx_Debug__AMUX, CYREG_PRT5_AMUX
.set Pin_Tx_Debug__BIE, CYREG_PRT5_BIE
.set Pin_Tx_Debug__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_Tx_Debug__BYP, CYREG_PRT5_BYP
.set Pin_Tx_Debug__CTL, CYREG_PRT5_CTL
.set Pin_Tx_Debug__DM0, CYREG_PRT5_DM0
.set Pin_Tx_Debug__DM1, CYREG_PRT5_DM1
.set Pin_Tx_Debug__DM2, CYREG_PRT5_DM2
.set Pin_Tx_Debug__DR, CYREG_PRT5_DR
.set Pin_Tx_Debug__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_Tx_Debug__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_Tx_Debug__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_Tx_Debug__MASK, 0x80
.set Pin_Tx_Debug__PORT, 5
.set Pin_Tx_Debug__PRT, CYREG_PRT5_PRT
.set Pin_Tx_Debug__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_Tx_Debug__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_Tx_Debug__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_Tx_Debug__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_Tx_Debug__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_Tx_Debug__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_Tx_Debug__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_Tx_Debug__PS, CYREG_PRT5_PS
.set Pin_Tx_Debug__SHIFT, 7
.set Pin_Tx_Debug__SLW, CYREG_PRT5_SLW

/* USBUART_1_Dm */
.set USBUART_1_Dm__0__MASK, 0x80
.set USBUART_1_Dm__0__PC, CYREG_PRT15_PC7
.set USBUART_1_Dm__0__PORT, 15
.set USBUART_1_Dm__0__SHIFT, 7
.set USBUART_1_Dm__AG, CYREG_PRT15_AG
.set USBUART_1_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dm__DR, CYREG_PRT15_DR
.set USBUART_1_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dm__MASK, 0x80
.set USBUART_1_Dm__PORT, 15
.set USBUART_1_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dm__PS, CYREG_PRT15_PS
.set USBUART_1_Dm__SHIFT, 7
.set USBUART_1_Dm__SLW, CYREG_PRT15_SLW

/* Pin_Rx_Net */
.set Pin_Rx_Net__0__MASK, 0x20
.set Pin_Rx_Net__0__PC, CYREG_PRT4_PC5
.set Pin_Rx_Net__0__PORT, 4
.set Pin_Rx_Net__0__SHIFT, 5
.set Pin_Rx_Net__AG, CYREG_PRT4_AG
.set Pin_Rx_Net__AMUX, CYREG_PRT4_AMUX
.set Pin_Rx_Net__BIE, CYREG_PRT4_BIE
.set Pin_Rx_Net__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_Rx_Net__BYP, CYREG_PRT4_BYP
.set Pin_Rx_Net__CTL, CYREG_PRT4_CTL
.set Pin_Rx_Net__DM0, CYREG_PRT4_DM0
.set Pin_Rx_Net__DM1, CYREG_PRT4_DM1
.set Pin_Rx_Net__DM2, CYREG_PRT4_DM2
.set Pin_Rx_Net__DR, CYREG_PRT4_DR
.set Pin_Rx_Net__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_Rx_Net__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_Rx_Net__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_Rx_Net__MASK, 0x20
.set Pin_Rx_Net__PORT, 4
.set Pin_Rx_Net__PRT, CYREG_PRT4_PRT
.set Pin_Rx_Net__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_Rx_Net__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_Rx_Net__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_Rx_Net__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_Rx_Net__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_Rx_Net__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_Rx_Net__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_Rx_Net__PS, CYREG_PRT4_PS
.set Pin_Rx_Net__SHIFT, 5
.set Pin_Rx_Net__SLW, CYREG_PRT4_SLW

/* Pin_Tx_Net */
.set Pin_Tx_Net__0__MASK, 0x04
.set Pin_Tx_Net__0__PC, CYREG_PRT5_PC2
.set Pin_Tx_Net__0__PORT, 5
.set Pin_Tx_Net__0__SHIFT, 2
.set Pin_Tx_Net__AG, CYREG_PRT5_AG
.set Pin_Tx_Net__AMUX, CYREG_PRT5_AMUX
.set Pin_Tx_Net__BIE, CYREG_PRT5_BIE
.set Pin_Tx_Net__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_Tx_Net__BYP, CYREG_PRT5_BYP
.set Pin_Tx_Net__CTL, CYREG_PRT5_CTL
.set Pin_Tx_Net__DM0, CYREG_PRT5_DM0
.set Pin_Tx_Net__DM1, CYREG_PRT5_DM1
.set Pin_Tx_Net__DM2, CYREG_PRT5_DM2
.set Pin_Tx_Net__DR, CYREG_PRT5_DR
.set Pin_Tx_Net__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_Tx_Net__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_Tx_Net__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_Tx_Net__MASK, 0x04
.set Pin_Tx_Net__PORT, 5
.set Pin_Tx_Net__PRT, CYREG_PRT5_PRT
.set Pin_Tx_Net__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_Tx_Net__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_Tx_Net__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_Tx_Net__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_Tx_Net__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_Tx_Net__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_Tx_Net__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_Tx_Net__PS, CYREG_PRT5_PS
.set Pin_Tx_Net__SHIFT, 2
.set Pin_Tx_Net__SLW, CYREG_PRT5_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_MEMBER_5A, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PANTHER, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PANTHER
.set BCLK__BUS_CLK__HZ, 33000000
.set BCLK__BUS_CLK__KHZ, 33000
.set BCLK__BUS_CLK__MHZ, 33
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC5LP, 3
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x0E13C069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_5B, 3
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PANTHER_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 0
.set CYDEV_CONFIGURATION_DMA, 1
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_DMA
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DATA_CACHE_ENABLED, 0
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x01
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DBG_DBE
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 4096
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000303
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 16384
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
