

================================================================
== Vitis HLS Report for 'lzBestMatchFilter_6_65536_s'
================================================================
* Date:           Sat Nov  1 14:11:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.597 ns|     1.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                  |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                             Instance                             |                         Module                        |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135  |lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_bestMatchFilter_left_over  |        6|        6|         1|          -|          -|     6|        no|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 10 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.73>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%compare_window_17_loc = alloca i64 1"   --->   Operation 11 'alloca' 'compare_window_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%compare_window_16_loc = alloca i64 1"   --->   Operation 12 'alloca' 'compare_window_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%compare_window_15_loc = alloca i64 1"   --->   Operation 13 'alloca' 'compare_window_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%compare_window_14_loc = alloca i64 1"   --->   Operation 14 'alloca' 'compare_window_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%compare_window_13_loc = alloca i64 1"   --->   Operation 15 'alloca' 'compare_window_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%compare_window_12_loc = alloca i64 1"   --->   Operation 16 'alloca' 'compare_window_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] ( I:3.63ns O:3.63ns )   --->   "%input_size_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %input_size"   --->   Operation 18 'read' 'input_size_2' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_size_c1, i32 %input_size_2"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %compressdStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressdStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln315 = icmp_eq  i32 %input_size_2, i32 0" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:315]   --->   Operation 24 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315, void %if.end, void %cleanup.cont" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:315]   --->   Operation 25 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 26 'alloca' 'i_8' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] ( I:3.54ns O:3.54ns )   --->   "%compare_window = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323]   --->   Operation 27 'read' 'compare_window' <Predicate = (!icmp_ln315)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln356 = store i3 0, i3 %i_8" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 28 'store' 'store_ln356' <Predicate = (!icmp_ln315)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.54>
ST_2 : Operation 29 [1/1] ( I:3.54ns O:3.54ns )   --->   "%compare_window_16 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323]   --->   Operation 29 'read' 'compare_window_16' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 3 <SV = 2> <Delay = 3.54>
ST_3 : Operation 30 [1/1] ( I:3.54ns O:3.54ns )   --->   "%compare_window_17 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323]   --->   Operation 30 'read' 'compare_window_17' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 4 <SV = 3> <Delay = 3.54>
ST_4 : Operation 31 [1/1] ( I:3.54ns O:3.54ns )   --->   "%compare_window_18 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323]   --->   Operation 31 'read' 'compare_window_18' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 5 <SV = 4> <Delay = 3.54>
ST_5 : Operation 32 [1/1] ( I:3.54ns O:3.54ns )   --->   "%compare_window_19 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323]   --->   Operation 32 'read' 'compare_window_19' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 6 <SV = 5> <Delay = 3.54>
ST_6 : Operation 33 [1/1] ( I:3.54ns O:3.54ns )   --->   "%compare_window_20 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323]   --->   Operation 33 'read' 'compare_window_20' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 7 <SV = 6> <Delay = 4.14>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%fence_ln327 = fence void @_ssdm_op_Fence, i32 %input_size, i32 %input_size_c1, i32 %compressdStream, i32 4294967295, i32 %compressdStream, i32 %bestMatchStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:327]   --->   Operation 34 'fence' 'fence_ln327' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [2/2] (4.14ns)   --->   "%call_ln323 = call void @lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter, i32 %compare_window_20, i32 %compare_window_19, i32 %compare_window_18, i32 %compare_window_17, i32 %compare_window_16, i32 %compare_window, i32 %input_size_2, i32 %compressdStream, i32 %bestMatchStream, i32 %compare_window_12_loc, i32 %compare_window_13_loc, i32 %compare_window_14_loc, i32 %compare_window_15_loc, i32 %compare_window_16_loc, i32 %compare_window_17_loc" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323]   --->   Operation 35 'call' 'call_ln323' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln323 = call void @lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter, i32 %compare_window_20, i32 %compare_window_19, i32 %compare_window_18, i32 %compare_window_17, i32 %compare_window_16, i32 %compare_window, i32 %input_size_2, i32 %compressdStream, i32 %bestMatchStream, i32 %compare_window_12_loc, i32 %compare_window_13_loc, i32 %compare_window_14_loc, i32 %compare_window_15_loc, i32 %compare_window_16_loc, i32 %compare_window_17_loc" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:323]   --->   Operation 36 'call' 'call_ln323' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%fence_ln356 = fence void @_ssdm_op_Fence, i32 %compressdStream, i32 %bestMatchStream, i32 4294967295, i32 %bestMatchStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 37 'fence' 'fence_ln356' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%compare_window_12_loc_load = load i32 %compare_window_12_loc"   --->   Operation 38 'load' 'compare_window_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%compare_window_13_loc_load = load i32 %compare_window_13_loc"   --->   Operation 39 'load' 'compare_window_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%compare_window_14_loc_load = load i32 %compare_window_14_loc"   --->   Operation 40 'load' 'compare_window_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%compare_window_15_loc_load = load i32 %compare_window_15_loc"   --->   Operation 41 'load' 'compare_window_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%compare_window_16_loc_load = load i32 %compare_window_16_loc"   --->   Operation 42 'load' 'compare_window_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%compare_window_17_loc_load = load i32 %compare_window_17_loc"   --->   Operation 43 'load' 'compare_window_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln356 = br void %for.inc58" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 44 'br' 'br_ln356' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.61>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%i = load i3 %i_8" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 45 'load' 'i' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (1.65ns)   --->   "%icmp_ln356 = icmp_eq  i3 %i, i3 6" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 46 'icmp' 'icmp_ln356' <Predicate = (!icmp_ln315)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 47 [1/1] (1.65ns)   --->   "%add_ln356 = add i3 %i, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 47 'add' 'add_ln356' <Predicate = (!icmp_ln315)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln356 = br i1 %icmp_ln356, void %for.inc58.split, void %cleanup.cont.loopexit" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 48 'br' 'br_ln356' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln357 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_7" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:357]   --->   Operation 49 'specpipeline' 'specpipeline_ln357' <Predicate = (!icmp_ln315 & !icmp_ln356)> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln356 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln356' <Predicate = (!icmp_ln315 & !icmp_ln356)> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln356 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 51 'specloopname' 'specloopname_ln356' <Predicate = (!icmp_ln315 & !icmp_ln356)> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (2.06ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.6i32.i32.i3, i3 0, i32 %compare_window_17_loc_load, i3 1, i32 %compare_window_16_loc_load, i3 2, i32 %compare_window_15_loc_load, i3 3, i32 %compare_window_14_loc_load, i3 4, i32 %compare_window_13_loc_load, i3 5, i32 %compare_window_12_loc_load, i32 0, i3 %i" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:358]   --->   Operation 52 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln315 & !icmp_ln356)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 53 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln358 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %bestMatchStream, i32 %tmp_s" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:358]   --->   Operation 53 'write' 'write_ln358' <Predicate = (!icmp_ln315 & !icmp_ln356)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_10 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln356 = store i3 %add_ln356, i3 %i_8" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 54 'store' 'store_ln356' <Predicate = (!icmp_ln315 & !icmp_ln356)> <Delay = 1.58>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln356 = br void %for.inc58" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:356]   --->   Operation 55 'br' 'br_ln356' <Predicate = (!icmp_ln315 & !icmp_ln356)> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln315 & icmp_ln356)> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln360 = ret" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:360]   --->   Operation 57 'ret' 'ret_ln360' <Predicate = (icmp_ln356) | (icmp_ln315)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ compressdStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bestMatchStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_size]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_size_c1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
compare_window_17_loc      (alloca           ) [ 00111111110]
compare_window_16_loc      (alloca           ) [ 00111111110]
compare_window_15_loc      (alloca           ) [ 00111111110]
compare_window_14_loc      (alloca           ) [ 00111111110]
compare_window_13_loc      (alloca           ) [ 00111111110]
compare_window_12_loc      (alloca           ) [ 00111111110]
specinterface_ln0          (specinterface    ) [ 00000000000]
input_size_2               (read             ) [ 00111111100]
specinterface_ln0          (specinterface    ) [ 00000000000]
write_ln0                  (write            ) [ 00000000000]
specmemcore_ln0            (specmemcore      ) [ 00000000000]
specinterface_ln0          (specinterface    ) [ 00000000000]
specinterface_ln0          (specinterface    ) [ 00000000000]
icmp_ln315                 (icmp             ) [ 01111111111]
br_ln315                   (br               ) [ 00000000000]
i_8                        (alloca           ) [ 01111111111]
compare_window             (read             ) [ 00111111100]
store_ln356                (store            ) [ 00000000000]
compare_window_16          (read             ) [ 00011111100]
compare_window_17          (read             ) [ 00001111100]
compare_window_18          (read             ) [ 00000111100]
compare_window_19          (read             ) [ 00000011100]
compare_window_20          (read             ) [ 00000001100]
fence_ln327                (fence            ) [ 00000000000]
call_ln323                 (call             ) [ 00000000000]
fence_ln356                (fence            ) [ 00000000000]
compare_window_12_loc_load (load             ) [ 00000000001]
compare_window_13_loc_load (load             ) [ 00000000001]
compare_window_14_loc_load (load             ) [ 00000000001]
compare_window_15_loc_load (load             ) [ 00000000001]
compare_window_16_loc_load (load             ) [ 00000000001]
compare_window_17_loc_load (load             ) [ 00000000001]
br_ln356                   (br               ) [ 00000000000]
i                          (load             ) [ 00000000000]
icmp_ln356                 (icmp             ) [ 00000000001]
add_ln356                  (add              ) [ 00000000000]
br_ln356                   (br               ) [ 00000000000]
specpipeline_ln357         (specpipeline     ) [ 00000000000]
speclooptripcount_ln356    (speclooptripcount) [ 00000000000]
specloopname_ln356         (specloopname     ) [ 00000000000]
tmp_s                      (sparsemux        ) [ 00000000000]
write_ln358                (write            ) [ 00000000000]
store_ln356                (store            ) [ 00000000000]
br_ln356                   (br               ) [ 00000000000]
br_ln0                     (br               ) [ 00000000000]
ret_ln360                  (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="compressdStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compressdStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bestMatchStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bestMatchStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_size_c1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_c1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.6i32.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="compare_window_17_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compare_window_17_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="compare_window_16_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compare_window_16_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="compare_window_15_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compare_window_15_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="compare_window_14_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compare_window_14_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="compare_window_13_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compare_window_13_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="compare_window_12_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compare_window_12_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_8_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="input_size_2_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="compare_window/1 compare_window_16/2 compare_window_17/3 compare_window_18/4 compare_window_19/5 compare_window_20/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln358_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln358/10 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="1"/>
<pin id="138" dir="0" index="2" bw="32" slack="2"/>
<pin id="139" dir="0" index="3" bw="32" slack="3"/>
<pin id="140" dir="0" index="4" bw="32" slack="4"/>
<pin id="141" dir="0" index="5" bw="32" slack="5"/>
<pin id="142" dir="0" index="6" bw="32" slack="6"/>
<pin id="143" dir="0" index="7" bw="32" slack="6"/>
<pin id="144" dir="0" index="8" bw="32" slack="0"/>
<pin id="145" dir="0" index="9" bw="32" slack="0"/>
<pin id="146" dir="0" index="10" bw="32" slack="6"/>
<pin id="147" dir="0" index="11" bw="32" slack="6"/>
<pin id="148" dir="0" index="12" bw="32" slack="6"/>
<pin id="149" dir="0" index="13" bw="32" slack="6"/>
<pin id="150" dir="0" index="14" bw="32" slack="6"/>
<pin id="151" dir="0" index="15" bw="32" slack="6"/>
<pin id="152" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln323/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln315_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln315/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln356_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln356/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="fence_ln327_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="0" index="3" bw="32" slack="0"/>
<pin id="172" dir="0" index="4" bw="1" slack="0"/>
<pin id="173" dir="0" index="5" bw="32" slack="0"/>
<pin id="174" dir="0" index="6" bw="32" slack="0"/>
<pin id="175" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln327/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="fence_ln356_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="0" index="3" bw="1" slack="0"/>
<pin id="188" dir="0" index="4" bw="32" slack="0"/>
<pin id="189" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln356/9 "/>
</bind>
</comp>

<comp id="195" class="1004" name="compare_window_12_loc_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="8"/>
<pin id="197" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compare_window_12_loc_load/9 "/>
</bind>
</comp>

<comp id="198" class="1004" name="compare_window_13_loc_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="8"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compare_window_13_loc_load/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="compare_window_14_loc_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="8"/>
<pin id="203" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compare_window_14_loc_load/9 "/>
</bind>
</comp>

<comp id="204" class="1004" name="compare_window_15_loc_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="8"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compare_window_15_loc_load/9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="compare_window_16_loc_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="8"/>
<pin id="209" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compare_window_16_loc_load/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="compare_window_17_loc_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="8"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compare_window_17_loc_load/9 "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="9"/>
<pin id="215" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln356_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln356/10 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln356_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356/10 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_s_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="3" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="3" bw="3" slack="0"/>
<pin id="233" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="5" bw="3" slack="0"/>
<pin id="235" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="7" bw="3" slack="0"/>
<pin id="237" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="9" bw="3" slack="0"/>
<pin id="239" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="11" bw="3" slack="0"/>
<pin id="241" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="13" bw="32" slack="0"/>
<pin id="243" dir="0" index="14" bw="3" slack="0"/>
<pin id="244" dir="1" index="15" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln356_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="0" index="1" bw="3" slack="9"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln356/10 "/>
</bind>
</comp>

<comp id="260" class="1005" name="compare_window_17_loc_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="6"/>
<pin id="262" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="compare_window_17_loc "/>
</bind>
</comp>

<comp id="266" class="1005" name="compare_window_16_loc_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="6"/>
<pin id="268" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="compare_window_16_loc "/>
</bind>
</comp>

<comp id="272" class="1005" name="compare_window_15_loc_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="6"/>
<pin id="274" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="compare_window_15_loc "/>
</bind>
</comp>

<comp id="278" class="1005" name="compare_window_14_loc_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="6"/>
<pin id="280" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="compare_window_14_loc "/>
</bind>
</comp>

<comp id="284" class="1005" name="compare_window_13_loc_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="6"/>
<pin id="286" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="compare_window_13_loc "/>
</bind>
</comp>

<comp id="290" class="1005" name="compare_window_12_loc_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="6"/>
<pin id="292" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="compare_window_12_loc "/>
</bind>
</comp>

<comp id="296" class="1005" name="input_size_2_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="6"/>
<pin id="298" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="input_size_2 "/>
</bind>
</comp>

<comp id="301" class="1005" name="icmp_ln315_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="9"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln315 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_8_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="0"/>
<pin id="307" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="312" class="1005" name="compare_window_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="6"/>
<pin id="314" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="compare_window "/>
</bind>
</comp>

<comp id="317" class="1005" name="compare_window_16_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="5"/>
<pin id="319" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="compare_window_16 "/>
</bind>
</comp>

<comp id="322" class="1005" name="compare_window_17_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="4"/>
<pin id="324" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="compare_window_17 "/>
</bind>
</comp>

<comp id="327" class="1005" name="compare_window_18_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="3"/>
<pin id="329" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="compare_window_18 "/>
</bind>
</comp>

<comp id="332" class="1005" name="compare_window_19_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="2"/>
<pin id="334" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="compare_window_19 "/>
</bind>
</comp>

<comp id="337" class="1005" name="compare_window_20_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="compare_window_20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="108" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="78" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="135" pin=8"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="135" pin=9"/></net>

<net id="160"><net_src comp="108" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="167" pin=4"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="167" pin=5"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="167" pin=6"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="183" pin=4"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="52" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="213" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="54" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="245"><net_src comp="66" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="247"><net_src comp="54" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="248"><net_src comp="68" pin="0"/><net_sink comp="228" pin=5"/></net>

<net id="249"><net_src comp="70" pin="0"/><net_sink comp="228" pin=7"/></net>

<net id="250"><net_src comp="72" pin="0"/><net_sink comp="228" pin=9"/></net>

<net id="251"><net_src comp="74" pin="0"/><net_sink comp="228" pin=11"/></net>

<net id="252"><net_src comp="76" pin="0"/><net_sink comp="228" pin=13"/></net>

<net id="253"><net_src comp="213" pin="1"/><net_sink comp="228" pin=14"/></net>

<net id="254"><net_src comp="228" pin="15"/><net_sink comp="128" pin=2"/></net>

<net id="259"><net_src comp="222" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="80" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="135" pin=15"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="269"><net_src comp="84" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="135" pin=14"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="275"><net_src comp="88" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="135" pin=13"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="281"><net_src comp="92" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="135" pin=12"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="287"><net_src comp="96" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="135" pin=11"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="293"><net_src comp="100" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="135" pin=10"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="299"><net_src comp="108" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="135" pin=7"/></net>

<net id="304"><net_src comp="156" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="104" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="315"><net_src comp="122" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="135" pin=6"/></net>

<net id="320"><net_src comp="122" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="135" pin=5"/></net>

<net id="325"><net_src comp="122" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="135" pin=4"/></net>

<net id="330"><net_src comp="122" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="135" pin=3"/></net>

<net id="335"><net_src comp="122" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="340"><net_src comp="122" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="135" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bestMatchStream | {7 8 10 }
	Port: input_size_c1 | {1 }
 - Input state : 
	Port: lzBestMatchFilter<6, 65536> : compressdStream | {1 2 3 4 5 6 7 8 }
	Port: lzBestMatchFilter<6, 65536> : input_size | {1 }
  - Chain level:
	State 1
		br_ln315 : 1
		store_ln356 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		icmp_ln356 : 1
		add_ln356 : 1
		br_ln356 : 2
		tmp_s : 1
		write_ln358 : 2
		store_ln356 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|
| Operation|                          Functional Unit                         |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|
|   call   | grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135 |   225   |   292   |
|----------|------------------------------------------------------------------|---------|---------|
|   icmp   |                         icmp_ln315_fu_156                        |    0    |    39   |
|          |                         icmp_ln356_fu_216                        |    0    |    11   |
|----------|------------------------------------------------------------------|---------|---------|
| sparsemux|                           tmp_s_fu_228                           |    0    |    31   |
|----------|------------------------------------------------------------------|---------|---------|
|    add   |                         add_ln356_fu_222                         |    0    |    11   |
|----------|------------------------------------------------------------------|---------|---------|
|   read   |                     input_size_2_read_fu_108                     |    0    |    0    |
|          |                          grp_read_fu_122                         |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|   write  |                      write_ln0_write_fu_114                      |    0    |    0    |
|          |                     write_ln358_write_fu_128                     |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|   fence  |                        fence_ln327_fu_167                        |    0    |    0    |
|          |                        fence_ln356_fu_183                        |    0    |    0    |
|----------|------------------------------------------------------------------|---------|---------|
|   Total  |                                                                  |   225   |   384   |
|----------|------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|compare_window_12_loc_reg_290|   32   |
|compare_window_13_loc_reg_284|   32   |
|compare_window_14_loc_reg_278|   32   |
|compare_window_15_loc_reg_272|   32   |
|compare_window_16_loc_reg_266|   32   |
|  compare_window_16_reg_317  |   32   |
|compare_window_17_loc_reg_260|   32   |
|  compare_window_17_reg_322  |   32   |
|  compare_window_18_reg_327  |   32   |
|  compare_window_19_reg_332  |   32   |
|  compare_window_20_reg_337  |   32   |
|    compare_window_reg_312   |   32   |
|         i_8_reg_305         |    3   |
|      icmp_ln315_reg_301     |    1   |
|     input_size_2_reg_296    |   32   |
+-----------------------------+--------+
|            Total            |   420  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   225  |   384  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   420  |    -   |
+-----------+--------+--------+
|   Total   |   645  |   384  |
+-----------+--------+--------+
