idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000000
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable memory and parity operations
wr hqm_pf_cfg_i.device_command 0x46
rd hqm_pf_cfg_i.device_command
###################

#check device status and detected parity error to be set
rd hqm_pf_cfg_i.device_status 0x0010

#check aer_cap_uncorr_err_status  and expect unsupporte request and poison TLP
rd hqm_pf_cfg_i.aer_cap_uncorr_err_status 0x00000000



#check ERror status
rd hqm_pf_cfg_i.pcie_cap_device_status 0x0000



#Check register  update happened or not
rd hqm_system_csr.sb_debug_ctl 0x00000000
rd hqm_system_csr.cmpl_data_fifo_ctl 0x0000000C
rd hqm_system_csr.ti_sb_thresh 0x000000FE
rd hqm_system_csr.cmpl_hdr_fifo_ctl 0x00000006

###################################
# Wait for reset to be done (including hardware memory init)
poll config_master.cfg_diagnostic_reset_status 0x000001ff 0x000081ff 1000



