

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Thu May 17 18:21:34 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hog_svm_fpga
* Solution:       hog_svm_fpga
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2177|  2177|  2177|  2177|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2176|  2176|        34|          -|          -|    64|    no    |
        | + Loop 1.1  |    32|    32|         2|          -|          -|    16|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_i)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	3  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_r, [8 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %.preheader50.i"

 <State 2> : 1.87ns
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_i = phi i7 [ 0, %newFuncRoot ], [ %i, %.preheader50.i.loopexit ]"
ST_2 : Operation 8 [1/1] (1.48ns)   --->   "%exitcond_i = icmp eq i7 %i_i, -64" [hog_svm_fpga/xillybus_wrapper.cpp:207]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"
ST_2 : Operation 10 [1/1] (1.87ns)   --->   "%i = add i7 %i_i, 1" [hog_svm_fpga/xillybus_wrapper.cpp:207]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %arrayctor.loop8.preheader.exitStub, label %.preheader.preheader.i" [hog_svm_fpga/xillybus_wrapper.cpp:207]
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %i_i, i6 0)" [hog_svm_fpga/xillybus_wrapper.cpp:207]
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_117_cast = zext i13 %tmp to i14" [hog_svm_fpga/xillybus_wrapper.cpp:207]
ST_2 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader.i"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void"

 <State 3> : 6.89ns
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%p_1_rec_i = phi i5 [ %p_rec_i, %0 ], [ 0, %.preheader.preheader.i ]" [hog_svm_fpga/xillybus_wrapper.cpp:212]
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%j_i = phi i7 [ %j, %0 ], [ 0, %.preheader.preheader.i ]"
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"
ST_3 : Operation 19 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %p_1_rec_i, -16" [hog_svm_fpga/xillybus_wrapper.cpp:209]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (1.78ns)   --->   "%p_rec_i = add i5 %p_1_rec_i, 1" [hog_svm_fpga/xillybus_wrapper.cpp:212]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader50.i.loopexit, label %0" [hog_svm_fpga/xillybus_wrapper.cpp:209]
ST_3 : Operation 22 [1/1] (3.63ns)   --->   "%temp = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %in_r) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:212]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_125 = trunc i32 %temp to i8" [hog_svm_fpga/xillybus_wrapper.cpp:213]
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_3_i_cast = zext i7 %j_i to i14" [hog_svm_fpga/xillybus_wrapper.cpp:213]
ST_3 : Operation 25 [1/1] (1.67ns)   --->   "%tmp_s = add i14 %tmp_117_cast, %tmp_3_i_cast" [hog_svm_fpga/xillybus_wrapper.cpp:213]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_118_cast = zext i14 %tmp_s to i64" [hog_svm_fpga/xillybus_wrapper.cpp:213]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%image_V_addr = getelementptr [4096 x i8]* %image_V, i64 0, i64 %tmp_118_cast" [hog_svm_fpga/xillybus_wrapper.cpp:213]
ST_3 : Operation 28 [1/1] (3.25ns)   --->   "store i8 %tmp_125, i8* %image_V_addr, align 4" [hog_svm_fpga/xillybus_wrapper.cpp:213]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_126 = trunc i7 %j_i to i6" [hog_svm_fpga/xillybus_wrapper.cpp:209]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4_i = or i6 %tmp_126, 1" [hog_svm_fpga/xillybus_wrapper.cpp:214]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_111 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %i_i, i6 %tmp_4_i)" [hog_svm_fpga/xillybus_wrapper.cpp:207]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_112 = zext i13 %tmp_111 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:214]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%image_V_addr_1 = getelementptr [4096 x i8]* %image_V, i64 0, i64 %tmp_112" [hog_svm_fpga/xillybus_wrapper.cpp:214]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_1_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 8, i32 15)" [hog_svm_fpga/xillybus_wrapper.cpp:214]
ST_3 : Operation 35 [1/1] (3.25ns)   --->   "store i8 %p_1_i, i8* %image_V_addr_1, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:214]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_2_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 16, i32 23)" [hog_svm_fpga/xillybus_wrapper.cpp:215]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_3_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 24, i32 31)" [hog_svm_fpga/xillybus_wrapper.cpp:216]
ST_3 : Operation 38 [1/1] (1.87ns)   --->   "%j = add i7 4, %j_i" [hog_svm_fpga/xillybus_wrapper.cpp:209]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader50.i"

 <State 4> : 3.25ns
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_7_i = or i6 %tmp_126, 2" [hog_svm_fpga/xillybus_wrapper.cpp:215]
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_113 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %i_i, i6 %tmp_7_i)" [hog_svm_fpga/xillybus_wrapper.cpp:207]
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_114 = zext i13 %tmp_113 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:215]
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%image_V_addr_2 = getelementptr [4096 x i8]* %image_V, i64 0, i64 %tmp_114" [hog_svm_fpga/xillybus_wrapper.cpp:215]
ST_4 : Operation 44 [1/1] (3.25ns)   --->   "store i8 %p_2_i, i8* %image_V_addr_2, align 2" [hog_svm_fpga/xillybus_wrapper.cpp:215]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_i = or i6 %tmp_126, 3" [hog_svm_fpga/xillybus_wrapper.cpp:216]
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_115 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %i_i, i6 %tmp_i)" [hog_svm_fpga/xillybus_wrapper.cpp:207]
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_116 = zext i13 %tmp_115 to i64" [hog_svm_fpga/xillybus_wrapper.cpp:216]
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%image_V_addr_3 = getelementptr [4096 x i8]* %image_V, i64 0, i64 %tmp_116" [hog_svm_fpga/xillybus_wrapper.cpp:216]
ST_4 : Operation 49 [1/1] (3.25ns)   --->   "store i8 %p_3_i, i8* %image_V_addr_3, align 1" [hog_svm_fpga/xillybus_wrapper.cpp:216]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader.i" [hog_svm_fpga/xillybus_wrapper.cpp:209]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', hog_svm_fpga/xillybus_wrapper.cpp:207) [6]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', hog_svm_fpga/xillybus_wrapper.cpp:207) [6]  (0 ns)
	'add' operation ('i', hog_svm_fpga/xillybus_wrapper.cpp:207) [9]  (1.87 ns)

 <State 3>: 6.89ns
The critical path consists of the following:
	fifo read on port 'in_r' (hog_svm_fpga/xillybus_wrapper.cpp:212) [23]  (3.63 ns)
	'store' operation (hog_svm_fpga/xillybus_wrapper.cpp:214) of variable 'p_1_i', hog_svm_fpga/xillybus_wrapper.cpp:214 on array 'image_V' [36]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'or' operation ('tmp_7_i', hog_svm_fpga/xillybus_wrapper.cpp:215) [37]  (0 ns)
	'getelementptr' operation ('image_V_addr_2', hog_svm_fpga/xillybus_wrapper.cpp:215) [40]  (0 ns)
	'store' operation (hog_svm_fpga/xillybus_wrapper.cpp:215) of variable 'p_2_i', hog_svm_fpga/xillybus_wrapper.cpp:215 on array 'image_V' [42]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
