Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct  8 10:35:38 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_cnt3_timing_summary_routed.rpt -pb my_cnt3_timing_summary_routed.pb -rpx my_cnt3_timing_summary_routed.rpx -warn_on_violation
| Design       : my_cnt3
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d2/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.199ns  (logic 4.076ns (65.753%)  route 2.123ns (34.247%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  d2/q_reg/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d2/q_reg/Q
                         net (fo=2, routed)           2.123     2.579    q_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.620     6.199 r  q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.199    q[2]
    T11                                                               r  q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.927ns  (logic 4.234ns (71.443%)  route 1.692ns (28.557%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  d1/q_reg/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  d1/q_reg/Q
                         net (fo=3, routed)           1.692     2.111    q_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.815     5.927 r  q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.927    q[1]
    Y14                                                               r  q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 4.094ns (70.715%)  route 1.695ns (29.285%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  d0/q_reg/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  d0/q_reg/Q
                         net (fo=4, routed)           1.695     2.151    q_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.638     5.789 r  q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.789    q[0]
    W14                                                               r  q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            d2/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.604ns  (logic 1.616ns (44.820%)  route 1.989ns (55.180%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 f  rst_IBUF_inst/O
                         net (fo=3, routed)           1.989     3.480    d2/rst_IBUF
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.124     3.604 r  d2/q_i_1__0/O
                         net (fo=1, routed)           0.000     3.604    d2/q_i_1__0_n_0
    SLICE_X43Y33         FDRE                                         r  d2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            d0/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.058ns  (logic 1.616ns (52.822%)  route 1.443ns (47.178%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 f  rst_IBUF_inst/O
                         net (fo=3, routed)           1.443     2.934    d0/rst_IBUF
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.058 r  d0/q_i_1__1/O
                         net (fo=1, routed)           0.000     3.058    d0/q_i_1__1_n_0
    SLICE_X43Y33         FDRE                                         r  d0/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            d1/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.052ns  (logic 1.610ns (52.729%)  route 1.443ns (47.271%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 f  rst_IBUF_inst/O
                         net (fo=3, routed)           1.443     2.934    d0/rst_IBUF
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.118     3.052 r  d0/q_i_1/O
                         net (fo=1, routed)           0.000     3.052    d1/q_reg_1
    SLICE_X43Y33         FDRE                                         r  d1/q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  d1/q_reg/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  d1/q_reg/Q
                         net (fo=3, routed)           0.083     0.211    d2/q_reg_0[1]
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.099     0.310 r  d2/q_i_1__0/O
                         net (fo=1, routed)           0.000     0.310    d2/q_i_1__0_n_0
    SLICE_X43Y33         FDRE                                         r  d2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  d0/q_reg/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d0/q_reg/Q
                         net (fo=4, routed)           0.179     0.320    d0/q_OBUF[0]
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.042     0.362 r  d0/q_i_1/O
                         net (fo=1, routed)           0.000     0.362    d1/q_reg_1
    SLICE_X43Y33         FDRE                                         r  d1/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d0/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  d0/q_reg/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  d0/q_reg/Q
                         net (fo=4, routed)           0.179     0.320    d0/q_OBUF[0]
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.045     0.365 r  d0/q_i_1__1/O
                         net (fo=1, routed)           0.000     0.365    d0/q_i_1__1_n_0
    SLICE_X43Y33         FDRE                                         r  d0/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.478ns (80.847%)  route 0.350ns (19.153%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  d0/q_reg/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d0/q_reg/Q
                         net (fo=4, routed)           0.350     0.491    q_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.337     1.829 r  q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.829    q[0]
    W14                                                               r  q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.522ns (80.722%)  route 0.363ns (19.278%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  d1/q_reg/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  d1/q_reg/Q
                         net (fo=3, routed)           0.363     0.491    q_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.394     1.885 r  q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.885    q[1]
    Y14                                                               r  q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d2/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.461ns (73.566%)  route 0.525ns (26.434%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  d2/q_reg/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d2/q_reg/Q
                         net (fo=2, routed)           0.525     0.666    q_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.320     1.986 r  q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.986    q[2]
    T11                                                               r  q[2] (OUT)
  -------------------------------------------------------------------    -------------------





