// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module drop_optional_header (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_dataBuffer3b_V_dout,
        rxEng_dataBuffer3b_V_empty_n,
        rxEng_dataBuffer3b_V_read,
        rxEng_optionalFields_4_dout,
        rxEng_optionalFields_4_empty_n,
        rxEng_optionalFields_4_read,
        rxEng_optionalFields_5_dout,
        rxEng_optionalFields_5_empty_n,
        rxEng_optionalFields_5_read,
        rxEng_optionalFields_2_din,
        rxEng_optionalFields_2_full_n,
        rxEng_optionalFields_2_write,
        rxEng_dataOffsetFifo_1_din,
        rxEng_dataOffsetFifo_1_full_n,
        rxEng_dataOffsetFifo_1_write,
        rxEng_dataBuffer3_V_din,
        rxEng_dataBuffer3_V_full_n,
        rxEng_dataBuffer3_V_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [576:0] rxEng_dataBuffer3b_V_dout;
input   rxEng_dataBuffer3b_V_empty_n;
output   rxEng_dataBuffer3b_V_read;
input  [3:0] rxEng_optionalFields_4_dout;
input   rxEng_optionalFields_4_empty_n;
output   rxEng_optionalFields_4_read;
input  [0:0] rxEng_optionalFields_5_dout;
input   rxEng_optionalFields_5_empty_n;
output   rxEng_optionalFields_5_read;
output  [319:0] rxEng_optionalFields_2_din;
input   rxEng_optionalFields_2_full_n;
output   rxEng_optionalFields_2_write;
output  [3:0] rxEng_dataOffsetFifo_1_din;
input   rxEng_dataOffsetFifo_1_full_n;
output   rxEng_dataOffsetFifo_1_write;
output  [576:0] rxEng_dataBuffer3_V_din;
input   rxEng_dataBuffer3_V_full_n;
output   rxEng_dataBuffer3_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_dataBuffer3b_V_read;
reg rxEng_optionalFields_4_read;
reg rxEng_optionalFields_5_read;
reg[319:0] rxEng_optionalFields_2_din;
reg rxEng_optionalFields_2_write;
reg rxEng_dataOffsetFifo_1_write;
reg[576:0] rxEng_dataBuffer3_V_din;
reg rxEng_dataBuffer3_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [1:0] state_V_3_load_load_fu_344_p1;
wire   [0:0] grp_nbreadreq_fu_164_p3;
reg    ap_predicate_op44_read_state1;
wire    io_acc_block_signal_op121;
wire   [0:0] tmp_nbreadreq_fu_178_p4;
reg    ap_predicate_op121_read_state1;
reg    ap_predicate_op124_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] state_V_3_load_reg_1506;
reg   [0:0] tmp_499_reg_1539;
reg   [0:0] or_ln582_reg_1559;
reg    ap_predicate_op177_write_state2;
reg   [0:0] tmp_reg_1636;
reg   [0:0] tmp_502_reg_1640;
reg   [0:0] icmp_ln879_reg_1664;
reg   [0:0] tmp_syn_V_reg_1649;
reg    ap_predicate_op228_write_state2;
reg    ap_predicate_op229_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [1:0] state_V_3_load_reg_1506_pp0_iter1_reg;
reg   [0:0] tmp_499_reg_1539_pp0_iter1_reg;
reg   [0:0] icmp_ln879_49_reg_1563;
reg   [0:0] icmp_ln879_49_reg_1563_pp0_iter1_reg;
reg    ap_predicate_op254_write_state3;
reg    ap_predicate_op256_write_state3;
reg   [0:0] tmp_reg_1636_pp0_iter1_reg;
reg   [0:0] tmp_502_reg_1640_pp0_iter1_reg;
reg   [0:0] icmp_ln879_reg_1664_pp0_iter1_reg;
reg    ap_predicate_op258_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [1:0] state_V_3;
reg   [0:0] optionalHeader_ready;
reg   [15:0] optionalHeader_idx;
reg   [3:0] dataOffset_V_1;
reg   [319:0] optionalHeader_heade;
reg   [0:0] parseHeader;
reg   [511:0] prevWord_data_V;
reg   [63:0] prevWord_keep_V;
reg   [0:0] headerWritten;
reg    rxEng_optionalFields_4_blk_n;
wire    ap_block_pp0_stage0;
reg    rxEng_optionalFields_5_blk_n;
reg    rxEng_dataBuffer3b_V_blk_n;
reg    rxEng_dataBuffer3_V_blk_n;
reg    rxEng_dataOffsetFifo_1_blk_n;
reg    rxEng_optionalFields_2_blk_n;
reg   [576:0] reg_323;
reg   [576:0] reg_323_pp0_iter1_reg;
reg   [0:0] optionalHeader_ready_1_reg_1510;
wire   [8:0] Lo_assign_s_fu_368_p3;
reg   [8:0] Lo_assign_s_reg_1515;
wire   [5:0] Lo_assign_1_fu_380_p3;
reg   [5:0] Lo_assign_1_reg_1522;
wire   [511:0] xor_ln391_fu_464_p2;
reg   [511:0] xor_ln391_reg_1529;
wire   [63:0] xor_ln391_1_fu_542_p2;
reg   [63:0] xor_ln391_1_reg_1534;
wire   [511:0] p_Val2_71_fu_548_p1;
reg   [511:0] p_Val2_71_reg_1543;
wire   [319:0] and_ln414_fu_624_p2;
reg   [319:0] and_ln414_reg_1549;
wire   [319:0] and_ln414_25_fu_630_p2;
reg   [319:0] and_ln414_25_reg_1554;
wire   [0:0] or_ln582_fu_662_p2;
wire   [0:0] icmp_ln879_49_fu_674_p2;
wire   [8:0] Lo_assign_2_fu_680_p3;
reg   [8:0] Lo_assign_2_reg_1568;
wire   [9:0] zext_ln599_fu_688_p1;
reg   [9:0] zext_ln599_reg_1575;
wire   [5:0] bvh_d_index_fu_692_p3;
reg   [5:0] bvh_d_index_reg_1580;
wire   [9:0] sub_ln601_fu_704_p2;
reg   [9:0] sub_ln601_reg_1587;
wire   [0:0] icmp_ln414_3_fu_722_p2;
reg   [0:0] icmp_ln414_3_reg_1593;
wire   [511:0] and_ln414_28_fu_770_p2;
reg   [511:0] and_ln414_28_reg_1599;
wire   [0:0] icmp_ln414_4_fu_836_p2;
reg   [0:0] icmp_ln414_4_reg_1605;
wire   [63:0] shl_ln414_11_fu_890_p2;
reg   [63:0] shl_ln414_11_reg_1610;
wire   [63:0] and_ln414_31_fu_908_p2;
reg   [63:0] and_ln414_31_reg_1616;
wire   [0:0] tmp_last_V_fu_930_p2;
reg   [0:0] tmp_last_V_reg_1622;
reg   [0:0] tmp_last_V_reg_1622_pp0_iter1_reg;
wire   [0:0] grp_fu_315_p3;
reg   [0:0] tmp_509_reg_1627;
wire   [0:0] p_Result_123_fu_960_p2;
reg   [0:0] p_Result_123_reg_1631;
reg   [3:0] tmp_dataOffset_V_reg_1644;
wire   [0:0] tmp_syn_V_fu_970_p1;
wire   [511:0] trunc_ln537_fu_980_p1;
reg   [511:0] trunc_ln537_reg_1653;
wire   [319:0] p_Result_124_fu_984_p1;
reg   [319:0] p_Result_124_reg_1658;
wire   [0:0] icmp_ln879_fu_994_p2;
wire   [0:0] xor_ln563_fu_1006_p2;
reg   [0:0] xor_ln563_reg_1668;
wire   [0:0] or_ln563_fu_1012_p2;
reg   [0:0] or_ln563_reg_1673;
wire   [0:0] p_Result_s_fu_1042_p2;
reg   [0:0] p_Result_s_reg_1677;
wire   [511:0] p_Result_137_fu_1170_p2;
reg   [511:0] p_Result_137_reg_1682;
wire   [63:0] p_Result_138_fu_1175_p2;
reg   [63:0] p_Result_138_reg_1687;
wire   [511:0] p_Result_130_fu_1394_p2;
reg   [511:0] p_Result_130_reg_1692;
wire   [63:0] p_Result_132_fu_1431_p2;
reg   [63:0] p_Result_132_reg_1697;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_217;
reg   [0:0] ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_217;
reg   [0:0] ap_phi_mux_state_V_1_flag_5_i_phi_fu_238_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_state_V_1_flag_5_i_reg_233;
reg   [0:0] ap_phi_reg_pp0_iter1_state_V_1_flag_5_i_reg_233;
reg   [1:0] ap_phi_mux_state_V_1_new_5_i_phi_fu_273_p18;
wire   [1:0] ap_phi_reg_pp0_iter0_state_V_1_new_5_i_reg_268;
reg   [1:0] ap_phi_reg_pp0_iter1_state_V_1_new_5_i_reg_268;
wire   [1:0] select_ln566_fu_1475_p3;
wire   [1:0] zext_ln563_fu_1471_p1;
wire   [1:0] select_ln611_fu_1446_p3;
reg   [1:0] ap_sig_allocacmp_state_V_3_load;
wire   [15:0] select_ln581_fu_642_p3;
wire   [319:0] tmp_V_fu_1196_p3;
reg   [0:0] ap_sig_allocacmp_parseHeader_load;
reg    ap_block_pp0_stage0_01001;
wire   [576:0] tmp_5_fu_1489_p4;
wire   [576:0] tmp_4_fu_1498_p4;
wire   [9:0] zext_ln621_fu_376_p1;
wire   [9:0] sub_ln623_fu_392_p2;
wire   [0:0] tmp_500_fu_398_p3;
wire   [22:0] zext_ln391_fu_406_p1;
wire   [0:0] icmp_ln391_fu_410_p2;
wire   [9:0] sub_ln391_fu_424_p2;
wire   [9:0] select_ln391_fu_416_p3;
wire   [9:0] select_ln391_2_fu_430_p3;
wire   [511:0] zext_ln391_3_fu_438_p1;
wire   [511:0] zext_ln391_4_fu_442_p1;
wire   [511:0] shl_ln391_fu_446_p2;
wire   [511:0] lshr_ln391_fu_452_p2;
wire   [511:0] and_ln391_fu_458_p2;
wire   [6:0] zext_ln622_fu_388_p1;
wire   [6:0] sub_ln624_fu_470_p2;
wire   [0:0] tmp_501_fu_476_p3;
wire   [25:0] zext_ln391_5_fu_484_p1;
wire   [0:0] icmp_ln391_1_fu_488_p2;
wire   [6:0] sub_ln391_1_fu_502_p2;
wire   [6:0] select_ln391_3_fu_494_p3;
wire   [6:0] select_ln391_4_fu_508_p3;
wire   [63:0] zext_ln391_6_fu_516_p1;
wire   [63:0] zext_ln391_7_fu_520_p1;
wire   [63:0] shl_ln391_1_fu_524_p2;
wire   [63:0] lshr_ln391_1_fu_530_p2;
wire   [63:0] and_ln391_3_fu_536_p2;
wire   [24:0] Lo_assign_fu_552_p3;
wire   [0:0] trunc_ln414_fu_570_p1;
wire   [0:0] icmp_ln414_fu_564_p2;
wire   [319:0] st_fu_574_p3;
wire   [319:0] tmp_V_36_fu_560_p1;
wire   [319:0] select_ln414_fu_582_p3;
reg   [319:0] tmp_503_fu_590_p4;
wire   [319:0] select_ln414_22_fu_608_p3;
wire   [319:0] select_ln414_23_fu_616_p3;
wire   [319:0] select_ln414_21_fu_600_p3;
wire   [15:0] add_ln67_fu_636_p2;
wire   [0:0] xor_ln582_fu_656_p2;
wire   [0:0] tmp_505_fu_710_p3;
wire   [22:0] zext_ln414_41_fu_718_p1;
wire   [9:0] sub_ln414_14_fu_736_p2;
wire   [9:0] select_ln414_24_fu_728_p3;
wire   [9:0] select_ln414_26_fu_742_p3;
wire   [511:0] zext_ln414_43_fu_750_p1;
wire   [511:0] zext_ln414_44_fu_754_p1;
wire   [511:0] shl_ln414_10_fu_758_p2;
wire   [511:0] lshr_ln414_17_fu_764_p2;
wire   [6:0] zext_ln600_fu_700_p1;
wire   [6:0] sub_ln647_11_fu_802_p2;
wire   [63:0] zext_ln647_30_fu_808_p1;
wire   [63:0] p_Val2_6_fu_782_p4;
wire   [63:0] lshr_ln647_27_fu_812_p2;
wire   [6:0] sub_ln602_fu_776_p2;
wire   [0:0] tmp_507_fu_824_p3;
wire   [25:0] zext_ln414_45_fu_832_p1;
wire   [6:0] sub_ln414_15_fu_842_p2;
wire   [6:0] sub_ln414_16_fu_864_p2;
wire   [6:0] select_ln414_29_fu_856_p3;
wire   [6:0] select_ln414_28_fu_848_p3;
wire   [6:0] select_ln414_30_fu_870_p3;
wire   [63:0] p_Result_131_fu_818_p2;
wire   [63:0] zext_ln414_46_fu_878_p1;
wire   [63:0] zext_ln414_47_fu_882_p1;
wire   [63:0] zext_ln414_48_fu_886_p1;
wire   [63:0] shl_ln414_12_fu_896_p2;
wire   [63:0] lshr_ln414_18_fu_902_p2;
wire   [60:0] zext_ln791_1_fu_914_p1;
wire   [60:0] trunc_ln1_fu_792_p4;
wire   [60:0] shl_ln791_1_fu_918_p2;
wire   [60:0] and_ln791_1_fu_924_p2;
wire   [5:0] bvh_d_index_2_fu_936_p3;
wire   [60:0] zext_ln791_2_fu_944_p1;
wire   [60:0] shl_ln791_2_fu_948_p2;
wire   [60:0] grp_fu_305_p4;
wire   [60:0] and_ln791_2_fu_954_p2;
wire   [5:0] bvh_d_index_1_fu_1018_p3;
wire   [60:0] zext_ln791_fu_1026_p1;
wire   [60:0] shl_ln791_fu_1030_p2;
wire   [60:0] and_ln791_fu_1036_p2;
wire   [511:0] zext_ln647_fu_1065_p1;
wire   [511:0] zext_ln647_22_fu_1068_p1;
wire   [511:0] lshr_ln647_fu_1071_p2;
wire   [511:0] lshr_ln647_19_fu_1077_p2;
wire   [8:0] xor_ln621_fu_1060_p2;
wire   [9:0] zext_ln414_fu_1089_p1;
wire   [9:0] xor_ln414_fu_1093_p2;
wire   [511:0] zext_ln414_34_fu_1099_p1;
wire   [511:0] p_Result_133_fu_1083_p2;
wire   [511:0] lshr_ln414_fu_1103_p2;
wire   [63:0] zext_ln647_23_fu_1120_p1;
wire   [63:0] zext_ln647_24_fu_1123_p1;
wire   [63:0] lshr_ln647_20_fu_1126_p2;
wire   [63:0] lshr_ln647_21_fu_1132_p2;
wire   [5:0] xor_ln622_fu_1115_p2;
wire   [6:0] zext_ln414_35_fu_1144_p1;
wire   [6:0] xor_ln414_9_fu_1148_p2;
wire   [63:0] zext_ln414_36_fu_1154_p1;
wire   [63:0] p_Result_135_fu_1138_p2;
wire   [63:0] lshr_ln414_14_fu_1158_p2;
wire   [511:0] p_Result_134_fu_1109_p2;
wire   [63:0] p_Result_136_fu_1164_p2;
wire   [319:0] xor_ln414_10_fu_1180_p2;
wire   [319:0] and_ln414_24_fu_1185_p2;
wire   [319:0] p_Result_113_fu_1191_p2;
wire   [511:0] zext_ln647_25_fu_1215_p1;
wire   [511:0] zext_ln647_26_fu_1218_p1;
wire   [511:0] lshr_ln647_22_fu_1221_p2;
wire   [511:0] lshr_ln647_23_fu_1227_p2;
wire   [8:0] xor_ln599_fu_1210_p2;
wire   [9:0] zext_ln414_37_fu_1239_p1;
wire   [9:0] xor_ln414_11_fu_1243_p2;
wire   [511:0] zext_ln414_38_fu_1249_p1;
wire   [511:0] p_Result_125_fu_1233_p2;
wire   [511:0] lshr_ln414_15_fu_1253_p2;
wire   [63:0] zext_ln647_27_fu_1270_p1;
wire   [63:0] zext_ln647_28_fu_1273_p1;
wire   [63:0] lshr_ln647_24_fu_1276_p2;
wire   [63:0] lshr_ln647_25_fu_1282_p2;
wire   [5:0] xor_ln600_fu_1265_p2;
wire   [6:0] zext_ln414_39_fu_1294_p1;
wire   [6:0] xor_ln414_12_fu_1298_p2;
wire   [63:0] zext_ln414_40_fu_1304_p1;
wire   [63:0] p_Result_127_fu_1288_p2;
wire   [63:0] lshr_ln414_16_fu_1308_p2;
wire   [9:0] sub_ln647_fu_1320_p2;
wire   [511:0] zext_ln647_29_fu_1325_p1;
wire   [511:0] lshr_ln647_26_fu_1329_p2;
wire   [9:0] sub_ln414_fu_1340_p2;
wire   [9:0] select_ln414_25_fu_1345_p3;
wire   [511:0] p_Result_129_fu_1335_p2;
wire   [511:0] zext_ln414_42_fu_1351_p1;
wire   [511:0] shl_ln414_fu_1355_p2;
reg   [511:0] tmp_506_fu_1361_p4;
wire   [511:0] p_Result_126_fu_1259_p2;
wire   [511:0] xor_ln414_13_fu_1378_p2;
wire   [511:0] select_ln414_27_fu_1371_p3;
wire   [511:0] and_ln414_29_fu_1383_p2;
wire   [511:0] and_ln414_30_fu_1389_p2;
reg   [63:0] tmp_508_fu_1400_p4;
wire   [63:0] p_Result_128_fu_1314_p2;
wire   [63:0] xor_ln414_14_fu_1415_p2;
wire   [63:0] select_ln414_31_fu_1409_p3;
wire   [63:0] and_ln414_32_fu_1420_p2;
wire   [63:0] and_ln414_33_fu_1426_p2;
wire   [0:0] or_ln611_fu_1442_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_178;
reg    ap_condition_1213;
reg    ap_condition_109;
reg    ap_condition_345;
reg    ap_condition_436;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 state_V_3 = 2'd0;
#0 optionalHeader_ready = 1'd0;
#0 optionalHeader_idx = 16'd0;
#0 dataOffset_V_1 = 4'd0;
#0 optionalHeader_heade = 320'd0;
#0 parseHeader = 1'd0;
#0 prevWord_data_V = 512'd0;
#0 prevWord_keep_V = 64'd0;
#0 headerWritten = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_fu_994_p2 == 1'd0) & (tmp_nbreadreq_fu_178_p4 == 1'd1) & (tmp_syn_V_fu_970_p1 == 1'd1) & (grp_nbreadreq_fu_164_p3 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_217 <= 1'd1;
    end else if ((((icmp_ln879_fu_994_p2 == 1'd0) & (tmp_syn_V_fu_970_p1 == 1'd0) & (tmp_nbreadreq_fu_178_p4 == 1'd1) & (grp_nbreadreq_fu_164_p3 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_nbreadreq_fu_178_p4 == 1'd1) & (icmp_ln879_fu_994_p2 == 1'd1) & (grp_nbreadreq_fu_164_p3 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_217 <= 1'd0;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_217 <= ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if (((state_V_3_load_load_fu_344_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_state_V_1_flag_5_i_reg_233 <= 1'd1;
    end else if ((((tmp_nbreadreq_fu_178_p4 == 1'd1) & (grp_nbreadreq_fu_164_p3 == 1'd0) & (ap_sig_allocacmp_state_V_3_load == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_nbreadreq_fu_178_p4 == 1'd0) & (ap_sig_allocacmp_state_V_3_load == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_fu_315_p3 == 1'd0) & (grp_nbreadreq_fu_164_p3 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_164_p3 == 1'd0) & (ap_sig_allocacmp_state_V_3_load == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((state_V_3_load_load_fu_344_p1 == 2'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_state_V_1_flag_5_i_reg_233 <= 1'd0;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_state_V_1_flag_5_i_reg_233 <= ap_phi_reg_pp0_iter0_state_V_1_flag_5_i_reg_233;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_178)) begin
        if ((state_V_3_load_load_fu_344_p1 == 2'd2)) begin
            ap_phi_reg_pp0_iter1_state_V_1_new_5_i_reg_268 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_state_V_1_new_5_i_reg_268 <= ap_phi_reg_pp0_iter0_state_V_1_new_5_i_reg_268;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1213)) begin
        if (((tmp_nbreadreq_fu_178_p4 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd0))) begin
            headerWritten <= 1'd0;
        end else if (((or_ln582_fu_662_p2 == 1'd0) & (ap_sig_allocacmp_state_V_3_load == 2'd1))) begin
            headerWritten <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_345)) begin
        if ((1'b1 == ap_condition_109)) begin
            optionalHeader_heade <= p_Result_124_reg_1658;
        end else if (((tmp_499_reg_1539 == 1'd1) & (state_V_3_load_reg_1506 == 2'd1))) begin
            optionalHeader_heade <= tmp_V_fu_1196_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1213)) begin
        if (((tmp_nbreadreq_fu_178_p4 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd0))) begin
            optionalHeader_idx <= 16'd1;
        end else if ((ap_sig_allocacmp_state_V_3_load == 2'd1)) begin
            optionalHeader_idx <= select_ln581_fu_642_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_345)) begin
        if ((1'b1 == ap_condition_109)) begin
            prevWord_data_V <= trunc_ln537_reg_1653;
        end else if (((tmp_499_reg_1539 == 1'd1) & (state_V_3_load_reg_1506 == 2'd1))) begin
            prevWord_data_V <= p_Val2_71_reg_1543;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((state_V_3_load_load_fu_344_p1 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Lo_assign_1_reg_1522[5 : 2] <= Lo_assign_1_fu_380_p3[5 : 2];
        Lo_assign_s_reg_1515[8 : 5] <= Lo_assign_s_fu_368_p3[8 : 5];
        xor_ln391_1_reg_1534 <= xor_ln391_1_fu_542_p2;
        xor_ln391_reg_1529 <= xor_ln391_fu_464_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_49_fu_674_p2 == 1'd0) & (grp_nbreadreq_fu_164_p3 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Lo_assign_2_reg_1568[8 : 5] <= Lo_assign_2_fu_680_p3[8 : 5];
        and_ln414_28_reg_1599 <= and_ln414_28_fu_770_p2;
        and_ln414_31_reg_1616 <= and_ln414_31_fu_908_p2;
        bvh_d_index_reg_1580[5 : 2] <= bvh_d_index_fu_692_p3[5 : 2];
        icmp_ln414_3_reg_1593 <= icmp_ln414_3_fu_722_p2;
        icmp_ln414_4_reg_1605 <= icmp_ln414_4_fu_836_p2;
        shl_ln414_11_reg_1610 <= shl_ln414_11_fu_890_p2;
        sub_ln601_reg_1587[9 : 5] <= sub_ln601_fu_704_p2[9 : 5];
        tmp_last_V_reg_1622 <= tmp_last_V_fu_930_p2;
        zext_ln599_reg_1575[8 : 5] <= zext_ln599_fu_688_p1[8 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_164_p3 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln414_25_reg_1554 <= and_ln414_25_fu_630_p2;
        and_ln414_reg_1549 <= and_ln414_fu_624_p2;
        icmp_ln879_49_reg_1563 <= icmp_ln879_49_fu_674_p2;
        or_ln582_reg_1559 <= or_ln582_fu_662_p2;
        p_Val2_71_reg_1543 <= p_Val2_71_fu_548_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_178_p4 == 1'd1) & (grp_nbreadreq_fu_164_p3 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dataOffset_V_1 <= rxEng_optionalFields_4_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln879_49_reg_1563_pp0_iter1_reg <= icmp_ln879_49_reg_1563;
        icmp_ln879_reg_1664_pp0_iter1_reg <= icmp_ln879_reg_1664;
        optionalHeader_ready_1_reg_1510 <= optionalHeader_ready;
        reg_323_pp0_iter1_reg <= reg_323;
        state_V_3_load_reg_1506 <= ap_sig_allocacmp_state_V_3_load;
        state_V_3_load_reg_1506_pp0_iter1_reg <= state_V_3_load_reg_1506;
        tmp_499_reg_1539_pp0_iter1_reg <= tmp_499_reg_1539;
        tmp_502_reg_1640_pp0_iter1_reg <= tmp_502_reg_1640;
        tmp_last_V_reg_1622_pp0_iter1_reg <= tmp_last_V_reg_1622;
        tmp_reg_1636_pp0_iter1_reg <= tmp_reg_1636;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_178_p4 == 1'd1) & (grp_nbreadreq_fu_164_p3 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln879_reg_1664 <= icmp_ln879_fu_994_p2;
        or_ln563_reg_1673 <= or_ln563_fu_1012_p2;
        p_Result_124_reg_1658 <= p_Result_124_fu_984_p1;
        tmp_dataOffset_V_reg_1644 <= rxEng_optionalFields_4_dout;
        tmp_syn_V_reg_1649 <= rxEng_optionalFields_5_dout;
        trunc_ln537_reg_1653 <= trunc_ln537_fu_980_p1;
        xor_ln563_reg_1668 <= xor_ln563_fu_1006_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_nbreadreq_fu_178_p4 == 1'd1) & (grp_nbreadreq_fu_164_p3 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_164_p3 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        optionalHeader_ready <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_315_p3 == 1'd1) & (grp_nbreadreq_fu_164_p3 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_123_reg_1631 <= p_Result_123_fu_960_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_49_reg_1563 == 1'd0) & (tmp_499_reg_1539 == 1'd1) & (state_V_3_load_reg_1506 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_130_reg_1692 <= p_Result_130_fu_1394_p2;
        p_Result_132_reg_1697 <= p_Result_132_fu_1431_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((state_V_3_load_reg_1506 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_137_reg_1682 <= p_Result_137_fu_1170_p2;
        p_Result_138_reg_1687 <= p_Result_138_fu_1175_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln563_fu_1012_p2 == 1'd0) & (tmp_nbreadreq_fu_178_p4 == 1'd1) & (grp_nbreadreq_fu_164_p3 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_s_reg_1677 <= p_Result_s_fu_1042_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((state_V_3_load_reg_1506 == 2'd0) & (tmp_502_reg_1640 == 1'd1) & (tmp_reg_1636 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        parseHeader <= ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_499_reg_1539 == 1'd1) & (state_V_3_load_reg_1506 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((state_V_3_load_reg_1506 == 2'd0) & (tmp_502_reg_1640 == 1'd1) & (tmp_reg_1636 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        prevWord_keep_V <= {{reg_323[575:512]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op124_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op44_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_323 <= rxEng_dataBuffer3b_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_state_V_1_flag_5_i_phi_fu_238_p18 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_V_3 <= ap_phi_mux_state_V_1_new_5_i_phi_fu_273_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_allocacmp_state_V_3_load == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_499_reg_1539 <= grp_nbreadreq_fu_164_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_178_p4 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_502_reg_1640 <= grp_nbreadreq_fu_164_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_164_p3 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_509_reg_1627 <= rxEng_dataBuffer3b_V_dout[32'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_allocacmp_state_V_3_load == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_1636 <= tmp_nbreadreq_fu_178_p4;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_499_reg_1539 == 1'd1) & (tmp_509_reg_1627 == 1'd1) & (state_V_3_load_reg_1506 == 2'd1)) | ((state_V_3_load_reg_1506 == 2'd0) & (or_ln563_reg_1673 == 1'd1) & (tmp_502_reg_1640 == 1'd1) & (tmp_reg_1636 == 1'd1)) | ((or_ln563_reg_1673 == 1'd0) & (state_V_3_load_reg_1506 == 2'd0) & (tmp_502_reg_1640 == 1'd1) & (tmp_reg_1636 == 1'd1)))) begin
        ap_phi_mux_state_V_1_flag_5_i_phi_fu_238_p18 = 1'd1;
    end else begin
        ap_phi_mux_state_V_1_flag_5_i_phi_fu_238_p18 = ap_phi_reg_pp0_iter1_state_V_1_flag_5_i_reg_233;
    end
end

always @ (*) begin
    if (((tmp_499_reg_1539 == 1'd1) & (tmp_509_reg_1627 == 1'd1) & (state_V_3_load_reg_1506 == 2'd1))) begin
        ap_phi_mux_state_V_1_new_5_i_phi_fu_273_p18 = select_ln611_fu_1446_p3;
    end else if (((state_V_3_load_reg_1506 == 2'd0) & (or_ln563_reg_1673 == 1'd1) & (tmp_502_reg_1640 == 1'd1) & (tmp_reg_1636 == 1'd1))) begin
        ap_phi_mux_state_V_1_new_5_i_phi_fu_273_p18 = zext_ln563_fu_1471_p1;
    end else if (((or_ln563_reg_1673 == 1'd0) & (state_V_3_load_reg_1506 == 2'd0) & (tmp_502_reg_1640 == 1'd1) & (tmp_reg_1636 == 1'd1))) begin
        ap_phi_mux_state_V_1_new_5_i_phi_fu_273_p18 = select_ln566_fu_1475_p3;
    end else begin
        ap_phi_mux_state_V_1_new_5_i_phi_fu_273_p18 = ap_phi_reg_pp0_iter1_state_V_1_new_5_i_reg_268;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((state_V_3_load_reg_1506 == 2'd0) & (tmp_502_reg_1640 == 1'd1) & (tmp_reg_1636 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_parseHeader_load = ap_phi_reg_pp0_iter1_parseHeader_new_1_i_reg_217;
    end else begin
        ap_sig_allocacmp_parseHeader_load = parseHeader;
    end
end

always @ (*) begin
    if (((ap_phi_mux_state_V_1_flag_5_i_phi_fu_238_p18 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_state_V_3_load = ap_phi_mux_state_V_1_new_5_i_phi_fu_273_p18;
    end else begin
        ap_sig_allocacmp_state_V_3_load = state_V_3;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op258_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op256_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op254_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (state_V_3_load_reg_1506_pp0_iter1_reg == 2'd2)))) begin
        rxEng_dataBuffer3_V_blk_n = rxEng_dataBuffer3_V_full_n;
    end else begin
        rxEng_dataBuffer3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op258_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op256_write_state3 == 1'b1)))) begin
        rxEng_dataBuffer3_V_din = reg_323_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op254_write_state3 == 1'b1))) begin
        rxEng_dataBuffer3_V_din = tmp_4_fu_1498_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (state_V_3_load_reg_1506_pp0_iter1_reg == 2'd2))) begin
        rxEng_dataBuffer3_V_din = tmp_5_fu_1489_p4;
    end else begin
        rxEng_dataBuffer3_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op258_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op256_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op254_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (state_V_3_load_reg_1506_pp0_iter1_reg == 2'd2)))) begin
        rxEng_dataBuffer3_V_write = 1'b1;
    end else begin
        rxEng_dataBuffer3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op124_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op44_read_state1 == 1'b1)))) begin
        rxEng_dataBuffer3b_V_blk_n = rxEng_dataBuffer3b_V_empty_n;
    end else begin
        rxEng_dataBuffer3b_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op124_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op44_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rxEng_dataBuffer3b_V_read = 1'b1;
    end else begin
        rxEng_dataBuffer3b_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op228_write_state2 == 1'b1))) begin
        rxEng_dataOffsetFifo_1_blk_n = rxEng_dataOffsetFifo_1_full_n;
    end else begin
        rxEng_dataOffsetFifo_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op228_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_dataOffsetFifo_1_write = 1'b1;
    end else begin
        rxEng_dataOffsetFifo_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op177_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op229_write_state2 == 1'b1)))) begin
        rxEng_optionalFields_2_blk_n = rxEng_optionalFields_2_full_n;
    end else begin
        rxEng_optionalFields_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_436)) begin
        if ((ap_predicate_op229_write_state2 == 1'b1)) begin
            rxEng_optionalFields_2_din = p_Result_124_reg_1658;
        end else if ((ap_predicate_op177_write_state2 == 1'b1)) begin
            rxEng_optionalFields_2_din = tmp_V_fu_1196_p3;
        end else begin
            rxEng_optionalFields_2_din = 'bx;
        end
    end else begin
        rxEng_optionalFields_2_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op177_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op229_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rxEng_optionalFields_2_write = 1'b1;
    end else begin
        rxEng_optionalFields_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op121_read_state1 == 1'b1))) begin
        rxEng_optionalFields_4_blk_n = rxEng_optionalFields_4_empty_n;
    end else begin
        rxEng_optionalFields_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op121_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_optionalFields_4_read = 1'b1;
    end else begin
        rxEng_optionalFields_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op121_read_state1 == 1'b1))) begin
        rxEng_optionalFields_5_blk_n = rxEng_optionalFields_5_empty_n;
    end else begin
        rxEng_optionalFields_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op121_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_optionalFields_5_read = 1'b1;
    end else begin
        rxEng_optionalFields_5_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Lo_assign_1_fu_380_p3 = {{dataOffset_V_1}, {2'd0}};

assign Lo_assign_2_fu_680_p3 = {{dataOffset_V_1}, {5'd0}};

assign Lo_assign_fu_552_p3 = {{optionalHeader_idx}, {9'd0}};

assign Lo_assign_s_fu_368_p3 = {{dataOffset_V_1}, {5'd0}};

assign add_ln67_fu_636_p2 = (16'd1 + optionalHeader_idx);

assign and_ln391_3_fu_536_p2 = (shl_ln391_1_fu_524_p2 & lshr_ln391_1_fu_530_p2);

assign and_ln391_fu_458_p2 = (shl_ln391_fu_446_p2 & lshr_ln391_fu_452_p2);

assign and_ln414_24_fu_1185_p2 = (xor_ln414_10_fu_1180_p2 & optionalHeader_heade);

assign and_ln414_25_fu_630_p2 = (select_ln414_21_fu_600_p3 & and_ln414_fu_624_p2);

assign and_ln414_28_fu_770_p2 = (shl_ln414_10_fu_758_p2 & lshr_ln414_17_fu_764_p2);

assign and_ln414_29_fu_1383_p2 = (xor_ln414_13_fu_1378_p2 & p_Result_126_fu_1259_p2);

assign and_ln414_30_fu_1389_p2 = (select_ln414_27_fu_1371_p3 & and_ln414_28_reg_1599);

assign and_ln414_31_fu_908_p2 = (shl_ln414_12_fu_896_p2 & lshr_ln414_18_fu_902_p2);

assign and_ln414_32_fu_1420_p2 = (xor_ln414_14_fu_1415_p2 & p_Result_128_fu_1314_p2);

assign and_ln414_33_fu_1426_p2 = (select_ln414_31_fu_1409_p3 & and_ln414_31_reg_1616);

assign and_ln414_fu_624_p2 = (select_ln414_23_fu_616_p3 & select_ln414_22_fu_608_p3);

assign and_ln791_1_fu_924_p2 = (trunc_ln1_fu_792_p4 & shl_ln791_1_fu_918_p2);

assign and_ln791_2_fu_954_p2 = (shl_ln791_2_fu_948_p2 & grp_fu_305_p4);

assign and_ln791_fu_1036_p2 = (shl_ln791_fu_1030_p2 & grp_fu_305_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op121 == 1'b0) & (ap_predicate_op121_read_state1 == 1'b1)) | ((rxEng_dataBuffer3b_V_empty_n == 1'b0) & (ap_predicate_op124_read_state1 == 1'b1)) | ((rxEng_dataBuffer3b_V_empty_n == 1'b0) & (ap_predicate_op44_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((rxEng_dataBuffer3_V_full_n == 1'b0) & (ap_predicate_op258_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_V_full_n == 1'b0) & (ap_predicate_op256_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_V_full_n == 1'b0) & (ap_predicate_op254_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_V_full_n == 1'b0) & (state_V_3_load_reg_1506_pp0_iter1_reg == 2'd2)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((rxEng_optionalFields_2_full_n == 1'b0) & (ap_predicate_op177_write_state2 == 1'b1)) | ((rxEng_optionalFields_2_full_n == 1'b0) & (ap_predicate_op229_write_state2 == 1'b1)) | ((rxEng_dataOffsetFifo_1_full_n == 1'b0) & (ap_predicate_op228_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op121 == 1'b0) & (ap_predicate_op121_read_state1 == 1'b1)) | ((rxEng_dataBuffer3b_V_empty_n == 1'b0) & (ap_predicate_op124_read_state1 == 1'b1)) | ((rxEng_dataBuffer3b_V_empty_n == 1'b0) & (ap_predicate_op44_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((rxEng_dataBuffer3_V_full_n == 1'b0) & (ap_predicate_op258_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_V_full_n == 1'b0) & (ap_predicate_op256_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_V_full_n == 1'b0) & (ap_predicate_op254_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_V_full_n == 1'b0) & (state_V_3_load_reg_1506_pp0_iter1_reg == 2'd2)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((rxEng_optionalFields_2_full_n == 1'b0) & (ap_predicate_op177_write_state2 == 1'b1)) | ((rxEng_optionalFields_2_full_n == 1'b0) & (ap_predicate_op229_write_state2 == 1'b1)) | ((rxEng_dataOffsetFifo_1_full_n == 1'b0) & (ap_predicate_op228_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op121 == 1'b0) & (ap_predicate_op121_read_state1 == 1'b1)) | ((rxEng_dataBuffer3b_V_empty_n == 1'b0) & (ap_predicate_op124_read_state1 == 1'b1)) | ((rxEng_dataBuffer3b_V_empty_n == 1'b0) & (ap_predicate_op44_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((rxEng_dataBuffer3_V_full_n == 1'b0) & (ap_predicate_op258_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_V_full_n == 1'b0) & (ap_predicate_op256_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_V_full_n == 1'b0) & (ap_predicate_op254_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_V_full_n == 1'b0) & (state_V_3_load_reg_1506_pp0_iter1_reg == 2'd2)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((rxEng_optionalFields_2_full_n == 1'b0) & (ap_predicate_op177_write_state2 == 1'b1)) | ((rxEng_optionalFields_2_full_n == 1'b0) & (ap_predicate_op229_write_state2 == 1'b1)) | ((rxEng_dataOffsetFifo_1_full_n == 1'b0) & (ap_predicate_op228_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((io_acc_block_signal_op121 == 1'b0) & (ap_predicate_op121_read_state1 == 1'b1)) | ((rxEng_dataBuffer3b_V_empty_n == 1'b0) & (ap_predicate_op124_read_state1 == 1'b1)) | ((rxEng_dataBuffer3b_V_empty_n == 1'b0) & (ap_predicate_op44_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((rxEng_optionalFields_2_full_n == 1'b0) & (ap_predicate_op177_write_state2 == 1'b1)) | ((rxEng_optionalFields_2_full_n == 1'b0) & (ap_predicate_op229_write_state2 == 1'b1)) | ((rxEng_dataOffsetFifo_1_full_n == 1'b0) & (ap_predicate_op228_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((rxEng_dataBuffer3_V_full_n == 1'b0) & (ap_predicate_op258_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_V_full_n == 1'b0) & (ap_predicate_op256_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_V_full_n == 1'b0) & (ap_predicate_op254_write_state3 == 1'b1)) | ((rxEng_dataBuffer3_V_full_n == 1'b0) & (state_V_3_load_reg_1506_pp0_iter1_reg == 2'd2)));
end

always @ (*) begin
    ap_condition_109 = ((state_V_3_load_reg_1506 == 2'd0) & (tmp_502_reg_1640 == 1'd1) & (tmp_reg_1636 == 1'd1));
end

always @ (*) begin
    ap_condition_1213 = ((grp_nbreadreq_fu_164_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_178 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_345 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_436 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_parseHeader_new_1_i_reg_217 = 'bx;

assign ap_phi_reg_pp0_iter0_state_V_1_flag_5_i_reg_233 = 'bx;

assign ap_phi_reg_pp0_iter0_state_V_1_new_5_i_reg_268 = 'bx;

always @ (*) begin
    ap_predicate_op121_read_state1 = ((tmp_nbreadreq_fu_178_p4 == 1'd1) & (grp_nbreadreq_fu_164_p3 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd0));
end

always @ (*) begin
    ap_predicate_op124_read_state1 = ((tmp_nbreadreq_fu_178_p4 == 1'd1) & (grp_nbreadreq_fu_164_p3 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd0));
end

always @ (*) begin
    ap_predicate_op177_write_state2 = ((or_ln582_reg_1559 == 1'd0) & (tmp_499_reg_1539 == 1'd1) & (state_V_3_load_reg_1506 == 2'd1));
end

always @ (*) begin
    ap_predicate_op228_write_state2 = ((icmp_ln879_reg_1664 == 1'd0) & (state_V_3_load_reg_1506 == 2'd0) & (tmp_syn_V_reg_1649 == 1'd1) & (tmp_502_reg_1640 == 1'd1) & (tmp_reg_1636 == 1'd1));
end

always @ (*) begin
    ap_predicate_op229_write_state2 = ((icmp_ln879_reg_1664 == 1'd0) & (state_V_3_load_reg_1506 == 2'd0) & (tmp_syn_V_reg_1649 == 1'd1) & (tmp_502_reg_1640 == 1'd1) & (tmp_reg_1636 == 1'd1));
end

always @ (*) begin
    ap_predicate_op254_write_state3 = ((icmp_ln879_49_reg_1563_pp0_iter1_reg == 1'd0) & (tmp_499_reg_1539_pp0_iter1_reg == 1'd1) & (state_V_3_load_reg_1506_pp0_iter1_reg == 2'd1));
end

always @ (*) begin
    ap_predicate_op256_write_state3 = ((icmp_ln879_49_reg_1563_pp0_iter1_reg == 1'd1) & (tmp_499_reg_1539_pp0_iter1_reg == 1'd1) & (state_V_3_load_reg_1506_pp0_iter1_reg == 2'd1));
end

always @ (*) begin
    ap_predicate_op258_write_state3 = ((state_V_3_load_reg_1506_pp0_iter1_reg == 2'd0) & (icmp_ln879_reg_1664_pp0_iter1_reg == 1'd1) & (tmp_502_reg_1640_pp0_iter1_reg == 1'd1) & (tmp_reg_1636_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op44_read_state1 = ((grp_nbreadreq_fu_164_p3 == 1'd1) & (ap_sig_allocacmp_state_V_3_load == 2'd1));
end

assign bvh_d_index_1_fu_1018_p3 = {{rxEng_optionalFields_4_dout}, {2'd0}};

assign bvh_d_index_2_fu_936_p3 = {{dataOffset_V_1}, {2'd0}};

assign bvh_d_index_fu_692_p3 = {{dataOffset_V_1}, {2'd0}};

assign grp_fu_305_p4 = {{rxEng_dataBuffer3b_V_dout[572:512]}};

assign grp_fu_315_p3 = rxEng_dataBuffer3b_V_dout[32'd576];

assign grp_nbreadreq_fu_164_p3 = rxEng_dataBuffer3b_V_empty_n;

assign icmp_ln391_1_fu_488_p2 = ((zext_ln391_5_fu_484_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln391_fu_410_p2 = ((zext_ln391_fu_406_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_3_fu_722_p2 = ((zext_ln414_41_fu_718_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_4_fu_836_p2 = ((zext_ln414_45_fu_832_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_564_p2 = ((Lo_assign_fu_552_p3 > 25'd319) ? 1'b1 : 1'b0);

assign icmp_ln879_49_fu_674_p2 = ((dataOffset_V_1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_994_p2 = ((rxEng_optionalFields_4_dout == 4'd0) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op121 = (rxEng_optionalFields_5_empty_n & rxEng_optionalFields_4_empty_n);

assign lshr_ln391_1_fu_530_p2 = 64'd18446744073709551615 >> zext_ln391_7_fu_520_p1;

assign lshr_ln391_fu_452_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln391_4_fu_442_p1;

assign lshr_ln414_14_fu_1158_p2 = 64'd18446744073709551615 >> zext_ln414_36_fu_1154_p1;

assign lshr_ln414_15_fu_1253_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_38_fu_1249_p1;

assign lshr_ln414_16_fu_1308_p2 = 64'd18446744073709551615 >> zext_ln414_40_fu_1304_p1;

assign lshr_ln414_17_fu_764_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_44_fu_754_p1;

assign lshr_ln414_18_fu_902_p2 = 64'd18446744073709551615 >> zext_ln414_48_fu_886_p1;

assign lshr_ln414_fu_1103_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_34_fu_1099_p1;

assign lshr_ln647_19_fu_1077_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln647_22_fu_1068_p1;

assign lshr_ln647_20_fu_1126_p2 = prevWord_keep_V >> zext_ln647_23_fu_1120_p1;

assign lshr_ln647_21_fu_1132_p2 = 64'd18446744073709551615 >> zext_ln647_24_fu_1123_p1;

assign lshr_ln647_22_fu_1221_p2 = prevWord_data_V >> zext_ln647_25_fu_1215_p1;

assign lshr_ln647_23_fu_1227_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln647_26_fu_1218_p1;

assign lshr_ln647_24_fu_1276_p2 = prevWord_keep_V >> zext_ln647_27_fu_1270_p1;

assign lshr_ln647_25_fu_1282_p2 = 64'd18446744073709551615 >> zext_ln647_28_fu_1273_p1;

assign lshr_ln647_26_fu_1329_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln647_29_fu_1325_p1;

assign lshr_ln647_27_fu_812_p2 = 64'd18446744073709551615 >> zext_ln647_30_fu_808_p1;

assign lshr_ln647_fu_1071_p2 = prevWord_data_V >> zext_ln647_fu_1065_p1;

assign or_ln563_fu_1012_p2 = (xor_ln563_fu_1006_p2 | icmp_ln879_fu_994_p2);

assign or_ln582_fu_662_p2 = (xor_ln582_fu_656_p2 | headerWritten);

assign or_ln611_fu_1442_p2 = (p_Result_123_reg_1631 | icmp_ln879_49_reg_1563);

assign p_Result_113_fu_1191_p2 = (and_ln414_25_reg_1554 | and_ln414_24_fu_1185_p2);

assign p_Result_123_fu_960_p2 = ((and_ln791_2_fu_954_p2 == 61'd0) ? 1'b1 : 1'b0);

assign p_Result_124_fu_984_p1 = rxEng_dataBuffer3b_V_dout[319:0];

assign p_Result_125_fu_1233_p2 = (lshr_ln647_23_fu_1227_p2 & lshr_ln647_22_fu_1221_p2);

assign p_Result_126_fu_1259_p2 = (p_Result_125_fu_1233_p2 & lshr_ln414_15_fu_1253_p2);

assign p_Result_127_fu_1288_p2 = (lshr_ln647_25_fu_1282_p2 & lshr_ln647_24_fu_1276_p2);

assign p_Result_128_fu_1314_p2 = (p_Result_127_fu_1288_p2 & lshr_ln414_16_fu_1308_p2);

assign p_Result_129_fu_1335_p2 = (p_Val2_71_reg_1543 & lshr_ln647_26_fu_1329_p2);

assign p_Result_130_fu_1394_p2 = (and_ln414_30_fu_1389_p2 | and_ln414_29_fu_1383_p2);

assign p_Result_131_fu_818_p2 = (p_Val2_6_fu_782_p4 & lshr_ln647_27_fu_812_p2);

assign p_Result_132_fu_1431_p2 = (and_ln414_33_fu_1426_p2 | and_ln414_32_fu_1420_p2);

assign p_Result_133_fu_1083_p2 = (lshr_ln647_fu_1071_p2 & lshr_ln647_19_fu_1077_p2);

assign p_Result_134_fu_1109_p2 = (p_Result_133_fu_1083_p2 & lshr_ln414_fu_1103_p2);

assign p_Result_135_fu_1138_p2 = (lshr_ln647_21_fu_1132_p2 & lshr_ln647_20_fu_1126_p2);

assign p_Result_136_fu_1164_p2 = (p_Result_135_fu_1138_p2 & lshr_ln414_14_fu_1158_p2);

assign p_Result_137_fu_1170_p2 = (xor_ln391_reg_1529 & p_Result_134_fu_1109_p2);

assign p_Result_138_fu_1175_p2 = (xor_ln391_1_reg_1534 & p_Result_136_fu_1164_p2);

assign p_Result_s_fu_1042_p2 = ((and_ln791_fu_1036_p2 == 61'd0) ? 1'b1 : 1'b0);

assign p_Val2_6_fu_782_p4 = {{rxEng_dataBuffer3b_V_dout[575:512]}};

assign p_Val2_71_fu_548_p1 = rxEng_dataBuffer3b_V_dout[511:0];

assign rxEng_dataOffsetFifo_1_din = tmp_dataOffset_V_reg_1644;

assign select_ln391_2_fu_430_p3 = ((icmp_ln391_fu_410_p2[0:0] === 1'b1) ? sub_ln391_fu_424_p2 : 10'd0);

assign select_ln391_3_fu_494_p3 = ((icmp_ln391_1_fu_488_p2[0:0] === 1'b1) ? 7'd63 : sub_ln624_fu_470_p2);

assign select_ln391_4_fu_508_p3 = ((icmp_ln391_1_fu_488_p2[0:0] === 1'b1) ? sub_ln391_1_fu_502_p2 : 7'd0);

assign select_ln391_fu_416_p3 = ((icmp_ln391_fu_410_p2[0:0] === 1'b1) ? 10'd511 : sub_ln623_fu_392_p2);

assign select_ln414_21_fu_600_p3 = ((icmp_ln414_fu_564_p2[0:0] === 1'b1) ? tmp_503_fu_590_p4 : tmp_V_36_fu_560_p1);

assign select_ln414_22_fu_608_p3 = ((icmp_ln414_fu_564_p2[0:0] === 1'b1) ? 320'd1067993517960455041197510853084776057301352261178326384973520803911109862890320275011481043468288 : 320'd2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575);

assign select_ln414_23_fu_616_p3 = ((icmp_ln414_fu_564_p2[0:0] === 1'b1) ? 320'd1 : 320'd2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575);

assign select_ln414_24_fu_728_p3 = ((icmp_ln414_3_fu_722_p2[0:0] === 1'b1) ? 10'd511 : sub_ln601_fu_704_p2);

assign select_ln414_25_fu_1345_p3 = ((icmp_ln414_3_reg_1593[0:0] === 1'b1) ? sub_ln414_fu_1340_p2 : sub_ln601_reg_1587);

assign select_ln414_26_fu_742_p3 = ((icmp_ln414_3_fu_722_p2[0:0] === 1'b1) ? sub_ln414_14_fu_736_p2 : 10'd0);

assign select_ln414_27_fu_1371_p3 = ((icmp_ln414_3_reg_1593[0:0] === 1'b1) ? tmp_506_fu_1361_p4 : shl_ln414_fu_1355_p2);

assign select_ln414_28_fu_848_p3 = ((icmp_ln414_4_fu_836_p2[0:0] === 1'b1) ? 7'd63 : sub_ln602_fu_776_p2);

assign select_ln414_29_fu_856_p3 = ((icmp_ln414_4_fu_836_p2[0:0] === 1'b1) ? sub_ln414_15_fu_842_p2 : sub_ln602_fu_776_p2);

assign select_ln414_30_fu_870_p3 = ((icmp_ln414_4_fu_836_p2[0:0] === 1'b1) ? sub_ln414_16_fu_864_p2 : 7'd0);

assign select_ln414_31_fu_1409_p3 = ((icmp_ln414_4_reg_1605[0:0] === 1'b1) ? tmp_508_fu_1400_p4 : shl_ln414_11_reg_1610);

assign select_ln414_fu_582_p3 = ((icmp_ln414_fu_564_p2[0:0] === 1'b1) ? st_fu_574_p3 : tmp_V_36_fu_560_p1);

assign select_ln566_fu_1475_p3 = ((p_Result_s_reg_1677[0:0] === 1'b1) ? 2'd0 : 2'd2);

assign select_ln581_fu_642_p3 = ((optionalHeader_ready[0:0] === 1'b1) ? optionalHeader_idx : add_ln67_fu_636_p2);

assign select_ln611_fu_1446_p3 = ((or_ln611_fu_1442_p2[0:0] === 1'b1) ? 2'd0 : 2'd2);

assign shl_ln391_1_fu_524_p2 = 64'd18446744073709551615 << zext_ln391_6_fu_516_p1;

assign shl_ln391_fu_446_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 << zext_ln391_3_fu_438_p1;

assign shl_ln414_10_fu_758_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 << zext_ln414_43_fu_750_p1;

assign shl_ln414_11_fu_890_p2 = p_Result_131_fu_818_p2 << zext_ln414_46_fu_878_p1;

assign shl_ln414_12_fu_896_p2 = 64'd18446744073709551615 << zext_ln414_47_fu_882_p1;

assign shl_ln414_fu_1355_p2 = p_Result_129_fu_1335_p2 << zext_ln414_42_fu_1351_p1;

assign shl_ln791_1_fu_918_p2 = 61'd1 << zext_ln791_1_fu_914_p1;

assign shl_ln791_2_fu_948_p2 = 61'd1 << zext_ln791_2_fu_944_p1;

assign shl_ln791_fu_1030_p2 = 61'd1 << zext_ln791_fu_1026_p1;

assign st_fu_574_p3 = {{trunc_ln414_fu_570_p1}, {319'd0}};

assign state_V_3_load_load_fu_344_p1 = ap_sig_allocacmp_state_V_3_load;

assign sub_ln391_1_fu_502_p2 = (7'd63 - sub_ln624_fu_470_p2);

assign sub_ln391_fu_424_p2 = (10'd511 - sub_ln623_fu_392_p2);

assign sub_ln414_14_fu_736_p2 = (10'd511 - sub_ln601_fu_704_p2);

assign sub_ln414_15_fu_842_p2 = (7'd63 - sub_ln602_fu_776_p2);

assign sub_ln414_16_fu_864_p2 = (7'd63 - sub_ln602_fu_776_p2);

assign sub_ln414_fu_1340_p2 = (10'd511 - sub_ln601_reg_1587);

assign sub_ln601_fu_704_p2 = ($signed(10'd512) - $signed(zext_ln599_fu_688_p1));

assign sub_ln602_fu_776_p2 = ($signed(7'd64) - $signed(zext_ln600_fu_700_p1));

assign sub_ln623_fu_392_p2 = ($signed(10'd512) - $signed(zext_ln621_fu_376_p1));

assign sub_ln624_fu_470_p2 = ($signed(7'd64) - $signed(zext_ln622_fu_388_p1));

assign sub_ln647_11_fu_802_p2 = ($signed(7'd64) - $signed(zext_ln600_fu_700_p1));

assign sub_ln647_fu_1320_p2 = ($signed(10'd512) - $signed(zext_ln599_reg_1575));

assign tmp_4_fu_1498_p4 = {{{tmp_last_V_reg_1622_pp0_iter1_reg}, {p_Result_132_reg_1697}}, {p_Result_130_reg_1692}};

assign tmp_500_fu_398_p3 = sub_ln623_fu_392_p2[32'd9];

assign tmp_501_fu_476_p3 = sub_ln624_fu_470_p2[32'd6];

integer ap_tvar_int_0;

always @ (select_ln414_fu_582_p3) begin
    for (ap_tvar_int_0 = 320 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 319 - 0) begin
            tmp_503_fu_590_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_503_fu_590_p4[ap_tvar_int_0] = select_ln414_fu_582_p3[319 - ap_tvar_int_0];
        end
    end
end

assign tmp_505_fu_710_p3 = sub_ln601_fu_704_p2[32'd9];

integer ap_tvar_int_1;

always @ (shl_ln414_fu_1355_p2) begin
    for (ap_tvar_int_1 = 512 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 511 - 0) begin
            tmp_506_fu_1361_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_506_fu_1361_p4[ap_tvar_int_1] = shl_ln414_fu_1355_p2[511 - ap_tvar_int_1];
        end
    end
end

assign tmp_507_fu_824_p3 = sub_ln602_fu_776_p2[32'd6];

integer ap_tvar_int_2;

always @ (shl_ln414_11_reg_1610) begin
    for (ap_tvar_int_2 = 64 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 63 - 0) begin
            tmp_508_fu_1400_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_508_fu_1400_p4[ap_tvar_int_2] = shl_ln414_11_reg_1610[63 - ap_tvar_int_2];
        end
    end
end

assign tmp_5_fu_1489_p4 = {{{{1'd1}, {p_Result_138_reg_1687}}}, {p_Result_137_reg_1682}};

assign tmp_V_36_fu_560_p1 = rxEng_dataBuffer3b_V_dout[319:0];

assign tmp_V_fu_1196_p3 = ((optionalHeader_ready_1_reg_1510[0:0] === 1'b1) ? optionalHeader_heade : p_Result_113_fu_1191_p2);

assign tmp_last_V_fu_930_p2 = ((and_ln791_1_fu_924_p2 == 61'd0) ? 1'b1 : 1'b0);

assign tmp_nbreadreq_fu_178_p4 = (rxEng_optionalFields_5_empty_n & rxEng_optionalFields_4_empty_n);

assign tmp_syn_V_fu_970_p1 = rxEng_optionalFields_5_dout;

assign trunc_ln1_fu_792_p4 = {{rxEng_dataBuffer3b_V_dout[572:512]}};

assign trunc_ln414_fu_570_p1 = rxEng_dataBuffer3b_V_dout[0:0];

assign trunc_ln537_fu_980_p1 = rxEng_dataBuffer3b_V_dout[511:0];

assign xor_ln391_1_fu_542_p2 = (64'd18446744073709551615 ^ and_ln391_3_fu_536_p2);

assign xor_ln391_fu_464_p2 = (512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 ^ and_ln391_fu_458_p2);

assign xor_ln414_10_fu_1180_p2 = (320'd2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575 ^ and_ln414_reg_1549);

assign xor_ln414_11_fu_1243_p2 = (zext_ln414_37_fu_1239_p1 ^ 10'd511);

assign xor_ln414_12_fu_1298_p2 = (zext_ln414_39_fu_1294_p1 ^ 7'd63);

assign xor_ln414_13_fu_1378_p2 = (512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 ^ and_ln414_28_reg_1599);

assign xor_ln414_14_fu_1415_p2 = (64'd18446744073709551615 ^ and_ln414_31_reg_1616);

assign xor_ln414_9_fu_1148_p2 = (zext_ln414_35_fu_1144_p1 ^ 7'd63);

assign xor_ln414_fu_1093_p2 = (zext_ln414_fu_1089_p1 ^ 10'd511);

assign xor_ln563_fu_1006_p2 = (grp_fu_315_p3 ^ 1'd1);

assign xor_ln582_fu_656_p2 = (ap_sig_allocacmp_parseHeader_load ^ 1'd1);

assign xor_ln599_fu_1210_p2 = (9'd511 ^ Lo_assign_2_reg_1568);

assign xor_ln600_fu_1265_p2 = (bvh_d_index_reg_1580 ^ 6'd63);

assign xor_ln621_fu_1060_p2 = (9'd511 ^ Lo_assign_s_reg_1515);

assign xor_ln622_fu_1115_p2 = (6'd63 ^ Lo_assign_1_reg_1522);

assign zext_ln391_3_fu_438_p1 = select_ln391_fu_416_p3;

assign zext_ln391_4_fu_442_p1 = select_ln391_2_fu_430_p3;

assign zext_ln391_5_fu_484_p1 = tmp_501_fu_476_p3;

assign zext_ln391_6_fu_516_p1 = select_ln391_3_fu_494_p3;

assign zext_ln391_7_fu_520_p1 = select_ln391_4_fu_508_p3;

assign zext_ln391_fu_406_p1 = tmp_500_fu_398_p3;

assign zext_ln414_34_fu_1099_p1 = xor_ln414_fu_1093_p2;

assign zext_ln414_35_fu_1144_p1 = xor_ln622_fu_1115_p2;

assign zext_ln414_36_fu_1154_p1 = xor_ln414_9_fu_1148_p2;

assign zext_ln414_37_fu_1239_p1 = xor_ln599_fu_1210_p2;

assign zext_ln414_38_fu_1249_p1 = xor_ln414_11_fu_1243_p2;

assign zext_ln414_39_fu_1294_p1 = xor_ln600_fu_1265_p2;

assign zext_ln414_40_fu_1304_p1 = xor_ln414_12_fu_1298_p2;

assign zext_ln414_41_fu_718_p1 = tmp_505_fu_710_p3;

assign zext_ln414_42_fu_1351_p1 = select_ln414_25_fu_1345_p3;

assign zext_ln414_43_fu_750_p1 = select_ln414_24_fu_728_p3;

assign zext_ln414_44_fu_754_p1 = select_ln414_26_fu_742_p3;

assign zext_ln414_45_fu_832_p1 = tmp_507_fu_824_p3;

assign zext_ln414_46_fu_878_p1 = select_ln414_29_fu_856_p3;

assign zext_ln414_47_fu_882_p1 = select_ln414_28_fu_848_p3;

assign zext_ln414_48_fu_886_p1 = select_ln414_30_fu_870_p3;

assign zext_ln414_fu_1089_p1 = xor_ln621_fu_1060_p2;

assign zext_ln563_fu_1471_p1 = xor_ln563_reg_1668;

assign zext_ln599_fu_688_p1 = Lo_assign_2_fu_680_p3;

assign zext_ln600_fu_700_p1 = bvh_d_index_fu_692_p3;

assign zext_ln621_fu_376_p1 = Lo_assign_s_fu_368_p3;

assign zext_ln622_fu_388_p1 = Lo_assign_1_fu_380_p3;

assign zext_ln647_22_fu_1068_p1 = Lo_assign_s_reg_1515;

assign zext_ln647_23_fu_1120_p1 = Lo_assign_1_reg_1522;

assign zext_ln647_24_fu_1123_p1 = Lo_assign_1_reg_1522;

assign zext_ln647_25_fu_1215_p1 = Lo_assign_2_reg_1568;

assign zext_ln647_26_fu_1218_p1 = Lo_assign_2_reg_1568;

assign zext_ln647_27_fu_1270_p1 = bvh_d_index_reg_1580;

assign zext_ln647_28_fu_1273_p1 = bvh_d_index_reg_1580;

assign zext_ln647_29_fu_1325_p1 = sub_ln647_fu_1320_p2;

assign zext_ln647_30_fu_808_p1 = sub_ln647_11_fu_802_p2;

assign zext_ln647_fu_1065_p1 = Lo_assign_s_reg_1515;

assign zext_ln791_1_fu_914_p1 = bvh_d_index_fu_692_p3;

assign zext_ln791_2_fu_944_p1 = bvh_d_index_2_fu_936_p3;

assign zext_ln791_fu_1026_p1 = bvh_d_index_1_fu_1018_p3;

always @ (posedge ap_clk) begin
    Lo_assign_s_reg_1515[4:0] <= 5'b00000;
    Lo_assign_1_reg_1522[1:0] <= 2'b00;
    Lo_assign_2_reg_1568[4:0] <= 5'b00000;
    zext_ln599_reg_1575[4:0] <= 5'b00000;
    zext_ln599_reg_1575[9] <= 1'b0;
    bvh_d_index_reg_1580[1:0] <= 2'b00;
    sub_ln601_reg_1587[4:0] <= 5'b00000;
end

endmodule //drop_optional_header
