static void * F_1 ( unsigned long V_1 )\r\n{\r\nvoid * V_2 ;\r\nif ( V_3 )\r\nV_2 = F_2 ( V_1 , V_1 , F_3 ( V_4 ) ) ;\r\nelse\r\nV_2 = F_4 ( F_5 ( V_1 , V_1 ,\r\nF_3 ( V_4 ) ) ) ;\r\nmemset ( V_2 , 0 , V_1 ) ;\r\nreturn V_2 ;\r\n}\r\nint F_6 ( unsigned long V_5 , unsigned long V_6 , int V_7 )\r\n{\r\nT_1 * V_8 ;\r\nT_2 * V_9 ;\r\nT_3 * V_10 ;\r\nT_4 * V_11 ;\r\nif ( F_7 () ) {\r\nV_8 = F_8 ( V_5 ) ;\r\nV_9 = F_9 ( & V_12 , V_8 , V_5 ) ;\r\nif ( ! V_9 )\r\nreturn - V_13 ;\r\nV_10 = F_10 ( & V_12 , V_9 , V_5 ) ;\r\nif ( ! V_10 )\r\nreturn - V_13 ;\r\nV_11 = F_11 ( V_10 , V_5 ) ;\r\nif ( ! V_11 )\r\nreturn - V_13 ;\r\nF_12 ( & V_12 , V_5 , V_11 , F_13 ( V_6 >> V_14 ,\r\nF_14 ( V_7 ) ) ) ;\r\n} else {\r\n#ifdef F_15\r\nV_8 = F_8 ( V_5 ) ;\r\n#ifdef F_16\r\nif ( F_17 ( * V_8 ) ) {\r\nV_9 = F_1 ( F_16 ) ;\r\nF_18 ( V_9 == NULL ) ;\r\nF_19 ( & V_12 , V_8 , V_9 ) ;\r\n}\r\n#endif\r\nV_9 = F_20 ( V_8 , V_5 ) ;\r\nif ( F_21 ( * V_9 ) ) {\r\nV_10 = F_1 ( V_15 ) ;\r\nF_18 ( V_10 == NULL ) ;\r\nF_22 ( & V_12 , V_9 , V_10 ) ;\r\n}\r\nV_10 = F_23 ( V_9 , V_5 ) ;\r\nif ( ! F_24 ( * V_10 ) ) {\r\nV_11 = F_1 ( V_16 ) ;\r\nF_18 ( V_11 == NULL ) ;\r\nF_25 ( & V_12 , V_10 , V_11 ) ;\r\n}\r\nV_11 = F_26 ( V_10 , V_5 ) ;\r\nF_12 ( & V_12 , V_5 , V_11 , F_13 ( V_6 >> V_14 ,\r\nF_14 ( V_7 ) ) ) ;\r\n#else\r\nif ( F_27 ( V_5 , V_5 + V_16 , V_6 , V_7 ,\r\nV_17 , V_18 ) ) {\r\nF_28 ( V_19 L_1\r\nL_2 , V_6 ) ;\r\nreturn - V_13 ;\r\n}\r\n#endif\r\n}\r\n#ifdef F_29\r\nF_30 () ;\r\n#else\r\nF_31 () ;\r\n#endif\r\nreturn 0 ;\r\n}\r\nvoid T_5 * F_32 ( T_6 V_6 , void * V_5 , unsigned long V_1 ,\r\nunsigned long V_7 )\r\n{\r\nunsigned long V_20 ;\r\nif ( ( V_7 & V_21 ) == 0 )\r\nV_7 |= F_33 ( V_22 ) ;\r\nif ( V_7 & V_23 )\r\nV_7 &= ~ V_24 ;\r\nif ( V_7 & V_25 )\r\nreturn NULL ;\r\nF_34 ( V_6 & ~ V_26 ) ;\r\nF_34 ( ( ( unsigned long ) V_5 ) & ~ V_26 ) ;\r\nF_34 ( V_1 & ~ V_26 ) ;\r\nfor ( V_20 = 0 ; V_20 < V_1 ; V_20 += V_16 )\r\nif ( F_6 ( ( unsigned long ) V_5 + V_20 , V_6 + V_20 , V_7 ) )\r\nreturn NULL ;\r\nreturn ( void T_5 * ) V_5 ;\r\n}\r\nvoid F_35 ( void * V_5 , unsigned long V_1 )\r\n{\r\nF_34 ( ( ( unsigned long ) V_5 ) & ~ V_26 ) ;\r\nF_34 ( V_1 & ~ V_26 ) ;\r\nF_36 ( ( unsigned long ) V_5 , V_1 ) ;\r\n}\r\nvoid T_5 * F_37 ( T_6 V_27 , unsigned long V_1 ,\r\nunsigned long V_7 , void * V_28 )\r\n{\r\nT_6 V_29 ;\r\nvoid T_5 * V_30 ;\r\nV_29 = V_27 & V_26 ;\r\nV_1 = F_38 ( V_27 + V_1 ) - V_29 ;\r\nif ( ( V_1 == 0 ) || ( V_29 == 0 ) )\r\nreturn NULL ;\r\nif ( V_31 ) {\r\nstruct V_32 * V_33 ;\r\nV_33 = F_39 ( V_1 , V_34 ,\r\nV_35 , V_36 ,\r\nV_28 ) ;\r\nif ( V_33 == NULL )\r\nreturn NULL ;\r\nV_33 -> V_37 = V_29 ;\r\nV_30 = F_32 ( V_29 , V_33 -> V_27 , V_1 , V_7 ) ;\r\nif ( ! V_30 )\r\nF_40 ( V_33 -> V_27 ) ;\r\n} else {\r\nV_30 = F_32 ( V_29 , ( void * ) V_35 , V_1 , V_7 ) ;\r\nif ( V_30 )\r\nV_35 += V_1 ;\r\n}\r\nif ( V_30 )\r\nV_30 += V_27 & ~ V_26 ;\r\nreturn V_30 ;\r\n}\r\nvoid T_5 * F_41 ( T_6 V_27 , unsigned long V_1 ,\r\nunsigned long V_7 )\r\n{\r\nreturn F_37 ( V_27 , V_1 , V_7 , F_42 ( 0 ) ) ;\r\n}\r\nvoid T_5 * F_43 ( T_6 V_27 , unsigned long V_1 )\r\n{\r\nunsigned long V_7 = V_23 | V_38 ;\r\nvoid * V_28 = F_42 ( 0 ) ;\r\nif ( V_39 . F_43 )\r\nreturn V_39 . F_43 ( V_27 , V_1 , V_7 , V_28 ) ;\r\nreturn F_37 ( V_27 , V_1 , V_7 , V_28 ) ;\r\n}\r\nvoid T_5 * F_44 ( T_6 V_27 , unsigned long V_1 )\r\n{\r\nunsigned long V_7 = V_23 ;\r\nvoid * V_28 = F_42 ( 0 ) ;\r\nif ( V_39 . F_43 )\r\nreturn V_39 . F_43 ( V_27 , V_1 , V_7 , V_28 ) ;\r\nreturn F_37 ( V_27 , V_1 , V_7 , V_28 ) ;\r\n}\r\nvoid T_5 * F_45 ( T_6 V_27 , unsigned long V_1 ,\r\nunsigned long V_7 )\r\n{\r\nvoid * V_28 = F_42 ( 0 ) ;\r\nif ( V_7 & V_40 )\r\nV_7 |= V_41 ;\r\nV_7 &= ~ ( V_42 | V_43 ) ;\r\n#ifdef F_46\r\nV_7 |= F_46 ;\r\n#endif\r\nif ( V_39 . F_43 )\r\nreturn V_39 . F_43 ( V_27 , V_1 , V_7 , V_28 ) ;\r\nreturn F_37 ( V_27 , V_1 , V_7 , V_28 ) ;\r\n}\r\nvoid F_47 ( volatile void T_5 * V_44 )\r\n{\r\nvoid * V_27 ;\r\nif ( ! V_31 )\r\nreturn;\r\nV_27 = ( void * ) ( ( unsigned long V_45 )\r\nF_48 ( V_44 ) & V_26 ) ;\r\nif ( ( unsigned long ) V_27 < V_35 ) {\r\nF_28 ( V_46 L_3\r\nL_4 , V_27 ) ;\r\nreturn;\r\n}\r\nF_40 ( V_27 ) ;\r\n}\r\nvoid F_49 ( volatile void T_5 * V_44 )\r\n{\r\nif ( V_39 . F_49 )\r\nV_39 . F_49 ( V_44 ) ;\r\nelse\r\nF_47 ( V_44 ) ;\r\n}\r\nstruct V_47 * F_50 ( T_3 V_48 )\r\n{\r\n#ifdef F_51\r\nif ( F_52 ( V_48 ) )\r\nreturn F_53 ( F_54 ( V_48 ) ) ;\r\n#endif\r\nreturn F_55 ( F_56 ( V_48 ) ) ;\r\n}\r\nstatic T_4 * F_57 ( struct V_49 * V_50 )\r\n{\r\nvoid * V_51 , * V_30 ;\r\nF_58 ( & V_50 -> V_52 ) ;\r\nV_30 = V_50 -> V_53 . V_51 ;\r\nif ( V_30 ) {\r\nV_51 = V_30 + V_54 ;\r\nif ( ( ( unsigned long ) V_51 & ~ V_26 ) == 0 )\r\nV_51 = NULL ;\r\nV_50 -> V_53 . V_51 = V_51 ;\r\n}\r\nF_59 ( & V_50 -> V_52 ) ;\r\nreturn ( T_4 * ) V_30 ;\r\n}\r\nstatic T_4 * F_60 ( struct V_49 * V_50 , int V_55 )\r\n{\r\nvoid * V_30 = NULL ;\r\nstruct V_47 * V_47 = F_61 ( V_56 | V_57 |\r\nV_58 | V_59 ) ;\r\nif ( ! V_47 )\r\nreturn NULL ;\r\nif ( ! V_55 && ! F_62 ( V_47 ) ) {\r\nF_63 ( V_47 ) ;\r\nreturn NULL ;\r\n}\r\nV_30 = F_64 ( V_47 ) ;\r\nF_58 ( & V_50 -> V_52 ) ;\r\nif ( F_65 ( ! V_50 -> V_53 . V_51 ) ) {\r\nF_66 ( & V_47 -> V_60 , V_61 ) ;\r\nV_50 -> V_53 . V_51 = V_30 + V_54 ;\r\n}\r\nF_59 ( & V_50 -> V_52 ) ;\r\nreturn ( T_4 * ) V_30 ;\r\n}\r\nT_4 * F_67 ( struct V_49 * V_50 , unsigned long V_62 , int V_55 )\r\n{\r\nT_4 * V_63 ;\r\nV_63 = F_57 ( V_50 ) ;\r\nif ( V_63 )\r\nreturn V_63 ;\r\nreturn F_60 ( V_50 , V_55 ) ;\r\n}\r\nvoid F_68 ( struct V_49 * V_50 , unsigned long * V_64 , int V_55 )\r\n{\r\nstruct V_47 * V_47 = F_55 ( V_64 ) ;\r\nif ( F_69 ( V_47 ) ) {\r\nif ( ! V_55 )\r\nF_70 ( V_47 ) ;\r\nF_71 ( V_47 , 0 ) ;\r\n}\r\n}\r\nstatic void F_72 ( void * V_64 )\r\n{\r\nstruct V_47 * V_47 = F_55 ( V_64 ) ;\r\nif ( F_69 ( V_47 ) ) {\r\nF_70 ( V_47 ) ;\r\nF_71 ( V_47 , 0 ) ;\r\n}\r\n}\r\nvoid F_73 ( struct V_65 * V_66 , void * V_64 , int V_67 )\r\n{\r\nunsigned long V_68 = ( unsigned long ) V_64 ;\r\nF_18 ( V_67 > V_69 ) ;\r\nV_68 |= V_67 ;\r\nF_74 ( V_66 , ( void * ) V_68 ) ;\r\n}\r\nvoid F_75 ( void * V_70 )\r\n{\r\nvoid * V_64 = ( void * ) ( ( unsigned long ) V_70 & ~ V_69 ) ;\r\nunsigned V_67 = ( unsigned long ) V_70 & V_69 ;\r\nif ( ! V_67 )\r\nF_72 ( V_64 ) ;\r\nelse {\r\nF_18 ( V_67 > V_69 ) ;\r\nF_76 ( F_77 ( V_67 ) , V_64 ) ;\r\n}\r\n}\r\nvoid F_73 ( struct V_65 * V_66 , void * V_64 , int V_67 )\r\n{\r\nif ( ! V_67 ) {\r\nstruct V_47 * V_47 = F_55 ( V_64 ) ;\r\nif ( F_69 ( V_47 ) ) {\r\nF_70 ( V_47 ) ;\r\nF_71 ( V_47 , 0 ) ;\r\n}\r\n} else {\r\nF_18 ( V_67 > V_69 ) ;\r\nF_76 ( F_77 ( V_67 ) , V_64 ) ;\r\n}\r\n}\r\nint F_78 ( struct V_71 * V_72 , unsigned long V_73 ,\r\nT_3 * V_10 , T_3 V_74 , int V_75 )\r\n{\r\nint V_76 ;\r\n#ifdef F_79\r\nF_34 ( ! F_52 ( * V_10 ) ) ;\r\nF_80 ( & V_72 -> V_77 -> V_52 ) ;\r\n#endif\r\nV_76 = ! F_81 ( * ( V_10 ) , V_74 ) ;\r\nif ( V_76 ) {\r\nF_82 ( F_83 ( V_10 ) , F_84 ( V_74 ) ) ;\r\n}\r\nreturn V_76 ;\r\n}\r\nunsigned long F_85 ( struct V_49 * V_50 , unsigned long V_27 ,\r\nT_3 * V_10 , unsigned long V_78 ,\r\nunsigned long V_79 )\r\n{\r\nunsigned long V_80 , V_81 ;\r\n#ifdef F_79\r\nF_34 ( ! F_52 ( * V_10 ) ) ;\r\nF_80 ( & V_50 -> V_52 ) ;\r\n#endif\r\n#ifdef F_86\r\n__asm__ __volatile__(\r\n"1: ldarx %0,0,%3\n\\r\nandi. %1,%0,%6\n\\r\nbne- 1b \n\\r\nandc %1,%0,%4 \n\\r\nor %1,%1,%7\n\\r\nstdcx. %1,0,%3 \n\\r\nbne- 1b"\r\n: "=&r" (old), "=&r" (tmp), "=m" (*pmdp)\r\n: "r" (pmdp), "r" (clr), "m" (*pmdp), "i" (_PAGE_BUSY), "r" (set)\r\n: "cc" );\r\n#else\r\nV_80 = F_87 ( * V_10 ) ;\r\n* V_10 = F_88 ( ( V_80 & ~ V_78 ) | V_79 ) ;\r\n#endif\r\nif ( V_80 & V_82 )\r\nF_89 ( V_50 , V_27 , V_10 ) ;\r\nreturn V_80 ;\r\n}\r\nT_3 F_90 ( struct V_71 * V_72 , unsigned long V_73 ,\r\nT_3 * V_10 )\r\n{\r\nT_3 V_48 ;\r\nF_91 ( V_73 & ~ V_83 ) ;\r\nif ( F_52 ( * V_10 ) ) {\r\nV_48 = F_92 ( V_72 -> V_77 , V_73 , V_10 ) ;\r\n} else {\r\nV_48 = * V_10 ;\r\nF_93 ( V_10 ) ;\r\nF_94 () ;\r\nF_95 ( V_72 -> V_77 , & V_48 , V_73 ) ;\r\n}\r\nreturn V_48 ;\r\n}\r\nint F_96 ( struct V_71 * V_72 ,\r\nunsigned long V_73 , T_3 * V_10 )\r\n{\r\nreturn F_97 ( V_72 -> V_77 , V_73 , V_10 ) ;\r\n}\r\nint F_98 ( struct V_71 * V_72 ,\r\nunsigned long V_73 , T_3 * V_10 )\r\n{\r\nreturn F_97 ( V_72 -> V_77 , V_73 , V_10 ) ;\r\n}\r\nvoid F_99 ( struct V_71 * V_72 ,\r\nunsigned long V_73 , T_3 * V_10 )\r\n{\r\nunsigned long V_80 , V_81 ;\r\nF_91 ( V_73 & ~ V_83 ) ;\r\n#ifdef F_79\r\nF_34 ( ! F_52 ( * V_10 ) ) ;\r\nF_80 ( & V_72 -> V_77 -> V_52 ) ;\r\n#endif\r\n#ifdef F_86\r\n__asm__ __volatile__(\r\n"1: ldarx %0,0,%3\n\\r\nandi. %1,%0,%6\n\\r\nbne- 1b \n\\r\nori %1,%0,%4 \n\\r\nstdcx. %1,0,%3 \n\\r\nbne- 1b"\r\n: "=&r" (old), "=&r" (tmp), "=m" (*pmdp)\r\n: "r" (pmdp), "i" (_PAGE_SPLITTING), "m" (*pmdp), "i" (_PAGE_BUSY)\r\n: "cc" );\r\n#else\r\nV_80 = F_87 ( * V_10 ) ;\r\n* V_10 = F_88 ( V_80 | V_84 ) ;\r\n#endif\r\nif ( ! ( V_80 & V_84 ) ) {\r\nif ( V_80 & V_82 )\r\nF_89 ( V_72 -> V_77 , V_73 , V_10 ) ;\r\n}\r\nF_94 () ;\r\n}\r\nvoid F_100 ( struct V_49 * V_50 , T_3 * V_10 ,\r\nT_7 V_85 )\r\n{\r\nT_7 * V_86 ;\r\nF_80 ( & V_50 -> V_52 ) ;\r\nV_86 = ( T_7 * ) V_10 + V_87 ;\r\n* V_86 = V_85 ;\r\nF_31 () ;\r\n}\r\nT_7 F_101 ( struct V_49 * V_50 , T_3 * V_10 )\r\n{\r\nT_7 V_85 ;\r\nT_7 * V_86 ;\r\nF_80 ( & V_50 -> V_52 ) ;\r\nV_86 = ( T_7 * ) V_10 + V_87 ;\r\nV_85 = * V_86 ;\r\n* V_86 = NULL ;\r\nmemset ( V_85 , 0 , V_54 ) ;\r\nreturn V_85 ;\r\n}\r\nvoid F_102 ( struct V_49 * V_50 , unsigned long V_27 ,\r\nT_3 * V_10 , T_3 V_48 )\r\n{\r\n#ifdef F_79\r\nF_34 ( F_87 ( * V_10 ) & V_21 ) ;\r\nF_80 ( & V_50 -> V_52 ) ;\r\nF_34 ( ! F_52 ( V_48 ) ) ;\r\n#endif\r\nreturn F_12 ( V_50 , V_27 , F_83 ( V_10 ) , F_84 ( V_48 ) ) ;\r\n}\r\nvoid F_103 ( struct V_71 * V_72 , unsigned long V_73 ,\r\nT_3 * V_10 )\r\n{\r\nF_85 ( V_72 -> V_77 , V_73 , V_10 , V_21 , 0 ) ;\r\n}\r\nvoid F_89 ( struct V_49 * V_50 , unsigned long V_27 ,\r\nT_3 * V_10 )\r\n{\r\nint V_88 , V_20 ;\r\nunsigned long V_89 ;\r\nint V_90 ;\r\nunsigned int V_91 , V_92 ;\r\nunsigned char * V_93 ;\r\nunsigned long V_94 , V_95 , V_96 , V_97 , V_67 , V_98 ;\r\nV_89 = V_27 & V_83 ;\r\nV_93 = F_104 ( V_10 ) ;\r\nif ( ! V_93 )\r\nreturn;\r\nV_91 = F_105 ( V_50 , V_89 ) ;\r\nif ( V_39 . V_99 )\r\nreturn V_39 . V_99 ( V_50 , V_93 ,\r\nV_89 , V_91 ) ;\r\nV_67 = V_100 [ V_91 ] . V_67 ;\r\nV_90 = V_101 >> V_67 ;\r\nfor ( V_20 = 0 ; V_20 < V_90 ; V_20 ++ ) {\r\nV_92 = F_106 ( V_93 , V_20 ) ;\r\nif ( ! V_92 )\r\ncontinue;\r\nV_94 = F_107 ( V_93 , V_20 ) ;\r\nV_27 = V_89 + ( V_20 * ( 1ul << V_67 ) ) ;\r\nif ( ! F_108 ( V_27 ) ) {\r\nV_88 = F_109 ( V_27 ) ;\r\nV_96 = F_110 ( V_50 -> V_53 . V_102 , V_27 , V_88 ) ;\r\nF_34 ( V_96 == 0 ) ;\r\n} else {\r\nV_96 = F_111 ( V_27 , V_18 ) ;\r\nV_88 = V_18 ;\r\n}\r\nV_95 = F_112 ( V_27 , V_96 , V_88 ) ;\r\nV_97 = F_113 ( V_95 , V_67 , V_88 ) ;\r\nif ( V_94 & V_103 )\r\nV_97 = ~ V_97 ;\r\nV_98 = ( V_97 & V_104 ) * V_105 ;\r\nV_98 += V_94 & V_106 ;\r\nV_39 . V_107 ( V_98 , V_95 , V_91 ,\r\nV_108 , V_88 , 0 ) ;\r\n}\r\n}\r\nstatic T_3 F_114 ( T_3 V_48 , T_8 V_109 )\r\n{\r\nF_87 ( V_48 ) |= F_33 ( V_109 ) ;\r\nreturn V_48 ;\r\n}\r\nT_3 F_115 ( unsigned long V_110 , T_8 V_109 )\r\n{\r\nT_3 V_48 ;\r\nF_87 ( V_48 ) = V_110 << V_111 ;\r\nF_87 ( V_48 ) |= V_112 ;\r\nV_48 = F_114 ( V_48 , V_109 ) ;\r\nreturn V_48 ;\r\n}\r\nT_3 F_116 ( struct V_47 * V_47 , T_8 V_109 )\r\n{\r\nreturn F_115 ( F_117 ( V_47 ) , V_109 ) ;\r\n}\r\nT_3 F_118 ( T_3 V_48 , T_8 V_113 )\r\n{\r\nF_87 ( V_48 ) &= V_114 ;\r\nV_48 = F_114 ( V_48 , V_113 ) ;\r\nreturn V_48 ;\r\n}\r\nvoid F_119 ( struct V_71 * V_72 , unsigned long V_27 ,\r\nT_3 * V_48 )\r\n{\r\nreturn;\r\n}\r\nT_3 F_92 ( struct V_49 * V_50 ,\r\nunsigned long V_27 , T_3 * V_10 )\r\n{\r\nT_3 V_115 ;\r\nT_7 V_85 ;\r\nunsigned long V_80 ;\r\nT_7 * V_86 ;\r\nV_80 = F_85 ( V_50 , V_27 , V_10 , ~ 0UL , 0 ) ;\r\nV_115 = F_88 ( V_80 ) ;\r\nV_86 = ( T_7 * ) V_10 + V_87 ;\r\nV_85 = * V_86 ;\r\nmemset ( V_85 , 0 , V_54 ) ;\r\nreturn V_115 ;\r\n}\r\nint F_120 ( void )\r\n{\r\nif ( ! F_121 ( V_116 ) )\r\nreturn 0 ;\r\nif ( V_100 [ V_108 ] . V_67 != V_117 )\r\nreturn 0 ;\r\nif ( V_100 [ V_118 ] . V_67 &&\r\n( V_100 [ V_118 ] . V_119 [ V_108 ] == - 1 ) )\r\nreturn 0 ;\r\nif ( V_100 [ V_120 ] . V_119 [ V_108 ] == - 1 )\r\nreturn 0 ;\r\nreturn 1 ;\r\n}
