static void\r\nF_1 ( T_1 * V_1 )\r\n{\r\nV_1 -> V_2 . V_3 = NULL ;\r\n}\r\nstatic void\r\nF_2 ( T_1 * V_1 )\r\n{\r\nif ( V_1 -> V_2 . V_3 ) {\r\nF_3 ( V_1 -> V_2 . V_3 ) ;\r\nV_1 -> V_2 . V_3 = NULL ;\r\n}\r\n}\r\nstatic T_2\r\nF_4 ( const T_3 * V_4 )\r\n{\r\nT_2 V_5 = FALSE ;\r\nconst T_3 * V_6 = V_4 ;\r\nT_4 V_7 , V_8 ;\r\nV_8 = strlen ( V_6 ) ;\r\nfor ( V_7 = 0 ; V_7 < V_8 ; V_7 ++ ) {\r\nif ( ( V_9 ) ( V_6 [ V_7 ] & 0xF0 ) >= 0xA0 &&\r\n( V_9 ) ( V_6 [ V_7 ] & 0x0F ) >= 0x0A )\r\n{\r\nV_5 = TRUE ;\r\nbreak;\r\n}\r\n}\r\nreturn V_5 ;\r\n}\r\nstatic T_2\r\nF_5 ( T_1 * V_1 , const char * V_4 , T_3 * * V_10 )\r\n{\r\nT_5 * V_11 = NULL ;\r\nT_6 V_12 = V_13 ;\r\nif ( F_4 ( V_4 ) ) {\r\nV_12 = ( T_6 ) ( V_13 | V_14 ) ;\r\n}\r\nF_2 ( V_1 ) ;\r\nV_1 -> V_2 . V_3 = F_6 (\r\nV_4 ,\r\nV_12 ,\r\n( V_15 ) 0 ,\r\n& V_11\r\n) ;\r\nif ( V_11 ) {\r\nif ( V_10 ) {\r\n* V_10 = F_7 ( V_11 -> V_16 ) ;\r\n}\r\nF_8 ( V_11 ) ;\r\nif ( V_1 -> V_2 . V_3 ) {\r\nF_3 ( V_1 -> V_2 . V_3 ) ;\r\n}\r\nreturn FALSE ;\r\n}\r\nreturn TRUE ;\r\n}\r\nstatic T_2\r\nF_9 ( T_1 * V_1 , const char * V_4 , T_2 V_17 , T_3 * * V_10 )\r\n{\r\nF_10 ( ! V_17 ) ;\r\nreturn F_5 ( V_1 , V_4 , V_10 ) ;\r\n}\r\nstatic int\r\nF_11 ( T_1 * V_1 , T_7 V_18 , int T_8 V_19 )\r\n{\r\nF_10 ( V_18 == V_20 ) ;\r\nreturn ( int ) strlen ( F_12 ( V_1 -> V_2 . V_3 ) ) ;\r\n}\r\nstatic void\r\nF_13 ( T_1 * V_1 , T_7 V_18 , int T_8 V_19 , char * V_21 , unsigned int V_22 )\r\n{\r\nF_10 ( V_18 == V_20 ) ;\r\nF_14 ( V_21 , F_12 ( V_1 -> V_2 . V_3 ) , V_22 ) ;\r\n}\r\nstatic void\r\nF_15 ( T_1 * V_1 , const char * V_2 )\r\n{\r\nF_10 ( V_2 != NULL ) ;\r\nF_2 ( V_1 ) ;\r\nF_9 ( V_1 , V_2 , FALSE , NULL ) ;\r\n}\r\nstatic T_9\r\nF_16 ( T_1 * V_1 )\r\n{\r\nreturn V_1 -> V_2 . V_3 ;\r\n}\r\nvoid\r\nF_17 ( void )\r\n{\r\nstatic T_10 V_23 = {\r\nV_24 ,\r\nL_1 ,\r\nL_2 ,\r\n0 ,\r\nF_1 ,\r\nF_2 ,\r\nF_9 ,\r\nF_5 ,\r\nF_13 ,\r\nF_11 ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nF_15 ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nF_16 ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\nNULL ,\r\n} ;\r\nF_18 ( V_24 , & V_23 ) ;\r\n}
