Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:\altera\14.0\quartus\qdesigns\371Project4Personal --output-directory=C:\altera\14.0\quartus\qdesigns\371Project4Personal\nios_system --report-file=bsf:C:\altera\14.0\quartus\qdesigns\371Project4Personal\nios_system\nios_system.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:\altera\14.0\quartus\qdesigns\371Project4Personal\nios_system.qsys
Progress: Loading 371Project4Personal/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 14.0]
Progress: Parameterizing module cpu
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding LEDR [altera_avalon_pio 14.0]
Progress: Parameterizing module LEDR
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding ParallelToProcessor [altera_avalon_pio 14.0]
Progress: Parameterizing module ParallelToProcessor
Progress: Adding sys_clk_timer [altera_avalon_timer 14.0]
Progress: Parameterizing module sys_clk_timer
Progress: Adding ParallelFromProcessor [altera_avalon_pio 14.0]
Progress: Parameterizing module ParallelFromProcessor
Progress: Adding TransmitEnable [altera_avalon_pio 14.0]
Progress: Parameterizing module TransmitEnable
Progress: Adding CharacterSent [altera_avalon_pio 14.0]
Progress: Parameterizing module CharacterSent
Progress: Adding Load [altera_avalon_pio 14.0]
Progress: Parameterizing module Load
Progress: Adding CharacterReceived [altera_avalon_pio 14.0]
Progress: Parameterizing module CharacterReceived
Progress: Adding DataOut [altera_avalon_pio 14.0]
Progress: Parameterizing module DataOut
Progress: Adding DataIn [altera_avalon_pio 14.0]
Progress: Parameterizing module DataIn
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.cpu: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: nios_system.ParallelToProcessor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.CharacterReceived: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.DataIn: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\altera\14.0\quartus\qdesigns\371Project4Personal --output-directory=C:\altera\14.0\quartus\qdesigns\371Project4Personal\nios_system\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\altera\14.0\quartus\qdesigns\371Project4Personal\nios_system\nios_system.html --report-file=sopcinfo:C:\altera\14.0\quartus\qdesigns\371Project4Personal\nios_system.sopcinfo --report-file=cmp:C:\altera\14.0\quartus\qdesigns\371Project4Personal\nios_system\nios_system.cmp --report-file=qip:C:\altera\14.0\quartus\qdesigns\371Project4Personal\nios_system\synthesis\nios_system.qip --report-file=svd:C:\altera\14.0\quartus\qdesigns\371Project4Personal\nios_system\synthesis\nios_system.svd --report-file=regmap:C:\altera\14.0\quartus\qdesigns\371Project4Personal\nios_system\synthesis\nios_system.regmap --report-file=xml:C:\altera\14.0\quartus\qdesigns\371Project4Personal\nios_system\nios_system.xml --report-file=debuginfo:C:\altera\14.0\quartus\qdesigns\371Project4Personal\nios_system\synthesis\nios_system.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:\altera\14.0\quartus\qdesigns\371Project4Personal\nios_system.qsys --language=VERILOG
Progress: Loading 371Project4Personal/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 14.0]
Progress: Parameterizing module cpu
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding LEDR [altera_avalon_pio 14.0]
Progress: Parameterizing module LEDR
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding ParallelToProcessor [altera_avalon_pio 14.0]
Progress: Parameterizing module ParallelToProcessor
Progress: Adding sys_clk_timer [altera_avalon_timer 14.0]
Progress: Parameterizing module sys_clk_timer
Progress: Adding ParallelFromProcessor [altera_avalon_pio 14.0]
Progress: Parameterizing module ParallelFromProcessor
Progress: Adding TransmitEnable [altera_avalon_pio 14.0]
Progress: Parameterizing module TransmitEnable
Progress: Adding CharacterSent [altera_avalon_pio 14.0]
Progress: Parameterizing module CharacterSent
Progress: Adding Load [altera_avalon_pio 14.0]
Progress: Parameterizing module Load
Progress: Adding CharacterReceived [altera_avalon_pio 14.0]
Progress: Parameterizing module CharacterReceived
Progress: Adding DataOut [altera_avalon_pio 14.0]
Progress: Parameterizing module DataOut
Progress: Adding DataIn [altera_avalon_pio 14.0]
Progress: Parameterizing module DataIn
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.cpu: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: nios_system.ParallelToProcessor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.CharacterReceived: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.DataIn: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: cpu: Starting RTL generation for module 'nios_system_cpu'
Info: cpu:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_cpu --dir=C:/Users/BRYANB~1/AppData/Local/Temp/alt6854_8198280478633959772.dir/0001_cpu_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/BRYANB~1/AppData/Local/Temp/alt6854_8198280478633959772.dir/0001_cpu_gen//nios_system_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.02.22 20:22:43 (*) Starting Nios II generation
Info: cpu: # 2016.02.22 20:22:43 (*)   Checking for plaintext license.
Info: cpu: # 2016.02.22 20:22:45 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: cpu: # 2016.02.22 20:22:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.02.22 20:22:45 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.02.22 20:22:45 (*)   Plaintext license not found.
Info: cpu: # 2016.02.22 20:22:45 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.02.22 20:22:45 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.02.22 20:22:45 (*)   Creating all objects for CPU
Info: cpu: # 2016.02.22 20:22:46 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.02.22 20:22:46 (*)   Creating plain-text RTL
Info: cpu: # 2016.02.22 20:22:48 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_cpu'
Info: cpu: "nios_system" instantiated altera_nios2_qsys "cpu"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/BRYANB~1/AppData/Local/Temp/alt6854_8198280478633959772.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/BRYANB~1/AppData/Local/Temp/alt6854_8198280478633959772.dir/0002_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: LEDR: Starting RTL generation for module 'nios_system_LEDR'
Info: LEDR:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDR --dir=C:/Users/BRYANB~1/AppData/Local/Temp/alt6854_8198280478633959772.dir/0003_LEDR_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/BRYANB~1/AppData/Local/Temp/alt6854_8198280478633959772.dir/0003_LEDR_gen//nios_system_LEDR_component_configuration.pl  --do_build_sim=0  ]
Info: LEDR: Done RTL generation for module 'nios_system_LEDR'
Info: LEDR: "nios_system" instantiated altera_avalon_pio "LEDR"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/BRYANB~1/AppData/Local/Temp/alt6854_8198280478633959772.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/BRYANB~1/AppData/Local/Temp/alt6854_8198280478633959772.dir/0004_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: ParallelToProcessor: Starting RTL generation for module 'nios_system_ParallelToProcessor'
Info: ParallelToProcessor:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_ParallelToProcessor --dir=C:/Users/BRYANB~1/AppData/Local/Temp/alt6854_8198280478633959772.dir/0005_ParallelToProcessor_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/BRYANB~1/AppData/Local/Temp/alt6854_8198280478633959772.dir/0005_ParallelToProcessor_gen//nios_system_ParallelToProcessor_component_configuration.pl  --do_build_sim=0  ]
Info: ParallelToProcessor: Done RTL generation for module 'nios_system_ParallelToProcessor'
Info: ParallelToProcessor: "nios_system" instantiated altera_avalon_pio "ParallelToProcessor"
Info: TransmitEnable: Starting RTL generation for module 'nios_system_TransmitEnable'
Info: TransmitEnable:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_TransmitEnable --dir=C:/Users/BRYANB~1/AppData/Local/Temp/alt6854_8198280478633959772.dir/0006_TransmitEnable_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/BRYANB~1/AppData/Local/Temp/alt6854_8198280478633959772.dir/0006_TransmitEnable_gen//nios_system_TransmitEnable_component_configuration.pl  --do_build_sim=0  ]
Info: TransmitEnable: Done RTL generation for module 'nios_system_TransmitEnable'
Info: TransmitEnable: "nios_system" instantiated altera_avalon_pio "TransmitEnable"
Info: CharacterReceived: Starting RTL generation for module 'nios_system_CharacterReceived'
Info: CharacterReceived:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_CharacterReceived --dir=C:/Users/BRYANB~1/AppData/Local/Temp/alt6854_8198280478633959772.dir/0007_CharacterReceived_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/BRYANB~1/AppData/Local/Temp/alt6854_8198280478633959772.dir/0007_CharacterReceived_gen//nios_system_CharacterReceived_component_configuration.pl  --do_build_sim=0  ]
Info: CharacterReceived: Done RTL generation for module 'nios_system_CharacterReceived'
Info: CharacterReceived: "nios_system" instantiated altera_avalon_pio "CharacterReceived"
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cpu_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_instruction_master_agent"
Info: cpu_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_agent"
Info: cpu_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/altera/14.0/quartus/qdesigns/371Project4Personal/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/altera/14.0/quartus/qdesigns/371Project4Personal/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/altera/14.0/quartus/qdesigns/371Project4Personal/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios_system: Done "nios_system" with 27 modules, 41 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
