Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 20 00:37:12 2023
| Host         : Senku running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-16  Warning   Large setup violation           12          
TIMING-20  Warning   Non-clocked latch               33          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (583)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (583)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: my_gpu/size_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: my_gpu/x_norm_reg[9]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[10]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_col_reg[9]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_driver/pixel_row_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31)
-------------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.152      -33.388                     12                   95        0.120        0.000                      0                   95        3.000        0.000                       0                    64  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 6.734}      13.468          74.250          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     3  
  clk_out1_clk_wiz_0        6.379        0.000                      0                   95        0.196        0.000                      0                   95        6.234        0.000                       0                    58  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -3.152      -33.388                     12                   12        0.120        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X82Y142    my_gpu/wh1/letter/output_mem_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y142    my_gpu/wh1/letter/output_mem_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y142    my_gpu/wh1/letter/output_mem_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y142    my_gpu/wh1/letter/output_mem_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y142    my_gpu/wh1/letter/output_mem_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.379ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/red_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 1.306ns (18.980%)  route 5.575ns (81.020%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 18.491 - 13.468 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.701     5.305    vga_driver/clk_out1
    SLICE_X81Y132        FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDRE (Prop_fdre_C_Q)         0.456     5.761 f  vga_driver/pixel_col_reg[4]/Q
                         net (fo=9, routed)           1.268     7.029    vga_driver/D[4]
    SLICE_X80Y133        LUT5 (Prop_lut5_I0_O)        0.150     7.179 f  vga_driver/x_norm_reg[9]_i_29/O
                         net (fo=2, routed)           0.817     7.996    vga_driver/x_norm_reg[9]_i_29_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I5_O)        0.328     8.324 f  vga_driver/x_norm_reg[9]_i_25/O
                         net (fo=2, routed)           0.466     8.790    vga_driver/x_norm_reg[9]_i_25_n_0
    SLICE_X80Y134        LUT4 (Prop_lut4_I1_O)        0.124     8.914 r  vga_driver/x_norm_reg[9]_i_8/O
                         net (fo=1, routed)           1.094    10.008    vga_driver/x_norm_reg[9]_i_8_n_0
    SLICE_X81Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.132 f  vga_driver/x_norm_reg[9]_i_2/O
                         net (fo=23, routed)          1.383    11.515    vga_driver/x_norm__0
    SLICE_X86Y142        LUT4 (Prop_lut4_I3_O)        0.124    11.639 r  vga_driver/red_out[3]_i_2/O
                         net (fo=2, routed)           0.547    12.186    vga_driver/red_out[3]_i_2_n_0
    SLICE_X87Y142        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.598    18.491    vga_driver/clk_out1
    SLICE_X87Y142        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/C
                         clock pessimism              0.257    18.748    
                         clock uncertainty           -0.125    18.624    
    SLICE_X87Y142        FDRE (Setup_fdre_C_D)       -0.058    18.566    vga_driver/red_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.566    
                         arrival time                         -12.186    
  -------------------------------------------------------------------
                         slack                                  6.379    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/blue_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 1.306ns (20.796%)  route 4.974ns (79.204%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 18.489 - 13.468 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.701     5.305    vga_driver/clk_out1
    SLICE_X81Y132        FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=9, routed)           1.268     7.029    vga_driver/D[4]
    SLICE_X80Y133        LUT5 (Prop_lut5_I0_O)        0.150     7.179 r  vga_driver/x_norm_reg[9]_i_29/O
                         net (fo=2, routed)           0.817     7.996    vga_driver/x_norm_reg[9]_i_29_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I5_O)        0.328     8.324 r  vga_driver/x_norm_reg[9]_i_25/O
                         net (fo=2, routed)           0.505     8.829    vga_driver/x_norm_reg[9]_i_25_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I5_O)        0.124     8.953 r  vga_driver/size_reg[4]_i_2/O
                         net (fo=3, routed)           1.316    10.269    vga_driver/size_reg[4]_i_2_n_0
    SLICE_X82Y140        LUT5 (Prop_lut5_I4_O)        0.124    10.393 f  vga_driver/green_out[3]_i_2/O
                         net (fo=2, routed)           0.454    10.847    my_gpu/wh1/letter/blue_out_reg[3]_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.124    10.971 r  my_gpu/wh1/letter/blue_out[3]_i_1/O
                         net (fo=3, routed)           0.615    11.585    vga_driver/blue_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/blue_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.596    18.489    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/blue_out_reg[3]_lopt_replica/C
                         clock pessimism              0.257    18.746    
                         clock uncertainty           -0.125    18.622    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)       -0.053    18.569    vga_driver/blue_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.569    
                         arrival time                         -11.585    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 1.306ns (20.751%)  route 4.988ns (79.249%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 18.489 - 13.468 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.701     5.305    vga_driver/clk_out1
    SLICE_X81Y132        FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=9, routed)           1.268     7.029    vga_driver/D[4]
    SLICE_X80Y133        LUT5 (Prop_lut5_I0_O)        0.150     7.179 r  vga_driver/x_norm_reg[9]_i_29/O
                         net (fo=2, routed)           0.817     7.996    vga_driver/x_norm_reg[9]_i_29_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I5_O)        0.328     8.324 r  vga_driver/x_norm_reg[9]_i_25/O
                         net (fo=2, routed)           0.505     8.829    vga_driver/x_norm_reg[9]_i_25_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I5_O)        0.124     8.953 r  vga_driver/size_reg[4]_i_2/O
                         net (fo=3, routed)           1.316    10.269    vga_driver/size_reg[4]_i_2_n_0
    SLICE_X82Y140        LUT5 (Prop_lut5_I4_O)        0.124    10.393 f  vga_driver/green_out[3]_i_2/O
                         net (fo=2, routed)           0.563    10.956    my_gpu/wh1/letter/blue_out_reg[3]_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.124    11.080 r  my_gpu/wh1/letter/green_out[3]_i_1/O
                         net (fo=3, routed)           0.519    11.599    vga_driver/green_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.596    18.489    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.257    18.746    
                         clock uncertainty           -0.125    18.622    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)       -0.039    18.583    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  6.984    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 1.306ns (20.796%)  route 4.974ns (79.204%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 18.489 - 13.468 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.701     5.305    vga_driver/clk_out1
    SLICE_X81Y132        FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=9, routed)           1.268     7.029    vga_driver/D[4]
    SLICE_X80Y133        LUT5 (Prop_lut5_I0_O)        0.150     7.179 r  vga_driver/x_norm_reg[9]_i_29/O
                         net (fo=2, routed)           0.817     7.996    vga_driver/x_norm_reg[9]_i_29_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I5_O)        0.328     8.324 r  vga_driver/x_norm_reg[9]_i_25/O
                         net (fo=2, routed)           0.505     8.829    vga_driver/x_norm_reg[9]_i_25_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I5_O)        0.124     8.953 r  vga_driver/size_reg[4]_i_2/O
                         net (fo=3, routed)           1.316    10.269    vga_driver/size_reg[4]_i_2_n_0
    SLICE_X82Y140        LUT5 (Prop_lut5_I4_O)        0.124    10.393 f  vga_driver/green_out[3]_i_2/O
                         net (fo=2, routed)           0.454    10.847    my_gpu/wh1/letter/blue_out_reg[3]_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.124    10.971 r  my_gpu/wh1/letter/blue_out[3]_i_1/O
                         net (fo=3, routed)           0.615    11.585    vga_driver/blue_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.596    18.489    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/blue_out_reg[3]/C
                         clock pessimism              0.257    18.746    
                         clock uncertainty           -0.125    18.622    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)       -0.030    18.592    vga_driver/blue_out_reg[3]
  -------------------------------------------------------------------
                         required time                         18.592    
                         arrival time                         -11.585    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 1.306ns (20.751%)  route 4.988ns (79.249%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 18.489 - 13.468 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.701     5.305    vga_driver/clk_out1
    SLICE_X81Y132        FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=9, routed)           1.268     7.029    vga_driver/D[4]
    SLICE_X80Y133        LUT5 (Prop_lut5_I0_O)        0.150     7.179 r  vga_driver/x_norm_reg[9]_i_29/O
                         net (fo=2, routed)           0.817     7.996    vga_driver/x_norm_reg[9]_i_29_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I5_O)        0.328     8.324 r  vga_driver/x_norm_reg[9]_i_25/O
                         net (fo=2, routed)           0.505     8.829    vga_driver/x_norm_reg[9]_i_25_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I5_O)        0.124     8.953 r  vga_driver/size_reg[4]_i_2/O
                         net (fo=3, routed)           1.316    10.269    vga_driver/size_reg[4]_i_2_n_0
    SLICE_X82Y140        LUT5 (Prop_lut5_I4_O)        0.124    10.393 f  vga_driver/green_out[3]_i_2/O
                         net (fo=2, routed)           0.563    10.956    my_gpu/wh1/letter/blue_out_reg[3]_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.124    11.080 r  my_gpu/wh1/letter/green_out[3]_i_1/O
                         net (fo=3, routed)           0.519    11.599    vga_driver/green_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.596    18.489    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
                         clock pessimism              0.257    18.746    
                         clock uncertainty           -0.125    18.622    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)       -0.016    18.606    vga_driver/green_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 1.306ns (20.619%)  route 5.028ns (79.381%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 18.491 - 13.468 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.701     5.305    vga_driver/clk_out1
    SLICE_X81Y132        FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDRE (Prop_fdre_C_Q)         0.456     5.761 f  vga_driver/pixel_col_reg[4]/Q
                         net (fo=9, routed)           1.268     7.029    vga_driver/D[4]
    SLICE_X80Y133        LUT5 (Prop_lut5_I0_O)        0.150     7.179 f  vga_driver/x_norm_reg[9]_i_29/O
                         net (fo=2, routed)           0.817     7.996    vga_driver/x_norm_reg[9]_i_29_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I5_O)        0.328     8.324 f  vga_driver/x_norm_reg[9]_i_25/O
                         net (fo=2, routed)           0.466     8.790    vga_driver/x_norm_reg[9]_i_25_n_0
    SLICE_X80Y134        LUT4 (Prop_lut4_I1_O)        0.124     8.914 r  vga_driver/x_norm_reg[9]_i_8/O
                         net (fo=1, routed)           1.094    10.008    vga_driver/x_norm_reg[9]_i_8_n_0
    SLICE_X81Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.132 f  vga_driver/x_norm_reg[9]_i_2/O
                         net (fo=23, routed)          1.383    11.515    vga_driver/x_norm__0
    SLICE_X86Y142        LUT4 (Prop_lut4_I3_O)        0.124    11.639 r  vga_driver/red_out[3]_i_2/O
                         net (fo=2, routed)           0.000    11.639    vga_driver/red_out[3]_i_2_n_0
    SLICE_X86Y142        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.598    18.491    vga_driver/clk_out1
    SLICE_X86Y142        FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.257    18.748    
                         clock uncertainty           -0.125    18.624    
    SLICE_X86Y142        FDRE (Setup_fdre_C_D)        0.032    18.656    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -11.639    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/blue_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 1.306ns (20.927%)  route 4.935ns (79.073%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 18.490 - 13.468 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.701     5.305    vga_driver/clk_out1
    SLICE_X81Y132        FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDRE (Prop_fdre_C_Q)         0.456     5.761 f  vga_driver/pixel_col_reg[4]/Q
                         net (fo=9, routed)           1.268     7.029    vga_driver/D[4]
    SLICE_X80Y133        LUT5 (Prop_lut5_I0_O)        0.150     7.179 f  vga_driver/x_norm_reg[9]_i_29/O
                         net (fo=2, routed)           0.817     7.996    vga_driver/x_norm_reg[9]_i_29_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I5_O)        0.328     8.324 f  vga_driver/x_norm_reg[9]_i_25/O
                         net (fo=2, routed)           0.466     8.790    vga_driver/x_norm_reg[9]_i_25_n_0
    SLICE_X80Y134        LUT4 (Prop_lut4_I1_O)        0.124     8.914 r  vga_driver/x_norm_reg[9]_i_8/O
                         net (fo=1, routed)           1.094    10.008    vga_driver/x_norm_reg[9]_i_8_n_0
    SLICE_X81Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.132 f  vga_driver/x_norm_reg[9]_i_2/O
                         net (fo=23, routed)          1.290    11.422    my_gpu/wh1/letter/x_norm__0
    SLICE_X85Y143        LUT6 (Prop_lut6_I5_O)        0.124    11.546 r  my_gpu/wh1/letter/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000    11.546    vga_driver/blue_out_reg[2]_0
    SLICE_X85Y143        FDRE                                         r  vga_driver/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.597    18.490    vga_driver/clk_out1
    SLICE_X85Y143        FDRE                                         r  vga_driver/blue_out_reg[2]/C
                         clock pessimism              0.257    18.747    
                         clock uncertainty           -0.125    18.623    
    SLICE_X85Y143        FDRE (Setup_fdre_C_D)        0.031    18.654    vga_driver/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         18.654    
                         arrival time                         -11.546    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.198ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/red_out_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 1.306ns (21.506%)  route 4.767ns (78.494%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 18.490 - 13.468 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.701     5.305    vga_driver/clk_out1
    SLICE_X81Y132        FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=9, routed)           1.268     7.029    vga_driver/D[4]
    SLICE_X80Y133        LUT5 (Prop_lut5_I0_O)        0.150     7.179 r  vga_driver/x_norm_reg[9]_i_29/O
                         net (fo=2, routed)           0.468     7.647    vga_driver/x_norm_reg[9]_i_29_n_0
    SLICE_X80Y133        LUT6 (Prop_lut6_I0_O)        0.328     7.975 f  vga_driver/x_norm_reg[9]_i_14/O
                         net (fo=1, routed)           1.130     9.105    vga_driver/x_norm_reg[9]_i_14_n_0
    SLICE_X80Y139        LUT5 (Prop_lut5_I0_O)        0.124     9.229 f  vga_driver/x_norm_reg[9]_i_5/O
                         net (fo=4, routed)           0.988    10.217    vga_driver/x_norm_reg[9]_i_5_n_0
    SLICE_X82Y140        LUT6 (Prop_lut6_I5_O)        0.124    10.341 f  vga_driver/red_out[1]_i_2/O
                         net (fo=4, routed)           0.429    10.770    vga_driver/pixel_row_reg[10]_0
    SLICE_X82Y142        LUT5 (Prop_lut5_I0_O)        0.124    10.894 r  vga_driver/red_out[1]_i_1/O
                         net (fo=2, routed)           0.484    11.378    vga_driver/red_out0[1]
    SLICE_X82Y143        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.597    18.490    vga_driver/clk_out1
    SLICE_X82Y143        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica/C
                         clock pessimism              0.257    18.747    
                         clock uncertainty           -0.125    18.623    
    SLICE_X82Y143        FDRE (Setup_fdre_C_D)       -0.047    18.576    vga_driver/red_out_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.576    
                         arrival time                         -11.378    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/red_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 1.306ns (21.513%)  route 4.765ns (78.487%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 18.490 - 13.468 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.701     5.305    vga_driver/clk_out1
    SLICE_X81Y132        FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=9, routed)           1.268     7.029    vga_driver/D[4]
    SLICE_X80Y133        LUT5 (Prop_lut5_I0_O)        0.150     7.179 r  vga_driver/x_norm_reg[9]_i_29/O
                         net (fo=2, routed)           0.468     7.647    vga_driver/x_norm_reg[9]_i_29_n_0
    SLICE_X80Y133        LUT6 (Prop_lut6_I0_O)        0.328     7.975 f  vga_driver/x_norm_reg[9]_i_14/O
                         net (fo=1, routed)           1.130     9.105    vga_driver/x_norm_reg[9]_i_14_n_0
    SLICE_X80Y139        LUT5 (Prop_lut5_I0_O)        0.124     9.229 f  vga_driver/x_norm_reg[9]_i_5/O
                         net (fo=4, routed)           0.988    10.217    vga_driver/x_norm_reg[9]_i_5_n_0
    SLICE_X82Y140        LUT6 (Prop_lut6_I5_O)        0.124    10.341 f  vga_driver/red_out[1]_i_2/O
                         net (fo=4, routed)           0.429    10.770    vga_driver/pixel_row_reg[10]_0
    SLICE_X82Y142        LUT5 (Prop_lut5_I0_O)        0.124    10.894 r  vga_driver/red_out[1]_i_1/O
                         net (fo=2, routed)           0.482    11.376    vga_driver/red_out0[1]
    SLICE_X83Y143        FDRE                                         r  vga_driver/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.597    18.490    vga_driver/clk_out1
    SLICE_X83Y143        FDRE                                         r  vga_driver/red_out_reg[1]/C
                         clock pessimism              0.257    18.747    
                         clock uncertainty           -0.125    18.623    
    SLICE_X83Y143        FDRE (Setup_fdre_C_D)       -0.040    18.583    vga_driver/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                                  7.207    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 1.306ns (21.680%)  route 4.718ns (78.320%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 18.489 - 13.468 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.701     5.305    vga_driver/clk_out1
    SLICE_X81Y132        FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDRE (Prop_fdre_C_Q)         0.456     5.761 f  vga_driver/pixel_col_reg[4]/Q
                         net (fo=9, routed)           1.268     7.029    vga_driver/D[4]
    SLICE_X80Y133        LUT5 (Prop_lut5_I0_O)        0.150     7.179 f  vga_driver/x_norm_reg[9]_i_29/O
                         net (fo=2, routed)           0.817     7.996    vga_driver/x_norm_reg[9]_i_29_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I5_O)        0.328     8.324 f  vga_driver/x_norm_reg[9]_i_25/O
                         net (fo=2, routed)           0.466     8.790    vga_driver/x_norm_reg[9]_i_25_n_0
    SLICE_X80Y134        LUT4 (Prop_lut4_I1_O)        0.124     8.914 r  vga_driver/x_norm_reg[9]_i_8/O
                         net (fo=1, routed)           1.094    10.008    vga_driver/x_norm_reg[9]_i_8_n_0
    SLICE_X81Y139        LUT6 (Prop_lut6_I4_O)        0.124    10.132 f  vga_driver/x_norm_reg[9]_i_2/O
                         net (fo=23, routed)          1.073    11.205    my_gpu/wh1/letter/x_norm__0
    SLICE_X84Y142        LUT6 (Prop_lut6_I5_O)        0.124    11.329 r  my_gpu/wh1/letter/green_out[2]_i_1/O
                         net (fo=1, routed)           0.000    11.329    vga_driver/green_out_reg[2]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    E3                                                0.000    13.468 r  clk_in (IN)
                         net (fo=0)                   0.000    13.468    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.879 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.799    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.890 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683    18.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.879 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    16.802    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.893 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.596    18.489    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[2]/C
                         clock pessimism              0.257    18.746    
                         clock uncertainty           -0.125    18.622    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)        0.079    18.701    vga_driver/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         18.701    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  7.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.339%)  route 0.169ns (47.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.590     1.511    vga_driver/clk_out1
    SLICE_X79Y132        FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y132        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=8, routed)           0.169     1.822    vga_driver/h_cnt_reg[6]
    SLICE_X80Y132        LUT6 (Prop_lut6_I2_O)        0.045     1.867 r  vga_driver/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.867    vga_driver/plusOp[8]
    SLICE_X80Y132        FDRE                                         r  vga_driver/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.861     2.029    vga_driver/clk_out1
    SLICE_X80Y132        FDRE                                         r  vga_driver/h_cnt_reg[8]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X80Y132        FDRE (Hold_fdre_C_D)         0.121     1.670    vga_driver/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.212ns (54.108%)  route 0.180ns (45.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.595     1.516    vga_driver/clk_out1
    SLICE_X78Y140        FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y140        FDRE (Prop_fdre_C_Q)         0.164     1.680 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.180     1.860    vga_driver/v_cnt_reg[0]
    SLICE_X80Y141        LUT5 (Prop_lut5_I2_O)        0.048     1.908 r  vga_driver/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.908    vga_driver/plusOp__0[4]
    SLICE_X80Y141        FDRE                                         r  vga_driver/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.868     2.036    vga_driver/clk_out1
    SLICE_X80Y141        FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X80Y141        FDRE (Hold_fdre_C_D)         0.133     1.689    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.859%)  route 0.101ns (29.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.591     1.512    vga_driver/clk_out1
    SLICE_X80Y131        FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.148     1.660 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=10, routed)          0.101     1.762    vga_driver/h_cnt_reg[2]
    SLICE_X80Y131        LUT6 (Prop_lut6_I3_O)        0.098     1.860 r  vga_driver/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.860    vga_driver/plusOp[5]
    SLICE_X80Y131        FDRE                                         r  vga_driver/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.860     2.028    vga_driver/clk_out1
    SLICE_X80Y131        FDRE                                         r  vga_driver/h_cnt_reg[5]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X80Y131        FDRE (Hold_fdre_C_D)         0.121     1.633    vga_driver/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/pixel_col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.515%)  route 0.161ns (49.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.591     1.512    vga_driver/clk_out1
    SLICE_X80Y131        FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.164     1.676 r  vga_driver/h_cnt_reg[1]/Q
                         net (fo=11, routed)          0.161     1.837    vga_driver/h_cnt_reg[1]
    SLICE_X81Y133        FDRE                                         r  vga_driver/pixel_col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.862     2.030    vga_driver/clk_out1
    SLICE_X81Y133        FDRE                                         r  vga_driver/pixel_col_reg[1]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X81Y133        FDRE (Hold_fdre_C_D)         0.070     1.598    vga_driver/pixel_col_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.712%)  route 0.113ns (33.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.594     1.515    vga_driver/clk_out1
    SLICE_X79Y139        FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.128     1.643 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=8, routed)           0.113     1.757    vga_driver/v_cnt_reg[8]
    SLICE_X79Y139        LUT6 (Prop_lut6_I1_O)        0.099     1.856 r  vga_driver/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.856    vga_driver/plusOp__0[9]
    SLICE_X79Y139        FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.866     2.033    vga_driver/clk_out1
    SLICE_X79Y139        FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism             -0.517     1.515    
    SLICE_X79Y139        FDRE (Hold_fdre_C_D)         0.092     1.607    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/pixel_row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.920%)  route 0.212ns (60.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.594     1.515    vga_driver/clk_out1
    SLICE_X79Y139        FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=9, routed)           0.212     1.869    vga_driver/v_cnt_reg[7]
    SLICE_X80Y139        FDRE                                         r  vga_driver/pixel_row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.867     2.035    vga_driver/clk_out1
    SLICE_X80Y139        FDRE                                         r  vga_driver/pixel_row_reg[7]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X80Y139        FDRE (Hold_fdre_C_D)         0.063     1.618    vga_driver/pixel_row_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.869%)  route 0.172ns (45.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.592     1.513    vga_driver/clk_out1
    SLICE_X80Y132        FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y132        FDRE (Prop_fdre_C_Q)         0.164     1.677 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.172     1.849    vga_driver/h_cnt_reg[8]
    SLICE_X79Y132        LUT5 (Prop_lut5_I1_O)        0.045     1.894 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.894    vga_driver/plusOp[9]
    SLICE_X79Y132        FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.859     2.027    vga_driver/clk_out1
    SLICE_X79Y132        FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X79Y132        FDRE (Hold_fdre_C_D)         0.092     1.639    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.433%)  route 0.226ns (61.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.595     1.516    vga_driver/clk_out1
    SLICE_X79Y141        FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y141        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  vga_driver/v_cnt_reg[3]/Q
                         net (fo=8, routed)           0.226     1.883    vga_driver/v_cnt_reg[3]
    SLICE_X81Y141        FDRE                                         r  vga_driver/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.868     2.036    vga_driver/clk_out1
    SLICE_X81Y141        FDRE                                         r  vga_driver/pixel_row_reg[3]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X81Y141        FDRE (Hold_fdre_C_D)         0.070     1.626    vga_driver/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.099%)  route 0.177ns (45.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.597     1.518    vga_driver/clk_out1
    SLICE_X80Y141        FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDRE (Prop_fdre_C_Q)         0.164     1.682 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=9, routed)           0.177     1.860    vga_driver/v_cnt_reg[2]
    SLICE_X79Y141        LUT6 (Prop_lut6_I3_O)        0.045     1.905 r  vga_driver/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.905    vga_driver/plusOp__0[5]
    SLICE_X79Y141        FDRE                                         r  vga_driver/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.866     2.034    vga_driver/clk_out1
    SLICE_X79Y141        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X79Y141        FDRE (Hold_fdre_C_D)         0.092     1.646    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_driver/pixel_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.086%)  route 0.184ns (52.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.591     1.512    vga_driver/clk_out1
    SLICE_X80Y131        FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.164     1.676 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=11, routed)          0.184     1.861    vga_driver/h_cnt_reg[0]
    SLICE_X81Y132        FDRE                                         r  vga_driver/pixel_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.861     2.029    vga_driver/clk_out1
    SLICE_X81Y132        FDRE                                         r  vga_driver/pixel_col_reg[0]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X81Y132        FDRE (Hold_fdre_C_D)         0.070     1.597    vga_driver/pixel_col_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X85Y143    vga_driver/blue_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X84Y142    vga_driver/blue_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X84Y142    vga_driver/blue_out_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X85Y142    vga_driver/blue_out_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X84Y142    vga_driver/green_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X84Y142    vga_driver/green_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X84Y142    vga_driver/green_out_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X85Y142    vga_driver/green_out_reg[3]_lopt_replica_2/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X85Y143    vga_driver/blue_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X85Y143    vga_driver/blue_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X84Y142    vga_driver/blue_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X84Y142    vga_driver/blue_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X84Y142    vga_driver/blue_out_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X84Y142    vga_driver/blue_out_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X85Y142    vga_driver/blue_out_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X85Y142    vga_driver/blue_out_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X84Y142    vga_driver/green_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X84Y142    vga_driver/green_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X85Y143    vga_driver/blue_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X85Y143    vga_driver/blue_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X84Y142    vga_driver/blue_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X84Y142    vga_driver/blue_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X84Y142    vga_driver/blue_out_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X84Y142    vga_driver/blue_out_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X85Y142    vga_driver/blue_out_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X85Y142    vga_driver/blue_out_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X84Y142    vga_driver/green_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X84Y142    vga_driver/green_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -3.152ns,  Total Violation      -33.388ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.152ns  (required time - arrival time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/blue_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        2.649ns  (logic 0.580ns (21.898%)  route 2.069ns (78.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 1675.054 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 1675.315 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.713  1675.315    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456  1675.771 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           1.454  1677.225    my_gpu/wh1/letter/output_mem_reg[11]_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124  1677.349 r  my_gpu/wh1/letter/blue_out[3]_i_1/O
                         net (fo=3, routed)           0.615  1677.964    vga_driver/blue_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/blue_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    E3                                                0.000  1670.034 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.034    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1671.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920  1673.365    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.456 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683  1675.139    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1671.445 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1673.368    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1673.459 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.596  1675.054    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/blue_out_reg[3]_lopt_replica/C
                         clock pessimism              0.180  1675.234    
                         clock uncertainty           -0.370  1674.865    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)       -0.053  1674.812    vga_driver/blue_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1674.812    
                         arrival time                       -1677.964    
  -------------------------------------------------------------------
                         slack                                 -3.152    

Slack (VIOLATED) :        -3.150ns  (required time - arrival time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        2.643ns  (logic 0.580ns (21.945%)  route 2.063ns (78.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 1675.057 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 1675.315 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.713  1675.315    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456  1675.771 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           1.516  1677.287    vga_driver/output_mem[0]
    SLICE_X86Y142        LUT4 (Prop_lut4_I2_O)        0.124  1677.411 r  vga_driver/red_out[3]_i_2/O
                         net (fo=2, routed)           0.547  1677.958    vga_driver/red_out[3]_i_2_n_0
    SLICE_X87Y142        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    E3                                                0.000  1670.034 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.034    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1671.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920  1673.365    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.456 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683  1675.139    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1671.445 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1673.368    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1673.459 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.598  1675.056    vga_driver/clk_out1
    SLICE_X87Y142        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/C
                         clock pessimism              0.180  1675.236    
                         clock uncertainty           -0.370  1674.867    
    SLICE_X87Y142        FDRE (Setup_fdre_C_D)       -0.058  1674.809    vga_driver/red_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1674.809    
                         arrival time                       -1677.958    
  -------------------------------------------------------------------
                         slack                                 -3.150    

Slack (VIOLATED) :        -3.129ns  (required time - arrival time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        2.649ns  (logic 0.580ns (21.898%)  route 2.069ns (78.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 1675.054 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 1675.315 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.713  1675.315    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456  1675.771 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           1.454  1677.225    my_gpu/wh1/letter/output_mem_reg[11]_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124  1677.349 r  my_gpu/wh1/letter/blue_out[3]_i_1/O
                         net (fo=3, routed)           0.615  1677.964    vga_driver/blue_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    E3                                                0.000  1670.034 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.034    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1671.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920  1673.365    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.456 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683  1675.139    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1671.445 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1673.368    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1673.459 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.596  1675.054    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/blue_out_reg[3]/C
                         clock pessimism              0.180  1675.234    
                         clock uncertainty           -0.370  1674.865    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)       -0.030  1674.835    vga_driver/blue_out_reg[3]
  -------------------------------------------------------------------
                         required time                       1674.835    
                         arrival time                       -1677.964    
  -------------------------------------------------------------------
                         slack                                 -3.129    

Slack (VIOLATED) :        -3.099ns  (required time - arrival time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        2.609ns  (logic 0.580ns (22.231%)  route 2.029ns (77.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 1675.054 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 1675.315 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.713  1675.315    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456  1675.771 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           1.510  1677.281    my_gpu/wh1/letter/output_mem_reg[11]_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124  1677.405 r  my_gpu/wh1/letter/green_out[3]_i_1/O
                         net (fo=3, routed)           0.519  1677.924    vga_driver/green_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    E3                                                0.000  1670.034 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.034    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1671.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920  1673.365    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.456 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683  1675.139    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1671.445 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1673.368    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1673.459 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.596  1675.054    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.180  1675.234    
                         clock uncertainty           -0.370  1674.865    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)       -0.039  1674.826    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                       1674.826    
                         arrival time                       -1677.924    
  -------------------------------------------------------------------
                         slack                                 -3.099    

Slack (VIOLATED) :        -3.076ns  (required time - arrival time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        2.609ns  (logic 0.580ns (22.231%)  route 2.029ns (77.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 1675.054 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 1675.315 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.713  1675.315    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456  1675.771 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           1.510  1677.281    my_gpu/wh1/letter/output_mem_reg[11]_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124  1677.405 r  my_gpu/wh1/letter/green_out[3]_i_1/O
                         net (fo=3, routed)           0.519  1677.924    vga_driver/green_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    E3                                                0.000  1670.034 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.034    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1671.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920  1673.365    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.456 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683  1675.139    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1671.445 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1673.368    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1673.459 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.596  1675.054    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
                         clock pessimism              0.180  1675.234    
                         clock uncertainty           -0.370  1674.865    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)       -0.016  1674.849    vga_driver/green_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1674.849    
                         arrival time                       -1677.924    
  -------------------------------------------------------------------
                         slack                                 -3.076    

Slack (VIOLATED) :        -2.639ns  (required time - arrival time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        2.142ns  (logic 0.580ns (27.072%)  route 1.562ns (72.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 1675.056 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 1675.315 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.713  1675.315    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456  1675.771 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           1.078  1676.849    vga_driver/output_mem[0]
    SLICE_X82Y142        LUT5 (Prop_lut5_I3_O)        0.124  1676.973 r  vga_driver/red_out[1]_i_1/O
                         net (fo=2, routed)           0.484  1677.458    vga_driver/red_out0[1]
    SLICE_X82Y143        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    E3                                                0.000  1670.034 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.034    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1671.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920  1673.365    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.456 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683  1675.139    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1671.445 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1673.368    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1673.459 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.597  1675.055    vga_driver/clk_out1
    SLICE_X82Y143        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica/C
                         clock pessimism              0.180  1675.235    
                         clock uncertainty           -0.370  1674.866    
    SLICE_X82Y143        FDRE (Setup_fdre_C_D)       -0.047  1674.819    vga_driver/red_out_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1674.819    
                         arrival time                       -1677.458    
  -------------------------------------------------------------------
                         slack                                 -2.639    

Slack (VIOLATED) :        -2.630ns  (required time - arrival time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        2.140ns  (logic 0.580ns (27.098%)  route 1.560ns (72.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 1675.056 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 1675.315 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.713  1675.315    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456  1675.771 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           1.078  1676.849    vga_driver/output_mem[0]
    SLICE_X82Y142        LUT5 (Prop_lut5_I3_O)        0.124  1676.973 r  vga_driver/red_out[1]_i_1/O
                         net (fo=2, routed)           0.482  1677.456    vga_driver/red_out0[1]
    SLICE_X83Y143        FDRE                                         r  vga_driver/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    E3                                                0.000  1670.034 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.034    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1671.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920  1673.365    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.456 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683  1675.139    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1671.445 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1673.368    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1673.459 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.597  1675.055    vga_driver/clk_out1
    SLICE_X83Y143        FDRE                                         r  vga_driver/red_out_reg[1]/C
                         clock pessimism              0.180  1675.235    
                         clock uncertainty           -0.370  1674.866    
    SLICE_X83Y143        FDRE (Setup_fdre_C_D)       -0.040  1674.826    vga_driver/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                       1674.826    
                         arrival time                       -1677.456    
  -------------------------------------------------------------------
                         slack                                 -2.630    

Slack (VIOLATED) :        -2.545ns  (required time - arrival time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        2.173ns  (logic 0.580ns (26.688%)  route 1.593ns (73.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 1675.054 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 1675.315 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.713  1675.315    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456  1675.771 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           1.593  1677.365    my_gpu/wh1/letter/output_mem_reg[11]_0
    SLICE_X84Y142        LUT6 (Prop_lut6_I4_O)        0.124  1677.489 r  my_gpu/wh1/letter/green_out[2]_i_1/O
                         net (fo=1, routed)           0.000  1677.489    vga_driver/green_out_reg[2]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    E3                                                0.000  1670.034 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.034    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1671.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920  1673.365    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.456 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683  1675.139    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1671.445 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1673.368    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1673.459 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.596  1675.054    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[2]/C
                         clock pessimism              0.180  1675.234    
                         clock uncertainty           -0.370  1674.865    
    SLICE_X84Y142        FDRE (Setup_fdre_C_D)        0.079  1674.944    vga_driver/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                       1674.944    
                         arrival time                       -1677.489    
  -------------------------------------------------------------------
                         slack                                 -2.545    

Slack (VIOLATED) :        -2.513ns  (required time - arrival time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        2.096ns  (logic 0.580ns (27.671%)  route 1.516ns (72.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 1675.057 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 1675.315 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.713  1675.315    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456  1675.771 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           1.516  1677.287    vga_driver/output_mem[0]
    SLICE_X86Y142        LUT4 (Prop_lut4_I2_O)        0.124  1677.411 r  vga_driver/red_out[3]_i_2/O
                         net (fo=2, routed)           0.000  1677.411    vga_driver/red_out[3]_i_2_n_0
    SLICE_X86Y142        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    E3                                                0.000  1670.034 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.034    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1671.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920  1673.365    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.456 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683  1675.139    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1671.445 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1673.368    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1673.459 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.598  1675.056    vga_driver/clk_out1
    SLICE_X86Y142        FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.180  1675.236    
                         clock uncertainty           -0.370  1674.867    
    SLICE_X86Y142        FDRE (Setup_fdre_C_D)        0.032  1674.899    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                       1674.899    
                         arrival time                       -1677.411    
  -------------------------------------------------------------------
                         slack                                 -2.513    

Slack (VIOLATED) :        -2.511ns  (required time - arrival time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/green_out_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        2.090ns  (logic 0.580ns (27.757%)  route 1.510ns (72.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 1675.054 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 1675.315 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    E3                                                0.000  1670.000 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482  1671.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  1673.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.713  1675.315    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.456  1675.771 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           1.510  1677.281    my_gpu/wh1/letter/output_mem_reg[11]_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124  1677.405 r  my_gpu/wh1/letter/green_out[3]_i_1/O
                         net (fo=3, routed)           0.000  1677.405    vga_driver/green_out_reg[3]_0
    SLICE_X85Y142        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    E3                                                0.000  1670.034 r  clk_in (IN)
                         net (fo=0)                   0.000  1670.034    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411  1671.445 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920  1673.365    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  1673.456 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683  1675.139    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1671.445 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1673.368    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1673.459 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.596  1675.054    vga_driver/clk_out1
    SLICE_X85Y142        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica_2/C
                         clock pessimism              0.180  1675.234    
                         clock uncertainty           -0.370  1674.865    
    SLICE_X85Y142        FDRE (Setup_fdre_C_D)        0.029  1674.894    vga_driver/green_out_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                       1674.894    
                         arrival time                       -1677.405    
  -------------------------------------------------------------------
                         slack                                 -2.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.987%)  route 0.700ns (79.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.599     1.518    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           0.700     2.360    my_gpu/wh1/letter/output_mem_reg[11]_0
    SLICE_X84Y142        LUT6 (Prop_lut6_I4_O)        0.045     2.405 r  my_gpu/wh1/letter/green_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.405    vga_driver/green_out_reg[2]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.872     2.040    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[2]/C
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.370     2.164    
    SLICE_X84Y142        FDRE (Hold_fdre_C_D)         0.121     2.285    vga_driver/green_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/blue_out_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.186ns (21.139%)  route 0.694ns (78.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.599     1.518    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           0.694     2.353    my_gpu/wh1/letter/output_mem_reg[11]_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.045     2.398 r  my_gpu/wh1/letter/blue_out[3]_i_1/O
                         net (fo=3, routed)           0.000     2.398    vga_driver/blue_out_reg[3]_0
    SLICE_X85Y142        FDRE                                         r  vga_driver/blue_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.872     2.040    vga_driver/clk_out1
    SLICE_X85Y142        FDRE                                         r  vga_driver/blue_out_reg[3]_lopt_replica_2/C
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.370     2.164    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.092     2.256    vga_driver/blue_out_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/green_out_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.315%)  route 0.730ns (79.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.599     1.518    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           0.730     2.389    my_gpu/wh1/letter/output_mem_reg[11]_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.045     2.434 r  my_gpu/wh1/letter/green_out[3]_i_1/O
                         net (fo=3, routed)           0.000     2.434    vga_driver/green_out_reg[3]_0
    SLICE_X85Y142        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.872     2.040    vga_driver/clk_out1
    SLICE_X85Y142        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica_2/C
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.370     2.164    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.091     2.255    vga_driver/green_out_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/blue_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.186ns (20.238%)  route 0.733ns (79.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.599     1.518    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           0.733     2.392    my_gpu/wh1/letter/output_mem_reg[11]_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I1_O)        0.045     2.437 r  my_gpu/wh1/letter/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.437    vga_driver/blue_out_reg[2]_0
    SLICE_X85Y143        FDRE                                         r  vga_driver/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.873     2.041    vga_driver/clk_out1
    SLICE_X85Y143        FDRE                                         r  vga_driver/blue_out_reg[2]/C
                         clock pessimism             -0.245     1.795    
                         clock uncertainty            0.370     2.165    
    SLICE_X85Y143        FDRE (Hold_fdre_C_D)         0.092     2.257    vga_driver/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.173%)  route 0.736ns (79.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.599     1.518    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           0.736     2.395    vga_driver/output_mem[0]
    SLICE_X86Y142        LUT4 (Prop_lut4_I2_O)        0.045     2.440 r  vga_driver/red_out[3]_i_2/O
                         net (fo=2, routed)           0.000     2.440    vga_driver/red_out[3]_i_2_n_0
    SLICE_X86Y142        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.873     2.041    vga_driver/clk_out1
    SLICE_X86Y142        FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism             -0.245     1.795    
                         clock uncertainty            0.370     2.165    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.092     2.257    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.186ns (20.033%)  route 0.742ns (79.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.599     1.518    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           0.582     2.241    vga_driver/output_mem[0]
    SLICE_X82Y142        LUT5 (Prop_lut5_I3_O)        0.045     2.286 r  vga_driver/red_out[1]_i_1/O
                         net (fo=2, routed)           0.160     2.447    vga_driver/red_out0[1]
    SLICE_X82Y143        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.873     2.041    vga_driver/clk_out1
    SLICE_X82Y143        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica/C
                         clock pessimism             -0.245     1.795    
                         clock uncertainty            0.370     2.165    
    SLICE_X82Y143        FDRE (Hold_fdre_C_D)         0.075     2.240    vga_driver/red_out_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.186ns (19.695%)  route 0.758ns (80.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.599     1.518    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           0.582     2.241    vga_driver/output_mem[0]
    SLICE_X82Y142        LUT5 (Prop_lut5_I3_O)        0.045     2.286 r  vga_driver/red_out[1]_i_1/O
                         net (fo=2, routed)           0.176     2.463    vga_driver/red_out0[1]
    SLICE_X83Y143        FDRE                                         r  vga_driver/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.873     2.041    vga_driver/clk_out1
    SLICE_X83Y143        FDRE                                         r  vga_driver/red_out_reg[1]/C
                         clock pessimism             -0.245     1.795    
                         clock uncertainty            0.370     2.165    
    SLICE_X83Y143        FDRE (Hold_fdre_C_D)         0.078     2.243    vga_driver/red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.143%)  route 0.899ns (82.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.599     1.518    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           0.730     2.389    my_gpu/wh1/letter/output_mem_reg[11]_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.045     2.434 r  my_gpu/wh1/letter/green_out[3]_i_1/O
                         net (fo=3, routed)           0.169     2.603    vga_driver/green_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.872     2.040    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.370     2.164    
    SLICE_X84Y142        FDRE (Hold_fdre_C_D)         0.060     2.224    vga_driver/green_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.186ns (17.143%)  route 0.899ns (82.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.599     1.518    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           0.730     2.389    my_gpu/wh1/letter/output_mem_reg[11]_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.045     2.434 r  my_gpu/wh1/letter/green_out[3]_i_1/O
                         net (fo=3, routed)           0.169     2.603    vga_driver/green_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.872     2.040    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism             -0.245     1.794    
                         clock uncertainty            0.370     2.164    
    SLICE_X84Y142        FDRE (Hold_fdre_C_D)         0.056     2.220    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 my_gpu/wh1/letter/output_mem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_driver/red_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.712%)  route 0.927ns (83.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.370ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.599     1.518    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  my_gpu/wh1/letter/output_mem_reg[11]/Q
                         net (fo=6, routed)           0.736     2.395    vga_driver/output_mem[0]
    SLICE_X86Y142        LUT4 (Prop_lut4_I2_O)        0.045     2.440 r  vga_driver/red_out[3]_i_2/O
                         net (fo=2, routed)           0.191     2.631    vga_driver/red_out[3]_i_2_n_0
    SLICE_X87Y142        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.873     2.041    vga_driver/clk_out1
    SLICE_X87Y142        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/C
                         clock pessimism             -0.245     1.795    
                         clock uncertainty            0.370     2.165    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.072     2.237    vga_driver/red_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.394    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.618ns  (logic 3.901ns (33.577%)  route 7.717ns (66.423%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         2.416     3.041    my_gpu/wh1/size[0]
    SLICE_X86Y130        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694     3.735 r  my_gpu/wh1/i___0_carry_i_22/CO[2]
                         net (fo=2, routed)           0.596     4.330    my_gpu/wh1/R1[3]
    SLICE_X85Y130        LUT2 (Prop_lut2_I0_O)        0.313     4.643 r  my_gpu/wh1/i___0_carry_i_31/O
                         net (fo=1, routed)           0.000     4.643    my_gpu/wh1/i___0_carry_i_31_n_0
    SLICE_X85Y130        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     5.179 r  my_gpu/wh1/i___0_carry_i_21/CO[2]
                         net (fo=3, routed)           0.798     5.978    my_gpu/wh1/i___0_carry_i_21_n_1
    SLICE_X84Y131        LUT2 (Prop_lut2_I0_O)        0.313     6.291 r  my_gpu/wh1/i___0_carry__0_i_12/O
                         net (fo=1, routed)           0.000     6.291    my_gpu/wh1/i___0_carry__0_i_12_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.804 r  my_gpu/wh1/i___0_carry__0_i_9/CO[3]
                         net (fo=2, routed)           1.111     7.915    my_gpu/wh1/i___0_carry__0_i_9_n_0
    SLICE_X86Y133        LUT6 (Prop_lut6_I0_O)        0.124     8.039 r  my_gpu/wh1/i___0_carry__0_i_10/O
                         net (fo=2, routed)           0.828     8.867    my_gpu/wh1/i___0_carry__0_i_10_n_0
    SLICE_X84Y133        LUT3 (Prop_lut3_I1_O)        0.124     8.991 r  my_gpu/wh1/i___0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.991    my_gpu/wh1/i___0_carry__0_i_6_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.343 r  my_gpu/wh1/x_norm0_inferred__0/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.977    10.320    my_gpu/wh1/x_norm__0_0[9]
    SLICE_X85Y137        LUT5 (Prop_lut5_I4_O)        0.307    10.627 r  my_gpu/wh1/x_norm_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.991    11.618    my_gpu/wh1/x_norm_reg[9]_i_1__0_n_0
    SLICE_X85Y140        LDCE                                         r  my_gpu/wh1/x_norm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.187ns  (logic 4.132ns (36.935%)  route 7.055ns (63.065%))
  Logic Levels:           11  (CARRY4=5 LDCE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         2.416     3.041    my_gpu/wh1/size[0]
    SLICE_X86Y130        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694     3.735 r  my_gpu/wh1/i___0_carry_i_22/CO[2]
                         net (fo=2, routed)           0.596     4.330    my_gpu/wh1/R1[3]
    SLICE_X85Y130        LUT2 (Prop_lut2_I0_O)        0.313     4.643 r  my_gpu/wh1/i___0_carry_i_31/O
                         net (fo=1, routed)           0.000     4.643    my_gpu/wh1/i___0_carry_i_31_n_0
    SLICE_X85Y130        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     5.179 r  my_gpu/wh1/i___0_carry_i_21/CO[2]
                         net (fo=3, routed)           0.798     5.978    my_gpu/wh1/i___0_carry_i_21_n_1
    SLICE_X84Y131        LUT2 (Prop_lut2_I0_O)        0.313     6.291 r  my_gpu/wh1/i___0_carry__0_i_12/O
                         net (fo=1, routed)           0.000     6.291    my_gpu/wh1/i___0_carry__0_i_12_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.804 r  my_gpu/wh1/i___0_carry__0_i_9/CO[3]
                         net (fo=2, routed)           1.111     7.915    my_gpu/wh1/i___0_carry__0_i_9_n_0
    SLICE_X86Y133        LUT6 (Prop_lut6_I0_O)        0.124     8.039 r  my_gpu/wh1/i___0_carry__0_i_10/O
                         net (fo=2, routed)           0.847     8.886    my_gpu/wh1/i___0_carry__0_i_10_n_0
    SLICE_X84Y133        LUT3 (Prop_lut3_I0_O)        0.124     9.010 r  my_gpu/wh1/i___0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.010    my_gpu/wh1/i___0_carry__0_i_5_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.386 r  my_gpu/wh1/x_norm0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.386    my_gpu/wh1/x_norm0_inferred__0/i___0_carry__0_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.605 r  my_gpu/wh1/x_norm0_inferred__0/i___0_carry__1/O[0]
                         net (fo=1, routed)           0.957    10.562    my_gpu/wh1/x_norm__0_0[10]
    SLICE_X85Y137        LUT4 (Prop_lut4_I0_O)        0.295    10.857 r  my_gpu/wh1/x_norm_reg[10]_i_1/O
                         net (fo=1, routed)           0.331    11.187    my_gpu/wh1/x_norm_reg[10]_i_1_n_0
    SLICE_X85Y138        LDCE                                         r  my_gpu/wh1/x_norm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.149ns  (logic 3.885ns (34.846%)  route 7.264ns (65.154%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         2.416     3.041    my_gpu/wh1/size[0]
    SLICE_X86Y130        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694     3.735 r  my_gpu/wh1/i___0_carry_i_22/CO[2]
                         net (fo=2, routed)           0.596     4.330    my_gpu/wh1/R1[3]
    SLICE_X85Y130        LUT2 (Prop_lut2_I0_O)        0.313     4.643 r  my_gpu/wh1/i___0_carry_i_31/O
                         net (fo=1, routed)           0.000     4.643    my_gpu/wh1/i___0_carry_i_31_n_0
    SLICE_X85Y130        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     5.179 r  my_gpu/wh1/i___0_carry_i_21/CO[2]
                         net (fo=3, routed)           0.798     5.978    my_gpu/wh1/i___0_carry_i_21_n_1
    SLICE_X84Y131        LUT2 (Prop_lut2_I0_O)        0.313     6.291 r  my_gpu/wh1/i___0_carry__0_i_12/O
                         net (fo=1, routed)           0.000     6.291    my_gpu/wh1/i___0_carry__0_i_12_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.718 r  my_gpu/wh1/i___0_carry__0_i_9/O[1]
                         net (fo=2, routed)           0.757     7.474    my_gpu/wh1/i___0_carry__0_i_9_n_6
    SLICE_X86Y133        LUT6 (Prop_lut6_I5_O)        0.306     7.780 r  my_gpu/wh1/i___0_carry__0_i_11/O
                         net (fo=1, routed)           0.829     8.609    my_gpu/wh1/i___0_carry__0_i_11_n_0
    SLICE_X84Y133        LUT4 (Prop_lut4_I2_O)        0.124     8.733 r  my_gpu/wh1/i___0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.733    my_gpu/wh1/i___0_carry__0_i_8_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.985 r  my_gpu/wh1/x_norm0_inferred__0/i___0_carry__0/O[0]
                         net (fo=1, routed)           1.152    10.138    my_gpu/wh1/x_norm__0_0[6]
    SLICE_X85Y137        LUT5 (Prop_lut5_I4_O)        0.295    10.433 r  my_gpu/wh1/x_norm_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.716    11.149    my_gpu/wh1/x_norm_reg[6]_i_1__0_n_0
    SLICE_X85Y139        LDCE                                         r  my_gpu/wh1/x_norm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.102ns  (logic 4.183ns (37.677%)  route 6.919ns (62.323%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         2.416     3.041    my_gpu/wh1/size[0]
    SLICE_X86Y130        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694     3.735 r  my_gpu/wh1/i___0_carry_i_22/CO[2]
                         net (fo=2, routed)           0.596     4.330    my_gpu/wh1/R1[3]
    SLICE_X85Y130        LUT2 (Prop_lut2_I0_O)        0.313     4.643 r  my_gpu/wh1/i___0_carry_i_31/O
                         net (fo=1, routed)           0.000     4.643    my_gpu/wh1/i___0_carry_i_31_n_0
    SLICE_X85Y130        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     5.179 r  my_gpu/wh1/i___0_carry_i_21/CO[2]
                         net (fo=3, routed)           0.798     5.978    my_gpu/wh1/i___0_carry_i_21_n_1
    SLICE_X84Y131        LUT2 (Prop_lut2_I0_O)        0.313     6.291 r  my_gpu/wh1/i___0_carry__0_i_12/O
                         net (fo=1, routed)           0.000     6.291    my_gpu/wh1/i___0_carry__0_i_12_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.718 r  my_gpu/wh1/i___0_carry__0_i_9/O[1]
                         net (fo=2, routed)           0.757     7.474    my_gpu/wh1/i___0_carry__0_i_9_n_6
    SLICE_X86Y133        LUT6 (Prop_lut6_I5_O)        0.306     7.780 r  my_gpu/wh1/i___0_carry__0_i_11/O
                         net (fo=1, routed)           0.829     8.609    my_gpu/wh1/i___0_carry__0_i_11_n_0
    SLICE_X84Y133        LUT4 (Prop_lut4_I2_O)        0.124     8.733 r  my_gpu/wh1/i___0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.733    my_gpu/wh1/i___0_carry__0_i_8_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.277 r  my_gpu/wh1/x_norm0_inferred__0/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.981    10.258    my_gpu/wh1/x_norm__0_0[8]
    SLICE_X85Y137        LUT5 (Prop_lut5_I4_O)        0.301    10.559 r  my_gpu/wh1/x_norm_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.543    11.102    my_gpu/wh1/x_norm_reg[8]_i_1__0_n_0
    SLICE_X85Y140        LDCE                                         r  my_gpu/wh1/x_norm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.721ns  (logic 4.071ns (37.971%)  route 6.650ns (62.029%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         2.416     3.041    my_gpu/wh1/size[0]
    SLICE_X86Y130        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694     3.735 r  my_gpu/wh1/i___0_carry_i_22/CO[2]
                         net (fo=2, routed)           0.596     4.330    my_gpu/wh1/R1[3]
    SLICE_X85Y130        LUT2 (Prop_lut2_I0_O)        0.313     4.643 r  my_gpu/wh1/i___0_carry_i_31/O
                         net (fo=1, routed)           0.000     4.643    my_gpu/wh1/i___0_carry_i_31_n_0
    SLICE_X85Y130        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     5.179 r  my_gpu/wh1/i___0_carry_i_21/CO[2]
                         net (fo=3, routed)           0.798     5.978    my_gpu/wh1/i___0_carry_i_21_n_1
    SLICE_X84Y131        LUT2 (Prop_lut2_I0_O)        0.313     6.291 r  my_gpu/wh1/i___0_carry__0_i_12/O
                         net (fo=1, routed)           0.000     6.291    my_gpu/wh1/i___0_carry__0_i_12_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.718 r  my_gpu/wh1/i___0_carry__0_i_9/O[1]
                         net (fo=2, routed)           0.757     7.474    my_gpu/wh1/i___0_carry__0_i_9_n_6
    SLICE_X86Y133        LUT6 (Prop_lut6_I5_O)        0.306     7.780 r  my_gpu/wh1/i___0_carry__0_i_11/O
                         net (fo=1, routed)           0.829     8.609    my_gpu/wh1/i___0_carry__0_i_11_n_0
    SLICE_X84Y133        LUT4 (Prop_lut4_I2_O)        0.124     8.733 r  my_gpu/wh1/i___0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.733    my_gpu/wh1/i___0_carry__0_i_8_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.160 r  my_gpu/wh1/x_norm0_inferred__0/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.783     9.944    my_gpu/wh1/x_norm__0_0[7]
    SLICE_X85Y136        LUT5 (Prop_lut5_I4_O)        0.306    10.250 r  my_gpu/wh1/x_norm_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.472    10.721    my_gpu/wh1/x_norm_reg[7]_i_1__0_n_0
    SLICE_X85Y138        LDCE                                         r  my_gpu/wh1/x_norm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.284ns  (logic 3.803ns (36.980%)  route 6.481ns (63.020%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         2.416     3.041    my_gpu/wh1/size[0]
    SLICE_X86Y130        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694     3.735 r  my_gpu/wh1/i___0_carry_i_22/CO[2]
                         net (fo=2, routed)           0.596     4.330    my_gpu/wh1/R1[3]
    SLICE_X85Y130        LUT2 (Prop_lut2_I0_O)        0.313     4.643 r  my_gpu/wh1/i___0_carry_i_31/O
                         net (fo=1, routed)           0.000     4.643    my_gpu/wh1/i___0_carry_i_31_n_0
    SLICE_X85Y130        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.890 r  my_gpu/wh1/i___0_carry_i_21/O[0]
                         net (fo=3, routed)           0.688     5.579    my_gpu/wh1/i___0_carry_i_21_n_7
    SLICE_X84Y130        LUT2 (Prop_lut2_I0_O)        0.299     5.878 r  my_gpu/wh1/i___0_carry_i_24/O
                         net (fo=1, routed)           0.000     5.878    my_gpu/wh1/i___0_carry_i_24_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.128 r  my_gpu/wh1/i___0_carry_i_12/O[2]
                         net (fo=2, routed)           0.602     6.730    my_gpu/wh1/i___0_carry_i_12_n_5
    SLICE_X86Y132        LUT6 (Prop_lut6_I0_O)        0.301     7.031 r  my_gpu/wh1/i___0_carry_i_16/O
                         net (fo=1, routed)           0.802     7.832    my_gpu/wh1/i___0_carry_i_16_n_0
    SLICE_X84Y132        LUT4 (Prop_lut4_I3_O)        0.124     7.956 r  my_gpu/wh1/i___0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.956    my_gpu/wh1/i___0_carry_i_8_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.599 r  my_gpu/wh1/x_norm0_inferred__0/i___0_carry/O[3]
                         net (fo=1, routed)           0.437     9.036    my_gpu/wh1/x_norm__0_0[5]
    SLICE_X85Y136        LUT5 (Prop_lut5_I4_O)        0.307     9.343 r  my_gpu/wh1/x_norm_reg[5]_i_1/O
                         net (fo=1, routed)           0.941    10.284    my_gpu/wh1/x_norm_reg[5]_i_1_n_0
    SLICE_X85Y139        LDCE                                         r  my_gpu/wh1/x_norm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.256ns  (logic 3.732ns (36.387%)  route 6.524ns (63.613%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         2.416     3.041    my_gpu/wh1/size[0]
    SLICE_X86Y130        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694     3.735 r  my_gpu/wh1/i___0_carry_i_22/CO[2]
                         net (fo=2, routed)           0.596     4.330    my_gpu/wh1/R1[3]
    SLICE_X85Y130        LUT2 (Prop_lut2_I0_O)        0.313     4.643 r  my_gpu/wh1/i___0_carry_i_31/O
                         net (fo=1, routed)           0.000     4.643    my_gpu/wh1/i___0_carry_i_31_n_0
    SLICE_X85Y130        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.890 r  my_gpu/wh1/i___0_carry_i_21/O[0]
                         net (fo=3, routed)           0.688     5.579    my_gpu/wh1/i___0_carry_i_21_n_7
    SLICE_X84Y130        LUT2 (Prop_lut2_I0_O)        0.299     5.878 r  my_gpu/wh1/i___0_carry_i_24/O
                         net (fo=1, routed)           0.000     5.878    my_gpu/wh1/i___0_carry_i_24_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.128 r  my_gpu/wh1/i___0_carry_i_12/O[2]
                         net (fo=2, routed)           0.602     6.730    my_gpu/wh1/i___0_carry_i_12_n_5
    SLICE_X86Y132        LUT6 (Prop_lut6_I0_O)        0.301     7.031 r  my_gpu/wh1/i___0_carry_i_16/O
                         net (fo=1, routed)           0.802     7.832    my_gpu/wh1/i___0_carry_i_16_n_0
    SLICE_X84Y132        LUT4 (Prop_lut4_I3_O)        0.124     7.956 r  my_gpu/wh1/i___0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.956    my_gpu/wh1/i___0_carry_i_8_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.534 r  my_gpu/wh1/x_norm0_inferred__0/i___0_carry/O[2]
                         net (fo=1, routed)           0.619     9.153    my_gpu/wh1/x_norm__0_0[4]
    SLICE_X86Y137        LUT5 (Prop_lut5_I4_O)        0.301     9.454 r  my_gpu/wh1/x_norm_reg[4]_i_1/O
                         net (fo=1, routed)           0.802    10.256    my_gpu/wh1/x_norm_reg[4]_i_1_n_0
    SLICE_X85Y139        LDCE                                         r  my_gpu/wh1/x_norm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.922ns  (logic 3.389ns (34.157%)  route 6.533ns (65.843%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         2.416     3.041    my_gpu/wh1/size[0]
    SLICE_X86Y130        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.694     3.735 r  my_gpu/wh1/i___0_carry_i_22/CO[2]
                         net (fo=2, routed)           0.596     4.330    my_gpu/wh1/R1[3]
    SLICE_X85Y130        LUT2 (Prop_lut2_I0_O)        0.313     4.643 r  my_gpu/wh1/i___0_carry_i_31/O
                         net (fo=1, routed)           0.000     4.643    my_gpu/wh1/i___0_carry_i_31_n_0
    SLICE_X85Y130        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.890 r  my_gpu/wh1/i___0_carry_i_21/O[0]
                         net (fo=3, routed)           0.688     5.579    my_gpu/wh1/i___0_carry_i_21_n_7
    SLICE_X84Y130        LUT2 (Prop_lut2_I0_O)        0.299     5.878 r  my_gpu/wh1/i___0_carry_i_24/O
                         net (fo=1, routed)           0.000     5.878    my_gpu/wh1/i___0_carry_i_24_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     6.128 r  my_gpu/wh1/i___0_carry_i_12/O[2]
                         net (fo=2, routed)           0.602     6.730    my_gpu/wh1/i___0_carry_i_12_n_5
    SLICE_X86Y132        LUT6 (Prop_lut6_I0_O)        0.301     7.031 r  my_gpu/wh1/i___0_carry_i_16/O
                         net (fo=1, routed)           0.802     7.832    my_gpu/wh1/i___0_carry_i_16_n_0
    SLICE_X84Y132        LUT4 (Prop_lut4_I3_O)        0.124     7.956 r  my_gpu/wh1/i___0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.956    my_gpu/wh1/i___0_carry_i_8_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.186 r  my_gpu/wh1/x_norm0_inferred__0/i___0_carry/O[1]
                         net (fo=1, routed)           0.958     9.144    my_gpu/wh1/x_norm__0_0[3]
    SLICE_X85Y136        LUT5 (Prop_lut5_I4_O)        0.306     9.450 r  my_gpu/wh1/x_norm_reg[3]_i_1/O
                         net (fo=1, routed)           0.472     9.922    my_gpu/wh1/x_norm_reg[3]_i_1_n_0
    SLICE_X85Y139        LDCE                                         r  my_gpu/wh1/x_norm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.575ns  (logic 2.854ns (29.806%)  route 6.721ns (70.194%))
  Logic Levels:           8  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         1.995     2.620    my_gpu/wh1/size[0]
    SLICE_X83Y133        LUT3 (Prop_lut3_I0_O)        0.124     2.744 r  my_gpu/wh1/i___0_carry_i_30/O
                         net (fo=1, routed)           0.000     2.744    my_gpu/wh1/i___0_carry_i_30_n_0
    SLICE_X83Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.276 r  my_gpu/wh1/i___0_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.276    my_gpu/wh1/i___0_carry_i_18_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.547 r  my_gpu/wh1/i___0_carry_i_11/CO[0]
                         net (fo=4, routed)           0.994     4.540    my_gpu/wh1/i___0_carry_i_11_n_3
    SLICE_X85Y133        LUT2 (Prop_lut2_I0_O)        0.373     4.913 r  my_gpu/wh1/x_norm_reg[10]_i_5/O
                         net (fo=15, routed)          1.352     6.265    my_gpu/wh1/x_norm_reg[10]_i_5_n_0
    SLICE_X86Y134        LUT6 (Prop_lut6_I4_O)        0.124     6.389 r  my_gpu/wh1/i___0_carry_i_1/O
                         net (fo=2, routed)           0.646     7.035    my_gpu/wh1/i___0_carry_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     7.545 r  my_gpu/wh1/x_norm0_inferred__0/i___0_carry/O[0]
                         net (fo=1, routed)           0.947     8.491    my_gpu/wh1/x_norm__0_0[2]
    SLICE_X82Y134        LUT5 (Prop_lut5_I4_O)        0.295     8.786 r  my_gpu/wh1/x_norm_reg[2]_i_1/O
                         net (fo=1, routed)           0.789     9.575    my_gpu/wh1/x_norm_reg[2]_i_1_n_0
    SLICE_X84Y138        LDCE                                         r  my_gpu/wh1/x_norm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.652ns  (logic 2.173ns (28.397%)  route 5.479ns (71.603%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         1.995     2.620    my_gpu/wh1/size[0]
    SLICE_X83Y133        LUT3 (Prop_lut3_I0_O)        0.124     2.744 r  my_gpu/wh1/i___0_carry_i_30/O
                         net (fo=1, routed)           0.000     2.744    my_gpu/wh1/i___0_carry_i_30_n_0
    SLICE_X83Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.276 r  my_gpu/wh1/i___0_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.276    my_gpu/wh1/i___0_carry_i_18_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.547 r  my_gpu/wh1/i___0_carry_i_11/CO[0]
                         net (fo=4, routed)           0.994     4.540    my_gpu/wh1/i___0_carry_i_11_n_3
    SLICE_X85Y133        LUT2 (Prop_lut2_I0_O)        0.373     4.913 r  my_gpu/wh1/x_norm_reg[10]_i_5/O
                         net (fo=15, routed)          1.352     6.265    my_gpu/wh1/x_norm_reg[10]_i_5_n_0
    SLICE_X86Y134        LUT6 (Prop_lut6_I4_O)        0.124     6.389 f  my_gpu/wh1/i___0_carry_i_1/O
                         net (fo=2, routed)           0.609     6.998    my_gpu/wh1/i___0_carry_i_1_n_0
    SLICE_X82Y134        LUT5 (Prop_lut5_I3_O)        0.124     7.122 r  my_gpu/wh1/x_norm_reg[1]_i_1/O
                         net (fo=1, routed)           0.530     7.652    my_gpu/wh1/x_norm_reg[1]_i_1_n_0
    SLICE_X84Y138        LDCE                                         r  my_gpu/wh1/x_norm_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_gpu/x_norm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.668ns  (logic 0.203ns (30.398%)  route 0.465ns (69.602%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y133        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[1]/G
    SLICE_X82Y133        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/x_norm_reg[1]/Q
                         net (fo=20, routed)          0.272     0.430    my_gpu/wh1/Q[1]
    SLICE_X82Y134        LUT5 (Prop_lut5_I0_O)        0.045     0.475 r  my_gpu/wh1/x_norm_reg[1]_i_1/O
                         net (fo=1, routed)           0.193     0.668    my_gpu/wh1/x_norm_reg[1]_i_1_n_0
    SLICE_X84Y138        LDCE                                         r  my_gpu/wh1/x_norm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.794ns  (logic 0.203ns (25.570%)  route 0.591ns (74.430%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y133        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[2]/G
    SLICE_X82Y133        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/x_norm_reg[2]/Q
                         net (fo=21, routed)          0.314     0.472    my_gpu/wh1/Q[2]
    SLICE_X82Y134        LUT5 (Prop_lut5_I0_O)        0.045     0.517 r  my_gpu/wh1/x_norm_reg[2]_i_1/O
                         net (fo=1, routed)           0.277     0.794    my_gpu/wh1/x_norm_reg[2]_i_1_n_0
    SLICE_X84Y138        LDCE                                         r  my_gpu/wh1/x_norm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.851ns  (logic 0.203ns (23.853%)  route 0.648ns (76.147%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[7]/G
    SLICE_X83Y133        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/x_norm_reg[7]/Q
                         net (fo=23, routed)          0.482     0.640    my_gpu/wh1/Q[7]
    SLICE_X85Y136        LUT5 (Prop_lut5_I0_O)        0.045     0.685 r  my_gpu/wh1/x_norm_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.166     0.851    my_gpu/wh1/x_norm_reg[7]_i_1__0_n_0
    SLICE_X85Y138        LDCE                                         r  my_gpu/wh1/x_norm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.856ns  (logic 0.203ns (23.702%)  route 0.653ns (76.298%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[3]/G
    SLICE_X83Y132        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/x_norm_reg[3]/Q
                         net (fo=24, routed)          0.484     0.642    my_gpu/wh1/Q[3]
    SLICE_X85Y136        LUT5 (Prop_lut5_I0_O)        0.045     0.687 r  my_gpu/wh1/x_norm_reg[3]_i_1/O
                         net (fo=1, routed)           0.170     0.856    my_gpu/wh1/x_norm_reg[3]_i_1_n_0
    SLICE_X85Y139        LDCE                                         r  my_gpu/wh1/x_norm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.869ns  (logic 0.203ns (23.367%)  route 0.666ns (76.633%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y135        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[9]/G
    SLICE_X81Y135        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/x_norm_reg[9]/Q
                         net (fo=22, routed)          0.319     0.477    my_gpu/wh1/Q[9]
    SLICE_X85Y137        LUT5 (Prop_lut5_I0_O)        0.045     0.522 r  my_gpu/wh1/x_norm_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.347     0.869    my_gpu/wh1/x_norm_reg[9]_i_1__0_n_0
    SLICE_X85Y140        LDCE                                         r  my_gpu/wh1/x_norm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.940ns  (logic 0.223ns (23.729%)  route 0.717ns (76.271%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y133        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[0]/G
    SLICE_X80Y133        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_gpu/x_norm_reg[0]/Q
                         net (fo=14, routed)          0.542     0.720    my_gpu/wh1/Q[0]
    SLICE_X87Y135        LUT4 (Prop_lut4_I0_O)        0.045     0.765 r  my_gpu/wh1/x_norm_reg[0]_i_1/O
                         net (fo=1, routed)           0.174     0.940    my_gpu/wh1/x_norm_reg[0]_i_1_n_0
    SLICE_X85Y138        LDCE                                         r  my_gpu/wh1/x_norm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.942ns  (logic 0.203ns (21.560%)  route 0.739ns (78.439%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y133        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[6]/G
    SLICE_X82Y133        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/x_norm_reg[6]/Q
                         net (fo=22, routed)          0.488     0.646    my_gpu/wh1/Q[6]
    SLICE_X85Y137        LUT5 (Prop_lut5_I0_O)        0.045     0.691 r  my_gpu/wh1/x_norm_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.250     0.942    my_gpu/wh1/x_norm_reg[6]_i_1__0_n_0
    SLICE_X85Y139        LDCE                                         r  my_gpu/wh1/x_norm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.531ns (53.362%)  route 0.464ns (46.638%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y133        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[5]/G
    SLICE_X82Y133        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/x_norm_reg[5]/Q
                         net (fo=27, routed)          0.253     0.411    my_gpu/wh1/Q[5]
    SLICE_X83Y136        LUT3 (Prop_lut3_I2_O)        0.045     0.456 r  my_gpu/wh1/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.456    my_gpu/wh1/minusOp_carry__0_i_4_n_0
    SLICE_X83Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     0.611 r  my_gpu/wh1/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.611    my_gpu/wh1/minusOp_carry__0_n_0
    SLICE_X83Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.676 r  my_gpu/wh1/minusOp_carry__1/O[2]
                         net (fo=1, routed)           0.102     0.777    my_gpu/wh1/minusOp[10]
    SLICE_X85Y137        LUT4 (Prop_lut4_I2_O)        0.108     0.885 r  my_gpu/wh1/x_norm_reg[10]_i_1/O
                         net (fo=1, routed)           0.110     0.995    my_gpu/wh1/x_norm_reg[10]_i_1_n_0
    SLICE_X85Y138        LDCE                                         r  my_gpu/wh1/x_norm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.008ns  (logic 0.203ns (20.134%)  route 0.805ns (79.866%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y133        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[5]/G
    SLICE_X82Y133        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/x_norm_reg[5]/Q
                         net (fo=27, routed)          0.469     0.627    my_gpu/wh1/Q[5]
    SLICE_X85Y136        LUT5 (Prop_lut5_I0_O)        0.045     0.672 r  my_gpu/wh1/x_norm_reg[5]_i_1/O
                         net (fo=1, routed)           0.337     1.008    my_gpu/wh1/x_norm_reg[5]_i_1_n_0
    SLICE_X85Y139        LDCE                                         r  my_gpu/wh1/x_norm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_gpu/x_norm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/x_norm_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 0.223ns (22.073%)  route 0.787ns (77.927%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y135        LDCE                         0.000     0.000 r  my_gpu/x_norm_reg[8]/G
    SLICE_X80Y135        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_gpu/x_norm_reg[8]/Q
                         net (fo=22, routed)          0.591     0.769    my_gpu/wh1/Q[8]
    SLICE_X85Y137        LUT5 (Prop_lut5_I0_O)        0.045     0.814 r  my_gpu/wh1/x_norm_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.196     1.010    my_gpu/wh1/x_norm_reg[8]_i_1__0_n_0
    SLICE_X85Y140        LDCE                                         r  my_gpu/wh1/x_norm_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.231ns  (logic 4.083ns (49.600%)  route 4.148ns (50.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.699     5.303    vga_driver/clk_out1
    SLICE_X78Y133        FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y133        FDRE (Prop_fdre_C_Q)         0.518     5.821 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           4.148     9.970    vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    13.534 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.534    vga_hsync
    B11                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.991ns  (logic 4.083ns (51.096%)  route 3.908ns (48.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.706     5.310    vga_driver/clk_out1
    SLICE_X78Y141        FDRE                                         r  vga_driver/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y141        FDRE (Prop_fdre_C_Q)         0.518     5.828 r  vga_driver/vsync_reg/Q
                         net (fo=1, routed)           3.908     9.736    vga_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    13.302 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.302    vga_vsync
    B12                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.209ns  (logic 4.148ns (66.806%)  route 2.061ns (33.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.716     5.320    vga_driver/clk_out1
    SLICE_X82Y143        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.419     5.739 r  vga_driver/red_out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.061     7.800    lopt_6
    A3                   OBUF (Prop_obuf_I_O)         3.729    11.529 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.529    vga_red[0]
    A3                                                                r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.183ns  (logic 4.142ns (66.992%)  route 2.041ns (33.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.716     5.320    vga_driver/clk_out1
    SLICE_X83Y143        FDRE                                         r  vga_driver/red_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y143        FDRE (Prop_fdre_C_Q)         0.419     5.739 r  vga_driver/red_out_reg[1]/Q
                         net (fo=1, routed)           2.041     7.780    vga_red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.723    11.504 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.504    vga_red[1]
    B4                                                                r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.077ns  (logic 4.187ns (68.899%)  route 1.890ns (31.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.715     5.319    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.478     5.797 r  vga_driver/green_out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.890     7.687    lopt_3
    C6                   OBUF (Prop_obuf_I_O)         3.709    11.397 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.397    vga_green[0]
    C6                                                                r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.053ns  (logic 0.918ns (15.167%)  route 5.135ns (84.833%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.708     5.312    vga_driver/clk_out1
    SLICE_X80Y139        FDRE                                         r  vga_driver/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDRE (Prop_fdre_C_Q)         0.518     5.830 r  vga_driver/pixel_row_reg[7]/Q
                         net (fo=10, routed)          1.458     7.288    vga_driver/S_pixel_row[7]
    SLICE_X80Y139        LUT6 (Prop_lut6_I3_O)        0.124     7.412 r  vga_driver/x_norm_reg[9]_i_11/O
                         net (fo=2, routed)           0.963     8.376    vga_driver/x_norm_reg[9]_i_11_n_0
    SLICE_X80Y135        LUT5 (Prop_lut5_I4_O)        0.124     8.500 f  vga_driver/x_norm_reg[9]_i_3/O
                         net (fo=16, routed)          2.142    10.641    vga_driver/pixel_col_reg[10]_0
    SLICE_X81Y140        LUT4 (Prop_lut4_I3_O)        0.152    10.793 r  vga_driver/y_norm_reg[9]_i_1/O
                         net (fo=1, routed)           0.572    11.365    my_gpu/i__carry__0_i_8[9]
    SLICE_X81Y140        LDCE                                         r  my_gpu/y_norm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/blue_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.014ns  (logic 4.207ns (69.949%)  route 1.807ns (30.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.715     5.319    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/blue_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.478     5.797 r  vga_driver/blue_out_reg[3]/Q
                         net (fo=1, routed)           1.807     7.604    vga_blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.729    11.333 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.333    vga_blue[3]
    D8                                                                r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.930ns  (logic 4.008ns (67.581%)  route 1.922ns (32.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.717     5.321    vga_driver/clk_out1
    SLICE_X86Y142        FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.456     5.777 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           1.922     7.700    vga_red_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.552    11.251 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.251    vga_red[3]
    A4                                                                r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.931ns  (logic 4.064ns (68.524%)  route 1.867ns (31.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.715     5.319    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.518     5.837 r  vga_driver/green_out_reg[2]/Q
                         net (fo=1, routed)           1.867     7.704    vga_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    11.251 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.251    vga_green[2]
    B6                                                                r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.890ns  (logic 4.064ns (69.009%)  route 1.825ns (30.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.715     5.319    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.518     5.837 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           1.825     7.663    vga_green_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    11.209 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.209    vga_green[3]
    A6                                                                r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.592     1.513    vga_driver/clk_out1
    SLICE_X81Y132        FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  vga_driver/pixel_col_reg[0]/Q
                         net (fo=2, routed)           0.121     1.775    my_gpu/D[0]
    SLICE_X80Y133        LDCE                                         r  my_gpu/x_norm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.601     1.522    vga_driver/clk_out1
    SLICE_X83Y141        FDRE                                         r  vga_driver/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  vga_driver/pixel_row_reg[2]/Q
                         net (fo=4, routed)           0.122     1.786    my_gpu/i__carry__0_i_8[2]
    SLICE_X83Y140        LDCE                                         r  my_gpu/y_norm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.792%)  route 0.131ns (48.208%))
  Logic Levels:           0  
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.601     1.522    vga_driver/clk_out1
    SLICE_X83Y141        FDRE                                         r  vga_driver/pixel_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  vga_driver/pixel_row_reg[1]/Q
                         net (fo=4, routed)           0.131     1.795    my_gpu/i__carry__0_i_8[1]
    SLICE_X83Y140        LDCE                                         r  my_gpu/y_norm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.645%)  route 0.132ns (48.355%))
  Logic Levels:           0  
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.601     1.522    vga_driver/clk_out1
    SLICE_X83Y141        FDRE                                         r  vga_driver/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  vga_driver/pixel_row_reg[0]/Q
                         net (fo=4, routed)           0.132     1.795    my_gpu/i__carry__0_i_8[0]
    SLICE_X83Y140        LDCE                                         r  my_gpu/y_norm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.141ns (37.785%)  route 0.232ns (62.215%))
  Logic Levels:           0  
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.593     1.514    vga_driver/clk_out1
    SLICE_X81Y133        FDRE                                         r  vga_driver/pixel_col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y133        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  vga_driver/pixel_col_reg[2]/Q
                         net (fo=8, routed)           0.232     1.888    my_gpu/D[2]
    SLICE_X82Y133        LDCE                                         r  my_gpu/x_norm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.141ns (38.126%)  route 0.229ns (61.874%))
  Logic Levels:           0  
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.597     1.518    vga_driver/clk_out1
    SLICE_X81Y141        FDRE                                         r  vga_driver/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  vga_driver/pixel_row_reg[3]/Q
                         net (fo=6, routed)           0.229     1.888    my_gpu/i__carry__0_i_8[3]
    SLICE_X82Y141        LDCE                                         r  my_gpu/y_norm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.141ns (37.080%)  route 0.239ns (62.920%))
  Logic Levels:           0  
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.593     1.514    vga_driver/clk_out1
    SLICE_X81Y133        FDRE                                         r  vga_driver/pixel_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y133        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  vga_driver/pixel_col_reg[1]/Q
                         net (fo=8, routed)           0.239     1.895    my_gpu/D[1]
    SLICE_X82Y133        LDCE                                         r  my_gpu/x_norm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.141ns (35.585%)  route 0.255ns (64.415%))
  Logic Levels:           0  
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.592     1.513    vga_driver/clk_out1
    SLICE_X81Y132        FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=9, routed)           0.255     1.910    my_gpu/D[4]
    SLICE_X83Y133        LDCE                                         r  my_gpu/x_norm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/y_norm_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.213ns (53.640%)  route 0.184ns (46.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.596     1.517    vga_driver/clk_out1
    SLICE_X80Y139        FDRE                                         r  vga_driver/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDRE (Prop_fdre_C_Q)         0.164     1.681 r  vga_driver/pixel_row_reg[7]/Q
                         net (fo=10, routed)          0.184     1.866    vga_driver/S_pixel_row[7]
    SLICE_X81Y140        LUT5 (Prop_lut5_I0_O)        0.049     1.915 r  vga_driver/y_norm_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.915    my_gpu/i__carry__0_i_8[7]
    SLICE_X81Y140        LDCE                                         r  my_gpu/y_norm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/pixel_col_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_gpu/x_norm_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.141ns (33.203%)  route 0.284ns (66.797%))
  Logic Levels:           0  
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.592     1.513    vga_driver/clk_out1
    SLICE_X81Y132        FDRE                                         r  vga_driver/pixel_col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  vga_driver/pixel_col_reg[3]/Q
                         net (fo=8, routed)           0.284     1.938    my_gpu/D[3]
    SLICE_X83Y132        LDCE                                         r  my_gpu/x_norm_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.809    25.412    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    21.490 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    23.508    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.604 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.807    25.412    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.624     1.544    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.456ns  (logic 1.903ns (42.710%)  route 2.553ns (57.290%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         0.897     1.522    my_gpu/wh1/letter/size[0]
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.124     1.646 r  my_gpu/wh1/letter/output1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.646    my_gpu/wh1/letter/output1_carry_i_5_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.179 r  my_gpu/wh1/letter/output1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    my_gpu/wh1/letter/output1_carry_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.433 f  my_gpu/wh1/letter/output1_carry__0/CO[0]
                         net (fo=6, routed)           1.108     3.542    vga_driver/CO[0]
    SLICE_X86Y142        LUT4 (Prop_lut4_I1_O)        0.367     3.909 r  vga_driver/red_out[3]_i_2/O
                         net (fo=2, routed)           0.547     4.456    vga_driver/red_out[3]_i_2_n_0
    SLICE_X87Y142        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.598     5.023    vga_driver/clk_out1
    SLICE_X87Y142        FDRE                                         r  vga_driver/red_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.300ns  (logic 1.903ns (44.258%)  route 2.397ns (55.742%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         0.897     1.522    my_gpu/wh1/letter/size[0]
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.124     1.646 r  my_gpu/wh1/letter/output1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.646    my_gpu/wh1/letter/output1_carry_i_5_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.179 r  my_gpu/wh1/letter/output1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    my_gpu/wh1/letter/output1_carry_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.433 r  my_gpu/wh1/letter/output1_carry__0/CO[0]
                         net (fo=6, routed)           0.885     3.318    my_gpu/wh1/letter/CO[0]
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.367     3.685 r  my_gpu/wh1/letter/blue_out[3]_i_1/O
                         net (fo=3, routed)           0.615     4.300    vga_driver/blue_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.596     5.021    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/blue_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.300ns  (logic 1.903ns (44.258%)  route 2.397ns (55.742%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         0.897     1.522    my_gpu/wh1/letter/size[0]
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.124     1.646 r  my_gpu/wh1/letter/output1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.646    my_gpu/wh1/letter/output1_carry_i_5_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.179 r  my_gpu/wh1/letter/output1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    my_gpu/wh1/letter/output1_carry_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.433 r  my_gpu/wh1/letter/output1_carry__0/CO[0]
                         net (fo=6, routed)           0.885     3.318    my_gpu/wh1/letter/CO[0]
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.367     3.685 r  my_gpu/wh1/letter/blue_out[3]_i_1/O
                         net (fo=3, routed)           0.615     4.300    vga_driver/blue_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/blue_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.596     5.021    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/blue_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.265ns  (logic 1.903ns (44.617%)  route 2.362ns (55.383%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         0.897     1.522    my_gpu/wh1/letter/size[0]
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.124     1.646 r  my_gpu/wh1/letter/output1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.646    my_gpu/wh1/letter/output1_carry_i_5_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.179 r  my_gpu/wh1/letter/output1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    my_gpu/wh1/letter/output1_carry_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.433 f  my_gpu/wh1/letter/output1_carry__0/CO[0]
                         net (fo=6, routed)           0.980     3.414    vga_driver/CO[0]
    SLICE_X82Y142        LUT5 (Prop_lut5_I4_O)        0.367     3.781 r  vga_driver/red_out[1]_i_1/O
                         net (fo=2, routed)           0.484     4.265    vga_driver/red_out0[1]
    SLICE_X82Y143        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.597     5.022    vga_driver/clk_out1
    SLICE_X82Y143        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.263ns  (logic 1.903ns (44.639%)  route 2.360ns (55.361%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         0.897     1.522    my_gpu/wh1/letter/size[0]
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.124     1.646 r  my_gpu/wh1/letter/output1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.646    my_gpu/wh1/letter/output1_carry_i_5_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.179 r  my_gpu/wh1/letter/output1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    my_gpu/wh1/letter/output1_carry_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.433 f  my_gpu/wh1/letter/output1_carry__0/CO[0]
                         net (fo=6, routed)           0.980     3.414    vga_driver/CO[0]
    SLICE_X82Y142        LUT5 (Prop_lut5_I4_O)        0.367     3.781 r  vga_driver/red_out[1]_i_1/O
                         net (fo=2, routed)           0.482     4.263    vga_driver/red_out0[1]
    SLICE_X83Y143        FDRE                                         r  vga_driver/red_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.597     5.022    vga_driver/clk_out1
    SLICE_X83Y143        FDRE                                         r  vga_driver/red_out_reg[1]/C

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.199ns  (logic 1.903ns (45.316%)  route 2.296ns (54.684%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         0.897     1.522    my_gpu/wh1/letter/size[0]
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.124     1.646 r  my_gpu/wh1/letter/output1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.646    my_gpu/wh1/letter/output1_carry_i_5_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.179 r  my_gpu/wh1/letter/output1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    my_gpu/wh1/letter/output1_carry_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.433 r  my_gpu/wh1/letter/output1_carry__0/CO[0]
                         net (fo=6, routed)           0.880     3.313    my_gpu/wh1/letter/CO[0]
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.367     3.680 r  my_gpu/wh1/letter/green_out[3]_i_1/O
                         net (fo=3, routed)           0.519     4.199    vga_driver/green_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.596     5.021    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.199ns  (logic 1.903ns (45.316%)  route 2.296ns (54.684%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         0.897     1.522    my_gpu/wh1/letter/size[0]
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.124     1.646 r  my_gpu/wh1/letter/output1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.646    my_gpu/wh1/letter/output1_carry_i_5_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.179 r  my_gpu/wh1/letter/output1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    my_gpu/wh1/letter/output1_carry_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.433 r  my_gpu/wh1/letter/output1_carry__0/CO[0]
                         net (fo=6, routed)           0.880     3.313    my_gpu/wh1/letter/CO[0]
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.367     3.680 r  my_gpu/wh1/letter/green_out[3]_i_1/O
                         net (fo=3, routed)           0.519     4.199    vga_driver/green_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.596     5.021    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.909ns  (logic 1.903ns (48.687%)  route 2.006ns (51.313%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         0.897     1.522    my_gpu/wh1/letter/size[0]
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.124     1.646 r  my_gpu/wh1/letter/output1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.646    my_gpu/wh1/letter/output1_carry_i_5_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.179 r  my_gpu/wh1/letter/output1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    my_gpu/wh1/letter/output1_carry_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.433 f  my_gpu/wh1/letter/output1_carry__0/CO[0]
                         net (fo=6, routed)           1.108     3.542    vga_driver/CO[0]
    SLICE_X86Y142        LUT4 (Prop_lut4_I1_O)        0.367     3.909 r  vga_driver/red_out[3]_i_2/O
                         net (fo=2, routed)           0.000     3.909    vga_driver/red_out[3]_i_2_n_0
    SLICE_X86Y142        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.598     5.023    vga_driver/clk_out1
    SLICE_X86Y142        FDRE                                         r  vga_driver/red_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.857ns  (logic 1.903ns (49.339%)  route 1.954ns (50.661%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         0.897     1.522    my_gpu/wh1/letter/size[0]
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.124     1.646 r  my_gpu/wh1/letter/output1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.646    my_gpu/wh1/letter/output1_carry_i_5_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.179 r  my_gpu/wh1/letter/output1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    my_gpu/wh1/letter/output1_carry_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.433 r  my_gpu/wh1/letter/output1_carry__0/CO[0]
                         net (fo=6, routed)           1.057     3.490    my_gpu/wh1/letter/CO[0]
    SLICE_X84Y142        LUT6 (Prop_lut6_I3_O)        0.367     3.857 r  my_gpu/wh1/letter/green_out[2]_i_1/O
                         net (fo=1, routed)           0.000     3.857    vga_driver/green_out_reg[2]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.596     5.021    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[2]/C

Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.771ns  (logic 1.903ns (50.470%)  route 1.868ns (49.530%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         0.897     1.522    my_gpu/wh1/letter/size[0]
    SLICE_X84Y140        LUT3 (Prop_lut3_I2_O)        0.124     1.646 r  my_gpu/wh1/letter/output1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.646    my_gpu/wh1/letter/output1_carry_i_5_n_0
    SLICE_X84Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.179 r  my_gpu/wh1/letter/output1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.179    my_gpu/wh1/letter/output1_carry_n_0
    SLICE_X84Y141        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.433 r  my_gpu/wh1/letter/output1_carry__0/CO[0]
                         net (fo=6, routed)           0.970     3.404    my_gpu/wh1/letter/CO[0]
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.367     3.771 r  my_gpu/wh1/letter/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     3.771    vga_driver/blue_out_reg[2]_0
    SLICE_X85Y143        FDRE                                         r  vga_driver/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          1.597     5.022    vga_driver/clk_out1
    SLICE_X85Y143        FDRE                                         r  vga_driver/blue_out_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_gpu/y_norm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.203ns (58.601%)  route 0.143ns (41.399%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        LDCE                         0.000     0.000 r  my_gpu/y_norm_reg[5]/G
    SLICE_X83Y142        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/y_norm_reg[5]/Q
                         net (fo=8, routed)           0.143     0.301    my_gpu/wh1/letter/multOp_inferred__0/i__carry__0_0[5]
    SLICE_X84Y142        LUT6 (Prop_lut6_I2_O)        0.045     0.346 r  my_gpu/wh1/letter/green_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.346    vga_driver/green_out_reg[2]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.872     2.040    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[2]/C

Slack:                    inf
  Source:                 my_gpu/y_norm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.248ns (39.980%)  route 0.372ns (60.020%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        LDCE                         0.000     0.000 r  my_gpu/y_norm_reg[5]/G
    SLICE_X83Y142        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/y_norm_reg[5]/Q
                         net (fo=8, routed)           0.141     0.299    my_gpu/y_norm[5]
    SLICE_X85Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.344 f  my_gpu/green_out[3]_i_3/O
                         net (fo=2, routed)           0.231     0.575    my_gpu/wh1/letter/green_out_reg[3]
    SLICE_X85Y142        LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  my_gpu/wh1/letter/blue_out[3]_i_1/O
                         net (fo=3, routed)           0.000     0.620    vga_driver/blue_out_reg[3]_0
    SLICE_X85Y142        FDRE                                         r  vga_driver/blue_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.872     2.040    vga_driver/clk_out1
    SLICE_X85Y142        FDRE                                         r  vga_driver/blue_out_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 my_gpu/y_norm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.248ns (39.916%)  route 0.373ns (60.084%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        LDCE                         0.000     0.000 r  my_gpu/y_norm_reg[5]/G
    SLICE_X83Y142        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/y_norm_reg[5]/Q
                         net (fo=8, routed)           0.141     0.299    my_gpu/y_norm[5]
    SLICE_X85Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.344 r  my_gpu/green_out[3]_i_3/O
                         net (fo=2, routed)           0.232     0.576    my_gpu/wh1/letter/green_out_reg[3]
    SLICE_X85Y142        LUT6 (Prop_lut6_I5_O)        0.045     0.621 r  my_gpu/wh1/letter/green_out[3]_i_1/O
                         net (fo=3, routed)           0.000     0.621    vga_driver/green_out_reg[3]_0
    SLICE_X85Y142        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.872     2.040    vga_driver/clk_out1
    SLICE_X85Y142        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 my_gpu/y_norm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.248ns (31.364%)  route 0.543ns (68.636%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        LDCE                         0.000     0.000 r  my_gpu/y_norm_reg[5]/G
    SLICE_X83Y142        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/y_norm_reg[5]/Q
                         net (fo=8, routed)           0.141     0.299    my_gpu/y_norm[5]
    SLICE_X85Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.344 r  my_gpu/green_out[3]_i_3/O
                         net (fo=2, routed)           0.232     0.576    my_gpu/wh1/letter/green_out_reg[3]
    SLICE_X85Y142        LUT6 (Prop_lut6_I5_O)        0.045     0.621 r  my_gpu/wh1/letter/green_out[3]_i_1/O
                         net (fo=3, routed)           0.169     0.791    vga_driver/green_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.872     2.040    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/y_norm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/green_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.248ns (31.364%)  route 0.543ns (68.636%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        LDCE                         0.000     0.000 r  my_gpu/y_norm_reg[5]/G
    SLICE_X83Y142        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/y_norm_reg[5]/Q
                         net (fo=8, routed)           0.141     0.299    my_gpu/y_norm[5]
    SLICE_X85Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.344 r  my_gpu/green_out[3]_i_3/O
                         net (fo=2, routed)           0.232     0.576    my_gpu/wh1/letter/green_out_reg[3]
    SLICE_X85Y142        LUT6 (Prop_lut6_I5_O)        0.045     0.621 r  my_gpu/wh1/letter/green_out[3]_i_1/O
                         net (fo=3, routed)           0.169     0.791    vga_driver/green_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.872     2.040    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/green_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 my_gpu/y_norm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.203ns (25.622%)  route 0.589ns (74.378%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        LDCE                         0.000     0.000 r  my_gpu/y_norm_reg[5]/G
    SLICE_X83Y142        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/y_norm_reg[5]/Q
                         net (fo=8, routed)           0.589     0.747    my_gpu/wh1/letter/multOp_inferred__0/i__carry__0_0[5]
    SLICE_X85Y143        LUT6 (Prop_lut6_I4_O)        0.045     0.792 r  my_gpu/wh1/letter/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.792    vga_driver/blue_out_reg[2]_0
    SLICE_X85Y143        FDRE                                         r  vga_driver/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.873     2.041    vga_driver/clk_out1
    SLICE_X85Y143        FDRE                                         r  vga_driver/blue_out_reg[2]/C

Slack:                    inf
  Source:                 my_gpu/y_norm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.248ns (29.310%)  route 0.598ns (70.690%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        LDCE                         0.000     0.000 r  my_gpu/y_norm_reg[5]/G
    SLICE_X83Y142        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/y_norm_reg[5]/Q
                         net (fo=8, routed)           0.141     0.299    my_gpu/y_norm[5]
    SLICE_X85Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.344 f  my_gpu/green_out[3]_i_3/O
                         net (fo=2, routed)           0.231     0.575    my_gpu/wh1/letter/green_out_reg[3]
    SLICE_X85Y142        LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  my_gpu/wh1/letter/blue_out[3]_i_1/O
                         net (fo=3, routed)           0.226     0.846    vga_driver/blue_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.872     2.040    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/blue_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/y_norm_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/blue_out_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.248ns (29.310%)  route 0.598ns (70.690%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        LDCE                         0.000     0.000 r  my_gpu/y_norm_reg[5]/G
    SLICE_X83Y142        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_gpu/y_norm_reg[5]/Q
                         net (fo=8, routed)           0.141     0.299    my_gpu/y_norm[5]
    SLICE_X85Y142        LUT2 (Prop_lut2_I0_O)        0.045     0.344 f  my_gpu/green_out[3]_i_3/O
                         net (fo=2, routed)           0.231     0.575    my_gpu/wh1/letter/green_out_reg[3]
    SLICE_X85Y142        LUT6 (Prop_lut6_I5_O)        0.045     0.620 r  my_gpu/wh1/letter/blue_out[3]_i_1/O
                         net (fo=3, routed)           0.226     0.846    vga_driver/blue_out_reg[3]_0
    SLICE_X84Y142        FDRE                                         r  vga_driver/blue_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.872     2.040    vga_driver/clk_out1
    SLICE_X84Y142        FDRE                                         r  vga_driver/blue_out_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 my_gpu/size_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.419ns (46.595%)  route 0.480ns (53.405%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[31]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_gpu/size_reg[31]/Q
                         net (fo=2, routed)           0.067     0.245    my_gpu/wh1/letter/size[1]
    SLICE_X84Y141        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.117     0.362 f  my_gpu/wh1/letter/output1_carry__0/CO[0]
                         net (fo=6, routed)           0.413     0.775    vga_driver/CO[0]
    SLICE_X86Y142        LUT4 (Prop_lut4_I1_O)        0.124     0.899 r  vga_driver/red_out[3]_i_2/O
                         net (fo=2, routed)           0.000     0.899    vga_driver/red_out[3]_i_2_n_0
    SLICE_X86Y142        FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.873     2.041    vga_driver/clk_out1
    SLICE_X86Y142        FDRE                                         r  vga_driver/red_out_reg[3]/C

Slack:                    inf
  Source:                 my_gpu/size_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            vga_driver/red_out_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.494%)  route 0.591ns (58.506%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.367ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[31]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_gpu/size_reg[31]/Q
                         net (fo=2, routed)           0.067     0.245    my_gpu/wh1/letter/size[1]
    SLICE_X84Y141        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.117     0.362 f  my_gpu/wh1/letter/output1_carry__0/CO[0]
                         net (fo=6, routed)           0.363     0.725    vga_driver/CO[0]
    SLICE_X82Y142        LUT5 (Prop_lut5_I4_O)        0.124     0.849 r  vga_driver/red_out[1]_i_1/O
                         net (fo=2, routed)           0.160     1.010    vga_driver/red_out0[1]
    SLICE_X82Y143        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=56, routed)          0.873     2.041    vga_driver/clk_out1
    SLICE_X82Y143        FDRE                                         r  vga_driver/red_out_reg[1]_lopt_replica/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/letter/output_mem_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.058ns  (logic 3.041ns (33.572%)  route 6.017ns (66.428%))
  Logic Levels:           10  (CARRY4=3 LDCE=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         1.353     1.978    my_gpu/wh1/letter/size[0]
    SLICE_X83Y141        LUT5 (Prop_lut5_I3_O)        0.124     2.102 r  my_gpu/wh1/letter/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000     2.102    my_gpu/wh1/letter/i__carry_i_6__4_n_0
    SLICE_X83Y141        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.682 r  my_gpu/wh1/letter/multOp_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.781     3.463    my_gpu/wh1/letter/multOp[3]
    SLICE_X85Y139        LUT4 (Prop_lut4_I3_O)        0.302     3.765 r  my_gpu/wh1/letter/i__carry_i_2__7/O
                         net (fo=1, routed)           0.000     3.765    my_gpu/wh1/letter/i__carry_i_2__7_n_0
    SLICE_X85Y139        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.166 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.166    my_gpu/wh1/letter/ARG_inferred__0/i__carry_n_0
    SLICE_X85Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.500 f  my_gpu/wh1/letter/ARG_inferred__0/i__carry__0/O[1]
                         net (fo=17, routed)          1.082     5.582    my_gpu/wh1/letter/ARG_inferred__0/i__carry__0_n_6
    SLICE_X87Y140        LUT5 (Prop_lut5_I0_O)        0.303     5.885 f  my_gpu/wh1/letter/output_mem[11]_i_25/O
                         net (fo=1, routed)           0.665     6.551    my_gpu/wh1/letter/output_mem[11]_i_25_n_0
    SLICE_X87Y140        LUT6 (Prop_lut6_I4_O)        0.124     6.675 f  my_gpu/wh1/letter/output_mem[11]_i_8/O
                         net (fo=1, routed)           1.019     7.694    my_gpu/wh1/letter/output_mem[11]_i_8_n_0
    SLICE_X86Y139        LUT6 (Prop_lut6_I3_O)        0.124     7.818 r  my_gpu/wh1/letter/output_mem[11]_i_2/O
                         net (fo=1, routed)           1.116     8.934    my_gpu/wh1/letter/output_mem[11]_i_2_n_0
    SLICE_X82Y142        LUT6 (Prop_lut6_I0_O)        0.124     9.058 r  my_gpu/wh1/letter/output_mem[11]_i_1/O
                         net (fo=1, routed)           0.000     9.058    my_gpu/wh1/letter/output_mem[11]_i_1_n_0
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.593     5.015    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_gpu/size_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_gpu/wh1/letter/output_mem_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.400ns (56.755%)  route 0.305ns (43.245%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        LDCE                         0.000     0.000 r  my_gpu/size_reg[4]/G
    SLICE_X84Y141        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_gpu/size_reg[4]/Q
                         net (fo=128, routed)         0.183     0.361    my_gpu/wh1/letter/size[0]
    SLICE_X85Y141        LUT3 (Prop_lut3_I0_O)        0.045     0.406 r  my_gpu/wh1/letter/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     0.406    my_gpu/wh1/letter/i__carry__1_i_2_n_0
    SLICE_X85Y141        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.476 r  my_gpu/wh1/letter/ARG_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.122     0.598    my_gpu/wh1/letter/ARG_inferred__0/i__carry__1_n_7
    SLICE_X82Y142        LUT6 (Prop_lut6_I1_O)        0.107     0.705 r  my_gpu/wh1/letter/output_mem[11]_i_1/O
                         net (fo=1, routed)           0.000     0.705    my_gpu/wh1/letter/output_mem[11]_i_1_n_0
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.871     2.036    my_gpu/wh1/letter/clk_in1
    SLICE_X82Y142        FDRE                                         r  my_gpu/wh1/letter/output_mem_reg[11]/C





