------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 100C Model Setup 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.574
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 13.008
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.164
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.292
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.040
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 17.348
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.562
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.915
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.523
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.540
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 9.187
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.573
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 12.823
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.216
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.245
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.130
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 17.520
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.590
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.848
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.525
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.546
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 9.315
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 16.159
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.083
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.145
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.731
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 18.429
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.437
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.497
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.883
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.891
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 9.112
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 16.668
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.076
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.140
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.843
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 18.693
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.376
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.463
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.887
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'freq_system:u1|freq_system_hps_0:hps_0|freq_system_hps_0_hps_io:hps_io|freq_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.895
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 9.053
TNS   : 0.000

------------------------------------------------------------
Info: see the "DDR report" for DDR timing results
------------------------------------------------------------
------------------------------------------------------------
