============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Feb 20 2025  10:59:00 am
  Module:                 fifo_top
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_min 1.0
                          tsl18fs120_scl_ss 1
                          tsl18cio150_min 1.0
  Operating conditions:   tsl18cio150_min (best_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                               Leakage  
 Gate   Instances    Area    Power (nW)       Library      
-----------------------------------------------------------
pc3c01          2   2590.880      2.265    tsl18cio150_min 
pc3d01         14  18136.161     23.568    tsl18cio150_min 
pc3o05         10  12954.401     19.962    tsl18cio150_min 
-----------------------------------------------------------
total          26  33681.442     45.795                    


                                            Leakage  Leakage 
     Type      Instances    Area   Area % Power (nW) Power % 
-------------------------------------------------------------
timing_model          26 33681.442  100.0     45.795     8.1 
sequential           172     0.000    0.0    492.092    87.1 
inverter               9     0.000    0.0      1.330     0.2 
logic                412     0.000    0.0     25.970     4.6 
physical_cells         0     0.000    0.0      0.000     0.0 
-------------------------------------------------------------
total                619 33681.442  100.0    565.188   100.0 

