instructionRom.v,verilog,xil_defaultlib,../../../../EDiC-TTL.gen/sources_1/ip/instructionRom/sim/instructionRom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
