--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml fixedFloatConversion.twx fixedFloatConversion.ncd -o
fixedFloatConversion.twr fixedFloatConversion.pcf

Design file:              fixedFloatConversion.ncd
Physical constraint file: fixedFloatConversion.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
fixpointpos<0>  |   20.981(R)|   -1.137(R)|clk_BUFGP         |   0.000|
fixpointpos<1>  |   20.216(R)|   -1.329(R)|clk_BUFGP         |   0.000|
fixpointpos<2>  |   18.509(R)|   -1.144(R)|clk_BUFGP         |   0.000|
fixpointpos<3>  |   18.202(R)|   -1.588(R)|clk_BUFGP         |   0.000|
fixpointpos<4>  |   18.368(R)|   -1.455(R)|clk_BUFGP         |   0.000|
opcode          |   21.016(R)|   -0.890(R)|clk_BUFGP         |   0.000|
targetnumber<0> |   21.678(R)|   -3.754(R)|clk_BUFGP         |   0.000|
targetnumber<1> |   21.399(R)|   -3.776(R)|clk_BUFGP         |   0.000|
targetnumber<2> |   21.307(R)|   -4.030(R)|clk_BUFGP         |   0.000|
targetnumber<3> |   21.179(R)|   -4.241(R)|clk_BUFGP         |   0.000|
targetnumber<4> |   20.945(R)|   -3.624(R)|clk_BUFGP         |   0.000|
targetnumber<5> |   21.843(R)|   -4.124(R)|clk_BUFGP         |   0.000|
targetnumber<6> |   21.116(R)|   -3.888(R)|clk_BUFGP         |   0.000|
targetnumber<7> |   20.973(R)|   -3.343(R)|clk_BUFGP         |   0.000|
targetnumber<8> |   20.623(R)|   -3.667(R)|clk_BUFGP         |   0.000|
targetnumber<9> |   20.442(R)|   -2.901(R)|clk_BUFGP         |   0.000|
targetnumber<10>|   20.531(R)|   -2.965(R)|clk_BUFGP         |   0.000|
targetnumber<11>|   20.219(R)|   -3.150(R)|clk_BUFGP         |   0.000|
targetnumber<12>|   20.196(R)|   -3.553(R)|clk_BUFGP         |   0.000|
targetnumber<13>|   20.295(R)|   -3.095(R)|clk_BUFGP         |   0.000|
targetnumber<14>|   19.754(R)|   -2.093(R)|clk_BUFGP         |   0.000|
targetnumber<15>|   19.906(R)|   -3.472(R)|clk_BUFGP         |   0.000|
targetnumber<16>|   19.651(R)|   -2.825(R)|clk_BUFGP         |   0.000|
targetnumber<17>|   19.721(R)|   -2.953(R)|clk_BUFGP         |   0.000|
targetnumber<18>|   19.811(R)|   -2.779(R)|clk_BUFGP         |   0.000|
targetnumber<19>|   19.659(R)|   -2.650(R)|clk_BUFGP         |   0.000|
targetnumber<20>|   19.141(R)|   -3.554(R)|clk_BUFGP         |   0.000|
targetnumber<21>|   19.262(R)|   -3.309(R)|clk_BUFGP         |   0.000|
targetnumber<22>|   19.174(R)|   -3.094(R)|clk_BUFGP         |   0.000|
targetnumber<23>|   21.132(R)|   -3.811(R)|clk_BUFGP         |   0.000|
targetnumber<24>|   20.350(R)|   -2.601(R)|clk_BUFGP         |   0.000|
targetnumber<25>|   19.149(R)|   -3.379(R)|clk_BUFGP         |   0.000|
targetnumber<26>|   19.268(R)|   -3.029(R)|clk_BUFGP         |   0.000|
targetnumber<27>|   18.637(R)|   -3.828(R)|clk_BUFGP         |   0.000|
targetnumber<28>|   18.064(R)|   -3.542(R)|clk_BUFGP         |   0.000|
targetnumber<29>|   17.978(R)|   -3.784(R)|clk_BUFGP         |   0.000|
targetnumber<30>|   16.986(R)|   -3.208(R)|clk_BUFGP         |   0.000|
targetnumber<31>|   21.066(R)|   -1.968(R)|clk_BUFGP         |   0.000|
----------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
result<0>   |    5.762(R)|clk_BUFGP         |   0.000|
result<1>   |    5.748(R)|clk_BUFGP         |   0.000|
result<2>   |    5.755(R)|clk_BUFGP         |   0.000|
result<3>   |    5.751(R)|clk_BUFGP         |   0.000|
result<4>   |    5.759(R)|clk_BUFGP         |   0.000|
result<5>   |    5.759(R)|clk_BUFGP         |   0.000|
result<6>   |    5.752(R)|clk_BUFGP         |   0.000|
result<7>   |    5.748(R)|clk_BUFGP         |   0.000|
result<8>   |    5.760(R)|clk_BUFGP         |   0.000|
result<9>   |    5.750(R)|clk_BUFGP         |   0.000|
result<10>  |    5.751(R)|clk_BUFGP         |   0.000|
result<11>  |    5.750(R)|clk_BUFGP         |   0.000|
result<12>  |    5.755(R)|clk_BUFGP         |   0.000|
result<13>  |    5.752(R)|clk_BUFGP         |   0.000|
result<14>  |    5.751(R)|clk_BUFGP         |   0.000|
result<15>  |    5.761(R)|clk_BUFGP         |   0.000|
result<16>  |    5.751(R)|clk_BUFGP         |   0.000|
result<17>  |    5.750(R)|clk_BUFGP         |   0.000|
result<18>  |    5.761(R)|clk_BUFGP         |   0.000|
result<19>  |    5.757(R)|clk_BUFGP         |   0.000|
result<20>  |    5.757(R)|clk_BUFGP         |   0.000|
result<21>  |    5.750(R)|clk_BUFGP         |   0.000|
result<22>  |    5.759(R)|clk_BUFGP         |   0.000|
result<23>  |    5.759(R)|clk_BUFGP         |   0.000|
result<24>  |    5.755(R)|clk_BUFGP         |   0.000|
result<25>  |    5.755(R)|clk_BUFGP         |   0.000|
result<26>  |    5.763(R)|clk_BUFGP         |   0.000|
result<27>  |    5.763(R)|clk_BUFGP         |   0.000|
result<28>  |    5.774(R)|clk_BUFGP         |   0.000|
result<29>  |    5.776(R)|clk_BUFGP         |   0.000|
result<30>  |    5.776(R)|clk_BUFGP         |   0.000|
result<31>  |    5.774(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Sun Apr 21 14:03:19 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



