USE ieee.std_logic_1164.all ;
USE ieee.std_logic_unsigned.all ;
 
ENTITY ula IS
    PORT
    (
        operacao : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
        operA    : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
        operB    : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
        Result    : buffer STD_LOGIC_VECTOR(7 DOWNTO 0);
        Cin        : IN STD_LOGIC;
        N,Z,C,B,V : buffer STD_LOGIC        
    );
END ula;
 
ARCHITECTURE ula1 OF ula IS
constant ADIC : STD_LOGIC_VECTOR(3 DOWNTO 0):="0001";
constant SUB  : STD_LOGIC_VECTOR(3 DOWNTO 0):="0010";
constant OU   : STD_LOGIC_VECTOR(3 DOWNTO 0):="0011";
constant E    : STD_LOGIC_VECTOR(3 DOWNTO 0):="0100";
constant NAO  : STD_LOGIC_VECTOR(3 DOWNTO 0):="0101";
 
BEGIN
    process (operA, operB, operacao,result,Cin)
    variable temp : STD_LOGIC_VECTOR(8 DOWNTO 0);
    begin
        case operacao is
        when ADIC =>
            temp := ('0'&operA) + ('0'&operB);
            result <= temp(7 DOWNTO 0);
            C <= temp(8);
            if (operA(7)=operB(7)) then
                if (operA(7) /= result(7)) then V <= '1';
                    else V <= '0';
                end if;
            else V <= '0';
            end if;
        when SUB =>
            temp := ('0'&operA) - ('0'&operB);
            result <= temp(7 DOWNTO 0);
            B <= temp(8);
            if (operA(7) /= operB(7)) then
                if (operA(7) /= result(7)) then V <= '1';
                    else V <= '0';
                end if;
            else V <= '0';
            end if;
        when OU =>
            result <= operA or operB;
        when E =>
            result <= operA and operB;
        when NAO =>
            result <= not operA;
        end case;
        if (result="00000000") then 
            Z <= '1'; else Z <= '0';
        end if;
        N <= result(7);
    end process;
END ula1;