{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650121997988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650121997989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:43:17 2022 " "Processing started: Sat Apr 16 20:43:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650121997989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650121997989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650121997990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650121998474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650121998474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010283 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file state_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-fsm " "Found design unit 1: controller-fsm" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010288 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend10-extend10 " "Found design unit 1: sign_extend10-extend10" {  } { { "sign_extend10.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/sign_extend10.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010290 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend10 " "Found entity 1: sign_extend10" {  } { { "sign_extend10.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/sign_extend10.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend7-extend7 " "Found design unit 1: sign_extend7-extend7" {  } { { "sign_extend7.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/sign_extend7.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010293 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend7 " "Found entity 1: sign_extend7" {  } { { "sign_extend7.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/sign_extend7.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file risc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iitb_risc-final " "Found design unit 1: iitb_risc-final" {  } { { "risc.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/risc.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010294 ""} { "Info" "ISGN_ENTITY_NAME" "1 iitb_risc " "Found entity 1: iitb_risc" {  } { { "risc.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/risc.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-rf " "Found design unit 1: register_file-rf" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010298 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_component.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_component.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_component-rc " "Found design unit 1: register_component-rc" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010299 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_component " "Found entity 1: register_component" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pad7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pad7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pad7-pad " "Found design unit 1: pad7-pad" {  } { { "pad7.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/pad7.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010301 ""} { "Info" "ISGN_ENTITY_NAME" "1 pad7 " "Found entity 1: pad7" {  } { { "pad7.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/pad7.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_a " "Found design unit 1: memory-memory_a" {  } { { "memory.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/memory.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010303 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lshift.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lshift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift-shift " "Found design unit 1: left_shift-shift" {  } { { "lshift.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/lshift.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010307 ""} { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "lshift.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/lshift.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010309 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arch " "Found design unit 1: datapath-arch" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010310 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file comp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-compare " "Found design unit 1: comparator-compare" {  } { { "comp.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/comp.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010314 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comp.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/comp.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-a1 " "Found design unit 1: ALU-a1" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010315 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122010315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650122010356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iitb_risc iitb_risc:add_instance " "Elaborating entity \"iitb_risc\" for hierarchy \"iitb_risc:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/DUT.vhdl" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122010357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller iitb_risc:add_instance\|controller:cotroller_main " "Elaborating entity \"controller\" for hierarchy \"iitb_risc:add_instance\|controller:cotroller_main\"" {  } { { "risc.vhdl" "cotroller_main" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/risc.vhdl" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122010367 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst state_controller.vhdl(43) " "VHDL Process Statement warning at state_controller.vhdl(43): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010368 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stateID state_controller.vhdl(41) " "VHDL Process Statement warning at state_controller.vhdl(41): inferring latch(es) for signal or variable \"stateID\", which holds its previous value in one or more paths through the process" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010369 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "snext state_controller.vhdl(41) " "VHDL Process Statement warning at state_controller.vhdl(41): inferring latch(es) for signal or variable \"snext\", which holds its previous value in one or more paths through the process" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010369 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s31 state_controller.vhdl(41) " "Inferred latch for \"snext.s31\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010370 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s30 state_controller.vhdl(41) " "Inferred latch for \"snext.s30\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010370 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s29 state_controller.vhdl(41) " "Inferred latch for \"snext.s29\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010370 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s28 state_controller.vhdl(41) " "Inferred latch for \"snext.s28\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010371 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s27 state_controller.vhdl(41) " "Inferred latch for \"snext.s27\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010371 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s26 state_controller.vhdl(41) " "Inferred latch for \"snext.s26\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010371 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s25 state_controller.vhdl(41) " "Inferred latch for \"snext.s25\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010371 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s24 state_controller.vhdl(41) " "Inferred latch for \"snext.s24\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010371 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s23 state_controller.vhdl(41) " "Inferred latch for \"snext.s23\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010371 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s22 state_controller.vhdl(41) " "Inferred latch for \"snext.s22\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010371 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s21 state_controller.vhdl(41) " "Inferred latch for \"snext.s21\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010371 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s20 state_controller.vhdl(41) " "Inferred latch for \"snext.s20\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010371 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s19 state_controller.vhdl(41) " "Inferred latch for \"snext.s19\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010371 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s18 state_controller.vhdl(41) " "Inferred latch for \"snext.s18\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010371 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s17 state_controller.vhdl(41) " "Inferred latch for \"snext.s17\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010371 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s16 state_controller.vhdl(41) " "Inferred latch for \"snext.s16\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010371 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s15 state_controller.vhdl(41) " "Inferred latch for \"snext.s15\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010371 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s14 state_controller.vhdl(41) " "Inferred latch for \"snext.s14\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010372 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s13 state_controller.vhdl(41) " "Inferred latch for \"snext.s13\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010372 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s12 state_controller.vhdl(41) " "Inferred latch for \"snext.s12\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010372 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s11 state_controller.vhdl(41) " "Inferred latch for \"snext.s11\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010372 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s10 state_controller.vhdl(41) " "Inferred latch for \"snext.s10\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010372 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s9 state_controller.vhdl(41) " "Inferred latch for \"snext.s9\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010372 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s8 state_controller.vhdl(41) " "Inferred latch for \"snext.s8\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010372 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s7 state_controller.vhdl(41) " "Inferred latch for \"snext.s7\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010372 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s6 state_controller.vhdl(41) " "Inferred latch for \"snext.s6\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010372 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s5 state_controller.vhdl(41) " "Inferred latch for \"snext.s5\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010372 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s4 state_controller.vhdl(41) " "Inferred latch for \"snext.s4\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010372 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s3 state_controller.vhdl(41) " "Inferred latch for \"snext.s3\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010372 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s2 state_controller.vhdl(41) " "Inferred latch for \"snext.s2\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010372 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s1 state_controller.vhdl(41) " "Inferred latch for \"snext.s1\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010372 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "snext.s0 state_controller.vhdl(41) " "Inferred latch for \"snext.s0\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010372 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateID\[0\] state_controller.vhdl(41) " "Inferred latch for \"stateID\[0\]\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010372 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateID\[1\] state_controller.vhdl(41) " "Inferred latch for \"stateID\[1\]\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010373 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateID\[2\] state_controller.vhdl(41) " "Inferred latch for \"stateID\[2\]\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010373 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateID\[3\] state_controller.vhdl(41) " "Inferred latch for \"stateID\[3\]\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010373 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateID\[4\] state_controller.vhdl(41) " "Inferred latch for \"stateID\[4\]\" at state_controller.vhdl(41)" {  } { { "state_controller.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/state_controller.vhdl" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010373 "|DUT|iitb_risc:add_instance|controller:cotroller_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath iitb_risc:add_instance\|datapath:datapath_main " "Elaborating entity \"datapath\" for hierarchy \"iitb_risc:add_instance\|datapath:datapath_main\"" {  } { { "risc.vhdl" "datapath_main" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/risc.vhdl" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122010388 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluCi datapath.vhdl(97) " "Verilog HDL or VHDL warning at datapath.vhdl(97): object \"aluCi\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650122010389 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7out datapath.vhdl(129) " "VHDL Process Statement warning at datapath.vhdl(129): signal \"r7out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010390 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7out datapath.vhdl(130) " "VHDL Process Statement warning at datapath.vhdl(130): signal \"r7out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010390 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(138) " "VHDL Process Statement warning at datapath.vhdl(138): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010395 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(143) " "VHDL Process Statement warning at datapath.vhdl(143): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010395 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aluCo datapath.vhdl(144) " "VHDL Process Statement warning at datapath.vhdl(144): signal \"aluCo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010395 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(147) " "VHDL Process Statement warning at datapath.vhdl(147): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010395 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lso datapath.vhdl(147) " "VHDL Process Statement warning at datapath.vhdl(147): signal \"lso\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010395 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2out datapath.vhdl(148) " "VHDL Process Statement warning at datapath.vhdl(148): signal \"t2out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010395 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(152) " "VHDL Process Statement warning at datapath.vhdl(152): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010395 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(154) " "VHDL Process Statement warning at datapath.vhdl(154): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010395 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tsumout datapath.vhdl(155) " "VHDL Process Statement warning at datapath.vhdl(155): signal \"tsumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010395 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3out datapath.vhdl(160) " "VHDL Process Statement warning at datapath.vhdl(160): signal \"t3out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010396 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(164) " "VHDL Process Statement warning at datapath.vhdl(164): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010396 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(164) " "VHDL Process Statement warning at datapath.vhdl(164): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010396 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2out datapath.vhdl(165) " "VHDL Process Statement warning at datapath.vhdl(165): signal \"t2out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010396 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "se10 datapath.vhdl(167) " "VHDL Process Statement warning at datapath.vhdl(167): signal \"se10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010396 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(173) " "VHDL Process Statement warning at datapath.vhdl(173): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010396 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tsumout datapath.vhdl(174) " "VHDL Process Statement warning at datapath.vhdl(174): signal \"tsumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010396 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pado datapath.vhdl(178) " "VHDL Process Statement warning at datapath.vhdl(178): signal \"pado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010396 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(179) " "VHDL Process Statement warning at datapath.vhdl(179): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010396 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tsumout datapath.vhdl(183) " "VHDL Process Statement warning at datapath.vhdl(183): signal \"tsumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010396 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(184) " "VHDL Process Statement warning at datapath.vhdl(184): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010396 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tsumout datapath.vhdl(188) " "VHDL Process Statement warning at datapath.vhdl(188): signal \"tsumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010396 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memDo datapath.vhdl(189) " "VHDL Process Statement warning at datapath.vhdl(189): signal \"memDo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010396 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(193) " "VHDL Process Statement warning at datapath.vhdl(193): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010397 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(194) " "VHDL Process Statement warning at datapath.vhdl(194): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010397 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(195) " "VHDL Process Statement warning at datapath.vhdl(195): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010397 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7out datapath.vhdl(202) " "VHDL Process Statement warning at datapath.vhdl(202): signal \"r7out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010397 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "se10 datapath.vhdl(203) " "VHDL Process Statement warning at datapath.vhdl(203): signal \"se10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010397 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7out datapath.vhdl(210) " "VHDL Process Statement warning at datapath.vhdl(210): signal \"r7out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010397 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "se7 datapath.vhdl(211) " "VHDL Process Statement warning at datapath.vhdl(211): signal \"se7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010397 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3out datapath.vhdl(216) " "VHDL Process Statement warning at datapath.vhdl(216): signal \"t3out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010397 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(217) " "VHDL Process Statement warning at datapath.vhdl(217): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010397 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3out datapath.vhdl(220) " "VHDL Process Statement warning at datapath.vhdl(220): signal \"t3out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010397 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(221) " "VHDL Process Statement warning at datapath.vhdl(221): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010397 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(226) " "VHDL Process Statement warning at datapath.vhdl(226): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010397 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "se7 datapath.vhdl(227) " "VHDL Process Statement warning at datapath.vhdl(227): signal \"se7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010397 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(234) " "VHDL Process Statement warning at datapath.vhdl(234): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010397 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(236) " "VHDL Process Statement warning at datapath.vhdl(236): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010397 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memDo datapath.vhdl(237) " "VHDL Process Statement warning at datapath.vhdl(237): signal \"memDo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010397 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(240) " "VHDL Process Statement warning at datapath.vhdl(240): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010399 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(246) " "VHDL Process Statement warning at datapath.vhdl(246): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010399 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(248) " "VHDL Process Statement warning at datapath.vhdl(248): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010399 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memDo datapath.vhdl(249) " "VHDL Process Statement warning at datapath.vhdl(249): signal \"memDo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010399 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(252) " "VHDL Process Statement warning at datapath.vhdl(252): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010399 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(258) " "VHDL Process Statement warning at datapath.vhdl(258): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010399 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(260) " "VHDL Process Statement warning at datapath.vhdl(260): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010399 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memDo datapath.vhdl(261) " "VHDL Process Statement warning at datapath.vhdl(261): signal \"memDo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010399 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(264) " "VHDL Process Statement warning at datapath.vhdl(264): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010399 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(270) " "VHDL Process Statement warning at datapath.vhdl(270): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010399 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(272) " "VHDL Process Statement warning at datapath.vhdl(272): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010399 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memDo datapath.vhdl(273) " "VHDL Process Statement warning at datapath.vhdl(273): signal \"memDo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010399 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(276) " "VHDL Process Statement warning at datapath.vhdl(276): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010399 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(282) " "VHDL Process Statement warning at datapath.vhdl(282): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010399 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(284) " "VHDL Process Statement warning at datapath.vhdl(284): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010399 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memDo datapath.vhdl(285) " "VHDL Process Statement warning at datapath.vhdl(285): signal \"memDo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010399 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(288) " "VHDL Process Statement warning at datapath.vhdl(288): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010400 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(294) " "VHDL Process Statement warning at datapath.vhdl(294): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010400 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(296) " "VHDL Process Statement warning at datapath.vhdl(296): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010400 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memDo datapath.vhdl(297) " "VHDL Process Statement warning at datapath.vhdl(297): signal \"memDo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010400 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(300) " "VHDL Process Statement warning at datapath.vhdl(300): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010400 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(306) " "VHDL Process Statement warning at datapath.vhdl(306): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010400 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(308) " "VHDL Process Statement warning at datapath.vhdl(308): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010400 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memDo datapath.vhdl(309) " "VHDL Process Statement warning at datapath.vhdl(309): signal \"memDo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010400 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(312) " "VHDL Process Statement warning at datapath.vhdl(312): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010400 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(318) " "VHDL Process Statement warning at datapath.vhdl(318): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010400 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(320) " "VHDL Process Statement warning at datapath.vhdl(320): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010400 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memDo datapath.vhdl(321) " "VHDL Process Statement warning at datapath.vhdl(321): signal \"memDo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010401 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(324) " "VHDL Process Statement warning at datapath.vhdl(324): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010401 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(330) " "VHDL Process Statement warning at datapath.vhdl(330): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010401 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(331) " "VHDL Process Statement warning at datapath.vhdl(331): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010401 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(335) " "VHDL Process Statement warning at datapath.vhdl(335): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010401 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(341) " "VHDL Process Statement warning at datapath.vhdl(341): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010401 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(342) " "VHDL Process Statement warning at datapath.vhdl(342): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010401 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(346) " "VHDL Process Statement warning at datapath.vhdl(346): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010401 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(352) " "VHDL Process Statement warning at datapath.vhdl(352): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010401 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(353) " "VHDL Process Statement warning at datapath.vhdl(353): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010401 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(357) " "VHDL Process Statement warning at datapath.vhdl(357): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010402 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(363) " "VHDL Process Statement warning at datapath.vhdl(363): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010402 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(364) " "VHDL Process Statement warning at datapath.vhdl(364): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010402 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(368) " "VHDL Process Statement warning at datapath.vhdl(368): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010402 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(374) " "VHDL Process Statement warning at datapath.vhdl(374): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010402 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(375) " "VHDL Process Statement warning at datapath.vhdl(375): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010402 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(379) " "VHDL Process Statement warning at datapath.vhdl(379): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010402 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(385) " "VHDL Process Statement warning at datapath.vhdl(385): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010402 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(386) " "VHDL Process Statement warning at datapath.vhdl(386): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010402 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(390) " "VHDL Process Statement warning at datapath.vhdl(390): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010402 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(396) " "VHDL Process Statement warning at datapath.vhdl(396): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010403 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(397) " "VHDL Process Statement warning at datapath.vhdl(397): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010403 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(401) " "VHDL Process Statement warning at datapath.vhdl(401): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010403 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(407) " "VHDL Process Statement warning at datapath.vhdl(407): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 407 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010403 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "irout datapath.vhdl(408) " "VHDL Process Statement warning at datapath.vhdl(408): signal \"irout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010403 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1out datapath.vhdl(412) " "VHDL Process Statement warning at datapath.vhdl(412): signal \"t1out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 412 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010403 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memAddr datapath.vhdl(125) " "VHDL Process Statement warning at datapath.vhdl(125): inferring latch(es) for signal or variable \"memAddr\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010404 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluA datapath.vhdl(125) " "VHDL Process Statement warning at datapath.vhdl(125): inferring latch(es) for signal or variable \"aluA\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010405 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluB datapath.vhdl(125) " "VHDL Process Statement warning at datapath.vhdl(125): inferring latch(es) for signal or variable \"aluB\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010405 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluOp datapath.vhdl(125) " "VHDL Process Statement warning at datapath.vhdl(125): inferring latch(es) for signal or variable \"aluOp\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010405 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t3in datapath.vhdl(125) " "VHDL Process Statement warning at datapath.vhdl(125): inferring latch(es) for signal or variable \"t3in\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010405 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ra1 datapath.vhdl(125) " "VHDL Process Statement warning at datapath.vhdl(125): inferring latch(es) for signal or variable \"ra1\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010405 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t1in datapath.vhdl(125) " "VHDL Process Statement warning at datapath.vhdl(125): inferring latch(es) for signal or variable \"t1in\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010405 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ra3 datapath.vhdl(125) " "VHDL Process Statement warning at datapath.vhdl(125): inferring latch(es) for signal or variable \"ra3\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010405 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd3 datapath.vhdl(125) " "VHDL Process Statement warning at datapath.vhdl(125): inferring latch(es) for signal or variable \"rd3\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010405 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memDi datapath.vhdl(125) " "VHDL Process Statement warning at datapath.vhdl(125): inferring latch(es) for signal or variable \"memDi\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010406 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[0\] datapath.vhdl(125) " "Inferred latch for \"memDi\[0\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010409 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[1\] datapath.vhdl(125) " "Inferred latch for \"memDi\[1\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010409 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[2\] datapath.vhdl(125) " "Inferred latch for \"memDi\[2\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010409 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[3\] datapath.vhdl(125) " "Inferred latch for \"memDi\[3\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010409 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[4\] datapath.vhdl(125) " "Inferred latch for \"memDi\[4\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010409 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[5\] datapath.vhdl(125) " "Inferred latch for \"memDi\[5\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010409 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[6\] datapath.vhdl(125) " "Inferred latch for \"memDi\[6\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010409 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[7\] datapath.vhdl(125) " "Inferred latch for \"memDi\[7\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010409 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[8\] datapath.vhdl(125) " "Inferred latch for \"memDi\[8\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010409 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[9\] datapath.vhdl(125) " "Inferred latch for \"memDi\[9\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010409 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[10\] datapath.vhdl(125) " "Inferred latch for \"memDi\[10\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010409 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[11\] datapath.vhdl(125) " "Inferred latch for \"memDi\[11\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010410 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[12\] datapath.vhdl(125) " "Inferred latch for \"memDi\[12\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010410 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[13\] datapath.vhdl(125) " "Inferred latch for \"memDi\[13\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010410 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[14\] datapath.vhdl(125) " "Inferred latch for \"memDi\[14\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010410 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDi\[15\] datapath.vhdl(125) " "Inferred latch for \"memDi\[15\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010410 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[0\] datapath.vhdl(125) " "Inferred latch for \"rd3\[0\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010411 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[1\] datapath.vhdl(125) " "Inferred latch for \"rd3\[1\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010411 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[2\] datapath.vhdl(125) " "Inferred latch for \"rd3\[2\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010411 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[3\] datapath.vhdl(125) " "Inferred latch for \"rd3\[3\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010411 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[4\] datapath.vhdl(125) " "Inferred latch for \"rd3\[4\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010411 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[5\] datapath.vhdl(125) " "Inferred latch for \"rd3\[5\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010411 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[6\] datapath.vhdl(125) " "Inferred latch for \"rd3\[6\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010411 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[7\] datapath.vhdl(125) " "Inferred latch for \"rd3\[7\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010411 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[8\] datapath.vhdl(125) " "Inferred latch for \"rd3\[8\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010411 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[9\] datapath.vhdl(125) " "Inferred latch for \"rd3\[9\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010412 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[10\] datapath.vhdl(125) " "Inferred latch for \"rd3\[10\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010412 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[11\] datapath.vhdl(125) " "Inferred latch for \"rd3\[11\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010412 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[12\] datapath.vhdl(125) " "Inferred latch for \"rd3\[12\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010412 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[13\] datapath.vhdl(125) " "Inferred latch for \"rd3\[13\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010412 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[14\] datapath.vhdl(125) " "Inferred latch for \"rd3\[14\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010412 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd3\[15\] datapath.vhdl(125) " "Inferred latch for \"rd3\[15\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010412 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra3\[0\] datapath.vhdl(125) " "Inferred latch for \"ra3\[0\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010412 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra3\[1\] datapath.vhdl(125) " "Inferred latch for \"ra3\[1\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010412 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra3\[2\] datapath.vhdl(125) " "Inferred latch for \"ra3\[2\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010412 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[0\] datapath.vhdl(125) " "Inferred latch for \"t1in\[0\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010412 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[1\] datapath.vhdl(125) " "Inferred latch for \"t1in\[1\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010413 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[2\] datapath.vhdl(125) " "Inferred latch for \"t1in\[2\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010413 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[3\] datapath.vhdl(125) " "Inferred latch for \"t1in\[3\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010413 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[4\] datapath.vhdl(125) " "Inferred latch for \"t1in\[4\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010413 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[5\] datapath.vhdl(125) " "Inferred latch for \"t1in\[5\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010413 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[6\] datapath.vhdl(125) " "Inferred latch for \"t1in\[6\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010413 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[7\] datapath.vhdl(125) " "Inferred latch for \"t1in\[7\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010413 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[8\] datapath.vhdl(125) " "Inferred latch for \"t1in\[8\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010413 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[9\] datapath.vhdl(125) " "Inferred latch for \"t1in\[9\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010413 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[10\] datapath.vhdl(125) " "Inferred latch for \"t1in\[10\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010413 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[11\] datapath.vhdl(125) " "Inferred latch for \"t1in\[11\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010413 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[12\] datapath.vhdl(125) " "Inferred latch for \"t1in\[12\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010413 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[13\] datapath.vhdl(125) " "Inferred latch for \"t1in\[13\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010413 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[14\] datapath.vhdl(125) " "Inferred latch for \"t1in\[14\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010413 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1in\[15\] datapath.vhdl(125) " "Inferred latch for \"t1in\[15\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010414 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra1\[0\] datapath.vhdl(125) " "Inferred latch for \"ra1\[0\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010414 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra1\[1\] datapath.vhdl(125) " "Inferred latch for \"ra1\[1\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010414 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra1\[2\] datapath.vhdl(125) " "Inferred latch for \"ra1\[2\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010414 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[0\] datapath.vhdl(125) " "Inferred latch for \"t3in\[0\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010414 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[1\] datapath.vhdl(125) " "Inferred latch for \"t3in\[1\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010414 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[2\] datapath.vhdl(125) " "Inferred latch for \"t3in\[2\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010414 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[3\] datapath.vhdl(125) " "Inferred latch for \"t3in\[3\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010414 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[4\] datapath.vhdl(125) " "Inferred latch for \"t3in\[4\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010414 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[5\] datapath.vhdl(125) " "Inferred latch for \"t3in\[5\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010414 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[6\] datapath.vhdl(125) " "Inferred latch for \"t3in\[6\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010414 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[7\] datapath.vhdl(125) " "Inferred latch for \"t3in\[7\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010414 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[8\] datapath.vhdl(125) " "Inferred latch for \"t3in\[8\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010415 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[9\] datapath.vhdl(125) " "Inferred latch for \"t3in\[9\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010415 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[10\] datapath.vhdl(125) " "Inferred latch for \"t3in\[10\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010415 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[11\] datapath.vhdl(125) " "Inferred latch for \"t3in\[11\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010415 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[12\] datapath.vhdl(125) " "Inferred latch for \"t3in\[12\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010415 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[13\] datapath.vhdl(125) " "Inferred latch for \"t3in\[13\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010415 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[14\] datapath.vhdl(125) " "Inferred latch for \"t3in\[14\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010415 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3in\[15\] datapath.vhdl(125) " "Inferred latch for \"t3in\[15\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010415 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp datapath.vhdl(125) " "Inferred latch for \"aluOp\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010415 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[0\] datapath.vhdl(125) " "Inferred latch for \"aluB\[0\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010415 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[1\] datapath.vhdl(125) " "Inferred latch for \"aluB\[1\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010415 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[2\] datapath.vhdl(125) " "Inferred latch for \"aluB\[2\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010415 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[3\] datapath.vhdl(125) " "Inferred latch for \"aluB\[3\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010416 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[4\] datapath.vhdl(125) " "Inferred latch for \"aluB\[4\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010416 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[5\] datapath.vhdl(125) " "Inferred latch for \"aluB\[5\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010416 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[6\] datapath.vhdl(125) " "Inferred latch for \"aluB\[6\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010416 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[7\] datapath.vhdl(125) " "Inferred latch for \"aluB\[7\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010416 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[8\] datapath.vhdl(125) " "Inferred latch for \"aluB\[8\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010416 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[9\] datapath.vhdl(125) " "Inferred latch for \"aluB\[9\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010416 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[10\] datapath.vhdl(125) " "Inferred latch for \"aluB\[10\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010416 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[11\] datapath.vhdl(125) " "Inferred latch for \"aluB\[11\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010416 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[12\] datapath.vhdl(125) " "Inferred latch for \"aluB\[12\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010416 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[13\] datapath.vhdl(125) " "Inferred latch for \"aluB\[13\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010416 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[14\] datapath.vhdl(125) " "Inferred latch for \"aluB\[14\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010416 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluB\[15\] datapath.vhdl(125) " "Inferred latch for \"aluB\[15\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010416 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[0\] datapath.vhdl(125) " "Inferred latch for \"aluA\[0\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010417 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[1\] datapath.vhdl(125) " "Inferred latch for \"aluA\[1\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010418 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[2\] datapath.vhdl(125) " "Inferred latch for \"aluA\[2\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010418 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[3\] datapath.vhdl(125) " "Inferred latch for \"aluA\[3\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010418 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[4\] datapath.vhdl(125) " "Inferred latch for \"aluA\[4\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010418 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[5\] datapath.vhdl(125) " "Inferred latch for \"aluA\[5\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010418 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[6\] datapath.vhdl(125) " "Inferred latch for \"aluA\[6\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010418 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[7\] datapath.vhdl(125) " "Inferred latch for \"aluA\[7\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010418 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[8\] datapath.vhdl(125) " "Inferred latch for \"aluA\[8\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010418 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[9\] datapath.vhdl(125) " "Inferred latch for \"aluA\[9\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010418 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[10\] datapath.vhdl(125) " "Inferred latch for \"aluA\[10\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010418 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[11\] datapath.vhdl(125) " "Inferred latch for \"aluA\[11\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010418 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[12\] datapath.vhdl(125) " "Inferred latch for \"aluA\[12\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010418 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[13\] datapath.vhdl(125) " "Inferred latch for \"aluA\[13\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010418 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[14\] datapath.vhdl(125) " "Inferred latch for \"aluA\[14\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010419 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[15\] datapath.vhdl(125) " "Inferred latch for \"aluA\[15\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010419 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[0\] datapath.vhdl(125) " "Inferred latch for \"memAddr\[0\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010419 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[1\] datapath.vhdl(125) " "Inferred latch for \"memAddr\[1\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010419 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[2\] datapath.vhdl(125) " "Inferred latch for \"memAddr\[2\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010419 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[3\] datapath.vhdl(125) " "Inferred latch for \"memAddr\[3\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010419 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[4\] datapath.vhdl(125) " "Inferred latch for \"memAddr\[4\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010419 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[5\] datapath.vhdl(125) " "Inferred latch for \"memAddr\[5\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010419 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[6\] datapath.vhdl(125) " "Inferred latch for \"memAddr\[6\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010419 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[7\] datapath.vhdl(125) " "Inferred latch for \"memAddr\[7\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010419 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[8\] datapath.vhdl(125) " "Inferred latch for \"memAddr\[8\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010419 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[9\] datapath.vhdl(125) " "Inferred latch for \"memAddr\[9\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010419 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[10\] datapath.vhdl(125) " "Inferred latch for \"memAddr\[10\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010420 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[11\] datapath.vhdl(125) " "Inferred latch for \"memAddr\[11\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010420 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[12\] datapath.vhdl(125) " "Inferred latch for \"memAddr\[12\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010420 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[13\] datapath.vhdl(125) " "Inferred latch for \"memAddr\[13\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010420 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[14\] datapath.vhdl(125) " "Inferred latch for \"memAddr\[14\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010420 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memAddr\[15\] datapath.vhdl(125) " "Inferred latch for \"memAddr\[15\]\" at datapath.vhdl(125)" {  } { { "datapath.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010420 "|DUT|iitb_risc:add_instance|datapath:datapath_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_component iitb_risc:add_instance\|datapath:datapath_main\|register_component:t1 " "Elaborating entity \"register_component\" for hierarchy \"iitb_risc:add_instance\|datapath:datapath_main\|register_component:t1\"" {  } { { "datapath.vhdl" "t1" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122010445 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[0\] register_component.vhdl(24) " "Inferred latch for \"reg_data\[0\]\" at register_component.vhdl(24)" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010446 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_component:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[1\] register_component.vhdl(24) " "Inferred latch for \"reg_data\[1\]\" at register_component.vhdl(24)" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010446 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_component:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[2\] register_component.vhdl(24) " "Inferred latch for \"reg_data\[2\]\" at register_component.vhdl(24)" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010446 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_component:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[3\] register_component.vhdl(24) " "Inferred latch for \"reg_data\[3\]\" at register_component.vhdl(24)" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010446 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_component:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[4\] register_component.vhdl(24) " "Inferred latch for \"reg_data\[4\]\" at register_component.vhdl(24)" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010446 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_component:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[5\] register_component.vhdl(24) " "Inferred latch for \"reg_data\[5\]\" at register_component.vhdl(24)" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010446 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_component:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[6\] register_component.vhdl(24) " "Inferred latch for \"reg_data\[6\]\" at register_component.vhdl(24)" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010446 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_component:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[7\] register_component.vhdl(24) " "Inferred latch for \"reg_data\[7\]\" at register_component.vhdl(24)" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010447 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_component:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[8\] register_component.vhdl(24) " "Inferred latch for \"reg_data\[8\]\" at register_component.vhdl(24)" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010447 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_component:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[9\] register_component.vhdl(24) " "Inferred latch for \"reg_data\[9\]\" at register_component.vhdl(24)" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010447 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_component:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[10\] register_component.vhdl(24) " "Inferred latch for \"reg_data\[10\]\" at register_component.vhdl(24)" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010447 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_component:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[11\] register_component.vhdl(24) " "Inferred latch for \"reg_data\[11\]\" at register_component.vhdl(24)" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010447 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_component:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[12\] register_component.vhdl(24) " "Inferred latch for \"reg_data\[12\]\" at register_component.vhdl(24)" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010447 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_component:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[13\] register_component.vhdl(24) " "Inferred latch for \"reg_data\[13\]\" at register_component.vhdl(24)" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010447 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_component:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[14\] register_component.vhdl(24) " "Inferred latch for \"reg_data\[14\]\" at register_component.vhdl(24)" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010447 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_component:t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_data\[15\] register_component.vhdl(24) " "Inferred latch for \"reg_data\[15\]\" at register_component.vhdl(24)" {  } { { "register_component.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_component.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010447 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_component:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU iitb_risc:add_instance\|datapath:datapath_main\|ALU:alu_instance " "Elaborating entity \"ALU\" for hierarchy \"iitb_risc:add_instance\|datapath:datapath_main\|ALU:alu_instance\"" {  } { { "datapath.vhdl" "alu_instance" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122010448 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outSum ALU.vhd(37) " "VHDL Process Statement warning at ALU.vhd(37): signal \"outSum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010449 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outNAND ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): signal \"outNAND\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010449 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outSum ALU.vhd(25) " "VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable \"outSum\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010449 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout ALU.vhd(25) " "VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010449 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z ALU.vhd(25) " "VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010449 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outNAND ALU.vhd(25) " "VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable \"outNAND\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[0\] ALU.vhd(25) " "Inferred latch for \"outNAND\[0\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[1\] ALU.vhd(25) " "Inferred latch for \"outNAND\[1\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[2\] ALU.vhd(25) " "Inferred latch for \"outNAND\[2\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[3\] ALU.vhd(25) " "Inferred latch for \"outNAND\[3\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[4\] ALU.vhd(25) " "Inferred latch for \"outNAND\[4\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[5\] ALU.vhd(25) " "Inferred latch for \"outNAND\[5\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[6\] ALU.vhd(25) " "Inferred latch for \"outNAND\[6\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[7\] ALU.vhd(25) " "Inferred latch for \"outNAND\[7\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[8\] ALU.vhd(25) " "Inferred latch for \"outNAND\[8\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[9\] ALU.vhd(25) " "Inferred latch for \"outNAND\[9\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[10\] ALU.vhd(25) " "Inferred latch for \"outNAND\[10\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[11\] ALU.vhd(25) " "Inferred latch for \"outNAND\[11\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[12\] ALU.vhd(25) " "Inferred latch for \"outNAND\[12\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[13\] ALU.vhd(25) " "Inferred latch for \"outNAND\[13\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[14\] ALU.vhd(25) " "Inferred latch for \"outNAND\[14\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outNAND\[15\] ALU.vhd(25) " "Inferred latch for \"outNAND\[15\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ALU.vhd(25) " "Inferred latch for \"Z\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout ALU.vhd(25) " "Inferred latch for \"Cout\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[0\] ALU.vhd(25) " "Inferred latch for \"outSum\[0\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[1\] ALU.vhd(25) " "Inferred latch for \"outSum\[1\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[2\] ALU.vhd(25) " "Inferred latch for \"outSum\[2\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[3\] ALU.vhd(25) " "Inferred latch for \"outSum\[3\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[4\] ALU.vhd(25) " "Inferred latch for \"outSum\[4\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[5\] ALU.vhd(25) " "Inferred latch for \"outSum\[5\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[6\] ALU.vhd(25) " "Inferred latch for \"outSum\[6\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[7\] ALU.vhd(25) " "Inferred latch for \"outSum\[7\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[8\] ALU.vhd(25) " "Inferred latch for \"outSum\[8\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010450 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[9\] ALU.vhd(25) " "Inferred latch for \"outSum\[9\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[10\] ALU.vhd(25) " "Inferred latch for \"outSum\[10\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[11\] ALU.vhd(25) " "Inferred latch for \"outSum\[11\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[12\] ALU.vhd(25) " "Inferred latch for \"outSum\[12\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[13\] ALU.vhd(25) " "Inferred latch for \"outSum\[13\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[14\] ALU.vhd(25) " "Inferred latch for \"outSum\[14\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSum\[15\] ALU.vhd(25) " "Inferred latch for \"outSum\[15\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] ALU.vhd(23) " "Inferred latch for \"op\[0\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] ALU.vhd(23) " "Inferred latch for \"op\[1\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] ALU.vhd(23) " "Inferred latch for \"op\[2\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] ALU.vhd(23) " "Inferred latch for \"op\[3\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] ALU.vhd(23) " "Inferred latch for \"op\[4\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[5\] ALU.vhd(23) " "Inferred latch for \"op\[5\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[6\] ALU.vhd(23) " "Inferred latch for \"op\[6\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[7\] ALU.vhd(23) " "Inferred latch for \"op\[7\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[8\] ALU.vhd(23) " "Inferred latch for \"op\[8\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[9\] ALU.vhd(23) " "Inferred latch for \"op\[9\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[10\] ALU.vhd(23) " "Inferred latch for \"op\[10\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[11\] ALU.vhd(23) " "Inferred latch for \"op\[11\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[12\] ALU.vhd(23) " "Inferred latch for \"op\[12\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[13\] ALU.vhd(23) " "Inferred latch for \"op\[13\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[14\] ALU.vhd(23) " "Inferred latch for \"op\[14\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[15\] ALU.vhd(23) " "Inferred latch for \"op\[15\]\" at ALU.vhd(23)" {  } { { "ALU.vhd" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/ALU.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010451 "|DUT|iitb_risc:add_instance|datapath:datapath_main|ALU:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator iitb_risc:add_instance\|datapath:datapath_main\|comparator:comp " "Elaborating entity \"comparator\" for hierarchy \"iitb_risc:add_instance\|datapath:datapath_main\|comparator:comp\"" {  } { { "datapath.vhdl" "comp" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122010452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift iitb_risc:add_instance\|datapath:datapath_main\|left_shift:lshift " "Elaborating entity \"left_shift\" for hierarchy \"iitb_risc:add_instance\|datapath:datapath_main\|left_shift:lshift\"" {  } { { "datapath.vhdl" "lshift" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122010452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory iitb_risc:add_instance\|datapath:datapath_main\|memory:mem " "Elaborating entity \"memory\" for hierarchy \"iitb_risc:add_instance\|datapath:datapath_main\|memory:mem\"" {  } { { "datapath.vhdl" "mem" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122010453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pad7 iitb_risc:add_instance\|datapath:datapath_main\|pad7:pad " "Elaborating entity \"pad7\" for hierarchy \"iitb_risc:add_instance\|datapath:datapath_main\|pad7:pad\"" {  } { { "datapath.vhdl" "pad" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122010455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file iitb_risc:add_instance\|datapath:datapath_main\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"iitb_risc:add_instance\|datapath:datapath_main\|register_file:rf\"" {  } { { "datapath.vhdl" "rf" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122010456 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 register_file.vhdl(94) " "VHDL Process Statement warning at register_file.vhdl(94): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010459 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 register_file.vhdl(97) " "VHDL Process Statement warning at register_file.vhdl(97): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010459 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 register_file.vhdl(100) " "VHDL Process Statement warning at register_file.vhdl(100): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010459 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 register_file.vhdl(103) " "VHDL Process Statement warning at register_file.vhdl(103): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010459 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 register_file.vhdl(106) " "VHDL Process Statement warning at register_file.vhdl(106): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010459 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 register_file.vhdl(109) " "VHDL Process Statement warning at register_file.vhdl(109): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 register_file.vhdl(112) " "VHDL Process Statement warning at register_file.vhdl(112): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 register_file.vhdl(115) " "VHDL Process Statement warning at register_file.vhdl(115): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 register_file.vhdl(119) " "VHDL Process Statement warning at register_file.vhdl(119): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 register_file.vhdl(122) " "VHDL Process Statement warning at register_file.vhdl(122): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 register_file.vhdl(125) " "VHDL Process Statement warning at register_file.vhdl(125): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 register_file.vhdl(128) " "VHDL Process Statement warning at register_file.vhdl(128): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 register_file.vhdl(131) " "VHDL Process Statement warning at register_file.vhdl(131): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 register_file.vhdl(134) " "VHDL Process Statement warning at register_file.vhdl(134): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 register_file.vhdl(137) " "VHDL Process Statement warning at register_file.vhdl(137): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 register_file.vhdl(140) " "VHDL Process Statement warning at register_file.vhdl(140): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1_temp register_file.vhdl(88) " "VHDL Process Statement warning at register_file.vhdl(88): inferring latch(es) for signal or variable \"D1_temp\", which holds its previous value in one or more paths through the process" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2_temp register_file.vhdl(88) " "VHDL Process Statement warning at register_file.vhdl(88): inferring latch(es) for signal or variable \"D2_temp\", which holds its previous value in one or more paths through the process" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[0\] register_file.vhdl(88) " "Inferred latch for \"D2_temp\[0\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[1\] register_file.vhdl(88) " "Inferred latch for \"D2_temp\[1\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[2\] register_file.vhdl(88) " "Inferred latch for \"D2_temp\[2\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[3\] register_file.vhdl(88) " "Inferred latch for \"D2_temp\[3\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[4\] register_file.vhdl(88) " "Inferred latch for \"D2_temp\[4\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[5\] register_file.vhdl(88) " "Inferred latch for \"D2_temp\[5\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[6\] register_file.vhdl(88) " "Inferred latch for \"D2_temp\[6\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[7\] register_file.vhdl(88) " "Inferred latch for \"D2_temp\[7\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[8\] register_file.vhdl(88) " "Inferred latch for \"D2_temp\[8\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[9\] register_file.vhdl(88) " "Inferred latch for \"D2_temp\[9\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[10\] register_file.vhdl(88) " "Inferred latch for \"D2_temp\[10\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[11\] register_file.vhdl(88) " "Inferred latch for \"D2_temp\[11\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010460 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[12\] register_file.vhdl(88) " "Inferred latch for \"D2_temp\[12\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[13\] register_file.vhdl(88) " "Inferred latch for \"D2_temp\[13\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[14\] register_file.vhdl(88) " "Inferred latch for \"D2_temp\[14\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2_temp\[15\] register_file.vhdl(88) " "Inferred latch for \"D2_temp\[15\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[0\] register_file.vhdl(88) " "Inferred latch for \"D1_temp\[0\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[1\] register_file.vhdl(88) " "Inferred latch for \"D1_temp\[1\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[2\] register_file.vhdl(88) " "Inferred latch for \"D1_temp\[2\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[3\] register_file.vhdl(88) " "Inferred latch for \"D1_temp\[3\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[4\] register_file.vhdl(88) " "Inferred latch for \"D1_temp\[4\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[5\] register_file.vhdl(88) " "Inferred latch for \"D1_temp\[5\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[6\] register_file.vhdl(88) " "Inferred latch for \"D1_temp\[6\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[7\] register_file.vhdl(88) " "Inferred latch for \"D1_temp\[7\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[8\] register_file.vhdl(88) " "Inferred latch for \"D1_temp\[8\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[9\] register_file.vhdl(88) " "Inferred latch for \"D1_temp\[9\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[10\] register_file.vhdl(88) " "Inferred latch for \"D1_temp\[10\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[11\] register_file.vhdl(88) " "Inferred latch for \"D1_temp\[11\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[12\] register_file.vhdl(88) " "Inferred latch for \"D1_temp\[12\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[13\] register_file.vhdl(88) " "Inferred latch for \"D1_temp\[13\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[14\] register_file.vhdl(88) " "Inferred latch for \"D1_temp\[14\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1_temp\[15\] register_file.vhdl(88) " "Inferred latch for \"D1_temp\[15\]\" at register_file.vhdl(88)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] register_file.vhdl(85) " "Inferred latch for \"D2\[0\]\" at register_file.vhdl(85)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] register_file.vhdl(85) " "Inferred latch for \"D2\[1\]\" at register_file.vhdl(85)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] register_file.vhdl(85) " "Inferred latch for \"D2\[2\]\" at register_file.vhdl(85)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] register_file.vhdl(85) " "Inferred latch for \"D2\[3\]\" at register_file.vhdl(85)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] register_file.vhdl(85) " "Inferred latch for \"D2\[4\]\" at register_file.vhdl(85)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] register_file.vhdl(85) " "Inferred latch for \"D2\[5\]\" at register_file.vhdl(85)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] register_file.vhdl(85) " "Inferred latch for \"D2\[6\]\" at register_file.vhdl(85)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010461 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] register_file.vhdl(85) " "Inferred latch for \"D2\[7\]\" at register_file.vhdl(85)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[8\] register_file.vhdl(85) " "Inferred latch for \"D2\[8\]\" at register_file.vhdl(85)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[9\] register_file.vhdl(85) " "Inferred latch for \"D2\[9\]\" at register_file.vhdl(85)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[10\] register_file.vhdl(85) " "Inferred latch for \"D2\[10\]\" at register_file.vhdl(85)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[11\] register_file.vhdl(85) " "Inferred latch for \"D2\[11\]\" at register_file.vhdl(85)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[12\] register_file.vhdl(85) " "Inferred latch for \"D2\[12\]\" at register_file.vhdl(85)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[13\] register_file.vhdl(85) " "Inferred latch for \"D2\[13\]\" at register_file.vhdl(85)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[14\] register_file.vhdl(85) " "Inferred latch for \"D2\[14\]\" at register_file.vhdl(85)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[15\] register_file.vhdl(85) " "Inferred latch for \"D2\[15\]\" at register_file.vhdl(85)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] register_file.vhdl(84) " "Inferred latch for \"D1\[0\]\" at register_file.vhdl(84)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] register_file.vhdl(84) " "Inferred latch for \"D1\[1\]\" at register_file.vhdl(84)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] register_file.vhdl(84) " "Inferred latch for \"D1\[2\]\" at register_file.vhdl(84)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] register_file.vhdl(84) " "Inferred latch for \"D1\[3\]\" at register_file.vhdl(84)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] register_file.vhdl(84) " "Inferred latch for \"D1\[4\]\" at register_file.vhdl(84)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] register_file.vhdl(84) " "Inferred latch for \"D1\[5\]\" at register_file.vhdl(84)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] register_file.vhdl(84) " "Inferred latch for \"D1\[6\]\" at register_file.vhdl(84)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] register_file.vhdl(84) " "Inferred latch for \"D1\[7\]\" at register_file.vhdl(84)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[8\] register_file.vhdl(84) " "Inferred latch for \"D1\[8\]\" at register_file.vhdl(84)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[9\] register_file.vhdl(84) " "Inferred latch for \"D1\[9\]\" at register_file.vhdl(84)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[10\] register_file.vhdl(84) " "Inferred latch for \"D1\[10\]\" at register_file.vhdl(84)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[11\] register_file.vhdl(84) " "Inferred latch for \"D1\[11\]\" at register_file.vhdl(84)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[12\] register_file.vhdl(84) " "Inferred latch for \"D1\[12\]\" at register_file.vhdl(84)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[13\] register_file.vhdl(84) " "Inferred latch for \"D1\[13\]\" at register_file.vhdl(84)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[14\] register_file.vhdl(84) " "Inferred latch for \"D1\[14\]\" at register_file.vhdl(84)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[15\] register_file.vhdl(84) " "Inferred latch for \"D1\[15\]\" at register_file.vhdl(84)" {  } { { "register_file.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/register_file.vhdl" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122010462 "|DUT|iitb_risc:add_instance|datapath:datapath_main|register_file:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend10 iitb_risc:add_instance\|datapath:datapath_main\|sign_extend10:sign_extend_10 " "Elaborating entity \"sign_extend10\" for hierarchy \"iitb_risc:add_instance\|datapath:datapath_main\|sign_extend10:sign_extend_10\"" {  } { { "datapath.vhdl" "sign_extend_10" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122010463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend7 iitb_risc:add_instance\|datapath:datapath_main\|sign_extend7:sign_extend_7 " "Elaborating entity \"sign_extend7\" for hierarchy \"iitb_risc:add_instance\|datapath:datapath_main\|sign_extend7:sign_extend_7\"" {  } { { "datapath.vhdl" "sign_extend_7" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/datapath.vhdl" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122010465 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] VCC " "Pin \"output_vector\[0\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/DUT.vhdl" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650122011102 "|DUT|output_vector[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650122011102 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "240 " "240 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650122011107 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650122011112 "|DUT|input_vector[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650122011112 "|DUT|input_vector[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650122011112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650122011112 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650122011112 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650122011112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650122011189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:43:31 2022 " "Processing ended: Sat Apr 16 20:43:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650122011189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650122011189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650122011189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122011189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650122012802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650122012804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:43:32 2022 " "Processing started: Sat Apr 16 20:43:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650122012804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650122012804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IITB-RISC -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IITB-RISC -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650122012804 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650122013023 ""}
{ "Info" "0" "" "Project  = IITB-RISC" {  } {  } 0 0 "Project  = IITB-RISC" 0 0 "Fitter" 0 0 1650122013023 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1650122013025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650122013073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650122013074 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650122013078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650122013131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650122013131 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650122013179 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650122013187 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650122013356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650122013356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650122013356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650122013356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650122013356 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650122013356 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1650122013392 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650122013428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650122013429 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1650122013429 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1650122013430 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1650122013430 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1650122013430 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1650122013430 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1650122013430 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650122013431 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650122013431 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1650122013432 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1650122013432 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1650122013437 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1650122013442 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1650122013447 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1650122013448 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1650122013448 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650122013448 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1650122013448 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1650122013448 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1650122013448 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650122013448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650122013448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650122013448 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650122013448 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1650122013448 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1650122013448 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650122013452 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650122013456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650122013563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650122013579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650122013581 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650122013618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650122013618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650122013625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650122013683 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650122013683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650122013691 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1650122013691 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650122013691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650122013692 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650122013694 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650122013705 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1650122013728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/output_files/DUT.fit.smsg " "Generated suppressed messages file C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650122013759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5314 " "Peak virtual memory: 5314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650122013781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:43:33 2022 " "Processing ended: Sat Apr 16 20:43:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650122013781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650122013781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650122013781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650122013781 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650122015101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650122015103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:43:35 2022 " "Processing started: Sat Apr 16 20:43:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650122015103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650122015103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB-RISC -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB-RISC -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650122015103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650122015503 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1650122015566 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650122015570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650122015695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:43:35 2022 " "Processing ended: Sat Apr 16 20:43:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650122015695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650122015695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650122015695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650122015695 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650122016486 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650122017391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650122017393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:43:36 2022 " "Processing started: Sat Apr 16 20:43:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650122017393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650122017393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB-RISC -c DUT " "Command: quartus_sta IITB-RISC -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650122017393 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650122017573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650122017762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650122017762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650122017828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650122017828 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650122017889 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650122017921 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1650122017974 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650122017974 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1650122017975 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1650122017975 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650122017975 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1650122017993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650122017996 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1650122017998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650122018001 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650122018004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650122018006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650122018009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650122018011 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1650122018012 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650122018020 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650122018020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650122018043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:43:38 2022 " "Processing ended: Sat Apr 16 20:43:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650122018043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650122018043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650122018043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650122018043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1650122019244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650122019246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:43:39 2022 " "Processing started: Sat Apr 16 20:43:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650122019246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650122019246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IITB-RISC -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IITB-RISC -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650122019246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1650122020017 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "DUT.vho DUT_vhd.sdo C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/simulation/modelsim/ simulation " "Generated files \"DUT.vho\" and \"DUT_vhd.sdo\" in directory \"C:/Users/Aayush Rajesh/Desktop/IIT-B/Semester 4/EE309/IITB-RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650122020082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4619 " "Peak virtual memory: 4619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650122020105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:43:40 2022 " "Processing ended: Sat Apr 16 20:43:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650122020105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650122020105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650122020105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650122020105 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 149 s " "Quartus Prime Full Compilation was successful. 0 errors, 149 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650122020724 ""}
