;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 12, #10
	SPL 12, #10
	SPL 1, @-1
	SUB #-12, @10
	SUB #-12, @10
	SUB @121, 103
	JMZ 0, <-2
	DJN 0, <-2
	SUB <117, @106
	MOV -207, <-120
	JMP -1, @-20
	JMP <121, 106
	MOV 7, <-20
	JMP <121, 103
	CMP 12, @10
	CMP 12, @10
	JMP -207, @-120
	SPL @72, #910
	SUB 12, @10
	JMZ -17, #-70
	ADD 300, 90
	SUB @-127, 100
	SLT 20, @12
	JMP <127, 606
	JMP <127, 606
	MOV -1, <-20
	CMP @127, 106
	SUB 1, <-1
	ADD #270, <1
	SUB #-12, @10
	JMP <121, 106
	JMP 12, #10
	SPL 0, <-22
	SUB @130, 9
	ADD 210, 60
	SLT 121, 2
	SPL <127, 106
	ADD 3, @211
	SPL <127, 106
	SLT -1, <-20
	SPL 12, #10
	JMZ 7, @-20
	JMZ 7, @-20
	SUB <117, @106
	CMP -207, @-20
	CMP -207, @-20
