<profile>

<section name = "Vitis HLS Report for 'Linear_layer_qkv'" level="0">
<item name = "Date">Wed Sep  6 10:24:05 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.085 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7299092, 7299092, 72.991 ms, 72.991 ms, 7299092, 7299092, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_372">Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, 9218, 9218, 92.180 us, 92.180 us, 9218, 9218, no</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_402">Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3, 9231, 9231, 92.310 us, 92.310 us, 9231, 9231, no</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_k_fu_444">Linear_layer_qkv_Pipeline_l_k, 773, 773, 7.730 us, 7.730 us, 773, 773, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_gemm_i2_l_j2">7280640, 7280640, 790, -, -, 9216, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 103, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 785, 1537, -</column>
<column name="Memory">24, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 1009, -</column>
<column name="Register">-, -, 238, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">8, 2, ~0, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_372">Linear_layer_qkv_Pipeline_l_bias_i1_l_j1, 0, 0, 45, 154, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_k_fu_444">Linear_layer_qkv_Pipeline_l_k, 0, 1, 106, 265, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_402">Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3, 0, 3, 504, 990, 0</column>
<column name="mux_124_22_1_1_U121">mux_124_22_1_1, 0, 0, 0, 65, 0</column>
<column name="urem_10ns_5ns_4_14_seq_1_U120">urem_10ns_5ns_4_14_seq_1, 0, 0, 130, 63, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_10ns_11ns_21_4_1_U122">mul_mul_10ns_11ns_21_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="acc_outp_V_U">Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 768, 22, 1, 16896</column>
<column name="acc_outp_V_1_U">Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 768, 22, 1, 16896</column>
<column name="acc_outp_V_2_U">Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 768, 22, 1, 16896</column>
<column name="acc_outp_V_3_U">Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 768, 22, 1, 16896</column>
<column name="acc_outp_V_4_U">Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 768, 22, 1, 16896</column>
<column name="acc_outp_V_5_U">Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 768, 22, 1, 16896</column>
<column name="acc_outp_V_6_U">Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 768, 22, 1, 16896</column>
<column name="acc_outp_V_7_U">Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 768, 22, 1, 16896</column>
<column name="acc_outp_V_8_U">Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 768, 22, 1, 16896</column>
<column name="acc_outp_V_9_U">Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 768, 22, 1, 16896</column>
<column name="acc_outp_V_10_U">Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 768, 22, 1, 16896</column>
<column name="acc_outp_V_11_U">Linear_layer_qkv_acc_outp_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 768, 22, 1, 16896</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln57_1_fu_525_p2">+, 0, 0, 17, 14, 1</column>
<column name="add_ln57_fu_575_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln58_fu_681_p2">+, 0, 0, 13, 10, 1</column>
<column name="sub_ln61_fu_656_p2">-, 0, 0, 23, 16, 16</column>
<column name="icmp_ln57_fu_519_p2">icmp, 0, 0, 12, 14, 14</column>
<column name="icmp_ln58_fu_534_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="grp_fu_548_p0">select, 0, 0, 10, 1, 1</column>
<column name="select_ln57_1_fu_581_p3">select, 0, 0, 4, 1, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_outp_V_10_address0">25, 5, 10, 50</column>
<column name="acc_outp_V_10_ce0">20, 4, 1, 4</column>
<column name="acc_outp_V_10_d0">14, 3, 22, 66</column>
<column name="acc_outp_V_10_we0">14, 3, 1, 3</column>
<column name="acc_outp_V_11_address0">25, 5, 10, 50</column>
<column name="acc_outp_V_11_ce0">20, 4, 1, 4</column>
<column name="acc_outp_V_11_d0">14, 3, 22, 66</column>
<column name="acc_outp_V_11_we0">14, 3, 1, 3</column>
<column name="acc_outp_V_1_address0">25, 5, 10, 50</column>
<column name="acc_outp_V_1_ce0">20, 4, 1, 4</column>
<column name="acc_outp_V_1_d0">14, 3, 22, 66</column>
<column name="acc_outp_V_1_we0">14, 3, 1, 3</column>
<column name="acc_outp_V_2_address0">25, 5, 10, 50</column>
<column name="acc_outp_V_2_ce0">20, 4, 1, 4</column>
<column name="acc_outp_V_2_d0">14, 3, 22, 66</column>
<column name="acc_outp_V_2_we0">14, 3, 1, 3</column>
<column name="acc_outp_V_3_address0">25, 5, 10, 50</column>
<column name="acc_outp_V_3_ce0">20, 4, 1, 4</column>
<column name="acc_outp_V_3_d0">14, 3, 22, 66</column>
<column name="acc_outp_V_3_we0">14, 3, 1, 3</column>
<column name="acc_outp_V_4_address0">25, 5, 10, 50</column>
<column name="acc_outp_V_4_ce0">20, 4, 1, 4</column>
<column name="acc_outp_V_4_d0">14, 3, 22, 66</column>
<column name="acc_outp_V_4_we0">14, 3, 1, 3</column>
<column name="acc_outp_V_5_address0">25, 5, 10, 50</column>
<column name="acc_outp_V_5_ce0">20, 4, 1, 4</column>
<column name="acc_outp_V_5_d0">14, 3, 22, 66</column>
<column name="acc_outp_V_5_we0">14, 3, 1, 3</column>
<column name="acc_outp_V_6_address0">25, 5, 10, 50</column>
<column name="acc_outp_V_6_ce0">20, 4, 1, 4</column>
<column name="acc_outp_V_6_d0">14, 3, 22, 66</column>
<column name="acc_outp_V_6_we0">14, 3, 1, 3</column>
<column name="acc_outp_V_7_address0">25, 5, 10, 50</column>
<column name="acc_outp_V_7_ce0">20, 4, 1, 4</column>
<column name="acc_outp_V_7_d0">14, 3, 22, 66</column>
<column name="acc_outp_V_7_we0">14, 3, 1, 3</column>
<column name="acc_outp_V_8_address0">25, 5, 10, 50</column>
<column name="acc_outp_V_8_ce0">20, 4, 1, 4</column>
<column name="acc_outp_V_8_d0">14, 3, 22, 66</column>
<column name="acc_outp_V_8_we0">14, 3, 1, 3</column>
<column name="acc_outp_V_9_address0">25, 5, 10, 50</column>
<column name="acc_outp_V_9_ce0">20, 4, 1, 4</column>
<column name="acc_outp_V_9_d0">14, 3, 22, 66</column>
<column name="acc_outp_V_9_we0">14, 3, 1, 3</column>
<column name="acc_outp_V_address0">25, 5, 10, 50</column>
<column name="acc_outp_V_ce0">20, 4, 1, 4</column>
<column name="acc_outp_V_d0">14, 3, 22, 66</column>
<column name="acc_outp_V_we0">14, 3, 1, 3</column>
<column name="ap_NS_fsm">106, 21, 1, 21</column>
<column name="i2_fu_168">9, 2, 4, 8</column>
<column name="indvar_flatten6_fu_172">9, 2, 14, 28</column>
<column name="j2_fu_164">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_outp_V_10_addr_reg_810">10, 0, 10, 0</column>
<column name="acc_outp_V_11_addr_reg_815">10, 0, 10, 0</column>
<column name="acc_outp_V_1_addr_reg_765">10, 0, 10, 0</column>
<column name="acc_outp_V_2_addr_reg_770">10, 0, 10, 0</column>
<column name="acc_outp_V_3_addr_reg_775">10, 0, 10, 0</column>
<column name="acc_outp_V_4_addr_reg_780">10, 0, 10, 0</column>
<column name="acc_outp_V_5_addr_reg_785">10, 0, 10, 0</column>
<column name="acc_outp_V_6_addr_reg_790">10, 0, 10, 0</column>
<column name="acc_outp_V_7_addr_reg_795">10, 0, 10, 0</column>
<column name="acc_outp_V_8_addr_reg_800">10, 0, 10, 0</column>
<column name="acc_outp_V_9_addr_reg_805">10, 0, 10, 0</column>
<column name="acc_outp_V_addr_reg_760">10, 0, 10, 0</column>
<column name="add_ln57_1_reg_737">14, 0, 14, 0</column>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="empty_437_reg_831">4, 0, 4, 0</column>
<column name="empty_438_reg_841">4, 0, 4, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_bias_i1_l_j1_fu_372_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_k_fu_444_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3_fu_402_ap_start_reg">1, 0, 1, 0</column>
<column name="i2_fu_168">4, 0, 4, 0</column>
<column name="icmp_ln58_reg_742">1, 0, 1, 0</column>
<column name="indvar_flatten6_fu_172">14, 0, 14, 0</column>
<column name="j2_fu_164">10, 0, 10, 0</column>
<column name="select_ln57_1_reg_820">4, 0, 4, 0</column>
<column name="select_ln57_reg_747">10, 0, 10, 0</column>
<column name="sub_ln61_reg_836">8, 0, 16, 8</column>
<column name="tmp_reg_826">22, 0, 22, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Linear_layer_qkv, return value</column>
<column name="v9_0_address0">out, 10, ap_memory, v9_0, array</column>
<column name="v9_0_ce0">out, 1, ap_memory, v9_0, array</column>
<column name="v9_0_q0">in, 8, ap_memory, v9_0, array</column>
<column name="v9_1_address0">out, 10, ap_memory, v9_1, array</column>
<column name="v9_1_ce0">out, 1, ap_memory, v9_1, array</column>
<column name="v9_1_q0">in, 8, ap_memory, v9_1, array</column>
<column name="v9_2_address0">out, 10, ap_memory, v9_2, array</column>
<column name="v9_2_ce0">out, 1, ap_memory, v9_2, array</column>
<column name="v9_2_q0">in, 8, ap_memory, v9_2, array</column>
<column name="v9_3_address0">out, 10, ap_memory, v9_3, array</column>
<column name="v9_3_ce0">out, 1, ap_memory, v9_3, array</column>
<column name="v9_3_q0">in, 8, ap_memory, v9_3, array</column>
<column name="v9_4_address0">out, 10, ap_memory, v9_4, array</column>
<column name="v9_4_ce0">out, 1, ap_memory, v9_4, array</column>
<column name="v9_4_q0">in, 8, ap_memory, v9_4, array</column>
<column name="v9_5_address0">out, 10, ap_memory, v9_5, array</column>
<column name="v9_5_ce0">out, 1, ap_memory, v9_5, array</column>
<column name="v9_5_q0">in, 8, ap_memory, v9_5, array</column>
<column name="v9_6_address0">out, 10, ap_memory, v9_6, array</column>
<column name="v9_6_ce0">out, 1, ap_memory, v9_6, array</column>
<column name="v9_6_q0">in, 8, ap_memory, v9_6, array</column>
<column name="v9_7_address0">out, 10, ap_memory, v9_7, array</column>
<column name="v9_7_ce0">out, 1, ap_memory, v9_7, array</column>
<column name="v9_7_q0">in, 8, ap_memory, v9_7, array</column>
<column name="v9_8_address0">out, 10, ap_memory, v9_8, array</column>
<column name="v9_8_ce0">out, 1, ap_memory, v9_8, array</column>
<column name="v9_8_q0">in, 8, ap_memory, v9_8, array</column>
<column name="v9_9_address0">out, 10, ap_memory, v9_9, array</column>
<column name="v9_9_ce0">out, 1, ap_memory, v9_9, array</column>
<column name="v9_9_q0">in, 8, ap_memory, v9_9, array</column>
<column name="v9_10_address0">out, 10, ap_memory, v9_10, array</column>
<column name="v9_10_ce0">out, 1, ap_memory, v9_10, array</column>
<column name="v9_10_q0">in, 8, ap_memory, v9_10, array</column>
<column name="v9_11_address0">out, 10, ap_memory, v9_11, array</column>
<column name="v9_11_ce0">out, 1, ap_memory, v9_11, array</column>
<column name="v9_11_q0">in, 8, ap_memory, v9_11, array</column>
<column name="v324_0_address0">out, 16, ap_memory, v324_0, array</column>
<column name="v324_0_ce0">out, 1, ap_memory, v324_0, array</column>
<column name="v324_0_q0">in, 4, ap_memory, v324_0, array</column>
<column name="v324_1_address0">out, 16, ap_memory, v324_1, array</column>
<column name="v324_1_ce0">out, 1, ap_memory, v324_1, array</column>
<column name="v324_1_q0">in, 4, ap_memory, v324_1, array</column>
<column name="v324_2_address0">out, 16, ap_memory, v324_2, array</column>
<column name="v324_2_ce0">out, 1, ap_memory, v324_2, array</column>
<column name="v324_2_q0">in, 4, ap_memory, v324_2, array</column>
<column name="v324_3_address0">out, 16, ap_memory, v324_3, array</column>
<column name="v324_3_ce0">out, 1, ap_memory, v324_3, array</column>
<column name="v324_3_q0">in, 4, ap_memory, v324_3, array</column>
<column name="v324_4_address0">out, 16, ap_memory, v324_4, array</column>
<column name="v324_4_ce0">out, 1, ap_memory, v324_4, array</column>
<column name="v324_4_q0">in, 4, ap_memory, v324_4, array</column>
<column name="v324_5_address0">out, 16, ap_memory, v324_5, array</column>
<column name="v324_5_ce0">out, 1, ap_memory, v324_5, array</column>
<column name="v324_5_q0">in, 4, ap_memory, v324_5, array</column>
<column name="v324_6_address0">out, 16, ap_memory, v324_6, array</column>
<column name="v324_6_ce0">out, 1, ap_memory, v324_6, array</column>
<column name="v324_6_q0">in, 4, ap_memory, v324_6, array</column>
<column name="v324_7_address0">out, 16, ap_memory, v324_7, array</column>
<column name="v324_7_ce0">out, 1, ap_memory, v324_7, array</column>
<column name="v324_7_q0">in, 4, ap_memory, v324_7, array</column>
<column name="v324_8_address0">out, 16, ap_memory, v324_8, array</column>
<column name="v324_8_ce0">out, 1, ap_memory, v324_8, array</column>
<column name="v324_8_q0">in, 4, ap_memory, v324_8, array</column>
<column name="v324_9_address0">out, 16, ap_memory, v324_9, array</column>
<column name="v324_9_ce0">out, 1, ap_memory, v324_9, array</column>
<column name="v324_9_q0">in, 4, ap_memory, v324_9, array</column>
<column name="v324_10_address0">out, 16, ap_memory, v324_10, array</column>
<column name="v324_10_ce0">out, 1, ap_memory, v324_10, array</column>
<column name="v324_10_q0">in, 4, ap_memory, v324_10, array</column>
<column name="v324_11_address0">out, 16, ap_memory, v324_11, array</column>
<column name="v324_11_ce0">out, 1, ap_memory, v324_11, array</column>
<column name="v324_11_q0">in, 4, ap_memory, v324_11, array</column>
<column name="v325_address0">out, 10, ap_memory, v325, array</column>
<column name="v325_ce0">out, 1, ap_memory, v325, array</column>
<column name="v325_q0">in, 12, ap_memory, v325, array</column>
<column name="v341_address0">out, 4, ap_memory, v341, array</column>
<column name="v341_ce0">out, 1, ap_memory, v341, array</column>
<column name="v341_q0">in, 32, ap_memory, v341, array</column>
<column name="v13_0_address0">out, 10, ap_memory, v13_0, array</column>
<column name="v13_0_ce0">out, 1, ap_memory, v13_0, array</column>
<column name="v13_0_we0">out, 1, ap_memory, v13_0, array</column>
<column name="v13_0_d0">out, 8, ap_memory, v13_0, array</column>
<column name="v13_1_address0">out, 10, ap_memory, v13_1, array</column>
<column name="v13_1_ce0">out, 1, ap_memory, v13_1, array</column>
<column name="v13_1_we0">out, 1, ap_memory, v13_1, array</column>
<column name="v13_1_d0">out, 8, ap_memory, v13_1, array</column>
<column name="v13_2_address0">out, 10, ap_memory, v13_2, array</column>
<column name="v13_2_ce0">out, 1, ap_memory, v13_2, array</column>
<column name="v13_2_we0">out, 1, ap_memory, v13_2, array</column>
<column name="v13_2_d0">out, 8, ap_memory, v13_2, array</column>
<column name="v13_3_address0">out, 10, ap_memory, v13_3, array</column>
<column name="v13_3_ce0">out, 1, ap_memory, v13_3, array</column>
<column name="v13_3_we0">out, 1, ap_memory, v13_3, array</column>
<column name="v13_3_d0">out, 8, ap_memory, v13_3, array</column>
<column name="v13_4_address0">out, 10, ap_memory, v13_4, array</column>
<column name="v13_4_ce0">out, 1, ap_memory, v13_4, array</column>
<column name="v13_4_we0">out, 1, ap_memory, v13_4, array</column>
<column name="v13_4_d0">out, 8, ap_memory, v13_4, array</column>
<column name="v13_5_address0">out, 10, ap_memory, v13_5, array</column>
<column name="v13_5_ce0">out, 1, ap_memory, v13_5, array</column>
<column name="v13_5_we0">out, 1, ap_memory, v13_5, array</column>
<column name="v13_5_d0">out, 8, ap_memory, v13_5, array</column>
<column name="v13_6_address0">out, 10, ap_memory, v13_6, array</column>
<column name="v13_6_ce0">out, 1, ap_memory, v13_6, array</column>
<column name="v13_6_we0">out, 1, ap_memory, v13_6, array</column>
<column name="v13_6_d0">out, 8, ap_memory, v13_6, array</column>
<column name="v13_7_address0">out, 10, ap_memory, v13_7, array</column>
<column name="v13_7_ce0">out, 1, ap_memory, v13_7, array</column>
<column name="v13_7_we0">out, 1, ap_memory, v13_7, array</column>
<column name="v13_7_d0">out, 8, ap_memory, v13_7, array</column>
<column name="v13_8_address0">out, 10, ap_memory, v13_8, array</column>
<column name="v13_8_ce0">out, 1, ap_memory, v13_8, array</column>
<column name="v13_8_we0">out, 1, ap_memory, v13_8, array</column>
<column name="v13_8_d0">out, 8, ap_memory, v13_8, array</column>
<column name="v13_9_address0">out, 10, ap_memory, v13_9, array</column>
<column name="v13_9_ce0">out, 1, ap_memory, v13_9, array</column>
<column name="v13_9_we0">out, 1, ap_memory, v13_9, array</column>
<column name="v13_9_d0">out, 8, ap_memory, v13_9, array</column>
<column name="v13_10_address0">out, 10, ap_memory, v13_10, array</column>
<column name="v13_10_ce0">out, 1, ap_memory, v13_10, array</column>
<column name="v13_10_we0">out, 1, ap_memory, v13_10, array</column>
<column name="v13_10_d0">out, 8, ap_memory, v13_10, array</column>
<column name="v13_11_address0">out, 10, ap_memory, v13_11, array</column>
<column name="v13_11_ce0">out, 1, ap_memory, v13_11, array</column>
<column name="v13_11_we0">out, 1, ap_memory, v13_11, array</column>
<column name="v13_11_d0">out, 8, ap_memory, v13_11, array</column>
</table>
</item>
</section>
</profile>
