../results_dir/dsp_mul_signed_reg_active_low_async_reset/dsp_mul_signed_reg_active_low_async_reset_post_synth.v
/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/common/simlib.v
/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/TDP18K_FIFO.v
/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/brams_sim.v
/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/cells_sim.v
/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/dsp_sim.v
/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/sram1024x18.v
/nfs_eda_sw/softwares/Raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis2/ufifo_ctl.v
/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/rtl/dsp_mul_signed_reg_active_low_async_reset.v
/nfs_scratch/scratch/FV/awais/Synthesis/v1/yosys_verific_rs/RTL_Benchmark/Verilog/yosys_validation/EDA-1279/dsp_mul_signed_reg_active_low_async_reset/sim/co_sim_tb/co_sim_dsp_mul_signed_reg_active_low_async_reset.v
