<!-- Org profile README for github.com/RiseEdge -->

<p align="center">
  <img src="https://raw.githubusercontent.com/RiseEdge/riseedge.github.io/main/assets/riseedge-emblem.png" alt="RiseEdge emblem" height="56">
</p>

<h1 align="center">RiseEdge</h1>
<p align="center"><b>ASIC development from RTL to tape-out</b> â€” with a strong emphasis on design verification, RTL integration, and DFT.</p>

---

## What we do
- **RTL design & integration** â€” micro-architecture, clean interfaces, lint/CDC/reset hygiene  
- **Design verification (UVM/SVA)** â€” protocol/IP benches (SPI/APB/AXI/JTAG), assertions, triage  
- **DFT** â€” scan planning & checks, JTAG/TAP and boundary-scan flows  
- **Automation** â€” scripted builds and smoke sims; artifacted logs/waveforms; plugs into your CI

## Selected public repos
- **uvm-spi-agent** â€” UVM agent + sequences + scoreboard for SPI master/slave.  
  https://github.com/RiseEdge/uvm-spi-agent
- **jtag-tap-uvm** â€” IEEE 1149.1 TAP RTL + UVM testbench with scan chain checks.  
  https://github.com/RiseEdge/jtag-tap-uvm
- **apb-ral-kit** â€” APB RAL models + adapter + sequences for register verification.  
  https://github.com/RiseEdge/apb-ral-kit

> Tip: pin these on the org profile â†’ â€œCustomize pinsâ€.

## How we work
- Clear scope â†’ short sprints â†’ measurable outcomes  
- We integrate with your existing flows; if you already collect coverage, we consume it

## Contact
- ğŸŒ https://riseedge.com  
- âœ‰ï¸ info@riseedge.com  
- ğŸ§‘â€ğŸ’» https://github.com/RiseEdge
