INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmen/Desktop/TFG/Codigo_final/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/EightVedic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EightVedic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmen/Desktop/TFG/Codigo_final/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FourVedic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FourVedic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmen/Desktop/TFG/Codigo_final/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmen/Desktop/TFG/Codigo_final/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/HalfAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'HalfAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmen/Desktop/TFG/Codigo_final/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RCA_4bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmen/Desktop/TFG/Codigo_final/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/RCA_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RCA_8bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmen/Desktop/TFG/Codigo_final/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sources_1/new/TwoVedic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'twoVedic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmen/Desktop/TFG/Codigo_final/VedicMultiplier_v1/VedicMultiplier_v1.srcs/sim_1/new/tb_EightVedic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_EightVedic'
