[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADV7393WBCPZ production of ANALOG DEVICES from the text: Low Power, Chip Scale,  \n10-Bit SD/HD Video Encoder  \nData Sheet  ADV7390 /ADV7391 /ADV7392 /ADV7393  \n \n Rev.  J Document Feedback  \nInformation furnished by Analog Devices is beli eved to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No \nlicense is granted by implication or otherwise under any patent or patent rights of Analog Devices. \nTrademarks and registered trademarks are the property of their respective owners.    \n \nOne Technology Way, P.O. Box 9106,  Norwood, MA 02062- 9106, U.S.A.  \nTel: 781.329.4700  ©2006 –2018  Analog Devices, Inc. All rights reserved.  \nTechnical Support  www.analog.com   FEATURES  \n3 high quality, 10- bit video DACs  \n16× (216 MHz) DAC oversampling for SD  \n8× (216 MHz) DAC oversampling for ED  \n4× (297 MHz) DAC oversampling for HD  \n37 mA maximum DAC output current  \nMultiformat video input support  \n4:2:2 YCrCb (SD, ED, and HD)  \n4:4:4 RGB (SD)  \nMultiformat video output support  \nComposite (CVBS) and S -Video (Y -C) \nComponent YPrPb (SD, ED, and HD)  \nComponent RGB (SD, ED, and HD)  \nLead frame chip scale package (LFCSP) op tions  \n32-lead, 5 mm × 5 mm LFCSP  \n40-lead, 6 mm × 6 mm LFCSP  \nWafer level chip scale package (WLCSP) option  \n30-ball, 5 × 6 WLCSP  with single DAC output  \nAdvanced power management  \nPatented content -dependent low power DAC operation  \nAutomatic cable detection and  DAC power -down  \nIndividual DAC on/off control  \nSleep mode with minimal power consumption  \n74.25 MHz 8- /10-/16-bit high definition input support  \nCompliant with SMPTE 274M (1080i), 296M (720p), \nand  240M  (1035i)  \nEIA/CEA -861B compliance support  \nNTSC M, PAL B/D/G /H/I/M/N, PAL 60 support  \nNTSC and PAL square pixel operation (24.54 MHz/29.5 MHz)  \nMacrovision Rev 7.1.L1 (SD) and Rev 1.2 (ED) compliant  \nCopy generation management system (CGMS)  \nClosed captioning and wide screen signaling (WSS)  \nIntegrated subcarrier lockin g to external video source \nComplete on -chip video timing generator  \nOn-chip test pattern generation  \nProgrammable features  \nLuma and chroma filter responses  \nVertical blanking interval (VBI)  \nSubcarrier frequency (f SC) and phase  \nLuma delay  \nHigh definition (HD) programmable features \n(720p/1080i/1035i)  \n4× oversampling (297 MHz)  \nInternal test pattern generator  \nColor and black bar, hatch, flat field/frame \nFully programmable YCrCb to RGB matrix  Gamma correction  \nProgrammable adaptive filter control  \nProgrammable sharpness filter control  \nCGMS (720p/1080i) and CGMS Type B (720p/1080i)  \nDual data rate (DDR) input support  \nEnhanced definition (ED) programmable features \n(525p/625p)  \n8× oversampling (216 MHz output)  \nInternal test pattern generator  \nBlack bar, hatch, flat fi eld/frame  \nIndividual Y and PrPb output delay  \nGamma correction  \nProgrammable adaptive filter control  \nFully programmable YCrCb to RGB matrix  \nUndershoot limiter \nMacrovision Rev 1.2 (525p/625p) ( ADV7390/ ADV7392 only)  \nCGMS (525p/625p) and CGMS Type B (525p)  \nDual data rate (DDR) input support  \nStandard definition (SD) programmable features \n16× oversampling (216 MHz)  \nInternal test pattern generator  \nColor and black bar  \nControlled edge rates for start and end of active video  \nIndividual Y and PrPb output delay  \nUndershoot limiter Gamma correction  \nDigital noise reduction (DNR)  \nMultiple chroma and luma filters  \nLuma -SSAF fil ter with programmable gain/attenuation  \nPrPb SSAF  \nSeparate pedestal control on component and \ncomposite/S -Video output  \nVCR FF/RW sync mode  \nMacrovision Rev 7.1.L1 ( ADV7390/ ADV7392 only)  \nCopy generation management system (CGMS)  \nWide screen signaling (WSS)  \nClosed captioning  \nSerial MPU interface with I\n2C compatibility  \n2.7 V or 3.3 V analog operation  \n1.8 V digital operat ion \n1.8 V or 3.3 V I/O operation  \nTemperature range: −40°C to +85°C  \nW Grade automotive range: −40°C to +105°C  \nQualifi ed for automotive applications  \n \n \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 2  of 107 TABLE OF CONTENTS\nFeatures  .............................................................................................. 1 \nRevision History  ............................................................................... 3 \nApplications  ....................................................................................... 5 \nGeneral Description  ......................................................................... 5 \nFunctional Block Diagrams  ............................................................. 6 \nSpecifications  ..................................................................................... 7 \nPower Supply Specifications ........................................................ 7 \nInput Clock Specifications  .......................................................... 7 \nAnalog Output Specifications  ..................................................... 7 \nDigital Input/Output Specifications —3.3 V  ............................. 8 \nDigital Input/Output Specifications —1.8 V  ............................. 8 \nMPU Port Timing Specifications  ............................................... 8 \nDigital Timing Specifications —3.3 V  ........................................ 9 \nDigital Timing Specifications —1.8 V  ...................................... 10 \nVideo Performance Specifications  ........................................... 11 \nPower Specifications  .................................................................. 11 \nTiming Diagrams  ........................................................................ 12 \nAbsolute Max imum Ratings  .......................................................... 18 \nThermal Resistance  .................................................................... 18 \nESD Caution  ................................................................................ 18 \nPin Configurations and Function Descriptions  ......................... 19 \nTypical Performance Characteristics  ........................................... 21 \nMPU Port Description  ................................................................... 26 \nI2C Operation  .............................................................................. 26 \nRegister Map Access  ....................................................................... 28 \nRegister Programming  ............................................................... 28 \nSubaddress Register (SR7 to SR0)  ............................................ 28 \nADV7390/ADV7391 Input Configuration  ................................. 46 \nStandard Definition  .................................................................... 46 \nEnhanced Definition/High Definition  .................................... 46 \nEnhanced Definition (at 54  MHz)  ........................................... 46 \nADV7392/ADV7393 Input Configuration  ................................. 47 \nStandard Definition  .................................................................... 47 \nEnhanced Definition/High Definition  .................................... 48 \nEnhanced Definition (at 54 MHz)  ........................................... 48 \nOutput Configuration  .................................................................... 49 \nDesign F eatures  ............................................................................... 50 \nOutput Oversampling  ................................................................ 50 \nHD Interlace External HSYNC  and VSYNC  Considerations\n ....................................................................................................... 51 ED/HD Timing Reset  ................................................................ 51 \nSD Subcarrier Frequency Lock  ................................................. 51 \nSD VCR FF/RW Sync  ................................................................ 52 \nVertical Blanking Interval  ......................................................... 52 \nSD Subcarrier Frequency Control  ............................................ 52 \nSD Noninterlaced Mode  ............................................................ 52 \nSD Square Pixel Mode  ............................................................... 53 \nFilters  ............................................................................................ 54 \nED/HD Test Pattern Color Controls  ....................................... 55 \nColor Space Conversion Matrix  ............................................... 55 \nSD Luma and Color Scale Control  ........................................... 57 \nSD Hue Adjust Control  .............................................................. 57 \nSD Brightness Detect ................................................................. 57 \nSD Brightness Control  ............................................................... 57 \nSD Input Standard Autodetection  ............................................ 58 \nDouble Buffering  ........................................................................ 58 \nProgrammable DAC Gain Control  .......................................... 58 \nGamma Correction  .................................................................... 59 \nED/HD Sharpness Filter and Adaptive Filter Controls  ......... 60 \nED/HD Sharpness Filter and Adaptive Filter Application \nExamples  ...................................................................................... 61 \nSD Digital Noise Reduction  ...................................................... 62 \nSD Active Video Edge Control  ................................................. 64 \nExte rnal Horizontal and Vertical Synchronization Control  . 65 \nLow Power Mode  ........................................................................ 66 \nCable Detection  .......................................................................... 66 \nDAC Autopower -Down  ............................................................. 66 \nSleep Mode .................................................................................. 66 \nPixel and Control Port Readback  ............................................. 67 \nReset Mechanisms  ...................................................................... 67 \nSD Teletext Insertion  ................................................................. 67 \nPrinted Circuit Board Layout and Design  .................................. 69 \nUnused Pins  ................................................................................ 69 \nDAC Configurations  .................................................................. 69 \nVideo Output Buffer and Optional Output Filter  .................. 69 \nPrinted Circuit Board (PCB) Layout  ....................................... 70 \nAdditional Layout Considerations for the WLCSP Package  71 \nTypical Applications Circuits  .................................................... 72 \nCopy Generation Management System  ....................................... 74 \nSD CGMS  .................................................................................... 74 \nData Sheet ADV7390/ADV7391/ADV7392/ADV7393\n \nRev. J | Page 3 of 107 ED CGMS..................................................................................... 74 \xa0\nHD CGMS .................................................................................... 74 \xa0\nCGMS CRC Functionality ......................................................... 74 \xa0\nSD Wide Screen Signaling .............................................................. 77 \xa0\nSD Closed Captioning .................................................................... 78 \xa0\nInternal Test Pattern Generation ................................................... 79 \xa0\nSD Test Patterns ........................................................................... 79 \xa0\nED/HD Test Patterns .................................................................. 79 \xa0\nSD Timing ........................................................................................ 80 \xa0\nHD Timing ....................................................................................... 85 \xa0\nVideo Output Levels ....................................................................... 86 \xa0\nSD YPrPb Output Levels—SMPTE/EBU N10 ........................ 86 \xa0\nED/HD YPrPb Output Levels ................................................... 87 \xa0SD/ED/HD RGB Output Levels ................................................ 88 \xa0\nSD Output Plots .......................................................................... 89 \xa0\nVideo Standards .............................................................................. 90 \xa0\nConfiguration Scripts ..................................................................... 92 \xa0\nStandard Definition .................................................................... 92 \xa0\nEnhanced Definition .................................................................. 99 \xa0\nHigh Definition ......................................................................... 101 \xa0\nADV7390/ADV7391/ADV7392/ADV7393 Evaluation Board\n ......................................................................................................... 104 \xa0\nOutline Dimensions ...................................................................... 105 \xa0\nOrdering Guide ......................................................................... 107 \xa0\nAutomotive Products ................................................................ 107 \xa0\n \nREVISION HISTORY \n8/2018—Rev. I to Rev. J \nChanges to Figure 93 ...................................................................... 72 Changes to Figure 94 ...................................................................... 73 \nUpdated Outline Dimensions ......................................................105 \nChanges to Ordering Guide .........................................................107  2/2015—Rev. H to Rev. I Changed ADV739x to ADV7390/ADV7391/ADV7392/ \nADV7393 ............................................................................. Universal \nChanges to Figure 19 ...................................................................... 19 Changes to Table 15 ........................................................................ 20 Changes to Figure 144 ..................................................................104 Updated Outline Dimensions ......................................................106 \nChanges to Ordering Guide .........................................................107 \n 9/2014—Rev. G to Rev. H Changed Storage Temperature Range from −60°C to +100°C to −60°C to +150°C; Table 13 ............................................................. 18 Updated Figure 145, Outline Dimensions .................................105 \nChanges to Ordering Guide .........................................................107 \n 2/2013—Rev. F to Rev. G Change to Features Section .............................................................. 1 Changes to Table 14 ........................................................................ 18 \nChanges to Figure 62 ...................................................................... 48 \nChanges to Ordering Guide .........................................................107  11/2012—Rev. E to Rev. F Updated Outline Dimensions ......................................................105 \nChanges to Ordering Guide .........................................................107 \n 2/2012—Rev. D to Rev. E Changes to Table 1 ............................................................................ 5 Changes to Digital Input/Output Specifications— 1.8 V Section ...................................................................................... 8 Changes to Table 15 ........................................................................ 21 \nChanges to Table 20 ........................................................................ 31 Changes to Table 23 ........................................................................ 34 \nChanges to Table 28 ........................................................................ 39 \nChanges to 16-Bit 4:4:4 RGB Mode Section ................................ 47 Added External Sync Polarity Section .......................................... 51 Deleted ED/HD Nonstandard Timing Mode Section, Figure 63, and Table 41, Renumbered Sequentially ...................................... 51 \nChanged SD Subcarrier Frequency Lock, Subcarrier Phase \nReset, and Timing Reset Section to SD Subcarrier Frequency Lock Section ..................................................................................... 52 Deleted Subaddress 0x84, Bits[2:1] Section, Timing Reset (TR) Mode Section, Subcarrier Phase Reset (SCR) Mode Section, \nFigure 64, and Figure 65 ................................................................. 52 \nChanges to Ordering Guide ......................................................... 121  11/2011—Rev. C to Rev. D Changes to Features Section ............................................................ 1 Updated Outline Dimensions and changes to Automotive \nProducts Section ............................................................................ 107 \n 9/2011—Rev. B to Rev. C Changes to MPU Port Description Section ................................. 26 Changes to Ordering Guide ......................................................... 107  \n \n7/2010—Rev. A to Rev. B Changes to Features Section ............................................................ 1 Change to Applications Section ...................................................... 5 Changes to General Description ..................................................... 5 \nAdded Table 2, Renumbered Subsequent Tables .......................... 5 \nAdded Figure 2, Renumbered Subsequent Figures ...................... 6 Changes to Full-Drive Output Current Parameter, Table 5 ........ 7 Changes to Table 14 ........................................................................ 18 Added Figure 20 .............................................................................. 19 Changes to Table 15 ........................................................................ 19 \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 4  of 107 Changes to ADV7390/ ADV7391 Input Configuration  \nSection  .............................................................................................. 45 \nAdded Additional Layout Considerations for the WLCSP  \nPackage Section  ............................................................................... 71 \nAdded Figure 97 .............................................................................. 73 \nChanges to Configuration Scripts Section  .................................. 92 \nChanges to  Subaddress 0x00,  Table 6 6 ........................................ 93 \nChanges to Subaddress 0x00, Table 80 ........................................ 95 \nChanges to Subaddress 0x00, Table 8 3 ........................................ 95 \nChanges to Subaddress 0x00, Table 9 7 ........................................ 98 \nUpdated Outline Dimensions, Added Figure 150  .................... 106 \nChanges to Ordering Guide  ........................................................ 106 \n \n3/2009—Rev. 0 to Rev. A  \nChanges to Features Section ............................................................ 1 \nDeleted Detailed Features Section, Changes  to Table 1 ............... 4 \nChanges to Figure 1, Added Figure 2  ............................................. 5 \nChanges to Table 2, Input Clock Specifications Section, and \nAnalog Output Specifications Section  ........................................... 6 \nChanges to Digital Input/Output Specifications —3.3 V Section \nand Table 5 ......................................................................................... 7 \nAdded Digital Input/Output Spe cifica tions —1.8 V Section and \nTable 6  ................................................................................................ 7 \nChanges to MPU Port Timing Specifications  Section,  \nDefault Conditions  ........................................................................... 7 \nChanges to Digital Timing Specifications —3.3 V Sectio n and  \nTable 8  ................................................................................................ 8 \nAdded Digital Timing Specifications —1.8 V Section and  \nTable  9 ................................................................................................ 9 \nAdded Vide o Performance Specification s Section, Default \nConditions  ....................................................................................... 10 \nAdded Power Specification s Section, Default Conditions  ........ 10 \nChanges to Table 11  ........................................................................ 10 \nChanges to Figure 16  ...................................................................... 16 \nChanges to Table 12  ........................................................................ 17 \nChanges to Table 14 , Pin 19 and Pin 1 Description s ................. 18 \nChanges to  MPU Port Description Section  ................................ 25 Changes to I2C Operation Se ction  ............................................... 25 \nAdded T able 15  ............................................................................... 25 \nChanges to Table 17  ....................................................................... 28 \nChanges to Table 19 , 0x30 Bit Description  ................................. 30 \nChanges to Table 27  ....................................................................... 37 \nChanges to Table 29 , 0x8B Bit Description  ................................. 39 \nChanges to Table 3 0 ....................................................................... 40 \nChanges to  Table 31  ....................................................................... 41 \nAdded Table 32  ............................................................................... 42 \nRenamed  Features Section to Design Features  Section  ............. 48 \nChanges to ED/HD No nstandard Timing Mode Section  ......... 48 \nAdded the HD Interlace External HSYNC  and VSYNC  \nConsiderations Section  .................................................................. 49 \nChanges to SD Subcarrier Frequency Lock, Subcarrier Reset, \nand Timing Reset Section .............................................................. 49 \nChanges to Subaddress 0x8C to Subaddress 0x8F Section  ....... 51 \nChanges to Programming the F SC Section  ................................... 51 \nChanges to S ubaddress 0x82, Bit 4 Section  ................................. 51 \nAdded SD Manual CSC Ma trix Adjust  Feature Section  ............ 54 \nAdded Table 47  ............................................................................... 55 \nChanges to Subaddress 0x 9C to Subaddress 0x9F Section  ....... 56 \nChanges to Subaddress 0xBA Section .......................................... 56 \nAdded Sleep Mode Section  ........................................................... 65 \nChanges to Pixel and Control Port Readback Section  .............. 66 \nChanges to Reset Mechanisms Section  ....................................... 66 \nAdded SD Teletext Insertion Section  ........................................... 66 \nAdded Figure 8 7 ............................................................................. 67 \nAdded Figure 8 8 ............................................................................. 68 \nChanges  to DAC Configuration Section  ..................................... 68 \nAdded Unused Pins Section  .......................................................... 68 \nChanges to Power Supply Sequencing Section  ........................... 70 \nChanges to Internal Test Pattern Generation Section  ............... 77 \nChanges to SD Timing, Mode 0 (CCIR -656) —Slave Option \n(Subaddress 0x8A = XXXXX000) Section  .................................. 78 \n \n10/2006— Revision 0: Initial Version  \n \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 5  of 107 APPLICATIONS  \nMobile handsets  \nDigital still cameras  \nPortable media and DVD players  \nPortable game consoles  \nDigital camcorders  \nSet-top box (STB)  \nAutomotive infotainment ( ADV7392 and ADV7393 only)  \nGENERAL DESCRIPTION  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 are a family of \nhigh speed, digital -to-analog video encoders on single monolithic  \nchips. Three 2.7 V/3.3 V , 10-bit video DACs ( a single DAC for  \nthe WLCSP package ) provide support for composite (CVBS), \nS-Video (Y -C), or component (YPrPb/RGB) an alog outputs in \neither standard defini tion (SD) or high definition (HD) video \nformats.  The single DAC WLCSP package supports CVBS  \n(NTSC and PAL) output only  in SD  resolution  (see Table 2). \nOptimized for low power operation, occupying a minimal \nfootprint, and requiring few external components, these encoders are ideal ly suited to portable and power -sensitive \napplications  requiring TV -out functionality.  Cable detection \nand DAC auto  power -down features ensure that power \nconsumption is kept to a minimum.  \nThe ADV7390/ ADV7391 have an 8 -bit video input port that \nsupports SD video formats over an SDR interface and HD video formats over a DDR interf ace. The ADV7392/ ADV7393 have \na 16-bit video input port that can be configured in a variety of \nways. SD RGB input is supp orted.  \nAll members of the family support embedded EAV/SAV timing \ncodes, external video synchronization signals, and the I\n2C® and \ncommunication protocol.  Table 1 and Table 2 list the video \nstandards directly supported by the ADV7390/ ADV7391/ \nADV7392/ ADV7393 family.  \n Table 1. Standards Directly Supported by the LFCSP Packages  \nActive  \nResolution  I/P1 Frame  \nRate (Hz)  Clock  \nInput \n(MHz)  Standard  \n720 × 240  P 59.94  27  \n720 × 288  P 50 27  \n720 × 480  I 29.97  27  ITU-R \nBT.601/656  \n720 × 576  I 25  27  ITU-R \nBT.601/656  \n640 × 480  I 29.97  24.54  NTSC  \nsquare pixel  \n768 × 576  I 25  29.5  PAL  \nsquare pixel  \n720 × 483  P 59.94  27  SMPTE 293M  \n720 × 483  P 59.94  27  BTA T -1004  \n720 × 483  P 59.94  27 ITU-R BT.1358 \n720 × 576  P 50 27 ITU-R BT.1358 \n720 × 483  P 59.94  27 ITU-R BT.1362 \n720 × 576  P 50  27  ITU-R BT.1362  \n1920 × 1035  I 30 74.25  SMPTE 240M  \n1920 × 1035  I 29.97  74.1758  SMPTE 240M  \n1280 × 720  P 60, 50, 30,  \n25, 24  74.25  SMPTE 296M  \n1280 × 720  P 23.97,  \n59.94, \n29.97 74.1758  SMPTE 296M  \n1920 × 1080  I 30, 25  74.25  SMPTE 274M  \n1920 × 1080  I 29.97  74.1758  SMPTE 274M  \n1920 × 1080  P 30, 25, 24  74.25  SMPTE 274M  \n1920 × 1080  P 23.98, \n29.97 74.1758  SMPTE 274M  \n1920 × 1080  P 24 74.25  ITU-R BT.709 -5 \n \n1 I = interlaced, P = progressive.  \nTable 2. Standards Directly Supported by the WLCSP Package  \nActive \nResolution  I/P1 Frame Rate (Hz)  Clock Input (MHz)  Standard  \n720 × 480  I 29.97  27  ITU-R \nBT.601/656  \n720 × 576  I 25  27  ITU-R \nBT.601/656  \n640 × 480  I 29.97  24.54  NTSC Square \nPixel  \n768 × 576  I 25  29.5  PAL Square Pixel  \n \n1 I = interlaced, P = progressive.  \n \n  \n \n \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 6  of 107 FUNCTIONAL BLOCK DIA GRAM S \nGND_IO\nVDD_IO\nRESET HSYNC VSYNC11-BIT\nDAC 1DAC 1\n11-BIT\nDAC 2DAC 2\n11-BIT\nDAC 3DAC 3MULTIPLEXER\nREFERENCE\nAND CABLE\nDETECT16×/4× OVERSAMPLING PLL VIDEO TIMING GENERATORPOWER\nMANAGEMENT\nCONTROL\nCLKIN PVDD PGND EXT_LF COMPRSETPROGRAMMABLE\nED/HD FILTERS\nSHARPNESS AND\nADAPTIVE FILTER\nCONTROLYCrCb\nHDTV\nTEST\nPATTERN\nGENERATORYCbCr\nTO\nRGB MATRIXASYNC\nBYPASSDGND (2) VDD (2)SCL SDA ALSB SFL\nMPU PORTSUBCARRIER FREQUENCY\nLOCK (SFL)\nYCrCb\nTO\nRGB\nPROGRAMMABLE\nCHROMINANCE\nFILTERADD\nBURSTSIN/COS DDS\nBLOCK16×\nFILTER\n16×\nFILTER\n4×\nFILTERAGND VAA\nADD\nSYNCVBI DATA SERVICE\nINSERTION\nPROGRAMMABLE\nLUMINANCE\nFILTER\n06234-001ADV7390/ADV7391\n8-BIT SD\nOR\n8-BIT ED/HDSDR/DDR\nSD/ED/HD INPUT\n4:2:2 TO 4:4:4\nDEINTERLEAVE\n \nFigure 1. ADV7390/ ADV7391 (32-Lead LFCSP)  \n \nGND_IO\nVDD_IO\nRESET HSYNC VSYNC11-BIT\nDAC 1DAC 1MULTIPLEXER\nREFERENCE\nAND CABLE\nDETECT16× OVERSAMPLING PLL VIDEO TIMING GENERATORPOWER\nMANAGEMENT\nCONTROL\nCLKIN PVDD PGND EXT_LF COMPRSETDGND (2) VDD (2) SCL SDA ALSB SFL\nMPU PORTSUBCARRIER FREQUENCY\nLOCK (SFL)\nPROGRAMMABLE\nCHROMINANCE\nFILTERADD\nBURSTSIN/COS DDS\nBLOCK16×\nFILTER\n16×\nFILTERAGND VAA\nADD\nSYNCVBI DATA SERVICE\nINSERTION\nPROGRAMMABLE\nLUMINANCE\nFILTER\n06234-146ADV7390BCBZ\n8-BIT SDSDR/DDR\nSD INPUT\n4:2:2 TO 4:4:4\nDEINTERLEAVE\n \nFigure 2. ADV7390BCBZ -A (30-Ball WLCSP)  \n \nGND_IO\nVDD_IO\nRESET HSYNC VSYNCDAC 1\nDAC 2\nDAC 3MULTIPLEXER\nREFERENCE\nAND CABLE\nDETECTVIDEO TIMING GENERATORPOWER\nMANAGEMENT\nCONTROL\nCLKIN PVDD PGND EXT_LF COMPRSETPROGRAMMABLE\nED/HD FILTERS\nSHARPNESS AND\nADAPTIVE FILTER\nCONTROLYCrCb\nHDTV\nTEST\nPATTERN\nGENERATORYCbCr\nTO\nRGB MATRIXASYNC\nBYPASSDGND (2)VDD(2)SCL SDA ALSB SFL\nMPU PORTSUBCARRIER FREQUENCY\nLOCK (SFL)\nYCrCb\nTO\nRGB\nPROGRAMMABLE\nCHROMINANCE\nFILTERSIN/COS DDS\nBLOCK16×\nFILTER\n16×\nFILTER\n4×\nFILTERAGNDVAA\nVBI DATA SERVICE\nINSERTION\nPROGRAMMABLE\nLUMINANCE\nFILTER\n06234-145ADV7392/ADV7393\nADD\nSYNC RGB\nTO\nYCrCb\nMATRIXSDR/DDR\nSD/ED/HD INPUT\n4:2:2 TO 4:4:4\nDEINTERLEAVE8-/10-/16-BIT SD\nOR\n8-/10-/16-BIT ED/HD\nADD\nBURST\n16x/4x OVERSAMPLING PLL12-BIT\nDAC 1\n12-BIT\nDAC 2\n12-BIT\nDAC 3\n \nFigure 3. ADV7392/ ADV7393 (40-Lead LFCSP)  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 7  of 107 SPECIFICATIONS \nPOWER SUPPLY SPECIFI CATIONS  \nAll specifications T MIN to T MAX (−40°C to +85°C), unless otherwise noted.  \nTable 3.  \nParameter  Min  Typ  Max  Unit  \nSUPPLY VOLTAGES      \nVDD 1.71  1.8 1.89  V \nVDD_IO  1.71  3.3 3.63  V \nPV DD 1.71  1.8 1.89  V \nVAA 2.6 3.3 3.465  V \nPOWER SUPPLY REJECTION RATIO   0.002   %/%  \n \nINPUT CLOCK SPECIFIC ATIONS  \nVDD = 1.71 V to 1.89 V , PV DD = 1.71 V to 1.89 V , V AA = 2.6 V to 3.465 V , V DD_IO  = 1.71 V to 3.63 V .  All specifications T MIN to T MAX (−40°C \nto +85°C), unless otherwise noted.  \nTable 4.  \nParameter  Conditions1 Min  Typ  Max  Unit  \nfCLKIN SD/ED  27  MHz  \n ED (at 54 MHz)   54  MHz  \n HD  74.25   MHz  \nCLKIN High Time, t 9  40   % of one clock cycle  \nCLKIN Low Time, t 10  40   % of one clock cycle  \nCLKIN Peak -to-Peak Jitter Tolerance    2  ±ns \n \n1 SD = standard definition, ED = enhanced definition (525p/625p), HD = high definition.  \n \nANALOG OUTPUT SPECIF ICATIONS  \nVDD = 1.71 V to 1.89 V , PV DD = 1.71 V to 1.89 V , V AA = 2.6 V to 3.465 V , V DD_IO  = 1.71 V to 3.63 V . All specifications T MIN to T MAX (−40°C \nto +85°C), unless otherwise noted.  \nTable 5.  \nParameter  Conditions  Min  Typ  Max  Unit  \nFull-Drive Output Current  RSET = 510 Ω, R L = 37.5 Ω  33 34.6  37 mA \n All DACs enabled      \n RSET = 510 Ω, R L = 37.5 Ω  31.5  33.5  37 mA \n DAC 1 enabled only1     \nLow -Drive Output Current  RSET = 4.12 kΩ, R L = 300 Ω   4.3  mA \nDAC -to-DAC Matching  DAC 1, DAC 2, DAC 3   2.0  % \nOutput Compliance, V OC  0  1.4 V \nOutput Capacitance, C OUT   10  pF \nAnalog Output Delay2   6  ns \nDAC Analog Output Skew  DAC 1, DAC 2, DAC 3   1  ns \n \n1 The recommended method of bringing this value back to the ideal value is by adjusting Register 0x0B to the recommended value of 0x12.  \n2 Output delay measured from the 50% point of the rising edge of the input clock to the 50% point of the DAC output full -scale transition.  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 8  of 107 DIGITAL INPUT/OUTPUT SPECIFICATIONS —3.3 V  \nVDD = 1.71 V to 1.89 V , PV DD = 1.71 V to 1.89 V , V AA = 2.6 V to 3.465 V , V DD_IO  = 2.97 V to 3.63 V . All specifications T MIN to T MAX (−40°C \nto +85°C), unless otherwise noted.  \nTable 6.  \nParameter  Conditions  Min  Typ  Max  Unit  \nInput High Voltage, V IH  2.0   V \nInput Low Voltage, V IL    0.8 V \nInput Leakage Current, I IN VIN = V DD_IO    ±10  µA \nInput Capacitance, C IN   4  pF \nOutput High Voltage, V OH ISOURCE  = 400 µA  2.4   V \nOutput Low Voltage, V OL ISINK = 3.2 mA    0.4 V \nThree -State Leakage Current  VIN = 0.4 V, 2.4 V    ±1 µA \nThree -State Output Capacitance   4  pF \n \nDIGITAL INPUT/OUTPUT SPECIFICATIONS —1.8 V  \nWhen V DD_IO  is set to 1.8 V , all the digital video inputs and control inputs, such as I2C, HS, and VS, should use 1.8 V levels. VDD = 1.71 V \nto 1.89 V , PV DD = 1.71 V to 1.89 V , V AA = 2.6 V to 3.465 V , V DD_IO  = 1.71 V to 1.89 V . All specifications T MIN to T MAX (−40°C to +85°C), \nunless otherwise noted.  \nTable 7.  \nParameter  Conditions  Min  Typ  Max  Unit  \nInput High Voltage, V IH  0.7 V DD_IO    V \nInput Low Voltage, V IL    0.3 V DD_IO  V \nInput Capacitance, C IN   4  pF \nOutput High Voltage, V OH ISOURCE  = 400 µA  VDD_IO  – 0.4   V \nOutput Low Voltage, V OL ISINK = 3.2 mA    0.4 V \nThree -State Output Capacitance    4  pF \n \nMPU PORT TIMING SPEC IFICATIONS  \nVDD = 1.71 V to 1.89 V , PV DD = 1.71 V to 1.89 V , V AA = 2.6 V to 3.465 V , V DD_IO  = 1.71 V to 3.63 V . All specifications T MIN to T MAX (−40°C \nto +85°C), unless otherwise noted.  \nTable 8. \nParameter  Conditions  Min  Typ  Max  Unit  \nMPU PORT, I2C MODE1 See Figure 17     \nSCL Frequency  0  400 kHz  \nSCL High Pulse Width, t 1  0.6   µs  \nSCL Low Pulse Width, t 2  1.3   µs  \nHold Time (Start Condition), t 3  0.6   µs  \nSetup Time (Start Condition), t 4  0.6   µs  \nData Setup Time, t 5 100   ns  \nSDA, SCL Rise Time, t 6    300 ns  \nSDA, SCL Fall Time, t 7    300 ns  \nSetup Time (Stop Condition), t 8  0.6   µs  \n \n1 Guaranteed by characterization.  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 9  of 107 DIGITAL TIMING SPECIFICATIONS —3.3 V  \nVDD = 1.71 V to 1.89 V , PV DD = 1.71 V to 1.89 V , V AA = 2.6 V to 3.465 V , V DD_IO  = 2.97 V to 3.63 V . All specifications T MIN to T MAX (−40°C \nto +85°C), unless otherwise noted.  \nTable 9. \nParameter  Conditions1 Min  Typ  Max  Unit  \nVIDEO DATA AND VIDEO CONTROL PORT2, 3      \nData Input Setup Time, t 114 SD 2.1   ns  \n ED/HD -SDR  2.3   ns  \n ED/HD -DDR  2.3   ns  \n ED (at 54 MHz)  1.7   ns  \nData Input Hold Time, t 124 SD 1.0   ns  \n ED/HD -SDR  1.1   ns  \n ED/HD -DDR  1.1   ns  \n ED (at 54 MHz)  1.0   ns  \nControl Input Setup Time, t 114 SD 2.1   ns  \n ED/HD -SDR or ED/HD -DDR  2.3   ns \n ED (at 54 MHz)  1.7   ns \nControl Input Hold Time, t 124 SD 1.0   ns  \n ED/HD -SDR or ED/HD -DDR  1.1   ns \n ED (at 54 MHz)  1.0   ns \nControl Output Access Time, t 134 SD   12 ns  \n ED/HD -SDR, ED/HD -DDR, or ED (at 54 MHz)    10 ns \nControl Output Hold Time, t 144 SD 4.0   ns \n ED/HD -SDR, ED/HD -DDR, or ED (at 54 MHz)  3.5   ns \nPIPELINE DELAY5      \nSD1      \nCVBS/Y -C Outputs (2×)  SD oversampling disabled   68  Clock cycles  \nCVBS/Y -C Outputs (8×)  SD oversampling enabled   79  Clock cycles  \nCVBS/Y -C Outputs (16×) SD oversampling enabled   67  Clock cycles  \nComponent Outputs (2×)  SD oversampling disabled   78  Clock cycles  \nComponent Outputs (8×)  SD oversampling enabled   69  Clock cycles  \nComponent Outputs (16×)  SD oversampling enabled   84  Clock cycles  \nED1      \nComponent Outputs (1×)  ED oversampling disabled   41  Clock cycles  \nComponent Outputs (4×)  ED oversampling enabled   49  Clock cycles  \nComponent Outputs (8×)  ED oversampling enabled   46  Clock cycles  \nHD1      \nComponent Outputs (1×)   HD oversampling disabled   40  Clock cycles  \nComponent Outputs (2×)   HD oversampling enabled   42  Clock cycles  \nComponent Outputs (4×)  HD oversampling enabled   44  Clock cycles  \nRESET  CONTROL       \nRESET  Low Time  100   ns \n \n1 SD = standard definition, ED = enhanced definition (525p/625p), HD = high definition, SDR = single data r ate, DDR = dual data r ate. \n2 Video data: P[15:0] for ADV7392/ ADV7393 or P[7:0] for ADV7390 /ADV7391.  \n3 Video control: HSYNC  and VSYNC . \n4 Guaranteed by characterization.  \n5 Guaranteed by design.  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 10 of 107 DIGITAL TIMING SPECIFICATIONS —1.8 V  \nVDD = 1.71 V to 1.89 V , PV DD = 1.71 V to 1.89 V , V AA = 2.6 V to 3.465 V , V DD_IO  = 1.71 V to 1.89 V . All specifications T MIN to T MAX (−40°C \nto +85°C), unless otherwise noted.  \nTable 10. \nParameter  Conditions1 Min  Typ  Max  Unit  \nVIDEO DATA AND VIDEO CONTROL PORT2, 3      \nData Input Setup Time, t 114 SD 1.4   ns  \n ED/HD -SDR  1.9   ns  \n ED/HD -DDR  1.9   ns  \n ED (at 54 MHz)  1.6   ns  \nData Input Hold Time, t 124 SD 1.4   ns  \n ED/HD -SDR  1.5   ns  \n ED/HD -DDR  1.5   ns  \n ED (at 54 MHz)  1.3   ns  \nControl Input Setup Time, t 114 SD 1.4   ns  \n ED/HD -SDR or ED/HD -DDR  1.2   ns \n ED (at 54 MHz)  1.0   ns \nControl Input Hold Time, t 124 SD 1.4   ns  \n ED/HD -SDR or ED/HD -DDR  1.0   ns \n ED (at 54 MHz)  1.0   ns \nControl Output Access Time, t 134 SD   13 ns  \n ED/HD -SDR, ED/HD -DDR, or ED (at 54 MHz)    12 ns \nControl Output Hold Time, t 144 SD 4.0   ns \n ED/HD -SDR, ED/HD -DDR, or ED (at 54 MHz)  5.0   ns \nPIPELINE DELAY5      \nSD1      \nCVBS/Y -C Outputs (2×)  SD oversampling disabled   68  Clock cycles  \nCVBS/Y -C Outputs (8×)  SD oversampling enabled   79  Clock cycles  \nCVBS/Y -C Outputs (16×) SD oversampling enabled   67  Clock cycles  \nComponent Outputs (2×)  SD oversampling disabled   78  Clock cycles  \nComponent Outputs (8×)  SD oversampling enabled   69  Clock cycles  \nComponent Outputs (16×)  SD oversampling enabled   84  Clock cycles  \nED1      \nComponent Outputs (1×)  ED oversampling disabled   41  Clock cycles  \nComponent Outputs (4×)  ED oversampling enabled   49  Clock cycles  \nComponent Outputs (8×)  ED oversampling enabled   46  Clock cycles  \nHD1      \nComponent Outputs (1×)   HD oversampling disabled   40  Clock cycles  \nComponent Outputs (2×)   HD oversampling enabled   42  Clock cycles  \nComponent Outputs (4×)  HD oversampling enabled   44  Clock cycles  \nRESET  CONTROL       \nRESET  Low Time  100   ns \n \n1 SD = standard definition, ED = enhanced definition (525p/625p), HD = high definition, S DR = single data r ate, DDR = dual data r ate. \n2 Video data: P[15:0] for ADV7392/ ADV7393 or P[7:0] for ADV7390 /ADV7391.  \n3 Video control: HSYNC  and VSYNC . \n4 Guaranteed by character ization.  \n5 Guaranteed by design.  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 11 of 107 VIDEO PERFORMANCE SPECIFICATIONS  \nVDD = 1.8 V , PV DD = 1.8 V , V AA = 3.3 V , V DD_IO  = 3.3 V , T A = +25°C.  \nTable 11.  \nParameter  Conditions  Min  Typ  Max  Unit  \nSTATIC PERFORMANCE      \nResolution    10  Bits \nIntegral Nonlinearity (INL)1 RSET = 510 Ω, R L = 37.5 Ω   0.5  LSBs  \nDifferential Nonlinearity (DNL)1, 2 RSET = 510 Ω, R L = 37.5 Ω   0.5  LSBs  \nSTANDARD DEFINTION (SD) MODE      \nLuminance Nonlinearity    0.5  ±%  \nDifferential Gain  NTSC   0.5  %  \nDifferential Phase  NTSC   0.6  Degrees  \nSignal -to-Noise Ratio (SNR)3 Luma ramp   58  dB  \n Flat field full bandwidth   75  dB  \nENHANCED DEFINITION (ED) MODE      \nLuma Bandwidth    12.5   MHz  \nChroma Bandwidth    5.8  MHz  \nHIGH DEFINITION (HD) MODE      \nLuma Bandwidth    30.0   MHz  \nChroma Bandwidth    13.75   MHz  \n \n1 Measured on DAC 1, DAC 2, and DAC 3.  \n2 Differential nonlinearity (DNL) measures the deviation of the actual DAC output voltage step from the ideal. For +ve DNL, the actual step value lies above the ideal \nstep value. For − ve DNL, the actual step value lies below the ideal step value.  \n3 Measured on the ADV7392/ ADV7393 operating in 10- bit input mode.  \n \nPOWER SPECIFICATIONS  \nVDD = 1.8 V , PV DD = 1.8 V , V AA = 3.3 V , V DD_IO  = 3.3 V , T A = +25°C.  \nTable 12.  \nParameter  Conditions  Min  Typ  Max  Unit  \nNORMAL POWER MODE1, 2      \nIDD3 SD (16× oversampling enabled), CVBS  (only one DAC turned on)   33  mA \n SD (16× oversampling enabled), YPrPb  (three DACs turned on)   68  mA \n ED (8× oversampling enabled)4  59  mA \n HD (4× oversampling enabled)4  81 101 mA \nIDD_IO    1 10 mA \nIAA5 One  DAC enabled   50  mA \n All DACs enabled   122 151 mA \nIPLL   4 10 mA \nSLEEP MODE      \nIDD    5  µA \nIAA   0.3  µA \nIDD_IO    0.2  µA \nIPLL   0.1  µA \n \n1 RSET = 510 Ω (all DAC s operating in full -drive mode).  \n2 75% color bar test pattern applied to pixel data pins.  \n3 IDD is the continuous current required to drive the digital core.  \n4 Applicable to both single data rate (SDR) and dual data rate (DDR) input modes.  \n5 IAA is the total current required to supply all DACs.  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 12 of 107 TIMING DIAGRAMS  \nThe following abbreviations are used in Figure 4 to Figure 11: \n• t9 = clock high time  \n• t10 = clock low time  \n• t11 = data setup time  \n• t12 = data hold time  • t13 = control output access time  \n• t14 = control output hold time  \nIn addition, see Table 35 for the ADV7390/ ADV7391 pixel port \ninput conf iguration and Table 36 for the ADV7392/ ADV7393 \npixel port input configuration.  \n \nt9CLKIN\nt10\nCONTRO L\nOUTPUTSHSYNC\nVSYNC\nCr2 Cb2 Cr0 Cb0\nIN MASTER/SL AVE MODEIN SL AVE MODE\nY0 Y1 Y2 PIXE L PORTCONTRO L\nINPUTSt12\nt11 t13\nt14\n06234-002 \nFigure 4. SD Input, 8 -/10-Bit 4:2:2 YCrCb, Input Mode 000  \n \nIN MASTER/SLAVE MODEIN SLAVE MODECLKIN\nCONTROL\nOUTPUTSt9 t10\nCr2 Cb2 Cr0 Cb0Y0 Y1 Y2 Y3t12\nt14t11 t13HSYNC\nVSYNCCONTROL\nINPUTS\nPIXEL PORT\nPIXEL PORT\n06234-003 \nFigure 5. SD Input, 16 -Bit 4:2:2 YCrCb, Input Mode 000  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 13 of 107 CONTRO L\nOUTPUTSt9 t10\nt11G0 G1 G2\nB0 B1 B2\nR0 R1 R2t12\nt14\nt13PIXE L PORT\nPIXE L PORT\nPIXE L PORTCLKIN\nHSYNC\nVSYNCCONTRO L\nINPUTS\n06234-004 \nFigure 6. SD Input, 16 -Bit 4:4:4 RGB, Input Mode 000  \n \nCONTRO L\nOUTPUTSPIXE L PORT\nPIXE L PORTY0 Y1 Y2 Y3 Y4 Y5\nCr4 Cb4 Cr2 Cb2 Cr0 Cb0CLKIN\nt9 t10t12\nt11\nt14t13HSYNC\nVSYNCCONTRO L\nINPUTS\n06234-005 \nFigure 7. ED/HD -SDR Input, 16 -Bit 4:2:2 YCrCb, Input Mode 001  \n \nCLKIN*\nCONTROL\nOUTPUTSCr2 Y2 Cb2 Y1 Cr0 Y0 Cb0t9 t10\nt12\nt11t12\nt11\nt14t13PIXEL PORTHSYNC\nVSYNCCONTRO L\nINPUTS\n*LUMA/CHROMA CLOCK RELATIONSHIP CAN BE INVERTED USING SUBADDRESS 0x01, BITS 1 AND 2.\n06234-006 \nFigure 8. ED/HD -DDR Input, 8 -/10-Bit 4:2:2 YCrCb ( HSYNC /VSYNC ), Input Mode 010  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 14 of 107 CONTROL\nOUTPUTSPIXEL PORT\n*LUMA/CHROMA CLOCK RELATIONSHIP CAN BE INVERTED USING SUBADDRESS 0x01, BITS 1 AND 2.Y1 Cr0 Y0 Cb0 XY 00 00 3FFCLKIN*\nt9 t10\nt12t11t12\nt11\nt14t13\n06234-007 \nFigure 9. ED/HD -DDR Input, 8 -/10-Bit 4:2:2 YCrCb (EAV/SAV), Input Mode 010  \n \n CLKIN\nCONTROL\nOUTPUTSY1 Cr0 Y0 Cb0 Cr2 Y2 Cb2t9 t10\nt12t11t13\nt14PIXEL PORTHSYNC\nVSYNCCONTRO L\nINPUTS\n06234-008\n \nFigure 10. ED (at 54 MHz) Input, 8- /10-Bit 4:2:2 YCrCb ( HSYNC /VSYNC ), Input Mode 111  \n \nCLKIN\nCONTROL\nOUTPUTS3FF 00 00 XY Cb0 Y0 Cr0 Y1 PIXEL PORT\nt11t12t10 t9\nt14t13\n06234-009\n \nFigure 11. ED (at 54 MHz) Input, 8- /10-Bit 4:2:2 YCrCb (EAV/SAV), Input Mode 111  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 15 of 107 Y0 Y1 Y2 Y3\naCr2 Cb2 Cr0 Cb0bY OUTPUT\nHSYNC\nVSYNC\na = AS PER RELEVANT STANDARD.\nb = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE DIGITAL TIMING\n      SPECIFICATION SECTION OF THE DATA SHEET.\nA FALLING EDGE OF HSYNC INTO THE ENCODER GENERATES A SYNC FALLING EDGE ON THE OUTPUT AFTER A TIME\nEQUAL TO THE PIPELINE DELAY.PIXEL PORT\nPIXEL PORT*\n06234-010 \nFigure 12. ED -SDR, 16 -Bit 4:2:2 YCrCb ( HSYNC /VSYNC ) Input  Timing Diagram  \n \nCb0 Y0 Cr0 Y1\na\na(MIN) = 244 CLOCK CYCLES FOR 525p.\na(MIN) = 264 CLOCK CYCLES FOR 625p.\nb = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE DIGITAL TIMING\n      SPECIFICATION SECTION OF THE DATA SHEET.\nA FALLING EDGE OF HSYNC INTO THE ENCODER GENERATES A SYNC FALLING EDGE ON THE OUTPUT AFTER A TIME\nEQUAL TO THE PIPELINE DELAY.HSYNC\nVSYNCbY OUTPUT\nPIXEL PORT\n06234-011 \nFigure 13. ED -DDR, 8 -/10-Bit 4:2:2 YCrCb ( HSYNC /VSYNC ) Input  Timing Diagram  \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 16 of 107 Y0 Y1 Y2 Y3\naCr2 Cb2 Cr0 Cb0bY OUTPUT\nHSYNC\nVSYNC\na = AS PER RELEVANT STANDARD.\nb = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE DIGITAL TIMING\n      SPECIFICATION SECTION OF THE DATA SHEET.\nA FALLING EDGE OF HSYNC INTO THE ENCODER GENERATES A FALLING EDGE OF TRI-LEVEL SYNC ON THE OUTPUT\nAFTER A TIME EQUAL TO THE PIPELINE DELAY.PIXEL PORT\nPIXEL PORT\n06234-012 \nFigure 14. HD -SDR, 16 -Bit 4:2:2 YCrCb ( HSYNC /VSYNC ) Input  Timing Diagram  \n \nPIXEL PORT Cb0 Y0 Cr0 Y1\naHSYNC\nVSYNCbY OUTPUT\na = AS PER RELEVANT STANDARD.\nb = PIPELINE DELAY. PLEASE REFER TO RELEVANT PIPELINE DELAY. THIS CAN BE FOUND IN THE DIGITAL TIMING\n       SPECIFICATION SECTION OF THE DATA SHEET.\nA FALLING EDGE OF HSYNC INTO THE ENCODER GENERATES A FALLING EDGE OF TRI-LEVEL SYNC ON THE OUTPUT\nAFTER A TIME EQUAL TO THE PIPELINE DELAY.\n06234-013 \nFigure 15. HD -DDR, 8 -/10-Bit 4:2:2 YCrCb ( HSYNC /VSYNC ) Input  Timing  Diagram  \n \n \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 17 of 107 Cb Y Cr Y\nPAL = 264 CLOCK CYCLES\nNTSC = 244 CLOCK CYCLESPIXEL PORTVSYNCHSYNC\n06234-014 \nFigure 16. SD Input Timing Diagram (Timing Mode 1)  \n \nt3t3\nt4 t7 t8t5\nSDA\nSCLt1\nt2t6\n06234-015 \nFigure 17. MPU Port Timing Diagram (I2C Mode)  \n \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 18 of 107 ABSOLUTE MAXIMUM RAT INGS  \nTable 13.  \nParameter1 Rating  \nVAA to AGND  −0.3 V to +3.9 V  \nVDD to DGND  −0.3 V to +2.3 V  \nPV DD to PGND  −0.3 V to +2.3 V  \nVDD_IO  to GND_IO  −0.3 V to +3.9 V  \nAGND to DGND  −0.3 V to +0.3 V  \nAGND to PGND  −0.3 V to +0.3 V  \nAGND to GND_IO  −0.3 V to +0.3 V  \nDGND to PGND  −0.3 V to +0.3 V  \nDGND to GND_IO  −0.3 V to +0.3 V  \nPGND to GND_IO  −0.3 V to +0.3 V  \nDigital Input Voltage to GND_IO  −0.3 V to V DD_IO  + 0.3 V  \nAnalog Outputs to AGND  −0.3 V to V AA \nMax CLKIN Input Frequency  80 MHz  \nStorage Temperature Range (t S) −60°C to +150°C  \nJunction Temperature (t J) 150°C  \nLead Temperature (Soldering, 10 sec)  260°C  \n1 Analog output short circuit to any power supply or common can be of an \nindefinite duration.  \nStresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond \nthe maximum operatin g conditions for extended periods may \naffect product reliability.  THERMAL RESISTANCE  \nθJA is specified for the worst -case conditions, that is, a device \nsoldered in a circuit board for surface -mount packages.  \nTable 14. Thermal Resist ance1 \nPackage Type  θJA2 θJC-TOP3 θJC-BOTTOM4 Unit  \n30-Ball WLCSP  35 1 N/A  °C/W  \n32-Lead LFCSP  27 32 1.2 °C/W  \n40-Lead LFCSP  26 32 1 °C/W  \n1 Values are based on a JEDEC 4 -layer test board.  \n2 With the exposed metal paddle on the underside of the LFCSP soldered to \nthe PCB ground.  \n3 This is the thermal resistance of the j unction to  the top of the package.  \n4 This is the thermal resistance of the j unction to the bottom of the package .  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 are RoHS -\ncompliant , Pb-free product s. The lead finish is 100% pure  Sn \nelectroplate. The device is suitable for Pb-free applications up to \n255°C (±5°C) IR reflow (JEDEC STD -20). \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 are backward \ncompatible with conventional SnPb soldering processes. The \nelectroplated Sn coating  can be soldered  with SnPb solder pastes \nat conventional reflow temperatures of 220°C to 235°C.  \n \nESD CAUTION  \n \n \n \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 19 of 107 PIN CONFIGURATIONS AND FUNCTION DESCRIPT IONS \nPIN 1\nINDIC ATOR1 VDD_IO\nNOTES\n1. THE EXPOSED PAD SHOULD BE CONNECTED\n    TO ANALOG GROUND (AGND).2P2\n3P3\n4P4\n5 VDD\n6 DGND\n7P5\n8P624RSET\n23COM P\n22DAC 1\n21DAC 2\n20DAC 3\n19VAA\n18AGND\n17PVDD9P7\n10ALSB\n11SDA\n12SCL\n13CLKIN\n14RESET\n15PGND\n16EXT_LF\n32\nGND_IO31\nP130\nP029\nDGND28\nVDD27\nHSYNC26\nVSYNC25\nSFL\nTOP VIEW\n(Not to Scale)ADV7390/\nADV7391\n06234-017 \nFigure 18. ADV7390/ ADV7391 Pin Configuration  \nVDD_IO\nP4\nP5P6\nP7\nV\nDD\nDGND\nP8\nP9\nP10PVDDAGNDVAADAC 3DAC 2DAC 1COM PRSET\nEXT_LF\nPGND\nP0VDDDGNDP1P2P3GND_IO SFL HSYNCVSYNCP1\n1ALSBSDAP12P14P13P15CLKINRESET\nSC\nL\n06234-018NOTES\n1. THE EXPOSED PAD SHOULD BE CONNECTED\n    TO ANALOG GROUND (AGND).1\n2\n3\n4\n5\n6\n7\n8\n9\n102324252627282930\n22\n21111213151716181920 14\n3334353637383940 3231\nADV7392/\nADV7393\nTOP VIEW\n(Not to Scale)\n \nFigure 19. ADV7392/ ADV7393 Pin Configuration  \n06234-1471\nA\nB\nC\nD\nE\nF2 3 4\nVDD P0 VDD_IO RSET\nDAC1HSYNC\nVSYNC SFL P1 P2\nVAA COMP DGND P3 P4\nAGND GND_IO RESET VDD DGND\nPVDD EXT_LF ALSB P5 P6\nPGND SDA SCL CLKIN P75\nTOP VIEW\n(BALL SIDE DOWN)\nNot to ScaleBALL A1 CORNER\n \nFigure 20. ADV7390BCBZ -A Pin Configuration  \nTable 15. Pin Function Descriptions  \nPin No.1 \nMnemonic  Input/  \nOutput  Description  ADV7390/  \nADV7391  ADV7392/  \nADV7393  ADV7390 \nWLCSP  \n9 to 7, 4 to 2, 31, 30  N/A F5, E5, E4, C5, C4, B5, B4, A4 P7 to P0  I  8-Bit Pixel Port (P7 to P0). P0 is the LSB. See  Table 35 for \ninput modes ( ADV7390/ ADV7391 ). \nN/A 18 to 15, 11 to \n8, 5 to 2, 39 to \n37, 34  N/A P15 to P0  I 16-Bit Pixel Port (P15 to P0). P0 is the LSB. See  Table 36 for \ninput modes ( ADV7392/ ADV7393 ). \n13 19 F4 CLKIN I  Pixel Clock Input for HD (74.25 MHz), ED2 (27 MHz or 54 MHz), \nor SD (27 MHz).  \n27 33 A2 HSYNC  I/O  Horizontal Synchronization Signal. This pin can also be \nconfigured to output an SD, ED, or HD horizontal \nsynchronization signal. See the External Horizontal and \nVertical Synchronization Control  section.  \n26 32 B2 VSYNC   I/O  Vertical Synchronization Signal. This pin can also be \nconfigured to output an SD, ED, or HD vertical \nsynchronization signal. See the External Horizontal an d \nVertical Synchronization Control  section.  \n25 31 B3 SFL I/O Subcarrier Frequency Lock (SFL) Input.  \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 20 of 107 Pin No.1 \nMnemonic  Input/  \nOutput  Description  ADV7390/  \nADV7391  ADV7392/  \nADV7393  ADV7390 \nWLCSP  \n24 30 A1 RSET I  Controls the amplitudes of the DAC 1, DAC 2, and DAC 3 \noutputs. For full -drive operation (for example, into a 37.5 Ω \nload), a 510 Ω resist or must be connected from RSET to AGND. \nFor low -drive operation (for example, into a 300 Ω load), a \n4.12 kΩ resistor must be connected from R SET to AGND.  \n23 29 C2 COMP  O  Compensation P in. Connect a 2.2 nF capacitor from COMP \nto V AA. \nN/A N/A B1 DAC  1 O DAC Output. Full -drive and low -drive capable DAC  \n22, 21, 20  28, 27, 26  N/A DAC 1, DAC 2, \nDAC 3  O  DAC Outputs. Full -drive and low -drive capable DACs.  \n12 14 F3 SCL I  I2C Clock Input.  \n11 13 F2 SDA  I/O  I2C Data Input/Output.  \n10 12 E3 ALSB  I  ALSB sets up the LSB3 of the MPU I2C address.  \n14 20 D3 RESET  I  Resets the on -chip timing generator and sets the \nADV7390/ ADV7391/ ADV7392/ ADV7393 into its default \nmode.  \n19 25 C1 VAA P  Analog Power Supply (2.7 V or 3.3 V). \n5, 28  6, 35  A3, D4  VDD P  Digital Power Supply (1.8 V). For dual -supply \nconfigurations, V DD can be connected to other 1.8  V \nsupplies through a ferrite bead or suitable filtering.  \n1 1 A5 VDD_IO  P Input/Output Digital Power Supply (1.8 V or 3.3 V).  \n17 23 E1 PV DD P PLL Power Supply (1.8 V). For dual -supply configurations, \nPV DD can be connected to other 1.8  V supplies through a \nferrite bead or suitable filtering.  \n16 22 E2 EXT_LF  I External Loop Filter for the Internal PLL.  \n15 21 F1 PGND  G PLL Ground Pin.  \n18 24 D1 AGND  G  Analog Ground Pin.  \n6, 29  7, 36  C3, D5 DGND  G  Digital Ground Pin. \n32 40 D2 GND_IO  G Input/Output Supply Ground Pin.  \n   EPAD  G Exposed Pad. Connect to analog ground (AGND).  \n \n1 N/A means not applicable.  \n2 ED = enhanced definition = 525p and 625p.  \n3 LSB = least significant bit. In the ADV7390/ ADV7392, setting the LSB to 0 sets the I2C address to 0xD4. Setting it to 1 sets the I2C address to 0xD6 . In the \nADV7391 /ADV7393, setting the LSB to 0 sets the I2C address to 0x54. Setting it to 1 sets the I2C addr ess to 0x56.  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 21 of 107 TYPICAL PERFORMANCE CHA RACTERISTICS \nFREQUENC Y (MHz)EDPr/Pb RESPONSE. LINEAR INTERP FROM 4:2:2 TO 4:4:4\n0GAIN (dB)\n–70–60–50–40–30–20–10\n–80\n200 20 40 60 80 100 120 140 160 180 0\n06234-019 \nFigure 21. ED 8× Oversampling, PrPb Filter (Linear) Response \n \nFREQUENC Y (MHz)EDPr/Pb RESPONSE. SSAF INTERP FROM 4:2:2 TO 4:4:4\n0GAIN (dB)\n–70–60–50–40–30–20–10\n–80\n200 20 40 60 80 100 120 140 160 180 0\n06234-020 \nFigure 22. ED 8× Oversampling, PrPb Filter (SSAF ™) Response  \n \nFREQUENC Y (MHz)Y RESPONSE IN ED 8× OVERSAMPLING MODE\n0GAIN (dB)\n–70–60–50–40–30–20–10\n–80\n200 20 40 60 80 100 120 140 160 180 0\n06234-021 \nFigure 23. ED 8× Oversampling, Y Filter Response \n FREQUENC Y (MHz)Y RESPONSE IN ED 8× OVERSAMPLING MODEGAIN (dB)\n–2.5–2.0–1.5–1.0–0.500.51.0\n–3.0\n12 2 4 6 8 10 0\n06234-022 \nFigure 24. ED 8× Oversampling, Y Filter Response (Focus on Pass Band)  \n \nFREQUENC Y (MHz)HD Pr/Pb RESPONSE. SSAF INTERP FROM 4:2:2 TO 4:4:4\n10\n0GAIN (dB)\n–70–60–50–40–30–20–10\n–100–80\n–90\n148.0 18.5 37.0 55.5 74.0 92.5 111.0 129.5 0\n06234-023 \nFigure 25. HD 4× Oversampling, PrPb (SSAF) Filter Response  \n(4:2:2 Input)  \nHD Pr/Pb RESPONSE. 4:4:4 INPUT MODEGAIN (dB)\nFREQUENCY (MHz)0\n–10\n–20\n–30\n–40\n–50\n–60\n–70\n–80\n–90\n–100\n102030405060708090100110120130140\n06234-024 \nFigure 26. HD 4× Oversampling, PrPb (SSAF) Filter Response  \n(4:4:4 Input)  \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 22 of 107 FREQUENC Y (MHz)Y RESPONSE IN HD 4× OVERSAMPLING MODE\n10\n0GAIN (dB)\n–70–60–50–40–30–20–10\n–100–80\n–90\n148.0 18.5 37.0 55.5 74.0 92.5 111.0 129.5 0\n06234-025 \nFigure 27. HD 4× Oversampling, Y Filter Response \n \nY PASS BAND IN HD 4x OVERSAMPLING MODE3.0\n–12.0\n27.750 46.250\nFREQUENCY (MHz)GAIN (dB)1.5\n0\n–1.5\n–3.0\n–4.5\n–6.0\n–7.5\n–9.0\n–10.5\n30.063 32.375 34.688 37.000 39.312 41.625 43.937\n06234-026 \nFigure 28. HD 4× Oversampling, Y Filter Response (Focus on Pass Band)  \n \nFREQUENC Y (MHz)MAGNITUDE (dB)0\n12 10 8 6 4 2 0–10\n–30\n–50\n–60\n–70–20\n–40\n06234-027 \nFigure 29. SD NTSC, Luma Low -Pass  Filter Response FREQUENC Y (MHz)MAGNITUDE (dB)0\n12 10 8 6 4 2 0–10\n–30\n–50\n–60\n–70–20\n–40\n06234-028 \nFigure 30. SD PAL, Luma Low -Pass Filter Response  \n \nFREQUENC Y (MHz)MAGNITUDE (dB)0\n12 10 8 6 4 2 0–10\n–30\n–50\n–60\n–70–20\n–40\n06234-029 \nFigure 31. SD NTSC, Luma Notch Filter Response  \n \nFREQUENC Y (MHz)MAGNITUDE (dB)0\n12 10 8 6 4 2 0–10\n–30\n–50\n–60\n–70–20\n–40\n06234-030 \nFigure 32. SD PAL, Luma Notch Filter Response \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 23 of 107 FREQUENC Y (MHz)Y RESPONSE IN SD OVERSAMPLING MODEGAIN (dB)0\n–50\n–80\n0 20 40 60 80 100 120 140 160 180 200–10\n–40\n–60\n–70–20\n–30\n06234-031 \nFigure 33. SD 16× Oversampling, Y Filter Response \n \nFREQUENC Y (MHz)MAGNITUDE (dB)0\n12 10 8 6 4 2 0–10\n–30\n–50\n–60\n–70–20\n–40\n06234-032 \nFigure 34. SD Luma SSAF Filter Response up to 12 MHz  \n \nFREQUENC Y (MHz)4\n7MAGNITUDE (dB)2\n–2\n–6\n–8\n–120\n–4\n5–10\n6 0 1 2 3 4\n06234-033 \nFigure 35. SD Luma SSAF Filter, Programmable Responses  FREQUENC Y (MHz)7MAGNITUDE (dB)5\n4\n2\n1\n–13\n50\n6 0 1 2 3 4\n06234-034 \nFigure 36. SD Luma SSAF Filter, Programmable Gain  \n \nFREQUENC Y (MHz)7MAGNITUDE (dB)1\n0\n–2\n–3\n–5–1\n5–4\n6 0 1 2 3 4\n06234-035 \nFigure 37. SD Luma SSAF Filter, Programmable Attenuation  \n \nFREQUENC Y (MHz)0\n12MAGNITUDE (dB)–10\n–30\n–50\n–60\n–70–20\n–40\n10 8 4 6 2 0\n06234-036 \nFigure 38. SD Luma CIF Low -Pass Filter Response  \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 24 of 107 FREQUENC Y (MHz)0\n12MAGNITUDE (dB)–10\n–30\n–50\n–60\n–70–20\n–40\n10 8 4 6 2 0\n06234-037 \nFigure 39. SD Luma QCIF Low -Pass Filter Response  \n \nFREQUENC Y (MHz)0\n12MAGNITUDE (dB)–10\n–30\n–50\n–60\n–70–20\n–40\n10 8 4 6 2 0\n06234-038 \nFigure 40. SD Chroma 3.0 MHz Low -Pass Filter Response  \n \nFREQUENC Y (MHz)0\n12MAGNITUDE (dB)–10\n–30\n–50\n–60\n–70–20\n–40\n10 8 4 6 2 0\n06234-039 \nFigure 41. SD Chroma 2.0 MHz Low -Pass Filter Response  FREQUENC Y (MHz)0\n12MAGNITUDE (dB)–10\n–30\n–50\n–60\n–70–20\n–40\n10 8 4 6 2 0\n06234-040 \nFigure 42. SD Chroma 1.3 MHz Low -Pass Filter Response  \n \nFREQUENC Y (MHz)0\n12MAGNITUDE (dB)–10\n–30\n–50\n–60\n–70–20\n–40\n10 8 4 6 2 0\n06234-041 \nFigure 43. SD Chroma 1.0 MHz Low -Pass Filter Response  \n \nFREQUENC Y (MHz)0\n12MAGNITUDE (dB)–10\n–30\n–50\n–60\n–70–20\n–40\n10 8 4 6 2 0\n06234-042 \nFigure 44. SD Chroma 0.65 MHz Low -Pass Filter Response  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 25 of 107 FREQUENC Y (MHz)0\n12MAGNITUDE (dB)–10\n–30\n–50\n–60\n–70–20\n–40\n10 8 4 6 2 0\n06234-043 \nFigure 45. SD Chroma CIF Low -Pass Filter Response  FREQUENC Y (MHz)0\n12MAGNITUDE (dB)–10\n–30\n–50\n–60\n–70–20\n–40\n10 8 4 6 2 0\n06234-044 \nFigure 46. SD Chroma QCIF Low -Pass Filter Response  \n \nADV7390/ADV7391/ADV7392/ADV7393 Data Sheet  \n \nRev. J | Page 26 of 107 MPU PORT DESCRIPTION \nDevices such as a microprocessor can communicate with the \nADV7390/ ADV7391/ ADV7392 /ADV7393 through a 2-wire \nserial (I2C-compatible) bus . After power -up or reset, the MPU \nport is configu red for I2C operation.  \nI2C OPERATION  \nThe ADV7390 /ADV7391 /ADV7392 /ADV7393 support  a 2-wire \nserial (I2C-compatible) microproces sor bus driving multiple \nperipherals. This port operates in an open -drain configuration. \nTwo wires, serial data (SDA) and serial clock (SCL), carry information between any device connected to the bus and the \nADV7390/ ADV7 391/ ADV7392 /ADV7393. The sl ave address \ndepends on the device ( ADV7390, ADV7391, ADV7392, or \nADV7393), the operation (read or write), and the state of the \nALSB pi n (0 or 1). See Table 16, Figure 47, and Figure 48. The \nLSB sets either a read or a write operation. Logic 1 corresponds \nto a read operation, and Logic 0 corresponds to a write operation.  \nA1 is controlled by setting the ALSB pin of the ADV7390 / \nADV7391/ ADV7392/ ADV7393 to Logic  0 or Logic 1.   \nTable 16. ADV7390 /ADV7391/ ADV7392 /ADV7393  I\n2C \nSlave Addresses \nDevice  ALSB  Operation  Slave Address  \nADV7390 \nand  \nADV7392  0 Write  0xD4  \n0 Read  0xD5  \n1 Write  0xD6  \n1 Read  0xD7  \nADV7391 \nand  \nADV7393  0 Write  0x54  \n0 Read  0x55  \n1 Write  0x56  \n1 Read  0x57  \n1 1 0 1 0 1 A1 X\nREAD/WRITE\nCONTRO L\n0    WRITE\n1    READ\n06234-045ADDRESS\nCONTROL\nSET UP BY\nALSB\n \nFigure 47. ADV7390/ ADV7392 I2C Slave Address  \n \n0 1 0 1 0 1 A1 X\nREAD/WRITE\nCONTRO L\n0    WRITE\n1    READ\n06234-046ADDRESS\nCONTROL\nSET UP BY\nALSB\n \nFigure 48. ADV7391/ ADV7393 I2C Slave Address  The various devices on the bus  use the following protocol. The \nmaster initiates a data transfer by establishing a start condition, \ndefined by a high- to-low transition on SDA while SCL remains \nhigh. This indicates that an address/data stream follows. All \nperipherals respond to the start condition and shift the next \neight bits (7 -bit address plus the R/ W bit).  \nThe bits are transferred from MSB down to LSB. The peripheral \nthat recognizes the transmitted address responds by pulling the \ndata line low during the ninth clock pulse. This is known as an acknowledge bit. All other devices withdraw from the bus at \nthis point and maintain an idle condition. The idle condition  \noccurs  when the device monitors the SDA and SCL lines waiting \nfor the start condition and the correct transmitted address. The \nR/\nW bit determines the direction of the data.  \nLogic 0 on the LSB of the first byte means that the master writes \ninformation to the peripheral. Logic 1 on the LSB of the first byte \nmeans that the master reads information from the peripheral.  \nThe ADV7390/ ADV7391 /ADV7392 /ADV7393 act as a standard  \nslave device on the bus. The data on the SDA pin is eight bits \nlong, supporting the 7 -bit addresses plus the R/ W bit. It interprets \nthe first byte as the device address and the second byte as the starting subaddress. There is a subaddress auto -increment \nfacility. This allows data to be written to or read from registers in asce nding subaddress sequence starting at any valid subaddress.  \nA data transfer is always terminated by a stop condition. The user can also access any unique subaddress r egister on a one -\nby-one basis without updating all the registers. \nStop and start conditions can be detected at any stage during the data transfer. If these conditions are asserted out of sequence \nwith normal read and write operations, they cause an immedia te \njump to the idle condition. During a given SCL high period, the user should issue only a start condition, a stop condition, or a \nstop condition followed by a start condition. If an invalid subaddress is issued by the user, the ADV7390/ ADV7391/ \nADV7392/ ADV7393 do not issue an acknowledge but return s \nto the idle condition. If  the user us es the auto -increment method \nof addressing the encoder and exceeds the highest subaddress, the following actions are taken:  \n• In read mode, the highest subaddress register contents are output until the master device issues a no acknow ledge. \nThis indicates the end of a read. A no acknowledge condition occurs when the SDA line is not pulled low on the ninth pulse.  \n• In write mode, the data for the invalid byte is not loaded into any subaddress register, a no acknowledge is issued by the ADV7390/ ADV7391/ ADV7392/ ADV7393, and the \npart returns to the idle condition.  \nFigure 49 shows an example of data transfer for a write sequence \nand the start and stop conditions.  Figure 50 show s bus write \nand read sequences.  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 27 of 107 SDA\nSCL\nSTART ADDR R/WACK SUBADDRESS ACK DATA ACK STOP1–7 8 9 S 1–7 1–7 P 8 9 8 9\n06234-047 \nFigure 49. I2C Data Transfer  \n \nWRITE\nSEQUENCE\nREAD\nSEQUENCESSLAVEADDR A(S) SUBADDR A(S) DATA DATA A(S) P\nSSLAVEADDR A(S) SUBADDR A(S) SSLAVEADDR A(S) DATA DATA A(M) A(M) P\nS = S TART BIT\nP = STOP BITA(S) = ACKNOWLEDGE B Y SLAVE\nA(M) = ACKNOWLEDGE B Y MASTERA(S) = NO-ACKNOWLEDGE B Y SLAVE\nA(M) = NO-ACKNOWLEDGE B Y MASTERLSB = 0LSB = 1A(S)\n06234-048 \nFigure 50. I2C Read and Write Sequence \n \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 28 of 107 REGISTER MAP ACCESS \nA microprocessor can rea d from or write to all registers of the \nADV7390/ ADV7391/ ADV7392 /ADV7393 via the MPU port, \nexcept for registers that are spec ified as read- only or write -only \nregisters.  \nThe subaddress register determines the register accessed by the \nnext read or write operation. All communication through the MPU port starts with an access to the subaddress register. A \nread/write operation is then performed from/to the target \naddress, incrementing to the next address until the transaction is complete. REGISTER PROGRAMMING  \nTable 17 to Table 34 describe the functionality of each register. \nAll registers can be read from as well as written to, unless \notherwise stated.  \nSUBADDRESS REGISTER (SR7 TO SR0)  \nThe subaddress registe r is an 8 -bit write -only register. After the \nMPU port is accessed and a read/write operation is selected, the \nsubaddress is set up. The subaddress register determines which register performs the next operation.  \nTable 17. Register 0x00 \nSR7  to   Bit Number  Register  Reset  \nSR0  Register  Bit Description  7  6  5  4  3  2  1  0  Setting  Value  \n0x00  Power \nmode  Sleep m ode. With this control enabled, the current consumption is \nreduced to µA level. All DACs and the internal PLL  circuit are \ndisabled. Registers can be read from and written to in sleep mode.         0  Sleep \nmode off  0x12  \n       1  Sleep mode on   \nPLL and oversampling c ontrol. This control allows the internal PLL \ncircuit to be powered down and the oversampling to be switched off.        0  PLL on  \n      1   PLL off  \nDAC 3: power on/off.       0    DAC 3 off  \n     1    DAC 3 on  \nDAC 2: power on/off.      0     DAC 2 off  \n    1     DAC 2 on  \nDAC 1: power on/off.     0      DAC 1 off  \n   1      DAC 1 on  \nReserved.  0 0 0       \nTable 18. Register 0x01 to Register 0x09  \nSR7  to   Bit Number1  Reset  \nSR0  Register  Bit Description  7 6 5 4 3 2 1 0 Register Setting  Value  \n0x01  Mode select  Reserved.         0  0x00  \nDDR clock edge alignment  \n(used only for ED2 and HD \nDDR modes )      0 0  Chroma clocked in on rising clock edge and \nluma clocked in on falling clock edge .  \n     0 1  Reserved . \n     1 0  Reserved . \n     1 1  Luma clocked in on rising clock edge and \nchroma clocked in on falling clock edge . \nReserved      0     \nInput m ode  \n(see Subaddress  0x30, Bits[7:3]  \nfor ED/HD standard selection )  0 0 0     SD input.  \n 0 0 1     ED/HD- SDR input .3 \n 0 1 0     ED/HD- DDR input . \n 0 1 1     Reserved . \n 1 0 0     Reserved . \n 1 0 1     Reserved . \n 1 1 0     Reserved . \n 1 1 1     ED (at 54 MHz) input . \nReserved  0         \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393 \n \nRev. J | Page 29 of 107 SR7  to   Bit Number1  Reset  \nSR0  Register  Bit Description  7 6 5 4 3 2 1 0 Register Setting  Value  \n0x02  Mode \nRegister 0  Reserved          0  Zero must be written to this bit . 0x20  \nHD i nterlace e xternal VSYNC  \nand  HSYNC      0  Default .  \n      1  If using HD HSYNC /VSYNC interlace mode, \nsetting this bit to 1 is recommended (see the \nH\nD Interlace External HSYNC  and VSYNC  \nConsiderations section for more information). \nTest p attern black b ar4       0   Disabled . \n     1    Enabled . \nManual CSC matrix adjust      0    Disable manual CSC matrix adjust . \n    1    Enable manual CSC matrix adjust . \nSync on RGB     0      No sync . \n   1      Sync on all RGB outputs . \nRGB/YPrPb output select    0       RGB component outputs . \n  1       YPrPb component outputs . \nSD sync output enable  0        No sync output . \n 1        Output SD syncs on HSYNC  and VSYNC  pins . \nED/HD sync output enable  0         No sync output . \n1         Output ED/HD syncs on HSYNC  and  \nVSYNC  pins . \n0x03  ED/HD CSC \nMatrix 0         x  x  LSBs for GY . 0x03  \n0x04  ED/HD \nCSC \nMatrix 1         x  x  LSBs for RV . 0xF0  \n    x x    LSBs for BU .  \n  x  x      LSBs for GV . \nx  x        LSBs for GU . \n0x05  ED/HD CSC Matrix 2   x  x  x  x  x  x  x  x  Bits[9:2] for GY . 0x4E  \n0x06  ED/HD CSC Matrix 3   x  x  x  x  x  x  x  x  Bits[9:2] for GU . 0x0E  \n0x07  ED/HD CSC \nMatrix 4   x  x  x  x  x  x  x  x  Bits[9:2] for GV . 0x24  \n0x08  ED/HD CSC \nMatrix 5   x  x  x  x  x  x  x  x  Bits[9:2] for BU . 0x92  \n0x09  ED/HD \nCSC \nMatrix 6   x  x  x  x  x  x  x  x  Bits[9:2] for RV . 0x7C  \n \n1 x = Logic 0 or Logic 1.  \n2 ED = enhanced definition = 525p and 625p.  \n3 Available on the ADV7392/ ADV7393 (40- pin devices) only.  \n4 Subaddress 0x31, Bit 2 must also be enabled (ED/HD). Subaddress 0x84, Bit 6 must also be enabled (SD).  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 30 of 107 Table 19. Register 0x0B to Register 0x17  \nSR7  to   Bit Number1  Reset  \nSR0  Register  Bit Description  7  6  5  4  3  2  1  0  Register Setting  Value  \n0x0B  DAC 1, DAC  2, \nDAC 3 output \nlevels  Positive g ain to DAC output voltage  0  0  0  0  0  0  0  0  0%.  0x00  \n0  0  0  0  0  0  0  1  +0.018%.   \n0  0  0  0  0  0  1  0  +0.036% .  \n… … … … … … … …  … \n0  0  1  1  1  1  1  1  +7.382% .  \n0  1  0  0  0  0  0  0  +7.5% .  \nNegative gain to DAC output voltage  1  1  0  0  0  0  0  0  −7.5% .  \n1  1  0  0  0  0  0  1  −7.382% .  \n1  0  0  0  0  0  1  0  −7.364%.  \n… … … … … … … …  … \n1  1  1  1  1  1  1  1  −0.018%.  \n0x0D  DAC power \nmode  DAC 1 l ow power mode         0 DAC 1 low power \ndisabled . 0x00  \n       1 DAC 1 low power enabled .  \nDAC 2 l ow power mode        0  DAC 2 low power \ndisabled . \n      1  DAC 2 low power enabled . \nDAC 3 l ow power mode       0   DAC 3 low power disabled . \n     1   DAC 3 low power enabled . \nSD/ED oversample rate select      0    SD = 16×, ED = 8× . \n    1    SD = 8×, ED = 4×.  \nReserved  0 0 0 0      \n0x10  Cable d etection  DAC 1 c able detect         0 Cable detected on  \nDAC 1.  0x00  \nRead o nly        1 DAC 1 unconnected .  \nDAC 2 c able detect        0  Cable detected on  \nDAC 2.  \nRead only        1  DAC 2 unconnected . \nReserved      0 0    \nUnconnected DAC a utop ower -down     0     DAC auto power -down \ndisable . \n   1     DAC auto power -down \nenable . \nReserved  0 0 0       \n0x13  Pixel Port \nReadback A2 P[7:0] readback ( ADV7390/ ADV7391)  x x x x x x x x Read only . 0xXX  \nP[15:8] r eadback ( ADV7392 /ADV7393)  \n0x14  Pixel Port Readback B\n2 P[7:0] readback ( ADV7392/ ADV7393)  x x x x x x x x Read only . 0xXX  \n0x16  Control port readback\n2 Reserved       x x x Read only . 0xXX  \nVSYNC  readback      x     \nHSYNC  readback     x     \nSFL readback    x      \nReserved  x x       \n0x17  Software r eset  Reserved         0  0x00  \nSoftware reset        0  Writing a 1 resets the device; this is a self -\nclearing bit .  \n      1  \nReserved.  0 0 0 0 0 0    \n \n1 x = Logic 0 or Logic 1.  \n2 For correct operation, Subaddress 0x01[6:4] must equal the default value of 000.  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 31 of 107 Table 20. Register 0x30 \nSR7  to   Bit Number    Reset  \nSR0  Register  Bit Description  7 6 5 4  3  2  1  0  Register Setting  Note  Value  \n0x30  ED/HD Mode \nRegister 1  ED/HD o utput standard        0  0  EIA-770.2 output  \nEIA-770.3 output  ED \nHD 0x00  \n      0  1  EIA-770.1 output    \n      1  0  Output levels for full \ninput range   \n      1  1  Reserved   \nED/HD input \nsynchronization format       0    External HSYNC , VSYNC  \nand field inputs1  \n     1    Embedded EAV/SAV \ncodes   \nED/HD standard2 0 0 0 0 0    SMPTE 293M, ITU -BT.1358  525p  at 59.94  Hz  \n0 0 0 1 0    BTA -1004, ITU -BT.1362  525p at 59.94 Hz \n0 0 0 1 1    ITU-BT.1358  625p at 50 Hz \n0 0 1 0 0    ITU-BT.1362  625p at 50 Hz \n0 0 1 0 1    SMPTE 296M -1,  \nSMPTE 274M -2 720p at \n60 Hz/59.94 Hz \n0 0 1 1 0    SMPTE 296M -3 720p at 50 Hz \n0 0 1 1 1    SMPTE 296M -4,  \nSMPTE 274M -5 720p at \n30 Hz/29.97 Hz \n0 1 0 0 0    SMPTE 296M -6 720p at 25 Hz \n0 1 0 0 1    SMPTE 296M -7,  \nSMPTE 296M -8 720p  at \n24 Hz/23.98 Hz \n0 1 0 1 0    SMPTE 240M  1035i at \n60 Hz/59.94 Hz \n0 1 0 1 1    Reserved   \n0 1 1 0 0    Reserved   \n0 1 1 0 1    SMPTE 274M -4,  \nSMPTE 274M -5 1080i at \n30 Hz/29.97 Hz \n0 1 1 1 0    SMPTE 274M -6 1080i at 25 Hz \n0 1 1 1 1    SMPTE 274M -7,  \nSMPTE 274M -8 1080p at \n30 Hz/29.97 Hz \n1 0 0 0 0    SMPTE 274M -9 1080p at 25 Hz \n1 0 0 0 1    SMPTE 274M -10,  \nSMPTE 274M -11 1080p at \n24 Hz/23.98 Hz \n1 0 0 1 0    ITU-R BT.709- 5 1080Psf at 24 Hz  \n10011 to 11111     Reserved   \n \n1 Synchroni zation can be controlled with a combination of either HSYNC  and VSYNC  inputs or HSYNC  and field inputs, depending on Subaddress 0x34, Bit 6.  \n2 See the HD Interlace External HSYNC  and VSYNC  Considerations  section for more information.  \n \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 32 of 107 Table 21. Register 0x31 to Register 0x33  \nSR7  to   Bit Number   Reset  \nSR0  Register  Bit Description  7  6  5  4  3  2  1  0  Register Setting  Value  \n0x31  ED/HD Mode \nRegister 2  ED/HD pixel data v alid        0 Pixel data valid off . 0x00  \n       1 Pixel data valid on .  \nHD o versample rate select        0  4×. \n      1  2×. \nED/HD test pattern e nable       0   HD test pattern off . \n     1   HD test pattern on . \nED/HD test pattern hatch/field      0    Hatch . \n    1    Field/frame . \nED/HD vertical blanking interval (VBI) \nopen    0     Disabled . \n   1     Enabled . \nED/HD undershoot limiter   0 0      Disabled . \n 0 1      −11 IRE.  \n 1 0      −6 IRE . \n 1 1      −1.5 IRE . \nED/HD sharpness f ilter  0        Disabled . \n1        Enabled . \n0x32  ED/HD Mode \nRegister 3  ED/HD Y d elay with r espect to the \nfalling edge of HSYNC       0  0  0  0 clock cycles.  0x00  \n     0  0  1  One  clock cycle .  \n     0  1  0  Two  clock cycles .  \n     0  1  1  Three  clock cycles . \n     1  0  0  Four  clock cycles . \nED/HD c olor delay with r espect to the \nfalling edge of HSYNC    0  0  0     0 clock cycles.  \n  0  0  1     One  clock cycle.  \n  0  1  0     Two  clock cycles .  \n  0  1  1     Three clock cycles.  \n  1  0  0     Four clock cycles.  \nED/HD CGMS  enable   0        Disabled.  \n 1        Enabled.  \nED/HD CGMS CRC  enable  0         Disabled . \n1         Enabled.  \n0x33  ED/HD Mode \nRegister 4  ED/HD Cr/Cb sequence         0  Cb after falling edge of HSYNC . 0x68  \n       1  Cr after falling edge of  HSYNC .  \nReserved        0   0 must  be written  to this bit. \nED/HD i nput format       0    8-bit input . \n     1    10-bit input1. \nSinc compensation filter on DAC 1, DAC \n2, DAC 3      0     Disabled . \n    1     Enabled . \nReserved     0      0 must be written to this bit . \nED/HD c hroma SSAF  filter    0       Disabled . \n  1       Enabled . \nReserved   1       1 must be written to this bit . \nED/HD double buffering  0         Disable d. \n1         Enabled . \n \n1 Available on the ADV7392/ ADV7393 (40- pin devices) only.  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 33 of 107 Table 22. Register 0x34 to Register 0x38  \nSR7  to   Bit Number1  Reset  \nSR0  Register  Bit Description  7  6  5  4  3  2  1  0  Register Setting  Value  \n0x34  ED/HD Mode \nRegister 5  ED/HD t iming reset         0  Internal ED/HD timing counters enabled . 0x48  \n       1 Resets the internal ED/HD timing counters .  \nED/HD HSYNC  control2       0  HSYNC  output control ( see Table 55). \n      1  \nED/HD VSYNC  control2      0   VSYNC  output control ( see Table 56). \n     1   \nReserved      1     \nED Macrovision ® enable3    0     ED Macrovision disabled . \n   1     ED Macrovision enabled . \nReserved    0       0 must be written to this bit. \nED/HD VSYNC  input/ field \ninput   0       0 = Field input . \n 1       1 = VSYNC  input . \nED/HD horizontal/ vertical \ncounter mode4  0         Update field/line counter . \n1         Field/line counter free running . \n0x35  ED/HD Mode \nRegister 6  Reserved         0   0x00  \nReserved        0     \nED/HD s ync on PrPb       0    Disabled . \n     1    Enabled . \nED/HD color DAC s wap      0     DAC 2 = Pb, DAC 3 = Pr . \n    1     DAC 2 = Pr, DAC 3 = Pb.  \nED/HD g amma correction \ncurve select     0      Gamma Correction Curve A . \n   1      Gamma Correction Curve B . \nED/HD gamma correction \nenable    0       Disabled . \n  1       Enabled . \nED/HD a daptive filter \nmode   0        Mode A . \n 1        Mode B . \nED/HD a daptive filter \nenable  0         Disabled . \n1         Enabled . \n0x36  ED/HD Y l evel5  ED/HD Test Pattern Y l evel  x  x  x  x  x  x  x  x  Y level value . 0xA0  \n0x37  ED/HD Cr l evel5 ED/HD Test Pattern Cr l evel  x  x  x  x  x  x  x  x  Cr level value .  0x80  \n0x38  ED/HD Cb l evel5 ED/HD Test Pattern Cb l evel  x  x  x  x  x  x  x  x  Cb level value . 0x80  \n \n1 x = Logic 0 or Logic 1.  \n2 Used in conjunction with ED/HD sync output enable in Subaddress 0x02, Bit 7 = 1.  \n3 Applies to the ADV7390 and ADV7392 only.  \n4 When set to 0, the horizontal/vertical counters automatically wrap around at the end of the line/field/frame of the s elected standard . When set to 1, the \nhorizontal/vertical counter s are free running and wrap around when external sync signals indicate to do  so. \n5 For use with ED/HD internal test pattern s only  (Subaddress 0x31, Bit 2 = 1) . \n \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 34 of 107 Table 23. Register 0x39 to Register 0x43  \nSR7  to   Bit Number   Reset  \nSR0  Register  Bit Description  7 6 5 4 3 2 1 0 Register Setting  Value  \n0x39  ED/HD Mode \nRegister 7  Reserved     0 0 0 0 0  0x00  \nED/HD EIA/CEA -861B  \nsynchronization compliance    0      Disabled   \n  1      Enabled  \nReserved  0 0        \n0X3A ED/HD Mode \nRegister 8  INV_PHSYNC_POL         0 Disabled  0x00  \n       1 Enabled  \nINV_PVSYNC_POL        0  Disabled  \n      1  Enabled  \nINV_PBLANK_POL       0   Disabled  \n     1   Enabled  \nReserved  0 0 0 0 0     \n0x40  ED/HD \nsharpness f ilter \ngain ED/HD sharpness f ilter gain \nValue A      0  0  0 0 Gain A = 0  0x00  \n    0  0  0 1 Gain A = +1   \n    … … … … …  \n    0  1  1 1 Gain A = +7  \n    1  0  0 0 Gain A = −8  \n    … … … … … \n    1  1    1 Gain A = −1  \nED/HD s harpness filter gain \nValue B  0  0  0  0      Gain B = 0  \n0  0  0  1      Gain B = +1  \n… … … …     … \n0  1  1  1      Gain B = +7  \n1  0  0  0      Gain B = −8  \n… … … …     … \n1  1  1  1      Gain B = −1  \n0x41  ED/HD CGMS Data 0  ED/HD CGMS d ata bits 0  0  0  0  C19  C18  C17  C16  CGMS  C19 to C1\n6 0x00  \n0x42  ED/HD CGMS Data 1  ED/HD CGMS data b its C15  C14  C13  C12  C11  C10  C9 C8 CGMS C15 to C8  0x00  \n0x43  ED/HD CGMS Data 2  ED/HD CGMS d ata bits C7 C6 C5  C4  C3  C2  C1 C0 CGMS C7 to C0  0x00  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 35 of 107 Table 24. Register 0x44 to Register 0x57  \nSR7  to   Bit Number1 Register  Reset  \nSR0  Register  Bit Description  7  6  5  4  3  2  1  0  Setting  Value  \n0x44  ED/HD Gamma A0  ED/HD Gamma Curve A (Point 24)  x  x  x  x  x  x  x  x  A0  0x00  \n0x45  ED/HD Gamma A1  ED/HD Gamma Curve A (Point 32)  x  x  x  x  x  x  x  x  A1  0x00  \n0x46  ED/HD Gamma A2  ED/HD Gamma Curve A (Point 48)  x  x  x  x  x  x  x  x  A2  0x00  \n0x47  ED/HD Gamma A3  ED/HD Gamma Curve A (Point 64)  x  x  x  x  x  x  x  x  A3  0x00  \n0x48  ED/HD Gamma A4  ED/HD Gamma Curve A (Point 80)  x  x  x  x  x  x  x  x  A4  0x00  \n0x49  ED/HD Gamma A5  ED/HD Gamma Curve A (Point 96)  x  x  x  x  x  x  x  x  A5  0x00  \n0x4A  ED/HD Gamma A6  ED/HD Gamma Curve A (Point 128)  x  x  x  x  x  x  x  x  A6  0x00  \n0x4B  ED/HD Gamma A7  ED/HD Gamma Curve A (Point 160)  x  x  x  x  x  x  x  x  A7  0x00  \n0x4C  ED/HD Gamma A8  ED/HD Gamma Curve A (Point 192)  x  x  x  x  x  x  x  x  A8  0x00  \n0x4D  ED/HD Gamma A9  ED/HD Gamma Curve A (Point 224)  x  x  x  x  x  x  x  x  A9  0x00  \n0x4E  ED/HD Gamma B0  ED/HD Gamma Curve B (Point 24)  x  x  x  x  x  x  x  x  B0  0x00  \n0x4F  ED/HD Gamma B1  ED/HD Gamma Curve B (Point 32)  x  x  x  x  x  x  x  x  B1  0x00  \n0x50  ED/HD Gamma B2  ED/HD Gamma Curve B (Point 48)  x  x  x  x  x  x  x  x  B2  0x00  \n0x51  ED/HD Gamma B3  ED/HD Gamma Curve B (Point 64)  x  x  x  x  x  x  x  x  B3  0x00  \n0x52  ED/HD Gamma B4  ED/HD Gamma Curve B (Point 80)  x  x  x  x  x  x  x  x  B4  0x00  \n0x53  ED/HD Gamma B5  ED/HD Gamma Curve B (Point 96)  x  x  x  x  x  x  x  x  B5  0x00  \n0x54  ED/HD Gamma B6  ED/HD Gamma Curve B (Point 128)  x  x  x  x  x  x  x  x  B6  0x00  \n0x55  ED/HD Gamma B7  ED/HD Gamma Curve B (Point 160)  x  x  x  x  x  x  x  x  B7  0x00  \n0x56  ED/HD Gamma B8  ED/HD Gamma Curve B (Point 192)  x  x  x  x  x  x  x  x  B8  0x00  \n0x57  ED/HD Gamma B9  ED/HD Gamma Curve B (Point 224)  x  x  x  x  x  x  x  x  B9  0x00  \n \n1 x = Logic 0 or Logic 1.  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 36 of 107 Table 25. Register 0x58 to Register 0x5D  \nSR7  to   Bit Number1 Register  Reset  \nSR0  Register  Bit Description  7  6  5  4  3  2  1  0  Setting  Value  \n0x58  ED/HD Adaptive Filter Gain 1  ED/HD Adaptive Filter Gain 1, \nValue A      0  0  0  0  Gain A = 0  0x00  \n    0  0  0  1  Gain A = +1   \n    … … … … … \n    0  1  1  1  Gain A = +7  \n    1  0  0  0  Gain A = −8  \n    … … … … … \n    1  1  1  1  Gain A = −1  \nED/HD Adaptive Filter Gain 1, \nValue B  0  0  0  0      Gain B = 0  \n0  0  0  1      Gain B = +1  \n… … … …     … \n0  1  1  1      Gain B = +7  \n1  0  0  0      Gain B = −8  \n… … … …     … \n1  1  1  1      Gain B = −1  \n0x59  ED/HD Adaptive Filter Gain 2  ED/HD Adaptive Filter Gain 2, \nValue A      0  0  0  0  Gain A = 0  0x00  \n    0  0  0  1  Gain A = +1   \n    … … … … … \n    0  1  1  1  Gain A = +7  \n    1  0  0  0  Gain A = −8  \n    … … … … … \n    1  1  1  1  Gain A = −1  \nED/HD Adaptive Filter Gain 2, Value B  0  0  0  0      Gain B = 0  \n0  0  0  1      Gain B = +1  \n… … … …     … \n0  1  1  1      Gain B = +7  \n1  0  0  0      Gain B = −8  \n… … … …     … \n1  1  1  1      Gain B = −1  \n0x5A  ED/HD Adaptive Filter Gain 3  ED/HD Adaptive Filter Gain 3, \nValue A      0  0  0  0  Gain A = 0  0x00  \n    0  0  0  1  Gain A = +1   \n    … … … … … \n    0  1  1  1  Gain A = +7  \n    1  0  0  0  Gain A = −8  \n    … … … … … \n    1  1  1  1  Gain A = −1  \nED/HD Adaptive Filter Gain 3, \nValue B  0  0  0  0      Gain B = 0  \n0  0  0  1      Gain B = +1  \n… … … …     … \n0  1  1  1      Gain B = +7  \n1  0  0  0      Gain B = −8  \n… … … …     … \n1  1  1  1      Gain B = −1  \n0x5B  ED/HD Adaptive Filter Threshold A  ED/HD Adaptive Filter Threshold A  x  x  x  x  x  x  x  x  Threshold A  0x00  \n0x5C  ED/HD Adaptive Filter Threshold B  ED/HD Adaptive Filter Threshold B  x  x  x  x  x  x  x  x  Threshold B  0x00  \n0x5D  ED/HD Adaptive Filter \nThreshold C  ED/HD Adaptive Filter Threshold C  x  x  x  x  x  x  x  x  Threshold C  0x00  \n \n1 x = Logic 0 or Logic 1.  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 37 of 107 Table 26. Register 0x5E to Register 0x6E  \nSR7  to   Bit Number  Register  Reset  \nSR0  Register  Bit Description  7  6  5  4  3  2  1  0  Setting  Value  \n0x5E  ED/HD CGMS Type B \nRegister 0  ED/HD CGMS Type B enabl e        0 Disabled  0x00  \n       1 Enabled   \nED/HD CGMS Type B \nCRC e nable        0  Disabled  \n      1  Enabled  \nED/HD CGMS Type B \nheader bits H5 H4 H3 H2 H1 H0   H5 to H0  \n0x5F  ED/HD CGMS Type B \nRegister 1  ED/HD CGMS Type B data bits P7 P6 P5 P4 P3 P2 P1 P0 P7 to P0  0x00  \n0x60  ED/HD CGMS Type B \nRegister 2  ED/HD CGMS Type B data b its P15 P14 P13 P12 P11 P10 P9 P8 P15 to P8 0x00  \n0x61  ED/HD CGMS Type B \nRegister 3  ED/HD CGMS Type B data bits P23 P22 P21 P20 P19 P18 P17 P16 P23 to P16 0x00  \n0x62  ED/HD CGMS Type B \nRegister 4  ED/HD CGMS Type B data b its P31 P30 P29 P28 P27 P26 P25 P24 P31 to P24 0x00  \n0x63  ED/HD CGMS Type B Register 5  ED/HD CGMS Type B data bits P39 P38 P37 P36 P35 P34 P33 P32 P39 to P32 0x00  \n0x64  ED/HD CGMS Type B Register 6  ED/HD CGMS Type B data b its P47 P46 P45 P44 P43 P42 P41 P40 P47 to P40 0x00  \n0x65  ED/HD CGMS Type B Register 7  ED/HD CGMS Type B data bits P55 P54 P53 P52 P51 P50 P49 P48 P55 to P48 0x00  \n0x66  ED/HD CGMS Type B Register 8  ED/HD CGMS Type B data bits P63 P62 P61 P60 P59 P58 P57 P56 P63 to  P56 0x00  \n0x67  ED/HD CGMS Type B Register 9  ED/HD CGMS Type B data bits P71 P70 P69 P68 P67 P66 P65 P64 P71 to P64 0x00  \n0x68  ED/HD CGMS Type B Register 10  ED/HD CGMS Type B data b its P79 P78 P77 P76 P75 P74 P73 P72 P79 to P72 0x00  \n0x69  ED/HD CGMS Type B  \nRegister 11  ED/HD CGMS Type B \ndata bits P87 P86 P85 P84 P83 P82 P81 P80 P87 to P80  0x00  \n0x6A  ED/HD CGMS Type B Register 12  ED/HD CGMS Type B data b its P95 P94 P93 P92 P91 P90 P89 P88 P95 to P88 0x00  \n0x6B  ED/HD CGMS Type B Register 13  ED/HD CGMS Type B data bits P103  P102  P101  P100  P99 P98 P97 P96 P103 to P96  0x00  \n0x6C  ED/HD CGMS Type B \nRegister 14  ED/HD CGMS Type B data b its P111  P110  P109  P108  P107  P106  P105  P104  P111 to P104 0x00  \n0x6D  ED/HD CGMS Type B Register 15  ED/HD CGMS Type B data bits P119  P118  P117  P116  P115  P114  P113  P112  P119 to P112 0x00  \n0x6E  ED/HD CGMS Type B Register 16  ED/HD CGMS Type B data bits P127  P126  P125  P124  P123  P122  P121  P120  P127 to P120 0x00  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 38 of 107 Table 27. Register 0x80 to Register 0x83  \nSR7  to   Bit Number   Reset  \nSR0  Register  Bit Description  7  6  5  4  3  2  1  0  Register Setting  Value  \n0x80  SD Mode \nRegister 1  SD s tandard        0  0  NTSC  0x10  \n      0  1  PAL B, PAL D, PAL G, PAL H, PAL I   \n      1  0  PAL M  \n      1  1  PAL N  \nSD l uma filter     0  0  0    LPF NTSC  \n   0  0  1    LPF PAL  \n   0  1  0    Notch NTSC  \n   0  1  1    Notch PAL  \n   1  0  0    Luma SSAF  \n   1  0  1    Luma CIF  \n   1  1  0    Luma QCIF  \n   1  1  1    Reserved  \nSD chroma f ilter  0  0  0       1.3 MHz  \n0  0  1       0.65 MHz  \n0  1  0       1.0 MHz  \n0  1  1       2.0 MHz  \n1  0  0       Reserved  \n1  0  1       Chroma CIF  \n1  1  0       Chroma QCIF  \n1  1  1       3.0 MHz  \n0x82  SD Mode Register 2  SD PrPb SSAF  filter         0  Disabled  0x0B  \n       1  Enabled  \nSD DAC Output 1        0   See Table 37  \n      1   \nReserved       0     \nSD p edestal      0     Disabled  \n    1     Enabled  \nSD s quare pixel mode     0      Disabled  \n   1      Enabled  \nSD VCR FF/RW s ync   0       Disabled  \n  1       Enabled  \nSD p ixel data valid  0        Disabled  \n 1        Enabled  \nSD active video edge \ncontrol  0         Disabled  \n1         Enabled  \n0x83  SD Mode \nRegister 3  SD pedestal YPrPb output         0  No pedestal on YPrPb  0x04  \n       1  7.5 IRE pedestal on YPrPb  \nSD Output Levels Y        0   Y = 700 mV/300 mV   \n      1   Y = 714 mV/286 mV  \nSD Output Levels PrPb      0  0    700 mV p- p (PAL), 1000 mV p- p (NTSC) \n    0  1    700 mV p- p \n    1  0    1000 mV p- p \n    1  1    648 mV p- p \nSD v ertical blanking \ninterval (VBI) open     0      Disabled  \n   1      Enabled  \nSD c losed captioning field \ncontrol   0  0       Closed captioning disabled  \n 0  1       Closed captioning on odd field only  \n 1  0       Closed captioning on even field only \n 1  1       Closed captioning on both fields  \nReserved  0        Reserved  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 39 of 107 Table 28. Register 0x84 to Register 0x87  \nSR7  to   Bit Number   Reset  \nSR0  Register  Bit Description  7  6  5  4  3  2  1  0  Register Setting  Value  \n0x84  SD Mode \nRegister 4  Reserved         0   0x00  \nSD SFL/SCR/ TR m ode select       0  0   Disabled .  \n     1  1   SFL mode enabled . \nSD a ctive video length      0     720 pixels . \n    1     710 (NTSC), 702 (PAL) . \nSD c hroma    0      Chroma enabled . \n   1      Chroma disabled . \nSD b urst    0       Enabled . \n  1       Disabled .  \nSD c olor bars  0        Disabled . \n 1        Enabled . \nSD l uma/ chroma swap  0         DAC 2 = luma, DAC 3 = chroma.  \n1         DAC 2 = chroma, DAC 3 = luma . \n0x86  SD Mode \nRegister 5  NTSC c olor subcarrier adjust (d elay from \nthe falling edge of output HSYNC  pulse to \nthe start of color burst)        0 0 5.17 μs. 0x02  \n      0 1 5.31 μs.  \n      1 0 5.59 μs (must be set for \nMacrovision compliance) . \n      1 1 Reserved . \nReserved       0    \nSD EIA/CEA -861B  synchronization \ncompliance      0    Disabled . \n    1    Enabled . \nReserved    0 0      \nSD h orizontal/ vertical counter mode1  0       Update field/line counter . \n 1       Field/line counter free running . \nSD RGB color s wap2 0        Normal . \n1        Color reversal enabled . \n0x87  SD Mode \nRegister 6  SD luma and c olor scale  control         0  Disabled . 0x00  \n       1  Enabled .  \nSD luma scale saturation        0   Disable d. \n      1   Enabled . \nSD h ue adjust       0    Disabled . \n     1    Enabled . \nSD b rightness      0     Disabled . \n    1     Enabled . \nSD l uma SSAF g ain    0      Disabled . \n   1      Enabled . \nSD input s tandard autodetection    0       Disabled.  \n  1      Enabled . \nReserved   0        0 must be written to this bit . \nSD RGB i nput enable2 0         SD YCrCb input . \n1        SD RGB input . \n \n1 When set to 0, the horizontal/vertical counters automatically wrap around at the end of the line/field/frame of the selected standard. When set to 1, the \nhorizontal/vertical counters are free running and wrap around when external sync signals indicate to do  so. \n2 Available on the ADV7392/ ADV7393 (40- pin devices) only.  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 40 of 107 Table 29. Register 0x88 to Register 0x89  \nSR7  to   Bit Number   Reset  \nSR0  Register  Bit Description  7  6  5  4  3  2  1  0  Register Setting  Value  \n0x88  SD Mode Register 7  Reserved         0   0x00  \nSD n oninterlaced mode        0   Disabled .  \n      1  Enabled . \nSD d ouble buffering       0   Disabled .  \n     1   Enabled . \nSD input format     0 0     8-bit YCbCr input . \n   0 1     16-bit YCbCr input .1 \n   1 0     10-bit YCbCr/16- bit SD RGB \ninput .1 \n   1 1     Reserved . \nSD d igital noise reduction    0       Disabled . \n  1       Enabled . \nSD gamma correction enable   0        Disabled.  \n 1        Enabl ed. \nSD gamma c orrection curve select  0         Gamma Correction Curve A . \n1         Gamma Correction Curve B . \n0x89  SD Mode Register 8  SD u ndershoot limiter        0 0 Disabled . 0x00  \n      0 1 −11 IRE .  \n      1 0 −6 IRE . \n      1 1 −1.5 IRE . \nReserved       0    0 must be written to this bit . \nReserved      0     Reserved . \nSD c hroma delay    0  0      Disabled .  \n  0  1      4 clock cycles .  \n  1  0      8 clock cycles .  \n  1  1      Reserved . \nReserved  0  0       0 must be written to these bits .  \n \n1 Available on the ADV7392/ ADV7393 (40- pin devices) only.  \n \nTable 30. Register 0x8A to Register 0x98  \nSR7  to   Bit Number1  Reset  \nSR0  Register  Bit Description  7  6  5  4  3  2  1  0  Register Setting  Value  \n0x8A  SD Timing Register 0  SD s lave/ master mode         0  Slave mode . 0x08  \n       1  Master mode .  \nSD t iming mode       0  0   Mode 0 . \n     0  1   Mode 1 . \n     1  0   Mode 2 . \n     1  1   Mode 3 . \nReserved      1     \nSD l uma delay    0  0      No delay . \n  0  1      Two  clock cycles . \n  1  0      Four  clock cycles . \n  1  1      Six clock cycles . \nSD m inimum  luma v alue   0        −40 IRE . \n 1        −7.5 IRE . \nSD t iming reset  x         A low -high- low transition \nresets the internal SD \ntiming counters . \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 41 of 107 SR7  to   Bit Number1  Reset  \nSR0  Register  Bit Description  7  6  5  4  3  2  1  0  Register Setting  Value  \n0x8B  SD Timing Register 1  \nNote: Applicable in \nmaster modes only, \nthat is, Subaddress \n0x8A, Bit 0 = 1.  SD HSYNC  width        0  0  ta = one  clock cycle . 0x00  \n      0  1  ta = four  clock cycles .  \n      1  0  ta = 16 clock cycles . \n      1  1  ta = 128 clock cycles . \nSD HSYNC  to VSYNC  delay      0  0    tb = 0 clock cycles . \n    0  1    tb = four  clock cycles . \n    1  0    tb = eight  clock cycles . \n    1  1    tb = 18 clock cycles . \nSD HSYNC  to VSYNC  rising \nedge delay (Mode 1 o nly)   X2 0      tc = t b. \n  X2 1      tc = t b + 32 µs . \nSD VSYNC  width (Mode 2 o nly)   0  0      One  clock cycle . \n  0  1      Four  clock cycles . \n  1  0      16 clock cycles . \n  1  1      128 clock cycles . \nSD HSYNC  to pixel d ata adjust  0  0        0 clock cycles . \n0  1        One  clock cycle . \n1  0        Two  clock cycles . \n1  1        Three  clock cycles . \n0x8C  SD FSC Register  03 Subcarrier Frequency Bits[7:0]  x x x x x x x x Subcarrier Frequency \nBits[7:0].  0x1F  \n0x8D  SD F SC Register 13 Subcarrier Frequency Bits[15:8]  x x x x x x x x Subcarrier Frequency \nBits[15:8].  0x7C  \n0x8E  SD F SC Register 23  Subcarrier Frequency Bits[23:16]  x x x x x x x x Subcarrier Frequency Bits[23:16].  0xF0 \n0x8F  SD F SC Register 33  Subcarrier Frequency Bits[31:24]  x x x x x x x x Subcarrier Frequency Bits[31:24].  0x21  \n0x90  SD F SC Phase  Subcarrier Phase Bits[9:2]  x x x x x x x x Subcarrier Phase Bits[9:2].  0x00  \n0x91  SD Closed Captioning  Extended  data on even  fields  x x x x x x x x Extended Data Bits[7:0].  0x00  \n0x92  SD Closed Captioning  Extended data on even fields  x x x x x x x x Extended Data Bits[15:8].  0x00  \n0x93  SD Closed Captioning  Data on odd fields  x x x x x x x x Data Bits[7:0].  0x00  \n0x94  SD Closed  Captioning  Data on odd fields  x x x x x x x x Data Bits[15:8].  0x00  \n0x95  SD Pedestal Register 0  Pedestal on odd f ields  17  16  15  14  13  12  11  10  Setting any of these bits \nto 1 disables the \npedestal on the line \nnumber indicated by \nthe bit settings . 0x00  \n0x96  SD Pedestal Register 1  Pedestal on odd f ields  25  24  23  22  21  20  19  18  0x00  \n0x97  SD Pedestal Register 2  Pedestal on e ven fields  17  16  15  14  13  12  11  10  0x00  \n0x98  SD Pedestal Register 3 Pedestal on e ven fields  25  24  23  22  21  20  19  18  0x00  \n \n1 x = Logic 0 or Logic 1.  \n2 X = don’t care.  \n3 SD subcarrier frequency registers default to NTSC subcarrier frequency values.  \n \nTable 31. Register 0x99 to Register 0xA5  \nSR7  to   Bit Number1  Reset  \nSR0  Register  Bit Description  7  6  5  4  3  2  1  0  Register Setting  Value  \n0x99  SD CGMS/WSS  0  SD CGMS data      x x x x CGMS Data Bits[C19:C16]  0x00  \nSD CGMS CRC     0      Disabled   \n   1      Enabled  \nSD CGMS on odd fields    0       Disabled  \n  1       Enabled  \nSD CGMS on even fields   0        Disabled  \n 1        Enabled  \nSD WSS 0         Disabled  \n1         Enabled  \n0x9A  SD CGMS/WSS 1  SD CGMS/WSS data    x  x  x  x x x CGMS Data Bits[C13:C8] or  \nWSS Data Bits[W13:W8]  0x00  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 42 of 107 SR7  to   Bit Number1  Reset  \nSR0  Register  Bit Description  7  6  5  4  3  2  1  0  Register Setting  Value  \nSD CGMS data  x x        CGMS Data Bits[C15:C14]  \n0x9B  SD CGMS/WSS 2  SD CGMS/WSS data  x x x x x x x x CGMS Data Bits[C7:C0] or  \nWSS Data Bits[W7:W0]  0x00  \n0x9C  SD scale LSB  LSBs for SD Y scale value        x  x  SD Y Scale Bits[1:0]  0x00  \nLSBs for SD Cb scale value      x  x    SD Cb Scale Bits[1:0]   \nLSBs for SD Cr scale v alue    x  x      SD Cr Scale Bits[1:0]  \nLSBs for SD F SC phase  x x       Subcarrier Phase Bits[1:0]  \n0x9D  SD Y scale  SD Y scale value  x  x  x  x  x  x  x  x  SD Y Scale Bits[9:2]  0x00  \n0x9E  SD Cb scale  SD Cb scale value  x  x  x  x  x  x  x  x  SD Cb Scale Bits[9:2]  0x00  \n0x9F  SD Cr scale  SD Cr scale value  x  x  x  x  x  x  x  x  SD Cr Scale Bits[9:2]  0x00  \n0xA0  SD h ue adjust  SD hue adjust value  x  x  x  x  x  x  x  x  SD Hue Adjust Bits[7:0]  0x00  \n0xA1  SD brightness/WSS  SD brightness value   x  x  x  x  x  x  x  SD Brightness Bits[6:0]  0x00  \nSD blank WSS data  0         Disabled   \n1         Enabled  \n0xA2  SD luma SSAF  SD luma  SSAF  gain/a ttenuation  \n(only applicable if Subaddress \n0x87, Bit 4 = 1)      0  0  0  0  −4 dB  0x00  \n    … … … … …  \n    0  1  1  0  0 dB  \n    … … … … … \n    1  1  0  0  +4 dB  \nReserved  0 0 0 0      \n0xA3  SD DNR 0  Coring gain border (in DNR \nmode , the values in brackets \napply)      0  0  0  0  No gain  0x00  \n    0  0  0  1  +1/16 [−1/8]   \n    0  0  1  0  +2/16 [−2/8]  \n    0  0  1  1  +3/16 [−3/8]  \n    0  1  0  0  +4/16 [−4/8]  \n    0  1  0  1  +5/16 [−5/8]  \n    0  1  1  0  +6/16 [−6/8]  \n    0  1  1  1  +7/16 [−7/8]  \n    1  0  0  0  +8/16 [−1]  \nCoring gain d ata (in DNR \nmode, the values in brackets \napply)  0  0  0  0      No gain  \n0  0  0  1      +1/16 [−1/8]  \n0  0  1  0      +2/16 [−2/8]  \n0  0  1  1      +3/16 [−3/8]  \n0  1  0  0      +4/16 [−4/8]  \n0  1  0  1      +5/16 [−5/8]  \n0  1  1  0      +6/16 [−6/8]  \n0  1  1  1      +7/16 [−7/8]  \n1  0  0  0      +8/16 [−1]  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 43 of 107 SR7  to   Bit Number1  Reset  \nSR0  Register  Bit Description  7  6  5  4  3  2  1  0  Register Setting  Value  \n0xA4  SD DNR 1  DNR t hreshold    0  0  0  0  0  0  0 0x00  \n  0  0  0  0  0  1  1  \n  …  …  …  …  …  …  …  \n  1  1  1  1  1  0  62  \n  1  1  1  1  1  1  63 \nBorder area  0        Two  pixels  \n 1        Four pixels  \nBlock s ize 0         Eight  pixels  \n1         16 pixels  \n0xA5  SD DNR 2  DNR i nput select       0  0  1  Filter A  0x00  \n     0  1  0  Filter B   \n     0  1  1  Filter C  \n     1  0  0  Filter D  \nDNR m ode      0    DNR mode  \n    1    DNR sharpness mode  \nDNR b lock offset  0  0  0  0      0 pixel offset  \n0  0  0  1      One  pixel offset  \n…  …  …  …      … \n1  1  1  0      14 pixel offset  \n1  1  1  1      15 pixel offset  \n \n1 x = Logic 0 or Logic 1.  \nTable 32. Register 0xA6 to Register 0xBB  \nSR7  to   Bit Number1  Reset  \nSR0  Register  Bit Description  7  6  5 4  3  2  1  0  Register Setting  Value  \n0xA6  SD Gamma A0  SD Gamma Curv e A (Point 24)  x  x  x  x  x  x  x  x  A0 0x00  \n0xA7  SD Gamma A1  SD Gamma Curve A (Point 32)  x  x  x  x  x  x  x  x  A1 0x00  \n0xA8  SD Gamma A2  SD Gamma Curve A (Point 48)  x  x  x  x  x  x  x  x  A2 0x00  \n0xA9  SD Gamma A3  SD Gamma Curve A (Point 64)  x  x  x  x  x  x  x  x  A3 0x00  \n0xAA  SD Gamma A4  SD Gamma Curve A (Point 80)  x  x  x  x  x  x  x  x  A4 0x00  \n0xAB  SD Gamma A5  SD Gamma Curve A (Point 96)  x  x  x  x  x  x  x  x  A5 0x00  \n0xAC  SD Gamma A6  SD Gamma Curve A (Point 128)  x  x  x  x  x  x  x  x  A6 0x00  \n0xAD  SD Gamma A7  SD Gamma Curve A (Point 160)  x  x  x  x  x  x  x  x  A7 0x00  \n0xAE  SD Gamma A8  SD Gamma Curve A (Point 192)  x  x  x  x  x  x  x  x  A8 0x00  \n0xAF  SD Gamma A9  SD Gamma Curve A (Point 224)  x  x  x  x  x  x  x  x  A9 0x00  \n0xB0  SD Gamma B0  SD Gamma Curve B (Point 24)  x  x  x  x  x  x  x  x  B0 0x00  \n0xB1  SD Gamma B1  SD Gamma Curve B (Point 32)  x  x  x  x  x  x  x  x  B1 0x00  \n0xB2  SD Gamma B2  SD Gamma Curve B (Point 48)  x  x  x  x  x  x  x  x  B2 0x00  \n0xB3  SD Gamma B3  SD Gamma Curve B (Point 64)  x  x  x  x  x  x  x  x  B3 0x00  \n0xB4  SD Gamma B4  SD Gamma Curve B (Point 80)  x  x  x  x  x  x  x  x  B4 0x00  \n0xB5  SD Gamma B5  SD Gamma Curve B (Point 96)  x  x  x  x  x  x  x x  B5 0x00  \n0xB6  SD Gamma B6  SD Gamma Curve B (Point 128)  x  x  x  x  x  x  x  x  B6 0x00  \n0xB7  SD Gamma B7  SD Gamma Curve B (Point 160)  x  x  x  x  x  x  x  x  B7 0x00  \n0xB8  SD Gamma B8  SD Gamma Curve B (Point 192)  x  x  x  x  x  x  x  x  B8 0x00  \n0xB9  SD Gamma B9  SD Gamma Curve B (Point 224)  x  x  x  x  x  x  x  x B9 0x00  \n0xBA  SD b rightness detect  SD brightness value  x  x x  x  x  x  x  x  Read only  0xXX  \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 44 of 107 SR7  to   Bit Number1  Reset  \nSR0  Register  Bit Description  7  6  5 4  3  2  1  0  Register Setting  Value  \n0xBB  Field c ount  Field c ount       x x  x Read only  0x0X  \nReserved    0 0 0     Reserved   \nEncoder version c ode  0  0        Read only; first \nencoder version2 \n0 1       Read only; second encoder version  \n \n1 x = Logic 0 or Logic 1.  \n2 See the HD Interlace External HSYNC  and VSYNC  Considerations section for information about the first encoder version.  \n \nTable 33. Register 0xC9 to Register 0xCE  \nSR7  to   Bit Number   Reset  \nSR0  Register  Bit Description  7  6  5  4  3  2  1  0  Register Setting  Value  \n0xC9  Teletext c ontrol  Teletext e nable         0  Disabled . 0x00  \n       1 Enabled .  \nTeletext request m ode        0  Line request signal . \n      1  Bit request signal . \nTeletext i nput pin \nselect1      0   VSYNC . \n     1   P0. \nReserved  0 0 0 0 0    Reserved . \n0xCA  Teletext request \ncontrol  Teletext request falling edge position c ontrol      0 0 0 0 0 clock cycles . 0x00  \n    0 0 0 1 One  clock cycle .  \n    …  …  …  …  … \n    1 1 1 0 14 clock cycles . \n    1 1 1 1 15 clock cycles . \nTeletext request rising \nedge position control  0 0 0 0     0 clock cycles . \n0 0 0 1     One  clock cycle . \n…  …  …  …      … \n1 1 1 0     14 clock cycles . \n1 1 1 1     15 clock cycles . \n0xCB  TTX Line Enable 0  Telet ext on odd f ields  22 21 20 19 18 17 16 15 Setting any of these bits \nto 1 enables t eletext on \nthe line number indicated by the bit settings . 0x00  \n0xCC  TTX Line Enable 1  Teletext on odd f ields  14 13 12 11 10 9 8 7 0x00  \n0xCD  TTX Line Enable 2  Teletext on even f ields  22 21 20 19 18 17 16 15 0x00  \n0xCE  TTX Line Enable 3  Teletext on even f ields  14 13 12 11 10 9 8 7 0x00  \n \n1 The use of P0 as the teletext input pin is a vailable on the ADV7392 /ADV7393 (40-pin devices) only.  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 45 of 107 Table 34. Register 0xE0 to Register 0xF1  \nSR7  to   Bit Number1  Reset  \nSR0  Register2 Bit Description  7  6  5  4  3  2  1  0  Register Setting  Value  \n0xE0 Macrovision  MV c ontrol bits  x  x  x  x  x  x  x  x   0x00  \n0xE1 Macrovision  MV c ontrol bits  x  x  x  x  x  x  x  x   0x00  \n0xE2 Macrovision  MV control b its x  x  x  x  x  x  x  x   0x00  \n0xE3 Macrovision  MV c ontrol bits x  x  x  x  x  x  x  x   0x00  \n0xE4 Macrovision  MV control b its x  x  x  x  x  x  x  x   0x00  \n0xE5 Macrovision  MV control b its x  x  x  x  x  x  x  x   0x00  \n0xE6 Macrovision  MV control b its x  x  x  x  x  x  x  x   0x00  \n0xE7 Macrovision  MV c ontrol bits  x  x  x  x  x  x  x  x   0x00  \n0xE8 Macrovision  MV control b its x  x  x  x  x  x  x  x   0x00  \n0xE9  Macrovision  MV c ontrol bits x  x  x  x  x  x  x  x   0x00  \n0xEA Macrovision  MV c ontrol bits x  x  x  x  x  x  x  x   0x00  \n0xEB  Macrovision  MV c ontrol bits x  x  x  x  x  x  x  x   0x00  \n0xEC  Macrovision  MV control b its x  x  x  x  x  x  x  x   0x00  \n0xED  Macrovision  MV control b its x  x  x  x  x  x  x  x   0x00  \n0xEE  Macrovision  MV c ontrol bits x  x  x  x  x  x  x  x   0x00  \n0xEF  Macrovision  MV c ontrol bits x  x  x  x  x  x  x  x   0x00  \n0xF0 Macrovision  MV control bits x  x  x  x  x  x  x  x   0x00  \n0xF1  Macrovision  MV c ontrol bits 0 0 0 0 0 0 0 x  Bits[7:1] must be 0.  0x00  \n \n1 x = Logic 0 or Logic 1.  \n2 Macrovision registers are a vailable on the ADV7390 and the ADV7392 only.  \n \nADV7390/ADV7391/ADV7392/ADV7393 Data Sheet\n \nRev. J | Page 46 of 107 ADV7390 /ADV7391  INPUT CONFIGURATION \nThe ADV7390 /ADV7391  support a number of different input \nmodes. The desired input mode is selected using Subaddress 0x01, Bits[6:4]. The ADV7390 /ADV7391  default to standard definition \n(SD) mode on power-up. Table 35 provides an overview of all \npossible input configurations. Each input mode is described in \ndetail in this section. Note that the WLCSP option is only \nconfigured to support SD as shown in Figure 51. \nTable 35. ADV7390 /ADV7391  Input Configuration \nInput Mode P7 P6 P5 P4 P3 P2 P1 P0 \n000 SD YCrCb \n010 ED/HD-DDR YCrCb \n111 ED (at 54 MHz) YCrCb \nSTANDARD DEFINITION \nSubaddress 0x01, Bits[6:4] = 000 \nSD YCrCb data can be input in an interleaved 4:2:2 format over \nan 8-bit bus rate of 27 MHz. A 27 MHz clock signal must be \nprovided on the CLKIN pin. If required, external synchroni-\nzation signals can be provided on the HSYNC  and VSYNC  pins.  \nEmbedded EAV/SAV timing codes are also supported. The \nITU-R BT.601/656 input standard is supported. The interleaved \npixel data is input on Pin P7 to Pin P0, with Pin P0 being the LSB.  \nMPEG2\nDECODER\nCLKIN\nP[7:0]27MHz\nYCrCbADV7390/\nADV7391\nVSYNC,\nHSYNC2\n8\n06234-049 \nFigure 51. SD Ex ample Application \nENHANCED DEFINITION /HIGH DEFINITION  \nSubaddress 0x01, Bits[6:4] = 010 \nEnhanced definition (ED) or high definition (HD) YCrCb data \ncan be input in an interleaved 4:2:2 format over an 8-bit DDR bus. The clock signal must be provided on the CLKIN pin. If \nrequired, external synchronization signals can be provided on \nthe HSYNC\n and VSYNC  pins. Embedded EAV/SAV timing \ncodes are also supported. \n8-Bit 4:2:2 ED/HD YCrCb Mode (DDR) \nIn 8-bit DDR 4:2:2 YCrCb input mode, the Y pixel data is input \non Pin P7 to Pin P0 on either the rising or falling edge of CLKIN. \nPin P0 is the LSB.  The CrCb pixel data is also input on Pin P7 to Pin P0 on the \nopposite edge of CLKIN. Pin P0 is the LSB. \nWhether the Y data is clocked in on the rising or falling edge of \nCLKIN is determined by Subaddress 0x01, Bits[2:1] (see Figure 52 \nand Figure 53).  \n3FF 00 00 XY Y0 Y1 Cr0CLKIN\nNOTES\n1. SUBADDRESS 0x01 [2:1] SHOULD BE SET TO 00 IN THIS CASE.P[7:0] Cb0\n06234-050 \nFigure 52. ED/HD-DDR Input Sequence (EAV/SAV)—Option A \n3FF 00 00 XY Cb0 Cr0 Y1CLKIN\nP[7:0] Y0\nNOTES\n1. SUBADDR ESS 0x01 [2:1] SHOULD BE SET TO 11 IN THIS CASE.\n06234-051 \nFigure 53. ED/HD-DDR Input Sequence (EAV/SAV)—Option B \nMPEG2\nDECODER\nCLKIN\nP[7:0]\nINTERLACED TO\nPROGRESSIVEYCrCbADV7390/\nADV7391\nVSYNC,\nHSYNC8\n2YCrCb\n06234-052 \nFigure 54. ED/HD-DDR Example Application \nENHANCED DEFINITION (AT 54 MHz) \nSubaddress 0x01, Bits[6:4] = 111 \nED YCrCb data can be input in an interleaved 4:2:2 format over \nan 8-bit bus rate of 54 MHz. \nA 54 MHz clock signal must be provided on the CLKIN pin. \nEmbedded EAV/SAV timing codes are supported. External \nsynchronization signals are not supported in this mode. \nThe interleaved pixel data is input on Pin P7 to Pin P0, with Pin P0 \nbeing the LSB. \n3FF 00 00 XY Cb0 Y0 Y1 Cr0CLKIN\nP[7:0]\n06234-053 \nFigure 55. ED (at 54 MHz) Input Sequence (EAV/SAV) \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 47 of 107 ADV7392/ ADV7393  INPUT CONFIGURATION \nThe ADV7392/ ADV7393 support a number of different input \nmodes. The desired input mode is selected using Subaddress 0x01, \nBits[6:4]. The ADV7392/ ADV7393 default to standard definition  \n(SD) mode on power -up. Table 36 provides an overview of all \npossible input configurations. Each input mode is described in detail in this section.  \nSTANDARD DEFINITION  \nSubaddress 0x01, Bits[6:4] = 000  \nStandard definition YCrCb data can be input in 4:2:2 format over \nan 8-, 10-, or 16 -bit bus. SD RGB data can be input in 4:4:4 format \nover a 16 -bit bus.  \nA 27 MHz clock signal must be provided on the CLKIN pin. If required, external synchronization signals can be provided on \nthe \nHSYNC  and VSYNC  pins. Embedded EAV/SAV timing \ncodes are also supported in 8 -bit and 10 -bit modes.  \n8-Bit 4:2:2 YCrCb Mode  \nSubaddress 0x87, Bit 7 = 0;  \nSubaddress 0x88, Bits[4:3] = 00  \nIn 8-bit 4:2:2 YCrCb input  mode, the interleaved pixel data is \ninput on Pin P15 to Pin P8, with Pin P8 being the LSB. The \nITU-R BT.601/656 input standard is supported.  \n10- Bit 4:2:2 YCrCb Mode  \nSubaddress 0x87, Bit 7 = 0;  \nSubaddress 0x88, Bits[4:3] = 10  \nIn 10 -bit 4:2:2 YCrCb input mo de, the interleaved pixel data is \ninput on Pin P15 to Pin P6 , with Pin P6 being the LSB. The ITU-\nR BT.601/656 input standard is supported.  16- Bit 4:2:2 YCrCb Mode  \nSubaddress 0x87, Bit 7 = 0;  \nSubaddress 0x88, Bits[4:3] = 01  \nIn 16 -bit 4:2:2 YCrCb input mode,  the Y pixel data is input on \nPin P15 to Pin P8, with Pin P8 being the LSB.  \nThe CrCb pixel data is input on Pin P7 to Pin P0, with Pin P0 being the LSB.  \nThe pixel data is updated at half the rate of the clock, that is, at a rate of 13.5 MHz (see Figure 5). \n16- Bit 4:4:4 RGB Mode  \nEmbedded EAV/SAV timing codes are not supported with SD RGB  \nmode. Also, master timing mode is not supported for SD RGB input mode, therefore,  external synchronization must be used.  \nSubaddress 0x87, Bit 7 = 1 \nIn 16 -bit 4:4:4 RGB input mode, the red pixel data is input on \nPin P4 to Pin P0, the green pixel data is input on Pin P10 to Pin P5, and the blue pixel data is input on Pin P15 to Pin P11.  \nThe P0, P5, and P11 pins are the respective bus LSBs.  \nThe pixel data is updated at half the rate of the clock, that is, at a rate of 13.5 MHz (see Figure 6). \nMPEG2\nDECODER\nCLKIN\nP[15:8]/P[15:6]27MHz\nYCrCbADV7392/\nADV7393\nVSYNC,\nHSYNC2\n8/10\n06234-054 \nFigur e 56. SD Example Application  \nTable 36. ADV7392 /ADV7393 Input Configuration  \nInput Mode1 P15  P14  P13  P12  P11  P10  P9 P8 P7 P6 P5 P4 P3 P2 P1 P0 \n000 SD2 SD RGB input enable (0x87[7]) = 0  \n 8-bit YCrCb   \n 10-bit  YCrCb   \n 16-bit3 Y CrCb  \n  SD RGB input enable (0x87[7]) = 1  \n 16-bit3 B G R \n001 ED/HD -SDR (16-bit)  Y CrCb  \n010 ED/HD -DDR4 ED/HD input format (0x33[2]) = 0  \n 8-bit YCrCb   \n  ED/HD input format (0x33[2]) = 1  \n 10-bit  YCrCb   \n111 ED (at 54 MHz)  ED/HD input format  (0x33[2]) = 0  \n 8-bit YCrCb   \n  ED/HD input format (0x33[2]) = 1  \n 10-bit  YCrCb   \n \n1 The input mode is determined by Subaddress 0x01, Bits[6:4].  \n2 In SD mode, the width of the input data is determined by Subaddress 0x88, Bits[4:3].  \n3 External synchronization signals must be used in this input mode. Embedded EAV/SAV timing codes are not supported.  \n4 ED = enhanced definition = 525p and 625p.  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 48 of 107 ENHANCED DEFINITION/ HIGH DEFINITION  \nSubaddress 0 x01, Bits[6:4] = 001 or 010  \nED or HD YCrCb data can be input in a 4:2:2 format over an  \n8-/10-bit DDR bus or a 16 -bit SDR bus.  \nThe clock signal must be provided on the CLKIN pin. If \nrequired, external synchronization signals can be provided on \nthe HSYNC  and VSYNC  pins. Embedded EAV/SAV timing \ncodes are also supported. \n16- Bit 4:2:2 YCrCb Mode (SDR)  \nIn 16 -bit 4:2:2 YCrCb input mode, the Y pixel data is input on \nPin P15 to Pin P8, with P8 being the LSB.  \nThe CrCb pixel data is input on Pin P7 to Pin P0, with Pin P0  \nbeing the LSB.  \n8-/10 -Bit 4:2:2 YCrCb Mode (DDR)  \nIn 8-/10-bit DDR 4:2:2 YCrCb input mode, the Y pixel data is \ninput on Pin P15 to Pin P8/P6  on either the rising or falling \nedge of CLKIN. Pin P8/P6 is the LSB.  \nThe CrCb pixel data is also input on Pin P15 to Pin P8/P6   \non the opposite edge of CLKIN. P8/P6 is the LSB.  \nThe 10-bit mode is enabled using Subaddress 0x33, Bit 2. \nWhether the Y data is clocked in on the rising or falling edge of \nCLK IN is determined by Subaddress 0x01, Bits[2:1] (see Figure 57 \nand Figure 58). \n \n3FF 00 00 XY Y0 Y1 Cr0CLKIN\nNOTES\n1. SUBADDRESS 0x01 [2:1] SHOULD BE SET TO 00 IN THIS CASE.\n2. 10-BIT MODE IS ENABLED USING SUBADDRESS 0x33, BIT 2.P[15:8]/\nP]15:6]Cb0\n06234-055 \nFigure 57. ED/HD -DDR Input Sequence (EAV/SAV) —Option A  \n \n3FF 00 00 XY Cb0 Cr0 Y1CLKIN\nP[15:8]/\nP[15:P6]Y0\nNOTES\n1. SUBADDRESS 0x01 [2:1] SHOULD BE SET TO 11 IN THIS CASE.2. 10-BIT MODE IS ENABLED USING SUBADDRESS 0x33, BIT 2.\n06234-056 \nFigure 58. ED/HD -DDR Input Sequence (EAV/SAV) —Option B  \n MPEG2\nDECODER\nCLKIN\nP[7:0]\nP[15:8]INTERLACED TO\nPROGRESSIVEYCrCbADV7392/\nADV7393\nVSYNC\nHSYNC8 CrCb\n8 Y\n2\n06234-057 \nFigure 59. ED/HD -SDR Example Application  \n \nMPEG2\nDECODER\nCLKIN\nP[15:8]/P[15:6]\nINTERLACED TO\nPROGRESSIVEYCrCbADV7392/\nADV7393\nVSYNC\nHSYNC8/10\n2YCrCb\n06234-058 \nFigure 60. ED/HD -DDR Example Application  \nENHANCED DEFINITION ( AT 54 MH z) \nSubaddress 0x01, Bits[6:4] = 111  \nED YCrCb data can be input in an interleaved 4:2:2 format on \nan 8-/10-bit bus at a rate of 54 MHz.  \nA 54 MHz clock signal must be provided on the CLKIN pin. \nEmbedded EAV/SAV timing codes are su pported. External \nsynchronization signals are not supported in this mode.  \nThe interleaved pixel data is input on Pin P15 to Pin P8/P6, \nwith Pin P8/P6 being the LSB.  \nThe 10-bit mode is enabled using Subaddress 0x33, Bit 2.  \n3FF 00 00 XY Cb0 Y0 Y1 Cr0CLKIN\nP[15:8]/P[15:6]\nNOTES\n1. 10-BIT MODE IS ENABLED USING SUBADDRESS 0x33, BIT 2.\n06234-059 \nFigure 61. ED ( at 54 MHz) Input Sequence (EAV/SAV) \nMPEG2\nDECODER\nCLKIN\nP[15:8]/P[15:6]54MHzADV7392/\nADV7393\nVSYNC,\nHSYNCYCrCb\n8/10 YCrCb\nINTERLACED TO\nPROGRESSIVE\n06234-060 \nFigure 62 ED (at 54 MHz) Example Application  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 49 of 107 OUTPUT CONFIGURATION \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 support a number of different output configurations. Table 37 to Table 39 list all possible \noutput configurations.  \nTable 37. SD Output Configurations  \nRGB/YPrPb Output Select1  \n(Subaddress 0x02, Bit 5)  SD DAC Output 1  \n(Subaddress 0x82, Bit 1)  SD Luma/Chroma Swap  \n(Subaddress 0x84, Bit 7)  DAC  1 DAC 2  DAC 3  \n0 0 0 G B R \n1 0 0 Y Pb Pr \n1 1 0 CVBS  Luma  Chroma  \n1 1 1 CVBS  Chroma  Luma  \n \n1 If SD RG B output is selected, a color reversal is possible using Subaddress 0x86, Bit 7.  \n \nTable 38. ED/HD Output Configurations  \nRGB/YPrPb Output Select  \n(Subaddress 0x02, Bit 5)  ED/HD Color DAC Swap   \n(Subaddress 0x35, Bit 3)  DAC 1  DAC 2  DAC 3  \n0 0 G B R \n0 1 G R B \n1 0 Y Pb Pr \n1 1 Y Pr Pb \n \nTable 39. ED (at 54 MHz) Output Configurations  \nRGB/YPrPb Output Select  \n(Subaddress 0x02, Bit 5)  ED/HD Color DAC Swap   \n(Subaddress 0x35, Bit 3)  DAC 1  DAC 2  DAC 3  \n0 0 G B R \n0 1 G R B \n1 0 Y Pb Pr \n1 1 Y Pr Pb \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 50 of 107 DESIGN FEATURES  \nOUTPUT OVERSAMPLING  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 include an on-\nchip phase -locked loop (PLL) that allows for oversampling of \nSD, ED, and HD video data. By default, the PLL is disabled. The \nPLL can be enabled using Subaddress 0x00, Bit 1 = 0.  \nTable 40 shows the various oversampling rates supported in the \nADV7390/ ADV7391/ ADV7392 /ADV7393.  \nExternal Sync Polarity  \nFor SD and ED/HD modes, the ADV7390/ ADV7391/ ADV7392/  \nADV7393 parts typically expe ct HS and VS to be low during \ntheir respective blanking periods. However, w hen the CEA861 compl iance bit is enabled (0x39, Bit  5 for ED/HD modes and \n0x86, Bit 3 for SD modes), the part expects the HS or VS to be active low or high depending on the input fo rmat selected \n(0x30, Bits [7:3]).  \nIf a different polarity other than the default is required for ED/HD modes, 0x3A , Bits[2:0] can be used to invert PHSYNCB,  \nPVSYNCB or PBLANKB individually regardless of whether \nCEA -861- B mode is enabled. It is not possible to invert \nS_HSYNC or S_VSYNC.  \n \n \nTable 40. Output Oversampling Modes and Rates  \nInput Mode  \n(0x01, Bits[6:4]) PLL and Oversampling \nControl (0x00, Bit 1)  SD/ED Oversample Rate Select (0x0D, Bit 3)\n1 HD Oversample Rate Select (0x31,  Bit 1)\n1 Oversampling Mode and Rate \n000 SD 1 X X SD (2×)  \n000 SD 0 1 X SD (8×)  \n000 SD 0 0 X SD (16×)  \n001/010  ED 1 X X ED (1×)  \n001/010  ED 0 1 X ED (4×)  \n001/010  ED 0 0 X ED (8×)  \n001/010  HD 1 X X HD (1×)  \n001/010  HD 0 X 1 HD (2×)  \n001/010  HD 0 X 0 HD (4×)  \n111 ED (at 54 MHz)  1 X X ED ( at 54 MHz) (1×)  \n111 ED (at 54 MHz) 0 1 X ED ( at 54 MHz) (4×)  \n111 ED (at 54 MHz) 0 0 X ED ( at 54 MHz) (8×)  \n1 X = don’t care \n \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 51 of 107 HD INTERLACE EXTERNA L HSYNC  AND  VSYNC  \nCONSIDERATIONS  \nIf the encoder r evision code (Subaddress 0xBB, Bits[7:6]) = 01 \nor higher, the user should set Subaddress  0x02, Bit 1 to high. \nTo ensure correct timing in HD interlace modes when using \nHSYNC  and VSYNC  synchronization signals. If this bit is set to \nlow, the first active pixel on each line is  masked in HD interlace \nmodes and the Pr and Pb outputs are  swapped when using the \nYCrCb 4:2:2 input format. Setting Subaddress 0x02, Bit 1 to low \ncause s the encoder to behave in the same way as the first \nversion of silicon  (that is,  this setting is backward compatible).  \nIf the encoder r evision code (Subaddress 0xBB, Bits[7:6]) =  00, \nthe setting of Subaddress  0x02, Bit 1 has no effect. I n this \nversion of the encoder , the first  active pixel is  masked and the \nPr and Pb outputs are swapped when using YCrCb 4:2:2 input \nformat. To avoid these limitations, use the newer revision of \nsilicon or u se a different type of synchronization.  \nThese considerations apply only to the HD interlace modes \nwith  external HSYNC  and VSYNC  synchronization (EAV/SAV \nmode is not affected and alway s has correct timing).  \nTher e is no negative effect in setting Subaddress 0x02, Bit 0  to \nhigh, and this bit can remain high for all the other video  \nstandards . ED/HD TIMING RESET  \nSubaddress 0x34, Bit 0 \nAn ED/HD timing reset is achieved by setting the ED/HD \ntiming reset control bit (Su baddress 0x34, Bit 0) to 1. In this \nstate, the horizontal and vertical counters remain reset. When \nthis bit is set back to 0, the internal counters resume counting. \nThis timing reset applies to the ED/HD timing counters only.  \nSD SUBCARRIER FREQUE NCY LOCK  \nSubcarrier Frequency Lock (SFL) Mode  \nIn subcarrier frequency lock (SFL) mode (Subaddress 0x84 , \nBits[2:1] = 11), the ADV7390/ ADV7391/ ADV7392/ ADV7393 \ncan be used to lock to an external video source. The SFL mode allows the ADV7390/ ADV7391/ ADV7392/ ADV7393 to \nautomatically alter the subcarrier frequency to  compensate for \nline length variations. When the part is connected to a device such as an ADV7403 video decoder that outputs a digital data \nstream in the SFL format, the part auto matically  changes to the \ncompensated subcarrier frequency on a line -by-line basis (see \nFigure 63). This digital data stream is 67 bits wide , and the \nsubcarrier is contained in Bit 0 to Bit 21 . Each bit is two clock \ncycles long.  \nLLC1SFL\nP19TO\nP10ADV7403\nVIDEO\nDECODERCLKIN\nSFL\nPIXE L PORT 5\nRTCLOW\n128\nTIME SLOT 0113 0\n1421\n19FSC  PLL INCREMENT 2\nVALID\nSAMPLEINVALID\nSAMPLE67680RESET BIT 4\nRESE RVEDADV7390/ADV7391/\nADV7392/ADV7393\n8/LINE\nLOCKED\nCLOCK5 BITS\nRESE RVED\n1FOR EXAMPLE, VCR OR CABLE.\n2FSCPLL INCREMENT IS 22 BITS LONG. VALUE LOADED IN TOADV7390/ADV7391/ADV7392/ADV7393 F SC DDS REGISTER IS\nFSC PLL INCREMENTS BITS[21:0] PLUS BITS[0:9] OF SUBCARRIER FREQUENC Y REGISTERS.\n3SEQUENCE BIT\nPAL: 0 = LINE NORMAL, 1 = LINE INVERTED\n  NTSC: 0 = NO CHANGE\n4RESET ADV7390/ADV7391/ADV7392/ADV7393 DDS.\n5REFER TO THE ADV7390/ADV7391 AND ADV7392/ADV7393 INPUT CONFIGUR ATION TABLES FOR PIXE L DATA PIN ASSIGNMENTS.COMPOSITE\nVIDEO1\nH/L TRANSITION\nCOUNT S TART14 BITS\nSUBCARRIER\nPHASESEQUENCE\nBIT3DAC 1\nDAC 2\nDAC 3\n4 BITS\nRESE RVED\n06234-064 \nFigure 63. SD Subcarrier Frequency Lock Timing and Connections Diagram (Subaddress 0x84, Bits [2:1] = 11)  \n \nADV7390/ADV7391/ADV7392/ADV7393 Data Sheet  \n \nRev. J | Page 52 of 107 SD VCR FF/RW SYNC  \nSubaddress 0x82, Bit 5 \nIn DVD record applications where the encoder is used with a \ndecoder, the VCR FF/RW sync control bit can be used for non -\nstandard input video, that is, in fast forward or rewind modes.  \nIn fast forward mode, the sync information at the start of a new field in the incoming  video usually occurs before the correct \nnumber of lines/fields is reached. In rewind mode, this sync signal usually occurs after the total number of lines/fields is reached. Conventionally, this means that the output video has corrupted field signals beca use one signal is generated by the \nincoming video and another is generated when the internal \nline/field counters reach the end of a field.  \nWhen the VCR FF/RW sync control is enabled (Subaddress 0x82, \nBit 5), the line/field counters are updated according to  the \nincoming \nVSYNC  signal and when the analog output matches \nthe incoming VSYNC  signal. This control is available in all \nslave- timing modes except S lave Mode 0.  \nVERTICAL BLANKING INTERVAL  \nSubaddress 0x31, Bit 4; Subaddress 0x83, Bit 4  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 are  able to \naccept input data that contains vertical blanking interval (VBI) data (such as CGMS, WSS, VITS) in SD, ED, and  HD modes.  \nIf VBI is disabled (Subaddress 0x31, Bit 4 for ED/HD; Subaddress  \n0x83, Bit 4 for SD), VBI data is not present at the output and the entire VBI is blanked. These control bits are valid in all master and slave timing modes.  \nFor the SMPTE 293M (525p) standard, VBI data can be inserted  \non L ine 13 to Line 42 of each frame  or on Line 6 to Lin e 43 for \nthe ITU- R BT.1358 (625p) standard.  VBI data can be present on \nLine 10 to Line 20 for NTSC and on Line 7 to Line 22 for PAL.  \nIn SD Timing Mode 0 (slave opt ion), if VBI is enabled, the \nblanking bit in the EAV/SAV code is overwritten. It is possible to use VBI in this timing mode as well. \nIf CGMS is enabled and VBI is disabled, the CGMS data is, \nnevertheless , available at the output.  \nSD SUBCARRIER FREQUE NCY C ONTROL \nSubaddress 0x8C to Subaddress 0x8F \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 are  able to \ngenerate the color subcarrier used in CV BS and S- Video (Y -C) \noutputs from the input pixel clock. Four 8 -bit registers are used \nto set up the subcarrier frequency. The value of these registers is calculated using the following equation:  \n322\nMHz27×=\nline video one in cycles clock of Numberline video one in periods subcarrierof NumberRegister Frequency Subcarrier\n \nwhere the sum is rounded to the nearest integer.  \n For example, in NTSC mode:  \n569408543 217165 . 22732= ×\uf8f7\uf8f8\uf8f6\uf8ec\uf8ed\uf8eb= Value Register Subcarrier \nwhere:  \nSubcarrier Register Value  = 569408543d = 0×21F07C1F  \nSD F SC Register 0: 0x1F  \nSD F SC Register 1: 0x7C  \nSD F SC Register 2: 0xF0  \nSD F SC Register 3: 0x21  \nProgramming the F SC \nThe subcarrier frequency register value is divided into four F SC \nregisters as shown in the previous example. The four subcarrier frequency registers must be updat ed sequentially, starting with \nSubcarrier Freque ncy Register 0 and ending with Subcarrier \nFrequency Register 3. The subcarrier frequency updates only \nafter the last subcarrier frequency register byte is  received by \nthe ADV7390/ ADV7391/ ADV7392/ ADV7393. The SD i nput \nstandard auto detection featu re must be disabled. \nTypical F SC Values  \nTable 41 outlines the values that should be written to the \nsubcarrier frequency registers for NTSC and PAL B/D/G/H/I.  \nTable 41. Typical F SC Values  \nSubaddress  Description  NTSC  PAL B/D/G/H/I  \n0x8C  FSC0 0x1F  0xCB  \n0x8D  FSC1 0x7C  0x8A  \n0x8E  FSC2 0xF0 0x09  \n0x8F  FSC3 0x21  0x2A  \n \nSD NONI NTERLACED MODE  \nSubaddress 0x88, Bit 1 \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 support a n SD \nnoninterlaced mode. Using this mode, progressive inputs at twice the frame rate of NTSC an d PAL (240p/59.94 Hz and \n288p/50 Hz, respectively) can be input into the ADV7390/ ADV7391/ ADV7392/ ADV7393 . The SD noninterlaced mode \ncan be enabled using Subaddress 0x88, Bit 1.  \nA 27 M Hz clock signal must be provided on the CLKIN pin. \nEmbedded EAV/SAV timing codes or external horizontal and \nvertical synchronization signals provided on the \nHSYNC  and \nVSYNC  pins can be used to synchronize the i nput pixel data.  \nAll input configurations, output configurations, and features \navailable in NTSC and PAL modes are available in SD noninter -\nlaced mode.  For 240p/59.94 Hz input, the ADV7390/ADV7391/ \nADV7392/ ADV7393 should be configured for NTSC operation \nand Subaddress 0x88, Bit 1 should be set to 1.  \nFor 288p/50 Hz input, the ADV7390/ ADV7391/ ADV7392/ \nADV7393 should be configured for PAL operation and Subaddress 0x88, Bit 1 should be set to 1.  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 53 of 107 SD SQUARE PIXEL MODE  \nSubaddress 0x82, Bit 4 \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 support an SD \nsquare pixel mode (Subaddress 0x82, Bit 4). For NTSC operation, \nan input clock of 24.5454 MHz is required. The active resolution \nis 640 × 480. For PAL operation, an input clock of 29.5 MHz is required. The active resolution is 768  × 576.  For CVBS and S -Video (Y -C) outputs, the SD subcarrier \nfrequency registers must be updated to reflect the input clock frequency used i n SD square pixel mode. The SD input standard \nautodetection feature must be disabled in SD square pixel \nmode. In sq uare pixel mode, the timing diagrams shown in \nFigure 64 and Figure 65 apply.  \n \nYC\nrYF\nF0\n00\n0X\nY8\n01\n08\n01\n0F\nF0\n0F\nFA\nBA\nBA\nB8\n01\n08\n01\n0F\nF0\n00\n0X\nYC\nbYC\nrC\nbYC\nbYC\nrEAV CODE SAV CODE\nANCILLA RY DATA\n(HANC)4 CLOCK 4 CLOCK\n272 CLOCK 1280 CLOCK\n4 CLOCK 4 CLOCK\n344 CLOCK 1536 CLOCK\nEND OF ACTIVE\nVIDEO LINESTART OF ACTIVE\nVIDEO LINEANALOG\nVIDEO\nINPUT PIXELS\nNTSC/ PAL M SYSTEM\n(525 LINES/60Hz)\nPAL SYSTEM\n(625 LINES/50Hz)Y\n06234-065 \nFigure 64. Square Pixel Mode EAV/SAV Embedded Timing  \n \nFIELD\nPIXE L\nDATA\nPAL = 308 CLOCK CYCLES\nNTSC = 236  CLOCK CYCLESCb Y Cr YHSYNC\n06234-066 \nFigure 65. Square Pixel Mode Active Pixel Timing  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 54 of 107 FILTERS  \nTable 42 shows an overview of the programmable filters available \non the ADV7390/ ADV7391/ ADV7392/ ADV7393.  \nTable 42. Selectable Filters  \nFilter  Subaddress  \nSD Luma LPF NTSC  0x80  \nSD Luma LPF PAL  0x80  \nSD Luma Notch NTSC  0x80  \nSD Luma Notch PAL  0x80  \nSD Luma SSAF  0x80  \nSD Luma CIF  0x80  \nSD Luma QCIF  0x80  \nSD Chroma 0.65 MHz  0x80  \nSD Chroma 1.0 MHz  0x80  \nSD Chroma 1.3 MHz  0x80  \nSD Chroma 2.0 MHz  0x80  \nSD Chroma 3.0 MHz  0x80  \nSD Chroma CIF  0x80  \nSD Chroma QCIF  0x80  \nSD PrPb SSAF  0x82  \nED/HD Sinc Compensation Filter  0x33  \nED/HD Chroma SSAF  0x33  \n \nSD Internal Filter Response  \nSubaddress 0x80, Bits[7:2]; Subaddress 0x82, Bit 0 \nThe Y filter supports several different frequency responses, \nincluding two low -pass responses, two notch responses, an \nextended (SSAF) response with or without gain boost atten -\nuation, a CIF response, and a QCIF response. The PrPb filter supports several different frequency responses, including six low-pass responses, a CIF response, and a QCIF response, as \nshown in Figure 38 and Figure 39. \nIf SD Luma SSAF gain is enabled (Subaddress 0x87, Bit 4), there are 13 response options in the range −4 dB to +4 dB. The desired response  can be programmed using Subaddress 0xA2. V ariation \nin frequency responses is  shown in Figure 35 to Figure 37. \nIn additio n to the chroma filters listed in Table 42, the ADV7390/  \nADV7391/ ADV7392/ ADV7393  contain  an SSAF filter that is \nspecifically designed for the color difference comp onent \noutputs, Pr and Pb. This filter has a cutoff frequency of ~2.7  MHz and a gain of –40 dB at 3.8 MHz (see Figure 66). This \nfilter can be controlled with Bit 0 of Sub -address 0x82, Bit 0.  FREQUENC Y (MHz)0GAIN (dB)–10\n–30\n–50\n–60–20\n–40\n6 5 4 3 2 1 0EXTENDED (SSAF) PrPb FI LTER MODE\n06234-067 \nFigure 66. PrPb SSAF Filter  \nIf this filter is disabled, one of the chroma filters shown in  \nTable 43 can be selected and used for the CVBS or luma/ \nchroma signal.  \nTable 43. Internal Filter Specifications  \nFilter  Pass -Band  \nRipple (dB)1 3 dB Bandwidth (MHz)2 \nLuma LPF NTSC  0.16  4.24  \nLuma LPF PAL  0.1  4.81  \nLuma Notch NTSC  0.09  2.3/4.9/6.6  \nLuma Notch PAL  0.1  3.1/5.6/6.4  \nLuma SSAF  0.04  6.45  \nLuma CIF  0.127  3.02  \nLuma QCIF  Monotonic  1.5  \nChroma 0.65 MHz  Monotonic  0.65  \nChroma 1.0 MHz  Monotonic  1  \nChroma 1.3 MHz  0.09  1.395  \nChroma 2.0 MHz  0.048  2.2  \nChroma 3.0 MHz  Monotonic  3.2  \nChroma CIF  Monotonic  0.65  \nChroma QCIF  Monotonic  0.5  \n1 Pass -band ripple is the maximum fluctuation from the 0 dB response in the \npass band, measured in decibels . The pass band is defined to have 0 Hz to fc \n(Hz) frequency limits for a  low-pass filter  and 0 Hz to f1 (Hz) and f2 (Hz) to \ninfinity for a notch filter, where fc, f1, and f2 are the −3 dB points.  \n2 3 dB bandwidth refers to the −3 dB cutoff frequency.  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 55 of 107 ED/HD Sinc Compensation Filter Response  \nSubaddress 0x3 3, Bit 3  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 include  a filter \ndesigned to counter the effect of sinc roll -off in DAC 1, DAC 2, \nand DAC 3 while operating in ED/HD mode. This filter is \nenabled by default. It can be disabled using Subaddress 0x33, Bit 3. \nThe benefit of the filter is illustrated in Figure 67 and Figure 68. \nFREQUENC Y (MHz)0.5\n–0.5\n30 5 0GAIN (dB)\n10 15 20 250.4\n0.1\n–0.2\n–0.3\n–0.40.3\n0.2\n0\n–0.1\n06234-068 \nFigure 67. ED/HD Sinc Compensation Filter Enabled  \nFREQUENC Y (MHz)0.5\n–0.5\n30 5 0GAIN (dB)\n10 15 20 250.4\n0.1\n–0.2\n–0.3–0.40.3\n0.2\n0\n–0.1\n06234-069 \nFigure 68. ED/HD Sinc Compensation Filter Disabled  \nED/HD TEST PATTERN COLOR CONTROLS  \nSubaddress 0x36 to Subaddress 0x38  \nThree 8 -bit registers at Subaddress 0x36 to Subaddress 0x38  \nare used to program the output color of the internal ED/HD  \ntest pattern generator (Subaddress 0x31, Bit 2 = 1), wheth er it \nbe the lines of the c rosshatch pattern or the uniform field test \npattern. They are not functional as color controls for external \npixel data input.  \nThe values for the luma (Y) and color difference (Cr and Cb) signals used to obtain white, black, and saturated primary and comple mentary colors conform to the ITU -R BT.601 -4 \nstandard.  Table 44 shows sample color values that can be programmed \ninto the color registers when the output standard s election is set \nto EIA770.2/EIA770.3 (Subaddress 0x30, Bits[1:0] = 00).  \nTable 44. Sample Color Values for EIA770.2/EIA770.3 \nED/HD Output Standard Selection  \nSample Color  Y Value  Cr Value  Cb Value  \nWhite  235 (0xEB)  128  (0x80)  128  (0x80)  \nBlack  16 (0x10)  128  (0x80)  128  (0x80)  \nRed  81 (0x51)  240  (0xF0)  90  (0x5A)  \nGreen  145 (0x91)  34  (0x22)  54  (0x36)  \nBlue  41 (0x29)  110 (0x6E)  240  (0xF0)  \nYellow  210 (0xD2)  146 (0x92)  16  (0x10)  \nCyan  170 (0xAA)  16 (0x10)  166  (0xA6)  \nMagenta  106 (0x6A)  222 (0xDE)  202  (0xCA)  \n \nCOLOR SPACE CONVERSI ON MATRIX  \nSubaddress 0x03 to Subaddress 0x09  \nThe internal color space conversion (CSC) matrix automatically performs all color space conversions based on the input mode \nprogrammed in the mode select register (Subaddress 0x01, \nBits[6:4]). Table 45 and Table 46 show the options available in \nthis matrix.  \nAn SD color space conversion from RGB -in to YPrPb -out is \npossible on the ADV7392/ ADV7393. An ED/HD color space \nconversion from RGB -in to YPrPb -out is not possible. \nTable 45. SD Color Space Conversion Options  \nInput  Output1 YPrPb/RGB Out \n(Subad dress  0x02, \nBit 5)  RGB In/YCrCb In (Subaddress 0x87, \nBit 7)  \nYCrCb  YPrPb  1 0 \nYCrCb  RGB  0 0 \nRGB2 YPrPb  1 1 \nRGB2 RGB  0 1 \n1 CVBS/Y -C outputs are available for all CSC combinations.  \n2 Available on the ADV7392/ ADV7393 (40-pin devices) only.  \nTable 46. ED/HD Color Space Conversion Options  \nInput  Output  YPrPb/RGB Out  \n(Subaddress  0x02, Bit 5)  \nYCrCb  YPrPb  1 \nYCrCb  RGB  0 \nSD Manual CSC Matrix Adjust Feature  \nThe SD manual CSC matrix adjust feature (available for the  \nADV7392 and ADV7393 only ) provides custom coefficient \nmanipulation for RGB to YPbPr conversion (for YPbPr to RGB \nconversion, this matrix adjustment is not available).  \nNormally, there is no need to modify the SD matrix coefficients \nbecause the CSC matrix automatically performs the color space \nconversion based on the output color space selected (see Table 46). \nNote that Bit 7 in subaddress 0x87 must be set to enable  RGB \ninput and, therefore, use the CSC manual adjustment.  \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 56 of 107 The SD CSC matrix scalar uses the following equations:  \nY = (a1 × R) + ( a2 × G) + ( a3 × B) + a4 \nPr = (b1 × R) + ( b2 × G) + ( b3 × B) + b4  \nPb = (c1 × R) + (c 2 × G) + (c 3 × B) + c 4 \nThe coefficients and their default values are located in the \nregisters shown in Table 47. \nTable 47. SD Manual CSC Matrix Default Values  \nCoefficient  Subaddress  Default  \na1 0xBD  0x42  \na2 0xBE  0x81  \na3 0xBF  0x19  \na4 0xC0 0x10  \nb1 0xC1 0x70  \nb2 0xC2 0x5E  \nb3 0xC3 0x12  \nb4 0xC4 0x80  \nc1 0xC5 0x26  \nc2 0xC6 0x4A  \nc3 0xC7  0x70  \nc4 0xC8 0x80  \nED/HD Manual CSC Matrix Adjust Feature  \nThe ED/HD manual CSC matrix adjust feature provides custom coefficient manipulation for color space conversions and is used \nin ED and HD modes only. The ED/HD manual CSC  matrix \nadjust feature can be enabled using Subaddress  0x02, Bit 3.  \nNormally, there is no need to enable this feature because the CSC  \nmatrix automatically performs the color space conversion based \non the input mode chosen (ED or HD) and the output  color \nspace selected (see Table 46). For this reason, the ED/HD \nmanual CSC  matrix adjust feature is disabled by default.  \nIf RGB output is selected, the ED/HD CSC matrix scalar uses the following equations:  \nR = GY × Y + RV × Pr \nG = GY × Y − (GU × Pb) − (GV × Pr) \nB = GY × Y + BU × Pb \nNote that subtractions are implemented in the hardware.  \nIf YPrPb output is selected, the following equations are used: \nY = GY × Y \nPr = RV × Pr \nPb = BU × Pb \nwhere:  \nGY = Subaddress 0x05, Bits[7:0] and Subaddress 0x03, Bits[1:0].  \nGU = Subaddress 0x06, Bits[7:0] and Subaddress 0x04, Bits[7:6].  \nGV = Subaddress 0x07, Bits[7:0] and Subaddress 0x04, Bits[5:4].  \nBU = Subaddress 0x08, Bits[7:0] and Subaddress 0x04, Bits[3:2].  \nRV = Subaddress 0x09, Bits[7:0] and Subaddress 0x04, Bits[1:0].  On power -up, the CSC matrix is programmed with the default \nvalues shown in Table 48. \nTable 48. ED/HD Manual CSC  Matrix Default Values  \nSubaddress  Default  \n0x03  0x03  \n0x04  0xF0 \n0x05  0x4E  \n0x06  0x0E  \n0x07  0x24  \n0x08  0x92  \n0x09  0x7C  \n \nWhen the ED/HD manual CSC matrix adjust feature is  \nenabled , the default coefficient values in Subaddress 0x03  \nto Subaddress  0x09 are correct for the HD color space only.  \nThe color components are converted according to the following \n1080i and 720p standards (SMPTE 274M, SMPTE 296M):  \nR = Y + 1.575Pr  \nG = Y − 0.468Pr  − 0.187Pb  \nB = Y + 1.855Pb  \nThe conversion coefficie nts should be multiplied by 315 before \nbeing written to the ED/HD CSC matrix registers. This is \nreflected in the default values for GY = 0x13B, GU = 0x03B,  \nGV = 0x093, BU = 0x248, and RV = 0x1F0.  \nIf the ED/HD manual CSC matrix adjust feature is enabled an d \nanother input standard (such as ED) is used, the scale values for GY , GU, GV , BU, and RV must be adjusted according to this input standard color space. The user should consider that the color component  conversion may  use different scale values.  \nFor exam ple, SMPTE 293M uses the following conversion:  \nR = Y + 1.402Pr  \nG = Y − 0.714Pr  − 0.344Pb  \nB = Y + 1.773Pb  \nThe programmable CSC matrix is used for external ED/HD pixel data and is not functional when internal test patterns are enabled.  \nProgramming the CSC Matrix  \nIf custom manipulation of the ED/HD CSC matrix coefficients is required for a YCrCb -to-RGB color space conversion, use  the \nfollowing procedure:  \n1. Enable the ED/HD manual CSC matrix adjust feature \n(Subaddress 0x02, Bit 3).  \n2. Set the output to RGB (Subadd ress 0x02, Bit 5).  \n3. Disable sync on PrPb (Subaddress 0x35, Bit 2).  \n4. Enable sync on RGB (optional) (Subaddress 0x02, Bit 4).  \nThe GY value controls the green signal output level, the BU \nvalue controls the blue signal output level, and the RV value \ncontrols t he red signal output level.  \nData Sheet ADV7390/ADV7391/ADV7392/ADV7393\n \nRev. J | Page 57 of 107 SD LUMA AND COLOR SCALE CONTROL \nSubaddress 0x9C to Subaddress 0x9F \nWhen enabled, the SD luma and color scale control feature can \nbe used to scale the SD Y , Cb, and Cr output levels. This feature \ncan be enabled using Subaddress 0x87, Bit 0. This feature affects \nall SD output signals, that is, CVBS, Y-C, YPrPb, and RGB. \nWhen enabled, three 10-bit registers (SD Y scale, SD Cb scale, \nand SD Cr scale) control the scaling of the SD Y , Cb, and Cr output levels. The SD Y scale register contains the scaling factor \nused to scale the Y level from 0.0 to 1.5 times its initial level. \nThe SD Cb scale and SD Cr scale registers contain the scaling factors to scale the Cb and Cr levels from 0.0 to 2.0 times their \ninitial levels, respectively. \nThe values to be written to these 10-bit registers are calculated \nusing the following equation: \nY, Cb, or Cr Scale Value  = Scale Factor  × 512 \nFor example, if Scale Factor  = 1.3 \nY, Cb, or Cr Scale Value  = 1.3 × 512 = 665.6 \nY, Cb, or Cr Scale Value  = 666 (rounded to the nearest integer ) \nY, Cb, or Cr Scale Value  = 1010011010b \nSubaddress 0x9C, SD scale LSB = 0x2A \nSubaddress 0x9D, SD Y scale register = 0xA6 Subaddress 0x9E, SD Cb scale register = 0xA6 \nSubaddress 0x9F, SD Cr scale register = 0xA6 \nIt is recommended that the SD luma scale saturation feature \n(Subaddress 0x87, Bit 1) be enabled when scaling the Y output \nlevel to avoid excessive Y output levels. \nSD HUE ADJUST CONTROL \nSubaddress 0xA0 \nWhen enabled, the SD hue adjust control register (Subaddress \n0xA0) is used to adjust the hue on the SD composite and \nchroma outputs. This feature can be enabled using Subaddress \n0x87, Bit 2. \nSubaddress 0xA0 contains the bits required to vary the hue of \nthe video data, that is, the variance in phase of the subcarrier during active video with respect to the phase of the subcarrier during the color burst. The ADV7390 /ADV7391 /ADV7392 / \nADV7393  provide a range of ±22.5° in increments of 0.17578125°. \nFor normal operation (zero adjustment), this register is set to 0x80. Value 0xFF and Value 0x00 represent the upper and lower limits, respectively, of the attainable adjustment in NTSC mode. Value 0xFF and Value 0x01 represent the upper and lower \nlimits, respectively, of the attainable adjustment in PAL mode. \nThe hue adjust value is calculated using the following equation: \nHue Adjust  (°) = 0.17578125° ( HCR\nd − 128) \nWhere HCR d = the hue adjust control register (decimal). For example, to adjust the hue by +4°, write 0x97 to the hue \nadjust control register. \n4128 151 0x970.17578125d\uf0e6\uf0f6\uf02b\uf0bb \uf03d \uf0e7\uf0f7\uf0e8\uf0f8 \nwhere the sum is rounded to the nearest integer. \nTo adjust the hue by −4°, write 0x69 to the hue adjust control \nregister. \n4128 105 0x690.17578125d\uf02d\uf0e6\uf0f6\uf02b\uf0bb \uf03d \uf0e7\uf0f7\uf0e8\uf0f8 \nwhere the sum is rounded to the nearest integer. \nSD BRIGHTNESS DETECT \nSubaddress 0xBA \nThe ADV7390 /ADV7391 /ADV7392 /ADV7393  allow \nmonitoring of the brightness level of the incoming video data. \nThis feature is used to monitor the average brightness of the \nincoming Y signal on a field-by-field basis. The information is \nread from the I2C and, based on this information, the color \nsaturation, contrast, and brightness controls can be adjusted \n(for example, to compensate for very dark pictures). \nThe luma data is monitored in the active video area only. The \naverage brightness I2C register is updated on the falling edge of \nevery VSYNC  signal. The SD brightness detect register \n(Subaddress 0xBA) is a read-only register. \nSD BRIGHTNESS CONTROL \nSubaddress 0xA1, Bits[6:0] \nWhen this feature is enabled, the SD brightness/WSS control \nregister (Subaddress 0xA1) is used to control brightness by \nadding a programmable setup level onto the scaled Y data. This \nfeature can be enabled using Subaddress 0x87, Bit 3. \nFor NTSC with pedestal, the setup can vary from 0 IRE to 22.5 IRE. \nFor NTSC without pedestal (see Figure 69) and for PAL, the setup can vary from −7.5 IRE to +15 IRE. \nNTSC WITHOUT PEDESTAL\nNO SETUP\nVALUE ADDEDPOSITIVE SETUP\nVALUE ADDED100 IRE\n0 IRE\nNEGATIVE SETUP\nVALUE ADDED–7.5 IRE+7.5 IRE\n06234-070 \nFigure 69. Examples of Brightness Control Values \nThe SD brightness control register is an 8-bit register. The seven \nLSBs of this 8-bit register are used to control the brightness \nlevel, which can be a positive or negative value. \nFor example, to add a +20 IRE brightness level to an NTSC \nsignal with pedestal, write 0x28 to Subaddress 0xA1. \n0 × (SD Brightness Value)  =  \n0 × ( IRE Value  × 2.015631) = \n0 × (20 × 2.015631) = 0 × (40.31262) ≈ 0x28 \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 58 of 107 To add a –7 IRE brightness level to a PAL signal, write 0x72 to \nSubaddress 0xA1.  \n0 × ( SD Brightness Value) =  \n0 × ( IRE Value  × 2.075631) =  \n0 × (7 × 2.015631) = 0x(14.109417) ≈ 0001110b  \n0001110b into twos complement  = 1110010b = 0x72 \nTable 49. Sample Brightness Control Values1 \nSetup Level \n(NTSC) with \nPedestal  Setup Level \n(NTSC) Without \nPedestal  Setup \nLevel \n(PAL)  Brightness \nControl Value \n22.5 IRE  15 IRE  15 IRE  0x1E  \n15 IRE  7.5 IRE  7.5 IRE  0x0F  \n7.5 IRE  0 IRE  0 IRE  0x00  \n0 IRE  −7.5 IRE  −7.5 IRE  0x71  \n1 Values in the range of 0x3F to 0x44 may  result in an invalid output signal.  \nSD INPUT STANDARD AU TOD ETECTION  \nSubaddress 0x87, Bit 5 \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 include an SD \ninput standard autodetect feature that can be enabled by setting \nSubaddress 0x87, Bit s[5:1].  \nWhen enabled, the ADV7390/ ADV7391/ ADV7392/ ADV7393 \ncan automatically identify an NTSC or a PAL B/D/G/H/I input \nstream. The ADV7390/ ADV7391/ ADV7392/ ADV7393 \nautomatically update  the subcarrier frequency registers with the \nappropriate value for the identified standard. The ADV7390/  \nADV7391/ ADV7392/ ADV7393  are also configured to correctly \nencode the identified standard.  \nThe SD standard bits (Subaddress 0x80, Bits[1:0]) and the \nsubcarrier frequency registers are not updated to reflect the identified standard. All registers retain  their default or user -\ndefined values.  \nDOUBLE BUFFERING  \nSubaddress 0x33, Bit 7  for ED/HD;   \nSubaddress 0x88, Bit 2 for SD  \nDouble -buffered registers are updated once per field. Double \nbuffering improves overall performance because modifications to register settings are not be made during active video  but take \neffect prior to the start of the active video on the next field.  \nUsing Subaddress 0x33, Bit 7, double buffering can be activated \non the following ED/HD registers: the ED/HD Gamma A and \nGamma B curves and ED/HD CGMS registers.  \nUsing Subaddress 0x88, Bit 2, double buffering can be activated on the following SD registers: the  SD Gamma A and Gamma B \ncurves, SD Y scale, SD Cr scale, SD Cb scale, SD brightness, SD \nclosed captioning, and SD Macrovision Bits[5:0] (Subaddress  0xE0, Bits[5:0]).  PROGRAMMABLE DAC GAI N CONTROL  \nSubaddress 0x0B  \nIt is possible to adjust the DAC output sig nal gain up or down \nfrom its absolute level. This is illustrated in Figure 70. \nDAC 1 to DAC 3 are controlled by Register 0x0B.  \nIn Case A of Figure 70, the video output signal is gained. The \nabsolute level of the sync tip and the blanking level increase \nwith respect to the reference video output signal.  The overall \ngain of the signal is increased from the reference signal. \nIn Case B of Figure 70, the video output signal is reduced. The \nabsolute level of the sync t ip and the blanking level decrease \nwith respect to the reference video output signal. The overall \ngain of the signal is reduced from the reference signal.  \n \nCASE B\n700mV\n300mVNEG ATIVE GAIN PROGRAMMED IN\nDAC OUTPUT LEVEL  REGISTERS,\nSUBADDRESS 0x0BCASE  A\nGAIN PROGRAMMED IN DAC OUTPUT LEVE L\nREGISTERS, SUBADDRESS 0x0B\n700mV\n300mV\n06234-071 \nFigure 70. Programmable DAC Gain —Positive and Negative Gain  \nThe range of this feature is specified for ±7.5% of the nominal \noutput from the DACs. For example, if the output current of the \nDAC is 4.33 mA, the DAC gain control feature can change this \noutput current from 4.008 mA (−7.5%) to 4.658 mA (+7.5%).  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 59 of 107 The reset value o f the  control registers is 0x00; that is, nominal \nDAC current is output. Table 50 is an example of how the output  \ncurrent of the DACs varies for a nominal 4.33 mA output  current.  \nTable 50. DAC Gain Control  \nSubaddress  0x0B  DAC Current \n(mA)  % Gain  Note  \n0100 0000 (0x40)  4.658  7.5000%   \n0011 1111 (0x3F)  4.653  7.3820%   \n0011 1110 (0x3E)  4.648  7.3640%   \n...  ...  ...   \n...  ...  ...   \n0000 0010 (0x02)  4.43  0.0360%   \n0000 0001 (0x01)  4.38  0.0180%   \n0000 0000 (0x00)  4.33  0.0000%  Reset value, \nnominal  \n1111 1111 (0xFF)  4.25  −0.0180%   \n1111 1110 (0xFE)  4.23  −0.0360%   \n...  ...  ...   \n...  ...  ...   \n1100 0010 (0xC2)  4.018  −7.3640%   \n1100 0001 (0xC1)  4.013  −7.3820%   \n1100 0000 (0xC0)  4.008  −7.5000%   \nGAMMA CORRECTION  \nSubaddress 0x44 to Subaddress 0x57 for ED/HD;   \nSubaddress 0xA6 to Subaddress 0xB9 for SD  \nGenerally, gamma correction is applied to compensate for the \nnonlinear relationship between signal input and output brightness level (as perceived on a CRT). It can also be applied wherever nonlinear processing is used.  \nGamma correction uses the function  \nSignal\nOUT = (Signal IN)γ \nwhere γ is the gamma correction factor . \nGamma correction is available for SD and ED/HD video. Fo r \nboth variations, there are twenty  8-bit registers. They are used \nto pro gram Gamma C orrection Curve A and Gamma \nCorrection Curve B.  \nED/HD gamma correction is enabled using Subaddress 0x35, Bit 5.  ED/HD Gamma C orrection Curve A is programmed at \nSubaddress 0x44 to Subaddress 0x4D, and ED/HD Gamma Correction Curve B is programmed at Subaddress 0x4E to \nSubaddress 0x57.  \nSD gamma correction is enabled us ing Subaddress 0x88, Bit 6. \nSD G amma Correction Cu rve A is programmed at Subaddress \n0xA6 to Subaddress 0xAF , and SD Gamma C orrection Curve B \nis programmed at Subaddress 0xB0 to Subaddress 0xB9.  Gamma correction is performed on the luma data only. The \nuser can choose one of two correction curves, Curve A or \nCurve B. Only one of these curves can be used at a time. For ED/HD gamma correction, curve selection is controlled using Subaddress 0x35, Bit 4. For SD gamma correction, curve selection is controlled using Subaddress 0x88, Bit 7. \nThe shape of the gamma correction curve is controlled by \ndefining the curve response at 10 different locations along the \ncurve. By altering the response at these locations, the shape of \nthe gamma correction curve can be modified. Between these \npoints, linear interpolation is used to generate intermediate values. Considering the curve to have a total length of 256 points, the 10 programmable locations are at the following \npoints : 24, 32, 48, 64, 80, 96, 128, 160, 192, and 224. The \nfollowing locations are fixed and cannot be changed: 0, 16, 240, \nand 255.  \nFrom the curve locations , 16 to 240, the values at the \nprogrammable locations and, therefore, the response of the gamma correction curve, should be calculated to produce the following result:  \nx\nDESIRED  = (xINPUT)γ \nwhere:  \nxDESI RED is the desired gamma corrected output . \nxINPUT is the linear input signal.  \nγ is the  gamma correction factor . \nTo program the gamma correction registers, calculate the  10 programmable curve values using the following formula:  \n16 )16 240(16 24016+\uf8f7\uf8f7\n\uf8f8\uf8f6\n\uf8ec\uf8ec\n\uf8ed\uf8eb−×\uf8f7\uf8f8\uf8f6\uf8ec\uf8ed\uf8eb\n−−=γγn\nn \nwhere : \nγn is the value to be written into the gamma correction register \nfor point n on the gamma correction curve . \nn = 24, 32, 48, 64, 80, 96, 128, 160, 192, or 224.  \nγ is the gamma correction factor . \nFor example, setting γ = 0.5 for all programmable curve data points results in the following y\nn values:  \ny24 = [(8/224)0.5 × 224] + 16 = 58  \ny32 = [(16/224)0.5 × 224] + 16 = 76 \ny48 = [(32/224)0.5 × 224] + 16 = 101 \ny64 = [(48/224)0.5 × 224] + 16 = 120 \ny80 = [(64/224)0.5 × 224] + 16 = 136 \ny96 = [(80/224)0.5 × 224] + 16 = 150 \ny128 = [(112/224)0.5 × 224] + 16 = 174 \ny160 = [(144/224)0.5 × 224] + 16 = 195 \ny192 = [(176/224)0.5 × 224] + 16 = 214 \ny224 = [(208/224)0.5 × 224] + 16 = 232 \nwhere  the sum of each equation is rounded to the nearest integer.  \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 60 of 107 The gamma curves in Figure 71 and Figure 72 are examples \nonly; any user -defined curve in the range from 16 to 240 is \nacceptable.  \nLOC ATION0050100150200250300\n50 100 150 200 2500.5\nSIGNA L INPUTGAMM A CORRECTED AMPLITUDESIGNA L OUTPUTGAMM A CORRECTION BLOCK OUTPUT TO A RAM P INPUT\n06234-072 \nFigure 71. Signal Input (Ramp) and Signal Output for Gamma 0.5  \n \nLOC ATION0050100150200250300\n50 100 150 200 250GAMM A CORRECTED AMPLITUDEGAMM A CORRECTION BLOCK TO A RAM P INPUT FOR\nVARIOUS GAMM AVALUES\n0.3\n0.5\n1.5\n1.8SIGNAL INPUT\n06234-073 \nFigure 72. Signal Input (Ramp) and Selectable Output Curves  \nED/HD SHARPNESS FILTER AND ADAPTIVE FILT ER \nCONTROLS  \nSubaddress  0x40;  Subaddress 0x58 to Subaddress 0x5D  \nThere are three filter modes available on the ADV7390 /ADV7391 / \nADV7392/ ADV7393: sharpness filter mode and two adaptive \nfilter modes.  \nED/HD Sharpness Filter Mode  \nTo enhance or attenuate the Y signal in the frequency ranges \nshown in  Figure 73, the ED/HD sharpness filter  must be enabled (Subaddress 0x31, Bit 7 = 1) and the ED/HD adaptive filter must be disabled (Subaddress 0x35, Bit 7 = 0).  \nTo select one of the 256 individual responses, the corresponding \ngain values, ranging from −8 to +7 for each filter, must be \nprogramm ed into the ED/HD sharpness filter gain register at \nSubaddress 0x40.  \nED/HD Adaptive Filter Mode  \nIn ED/HD adaptive filter mode, the following registers are used:  \n• ED/HD A daptive Filter Threshold A  \n• ED/HD Adaptive F ilter Threshold B  \n• ED/HD Adaptive F ilter Thres hold C  \n• ED/HD Adaptive F ilter Gain 1  \n• ED/HD Adaptive F ilter Gain 2  \n• ED/HD Adaptive F ilter Gain 3  \n• ED/H D sharpness filter gain  \nTo activate the adaptive filter control, the ED/HD sharpness \nfilter and the ED/HD adaptive filter must be enabled \n(Subaddress 0x31, Bit 7 = 1, and Subaddress 0x35, Bit 7 = 1, \nrespectively).  \nThe derivative of the incoming signal is compared to the three progra mmable threshold values: ED/HD a daptive f ilter \n(Threshold A, Threshold B, and Threshold C ) registers \n(Subaddress 0x5B, Subaddress  0x5C, and Subaddress 0x5D). \nThe recommended threshold range is 16 to 235, although any value in the range of 0 to 255 can be used.  \nThe edges can then be attenuated with the settings in the ED/HD adaptive f ilter (Gain 1, Gain 2, and Gain 3 ) registers \n(Suba ddress 0x58, Subaddress 0x59 and Subaddress 0x5A), and \nthe ED/HD sharpness filter gain register (Subaddress 0x40). \nThere are two adaptive filter modes available. The mode is \nselected using the ED/HD adaptive filter mode control (Subaddress 0x35, Bit 6)  as follows: \n• Mode A is used when the ED/HD adaptive filter mode control is set to 0. In this case, Filter B (LPF) is used in the \nadaptive filter block. In addition, only the programmed \nvalues for Gain B in the ED/HD sharpness filter g ain \nregister and ED/HD ada ptive filter ( Gain 1, Gain 2, and \nGain 3 ) registers are applied when needed. The Gain A \nvalues are fixed and cannot be changed.  \n• Mode B is used when ED/HD adaptive filter mode control is set to 1. In this mode, a cascade of Filter A and Filter B is used.  \nBoth settings for Gain A and Gain B in the ED/HD sharpness  \nfilter gain register and ED/HD adaptive f ilter (Gain 1, Gain 2, \nand Gain 3 ) registers become active when needed.  \n \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 61 of 107 FREQUENC Y (MHz)\nFILTER A RESPONSE (Gain Ka)MAGNITUDE\n0.50.60.70.80.91.01.11.21.31.41.5\nFREQUENC Y (MHz)\nFILTER B RESPONSE (Gain Kb)MAGNITUDE\n0.50.60.70.80.91.01.11.21.31.41.5\nFREQUENC Y (MHz)MAGNITUDE RESPONSE (Linear Scale)1.01.11.21.31.41.51.6\n10 12INPUT\x03\nSIGNA L\nSTEP\nFREQUENC Y RESPONSE IN SHARPNESS\nFILTER MODE WITH Ka = 3 AND Kb = 7SHARPNESS AND ADAPTIVE FIL TER CONTRO L BLOCK\n0 2 4 6 8\n06234-074 \nFigure 73. ED/HD Sharpness and Adaptive Filter Control  \nBlock\nfed\na\nb\nc\n1R4R2\nCH1  500mV M 4.00 µs CH1\nALL FIELDS REF A 500mV  4.00 µs 1R2R11\nCH1  500mV M 4.00 µs CH1\nALL FIELDS REF A 500mV  4.00 µs 1 9.99978ms 9.99978ms\n06234-075 \nFigure 74. ED/HD Sharpness Filter Control with Different Gain Settings for ED/HD Sharpness Filter Gain Values  \nED/HD SHARPNESS FILTER AND ADAPTIVE FILT ER \nAPPLICATION EXAMPLES  \nSharpness Filter Application  \nThe ED/HD sharpness filter can be used to enhance or \nattenuate the Y video output signal. The register settings in \nTable 51 are used to achieve the results shown in Figure 74. \nInput data is  generated by an external signal source.  \nTable 51. ED/HD Sharpness Control  Settings for Figure 74 \nSubaddress  Register Setting  Reference1 \n0x00  0xFC   \n0x01  0x10   \n0x02  0x20   \n0x30  0x00   \n0x31  0x81   \n0x40  0x00  a  \n0x40  0x08  b  \n0x40  0x04  c  \n0x40  0x40  d  \n0x40  0x80  e  \n0x40  0x22  f  \n1 See Figure 74. Adaptive Filter Control Application  \nThe register settings in Table 52 are used to obtain the resu lts \nshown in Figure 76, that is, to remove the ringing on the input \nY signal, as shown in Figure 75. Input data is generated by an \nexternal signal source. \nTable 52. Register Settings for Figure 76 \nSubaddress  Register Setting  \n0x00  0xFC  \n0x01  0x38  \n0x02  0x20  \n0x30  0x00  \n0x31  0x81  \n0x35  0x80  \n0x40  0x00  \n0x58  0xAC  \n0x59  0x9A  \n0x5A  0x88  \n0x5B  0x28  \n0x5C  0x3F  \n0x5D  0x64  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 62 of 107 06234-076 \nFigure 75. Input Signal to ED/HD Adaptive Filter  \n \n06234-077 \nFigure 76. Output Signal from ED/HD Adaptive Filter (Mode A)  \nWhen the adaptive filter mode is changed to Mode B  \n(Subaddress 0x35, Bit 6), the output shown in Figure 77  \ncan be obtained.  \n06234-078 \nFigure 77. Output Signal from ED/HD Adaptive Filter (Mode B)  \nSD DIGITAL NOISE REDUCTION  \nSubaddress 0xA3 to Suba ddress 0xA5  \nDigital noise reduction (DNR) is applied to the Y data only.  \nA filter block selects the high frequency, low amplitude compo -\nnents of the incoming signal (DNR input select). The absolute \nvalue of the filter output is compared to a programmable \nthreshold value (DNR threshold control). There are two DNR modes available: DNR mode and DNR sharpness mode.  In DNR mode, if the absolute value of the filter output is \nsmaller than the threshold, it is assumed to be noise. A \nprogrammable amount (coring gai n border, coring gain data) of \nthis noise signal is subtracted from the original signal. In DNR sharpness mode, if the absolute value of the filter output is less than the programmed threshold, it is assumed to be noise as before. However, if the level exc eeds the threshold, now being \nidentified as a valid signal, a fraction of the signal (coring gain border, coring gain data) is added to the original signal to boost high frequency components and sharpen the video image.  \nIn MPEG systems, it is common to pro cess the video information \nin blocks of 8 pixels ×  8 pixels for MPEG2 systems or 16 pixels \n× 16 pixels for MPEG1 systems (block size control). DNR can \nbe applied to the resulting block transition areas known to \ncontain noise. Generally, the block transition area contains two \npixels. It is possible to define this area to contain four pixels \n(border area).  \nIt is also possible to compensate for variable block positioning \nor differences in YCrCb pixel timing with the use of the DNR block offset.  \nThe digital noise reduction registers are three 8 -bit registers. \nThey are used to control the DNR processing.  \nBLOCK SIZE CONTROL\nBORDER AREA\nBLOCK OFFSET\nCORING GAIN D ATA\nCORING GAIN BORDERGAINDNR CONTROL\nFILTER\nOUTPUT\n> THRESHOLD?INPUT FILTER\nBLOCK\nFILTER OUTPUT\n< THRESHOLD\nDNR OUT+\n+\nMAIN SIGNAL PATHADD SIGNAL\nABOVE\nTHRESHOLD\nRANGE FROM\nORIGINAL SIGNALDNRSHARPNESS\nMODE\nNOISE\nSIGNAL PATH\nY DATA\nINPUTBLOCK SIZE CONTROL\nBORDER AREA\nBLOCK OFFSET\nCORING GAIN DATA\nCORING GAIN BORDERGAINDNR CONTROL\nFILTER\nOUTPUT\n< THRESHOLD?INPUT FILTER\nBLOCK\nFILTER OUTPUT\n> THRESHOLD\nDNR OUT\nMAIN SIGNAL PATHSUBTRACT\nSIGNAL IN\nTHRESHOLD\nRANGE FROM\nORIGINAL SIGNALDNR MODE\nNOISESIGNAL PATH\nY DATA\nINPUT\n–\n+\n06234-079 \nFigure 78. SD DNR Block Diagram  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 63 of 107 Coring Gain Border —Subaddress 0xA3, Bits[3:0]  \nThese four bits are assigned to the gain factor  applied to border \nareas. In DNR mode, the range of gain values is 0 to 1 in \nincrements of 1/8. This factor is applied to the DNR filter output that lies below the set threshold range. The result is then \nsubtracted from the original signal. \nIn DNR sharpnes s mode, the range of gain values is 0 to 0.5 in \nincrements of 1/16. This factor is applied to the DNR filter \noutput that lies above the threshold range. The result is added to \nthe original signal.  \nCoring Gain Data—Subaddress 0xA3, Bits[7:4]  \nThese four bits  are assigned to the gain factor applied to the luma \ndata inside the MPEG pixel block. In DNR mode, the range of \ngain values is 0 to 1 in increments of 1/8. This factor is applied to the DNR filter output that lies below the set threshold range. The result  is then subtracted from the original signal.  \nIn DNR sharpness mode, the range of gain values is 0 to 0.5 in increments of 1/16. This factor is applied to the DNR filter \noutput that lies above the threshold range. The result is added to \nthe original signal . \nOXXXXXXOOXXXXXXO\nOXXXXXXOOXXXXXXO\nOXXXXXXOOXXXXXXO DNR27 TO DNR24 = 0x01OFFSET CAUSED\nBYVARIATIONS IN\nINPUT TIMINGAPPLY BORDER\nCORING GAINAPPLY DATA\nCORING GAIN\n06234-080 \nFigure 79. SD DNR Offset Control \nDNR Threshold —Subaddress 0xA4, Bits[5:0]  \nThese six bits are used to define the threshold value in the range \nof 0 to 63. The range is an absolute value.  \nBorder Area —Subaddress 0xA4, Bit 6  \nWhen this bit is set to Logic 1, the block transition area can be \ndefined to consist of four pixels. If this bit is set to Logic 0, the border transition area consists of two pixels, where one pixel \nrefers to two clock cycles at 27 MHz.  \n720×485 PIXELS\n(NTSC)\n8×8 PIXE L BLOCKTWO-PIXE L\nBORDER DATA\n8×8 PIXE L BLOCK\n06234-081 \nFigure 80. SD DNR Border Area  Block Size —Subaddress 0xA4, Bit 7  \nThis bit is used to select the size of the data blocks to be processed. Setting the block size control function to Logic 1 defines a 16 pixel ×  16 pixel data block, and Logic 0 defines an \n8 pixel × 8 pixel data block, where one pixel refers to two clock \ncycles at 27 MHz.  \nDNR Input Select —Subaddress 0xA5, Bits[2:0]  \nThese three bits are assigned to select the filter that is applied to the incoming Y data. The signal that lies in the pass band  of the \nselected filter is the signal processed by DNR. Figure 81 shows \nthe filter responses selectable with this control.  \nFILTER C\nFILTER B\nFILTER AFILTER D\nFREQUENC Y (MHz)00.20.40.6MAGNITUDE0.81.0\n0 1 2 3 4 5 6\n06234-082 \nFigure 81. SD DNR Input Select  \nDNR Mode —Subaddress 0xA5, Bit 3  \nThis bit controls the DNR mode selected. Logic 0 selects DNR mode; Logic 1 selects DNR sharpness mode.  \nDNR works on the principle of defining low amplitude, high frequency signals as probable noise and subtrac ting this noise \nfrom the original signal.  \nIn DNR mode, it is possible to subtract a fraction of the signal that lies below the set threshold, assumed to be noise, from the \noriginal signal. The threshold is set in DNR Register 1. \nWhen DNR sharpness mode is enabled, it is possible to add a \nfraction of the signal that lies above the set threshold to the \noriginal signal because this data is assumed to be valid data and not noise. The overall effect is that the signal is boosted (similar to using the extended SS AF filter).  \nBlock Offset Control —Subaddress 0xA5, Bits[7:4]  \nFour bits are assigned to this control, which allows a shift in the \ndata block of 15 pixels maximum. The coring gain positions are fixed. The block offset shifts the data in steps of one pixel suc h \nthat the border coring gain factors can be applied at the same position regardless of variations in input timing of the data. \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 64 of 107 SD ACTIVE VIDEO EDGE CONTROL  \nSubaddress 0x82, Bit 7 \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 are able to \ncontrol fast rising and falling signals at the start and end of \nactive video to minimize ringing.  \nWhen the active video edge control feature is enabled (Subaddress 0x82, Bit 7 = 1), the first th ree pixels and the last three pixels of the active video on the luma channel are scaled \nso that maximum transitions on these pixels are not possible. \nAt the start of active video, the first three pixels are multiplied \nby 1/8, 1/2, and  7/8, respectively. Ap proaching the end of active \nvideo, the last three pixels are multiplied by  7/8, 1/2, and 1/8,  \nrespectively. All other active video pixels pass through \nunprocessed.  \n \n \n100 IRE\n0 IRE100 IRE\n12.5 IRE87.5 IRE\n0 IRE50 IRELUM A CHANNE L WITH\nACTIVE VIDEO EDGE\nDISABLEDLUM A CHANNE L WITH\nACTIVE VIDEO EDGE\nENABLED\n06234-083 \nFigure 82. Example of Active Video Edge Functionality  \n \nVOLTS\n0 2 4F2\nL135\n6 8 10 12IRE:FL T\n–500 050100\n0.5\n06234-084 \nFigure 83. Example of Video Output with Subaddress 0x82, Bit 7 = 0  \n \nVOLTS\n0 2 –2 4 6 8 10 12F2\nL135IRE:FL T\n–50050100\n00.5\n06234-085 \nFigure 84. Example of Video Output with Subaddress 0x82, Bit 7 = 1  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 65 of 107 EXTERNAL HORIZONTAL AND VERTICAL SYNCHRO NIZATION CONTROL  \nFor timing synchronization purposes, the ADV7390/ ADV7391/ ADV7392/ ADV7393 are able to accept either EAV/SAV time codes \nembedded in the input pixel data or external synchronization signals provided on the HSYNC  and VSYNC  pins (see Table 53). It is also \npossible to output synchronization signals on the HSYNC  and VSYNC  pins (see Table 54 to Table 56). \nTable 53. Timing Synchronization Signal Input Options  \nSignal Pin  Condition  \nSD HSYNC  In HSYNC  SD slave t iming (Mode 1 , Mode 2, or Mode 3 ) selected (Subaddress 0x8A[2:0])1 \nSD VSYNC /FIELD In  VSYNC  SD s lave timing (Mode 1, Mode 2, or Mode 3 ) selected (Subaddress 0x8A[2:0])1 \nED/HD HSYNC  In HSYNC  ED/HD timing s ynchronization inputs enabl ed (Subaddress 0x30, Bit 2 = 0)  \nED/HD VSYNC /FIELD In  VSYNC  ED/HD t iming synchronizat ion inputs e nabl ed (Subaddress 0x30, Bit 2 = 0)  \n1 SD and ED/HD timing synchronization outputs must also be disabled (Subaddress 0x02[7:6] = 00).  \nTable 54. Timing Synchronization Signal Output Options  \nSignal Pin  Condition  \nSD HSYNC  Out HSYNC  SD timing s ynchronization outputs e nabled (Subaddress 0x02, Bit 6 = 1)1 \nSD VSYNC /FIELD Out  VSYNC  SD timing s ynchronization outputs e nabled (Subaddress 0x02, Bit 6 = 1)1  \nED/HD HSYNC  Out HSYNC  ED/HD timing s ynchronization outputs e nabled (Subaddress 0x02, Bit 7 = 1)2 \nED/HD VSYNC /FIELD Out  VSYNC  ED/HD t iming synchronization  outputs e nabled  (Subaddress 0x02, Bit 7 = 1)2 \n1 ED/HD timing synchronization outputs must also be disabled (Subaddress 0x02, Bit 7 = 0).  \n2 ED/HD timing synchronization inputs must also be disabled ; that is, embedded EAV/SAV timing codes must be enabled (Subaddress 0x30,  Bit 2 = 1).  \nTable 55. HSYNC  Output Control1, 2 \nED/HD Input Sync Format \n(Subaddress 0x30,   \nBit 2)  ED/HD HSYNC  Control  \n(Subaddress 0x34,  \nBit 1)  ED/HD Sync  \nOutput Enable  \n(Subaddress 0x02, \nBit 7)  SD Sync  \nOutput Enable \n(Subaddress 0x02,  \nBit 6)  Signal on HSYNC  Pin Duration  \nX X 0 0 Tristate  N/A  \nX X 0 1 Pipelined SD HSYNC  See the SD Timing  \nsection.  \n0 0 1 X Pipelined ED/HD HSYNC  As per HSYNC  \ntiming.  \n1 0 1 X Pipelined ED/HD HSYNC  \nbased on AV Code H bi t Same as  line \nblanking interval.  \nX 1 1 X Pipelined ED/HD HSYNC  \nbased on horizontal \ncounter  Same as embedded  \nHSYNC . \n1 In all ED/HD standards where there is a n HSYNC  output, the start of the HSYNC  pulse is aligned with the falling edge of the embedded HSYNC  in the output video.  \n2 X = don’t care.  \nTable 56. VSYNC  Output Control1, 2 \nED/HD Input \nSync Format  \n(Subaddress \n0x30, Bit 2)  ED/HD VSYNC  \nControl   \n(Subaddress \n0x34, Bit 2)  ED/HD Sync Output Enable  \n(Subaddress \n0x02, Bit 7)  SD Sync Output Enable \n(Subaddress \n0x02, Bit 6)  Video Standard  Signal on \nVSYNC  Pin Duration  \nx x 0 0 x Tristate  N/A  \nx x 0 1 Interlaced  Pipelined SD VSYNC /field  See the SD Timing  \nsection.  \n0 0 1 x x Pipelined ED/HD VSYNC  \nor field signal  As per VSYNC  or \nfield signal timing.  \n1 0 1 x All HD interlaced \nstandards  Pipe lined f ield signal \nbased on AV Code F bit  Field.  \n1 0 1 x All ED/HD progressive \nstandards  Pipelined \nVSYNC  based \non AV Code V bit  Vertical blanking \ninterval.  \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 66 of 107 ED/HD Input \nSync Format  \n(Subaddress \n0x30, Bit 2)  ED/HD VSYNC  \nControl   \n(Subaddress \n0x34, Bit 2)  ED/HD Sync Output Enable  \n(Subaddress \n0x02, Bit 7)  SD Sync Output Enable \n(Subaddress \n0x02, Bit 6)  Video Standard  Signal on \nVSYNC  Pin Duration  \nX 1 1 X All ED/HD standards  \nexcept 525p  Pipelined ED/HD VSYNC  \nbased on the vertical \ncounter  Aligned with serration lines.  \nX 1 1 X 525p  Pipelined ED/HD VSYNC  \nbased on the vertical \ncounter  Vertical blanking \ninterval.  \n \n1 In all ED/HD standards where there is a  VSYNC  output, the start of the VSYNC  pulse is aligned with the falling edge of the embedded VSYNC  in the output video.  \n2 X = don’t care.  \nLOW POWER MODE  \nSubaddress 0x0D, Bits[2:0]  \nFor power -sensitive applications, the ADV7390/ ADV7391/  \nADV7392/ ADV7393 support an Analog Devices, Inc., \nproprietary low power mode of operation. To use  this low \npower mode, the DACs must be operating in full- drive mode \n(RSET = 510 Ω, R L = 37.5 Ω). Low pow er mode is not available in \nlow-drive mode  (RSET = 4.12 kΩ, R L = 300 Ω). Low power mode \ncan be independently enabled or disabled on each DAC using \nSubaddress 0x0D, Bits[2:0]. Low power mode is disabled by \ndefault on all DACs.  \nIn low -power mode, DAC current co nsumption is content \ndependent and, on a typical video stream, it can be reduced by \nas much as 40%. For applications requiring the highest possible video performance, low power mode should be disabled.  \nCABLE DETECTION  \nSubaddress 0x10, Bits[1:0]  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 include  an \nAnalog Devices proprietary cable detection feature.  The cable \ndetection feature is available on DAC 1 and DAC 2 when operating in full -drive mode (R\nSET = 510 Ω, R L = 37.5 Ω, \nassuming a connected cable). The feature is not available in low -\ndrive mode (R SET = 4.12 kΩ, R L = 300 Ω). For a DAC to be \nmonitored, the DAC must be powered up in Subaddress 0x00.  \nThe cable detection feature can be used with all SD, ED, and HD video standards. It i s available for all output configurations, \nthat is, CVBS, Y -C, YPrPb, and RGB output configurations.  \nFor CVBS/Y -C output configurations, bot h DAC 1 and DAC 2 \nare monitored;  that is, the CVBS and Y -C luma outputs are \nmonitored. For YPrPb and RGB output conf igurations, only \nDAC 1 is monitored;  that is, the luma or green output is \nmonitored.  \nOnce per frame, the ADV73 90/ADV7391/ ADV7392/ ADV7393  \nmonitor  DAC 1 and/or DA C 2, updating Subaddress 0x10, Bit 0 \nand/or Bit 1, respectively. If a cable is detected on one of the DACs, the relevant bit is set to 0. If not, the bit is set to 1.  DAC AUTOP OWER -DOW N \nSubaddress 0x10, Bit 4 \nFor power -sensitive applications, a DAC autopower -down feature \ncan be enabled using Subaddress 0x 10, Bit 4. This feature is \navailable only when the cable detection feature is enabled.  \nWith this feature enabled, the cable detection circuitry monitors \nDAC 1 and/or DAC  2 once per frame and, i f they are unconnected , \nautomatically powers down some or all of the DACs. Which DAC \nor DACs are powered down depends on the selected output \nconfiguration.  For CVBS/Y -C output configur ations, if DAC 1 \nis unconnected, only DAC 1 powe rs down. If DAC 2 is \nunconnected, DAC 2 and DAC 3 power down.  \nFor YPrPb and RGB output configurations, if DAC 1 is \nunconnected, all three DACs are powered down. DAC 2 is not \nmonitored  for YPrPb and RGB output configurations.  \nOnce p er frame, DAC 1 and/or DA C 2 is  monitored. If a cable is \ndetected, the appropriate DAC or DACs remain powered up for \nthe duration of the frame. If no cable is detected, the appropriate  \nDAC or DACs power down until the next frame, when the process is repeated.  \nSLEEP MODE  \nSubaddress  0x00, Bit 0 \nIn sleep mode, most of the digital I/O pins of the ADV7390/  \nADV7391/ ADV7392/ ADV7393  are disabled. For inputs, this \nmeans that the extern al data is ignored, and internally the logic \nnormally driven by a given input is just tied low or high. This \nincludes CLKIN.  \nFor digital output pins, this means that the pin goes into tri state \n(high impedance) mode.  \nThere are some exceptions to allow the u ser to continue to \ncommunicate with the part via I2C: the RESET , ALSB, SDA  and \nSCL pins are kept alive.  \nMost of the analogue circuitry is powered down when in sleep mode. In addition, the cable detect  feature no longer works as  \nthe DACs a re powered down.  \nSleep mode is enabled using Subaddress 0x00, Bit 0.  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393 \n \nRev. J | Page 67 of 107 PIXEL AND CONTROL PO RT READBACK  \nSubaddress 0x13, Subaddress 0x14, Subaddress 0x16  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 support the \nreadback of most digital inputs via the I2C MPU port. This \nfeature is useful for board -level connectivity testing with \nupstream devices.  \nThe pixel port (P[15:0] or P[7:0]), HSYNC , VSYNC , and SFL  \nare available for readback via the MPU port. The readback \nregisters are located at Subaddress 0x13, Subaddress 0x14, and \nSubaddress 0x16.  \nWhen using this feature, apply a clock signal to the CLKIN pin \nto register the levels applied to the input pins. The SD input mode (Subaddress 0x01, Bits[6:4] = 000) must be selected when using this feature.  \nRESET MECHANISMS  \nSubaddress 0x17, Bit 1 \nA hardware reset is activated with a high -to-low transition on \nthe RESET  pin in accordance with the timing specifications. \nThis resets all registers to their default values. After a hardware reset, the MPU port is configured for I\n2C operation. For correct \ndevice operation, a hardware reset is necessary after power -up. \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 also ha ve a \nsoftware reset accessible via the I2C MPU port. A software reset \nis activated by writing a 1 to Subaddress 0x17, Bit 1. This resets \nall registers to their default va lues. This bit is self -clearing; that \nis, after a 1 has been written to the bit, the bit automatically \nreturns to 0.  \nA hardware reset is necessary after power -up for correct device \noperation. If no hardware reset functionality is required by the \napplication, t he RESET  pin can be connected to a n RC network \nto provide the hardware reset necessary after power -up. After \npower -up, the time constant of the RC network holds the \nRESET  pin low  long enough to cause a reset to take place. All \nsubsequent resets can be done via software.  SD TELETEXT INSERTIO N \nSubaddress 0xC9 to Subaddress 0xCE  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393  support the \ninsertion of t eletext data, using a two pin interfac e, when \noperating in PAL mode. T eletext insertion is enabled using \nSubaddress 0xC9, Bit 0.  \nIn accordance with the PAL WST t eletext  standard, t eletext data \nshould be inserted into the ADV7390/ ADV7391/ ADV7392/ \nADV7393 at a rate of 6.9375 Mbps. On the ADV7390/ ADV7391, \nthe teletext data is inserted on the VSYNC  pin. On the \nADV7392/ ADV7393, the t eletext data can be inserted on the \nVSYNC  or P0 pin (s elect able through Subaddress 0xC9, Bit 2).  \nWhen t eletext insertion is enabled, a t eletext request signal is \noutput fro m the ADV7390/ ADV7391/ ADV7392/ ADV7393 to \nindicate when t eletex t data should be inserted. The t eletext \nrequ est signal is output on the SFL  pin. The position (relative t o \nthe teletext data) and width o f the request signal are  \nconfigurable using Subaddress 0xCA. The request signal can \noperate in either a line or bit mode. The request signal mode is controlled using Subaddress 0xC9, Bit 1.  \nTo accoun t for the noninteger relationship between the t eletext \ninsertion rate (6.9375 Mbps) a nd the pixel clock (27 MHz), \na teletext insertion protocol is i mplemented in the ADV7390/ \nADV7391/ ADV7392/ ADV7393 . At a rate of 6.9375 Mbps, the \ntime  taken for the insertion of 37  teletext bits equates to 144 \npixel clock cy cles (at 27 MHz). For every 37 t eletext bits \ninserted into the ADV7390/ ADV7391/ ADV7392/ ADV7393, \nthe 10\nth, 19th, 28th, and 37th bits are carried for three  pixel clock \ncycles , and the remainder are carried for four pixel clock cycles \n(totalin g 144 pixel clock cycles). The t eletext inser tion protocol \nrepeats every 37 t eletext bits or 144 pixel clock cycles until all 360 \nteletext  bits are  inserted.  \n \n06234-143ADDRESS AND DATA\nRUN-IN CLOCKTELETEXT VBI LINE45 BYTES (360 BITS) – PAL\n \nFigure 85. Teletext VBI Line  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 68 of 107 \n06234-144PROGRAMMABLE PULSE EDGEStPD\ntPDCVBS/ Y\nHSYNC\nTTXDATAtSYNTTXOUT\n10.2µs\nTTX DEL\nTTX ST\ntSYNTTXOUT  = 10.2µs.\ntPD = PIPELINE DEL AY THROUGH ADV7390/ADV7391/ADV7392/ADV7393.\nTTX DEL = TTX REQTO TTX DATA (PROGRAMMABLE RANGE = 4 BITS [0 TO 15 PIXE L CLOCK CYCLES]).TTX REQ\n \nFigure 86. Teletext Functionality Diagram  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 69 of 107 PRINTED CIRCUIT BOARD LAYOUT AND DESIGN \nUNUSED P INS \nIf the HSYNC  and VSYNC  pins are not used, they should be tied  \nto V DD_IO  through a pull -up resistor (10  kΩ or 4.7  kΩ). Any \nother unused digital inputs should be tied to ground. Unused \ndigital output pins should be left floating. DAC outputs can either  be left floating or connected to GND. Disabling these \noutputs is recommended.  \nDAC CONFIGURATIONS  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 contain three \nDACs. All three DACs can be configur ed to operate in full -\ndrive mode. Full -drive mode is defined as 34.7 mA full -scale \ncurrent into a 37.5 Ω  load, R L. Full drive is the recommended \nmode of operation for the DACs.  \nAlternatively, all three DACs can be configured to operate in low -\ndrive mode. Low -drive mode  is defined as 4.33 mA full- scale \ncurrent into a 300 Ω  load, R L. \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 contain  an RSET \npin. A resistor connected between  the R SET pin and AGND is \nused to control the full -scale output current and, therefore, the \noutput voltage levels of DAC 1, DAC 2, and DAC 3. For full -\ndrive operation, R SET must have a value of 510 Ω and RL must \nhave a value of 37.5 Ω. For low  drive operation , R SET must have a \nvalue of 4.12 kΩ, and R L must have a value of 300 Ω. The resistor \nconnected to the R SET pin should have a 1% tolerance.  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 contain a \ncompe nsation pin, COMP . A 2.2 nF compensation capacitor \nshould be connected from the COMP pin to V AA. \nVIDEO OUTPUT BUFFER AND OPTIONAL  \nOUTPUT FILTER  \nAn output buffer is necessary on any DAC that operates in low -\ndrive mode (R SET = 4.12 kΩ, R L = 300 Ω). Analog De vices \nproduces a range of op amps suitable for this application, for example, the AD8061. For more information about line driver \nbuffering circuits, see the relevant op amp data sh eet. \nAn optional reconstruction (anti -imaging) low -pass filter (LPF) \nmay be required on the ADV7390 /ADV7391 /ADV7392 /ADV7393 \nDAC outputs. The filter specifications vary with the  application. \nThe use of 16× (SD), 8× (ED), or 4× (HD) oversampling can \nremove the requirement for a reconstruction filter altogether.  \nFor applications requiring an output buffer and reconstruction \nfilter, the ADA4430- 1 and ADA4411- 3 integrated video filter \nbuffers should be considered.  Table 57. ADV7390 /ADV7391/ ADV7392 /ADV7393  Output \nRates  \nInput Mode  \n(Subaddress 0x01, \nBits[6:4]) Oversampling  Output Rate (MHz)  \nSD  Off  27  (2×)  \nOn 108 (8×)  \nOn  216  (16×)  \nED  Off  27  (1×)  \nOn 108 (4×)  \nOn  216  (8×)  \nHD  Off 74.25  (1×)  \nOn 148.5  (2×)  \nOn 297  (4×)  \nTable 58. Output Filter Requirements  \nApplication  Oversampling  Cutoff \nFrequency \n(MHz)  Attenuation  \n–50 dB at \n(MHz)  \nSD  2×  > 6.5  20.5  \n8× > 6.5  101.5  \n16×  > 6.5  209.5  \nED  1×  > 12.5  14.5  \n4× > 12.5  95.5  \n8×  > 12.5  203.5  \nHD 1×  > 30  44.25  \n2× > 30  118.5  \n4×  > 30  267 \n560Ω600Ω 22pF 600ΩDAC\nOUTPUT75ΩBNC\nOUTPUT10µH\n560Ω3\n41\n06234-086 \nFigure 87. Example of Output Filter for SD, 16× Oversampling  \n560Ω6.8pF 600Ω6.8pF 600ΩDAC\nOUTPUT75ΩBNC\nOUTPUT4.7µH\n560Ω3\n41\n06234-087 \nFigure 88. Example of Output Filter for ED, 8× Oversampling  \nDAC\nOUTPUT\n390nH\n33pF 33pF 75Ω\n500Ω300Ω75ΩBNC\nOUTPUT\n500Ω3\n41 3\n41\n06234-088 \nFigure 89. Example of Output Filter for HD, 4× Oversampling  \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 70 of 107 0\n–80–70–60–50–40–30–20–100\n–30\n–60\n–90\n–120\n–150\n–180\n–210\n–240\n1M 10M 100M\nFREQUENC Y (Hz)CIRCUIT FREQUENC Y RESPONSE\n1GGROUP DELAY (Seconds)PHASE (Degrees)MAGNITUDE (dB)21n\n18n\n15n\n12n\n9n\n6n\n3n\n024nGAIN (dB)\n06234-089 \nFigure 90. Output Filter Plot for SD, 16× Oversampling  \n \n0\n–10\n–20\n–30\n–40\n–50\n–60\n–70\n–80\n–90\n1M 10M 100M 1G\nFREQUENC Y (Hz)CIRCUIT FREQUENC Y RESPONSE\nMAGNITUDE (dB)\nGROU P DEL AY (Seconds)PHASE\n(Degrees)GAIN (dB)320\n240\n160\n80\n0\n–80\n–160\n–240480\n400\n14n\n12n\n10n\n8n\n6n\n4n\n2n\n018n\n16n\n06234-090 \nFigure 91. Output Filter Plot for ED, 8× Oversampling  \n \n0\n–50\n1\nFREQUENCY (MHz)CIRCUIT FREQUENCY RESPONSEGAIN (dB)\nPHASE (Degrees)\n10 100–10\n–20\n–30\n–40200\n–200120\n40\n–40\n–120GROUP DELAY (Seconds)PHASE\n(Degrees)\nMAGNITUDE (dB)\n06234-091 \nFigure 92. Output Filter Plot for HD, 4× Oversampling  PRINTED CIRCUIT BOAR D (PCB) LAYOUT  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 are highly \nintegrated circuit s containing both precision analog and high \nspeed digital circuitry. It is  designed to minimize interference \neffects on the integrity of the analog circuitry by the high speed \ndigital circuitry. It is imperative  that these same design and \nlayout techniques be applied to the system -level design so that \noptimal performance is achieved.  \nThe layout should be optimized for lowest noise on the ADV7390/ ADV7391/ ADV7392 /ADV7393 power and ground \nplanes by shielding the digital inputs and providing good power supply decoupling.  \nIt is recommended to use a 4 -layer printed circuit board with \nground and power planes separating the signal trace layer and the solder side layer.  \nComponent Placement  \nComponent placement should be carefully considered to separate noisy circuits, such as clock signals and high speed digital circuitry , from analog circuitry.  \nThe external loop filter components and compo nents connected \nto the COMP and R\nSET pins should be placed as close as possible \nto, and on the same side of the PCB as , the ADV7390 /ADV7391 / \nADV7392/ ADV7393. Adding vias to the PCB  to get the \ncomponents closer to the ADV7390/ ADV7391/ ADV7392/  \nADV7393 is not recommended.  \nIt is recommended that the ADV7390/ ADV7391/ ADV7392/  \nADV7393 be placed as close as possible to the output connector, \nwith the DAC output traces as short as possible. \nThe termination resistors on the DAC output traces should be \nplaced as close as possible to and on the same side of the PCB as the ADV7390 /ADV7391 /ADV7392 /ADV7393. The termination  \nresistors should overlay the PCB ground plane.  \nExternal filter and buffer components connected to the DAC \noutputs should be placed as close as possible to the ADV7390/  \nADV7391/ ADV7392 /ADV7393  to minimize the possibility of \nnoise pi ckup from neighboring circuitry  and to minimize the \neffect of  trace capacitance on output bandwidth. This is particularly  \nimportant when operating in low- drive mode (R\nSET = 4.12 kΩ, \nRL = 300 Ω).  \nPower Supplies  \nIt is recommended that a separate regulated supply be provided \nfor each power domain (V AA, V DD, V DD_IO , and  PV DD). For \noptimal performance, linear regulators rather than switch mode \nregulators should be used. If switch mode regulators must be \nused, care must be taken with regard to the quality of the output \nvoltage in terms of ripple and noise. This is particul arly true for \nthe V AA and PV DD power domains. Each power supply should be \nindividually connected to the system power supply at a single \npoint through a suitable filtering device, such as a ferrite bead.  \nData Sheet ADV7390/ADV7391/ADV7392/ADV7393\n \nRev. J | Page 71 of 107 Power Supply Decoupling \nIt is recommended that each power supply pin be decoupled \nwith 10 nF and 0.1 μF ceramic capacitors. The V AA, PV DD, \nVDD_IO , and both V DD pins should be individually decoupled to \nground. The decoupling capacitors should be placed as close as possible to the ADV7390 /ADV7391 /ADV7392 /ADV7393  with \nthe capacitor leads kept as short as possible to minimize lead \ninductance. \nA 1 μF tantalum capacitor is recommended across the V\nAA \nsupply in addition to the 10 nF and 0.1 μF ceramic capacitors. \nPower Supply Sequencing \nThe ADV7390 /ADV7391 /ADV7392 /ADV7393  are robust to all \npower supply sequencing combinations. Any sequence can be \nused. However, all power supplies should settle to their nominal \nvoltages within one second. \nDigital Signal Interconnect \nThe digital signal traces should be isolated as much as possible \nfrom the analog outputs and other analog circuitry. Digital \nsignal traces should not overlay the V AA or PV DD power plane. \nDue to the high clock rates used, avoid long clock traces to the \nADV7390 /ADV7391 /ADV7392 /ADV7393  to minimize noise \npickup. \nAny pull-up termination resistors for the digital inputs should \nbe connected to the V DD_IO  power supply. \nAnalog Signal Interconnect \nDAC output traces should be treated as transmission lines with \nappropriate measures taken to ensure optimal performance (for \nexample, impedance matched traces). The DAC output traces should be kept as short as possible. The termination resistors on \nthe DAC output traces should be placed as close as possible to, \nand on the same side of the PCB as, the ADV7390 /ADV7391 / \nADV7392 /ADV7393 . \nTo avoid crosstalk between the DAC outputs, it is recommended \nthat as much space as possible be left between the traces connected to the DAC output pins. Adding ground traces \nbetween the DAC output traces is also recommended. ADDITIONAL LAYOUT CONSIDERATIONS FOR THE \nWLCSP PACKAGE \nDue to the high pad density and 0.5 mm pitch of the WLCSP , it \nis not recommended that connections to inner bumps be routed \non the top PCB layer only.  \nThe traces (track and space) must fit within the limits of the \nsolder mask openings. Routing all traces on the top surface \nlayer of the board, while possible, is usually not a feasible \nsolution due to the limitations of the geometries imposed by the board fabrication technology. Given a pitch of 0.5 mm with a typical solder mask opening diameter of 0.35 mm, there is only \na 0.15 mm distance between the solder mask openings.  \nAn alternative to routing on the top surface is to route out on \nburied layers. To achieve this, the pads are connected to the \nlower layers using microvias. See the AN-617 Application Note , \nMicroCSP Wafer Level Chip Scale Package for additional details \nabout the board layout for the WLCSP package. \n \n  \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 72 of 107 TYPICAL APPLICATION S CIRCUIT S \nP0\nP1\nP2\nP3\nP4\nP5\nP6\nP7\nP8\nP9\nP10\nP11\nP12\nP13\nP14\nP15\nDGND PGND\nDGND PGND0.1µF\nGND_IO0.01µF\nGND_IO33µF\nGND_IO10µF\nGND_IOFERRITE BEAD\n3.3VVDD_IO POWER\nSUPPLY\nDECOUPLING\n0.1µF\nPGND0.01µF\nPGND33µF\nPGND10µF\nPGNDFERRITE BEAD\n1.8VPVDD POWER\nSUPPLY\nDECOUPLING\n0.1µF\nAGND0.01µF\nAGND33µF\nAGND10µF\nAGNDFERRITE BEAD\n3.3VVAA POWER\nSUPPLY\nDECOUPLING\n0.1µF\nDGND0.01µF\nDGND33µF 10µF\nDGNDFERRITE BEAD\n1.8VVDD_IO\nPVDD\nVAA\nVDD\nVDDPOWERSUPPLY\nDECOUPLINGFOR\nEACH POWERPINVDD_IOPVDDVAAVDD\nADV7390/ADV7391/\nADV7392/ADV7393\nHSYNC\nVSYNC\nCLKIN\nAGND\nAGNDDGND\nDGNDGND_IO\nGND_IORSET\nAGND510Ω\nDAC 1\nDAC 2\nDAC 3\nAGND75Ω\nAGND75Ω\nAGND75ΩDAC 1\nDAC 2\nDAC 3COMPVAA\n2.2nF\nEXT_LF12nF\n150nF170ΩPVDDSDA\nSCL\nALSB\nRESETPIXEL PORT INPUTS\nCONTROL\nINPUTS/OUTPUTS\nCLOCK INPUT\nI2C PORTDAC 1 DAC 1\nDAC 3DGND\nVDD\nDAC1 TO DAC3 LOW DRIVE OPTION\nRSET\nAGND4.12kΩ\nEXTERNAL LOOP FILTER\nLOOP FILTER COMPONENTS\nSHOULD BE LOCATED\nCLOSE TO THE EXT_LF\nPIN AND ON THESAME SIDE OF THE PCB\nAS THE ADV7390/ADV7391/\nADV7392/ADV7393.NOTES\n1. FOR OPTIMUM PERFORMANCE, EXTERNAL COMPONENTS CONNECTED\n    TO THE COMP, R\nSET AND DAC OUTPUT PINS SHOULD BE LOCATED\n    CLOSE TO, AND ON THE SAME SIDE OF THE PCB AS, THE    ADV7390/ADV7391/ADV7392/ADV7393.\n2. THE I2C DEVICE ADDRESS IS CONFIGURABLE USING THE ALSB PIN:\n     ALSB = 0, I2C DEVICE ADDRESS = 0xD4 (ADV7390/ADV7392) OR\n     0x54 (ADV7391/ADV7393)\n     ALSB = 1, I 2C DEVICE ADDRESS = 0xD6 (ADV7390/ADV7392) OR\n     0x56 (ADV7391/ADV7393)\n3. THE RESISTOR CONNECTED TO THE RSETPIN SHOULD HAVE A 1%\n    TOLERANCE.\n4. THE RECOMMENDED MODE OF OPERATION FOR THE DACs IS FULL-\n    DRIVE (R SET = 510Ω,  RL = 37.5Ω).\nDAC1 TO DAC3 FULL DRIVE OPTION\n(RECOMMENDED)\n75Ω\nAGND300ΩADA4411-3\nDAC 21µF\nAGND\nOPTIONAL LPF\nOPTIONALLPF\nOPTIONALLPFADV7392/\nADV7393ONLY\nLPF\nDAC 275Ω\nAGND300ΩADA4411-3\nLPF\nDAC 375Ω\nAGND300ΩADA4411-3\nLPF\n06234-092TIE EITHER LOW\nOR HIGH\n \nFigure 93. ADV7390/ ADV7391 /ADV7392 /ADV7393  (LFCSP) Typical Application s Circuit  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 73 of 107 P0\nP1\nP2\nP3\nP4\nP5\nP6\nP7\nDGND PGND\nDGND PGND0.1µF\nGND_IO0.01µF\nGND_IO33µF\nGND_IO10µF\nGND_IOFERRITE BEAD\nVDD_IO POWER\nSUPPLY\nDECOUPLING\n0.1µF\nPGND0.01µF\nPGND33µF\nPGND10µF\nPGNDFERRITE BEAD\nPVDD POWER\nSUPPLY\nDECOUPLING\n0.1µF\nAGND0.01µF\nAGND33µF\nAGND10µF\nAGNDFERRITE BEAD\nVAA POWER\nSUPPLY\nDECOUPLING\n0.1µF\nDGND0.01µF\nDGND33µF 10µF\nDGNDFERRITE BEAD\nVDD POWER SUPPLY\nDECOUPLING FOR\nEACH POWER PINVDD_IOPVDDVAAVDD\nADV7390BCBZ\nAGND\nAGNDDGND\nDGNDGND_IO\nGND_IORSET\nAGND510ΩCOMPVAA\n2.2nF\nEXT_LF12nF\n150nF170ΩPVDDSDA\nSCL\nRESETPIXEL PORT INPUTS\nI2C PORTDGND\nVDD\nEXTERNAL LOOP FILTER\nLOOP FILTER COMPONENTS\nSHOULD BE LOCATED\nCLOSE TO THE EXT_LF\nPIN AND ON THE\nSAME SIDE OF THE PCB\nAS THE ADV7390.NOTES\n1. FOR OPTIMUM PERFORMANCE, EXTERNAL COMPONENTS CONNECTED\n    TO THE COMP, R SET AND DAC OUTPUT PINS SHOULD BE LOCATED\n    CLOSE TO, AND ON THE SAME SIDE OF THE PCB AS, THE ADV7390.\n2. THE I 2C DEVICE ADDRESS IS CONFIGURABLE USING THE ALSB PIN:\n     ALSB = 0, I 2C DEVICE ADDRESS = 0xD4\n     ALSB = 1, I 2C DEVICE ADDRESS = 0xD6\n3. THE RESISTOR CONNECTED TO THE RSETPIN SHOULD HAVE A 1%\n    TOLERANCE.\n4. THE RECOMMENDED MODE OF OPERATION FOR THE DACs IS FULL-\n    DRIVE (R SET = 510Ω,  RL = 37.5Ω).1µF\nAGND\nDAC FULL DRIVE OPTION\n(RECOMMENDED)\nDAC 1\n75ΩVIDEOOPTIONAL LPF\nDAC LOW DRIVE OPTION\nVIDEODACRSET\nAGND4.12kΩ\n75Ω\nAGND300ΩADA4411-3\nLPF\n06234-148ALSBTIE EITHER\nLOW OR HIGH\nCLKIN CLOCK INPUTHSYNC\nVSYNCCONTROL\nINPUTS/OUTPUTS3.3V\n1.8V\n3.3V\n1.8VVDD_IO\nPVDD\nVAA\nVDD\n \nFigure 94. ADV7390BCBZ -A (WLCSP) Typical Application s Circuit  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 74 of 107 COPY GENERATION MANAGEMENT SYSTEM  \nSD CGMS  \nSubaddress 0x99 to Subaddress 0x9B  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 support a copy \ngeneration management system (CGMS) t hat conforms to the \nEIAJ CPR -1204 and ARIB TR -B15 standards. CGMS data i s \ntransmitted on Line 20 of odd fields and Line 283 of even fields. \nSubaddress 0x99, Bits[6:5] control whether CGMS data is output on odd or even fields or both.  \nSD CGMS data can be t ransmitted only when the ADV7390/  \nADV7391/ ADV7392/ ADV7393  are configured in NTSC mode. \nThe CGMS data is 20 bits long. The CGMS data is preceded by a reference pulse of the same amplitude and duration as a \nCGMS bit (see Figure 95). \nED CGMS  \nSubaddress 0x41 to Subaddress 0x43 ; \nSubaddress 0x5E to Subaddress 0x6E  \n525p  Mode  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 support  a copy \ngeneration management system (CGMS) i n 525p mode in \naccordance with EIAJ CPR -1204- 1. \nWhen ED CGMS is enabled (Subaddress 0x32, Bit 6 = 1), 525p \nCGMS data is inserted on Line 41. The 525p CGMS data \nregisters are at Subaddress 0x41, Subaddress 0x42, and \nSubaddress 0x43.  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 also su pport \nCGMS Type B packets in 525p mode in accordance with CEA -\n805- A. \nWhen ED CGMS Type B is enabl ed (Subaddress 0x5E, Bit 0 = 1) , \n525p CGMS Type B data is inserted on Line 40. The 525p CGMS Type B data registers are at Subaddress 0x5E to Subaddress 0x6E.  \n625p  Mode  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 support a copy \ngeneration management system (CGMS) in 625p mode in accordance with IEC  62375 (2004).  \nWhen ED CGMS is enabled (Subaddress 0x32, Bit 6 = 1), 625p \nCGMS data is inserted on Line 43. The 625p CGMS data \nregisters are at Subadd ress 0x42 and Subaddress 0x43.  \nHD CGMS  \nSubaddress 0x41 to Subaddress 0x43 ; \nSubaddress 0x5E to Subaddress 0x6E  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 support a copy \ngeneration management system (CGMS) in HD mode (720p and 1080i) in accordance with EIAJ CPR -1204- 2. When HD CGMS is enabled (Subaddress 0x32, Bit 6 = 1), 720p CGMS data is applied to Line 24 of the luminance vertical blanking interval.  \nWhen HD CGMS is enabled (Subaddress 0x32, Bit 6 = 1), 1080i CGMS data is applied to Line 19 and Line 582 of the luminance vertical blanking interval. \nThe HD CGMS data registers are at Subaddress 0x41, \nSuba ddress  0x42, and Subaddress 0x43.  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 also support \nCGMS Type B packets in HD mode (720p and 1080i) in accordance with CEA -805- A. \nWhen HD CGMS Type B is enabled (Subaddress 0x5E, Bit 0 = 1), 720p CGMS data is applied to Line 23 of the luminance v ertical \nblanking interval.  \nWhen HD CGMS Type B is enabled (Subaddress 0x5E, Bit 0 = 1),  \n1080i CGMS data is applied to Line 18 and Line 581 of the luminance vertical blanking interval.  \nThe HD CGMS Type B data registers are at Subaddress 0x5E to Subaddress 0 x6E.  \nCGMS CRC FUNCTIONALI TY \nIf SD CGMS CRC (Subaddress 0x99, Bit 4) or ED/HD CGMS \nCRC (Subaddress 0x32, Bit 7) is enabled, the upper six CGMS \ndata bits (C19 to C14) that comprise the 6 -bit CRC check \nsequence are automatically calculated on the ADV7390/  \nADV7391/ ADV7392/ ADV7393 . This calculation is based on \nthe lower 14 bits (C13 to C0) of the data in the CGMS data registers, and the result is output with the remaining 14 bits to form the  complete 20  bits of the CGMS data. The calculation of \nthe CRC sequence is based on the polynomial x\n6 + x + 1 with a \npreset value of 111111.  \nIf SD CGMS CRC or ED/HD CGMS CRC is disabled, all 20  bits \n(C19 to C0) are output directly from the CGMS registers (CRC \nmust be calculated by the user manually).  \nIf ED/HD CGMS Type B CRC (Subaddress 0x5E, Bit 1) is enabled, the upper six CGMS Type B data bits (P122 to P127) \nthat comprise the 6 -bit CRC check sequence are automatically \ncalculated on the ADV7390/ ADV7391/ ADV7392/ ADV7393. \nThis calculation is based on the lower 128 bits (H0 to H5 and \nP0 to P121) of the data in the CGMS Type B data registers. The \nresult is output with the remaining 128 bit s to form the \ncomplete 134 bits of the CGMS Type B data. The calculation of \nthe CRC sequence is based on the polynomial x\n6 + x + 1 with a \npreset value of 111111.  \nIf ED/HD CGMS Type B CRC is disabled, all 134  bits (H0 to H5 \nand P0 to P127) are output direc tly from the CGMS Type B \nregisters (CRC must be calculated by the user manually).  \n  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 75 of 107 CRC SEQUENCE\nREF\n0 IRE\n–40 IRE+70 IRE+100 IRE\n11.2µs\n2.235 µs±20ns49.1µs±0.5µsC0 C1 C2 C3 C4 C5 C6 C7 C8 C9C10 C11C12 C13 C14 C15 C16 C17 C18 C19\n06234-093 \nFigure 95. Standard Definition CGMS Waveform  \n \nC0 C1 C2 C3 C4 C5 C6 C7 C8 C9C10 C11C12CRC SEQUENCE\nREF\n5.8µs±0.15µs\n6T0mV\n–300mV70% ±10%\nT = 1/( fH×33) = 963ns\nfH = HORIZON TAL SCAN FREQUENC Y\nT±30ns+700mV\n21.2µs±0.22µs\n22TC13 C14 C15 C16 C17 C18 C19BIT 1  BIT 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . BIT 20\n06234-094 \nFigure 96. Enhanced Definition (525p) CGMS Waveform  \n \nR SC0\nLSBC1 C2 C3 C4 C5 C6 C7 C8 C9C10 C11C12C13\nMSBPEAK WHITE\nSYNC LEVE L500mV ±25mV\n5.5µs±0.125 µsR = RUN-IN\nS = S TART CODE\n13.7µs\n06234-095 \nFigure 97. Enhanced Definition (625p) CGMS Waveform  \n \nCRC SEQUENCE\nREF\n4T\n3.128 µs±90ns17.2µs±160ns\n22TT = 1/( fH× 1650/58) = 781.93ns\nfH = HORIZON TAL SCAN FREQUENC Y\n1H T±30ns0mV\n–300mV70% ±10%+700mV\nC0 C1 C2 C3 C4 C5 C6 C7 C8 C9C10 C11C12 C13 C14 C15 C16 C17 C18 C19BIT 1  BIT 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . BIT 20\n06234-096 \nFigure 98. High Definition (720p) CGMS Waveform  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 76 of 107 CRC SEQUENCE\nREF\n4T\n4.15µs±60ns22.84 µs±210ns\n22TT = 1/(fH× 2200/77) = 1.038 µs\nfH = HORIZON TAL SCAN FREQUENC Y\n1H T±30ns0mV\n–300mV70% ±10%+700mV\nC0 C1 C2 C3 C4 C5 C6 C7 C8 C9C10 C11C12 C13 C14 C15 C16 C17 C18 C19BIT 1  BIT 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . BIT 20\n06234-097 \nFigure 99. High Definition (1080i) CGMS Waveform  \n H0\nH1\nH2\nH3\nH4\nH5\nP0\nP1\nP2\nP3\nP4CRC SEQUENCE\nSTART\n0mV\n–300mV70% ± 10%+700mV\n.\nP122\nP123\nP124\nP125\nP126\nP127BIT 1  BIT 2\n. .\nNOTES\n1. PLEASE REFER TO THE CEA-805-A SPECIFICATION FOR TIMING INFORMATION.BIT 134\n06234-098\n \nFigure 100 . Enhanced Definition (525p) CGMS Type B Waveform  \n \nCRC SEQUENCE\nSTART\n0mV\n–300mV70% ±10%+700mV\nH0\nH1\nH2\nH3\nH4\nH5\nP0\nP1\nP2\nP3\nP4...\nP122\nP123\nP124\nP125\nP126\nP127BIT 1  BIT 2\nNOTES\n1. PLEASE REFER TO THE CEA-805-A SPECIFICATION FOR TIMING INFORMATION.BIT 134\n06234-099\n \nFigure 101 . High Definition (720p and 1080i) CGMS Type B Waveform  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 77 of 107 SD WIDE SCREEN SIGNALING  \nSubaddress 0x99, Subaddress 0x9A, Subaddress 0x9B  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 support wide \nscreen signaling (WSS) con -forming to t he ETSI 300 294 \nstandard. WSS data is transmitted on Line  23. WSS data can be \ntransmitted only when the device is configured in PAL mode. \nThe WSS data is 14 bits long. The function of each of these bits \nis shown in Table 59. The WSS data is preceded by a run -in sequence and a start code (see Figure 102). The latter portion of \nLine 23 (after 42.5 µs from the falling edge of HSYNC ) is \navailable for the insertion of video. WSS data transmission on \nLine 23 can be enabled using Subaddress 0x99, Bit 7. It is \npossible to blank the WSS portion of Line 23 wit h Subaddress \n0xA1, Bit 7.  \n \nTable 59. Function of WSS Bits  \n Bit Number   \nBit Description  13 12 11 10 9 8 7 6 5 4 3 2 1 0 Setting  \nAspect Ratio, Format, Position            1 0 0 0 4:3, full format, N/A  \n          0 0 0 1 14:9, letterbox, center  \n          0 0 1 0 14:9, letterbox, top  \n          1 0 1 1 16:9, letterbox, center  \n          0 1 0 0 16:9, letterbox, top  \n          1 1 0 1 >16:9, letterbox, center  \n          1 1 1 0 14:9, full format, center  \n          0 1 1 1 16:0, N/A, N/A  \nMode           0     Camera mode  \n         1     Film mode  \nColor Encoding          0      Normal PAL  \n        1      Motion Adaptive ColorPlus  \nHelper Signals         0       Not present  \n       1       Present  \nReserved        0        N/A  \nTeletext Subtitles       0         No \n     1         Yes \nOpen Subtitles     0 0          No \n   0 1          Subtitles in active image area  \n   1 0          Subtitles out of active image area  \n   1 1          Reserved  \nSurround Sound    0            No \n  1            Yes \nCopyright   0             No copyright asserted or unknown  \n 1             Copyright asserted  \nCopy Protection  0              Copying not restricted  \n1              Copying restricted  \n \nACTIVE\nVIDEORUN-IN\nSEQUENCESTART\nCODE500mV\n11.0µs\n38.4µs\n42.5µsW0 W1 W2 W3 W4 W5 W6 W7 W8 W9 W10 W11W12 W13\n06234-100 \nFigure 102 . WSS Waveform Diagram  \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 78 of 107 SD CLOSED CAPTIONING \nSubaddress 0x91 to Subaddress 0x94  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 support  closed \ncaptioning conforming to the standard television synchronizing \nwaveform for color trans -mission. When enabled, closed \ncaptioning is transmi tted during the blanked active line time of \nLine 21 of the odd fields and Line 284 of the even fields. Closed captioning can be enabled using Subaddress 0x83, Bits[6:5].  \nClosed captioning consists of a seven -cycle sinusoidal burst that \nis frequency - and phase -locked to the caption data. After the \nclock  run-in signal, the blanking level is held for two data bits \nand is followed by a Logic 1 start bit. Sixteen bits of data follow the start bit. The data consists of t wo 8 -bit bytes (seven data bits  \nand one odd parity bit per byte). The data for these bytes is \nstored in SD closed captioning registers (Subaddress 0x93 to Subaddress 0x94).  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 also support  the \nextended closed captioning operation, which is active during even fields and encoded on Line 284. The data for this operation is \nstored in SD closed captioning registers (Subaddress 0x91 to \nSubaddress 0x92).  The ADV7390/ ADV7391/ ADV7392/ ADV7393 automatically \ngenerate all clock run -in signals and timing that support closed \ncaptioning on Line 21 and Line  284. All pixels inputs are ignored \non Line 21 and Line 284 if closed  captioning is enabled. \nThe FCC Code of Federal Regulations (CFR) Title 47 Section \n15.119 and EIA -608 describe the closed captioning information \nfor Line 21 and Line 284.  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 use a single \nbuffering method. This means that the closed captioning buffer is only 1 -byte deep. Therefore, there is no frame delay in \noutputting the closed captioning data , unlike other 2 -byte deep \nbuffering systems. The data must b e loaded one line before it is \noutput on Line 21 and Line 284. A typical implementation of \nthis method is to use \nVSYNC  to interrupt a microprocessor, \nwhich in turn loads the new data (two  bytes) in every field. If no \nnew data is required for transmis sion, 0s must be inserted in \nboth data registers; this is called nulling. It is also important to \nload control codes, all of which are double bytes, on Line 21. \nOtherwise, a TV does not recogn ize them. If there is a message \nsuch as “Hello World” that has an odd number of characters, it \nis important to add a blank character at the end to make sure that  \nthe end -of-caption, 2 -byte control code lands in the same field.  \n \nD0TO D6 D0TO D610.5 ±0.25µs 12.91 µs\n7 CYCLES OF\n0.5035MHz\nCLOCK RUN-IN\nREFERENCE COLOR BURST\n(9 CYCLES)\nFREQUENC Y = F SC = 3.579545MHz\nAMPLITUDE = 40 IRE50 IRE\n40 IRE\n10.003 µs\n27.382 µs 33.764 µsBYTE 1 BYTE 0TWO 7-BIT + PARIT Y\nASCII CHARACTERS\n(DAT A)\nS\nT\nA\nR\nTP\nA\nR\nI\nT\nYP\nA\nR\nI\nT\nY\n06234-101 \nFigure 103 . SD Closed Captioning Waveform, NTSC  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 79 of 107 INTERNAL TEST PATTERN GENERATION\nSD TEST PATTERNS  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 are able to \ninternally generate SD color bar and black bar test patterns. For \nthis function, a  27 MHz cl ock signal must be applied to the \nCLKIN pin.  \nThe register settings in Table 60 are used to generate an SD NTSC \n75% color bar test pattern. All other registers are s et as normal/ \ndefault. Component YPrPb output is available on DAC 1 to \nDAC 3 . On power -up, the subcarrier frequency registers default \nto the appropriate values for NTSC.  \nTable 60. SD NTSC Color Bar Test Pattern Register Writes  \nSuba ddress  Setting  \n0x00  0x1C  \n0x82  0xC9 \n0x84  0x40  \nFor CVBS and S -Video (Y/C) output, 0xCB instead of 0xC9 \nshould be written to Subaddress 0x82.  \nFor component RGB output rather than YPrPb output, 0 should \nbe written to Subaddress 0x02, Bit 5.  \nTo generate an SD NTSC black bar test pattern, the settings shown in Table 60 should be used with an additional write of \n0x24 to Subaddress 0x02.  \nFor PAL output of  either test pattern, the same settings are used  \nexcept that Subaddress 0x80 is programmed to 0x11, and the \nsubcarrier frequency (F\nSC) registers are programmed as shown \nin Table 61. \nTable 61. PAL F SC Register Writes  \nSubaddress  Description  Setting  \n0x8C  FSC0 0xCB  \n0x8D  FSC1 0x8A  \n0x8E  FSC2 0x09  \n0x8F  FSC3 0x2A  \nNote that , when programming the F SC registers, the user must \nwrite the values in the sequence F SC0, F SC1, F SC2, F SC3. The full \nFSC value to be written is only accepted after the F SC3 write is \ncomplete.  ED/HD TEST PATTERNS  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 are able to \ninternally generate ED/HD color bar, black bar, and hatch test \npatterns . For ED test patterns, a 27 MHz clock signal must be \napplied to the CL KIN pin. For HD test patterns, a 74.25 MHz \nclock signal must be applied to the CLKIN pin.  \nThe register settings in Table 62 are used to generate an ED \n525p hatch t est pattern. All other registers are set as normal/ \ndefault. Component YPrPb output is available on DAC 1 to \nDAC 3. For component RGB output rather than YPrPb output, \n0 should be written to Subaddress 0x02, Bit 5.  \nTable 62. ED 525p Hatch Test Pattern Register Writes  \nSubaddress  Setting  \n0x00  0x1C  \n0x01  0x10  \n0x31  0x05  \nTo generate an ED 525p black bar test pattern, the settings shown in Table 62 should be used with an additional write of \n0x24 to Subaddress 0x02.  \nTo generate an ED 525p flat field test pattern, the settings \nshown in Table 62 should be used, except that 0x0D should be \nwritten to Subaddress 0x31.  \nThe Y , Cr, and Cb levels for the hatch and flat field test patterns can be controlled using Subaddress 0x36, Subaddress 0x37, and Subaddress 0x38, respectively.  \nFor ED/HD standards other than 525p, the settings shown in Table 62 (and subsequent comments) are used , except that \nSubaddress 0x30, Bits [7:3] are updated as appropriate.  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 80 of 107 SD TIMING  \nMode 0 (CCIR -656) —Slave Option (Subaddress 0x8A = X X X X X 0 0 0)  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 are controlled by the SAV (start of active video) and EAV (end of active video) time codes \nembedded in the pixel data. All timing information is transmitted using a 4 -byte synchronization pattern. A synchronization pattern is \nsent immediately before and after  each line during active picture and retrace. If the VSYNC  and HSYNC  pins are not used, they should be \ntied to V DD_IO  when using this mode.  \nYC\nrYF\nF0\n00\n0XY8\n01\n08010F\nF00F\nFABABAB801\n08\n01\n0F\nF0\n00\n0X\nYCbYC\nrC\nbYC\nbYC\nr\nEAV CODE SAV CODE\nANCILLA RY DATA\n(HANC)4 CLOCK 4 CLOCK\n 268 CLOCK 1440 CLOCK\n4 CLOCK 4 CLOCK\n 280 CLOCK 1440 CLOCK\nEND OF ACTIVE\nVIDEO LINESTART OF ACTIVE\nVIDEO LINEANALOG\nVIDEO\nINPUT PIXELS\nNTSC/ PAL M SYSTEM\n(525 LINES/60Hz)\nPAL SYSTEM\n(625 LINES/50Hz)Y\n06234-102 \nFigure 104 . SD Timing Mode 0, Slave Option  \nMode 0 (CCIR -656) —Master Option (Subaddress 0x8A = X X X X X 0 0 1)  \nThe ADV7390/ ADV7391/ ADV7392/ ADV7393 generate H and F signals required for the SAV and EAV time codes in the CCIR -656 \nstandard. The H bit is output on HSYNC  and the F bit is output on VSYNC . \n522 523 524 525 8 9 10 11 20 21 22DISPL AY DISPL AY\n VERTICA L BLANK\nODD FIELD EVEN FIELDH\nF\n260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 283 284 285\nODD FIELD EVEN FIELDDISPL AY DISPL AY\n VERTICA L BLANK\nH\nF7 6 5 4 3 2 1\n06234-103 \nFigure 105 . SD Timing Mode 0, Master Option, NTSC  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 81 of 107 622 623 624 625 21 22 23DISPLA Y DISPLA Y\n VERTICA L BLANK\nH\nF ODD FIELD EVEN FIELD\n309 310 311 312 314 315 316 317 318 319 320 334 335 336DISPLA Y DISPLA Y\n VERTICA L BLANK\nH\nF ODD FIELD EVEN FIELD3137 6 5 4 3 2 1\n06234-104 \nFigure 106 . SD Timing Mode 0, Master Option, PAL  \nANALOG\nVIDEO\nH\nF\n06234-105 \nFigure 107 . SD Timing Mode 0, Master Option, Data Transitions  \nMode 1 —Slave Option (Subaddress 0x8A = X X X X X 0 1 0)  \nIn this mode, the ADV7390/ ADV7391/ ADV7392/ ADV7393 accept horizontal synchronization and odd/even field signals. When \nHSYNC  is low, a transition of the field input indicates a new frame, that is, vertical retrace. HSYNC  and FIELD are input on the HSYNC  and \nVSYNC  pins, respectively.  \n260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 283 284 285\nODD FIELD EVEN FIELDDISPL AY DISPL AY\n VERTICA L BLANK522 523 524 525 5 9 10 11 20 21 22DISPL AY DISPL AY\n VERTICA L BLANK\nODD FIELD EVEN FIELD FIELD\nFIELDHSYNC\nHSYNC7 6 4 3 2 1 8\n06234-106 \nFigure 108 . SD Timing Mode 1,  Slave Option, NTSC  \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 82 of 107 622 623 624 625 21 22 23DISPL AY VERTICA L BLANK\nODD FIELD EVEN FIELD FIELDDISPL AY\n309 310 311 312 313 314 315 316 317 318 319 334 335 336DISPL AY\n VERTICA L BLANK\nODD FIELD EVEN FIELDDISPL AY\n320\nFIELD5 7 6 4 3 2 1\nHSYNCHSYNC\n06234-107 \nFigure 109 . SD Timing Mode 1, Slave Option, PAL  \n \nMode 1—Master Option (Subaddress 0x8A = X X X X X 0 1 1)  \nIn this mode, the ADV7390/ ADV7391/ ADV7392/ ADV7393 can generate horizontal synchronization and odd/even field signals. When \nHSYNC  is low, a transition of the field input indicates a new frame, that is, vertical retrace. The ADV7390 /ADV7391 /ADV7392 /ADV7393 \nautomatically blank  all normally blank  lines as required by the CCIR -624 standard . Pixel data is latched on the rising clock edge following \nthe timing signal transitions. HSYNC  and FIELD are output on the HSYNC  and VSYNC  pins, respectively.  \nFIELD\nPIXE L\nDATA Cb Y Cr YHSYNC\nPAL = 132 ×CLOCK/2\nNTSC = 122 × CLOCK/2\n06234-108 \nFigure 110 . SD Timing Mode 1, Odd/Even Field Transitions (Master/Slave)  \nMode 2 — Slave Option (Subaddress 0x8A = X X X X X 1 0 0)  \nIn this mode, the ADV7390/ ADV7391/ ADV7392/ ADV7393 accept horizontal and vertical synchronization signals. A coincident low \ntransition of both HSYNC  and VSYNC  inputs indicates the start of an odd field. A VSYNC  low transition when HSYNC  is high indicates \nthe start of an even field. The ADV7390/ ADV7391/ ADV7392/ ADV7393 automatically blank all normally blank lines as required by the \nCCIR -624 standard. HSYNC  and VSYNC  are input on the HSYNC  and VSYNC  pins, respectively.  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 83 of 107 522 523 524 525 9 10 11 20 21 22DISPL AY DISPL AY\n VERTICA L BLANK\nODD FIELD EVEN FIELD\n260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 283 284 285\nODD FIELD EVEN FIELDDISPL AY DISPL AY\n VERTICA L BLANK5 7 6 4 3 2 1 8\nHSYNC\nVSYNCHSYNC\nVSYNC\n06234-109 \nFigure 111 . SD Timing Mode 2, Slave Option, NTSC  \n \n622 623 624 625 21 22 23DISPL AY VERTICA L BLANK\nODD FIELD EVEN FIELDDISPL AY\n309 310 311 312 313 314 315 316 317 318 319 334 335 336DISPL AY VERTICA L BLANK\nODD FIELD EVEN FIELDDISPL AY\n3207 6 5 4 3 2 1\nHSYNC\nVSYNC\nHSYNC\nVSYNC\n06234-110 \nFigure 112 . SD Timing Mode 2, Slave Option, PAL  \n \nMode 2 —Master Option (Subaddress 0x8A = X X X X X 1 0 1)  \nIn this mode, the ADV7390/ ADV7391/ ADV7392/ ADV7393 can generate horizontal and vertical synchronization signals. A coincident \nlow transition of both HSYNC  and VSYN C inputs indicate s the start of an odd field. A VSYNC  low transition when HSYNC  is high \nindicates the start of an even field. The ADV7390/ ADV7391/ ADV7392/ ADV7393 automatically blank all normally blank lines as required \nby the CCIR -624 standard . HSYNC  and VSYNC  are output on the HSYNC  and VSYNC  pins, respectively.  \n \nCb Y PIXE L\nDATAHSYNC\nVSYNC\nPAL = 132 ×CLOCK/2\nNTSC = 122 × CLOCK/2Y Cr\n06234-111 \nFigure 113 . SD Timing Mode 2, Even -to-Odd Field Transition (Master/Slave)  \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 84 of 107 CbPIXE L\nDATAHSYNC\nVSYNC\nPAL = 132 ×CLOCK/2\nNTSC = 122 × CLOCK/2PAL = 864 ×CLOCK/2\nNTSC = 858 × CLOCK/2\nCb Y Y Cr\n06234-112 \nFigure 114 . SD Timing Mode 2, Odd -to-Even Field Transition (Master/Slave) \nMode 3 —Master/Slave Option (Subaddress 0x8A = X X X X X 1 1 0 or X X X X X 1 1 1)  \nIn this mode, the ADV7390/ ADV7391/ ADV7392/ ADV7393 accept or generates horizontal synchr onization and odd/even field signals. \nWhen HSYNC  is high, a transition of the field input indicates a new frame, that is, vertical retrace. The ADV7390/ ADV7391/ ADV7392 / \nADV7393 automatically blank all normally blank lines as required by the CCIR -624 standard. HSYNC  and VSYNC  are output in master \nmode and input in slave mode on the HSYNC  and VSYNC  pins, respectively.  \n260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 283 284 285\nODD FIELD EVEN FIELDDISPLA Y DISPLA Y\n VERTICA L BLANK522 523 524 525 9 10 11 20 21 22DISPLA Y DISPLA Y\n VERTICA L BLANK\nODD FIELD EVEN FIELDHSYNC\nFIELD\nHSYNC\nFIELD8 7 6 5 4 3 2 1\n06234-113 \nFigure 115 . SD Timing Mode 3, NTSC  \n622 623 624 625 5 6 21 22 23DISPL AY\n VERTICA L BLANK\nODD FIELD EVEN FIELD FIELDDISPL AY\n309 310 311 312 313 314 315 316 317 318 319 334 335 336DISPL AY\n VERTICA L BLANK\nODD FIELD EVEN FIELD FIELDDISPL AY\n3204 3 2 1 7\nHSYNC\nHSYNC\n06234-114 \nFigure 116 . SD Timing Mode 3, PAL  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 85 of 107 HD TIMING  \nVERTICAL BLANKING INTERVALDISPLAY\nDISPLAY1124 1125 1 2 5 6 7 8 21 4 3 20 22 560FIELD 1\nFIELD 2 VERTICAL BLANKING INTERVAL\n561 562 563 564 567 568 569 570 584 566 565 583 585 1123HSYNCVSYNC\nHSYNCVSYNC\n06234-115 \nFigure 117 . 1080i HSYNC  and VSYNC  Input Timing  \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 86 of 107 VIDEO OUTPUT LEVELS \nSD YPrP b OUTPUT LEVELS —SMPTE/EBU N10  \nPattern: 100% Color Bars  \n300mV700mV\nWHITE\nYELLOW\nCYAN\nGREEN\nMAGEN TA\nRED\nBLUE\nBLACK\n06234-116 \nFigure 118 . Y Levels —NTSC  \n \nWHITE\nYELLOW\nCYAN\nGREEN\nMAGEN TA\nRED\nBLUE\nBLACK\n700mV\n06234-117 \nFigure 119 . Pr Levels —NTSC  \n \nWHITE\nYELLOW\nCYAN\nGREEN\nMAGEN TA\nRED\nBLUE\nBLACK\n700mV\n06234-118 \nFigure 120 . Pb Levels —NTSC   \n \n700mV\n300mV\nWHITE\nYELLOW\nCYAN\nGREEN\nMAGEN TA\nRED\nBLUE\nBLACK\n06234-119 \nFigure 121 . Y Levels —PAL  \n \nWHITE\nYELLOW\nCYAN\nGREEN\nMAGENT A\nRED\nBLUE\nBLACK\n700mV\n06234-120 \nFigure 122 . Pr Levels —PAL  \n \nWHITE\nYELLOW\nCYAN\nGREEN\nMAGENT A\nRED\nBLUE\nBLACK\n700mV\n06234-121 \nFigure 123 . Pb Levels —PAL  \n  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 87 of 107 ED/HD YPrP b OUTPUT LEVELS  \nINPUT CODE\n940\n64EIA-770.2, S TANDARD FOR  YOUTPUT VO LTAGE\n300mV700mV\n700mV960\n64EIA-770.2, S TANDARD FOR Pr/PbOUTPUT VO LTAGE\n512\n06234-122 \nFigure 124 . EIA -770.2 Standard Output Signals (525p/625p)  \n \n782mV\n714mV\n286mV\n700mVINPUT CODE\n940\n64EIA-770.1, S TANDARD FOR  YOUTPUT VO LTAGE\n960\n64EIA-770.1, S TANDARD FOR Pr/PbOUTPUT VO LTAGE\n512\n06234-123 \nFigure 125 . EIA -770.1 Standard Output Signals (525p/625p)  300mVINPUT CODE\n940\n64EIA-770.3, S TANDARD FOR  YOUTPUT VO LTAGE\n700mV\n700mV600mV960\n64EIA-770.3, S TANDARD FOR Pr/Pb OUTPUT VO LTAGE\n512\n06234-124 \nFigure 126 . EIA -770.3 Standard Output Signals (1080i/720p)  \n \n300mV\n300mV700mV\n700mVINPUT CODE\n1023\n64Y–OUTPUT LEVELS FOR\nFULL INPUT SELECTIONOUTPUT VO LTAGE\n1023\n64Pr/Pb–OUTPUT LEVELS FOR\nFULL INPUT SELECTIONOUTPUT VO LTAGE INPUT CODE\n06234-125 \nFigure 127 . Output Levels for Full Input Selection  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 88 of 107 SD/ED/HD RGB OUTPUT LEVELS  \nPattern: 100%/75% Color Bars  \n700mV/525mV\n700mV/525mV\n700mV/525mV\n300mV300mV300mVR\nG\nB\n06234-126 \nFigure 128 . SD/ED RGB Output Levels —RGB Sync Disabled  \n \n700mV/525mV\n700mV/525mV\n700mV/525mV300mVR\nG\nB0mV\n300mV\n0mV300mV\n0mV\n06234-127 \nFigure 129 . SD/ED RGB Output Levels —RGB Sync Enabled   \n700mV/525mV\n700mV/525mV\n700mV/525mV\n300mV300mV300mVR\nG\nB\n06234-128 \nFigure 130 . HD RGB Output Levels —RGB  Sync Disabled  \n \n300mV\n0mV0mV700mV/525mV\n700mV/525mV\n700mV/525mV300mVR\nG\nB600mV\n300mV\n0mV600mV600mV\n06234-129 \nFigure 131 . HD RGB Output Levels —RGB Sync Enabled  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 89 of 107 SD OUTPUT PLOTS  \n0.5\n0\nAPL = 44.5%\n525 LINE NTSC\nSLOW CLAM PTO 0.00V AT 6.72µs10 20F1L76\n30 40 50 60100\n50\n0\n–500VOLTSIRE:FL T\nMICROSECONDS\n          PRECISION MODE OFF\n                  SYNCHRONOUS   SYNC =  A\nµ                  FRAMES SELECTED 1, 2\n06234-130 \nFigure 132 . NTSC Color Bars (75%)  \n0\nNOISE REDUCTION: 15.05dB\nAPL = 44.3%\n525 LINE NTSC  NO FI LTERING\nSLOW CLAM PTO 0.00V AT 6.72µs10 20 30 40 50 60\nMICROSECONDS\n         PRECISION MODE OFF\n                  SYNCHRONOUS   SYNC = SOURCE\nµ                 FRAMES SELECTED 1, 2\nF2\nL23850\n00IRE:FL T\n0.6\n0.4\n0.2\n0\n–0.2VOLTS\n06234-131 \nFigure 133 . NTSC Luma  \n0\nNOISE REDUCTION: 15.05dB\nAPL NEEDS SYNC SOURCE.\n525 LINE NTSC    NO FI LTERING\nSLOW CLAM PTO 0.00 AT 6.72 µs10 20F1\nL76\n30 40 50 6050\n–5000.4\n0.2\n0\n–0.2\n–0.4\n         PRECISION MODE OFF\n                  SYNCHRONOUS   SYNC = B\n                           FRAMES SELECTED 1, 2VOLTSIRE:F LT\nMICROSECONDS\n06234-132 \nFigure 134 . NTSC Chroma  \nVOLTS\nNOISE REDUCTION: 0.00dB\nAPL = 39.1%\n625 LINE NTSC    NO FI LTERING\nSLOW CLAM PTO 0.00 AT 6.72 µs10 0 20L608\n30 40 50 600.4\n0.20.6\n0\n–0.2\n     PRECISION MODE OFF\n          SYNCHRONOUS   SOUND-IN-SYNC OFF\n               FRAMES SELECTED 1, 2, 3, 4MICROSECONDS\n06234-133 \nFigure 135 . PAL Color Bars (75%)  \nVOLTS\nAPL NEEDS SYNC SOURCE.\n625 LINE PAL NO FI LTERING\nSLOW CLAM PTO 0.00 AT 6.72 µs10 0 20L575\n30 40 50 6000.5\nMICROSECONDS70\nNO BUNCH SIGNA L\n     PRECISION MODE OFF\n          SYNCHRONOUS   SOUND-IN-SYNC OFF\n               FRAMES SELECTED 1\n06234-134 \nFigure 136 . PAL Luma  \nVOLTS\nAPL NEEDS SYNC SOURCE.\n625 LINE PAL NO FI LTERING\nSLOW CLAM PTO 0.00 AT 6.72 µs10 0 20L575\n30 40 50 6000.5\n–0.5\nNO BUNCH SIGNA L\n     PRECISION MODE OFF\n          SYNCHRONOUS   SOUND-IN-SYNC OFF\n               FRAMES SELECTED 1MICROSECONDS\n06234-135 \nFigure 137 . PAL Chroma  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 90 of 107 VIDEO STANDARDS  \n \nF\nV\nH*F\nF272T 4T*1\n4T 1920T\nEAV CODE SAV CODEDIGITAL\nACTIVE LINE\n4 CLOCK 4 CLOCK\n2112 21162156 21990\n44 188 192 21110\n00\n00\n00\n0F\nFF\nV\nH*C\nbC\nrC\nrY Y\nFVH* = FVH AND PARIT Y BITS\nSAV/EAV: LINE 1–562: F = 0\nSAV/EAV: LINE 563– 1125: F = 1\nSAV/EAV: LINE 1–20; 561–583; 1124– 1125: V = 1\nSAV/EAV: LINE 21–560; 584– 1123: V = 0\nFOR  A FRAME R ATE OF 30Hz: 40 SAMPLES\nFOR  A FRAME R ATE OF 25Hz: 480 SAMPLESINPUT PIXELSANALOG WAVEFORM\nSAMPLE NUMBERSMPTE 274M\nDIGITAL HORIZON TAL BLANKING\nANCILLA RY DATA\n(OPTIONAL) OR BLANKING CODE0HDATUM\n06234-136 \nFigure 138 . EAV/SAV Input Data Timing Diagram (SMPTE 274M)  \n \nYEAV CODE ANCILLA RY DATA\n(OPTIONAL)SAV CODE DIGITAL\nACTIVE LINE\n719 723 736 799 853 0\nFVH* = FVH AND PARIT Y BITS\nSAV: LINE 43–525 = 200H\nSAV: LINE 1–42 = 2AC\nEAV: LINE 43–525 = 274H\nEAV: LINE 1–42 = 2D84 CLOCK 4 CLOCK\n857 719\n0HDATUM\nDIGITAL HORIZON TAL BLANKING0\n00\n00\n00\n0C\nbC\nrC\nrY YF\nV\nH*SMPTE 293M\nINPUT PIXELSANALOG WAVEFORM\nSAMPLE NUMBERF\nFF\nFF\nV\nH*\n06234-137 \nFigure 139 . EAV/SAV Input Data Timing Diagram (SMPTE 293M)  \n \nVERTICA L BLANK\n522 523 524 525 1 2 5 6 7 8 9 12 13 14 15 16 42 43 44ACTIVE\nVIDEOACTIVE\nVIDEO\n06234-138 \nFigure 140 . SMPTE 293M (525p)  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 91 of 107 622 623 624 625 10 11 43 44 45 4VERTICA L BLANKACTIVE\nVIDEOACTIVE\nVIDEO\n1 2 5 6 7 8 9 12 13\n06234-139 \nFigure 141 . ITU-R BT.1358 (625p)  \n \n747 748 749 750 26 27 25 744 745DISPLA Y\nVERTICA L BLANKING INTE RVAL\n1 2 3 4 5 6 7 8\n06234-140 \nFigure 142 . SMPTE 296M (720p)  \n \nDISPLA Y\n1124 1125 21 4 3 20 22 560FIELD 1\nDISPLA Y\n561 562 563 564 567 568 569 570 584 566 565 583 585 1123FIELD 2VERTICA L BLANKING INTER VAL\nVERTICA L BLANKING INTE RVAL1 2 5 6 7 8\n06234-141 \nFigure 143 . SMPTE 274M (1080i)  \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 92 of 107 CONFIGURATION SCRIPT S \nThe scripts listed in the following pages can be used to configure the ADV7390/ ADV7391/ ADV7392/ ADV7393 for basic operation. \nCertain features are enabled by default. If required for a specific application, additional features can be enabled. Table 63 lists the scripts \navailable for SD modes of operation. Similarly, Table 98 and Table 115 list the scripts available for ED and HD modes of operation, \nrespectively. For all scripts, only the necessary register writes are included. All other registers are assumed to have their  default values. The \nWLCS P package supports only scripts in Table 65, Table 79, Table 82, and Table 96. In those scripts, Subaddress 0x00 must be set to 0x10.  \nSTANDARD DEFINITION  \nTable 63. SD Configuration Scripts  \nInput Format  Input Data Width1 Synchronization Format  Input Color Space  Output Color Space  Table Number  \n525i (NTSC)  8-bit SDR  EAV/SAV  YCrCb  YPrPb  Table 64 \n525i (NTSC)  8-bit SDR  EAV/SAV  YCrCb  CVBS/Y -C (S-Video)  Table 65 \n525i (NTSC)  8-bit SDR  HSYNC /  VSYNC YCrCb  YPrPb  Table 66 \n525i (NTSC)  8-bit SDR  EAV/SAV  YCrCb  RGB  Table 67 \n525i (NTSC)  8-bit SDR  HSYNC /  VSYNC YCrCb  RGB  Table 68 \n525i (NTSC)  10-bit SDR  EAV/SAV  YCrCb  YPrPb  Table 69 \n525i (NTSC)  10-bit SDR  HSYN C/  VSYNC YCrCb  YPrPb  Table 70 \n525i (NTSC)  10-bit SDR  HSYNC /  VSYNC YCrCb  CVBS/Y -C (S-Video)  Table 71 \n525i (NTSC)  10-bit SDR  EAV/SAV  YCrCb  RGB  Table 72 \n525i (NTSC)  10-bit SDR  HSYNC /  VSYNC YCrCb  RGB  Table 73 \n525i (NTSC)  16-bit SDR  HSYNC /  VSYNC YCrCb  YPrPb  Table 74 \n525i (NTSC)  16-bit SDR  HSYNC /  VSYNC YCrCb  RGB  Table 75 \n525i (NTSC)  16-bit SDR  HSYNC /  VSYNC RGB  YPrPb  Table 76 \n525i (NTSC)  16-bit SDR  HSYNC /  VSYNC RGB  CVBS/Y -C (S-Video)  Table 77 \n525i (NTSC)  16-bit SDR  HSYNC /  VSYNC RGB  RGB  Table 78 \nNTSC Sq. Pixel  8-bit SDR  EAV/SAV  YCrCb  CVBS/Y -C (S-Video)  Table 79 \nNTSC Sq. Pixel  16-bit SDR  HSYNC /  VSYNC RGB  CVBS/Y -C (S-Video)  Table 80 \n625i (PAL)  8-bit SDR  EAV/SAV  YCrCb  YPrPb  Table 81 \n625i (PAL)  8-bit SDR  EAV/SAV  YCrCb  CVBS/Y -C (S-Video)  Table 82 \n625i (PAL)  8-bit SDR  HSYNC /  VSYNC YCrCb  YPrPb  Table 83 \n625i (PAL)  8-bit SDR  EAV/SAV  YCrCb  RGB  Table 84 \n625i (PAL)  8-bit SDR  HSYNC /  VSYNC YCrCb  RGB  Table 85 \n625i (PAL)  10-bBit SDR  EAV/SAV  YCrCb  YPrPb  Table 86 \n625i (PAL)  10-bit SDR  HSYNC /  VSYNC YCrCb  YPrPb  Table 87 \n625i (PAL)  10-bit SDR  HSYNC /  VSYNC YCrCb  CVBS/Y -C (S-Video)  Table 88 \n625i (PAL)  10-bit SDR  EAV/SAV  YCrCb  RGB  Table 89 \n625i (PAL)  10-bit SDR  HSYNC /  VSYNC YCrCb  RGB  Table 90 \n625i (PAL)  16-bit SDR  HSYNC /  VSYNC YCrCb  YPrPb  Table 91 \n625i (PAL)  16-bit SDR  HSYNC /  VSYNC YCrCb  RGB  Table 92 \n625i (PAL)  16-bit SDR  HSYNC /  VSYNC RGB  YPrPb  Table 93 \n625i (PAL)  16-bit SDR  HSYNC /  VSYNC RGB  CVBS/Y -C (S-Video)  Table 94 \n625i (PAL)  16-bit SDR  HSYNC /  VSYNC RGB  RGB  Table 95 \nPAL Sq. Pixel  8-bit SDR  EAV/SAV  YCrCb  CVBS/Y -C (S-Video)  Table 96 \nPAL Sq. Pixel  16-bit SDR  HSYNC /  VSYNC RGB  CVBS/Y -C (S-Video)  Table 97 \n \n1 SDR = single data rate.  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 93 of 107 Table 64. 8 -Bit 525i YCrCb In (EAV/SAV), YPrPb Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x10  NTSC standard. SSAF luma filter \nenabled.  \n1.3 MHz chroma filter enabled.  \n0x82  0xC9 Pixel data valid. YPrPb out. SSAF PrPb \nfilter enabled. Active video edge \ncontrol enabled. Pedestal enabled.  \n \n \nTable 65. 8 -Bit 525i YCrCb  In (EAV/SAV), CVBS/Y -C Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n 0x10  WLCSP required.  \n0x01  0x00  SD input mode.  \n0x80  0x10  NTSC standard. SSAF luma filter \nenabled. 1.3 MHz chroma filter  enabled.  \n0x82  0xCB  Pixel data valid. CVBS/Y -C (S -Video) \nout. SSAF PrPb filter enabled. Active \nvideo edge control enabled. Pedestal \nenabled.  \n \nTable 66. 8 -Bit 525i YCrCb In, YPrPb Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x10  NTSC standard. SSAF luma filter \nenabled. 1.3 MHz chroma filter enabled.  \n0x82  0xC9 Pixel data valid. YPrPb out. SSAF PrPb \nfilter enabled. Active video edge  \ncontrol enabled. Pedestal enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n \nTable 67. 8 -Bit 525i YCrCb In (EAV/SAV), RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x02  0x10  RGB output enabled. RGB output sync \nenabled.  \n0x80  0x10  NTSC standard. SSAF luma filter enabled. 1.3 MHz chroma filter enabled.  \n0x82  0xC9 Pixel data valid. RGB out. SSAF PrPb \nfilter enabled. Active video edge \ncontrol enabled. Pedestal enabled.  \n Table 68. 8 -Bit 525i YCrCb In, RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x02  0x10  RGB output enabled. RGB output sync \nenabled.  \n0x80  0x10  NTSC standard. SSAF luma filter enabled. 1.3 MHz chroma filter enabled.  \n0x82  0xC9 Pixel data valid. RGB out. SSAF PrPb \nfilter enabled. Active video edge \ncontrol enabled. Pedestal enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n \nTable 69. 10- Bit 525i YCrCb In (EAV/SAV), YPrPb Out  \nSubaddress  Setting  Des cription  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x10  NTSC standard. SSAF luma filter \nenabled. 1.3 MHz chroma filter enabled.  \n0x82  0xC9 Pixel data valid. YPrPb out. SSAF PrPb \nfilter enabled. Active video edge \ncontrol enabled. Pedestal enabled.  \n0x88  0x10  10-bit input enabled.  \n \nTable 70. 10- Bit 525i YCrCb In, YPrPb Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x10  NTSC standard. SSAF luma filter \nenabled. 1.3 MHz chroma filter enabled.  \n0x82  0xC9 Pixel data valid. YPrPb out. SSAF PrPb \nfilter enabled. Active video edge \ncontrol enabled. Pedestal enabled.  \n0x88  0x10  10-bit input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 94 of 107 Table 71. 10- Bit 525i YCrCb In, CVBS/Y -C Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software res et. \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x10  NTSC standard. SSAF luma filter \nenabled. 1.3 MHz chroma filter enabled.  \n0x82  0xCB  Pixel data valid. CVBS/Y -C (S -Video) out. \nSSAF PrPb filter enabled. Active video \nedge control enabled. Pedestal enabled.  \n0x88  0x10  10-bit input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n \nTable 72. 10- Bit 525i YCrCb In (EAV/SAV), RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x02  0x10  RGB output enabled.  RGB output sync \nenabled.  \n0x80  0x10  NTSC standard. SSAF luma filter \nenabled. 1.3 MHz chroma filter enabled.  \n0x82  0xC9 Pixel data valid. RGB out. SSAF PrPb filter enabled. Active video edge \ncontrol enabled. Pedestal enabled.  \n0x88  0x10  10-bit input enabled.  \n \nTable 73. 10- Bit 525i YCrCb In, RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x02  0x10  RGB output enabled. RGB output sync \nenabled.  \n0x80  0x10  NTSC standard. SSAF luma filter enabled. 1.3 MHz chroma filter enabled.  \n0x82  0xC9 Pixel data valid. RGB out. SSAF PrPb \nfilter enabled. Active video edge \ncontrol enabled. Pedestal enabled.  \n0x88  0x10  10-bit input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n Table 74. 16- Bit 525i YCrCb In, YPrPb Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x10  NTSC standard. SSAF luma filter \nenabled. 1.3 MHz chroma filter enabled.  \n0x82  0xC9 Pixel data valid. YPrPb out. SSAF PrPb filter enabled. Active video edge \ncontrol enabled. Pedestal enabled.  \n0x88  0x10  16-bit RGB input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n \nTable 75. 16- Bit 525i YCrCb In, RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x02  0x10  RGB output enabled. RGB output sync \nenabled.  \n0x80  0x10  NTSC standard. SSAF luma filter enabled. 1.3 MHz chroma filter enabled.  \n0x82  0xC9 Pixel data valid. RGB out.  SSAF PrPb \nfilter enabled. Active video edge \ncontrol enabled. Pedestal enabled.  \n0x88  0x10  16-bit RGB input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n \nTable 76. 16- Bit 525i RGB In, YPrPb Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x10  NTSC standard. SSAF luma filter \nenabled. 1.3 MHz chroma filter enabled.  \n0x82  0xC9 Pixel data valid. YPrPb out. SSAF PrPb \nfilter enabled. Active video edge \ncontrol enabled. Pedestal enabled.  \n0x87  0x80  RGB input enabled.  \n0x88  0x10  16-bit RGB input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 95 of 107 Table 77. 16- Bit 525i RGB In, CVBS/Y -C Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x10  NTSC standard. SSAF luma filter \nenabled. 1.3 MHz chroma filter enabled.  \n0x82  0xCB  Pixel data valid. CVBS/Y -C (S -Video) out. \nSSAF PrPb filter enabled. Active video \nedge control enabled. Pedestal enabled.  \n0x87  0x80  RGB input enabled.  \n0x88  0x10  16-bit  RGB input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n \nTable 78. 16- Bit 525i RGB In, RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x02  0x10  RGB output enabled. RGB output sync \nenabled.  \n0x80  0x10  NTSC standard. SSAF luma filter enabled. 1.3 MHz chroma filter enabled.  \n0x82  0xC9 Pixel data valid. RGB out. SSAF PrPb \nfilter enabled. Active video edge \ncontrol enabled. Pedestal enabled.  \n0x87  0x80  RGB input enabled.  \n0x88  0x10  16-bit RGB input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n \nTable 79. 8 -Bit NTSC Square Pixel YCrCb In (EAV/SAV), \nCVBS/Y -C Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n 0x10  WLCSP required.  \n0x01  0x00  SD input mode.  \n0x80  0x10  NTSC standard. SSAF luma filter \nenabled. 1.3 MHz chroma filter enabled.  \n0x82  0xDB  Pixel data valid. CVBS/Y -C (S -Video) \nout. SSAF PrPb filter enabled. Active \nvideo edge control enabled. Pedestal \nenabled. Square pixel mode enabled.  \n0x8C  0x55  Subcarrier frequency register values \nfor CVBS and/or S -Video (Y -C) output in  \nNTSC square pixel mode (24.5454 MHz \ninput clock).  0x8D  0x55  \n0x8E  0x55  \n0x8F  0x25  \n Table 80. 16- Bit NTSC Square Pixel RGB In, CVBS/Y -C Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x10  NTSC standard. SSAF luma filter \nenabled. 1.3 MHz chroma filter enabled.  \n0x82  0xDB  Pixel data valid. CVBS/Y -C (S -Video) out. \nSSAF PrPb filter enabled. Active video \nedge control enabled. Pedestal \nenabled. Square pixel mode enabled.  \n0x87  0x80  RGB input enabled.  \n0x88  0x10  16-bit RGB input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n0x8C  0x55  Subcarrier frequency register values \nfor CVBS and/or S -Video (Y -C) output in  \nNTSC square pixel mode (24.5454 MHz \ninput clock).  0x8D  0x55  \n0x8E  0x55  \n0x8F  0x25  \n \nTable 81. 8 -Bit 625i YCrCb In (EAV/SAV), YPrPb Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x11  PAL standard. SSAF luma filter enabled. \n1.3 MHz chroma filter enabled.  \n0x82  0xC1 Pixel data valid. YPrPb out. SSAF PrPb filter enabled. Active video edge \ncontrol enabled.  \n \nTable 82. 8 -Bit 625i YCrCb In (EAV/SAV), CVBS/Y -C Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n 0x10  WLCSP required.  \n0x01  0x00  SD input mode.  \n0x80  0x11  PAL standard. SSAF luma filter enabled. \n1.3 MHz chroma filter enabled.  \n0x82  0xC3 Pixel data valid. CVBS/Y -C (S -Video) \nout. SSAF PrPb filter enabled. Active \nvideo edge control enabled.  \n0x8C  0xCB  Subcarrier frequency register values \nfor CVBS and/or S -Video (Y -C) output \nin PAL mode (27 MHz input clock).  0x8D  0x8A  \n0x8E  0x09  \n0x8F  0x2A  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 96 of 107 Table 83. 8 -Bit 625i YCrCb In, YPrPb Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x11  PAL standard. SSAF luma filter enabled. \n1.3 MHz chroma filter enabled.  \n0x82  0xC1 Pixel data valid. YPrPb out. SSAF PrPb filter enabled. Active video edge \ncontrol enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n \nTable 84. 8 -Bit 625i YCrCb In  (EAV/SAV), RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x02  0x10  RGB output enabled. RGB output sync \nenabled.  \n0x80  0x11  PAL standard. SSAF luma filter enabled. 1.3 MHz chroma filter enabled.  \n0x82  0xC1 Pixel data valid. RGB out. SSAF PrPb \nfilter enabled. Active video edge \ncontrol enabled.  \n \nTable 85. 8 -Bit 625i YCrCb In, RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x02  0x10  RGB output enabled. RGB output sync \nenabled.  \n0x80  0x11  PAL standard. SSAF luma filter enabled. 1.3 MHz chroma filter enabled.  \n0x82  0xC1 Pixel data valid. RGB out. SSAF PrPb \nfilter enabled. Active video edge \ncontrol enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n \nTable 86. 10- Bit 625i YCrCb In (EAV/SAV), YPrPb Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x11  PAL standard. SSAF luma filter enabled. \n1.3 MHz chroma filter enabled.  \n0x82  0xC1 Pixel data valid. YPrPb out. SSAF PrPb \nfilter enabled. Active video edge \ncontrol enabled.  \n0x88  0x10  10-bit input enabled.  Table 87. 10- Bit 625i YCrCb In, YPrPb Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x11  PAL standard. SSAF luma filter enabled. \n1.3 MHz chroma filter enabled.  \n0x82  0xC1 Pixel data valid. YPrPb out. SSAF PrPb filter enabled. Active video edge \ncontrol enabled.  \n0x88  0x10  10-bit input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n \nTable 88. 10- Bit 625i YCrCb In, CVBS/Y -C Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x11  PAL standard. SSAF luma filter enabled. \n1.3 MHz chroma filter enabled.  \n0x82  0xC3 Pixel Data Valid. CVBS/Y -C (S-Video) \nOut. SSAF PrPb filter enabled. Active video edge control enabled.  \n0x88  0x10  10-bit input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n0x8C  0xCB  Subcarrier frequency register values \nfor CVBS and/or S -Video (Y -C) output \nin PAL mode (27 MHz input clock).  0x8D  0x8A  \n0x8E  0x09  \n0x8F  0x2A  \n \nTable 89. 10- Bit 625i YCrCb In (EAV/SAV), RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×). \n0x01  0x00  SD input mode.  \n0x02  0x10  RGB output enabled. RGB output sync \nenabled.  \n0x80  0x11  PAL standard. SSAF luma filter enabled. 1.3 MHz chroma filter enabled.  \n0x82  0xC1 Pixel data valid. RGB out. SSAF PrPb filter enabled. Active video edge \ncontrol enabled.  \n0x88  0x10  10-bit input enabled.  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 97 of 107 Table 90. 10- Bit 625i YCrCb In, RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x02  0x10  RGB output enabled. RGB output sync \nenabled.  \n0x80  0x11  PAL standard. SSAF luma filter enabled. \n1.3 MHz chroma filter enabled.  \n0x82  0xC1 Pixel data valid. RGB out. SSAF PrPb \nfilter enabled. Active video edge \ncontrol enabled.  \n0x88  0x10  10-bit input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n \nTable 91. 16- Bit 625i YCrCb In, YPrPb Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x11  PAL standard. SSAF luma filter enabled. \n1.3 MHz chroma filter enabled.  \n0x82  0xC1 Pixel data valid. YPrPb out. SSAF PrPb \nfilter enabled. Active video edge \ncontrol enabled.  \n0x88  0x10  16-bit RGB input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n \nTable 92. 16- Bit 625i YCrCb In, RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x02  0x10  RGB output enabled. RGB output sync \nenabled.  \n0x80  0x11  PAL standard. SSAF luma filter enabled. 1.3 MHz chroma filter enabled.  \n0x82  0xC1 Pixel data valid. RGB out. SSAF PrPb \nfilter enabled. Active video edge \ncontrol enabled.  \n0x88  0x10  16-bit RGB input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n Table 93. 16- Bit 625i RGB In, YPrPb Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x11  PAL standard. SSAF luma filter enabled. \n1.3 MHz chroma filter enabled.  \n0x82  0xC1 Pixel data valid. YPrPb out. SSAF PrPb filter enabled. Active video edge \ncontrol enabled.  \n0x87  0x80  RGB input enabled.  \n0x88  0x10  16-bit RGB input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n \nTable 94. 16- Bit 625i RGB In, CVBS/Y -C Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x11  PAL standard. SSAF luma filter enabled. \n1.3 MHz chroma filter enabled.  \n0x82  0xC3 Pixel data valid. CVBS/Y -C (S -Video) \nout. SSAF PrPb filter enabled. Active \nvideo edge control enabled.  \n0x87  0x80  RGB input enabled.  \n0x88  0x10  16-bit RGB input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n0x8C  0xCB  Subcarrier frequency register values \nfor CVBS and/or S -Video (Y -C) output \nin PAL mode (27 MHz input clock).  0x8D  0x8A  \n0x8E  0x09  \n0x8F  0x2A  \n \nTable 95. 16- Bit 625i RGB In, RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x02  0x10  RGB output enabled. RGB output sync \nenabled.  \n0x80  0x11  PAL standard. SSAF luma filter enabled. 1.3 MHz chroma filter enabled.  \n0x82  0xC1 Pixel data valid. RGB out. SSAF PrPb \nfilter enabled. Active video edge \ncontrol enabled.  \n0x87  0x80  RGB input enabled.  \n0x88  0x10  16-bit RGB input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 98 of 107 Table 96. 8 -Bit PAL Square Pixel YCrCb In (EAV/SAV), \nCVBS/Y -C Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n 0x10  WLCSP required.  \n0x01  0x00  SD input mode.  \n0x80  0x11  PAL standard. SSAF luma filter enabled. \n1.3 MHz chroma filter enabled.  \n0x82  0xD3  Pixel data valid. CVBS/Y -C (S -Video) \nout. SSAF PrPb filter enabled. Active video edge control enabled. Square \npixel mode enabled.  \n0x8C  0x0C  Subcarrier frequency register values \nfor CVBS and/or S -Video (Y -C) output \nin PAL square pixel mode (29.5 MHz \ninput clock).  0x8D  0x8C  \n0x8E  0x79  \n0x8F  0x26  \n Table 97. 16- Bit PAL Square Pixel RGB In, CVBS/Y -C Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (16×).  \n0x01  0x00  SD input mode.  \n0x80  0x11  PAL standard. SSAF luma filter enabled. \n1.3 MHz chroma filter enabled.  \n0x82  0xD3  Pixel data valid. CVBS/Y -C (S -Video) \nout. SSAF PrPb filter enabled. Active \nvideo edge control enabled. Square \npixel mode enabled.  \n0x87  0x80  RGB input enabled.  \n0x88  0x10  16-bit RGB input enabled.  \n0x8A  0x0C  Timing Mode 2 (slave). HSYNC /VSYNC  \nsynchronization.  \n0x8C  0x0C  Subcarrier frequency register values \nfor CVBS and/or S -Video (Y -C) output \nin PAL square pixel mode (29.5 MHz \ninput clock).  0x8D  0x8C  \n0x8E  0x79  \n0x8F  0x26  \n \nData Sheet ADV7390/ADV7391/ADV7392/ADV7393\n \nRev. J | Page 99 of 107 ENHANCED DEFINITION \nTable 98. ED Configuration Scripts \nInput Format Input Data Width  Synchronization Format Input Color Space Output Color Space Table Number \n525p 8-bit DDR EAV/SAV YCrCb YPrPb Table 107 \n525p 8-bit DDR EAV/SAV YCrCb RGB  Table 109 \n525p 10-bit DDR EAV/SAV YCrCb YPrPb Table 108 \n525p 10-bit DDR EAV/SAV YCrCb RGB Table 110 \n525p 16-bit SDR EAV/SAV YCrCb YPrPb Table 99 \n525p 16-bit SDR HSYNC /VSYNC  YCrCb YPrPb Table 100 \n525p 16-bit SDR EAV/SAV YCrCb RGB Table 101 \n525p 16-bit SDR HSYNC /VSYNC  YCrCb RGB Table 102 \n625p 8-bit DDR EAV/SAV YCrCb YPrPb Table 111 \n625p 8-bit DDR EAV/SAV YCrCb RGB Table 113 \n625p 10-bit DDR EAV/SAV YCrCb YPrPb Table 112 \n625p 10-bit DDR EAV/SAV YCrCb RGB Table 114 \n625p 16-bit SDR EAV/SAV YCrCb YPrPb Table 103 \n625p 16-bit SDR HSYNC /VSYNC  YCrCb YPrPb Table 104 \n625p 16-bit SDR EAV/SAV YCrCb RGB Table 105 \n625p 16-bit SDR HSYNC /VSYNC  YCrCb RGB Table 106 \n \nTable 99. 16-Bit 525p YCrCb In (EAV/SAV), YPrPb Out \nSubaddress Setting  Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (8×). \n0x01 0x10 ED-SDR input mode. \n0x30 0x04 525p at 59.94 Hz. EAV/SAV synchroni-\nzation. EIA-770.2 output levels. \n0x31 0x01 Pixel data valid. \n \nTable 100. 16-Bit 525p YCrCb In, YPrPb Out \nSubaddress Setting  Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (8×). \n0x01 0x10 ED-SDR input mode. \n0x30 0x00 525p at 59.94 Hz. HSYNC /VSYNC  synch-\nronization. EIA-770.2 output levels. \n0x31 0x01 Pixel data valid. \n \nTable 101. 16-Bit 525p YCrCb In (EAV/SAV), RGB Out \nSubaddress Setting  Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (8×). \n0x01 0x10 ED-SDR input mode. \n0x02 0x10 RGB output enabled. RGB output sync \nenabled. \n0x30 0x04 525p at 59.94 Hz. EAV/SAV synchroni-\nzation. EIA-770.2 output levels. \n0x31 0x01 Pixel data valid. Table 102. 16-Bit 525p YCrCb In, RGB Out \nSubaddress Setting Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (8×). \n0x01 0x10 ED-SDR input mode. \n0x02 0x10 RGB output enabled. RGB output sync \nenabled. \n0x30 0x00 525p at 59.94 Hz. HSYNC /VSYNC  synch-\nronization. EIA-770.2 output levels. \n0x31 0x01 Pixel data valid. \n \nTable 103. 16-Bit 625p YCrCb In (EAV/SAV), YPrPb Out \nSubaddress Setting Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (8×). \n0x01 0x10 ED-SDR input mode. \n0x30 0x1C 625p at 50 Hz. EAV/SAV synchroni-\nzation. EIA-770.2 output levels. \n0x31 0x01 Pixel data valid. \n \nTable 104. 16-Bit 625p YCrCb In, YPrPb Out \nSubaddress Setting Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (8×). \n0x01 0x10 ED-SDR input mode. \n0x30 0x18 625p at 50 Hz. HSYNC /VSYNC  synch-\nronization. EIA-770.2 output levels. \n0x31 0x01 Pixel data valid. \n \nADV7390/ADV7391/ADV7392/ADV7393 Data Sheet\n \nRev. J | Page 100 of 107 Table 105. 16-Bit 625p YCrCb In (EAV/SAV), RGB Out \nSubaddress Setting  Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (8×). \n0x01 0x10 ED-SDR input mode. \n0x02 0x10 RGB output enabled. RGB output sync \nenabled. \n0x30 0x1C 625p at 50 Hz. EAV/SAV synchroniza-\ntion. EIA-770.2 output levels. \n0x31 0x01 Pixel data valid. \n \nTable 106. 16-Bit 625p YCrCb In, RGB Out \nSubaddress Setting  Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (8×). \n0x01 0x10 ED-SDR input mode. \n0x02 0x10 RGB output enabled. RGB output sync \nenabled. \n0x30 0x18 625p at 50 Hz. HSYNC /VSYNC  synch-\nronization. EIA-770.2 output levels. \n0x31 0x01 Pixel data valid. \n \nTable 107. 8-Bit 525p YCrCb In (EAV/SAV), YPrPb Out \nSubaddress Setting  Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (8×). \n0x01 0x20 ED-DDR input mode. Luma data \nclocked on falling edge of CLKIN. \n0x30 0x04 525p at 59.94 Hz. EAV/SAV synchro-\nnization. EIA-770.2 output levels.  \n0x31 0x01 Pixel data valid. \n \nTable 108. 10-Bit 525p YCrCb In (EAV/SAV), YPrPb Out \nSubaddress Setting  Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (8×). \n0x01 0x20 ED-DDR input mode. Luma data \nclocked on falling edge of CLKIN. \n0x30 0x04 525p at 59.94 Hz. EAV/SAV synchro-\nnization. EIA-770.2 output levels.  \n0x31 0x01 Pixel data valid. \n0x33 0x6C 10-bit input enabled. \n Table 109. 8-Bit 525p YCrCb In (EAV/SAV), RGB Out \nSubaddress Setting Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (8×). \n0x01 0x20 ED-DDR input mode. Luma data \nclocked on falling edge of CLKIN. \n0x02 0x10 RGB output enabled. RGB output sync \nenabled. \n0x30 0x04 525p at 59.94 Hz. EAV/SAV synchro-\nnization. EIA-770.2 output levels. \n0x31 0x01 Pixel data valid. \n \nTable 110. 10-Bit 525p YCrCb In (EAV/SAV), RGB Out \nSubaddress Setting Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (8×). \n0x01 0x20 ED-DDR input mode. Luma data \nclocked on falling edge of CLKIN. \n0x02 0x10 RGB output enabled. RGB output sync \nenabled. \n0x30 0x04 525p at 59.94 Hz. EAV/SAV synchro-\nnization. EIA-770.2 output levels. \n0x31 0x01 Pixel data valid. \n0x33 0x6C 10-bit input enabled. \n \nTable 111. 8-Bit 625p YCrCb In (EAV/SAV), YPrPb Out \nSubaddress Setting Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (8×). \n0x01 0x20 ED-DDR input mode. Luma data \nclocked on falling edge of CLKIN. \n0x30 0x1C 625p at 50 Hz. EAV/SAV synchroniza-\ntion. EIA-770.2 output levels. \n0x31 0x01 Pixel data valid. \n \nTable 112. 10-Bit 625p YCrCb In (EAV/SAV), YPrPb Out \nSubaddress Setting Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (8×). \n0x01 0x20 ED-DDR input mode. Luma data \nclocked on falling edge of CLKIN. \n0x30 0x1C 625p at 50 Hz. EAV/SAV synchroniza-\ntion. EIA-770.2 output levels. \n0x31 0x01 Pixel data valid. \n0x33 0x6C 10-bit input enabled. \n \n \n \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 101 of 107 Table 113. 8-Bit 625p YCrCb In (EAV/SAV), RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (8×).  \n0x01  0x20  ED-DDR input mode. Luma data \nclocked on falling edge of CLKIN.  \n0x02  0x10  RGB output enabled. RGB output sync \nenabled.  \n0x30  0x1C  625p at 50 Hz. EAV/SAV synchroni -\nzation. EIA -770.2 output levels.  \n0x31  0x01  Pixel data valid.  \n Table 114. 10-Bit 625p YCrCb In (EAV/SAV), RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL  enabled (8×).  \n0x01  0x20  ED-DDR input mode. Luma data \nclocked on falling edge of CLKIN.  \n0x02  0x10  RGB output enabled. RGB output sync enabled.  \n0x30  0x1C  625p at 50 Hz. EAV/SAV synchroni -\nzation. EIA -770.2 output levels.  \n0x31  0x01  Pixel data valid.  \n0x33  0x6C  10-bit input enabled.  \n \nHIGH DEFINITION  \nTable 115. HD Configuration Scripts  \nInput Format  Input Data Width  Synchronization Format  Input Color Space  Output Color Space  Table Number  \n720p  8-bit DDR  EAV/SAV  YCrCb  YPrPb  Table 124 \n720p  8-bit DDR  EAV/SAV  YCrCb  RGB  Table 126 \n720p  10-b it DDR  EAV/SAV  YCrCb  YPrPb  Table 125 \n720p  10-b it DDR  EAV/SAV  YCrCb  RGB  Table 127 \n720p  16-b it SDR  EAV/SAV  YCrCb  YPrPb  Table 116 \n720p  16-b it SDR  HSYNC /  VSYNC YCrCb  YPrPb  Table 117 \n720p  16-b it SDR  EAV/SAV  YCrCb  RGB  Table 118 \n720p  16-b it SDR  HSYNC /  VSYNC YCrCb  RGB  Table 119 \n1080i  8-bit DDR  EAV/SAV  YCrCb  YPrPb  Table 128 \n1080i  8-bit DDR  EAV/SAV  YCrCb  RGB  Table 130 \n1080i  10-b it DDR  EAV/SAV  YCrCb  YPrPb  Table 129 \n1080i  10-b it DDR  EAV/SAV  YCrCb  RGB  Table 131 \n1080i  16-b it SDR  EAV/SAV  YCrCb  YPrPb  Table 120 \n1080i  16-b it SDR  HSYNC /  VSYNC YCrCb  YPrPb  Table 121 \n1080i 16-bit SDR  EAV/SAV  YCrCb  RGB  Table 122 \n1080i  16-b it SDR  HSYNC /  VSYNC YCrCb  RGB  Table 123 \n \nADV7390/ADV7391/ADV7392/ADV7393 Data Sheet\n \nRev. J | Page 102 of 107 Table 116. 16-Bit 720p YCrCb In (EAV/SAV), YPrPb Out \nSubaddress Setting  Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (4×). \n0x01 0x10 HD-SDR input mode. \n0x30 0x2C 720p at 60 Hz/59.94 Hz. EAV/SAV syn-\nchronization. EIA-770.3 output levels. \n0x31 0x01 Pixel data valid. 4× oversampling. \n \nTable 117. 16-Bit 720p YCrCb In, YPrPb Out \nSubaddress Setting  Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (4×). \n0x01 0x10 HD-SDR input mode. \n0x30 0x28 720p at 60 Hz/59.94 Hz. HSYNC /VSYNC  \nsynchronization. EIA-770.3 output levels. \n0x31 0x01 Pixel data valid. 4× oversampling. \n \nTable 118. 16-Bit 720p YCrCb In (EAV/SAV), RGB Out \nSubaddress Setting  Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (4×). \n0x01 0x10 HD-SDR input mode. \n0x02 0x10 RGB output enabled. RGB output sync \nenabled. \n0x30 0x2C 720p at 60 Hz/59.94 Hz. EAV/SAV syn-\nchronization. EIA-770.3 output levels. \n0x31 0x01 Pixel data valid. 4× oversampling. \n \nTable 119. 16-Bit 720p YCrCb In, RGB Out \nSubaddress Setting  Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (4×). \n0x01 0x10 HD-SDR input mode. \n0x02 0x10 RGB output enabled. RGB output sync \nenabled. \n0x30 0x28 720p at 60 Hz/59.94 Hz. HSYNC /VSYNC  \nsynchronization. EIA-770.3 output levels. \n0x31 0x01 Pixel data valid. 4× oversampling. \n \nTable 120. 16-Bit 1080i YCrCb In (EAV/SAV), YPrPb Out \nSubaddress Setting  Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (4×). \n0x01 0x10 HD-SDR input mode. \n0x30 0x6C 1080i at 30 Hz/29.97 Hz. EAV/SAV syn-\nchronization. EIA-770.3 output levels. \n0x31 0x01 Pixel data valid. 4× oversampling. \n Table 121. 16-Bit 1080i YCrCb In, YPrPb Out \nSubaddress Setting Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (4×). \n0x01 0x10 HD-SDR input mode. \n0x30 0x18 1080i at 30 Hz/29.97 Hz. HSYNC /VSYNC  \nsynchronization. EIA-770.3 output levels. \n0x31 0x01 Pixel data valid. 4× oversampling. \n \nTable 122. 16-Bit 1080i YCrCb In (EAV/SAV), RGB Out \nSubaddress Setting Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (4×). \n0x01 0x10 HD-SDR input mode. \n0x02 0x10 RGB output enabled. RGB output sync \nenabled. \n0x30 0x6C 1080i at 30 Hz/29.97 Hz. EAV/SAV syn-\nchronization. EIA-770.3 output levels. \n0x31 0x01 Pixel data valid. 4× oversampling. \n \nTable 123. 16-Bit 1080i YCrCb In, RGB Out \nSubaddress Setting Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (4×). \n0x01 0x10 HD-SDR input mode. \n0x02 0x10 RGB output enabled. RGB output sync \nenabled. \n0x30 0x18 1080i at 30 Hz/29.97 Hz. HSYNC /VSYNC  \nsynchronization. EIA-770.3 output levels. \n0x31 0x01 Pixel data valid. 4× oversampling. \n \nTable 124. 8-Bit 720p YCrCb In (EAV/SAV), YPrPb Out \nSubaddress Setting Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (4×). \n0x01 0x20 HD-DDR input mode. Luma data \nclocked on falling edge of CLKIN. \n0x30 0x2C 720p at 60 Hz/59.94 Hz. EAV/SAV syn-\nchronization. EIA-770.3 output levels. \n0x31 0x01 Pixel data valid. 4× oversampling. \nTable 125. 10-Bit 720p YCrCb In (EAV/SAV), YPrPb Out \nSubaddress Setting Description \n0x17 0x02 Software reset. \n0x00 0x1C All DACs enabled. PLL enabled (4×). \n0x01 0x20 HD-DDR input mode. Luma data \nclocked on falling edge of CLKIN. \n0x30 0x2C 720p at 60 Hz/59.94 Hz. EAV/SAV syn-\nchronization. EIA-770.3 output levels. \n0x31 0x01 Pixel data valid. 4× oversampling. \n0x33 0x6C 10-bit input enabled. \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 103 of 107 Table 126. 8-Bit 720p YCrCb In  (EAV/SAV), RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (4×).  \n0x01  0x20  HD-DDR input mode. Luma data \nclocked on falling edge of CLKIN.  \n0x02  0x10  RGB output enabled. RGB output sync \nenabled.  \n0x30  0x2C  720p at 60 Hz/59.94 Hz. EAV/SAV syn -\nchronization. EIA -770.3 output levels.  \n0x31  0x01  Pixel data valid. 4× oversampling. \n \nTable 127. 10-Bit 720p YCrCb In (EAV/SAV), RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (4×).  \n0x01  0x20  HD-DDR input mode. Luma data \nclocked on falling edge of CLKIN.  \n0x02  0x10  RGB output enabled. RGB output sync \nenabled.  \n0x30  0x2C  720p at 60 Hz/59.94 Hz. EAV/SAV syn -\nchronization. EIA-770.3 output levels.  \n0x31  0x01  Pixel data valid. 4× oversampling. \n0x33  0x6C  10-bit input enabled.  \n \nTable 128. 8-Bit 1080i YCrCb In (EAV/SAV), YPrPb Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (4×).  \n0x01  0x20  HD-DDR input mode. Luma data \nclocked on falling edge of CLKIN.  \n0x30  0x6C  1080i at 30 Hz/29.97 Hz. EAV/SAV syn -\nchronization. EIA -770.3 output levels.  \n0x31  0x01  Pixel data valid. 4× oversampling. \n Table 129. 10-Bit 1080i YCrCb In (EAV/SAV), YPrPb Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (4×).  \n0x01  0x20  HD-DDR input mode. Luma data \nclocked on falling edge of CLKIN.  \n0x30  0x6C  1080i at 30 Hz/29.97 Hz. EAV/SAV syn -\nchronization. EIA -770.3 output levels.  \n0x31  0x01  Pixel data valid. 4× oversampling. \n0x33  0x6C  10-bit input enabled.  \n Table 130. 8-Bit 1080i YCrCb In (EAV/SAV), RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (4×).  \n0x01  0x20  HD-DDR input mode. Luma data \nclocked on falling edge of CLKIN.  \n0x02  0x10  RGB output enabled. RGB output sync \nenabled.  \n0x30  0x6C  1080i at 30 Hz/29.97 Hz. EAV/SAV syn -\nchronization. EIA -770.3 output levels.  \n0x31  0x01  Pixel data valid. 4× oversampling. \n \nTable 131. 10-Bit 1080i YCrCb In (EAV/SAV), RGB Out  \nSubaddress  Setting  Description  \n0x17  0x02  Software reset.  \n0x00  0x1C  All DACs enabled. PLL enabled (4×).  \n0x01  0x20  HD-DDR input mode. Luma data \nclocked on falling edge of CLKIN.  \n0x02  0x10  RGB output enabled. RGB output sync \nenabled.  \n0x30  0x6C  1080i @ 30 Hz/29.97 Hz. EAV/SAV syn -\nchronization. EIA -770.3 output levels.  \n0x31  0x01  Pixel data valid. 4× oversampling. \n0x33  0x6C  10-bit input enabled.  \n \n \nADV7390/ADV7391/ADV7392/ADV7393 Data Sheet  \n \nRev. J | Page 104 of 107 ADV7390/ ADV7391/ ADV7392/ ADV7393  EVALUATION BOARD \nTo accommodate evaluation of the ADV7390/ ADV7391/ \nADV7392/ ADV7393, Ana log Devices provides a two -board \nsolution. The ADV7390/ ADV7391/ ADV7392/ ADV7393 \nevaluation platform front -end board contains an Analog \nDevices decoder ( ADV7403) and an FPGA. The back -end \nboard (where the actual ADV7390/ ADV7391/ ADV7392/ \nADV7393 are  attached ) is connected to the front- end board \nthrough a connector.  These two boards allow the user to perform a complete \nevaluation of the part, although it is also possible to order only the back- end board. Note that these two boards must be \nordered separately.  \nFor more information about the evaluation boards, see the \nevaluation board documentation available on the Analog Devices product web page.  \n \nBACK-END EVALUATION BOARDFRONT-E NDEVAL UATION BO ARD\nEXPANSION PORT\nADV739x INTERFACEADV7403\nDECODER FPGA\nUSBYCYPrPbRGBCVBS\nADV7403 INTERF ACE\nENCODER\nYCYPrPbRGBCVBS\n06234 -145\n \nFigure 144 . ADV7390/ ADV7391 /ADV7392 /ADV7393  Front -End and Back -End Evaluation Boards \n \n  \nData Sheet  ADV7390/ADV7391/ADV7392/ADV7393  \n \nRev. J | Page 105 of 107 OUTLINE DIMENSIONS \n3.25\n3.10 SQ\n2.95\nCOMPLIANT TO JEDEC S TANDARDS MO-220-VHHD-2132\n8\n925\n24\n17\n16\nCOPLANARIT Y\n0.083.50 REF0.50\nBSCPIN 1\nINDIC ATOR\nPIN 1\nINDIC ATOR\n0.30\n0.25\n0.180.20 REF12° MAX 0.80 MAX\n0.65 TY P1.000.85\n0.800.05 MAX\n0.02 NOM0.50\n0.400.304.75\nBSC SQ0.60 MAX\n0.60 MAX\n0.20 MIN\n11-10-2017-BTOP VIEWEXPOSED\nPAD\nBOT TOM VIEW5.105.00 SQ\n4.90\nSEATING\nPLANEPKG-001050FOR PROPER CONNECTION OF\nTHE EXPOSED PAD, REFER TO\nTHE PIN CONFIGURATION AND\nFUNCTION DESCRIPTIONSSECTION OF THIS DATA SHEET.\n \nFigure 145 . 32 -Lead Lead Frame Chip Scale Package [LFCSP]  \n5 mm × 5 mm B ody  and 0.85 mm Package Height  \n(CP-32-2) \nDimensions shown in millimeters  \n \n10-19-2017-B1\n0.50\nBSCPIN 1\nINDIC ATOR\n32\n9 16172425\n8\n0.05 MAX\n0.02 NOM\n0.20 REFCOPLANARITY\n0.080.30\n0.25\n0.185.10\n5.00 SQ\n4.90\n0.80\n0.75\n0.700.50\n0.400.300.20 MIN3.453.30 SQ\n3.15\nCOMPLIANT TO JEDEC STANDARDS MO-220- WHHD .3.50 REFBOTTOM VIEW TOP VIEWPKG-003530SEATING\nPLANEEXPOSED\nPAD\nEND VIEWPIN 1\nINDIC ATOR AREA OPTIONS\n(SEE DETAIL A)DETAIL A\n(JEDEC 95)\nFOR PROPER CONNECTION OF\nTHE EXPOSED PAD, REFER TOTHE PIN CONFIGURATION ANDFUNCTION DESCRIPTIONSSECTION OF THIS DATA SHEET.\n \nFigure 146 . 32 -Lead Lead Frame Chip Scale Package [LFCSP ] \n5 mm × 5 mm Body  and 0.75 mm Package Height  \n(CP-32-13) \nDimensions shown in millimeters  \n \nADV7390/ADV7391/ADV7392/ADV7393  Data Sheet  \n \nRev. J | Page 106 of 107 A\nB\nC\nD\nE\nF\n0.660\n0.6000.5402.565\n2.525\n2.485\n1 2 3 4 5\nBOT TOM VIEW\n(BAL L SIDE UP)TOP VIEW\n(BAL L SIDE DOWN)\nSIDE VIEW\n0.270\n0.2400.2100.390\n0.360\n0.330\n0.3600.3200.2802.50\nREF\n2.00 REFBALLA1\nIDENTIFIER\nCOPLANARITY\n0.05\nSEATING\nPLANE3.045\n3.005\n2.965\n0.50\nBALL PITCH\n10-31-2012-C \nFigure 147 . 30 -Ball Wafer Level Chip Scale Package [WLCSP]  \n(CB-30-3) \nDimensions shown in millimeters  \n \n10-23-2017-B0.50\nBSC\nBOT TOM VIEW TOP VIEW\nSIDE VIEWPIN 1\nINDIC ATOR\n0.05 MAX\n0.02 NOM\n0.20 REFCOPLANARITY\n0.080.30\n0.23\n0.186.10\n6.00 SQ\n5.90\n0.80\n0.75\n0.700.45\n0.40\n0.350.20 MIN4.25\n4.10 SQ\n3.95\nCOMPLIANT TO JEDEC STANDARDS MO-220- WJJD-5 .40\n1\n11 20213031\n10PKG-004354PIN 1\nINDIC ATOR AREA OPTIONS\n(SEE DETAIL A)DETAIL A\n(JEDEC 95)\nEXPOSED\nPAD\nSEATING\nPLANEFOR PROPER CONNECTION OF\nTHE EXPOSED PAD, REFER TO\nTHE PIN CONFIGURATION AND\nFUNCTION DESCRIPTIONS\nSECTION OF THIS DATA SHEET.\n \nFigure 148 . 40-Lead Lead Frame Chip Scale Package [LFCSP ] \n6 mm × 6 mm Body  and 0.75 mm Package Height  \n(CP-40-9) \nDimensions shown in millimeters  \n \nData Sheet ADV7390/ADV7391/ADV7392/ADV7393\n \nRev. J | Page 107 of 107 ORDERING GUIDE \nModel1, 2 Temperature \nRange  Macrovision3\nAntitaping Package Description Package Option \nADV7390BCPZ −40°C to +85°C  Yes 32-Lead Lead Frame Chip Scale Package [LFCSP] CP-32-2 \nADV7390BCPZ-REEL −40°C to +85°C  Yes 32-Lead Lead Frame Chip Scale Package [LFCSP] CP-32-2 \nADV7390WBCPZ −40°C to +105°C  Yes 32-Lead Lead Frame Chip Scale Package [LFCSP] CP-32-13 \nADV7390WBCPZ-RL −40°C to +105°C  Yes 32-Lead Le ad Frame Chip Scale Package [LFCSP] CP-32-13 \nADV7390BCBZ-A-RL −40°C to +85°C Yes 30-Ball Wafer Level Chip Scale Package [WLCSP] CB-30-3 \nADV7391BCPZ −40°C to +85°C  No 32-Lead Lead Frame Chip Scale Package [LFCSP] CP-32-2 \nADV7391BCPZ-REEL −40°C to +85°C  No 32-Lead Lead Frame Chip Scale Package [LFCSP] CP-32-2 \nADV7391WBCPZ −40°C to +105°C  No 32-Lead Lead Frame Chip Scale Package [LFCSP] CP-32-13 \nADV7391WBCPZ-RL −40°C to +105°C  No 32-Lead Lead Frame Chip Scale Package [LFCSP] CP-32-13 \nADV7392BCPZ −40°C to +85°C  Yes 40-Lead Lead Frame Chip Scale Package [LFCSP] CP-40-9 \nADV7392BCPZ-REEL −40°C to +85°C  Yes 40-Lead Lead Frame Chip Scale Package [LFCSP] CP-40-9 \nADV7392BCPZ-3REEL −40°C to +85°C  Yes 40-Lead Lead Frame Chip Scale Package [LFCSP] CP-40-9 \nADV7392WBCPZ −40°C to +105°C  Yes 40-Lead Lead Frame Chip Scale Package [LFCSP] CP-40-9 \nADV7392WBCPZ-REEL −40°C to +105°C  Yes 40-Lead Le ad Frame Chip Scale Package [LFCSP] CP-40-9 \nADV7393BCPZ −40°C to +85°C  No 40-Lead Lead Frame Chip Scale Package [LFCSP] CP-40-9 \nADV7393BCPZ-REEL −40°C to +85°C  No 40-Lead Lead Frame Chip Scale Package [LFCSP] CP-40-9 \nADV7393WBCPZ −40°C to +105°C  No 40-Lead Lead Frame Chip Scale Package [LFCSP] CP-40-9 \nADV7393WBCPZ-REEL −40°C to +105°C  No 40-Lead Lead Frame Chip Scale Package [LFCSP] CP-40-9 \nEVAL-ADV739xFEZ  Not available ADV739x Ev aluation Platform Front-End Board   \nEVAL-ADV7390EBZ  Yes ADV7390 Evaluation Board  \nEVAL-ADV7391EBZ  No ADV7391 Evaluation Board  \nEVAL-ADV7392EBZ  Yes ADV7392 Evaluation Board  \nEVAL-ADV7393EBZ  No ADV7393 Evaluation Board  \n \n1 Z = RoHS Compliant Part. \n2 W = Qualified for Auto motive Applications. \n3 Macrovision-enabled ICs require the buyer to be an approved licensee (authorized buyer) of ICs that are able to output Macrovi sion Rev 7.1.L1-compliant video. \nAUTOMOTIVE PRODUCTS \nThe ADV7390W , ADV7391W , ADV7392W , and ADV7393W  models are available with controlled manufacturing to support the quality \nand reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the \ncommercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automot ive grade \nproducts shown are available for use in automotive applications. Contact your local Analog Devices account representative for s pecific \nproduct ordering information and to obtain the specific Automotive Reliability reports for these models. \n   \n \n     \nI2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors). \n \n©2006–2018 Analog Devices, Inc. All rights reserved. Trademarks and  \n registered trademarks are the prop erty of their respective owners. \n  D06234-0-8/18(J) \n'}]
!==============================================================================!
### Component Summary: ADV7393WBCPZ

#### Key Specifications:
- **Voltage Ratings:**
  - Analog Supply Voltage (VAA): 2.6V to 3.3V
  - Digital Supply Voltage (VDD): 1.71V to 1.89V
  - Digital I/O Voltage (VDD_IO): 1.71V to 3.63V
  - PLL Supply Voltage (PVDD): 1.71V to 1.89V

- **Current Ratings:**
  - Maximum DAC Output Current: 37 mA
  - Typical Power Consumption: 
    - 68 mA (SD, 16× oversampling, YPrPb, all DACs enabled)
    - 81 mA (HD, 4× oversampling, all DACs enabled)
    - 5 µA (Sleep mode)

- **Power Consumption:**
  - Normal operation: Up to 151 mA (all DACs enabled)
  - Sleep mode: 5 µA

- **Operating Temperature Range:**
  - Standard: -40°C to +85°C
  - Automotive Grade: -40°C to +105°C

- **Package Type:**
  - 40-lead Lead Frame Chip Scale Package (LFCSP) or 30-ball Wafer Level Chip Scale Package (WLCSP)

- **Special Features:**
  - Supports multiple video formats (SD, ED, HD)
  - Integrated video timing generator
  - Programmable features for filters, gamma correction, and sharpness
  - Cable detection and DAC auto power-down features
  - Supports closed captioning and wide screen signaling (WSS)
  - Compliant with various video standards (SMPTE, EIA/CEA)

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E

#### Description:
The **ADV7393** is a low-power, high-speed, 10-bit video encoder designed for standard definition (SD), enhanced definition (ED), and high definition (HD) video applications. It integrates three digital-to-analog converters (DACs) that can output various video formats including composite, S-Video, and component video. The device is optimized for portable and power-sensitive applications, making it suitable for mobile handsets, digital cameras, and automotive infotainment systems.

#### Typical Applications:
- **Mobile Handsets:** For video output to external displays.
- **Digital Still Cameras:** To provide TV-out functionality.
- **Portable Media Players:** For connecting to TVs or monitors.
- **Set-Top Boxes:** For video encoding and output.
- **Automotive Infotainment Systems:** Specifically for the ADV7392 and ADV7393 variants, which are automotive-grade.
- **Digital Camcorders and Game Consoles:** For high-quality video output.

The ADV7393 is particularly noted for its advanced power management features, including content-dependent low power operation and automatic cable detection, which help to minimize power consumption during operation.