Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon May  1 15:56:34 2023
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  10          
TIMING-18  Warning   Missing input or output delay                              16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.475       -0.475                      1                  801        0.074        0.000                      0                  801        3.750        0.000                       0                   270  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.475       -0.475                      1                  801        0.074        0.000                      0                  801        3.750        0.000                       0                   270  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.475ns,  Total Violation       -0.475ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.475ns  (required time - arrival time)
  Source:                 CL/ReadAddressA_reg[0]_replica/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALU/currentFlags_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.457ns  (logic 2.876ns (52.707%)  route 2.581ns (47.293%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.620    10.141    CL/boardclk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  CL/ReadAddressA_reg[0]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.459    10.600 r  CL/ReadAddressA_reg[0]_replica/Q
                         net (fo=30, routed)          0.549    11.149    RF/ReadAddressA_reg[2]_0[0]_repN_alias
    SLICE_X1Y23          LUT3 (Prop_lut3_I2_O)        0.124    11.273 r  RF/internalResult[4]_i_3_comp/O
                         net (fo=1, routed)           0.887    12.161    RF/internalResult[4]_i_3_n_0
    SLICE_X1Y28          LUT5 (Prop_lut5_I2_O)        0.124    12.285 r  RF/internalResult[4]_i_2_comp/O
                         net (fo=5, routed)           0.564    12.848    RF/ReadDataA[4]
    SLICE_X4Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.374 r  RF/internalResult_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.374    RF/internalResult_reg[7]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.488 r  RF/internalResult_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.488    RF/internalResult_reg[11]_i_2_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.822 f  RF/internalResult_reg[15]_i_2/O[1]
                         net (fo=3, routed)           0.581    14.403    RF/p_7_in[13]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.303    14.706 r  RF/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.706    ALU/currentFlags0_inferred__2/i__carry__1_1[1]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.256 r  ALU/currentFlags0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.256    ALU/currentFlags0_inferred__2/i__carry__0_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  ALU/currentFlags0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.370    ALU/currentFlags0_inferred__2/i__carry__1_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.598 r  ALU/currentFlags0_inferred__2/i__carry__2/CO[2]
                         net (fo=1, routed)           0.000    15.598    ALU/currentFlags0_inferred__2/i__carry__2_n_1
    SLICE_X3Y32          FDRE                                         r  ALU/currentFlags_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  boardclk (IN)
                         net (fo=0)                   0.000    10.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.511    14.852    ALU/boardclk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  ALU/currentFlags_reg[4]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X3Y32          FDRE (Setup_fdre_C_D)        0.046    15.123    ALU/currentFlags_reg[4]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -15.598    
  -------------------------------------------------------------------
                         slack                                 -0.475    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 IR/currentInstruction_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CL/busDrive_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 0.952ns (20.151%)  route 3.772ns (79.849%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.555     5.076    IR/boardclk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  IR/currentInstruction_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  IR/currentInstruction_reg[12]/Q
                         net (fo=35, routed)          0.963     6.496    IR/Q[8]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.124     6.620 f  IR/RegFileWriteEnable_i_3/O
                         net (fo=4, routed)           0.632     7.251    IR/RegFileWriteEnable_i_3_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.375 r  IR/programCounterCountUp_i_13/O
                         net (fo=1, routed)           0.659     8.034    IR/programCounterCountUp_i_13_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.158 r  IR/programCounterCountUp_i_4/O
                         net (fo=2, routed)           0.489     8.647    IR/programCounterCountUp_i_4_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  IR/programCounterCountUp_i_1/O
                         net (fo=23, routed)          1.029     9.801    CL/loadInstruction_reg_0
    SLICE_X1Y28          FDRE                                         r  CL/busDrive_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.507     9.848    CL/boardclk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  CL/busDrive_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.108    
                         clock uncertainty           -0.035    10.073    
    SLICE_X1Y28          FDRE (Setup_fdre_C_CE)      -0.202     9.871    CL/busDrive_reg[0]
  -------------------------------------------------------------------
                         required time                          9.871    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 IR/currentInstruction_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CL/ReadAddressA_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 0.952ns (20.613%)  route 3.666ns (79.387%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 9.841 - 5.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.555     5.076    IR/boardclk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  IR/currentInstruction_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  IR/currentInstruction_reg[12]/Q
                         net (fo=35, routed)          0.963     6.496    IR/Q[8]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.124     6.620 f  IR/RegFileWriteEnable_i_3/O
                         net (fo=4, routed)           0.632     7.251    IR/RegFileWriteEnable_i_3_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.375 r  IR/programCounterCountUp_i_13/O
                         net (fo=1, routed)           0.659     8.034    IR/programCounterCountUp_i_13_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.158 r  IR/programCounterCountUp_i_4/O
                         net (fo=2, routed)           0.489     8.647    IR/programCounterCountUp_i_4_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  IR/programCounterCountUp_i_1/O
                         net (fo=23, routed)          0.924     9.695    CL/loadInstruction_reg_0
    SLICE_X4Y25          FDRE                                         r  CL/ReadAddressA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.500     9.841    CL/boardclk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  CL/ReadAddressA_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.101    
                         clock uncertainty           -0.035    10.066    
    SLICE_X4Y25          FDRE (Setup_fdre_C_CE)      -0.202     9.864    CL/ReadAddressA_reg[2]
  -------------------------------------------------------------------
                         required time                          9.864    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 IR/currentInstruction_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CL/ReadAddressB_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.952ns (20.609%)  route 3.667ns (79.391%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 9.843 - 5.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.555     5.076    IR/boardclk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  IR/currentInstruction_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  IR/currentInstruction_reg[12]/Q
                         net (fo=35, routed)          0.963     6.496    IR/Q[8]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.124     6.620 f  IR/RegFileWriteEnable_i_3/O
                         net (fo=4, routed)           0.632     7.251    IR/RegFileWriteEnable_i_3_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.375 r  IR/programCounterCountUp_i_13/O
                         net (fo=1, routed)           0.659     8.034    IR/programCounterCountUp_i_13_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.158 r  IR/programCounterCountUp_i_4/O
                         net (fo=2, routed)           0.489     8.647    IR/programCounterCountUp_i_4_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  IR/programCounterCountUp_i_1/O
                         net (fo=23, routed)          0.925     9.696    CL/loadInstruction_reg_0
    SLICE_X7Y26          FDRE                                         r  CL/ReadAddressB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.502     9.843    CL/boardclk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  CL/ReadAddressB_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.103    
                         clock uncertainty           -0.035    10.068    
    SLICE_X7Y26          FDRE (Setup_fdre_C_CE)      -0.202     9.866    CL/ReadAddressB_reg[2]
  -------------------------------------------------------------------
                         required time                          9.866    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 IR/currentInstruction_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CL/functionSelect_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.952ns (20.609%)  route 3.667ns (79.391%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 9.843 - 5.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.555     5.076    IR/boardclk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  IR/currentInstruction_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  IR/currentInstruction_reg[12]/Q
                         net (fo=35, routed)          0.963     6.496    IR/Q[8]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.124     6.620 f  IR/RegFileWriteEnable_i_3/O
                         net (fo=4, routed)           0.632     7.251    IR/RegFileWriteEnable_i_3_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.375 r  IR/programCounterCountUp_i_13/O
                         net (fo=1, routed)           0.659     8.034    IR/programCounterCountUp_i_13_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.158 r  IR/programCounterCountUp_i_4/O
                         net (fo=2, routed)           0.489     8.647    IR/programCounterCountUp_i_4_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  IR/programCounterCountUp_i_1/O
                         net (fo=23, routed)          0.925     9.696    CL/loadInstruction_reg_0
    SLICE_X7Y26          FDRE                                         r  CL/functionSelect_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.502     9.843    CL/boardclk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  CL/functionSelect_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.103    
                         clock uncertainty           -0.035    10.068    
    SLICE_X7Y26          FDRE (Setup_fdre_C_CE)      -0.202     9.866    CL/functionSelect_reg[0]
  -------------------------------------------------------------------
                         required time                          9.866    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 IR/currentInstruction_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CL/ReadAddressA_reg[0]_replica_1/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 0.952ns (20.868%)  route 3.610ns (79.132%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 9.843 - 5.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.555     5.076    IR/boardclk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  IR/currentInstruction_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  IR/currentInstruction_reg[12]/Q
                         net (fo=35, routed)          0.963     6.496    IR/Q[8]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.124     6.620 f  IR/RegFileWriteEnable_i_3/O
                         net (fo=4, routed)           0.632     7.251    IR/RegFileWriteEnable_i_3_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.375 r  IR/programCounterCountUp_i_13/O
                         net (fo=1, routed)           0.659     8.034    IR/programCounterCountUp_i_13_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.158 r  IR/programCounterCountUp_i_4/O
                         net (fo=2, routed)           0.489     8.647    IR/programCounterCountUp_i_4_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  IR/programCounterCountUp_i_1/O
                         net (fo=23, routed)          0.867     9.638    CL/loadInstruction_reg_0
    SLICE_X4Y26          FDRE                                         r  CL/ReadAddressA_reg[0]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.502     9.843    CL/boardclk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  CL/ReadAddressA_reg[0]_replica_1/C  (IS_INVERTED)
                         clock pessimism              0.260    10.103    
                         clock uncertainty           -0.035    10.068    
    SLICE_X4Y26          FDRE (Setup_fdre_C_CE)      -0.202     9.866    CL/ReadAddressA_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                          9.866    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 IR/currentInstruction_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CL/busDrive_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 0.952ns (20.868%)  route 3.610ns (79.132%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 9.843 - 5.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.555     5.076    IR/boardclk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  IR/currentInstruction_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  IR/currentInstruction_reg[12]/Q
                         net (fo=35, routed)          0.963     6.496    IR/Q[8]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.124     6.620 f  IR/RegFileWriteEnable_i_3/O
                         net (fo=4, routed)           0.632     7.251    IR/RegFileWriteEnable_i_3_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.375 r  IR/programCounterCountUp_i_13/O
                         net (fo=1, routed)           0.659     8.034    IR/programCounterCountUp_i_13_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.158 r  IR/programCounterCountUp_i_4/O
                         net (fo=2, routed)           0.489     8.647    IR/programCounterCountUp_i_4_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  IR/programCounterCountUp_i_1/O
                         net (fo=23, routed)          0.867     9.638    CL/loadInstruction_reg_0
    SLICE_X4Y26          FDRE                                         r  CL/busDrive_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.502     9.843    CL/boardclk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  CL/busDrive_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.103    
                         clock uncertainty           -0.035    10.068    
    SLICE_X4Y26          FDRE (Setup_fdre_C_CE)      -0.202     9.866    CL/busDrive_reg[1]
  -------------------------------------------------------------------
                         required time                          9.866    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 IR/currentInstruction_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CL/RegFileWriteEnable_reg/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.952ns (21.226%)  route 3.533ns (78.774%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 9.779 - 5.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.555     5.076    IR/boardclk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  IR/currentInstruction_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  IR/currentInstruction_reg[12]/Q
                         net (fo=35, routed)          0.963     6.496    IR/Q[8]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.124     6.620 f  IR/RegFileWriteEnable_i_3/O
                         net (fo=4, routed)           0.632     7.251    IR/RegFileWriteEnable_i_3_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.375 r  IR/programCounterCountUp_i_13/O
                         net (fo=1, routed)           0.659     8.034    IR/programCounterCountUp_i_13_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.158 r  IR/programCounterCountUp_i_4/O
                         net (fo=2, routed)           0.489     8.647    IR/programCounterCountUp_i_4_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  IR/programCounterCountUp_i_1/O
                         net (fo=23, routed)          0.790     9.561    CL/loadInstruction_reg_0
    SLICE_X9Y28          FDRE                                         r  CL/RegFileWriteEnable_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.438     9.779    CL/boardclk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  CL/RegFileWriteEnable_reg/C  (IS_INVERTED)
                         clock pessimism              0.260    10.039    
                         clock uncertainty           -0.035    10.004    
    SLICE_X9Y28          FDRE (Setup_fdre_C_CE)      -0.202     9.802    CL/RegFileWriteEnable_reg
  -------------------------------------------------------------------
                         required time                          9.802    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 IR/currentInstruction_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CL/loadMemoryAddress_reg/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.952ns (20.993%)  route 3.583ns (79.007%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 9.780 - 5.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.555     5.076    IR/boardclk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  IR/currentInstruction_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  IR/currentInstruction_reg[12]/Q
                         net (fo=35, routed)          0.963     6.496    IR/Q[8]
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.124     6.620 f  IR/RegFileWriteEnable_i_3/O
                         net (fo=4, routed)           0.632     7.251    IR/RegFileWriteEnable_i_3_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.375 r  IR/programCounterCountUp_i_13/O
                         net (fo=1, routed)           0.659     8.034    IR/programCounterCountUp_i_13_n_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.158 r  IR/programCounterCountUp_i_4/O
                         net (fo=2, routed)           0.489     8.647    IR/programCounterCountUp_i_4_n_0
    SLICE_X11Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  IR/programCounterCountUp_i_1/O
                         net (fo=23, routed)          0.840     9.611    CL/loadInstruction_reg_0
    SLICE_X10Y28         FDRE                                         r  CL/loadMemoryAddress_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.439     9.780    CL/boardclk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  CL/loadMemoryAddress_reg/C  (IS_INVERTED)
                         clock pessimism              0.274    10.054    
                         clock uncertainty           -0.035    10.019    
    SLICE_X10Y28         FDRE (Setup_fdre_C_CE)      -0.164     9.855    CL/loadMemoryAddress_reg
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 IR/currentInstruction_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CL/ReadAddressA_reg[0]_replica_1/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 1.014ns (21.632%)  route 3.674ns (78.368%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 9.843 - 5.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.552     5.073    IR/boardclk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  IR/currentInstruction_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  IR/currentInstruction_reg[6]/Q
                         net (fo=11, routed)          1.048     6.639    IR/Q[2]
    SLICE_X12Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.763 r  IR/RegFileWriteAddress[2]_i_8/O
                         net (fo=1, routed)           0.307     7.070    IR/RegFileWriteAddress[2]_i_8_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.194 r  IR/RegFileWriteAddress[2]_i_5/O
                         net (fo=5, routed)           0.512     7.707    IR/currentInstruction_reg[13]_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I2_O)        0.124     7.831 r  IR/ReadAddressA[2]_i_3/O
                         net (fo=3, routed)           0.810     8.640    CL/ReadAddressA_reg[0]_1
    SLICE_X3Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.764 r  CL/ReadAddressA[0]_i_1/O
                         net (fo=3, routed)           0.997     9.761    CL/ReadAddressA[0]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  CL/ReadAddressA_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  boardclk (IN)
                         net (fo=0)                   0.000     5.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.502     9.843    CL/boardclk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  CL/ReadAddressA_reg[0]_replica_1/C  (IS_INVERTED)
                         clock pessimism              0.260    10.103    
                         clock uncertainty           -0.035    10.068    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)       -0.058    10.010    CL/ReadAddressA_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  0.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_1_1/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.507%)  route 0.256ns (64.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.580     1.463    MR/boardclk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  MR/memoryAddressOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  MR/memoryAddressOut_reg[0]/Q
                         net (fo=40, routed)          0.256     1.860    RAM/ram_reg_0_255_1_1/A0
    SLICE_X6Y25          RAMS64E                                      r  RAM/ram_reg_0_255_1_1/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.848     1.975    RAM/ram_reg_0_255_1_1/WCLK
    SLICE_X6Y25          RAMS64E                                      r  RAM/ram_reg_0_255_1_1/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y25          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.786    RAM/ram_reg_0_255_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_1_1/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.507%)  route 0.256ns (64.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.580     1.463    MR/boardclk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  MR/memoryAddressOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  MR/memoryAddressOut_reg[0]/Q
                         net (fo=40, routed)          0.256     1.860    RAM/ram_reg_0_255_1_1/A0
    SLICE_X6Y25          RAMS64E                                      r  RAM/ram_reg_0_255_1_1/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.848     1.975    RAM/ram_reg_0_255_1_1/WCLK
    SLICE_X6Y25          RAMS64E                                      r  RAM/ram_reg_0_255_1_1/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y25          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.786    RAM/ram_reg_0_255_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_1_1/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.507%)  route 0.256ns (64.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.580     1.463    MR/boardclk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  MR/memoryAddressOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  MR/memoryAddressOut_reg[0]/Q
                         net (fo=40, routed)          0.256     1.860    RAM/ram_reg_0_255_1_1/A0
    SLICE_X6Y25          RAMS64E                                      r  RAM/ram_reg_0_255_1_1/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.848     1.975    RAM/ram_reg_0_255_1_1/WCLK
    SLICE_X6Y25          RAMS64E                                      r  RAM/ram_reg_0_255_1_1/RAMS64E_C/CLK
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y25          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.786    RAM/ram_reg_0_255_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_1_1/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.507%)  route 0.256ns (64.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.580     1.463    MR/boardclk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  MR/memoryAddressOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  MR/memoryAddressOut_reg[0]/Q
                         net (fo=40, routed)          0.256     1.860    RAM/ram_reg_0_255_1_1/A0
    SLICE_X6Y25          RAMS64E                                      r  RAM/ram_reg_0_255_1_1/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.848     1.975    RAM/ram_reg_0_255_1_1/WCLK
    SLICE_X6Y25          RAMS64E                                      r  RAM/ram_reg_0_255_1_1/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y25          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.786    RAM/ram_reg_0_255_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_2_2/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.392%)  route 0.257ns (64.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.580     1.463    MR/boardclk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  MR/memoryAddressOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  MR/memoryAddressOut_reg[2]/Q
                         net (fo=40, routed)          0.257     1.862    RAM/ram_reg_0_255_2_2/A2
    SLICE_X2Y25          RAMS64E                                      r  RAM/ram_reg_0_255_2_2/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.850     1.977    RAM/ram_reg_0_255_2_2/WCLK
    SLICE_X2Y25          RAMS64E                                      r  RAM/ram_reg_0_255_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y25          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.753    RAM/ram_reg_0_255_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_2_2/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.392%)  route 0.257ns (64.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.580     1.463    MR/boardclk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  MR/memoryAddressOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  MR/memoryAddressOut_reg[2]/Q
                         net (fo=40, routed)          0.257     1.862    RAM/ram_reg_0_255_2_2/A2
    SLICE_X2Y25          RAMS64E                                      r  RAM/ram_reg_0_255_2_2/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.850     1.977    RAM/ram_reg_0_255_2_2/WCLK
    SLICE_X2Y25          RAMS64E                                      r  RAM/ram_reg_0_255_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y25          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.753    RAM/ram_reg_0_255_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_2_2/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.392%)  route 0.257ns (64.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.580     1.463    MR/boardclk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  MR/memoryAddressOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  MR/memoryAddressOut_reg[2]/Q
                         net (fo=40, routed)          0.257     1.862    RAM/ram_reg_0_255_2_2/A2
    SLICE_X2Y25          RAMS64E                                      r  RAM/ram_reg_0_255_2_2/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.850     1.977    RAM/ram_reg_0_255_2_2/WCLK
    SLICE_X2Y25          RAMS64E                                      r  RAM/ram_reg_0_255_2_2/RAMS64E_C/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y25          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.753    RAM/ram_reg_0_255_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_2_2/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.392%)  route 0.257ns (64.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.580     1.463    MR/boardclk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  MR/memoryAddressOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  MR/memoryAddressOut_reg[2]/Q
                         net (fo=40, routed)          0.257     1.862    RAM/ram_reg_0_255_2_2/A2
    SLICE_X2Y25          RAMS64E                                      r  RAM/ram_reg_0_255_2_2/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.850     1.977    RAM/ram_reg_0_255_2_2/WCLK
    SLICE_X2Y25          RAMS64E                                      r  RAM/ram_reg_0_255_2_2/RAMS64E_D/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y25          RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.753    RAM/ram_reg_0_255_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_4_4/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.248%)  route 0.238ns (62.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.580     1.463    MR/boardclk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  MR/memoryAddressOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  MR/memoryAddressOut_reg[3]/Q
                         net (fo=40, routed)          0.238     1.842    RAM/ram_reg_0_255_4_4/A3
    SLICE_X6Y26          RAMS64E                                      r  RAM/ram_reg_0_255_4_4/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.849     1.976    RAM/ram_reg_0_255_4_4/WCLK
    SLICE_X6Y26          RAMS64E                                      r  RAM/ram_reg_0_255_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y26          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.717    RAM/ram_reg_0_255_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MR/memoryAddressOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/ram_reg_0_255_4_4/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.248%)  route 0.238ns (62.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.580     1.463    MR/boardclk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  MR/memoryAddressOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  MR/memoryAddressOut_reg[3]/Q
                         net (fo=40, routed)          0.238     1.842    RAM/ram_reg_0_255_4_4/A3
    SLICE_X6Y26          RAMS64E                                      r  RAM/ram_reg_0_255_4_4/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.849     1.976    RAM/ram_reg_0_255_4_4/WCLK
    SLICE_X6Y26          RAMS64E                                      r  RAM/ram_reg_0_255_4_4/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y26          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.717    RAM/ram_reg_0_255_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { boardclk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  boardclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y32    ALU/currentFlags_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y27    ALU/internalResult_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y30    ALU/internalResult_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y32    ALU/internalResult_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y32    ALU/internalResult_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y32    ALU/internalResult_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y32    ALU/internalResult_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y32    ALU/internalResult_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y23    ALU/internalResult_reg[1]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y28    RAM/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y28    RAM/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y28    RAM/ram_reg_0_255_10_10/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y28    RAM/ram_reg_0_255_10_10/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y28    RAM/ram_reg_0_255_10_10/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y28    RAM/ram_reg_0_255_10_10/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y28    RAM/ram_reg_0_255_10_10/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y28    RAM/ram_reg_0_255_10_10/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y28    RAM/ram_reg_0_255_11_11/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y28    RAM/ram_reg_0_255_11_11/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y28    RAM/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y28    RAM/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y28    RAM/ram_reg_0_255_10_10/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y28    RAM/ram_reg_0_255_10_10/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y28    RAM/ram_reg_0_255_10_10/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y28    RAM/ram_reg_0_255_10_10/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y28    RAM/ram_reg_0_255_10_10/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y28    RAM/ram_reg_0_255_10_10/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y28    RAM/ram_reg_0_255_11_11/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y28    RAM/ram_reg_0_255_11_11/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF/File_reg[0][15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.770ns  (logic 4.039ns (46.061%)  route 4.730ns (53.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.560     5.081    RF/boardclk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  RF/File_reg[0][15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  RF/File_reg[0][15]_lopt_replica/Q
                         net (fo=1, routed)           4.730    10.330    lopt_6
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.851 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.851    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.526ns  (logic 4.025ns (47.215%)  route 4.500ns (52.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.560     5.081    RF/boardclk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  RF/File_reg[0][13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  RF/File_reg[0][13]_lopt_replica/Q
                         net (fo=1, routed)           4.500    10.100    lopt_4
    N3                   OBUF (Prop_obuf_I_O)         3.507    13.607 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.607    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.523ns  (logic 4.036ns (47.355%)  route 4.487ns (52.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.560     5.081    RF/boardclk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  RF/File_reg[0][12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  RF/File_reg[0][12]_lopt_replica/Q
                         net (fo=1, routed)           4.487    10.086    lopt_3
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.604 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.604    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.033ns (49.902%)  route 4.049ns (50.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.560     5.081    RF/boardclk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  RF/File_reg[0][14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  RF/File_reg[0][14]_lopt_replica/Q
                         net (fo=1, routed)           4.049     9.649    lopt_5
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.164 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.164    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.349ns  (logic 3.981ns (54.173%)  route 3.368ns (45.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.560     5.081    RF/boardclk_IBUF_BUFG
    SLICE_X11Y32         FDRE                                         r  RF/File_reg[0][10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  RF/File_reg[0][10]_lopt_replica/Q
                         net (fo=1, routed)           3.368     8.905    lopt_1
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.431 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.431    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.322ns  (logic 4.022ns (54.924%)  route 3.301ns (45.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.558     5.079    RF/boardclk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  RF/File_reg[0][11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  RF/File_reg[0][11]_lopt_replica/Q
                         net (fo=1, routed)           3.301     8.898    lopt_2
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.402 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.402    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.274ns  (logic 4.026ns (55.347%)  route 3.248ns (44.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.558     5.079    RF/boardclk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  RF/File_reg[0][9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  RF/File_reg[0][9]_lopt_replica/Q
                         net (fo=1, routed)           3.248     8.846    lopt_15
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.354 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.354    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.583ns  (logic 4.095ns (62.209%)  route 2.488ns (37.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.620     5.141    RF/boardclk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  RF/File_reg[0][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  RF/File_reg[0][8]_lopt_replica/Q
                         net (fo=1, routed)           2.488     8.048    lopt_14
    V13                  OBUF (Prop_obuf_I_O)         3.676    11.724 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.724    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.428ns  (logic 4.095ns (63.701%)  route 2.333ns (36.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.620     5.141    RF/boardclk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  RF/File_reg[0][7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.419     5.560 r  RF/File_reg[0][7]_lopt_replica/Q
                         net (fo=1, routed)           2.333     7.894    lopt_13
    V14                  OBUF (Prop_obuf_I_O)         3.676    11.569 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.569    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.301ns  (logic 3.962ns (62.877%)  route 2.339ns (37.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         1.624     5.145    RF/boardclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  RF/File_reg[0][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  RF/File_reg[0][6]_lopt_replica/Q
                         net (fo=1, routed)           2.339     7.941    lopt_12
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.447 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.447    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF/File_reg[0][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 1.343ns (78.888%)  route 0.359ns (21.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.583     1.466    RF/boardclk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  RF/File_reg[0][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  RF/File_reg[0][2]_lopt_replica/Q
                         net (fo=1, routed)           0.359     1.967    lopt_8
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.169 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.169    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.351ns (79.099%)  route 0.357ns (20.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.583     1.466    RF/boardclk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  RF/File_reg[0][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  RF/File_reg[0][3]_lopt_replica/Q
                         net (fo=1, routed)           0.357     1.964    lopt_9
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.174 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.174    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.351ns (76.396%)  route 0.417ns (23.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.583     1.466    RF/boardclk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  RF/File_reg[0][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  RF/File_reg[0][4]_lopt_replica/Q
                         net (fo=1, routed)           0.417     2.024    lopt_10
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.234 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.234    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.372ns (72.543%)  route 0.519ns (27.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.586     1.469    RF/boardclk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  RF/File_reg[0][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  RF/File_reg[0][1]_lopt_replica/Q
                         net (fo=1, routed)           0.519     2.129    lopt_7
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.360 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.360    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.347ns (69.059%)  route 0.603ns (30.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.583     1.466    RF/boardclk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  RF/File_reg[0][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  RF/File_reg[0][0]_lopt_replica/Q
                         net (fo=1, routed)           0.603     2.211    lopt
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.416 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.416    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.357ns (69.544%)  route 0.594ns (30.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.585     1.468    RF/boardclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  RF/File_reg[0][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  RF/File_reg[0][5]_lopt_replica/Q
                         net (fo=1, routed)           0.594     2.203    lopt_11
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.419 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.419    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.348ns (68.491%)  route 0.620ns (31.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.585     1.468    RF/boardclk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  RF/File_reg[0][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  RF/File_reg[0][6]_lopt_replica/Q
                         net (fo=1, routed)           0.620     2.229    lopt_12
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.437 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.437    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.384ns (69.085%)  route 0.619ns (30.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.583     1.466    RF/boardclk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  RF/File_reg[0][7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.128     1.594 r  RF/File_reg[0][7]_lopt_replica/Q
                         net (fo=1, routed)           0.619     2.213    lopt_13
    V14                  OBUF (Prop_obuf_I_O)         1.256     3.469 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.469    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.386ns (67.231%)  route 0.676ns (32.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.583     1.466    RF/boardclk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  RF/File_reg[0][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.128     1.594 r  RF/File_reg[0][8]_lopt_replica/Q
                         net (fo=1, routed)           0.676     2.270    lopt_14
    V13                  OBUF (Prop_obuf_I_O)         1.258     3.528 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.528    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF/File_reg[0][9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.373ns (55.030%)  route 1.122ns (44.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  boardclk (IN)
                         net (fo=0)                   0.000     0.000    boardclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  boardclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    boardclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  boardclk_IBUF_BUFG_inst/O
                         net (fo=269, routed)         0.559     1.442    RF/boardclk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  RF/File_reg[0][9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  RF/File_reg[0][9]_lopt_replica/Q
                         net (fo=1, routed)           1.122     2.728    lopt_15
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.938 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.938    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





