module wideexpr_00938(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(1'sb1);
  assign y1 = +($signed({$signed(({(-(s4))>>($signed(s0))})>>>(({3{(s7)&(u5)}})!=($signed((s2)^~(s1))))),~|(u5),+($signed((({1'sb1,4'b0111,2'b00,s1})&((ctrl[5]?4'sb1110:s4)))<<<({{4{4'sb0001}},(6'sb011010)&(5'sb00111)}))),s5}));
  assign y2 = s0;
  assign y3 = {(ctrl[2]?((ctrl[7]?^({{1{2'sb10}},s2,6'sb001011,(ctrl[7]?s1:s0)}):{4{(&(4'sb0100))>({1'sb0,4'sb1110,u6,1'sb0})}}))>>(5'sb10101):s3)};
  assign y4 = ((s5)&((($signed((ctrl[1]?(6'sb010111)>>((ctrl[1]?s7:s5)):($signed(1'b1))<<({u2,3'sb101}))))<<(5'b00010))>>(6'sb110100)))<=((+(-(s3)))>>>({((ctrl[3]?(-({2{4'sb1001}}))<<<(({1'sb1,3'sb111})>>>(-(5'sb00011))):s5))>($signed(6'b111101)),-(2'sb11),{$signed((&(~^(2'sb00)))&((4'sb0000)>=((ctrl[4]?1'sb1:3'sb111)))),-((ctrl[7]?$signed(s7):$signed((ctrl[3]?s1:1'sb1)))),$signed(s1),~|(1'sb0)},($signed((ctrl[4]?$unsigned((s2)<<(s0)):{+(s6),(ctrl[6]?s4:4'sb0001)})))^~(2'sb00)}));
  assign y5 = {2'sb10,$signed(((ctrl[0]?$signed(6'sb111101):($signed({1{(1'b1)>>(1'sb0)}}))<<(+($signed(-(s3))))))+((s6)-($signed((ctrl[0]?{4{|(5'sb01000)}}:(ctrl[0]?(ctrl[1]?2'b00:4'b0110):$signed(u1))))))),1'sb1,{4{(ctrl[4]?(((!({2'sb00}))+(s1))&(s1))+(({s3,(ctrl[1]?(ctrl[6]?1'sb0:5'sb01010):(s4)<<<(5'sb01000)),$signed((ctrl[2]?s4:2'sb10)),{3{$unsigned(s4)}}})|(((5'sb11111)==(1'sb0))&(((ctrl[2]?s5:s7))<((ctrl[7]?s0:4'sb0001))))):(((((4'sb0000)<<(u2))^((2'sb10)<<(s1)))>>(+((u1)<<(4'sb1111))))<<(s4))!=(s5))}}};
  assign y6 = (({({3'sb101,1'sb1,s0})<<<({3{4'sb1110}}),s2})<((ctrl[0]?{2{$signed(5'sb01000)}}:(6'sb011011)^(+(2'sb00)))))<<<($signed(((4'sb1101)>>($signed(s7)))>>(3'sb100)));
  assign y7 = 3'sb011;
endmodule
