set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {sumadores_x_bits.vho sumadores_x_bits_vhd.sdo}}
	{{"Fast Model"} {sumadores_x_bits_fast.vho sumadores_x_bits_vhd_fast.sdo}}
}
