<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h' l='134' type='std::pair&lt;const ArgDescriptor *, const TargetRegisterClass *&gt; llvm::AMDGPUFunctionArgInfo::getPreloadedValue(llvm::AMDGPUFunctionArgInfo::PreloadedValue Value) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.cpp' l='72' ll='127' type='std::pair&lt;const ArgDescriptor *, const TargetRegisterClass *&gt; llvm::AMDGPUFunctionArgInfo::getPreloadedValue(AMDGPUFunctionArgInfo::PreloadedValue Value) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='443' u='c' c='_ZNK4llvm21SIMachineFunctionInfo17getPreloadedValueENS_21AMDGPUFunctionArgInfo14PreloadedValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='447' u='c' c='_ZNK4llvm21SIMachineFunctionInfo15getPreloadedRegENS_21AMDGPUFunctionArgInfo14PreloadedValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2374' u='c' c='_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2381' u='c' c='_ZNK4llvm16SITargetLowering17passSpecialInputsERNS_14TargetLowering16CallLoweringInfoERNS_7CCStateERKNS_21SIMachineFunctionInfoERNS_15SmallVectorImplI3438745'/>
