0-prep 0h0m3s213ms
1-opensta 0h0m2s736ms
1-yosys 0h1m31s753ms
3-verilog2def_openroad 0h0m2s244ms
5-tapcell 0h0m1s377ms
7-pdn 0h0m3s451ms
8-replace 0h0m19s593ms
8-resizer_design_optimization 0h0m16s788ms
9-write_verilog 0h0m1s495ms
9-resizer_design_optimization_sta 0h0m3s693ms
11-opendp 0h0m2s643ms
12-cts 0h0m45s588ms
13-write_verilog 0h0m1s348ms
13-resizer_timing_optimization 0h0m9s3ms
14-write_verilog 0h0m1s339ms
14-resizer_timing_optimization_sta 0h0m3s589ms
15-resizer_timing_optimization 0h0m11s516ms
16-write_verilog 0h0m1s303ms
16-resizer_timing_optimization_sta 0h0m3s714ms
18-opendp 0h0m1s846ms
19-fastroute 0h0m16s600ms
20-addspacers 0h0m1s664ms
21-write_verilog 0h0m1s564ms
22-tritonRoute 0h19m12s174ms
23-spef_extraction 0h0m9s739ms
23-spef_extraction_sta 0h0m11s450ms
26-write_verilog 0h0m2s298ms
30-magic_gen 0h0m59s171ms
31-klayout 0h0m4s605ms
33-klayout_xor 0h1m28s569ms
34-magic_ext_spice 0h0m49s600ms
35-lvs 0h0m25s51ms
36-magic_drc 0h4m17s676ms
37-magic_antenna 0h0m13s174ms
38-cvc 0h0m2s744ms