;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, @42
	SUB @96, @-2
	SUB @96, @-2
	SUB -7, <-420
	ADD -607, <-20
	ADD -607, <-20
	CMP @127, 100
	SUB @127, 100
	SUB @127, 100
	DAT <130, #5
	MOV -601, <-20
	SUB @127, 106
	DJN -1, @-20
	SUB @127, 102
	ADD -607, <-20
	SUB 270, 0
	SUB @127, 102
	SUB 790, 600
	SPL 0, #-0
	SUB @121, 103
	ADD 3, @21
	SUB @127, 106
	SUB @121, 103
	MOV -7, <-20
	SUB @121, 103
	SUB @121, 103
	MOV -7, <-20
	SLT 0, @42
	SUB 0, @42
	SPL 0, #2
	SUB @7, 26
	SUB 270, 1
	SPL 0, <-2
	SUB @7, 26
	SUB @9, @2
	MOV @97, 20
	SUB 270, 1
	SPL 0, #-0
	SUB 790, 600
	ADD 270, 60
	JMN 790, 600
	SUB 0, -0
	ADD 270, 1
	ADD 3, @21
	ADD 3, @21
	ADD 3, @21
