** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=3e-6 W=5e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=8e-6 W=81e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=4e-6 W=72e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=7e-6 W=81e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=3e-6 W=93e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=3e-6 W=153e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=21e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=3e-6 W=18e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=21e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=3e-6 W=4e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=8e-6 W=21e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=6e-6 W=430e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=4e-6 W=27e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=7e-6 W=391e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=4e-6 W=27e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=6e-6 W=6e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=6e-6 W=6e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 93 dB
** Power consumption: 3.55801 mW
** Area: 8515 (mu_m)^2
** Transit frequency: 3.67001 MHz
** Transit frequency with error factor: 3.66808 MHz
** Slew rate: 3.45822 V/mu_s
** Phase margin: 71.0468Â°
** CMRR: 100 dB
** negPSRR: 104 dB
** posPSRR: 98 dB
** VoutMax: 4.51001 V
** VoutMin: 0.260001 V
** VcmMax: 4.93001 V
** VcmMin: 1.41001 V


** Expected Currents: 
** NormalTransistorNmos: 35.7071 muA
** NormalTransistorNmos: 182.761 muA
** NormalTransistorPmos: -174.91 muA
** NormalTransistorPmos: -4.00099 muA
** NormalTransistorPmos: -4.00199 muA
** NormalTransistorPmos: -4.00099 muA
** NormalTransistorPmos: -4.00199 muA
** NormalTransistorNmos: 7.99901 muA
** NormalTransistorNmos: 7.99801 muA
** NormalTransistorNmos: 4.00001 muA
** NormalTransistorNmos: 4.00001 muA
** NormalTransistorNmos: 300.172 muA
** NormalTransistorPmos: -300.171 muA
** DiodeTransistorNmos: 174.911 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -35.7079 muA
** DiodeTransistorPmos: -182.76 muA


** Expected Voltages: 
** ibias: 0.670001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.95001  V
** outVoltageBiasXXnXX1: 0.859001  V
** outVoltageBiasXXpXX0: 4.01901  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 3.96101  V
** innerStageBias: 0.265001  V
** innerTransistorStack1Load1: 4.43201  V
** innerTransistorStack2Load1: 4.43201  V
** sourceTransconductance: 1.94501  V


.END