m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/chakr/OneDrive/Desktop/CSD Project/Processor_MultiCycle
vadd_sub
Z0 !s110 1698142444
!i10b 1
!s100 P[^^PKHNVPS62nRSmRACz0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
ICG`eV4EFL`e^?K`ESI4kY0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/semester/7th sem/davinci/Processor_MultiCycle
Z4 w1693639150
8D:/semester/7th sem/davinci/Processor_MultiCycle/add_sub.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/add_sub.v
!i122 113
L0 1 31
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1698142444.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/add_sub.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/add_sub.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
vALU_Decoder
R0
!i10b 1
!s100 j0Z9QdV2:m4hmkzI?LNkg3
R1
IoOnGJE9HzG@:Lg`zUNE[m2
R2
R3
w1695452192
8D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/ALU_Decoder.v
!i122 114
L0 1 35
R5
r1
!s85 0
31
R6
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_Decoder.v|
!i113 1
R7
R8
n@a@l@u_@decoder
vALU_RISCv
Z9 !s110 1698142445
!i10b 1
!s100 CJ>U_kzTim[oFc]BlAo:_3
R1
I]^6K01^i;HN`fl[VSfVQo0
R2
R3
Z10 w1697779754
8D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_RISCv.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/ALU_RISCv.v
!i122 115
L0 1 27
R5
r1
!s85 0
31
Z11 !s108 1698142445.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_RISCv.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/ALU_RISCv.v|
!i113 1
R7
R8
n@a@l@u_@r@i@s@cv
vAND_1bit_2inp
Z12 !s110 1698142449
!i10b 1
!s100 WIl8GC]O`<I^O]g2K9Em31
R1
Iz;Mf<:DoD_CNReM3b62XB1
R2
R3
R4
Z13 8D:/semester/7th sem/davinci/Processor_MultiCycle/Gates.v
Z14 FD:/semester/7th sem/davinci/Processor_MultiCycle/Gates.v
!i122 124
L0 19 5
R5
r1
!s85 0
31
Z15 !s108 1698142449.000000
Z16 !s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Gates.v|
Z17 !s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Gates.v|
!i113 1
R7
R8
n@a@n@d_1bit_2inp
vAND_1bit_3inp
R12
!i10b 1
!s100 l:>Tn8PFXo_K_e?@V<KFn1
R1
IT>93<W@7VdkXND]lKlYXN3
R2
R3
R4
R13
R14
!i122 124
L0 13 5
R5
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R8
n@a@n@d_1bit_3inp
vbitwiseAND
R9
!i10b 1
!s100 TH2kcQ;WU[^=554nE3Aif2
R1
I27GjXmM^b8:;Fn6X4LX273
R2
R3
R4
8D:/semester/7th sem/davinci/Processor_MultiCycle/bitwiseAND.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/bitwiseAND.v
!i122 116
Z18 L0 1 19
R5
r1
!s85 0
31
R11
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/bitwiseAND.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/bitwiseAND.v|
!i113 1
R7
R8
nbitwise@a@n@d
vcontrol_unit
Z19 !s110 1698142446
!i10b 1
!s100 VBjAIJW0Naf7aRQ=1K_ol2
R1
IbdLPd2EcBQO=1XA7=140V3
R2
R3
w1697900757
8D:/semester/7th sem/davinci/Processor_MultiCycle/control_unit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/control_unit.v
!i122 117
Z20 L0 1 72
R5
r1
!s85 0
31
Z21 !s108 1698142446.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/control_unit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/control_unit.v|
!i113 1
R7
R8
vdecoder_14x16384
Z22 !s110 1698142447
!i10b 1
!s100 TmT<EEPz^mRR0lo3=oYBf2
R1
IzThSD8f[3alG_:TL?SVKj3
R2
R3
Z23 w1695398609
8D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_14x16384.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/decoder_14x16384.v
!i122 119
L0 23 11
R5
r1
!s85 0
31
R21
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_14x16384.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_14x16384.v|
!i113 1
R7
R8
vdecoder_5x32
R19
!i10b 1
!s100 3jl_Rl3cBlPiEmeU>U55R3
R1
I7Zn[P6SJIfAcCj3O7n=T01
R2
R3
R10
8D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_5x32.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/decoder_5x32.v
!i122 118
L0 1 10
R5
r1
!s85 0
31
R21
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_5x32.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/decoder_5x32.v|
!i113 1
R7
R8
vDFlipFlop
R22
!i10b 1
!s100 <7Yc1D_6VIdiG3cTHR<<M3
R1
I1>KB7^3:0?13Z?JiL1mA82
R2
R3
w1695403362
8D:/semester/7th sem/davinci/Processor_MultiCycle/DFlipFlop.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/DFlipFlop.v
!i122 120
L0 3 12
R5
r1
!s85 0
31
Z24 !s108 1698142447.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/DFlipFlop.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/DFlipFlop.v|
!i113 1
R7
R8
n@d@flip@flop
vDisplayDriver
R22
!i10b 1
!s100 nPja`IF;ETl`D5TPc^IFM2
R1
IZI`RdM??^<OjZT]_4HANZ1
R2
R3
w1697945427
8D:/semester/7th sem/davinci/Processor_MultiCycle/DisplayDriver.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/DisplayDriver.v
!i122 121
L0 22 194
R5
r1
!s85 0
31
R24
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/DisplayDriver.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/DisplayDriver.v|
!i113 1
R7
R8
n@display@driver
vExtender
Z25 !s110 1698142448
!i10b 1
!s100 [zLk?z35=K:JC1cSOVPeE1
R1
Ig=dQFX=DAVnbZ]Z4GI]3g3
R2
R3
w1695451350
8D:/semester/7th sem/davinci/Processor_MultiCycle/Extender.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/Extender.v
!i122 122
L0 1 14
R5
r1
!s85 0
31
Z26 !s108 1698142448.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Extender.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Extender.v|
!i113 1
R7
R8
n@extender
vfull_adder
!s110 1697785289
!i10b 1
!s100 3Z6gSK=UaY[92P9P^mee<1
R1
IN7n2_28EJ27;MWICOdT7j3
R2
R3
w1697785274
Z27 8D:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v
Z28 FD:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v
!i122 111
Z29 L0 1 4
R5
r1
!s85 0
31
!s108 1697785289.000000
Z30 !s107 D:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v|
Z31 !s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v|
!i113 1
R7
R8
vfulladder
R25
!i10b 1
!s100 8idW@Khk:dW5jdk7`_H_o3
R1
IC<I=b2mOk=?`5=]zI::^=2
R2
R3
w1697785318
R27
R28
!i122 123
R29
R5
r1
!s85 0
31
R26
R30
R31
!i113 1
R7
R8
vInstr_Decoder
R12
!i10b 1
!s100 zKi5;CO@_MQP[aZN:OG<41
R1
IJN5mdk^GG4`c9EJ;HbAma3
R2
R3
R10
8D:/semester/7th sem/davinci/Processor_MultiCycle/Instr_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/Instr_Decoder.v
!i122 125
Z32 L0 1 15
R5
r1
!s85 0
31
R15
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Instr_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Instr_Decoder.v|
!i113 1
R7
R8
n@instr_@decoder
vkeyboard_driver
R12
!i10b 1
!s100 b<XQ[4fK2S9d8437?LMzO1
R1
IfZz]`3_4C5@7nbLBOKbLJ1
R2
R3
Z33 w1697780543
8D:/semester/7th sem/davinci/Processor_MultiCycle/keyboard_driver.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/keyboard_driver.v
!i122 126
L0 23 41
R5
r1
!s85 0
31
R15
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/keyboard_driver.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/keyboard_driver.v|
!i113 1
R7
R8
vMain_Decoder
!s110 1698145264
!i10b 1
!s100 NVE8ikMI;Hf@A>6K0XDlk0
R1
IKYnD[6I4Ygj=IPhFm375k2
R2
R3
w1698145253
8D:/semester/7th sem/davinci/Processor_MultiCycle/Main_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/Main_Decoder.v
!i122 170
L0 1 183
R5
r1
!s85 0
31
!s108 1698145264.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Main_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Main_Decoder.v|
!i113 1
R7
R8
n@main_@decoder
vMemory
!s110 1698142450
!i10b 1
!s100 XSV1TXGA:UHPcmHVU]@KD2
R1
IN^c5Ya9;TT=5bd3m_7Yhi3
R2
R3
w1697779981
8D:/semester/7th sem/davinci/Processor_MultiCycle/Memory.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/Memory.v
!i122 128
L0 2 120
R5
r1
!s85 0
31
Z34 !s108 1698142450.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Memory.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Memory.v|
!i113 1
R7
R8
n@memory
vMUX16384x1
Z35 !s110 1698142453
!i10b 1
!s100 0NBajG7nXJHPD=I0Ez]Q50
R1
I1>B_[g_PXi[<l2okKNlf@1
R2
R3
R23
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX16384x1.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX16384x1.v
!i122 134
R32
R5
r1
!s85 0
31
Z36 !s108 1698142452.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX16384x1.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX16384x1.v|
!i113 1
R7
R8
n@m@u@x16384x1
vMUX2x1_1bit
Z37 !s110 1698142451
!i10b 1
!s100 ]8cmfhP:aI0e5Zz?@gJRN2
R1
I5bMMBXUADDzdcVBQz>[az0
R2
R3
R23
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_1bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_1bit.v
!i122 129
Z38 L0 1 7
R5
r1
!s85 0
31
R34
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_1bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_1bit.v|
!i113 1
R7
R8
n@m@u@x2x1_1bit
vMUX2x1_32bit
R37
!i10b 1
!s100 Am`PiQVh1kWRRITI[WzXT1
R1
IZSnO=o0mj833=1OCnHhOY0
R2
R3
R23
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_32bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_32bit.v
!i122 130
R38
R5
r1
!s85 0
31
Z39 !s108 1698142451.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX2x1_32bit.v|
!i113 1
R7
R8
n@m@u@x2x1_32bit
vMUX32x1
Z40 !s110 1698142452
!i10b 1
!s100 j5O7fIXQR4XQkTZ3W1Fk63
R1
IK`CfHQC`N09LSoLN>P:j`2
R2
R3
R10
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX32x1.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX32x1.v
!i122 133
L0 1 43
R5
r1
!s85 0
31
R36
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX32x1.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX32x1.v|
!i113 1
R7
R8
n@m@u@x32x1
vMUX4x1_32bit
R37
!i10b 1
!s100 EH<54Uo>zT:bbLA28aTN43
R1
I:AeU;deUeVaSm1aS8M`ni0
R2
R3
w1695399414
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX4x1_32bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX4x1_32bit.v
!i122 131
Z41 L0 1 18
R5
r1
!s85 0
31
R39
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX4x1_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX4x1_32bit.v|
!i113 1
R7
R8
n@m@u@x4x1_32bit
vMUX8x1_32bit
R40
!i10b 1
!s100 a;<WRz[59VBF>=]6e[iG81
R1
I1iP2j8U:]i:hT;c^nBMmj3
R2
R3
R23
8D:/semester/7th sem/davinci/Processor_MultiCycle/MUX8x1.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/MUX8x1.v
!i122 132
Z42 L0 1 22
R5
r1
!s85 0
31
R36
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/MUX8x1.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/MUX8x1.v|
!i113 1
R7
R8
n@m@u@x8x1_32bit
vNOT_32bit
R35
!i10b 1
!s100 YQ]fW?zP49XPcz3C>AkHj3
R1
I@0<hOJZgzETDDELDHAJD21
R2
R3
R4
8D:/semester/7th sem/davinci/Processor_MultiCycle/NOT_32bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/NOT_32bit.v
!i122 135
Z43 L0 1 8
R5
r1
!s85 0
31
!s108 1698142453.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/NOT_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/NOT_32bit.v|
!i113 1
R7
R8
n@n@o@t_32bit
vprocessor
!s110 1698144308
!i10b 1
!s100 Zd_dHY7Ad=jCLaaWc5=TS1
R1
I2aTH3>`AQQfj4M8Cb5UL^2
R2
R3
w1698144149
8D:/semester/7th sem/davinci/Processor_MultiCycle/processor.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/processor.v
!i122 165
L0 1 108
R5
r1
!s85 0
31
Z44 !s108 1698144308.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/processor.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/processor.v|
!i113 1
R7
R8
vps2_rx
Z45 !s110 1698142454
!i10b 1
!s100 BEicQgF6oH3NUm5^mmAjo0
R1
Ig7SSbYRVB5e4E6K]<TgTd0
R2
R3
R33
8D:/semester/7th sem/davinci/Processor_MultiCycle/ps2_rx.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/ps2_rx.v
!i122 137
L0 23 36
R5
r1
!s85 0
31
Z46 !s108 1698142454.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/ps2_rx.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/ps2_rx.v|
!i113 1
R7
R8
vRAM
R45
!i10b 1
!s100 >ifGHznFVQJE:Z;A=Na>Q3
R1
Ig18oC8WBd0YihjeS`Ym6R2
R2
R3
Z47 w1697779493
8D:/semester/7th sem/davinci/Processor_MultiCycle/RAM.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/RAM.v
!i122 138
L0 2 52
R5
r1
!s85 0
31
R46
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/RAM.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/RAM.v|
!i113 1
R7
R8
n@r@a@m
vreg_file
R45
!i10b 1
!s100 W[BLLd9XVi<9MGZP55@9l3
R1
Iz_R>Qon?@A=lzb7TWTl3_3
R2
R3
R10
8D:/semester/7th sem/davinci/Processor_MultiCycle/reg_file.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/reg_file.v
!i122 139
L0 1 32
R5
r1
!s85 0
31
R46
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/reg_file.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/reg_file.v|
!i113 1
R7
R8
vregister_1bit
Z48 !s110 1698142455
!i10b 1
!s100 V7=NA4;7]o6[Wa^7:oaiz3
R1
I4NzYd2O`fGb7VK@TAjnbm0
R2
R3
w1695403612
8D:/semester/7th sem/davinci/Processor_MultiCycle/register_1bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/register_1bit.v
!i122 140
L0 1 12
R5
r1
!s85 0
31
Z49 !s108 1698142455.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/register_1bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/register_1bit.v|
!i113 1
R7
R8
vregister_32bit
Z50 !s110 1698142456
!i10b 1
!s100 5]U:fOL`hRKBEQN_3:NQ@3
R1
IlAF=W_nP?]gEP9;^4bFLj2
R2
R3
R23
8D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit.v
!i122 143
R18
R5
r1
!s85 0
31
Z51 !s108 1698142456.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit.v|
!i113 1
R7
R8
vregister_32bit_tb
R50
!i10b 1
!s100 5kA2O=?VY7>=QQQ6lIO?32
R1
I4mC@nAXlU`>]FK<4^F1?K2
R2
R3
R4
8D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit_tb.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit_tb.v
!i122 144
R41
R5
r1
!s85 0
31
R51
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit_tb.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/register_32bit_tb.v|
!i113 1
R7
R8
vregister_4bit
R48
!i10b 1
!s100 ?W6YN3U`flGKc4PXI<5ZE1
R1
I^[JO_RiOCaDUIJe]LAl893
R2
R3
w1695404322
8D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit.v
!i122 141
L0 1 20
R5
r1
!s85 0
31
R49
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit.v|
!i113 1
R7
R8
vregister_4bit_tb
R50
!i10b 1
!s100 mV:h1?NSnLo`>]j0iG0b93
R1
ITjP`;;DCI9Nkl<K@7:8cg2
R2
R3
R4
8D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit_tb.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit_tb.v
!i122 142
R41
R5
r1
!s85 0
31
R51
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit_tb.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/register_4bit_tb.v|
!i113 1
R7
R8
vROM
Z52 !s110 1698142457
!i10b 1
!s100 on`MJbfOceNAjaS?JJIUU0
R1
IRE]a:ek0oXOm2U_AB4PPH3
R2
R3
w1697779911
8D:/semester/7th sem/davinci/Processor_MultiCycle/ROM.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/ROM.v
!i122 145
R42
R5
r1
!s85 0
31
Z53 !s108 1698142457.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/ROM.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/ROM.v|
!i113 1
R7
R8
n@r@o@m
vscanToAscii
R52
!i10b 1
!s100 E?8ncPc?Cjgo=T[6j]XI10
R1
IcCO6jeGDBVJFITKVgdLe@3
R2
R3
R33
8D:/semester/7th sem/davinci/Processor_MultiCycle/scanToAscii.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/scanToAscii.v
!i122 146
L0 23 126
R5
r1
!s85 0
31
R53
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/scanToAscii.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/scanToAscii.v|
!i113 1
R7
R8
nscan@to@ascii
vScreen_Memory
Z54 !s110 1698142458
!i10b 1
!s100 `Vio2@h^1JP=NiOknHWLG2
R1
IKAH``7jFc3;@GoNgcC>FN3
R2
R3
R47
8D:/semester/7th sem/davinci/Processor_MultiCycle/Screen_Memory.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/Screen_Memory.v
!i122 147
Z55 L0 1 42
R5
r1
!s85 0
31
Z56 !s108 1698142458.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/Screen_Memory.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/Screen_Memory.v|
!i113 1
R7
R8
n@screen_@memory
vTB_add_sub
R54
!i10b 1
!s100 LaHH:NZn3lWG[Z<;_X0aY3
R1
I8jW9BMQ_WFWB6mB9MN=LC0
R2
R3
Z57 w1695875924
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_add_sub.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_add_sub.v
!i122 148
L0 1 40
R5
r1
!s85 0
31
R56
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_add_sub.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_add_sub.v|
!i113 1
R7
R8
n@t@b_add_sub
vTB_ALU_Decoder
R54
!i10b 1
!s100 JmS>F4l?<5k5eTYF0M<e72
R1
Ig9`06;M902D>4?mUNcJ1T0
R2
R3
w1695452704
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_Decoder.v
!i122 149
Z58 L0 1 100
R5
r1
!s85 0
31
R56
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_Decoder.v|
!i113 1
R7
R8
n@t@b_@a@l@u_@decoder
vTB_ALU_RISCv
Z59 !s110 1698142459
!i10b 1
!s100 dgE4:XTf`49bMinQebmP53
R1
IU:5`B9?oD2Xz2ccIm9cdb2
R2
R3
R4
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v
!i122 150
R58
R5
r1
!s85 0
31
Z60 !s108 1698142459.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_ALU_RISCv.v|
!i113 1
R7
R8
n@t@b_@a@l@u_@r@i@s@cv
vTB_bitwiseAND
R59
!i10b 1
!s100 bT^8EiGVX<U4ZO^^KXGTX0
R1
IJcRMPUVg06I4G_CA6:TAK1
R2
R3
R57
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_bitwiseAND.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_bitwiseAND.v
!i122 151
L0 1 33
R5
r1
!s85 0
31
R60
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_bitwiseAND.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_bitwiseAND.v|
!i113 1
R7
R8
n@t@b_bitwise@a@n@d
vTB_Control_Unit
Z61 !s110 1698142460
!i10b 1
!s100 e>W7KA:^XUZFMk:cR<I:=2
R1
Ic1384>9^BFIhdjh^bR[dj1
R2
R3
R10
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Control_Unit.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Control_Unit.v
!i122 152
R20
R5
r1
!s85 0
31
Z62 !s108 1698142460.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Control_Unit.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Control_Unit.v|
!i113 1
R7
R8
n@t@b_@control_@unit
vTB_DFlipFlop
R61
!i10b 1
!s100 <3kZFOCJdTfF@`h<I1=i]2
R1
If3Pl[?;fZOLA>_n`=l9>12
R2
R3
w1695403344
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_DFlipFlop.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_DFlipFlop.v
!i122 153
L0 1 23
R5
r1
!s85 0
31
R62
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_DFlipFlop.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_DFlipFlop.v|
!i113 1
R7
R8
n@t@b_@d@flip@flop
vTB_Extender
R61
!i10b 1
!s100 ]kW5<lM[fUgYU^XE[XA6g2
R1
IU9VJ2JDFL8JdECMabUF4a0
R2
R3
R23
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Extender.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Extender.v
!i122 154
L0 1 45
R5
r1
!s85 0
31
R62
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Extender.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Extender.v|
!i113 1
R7
R8
n@t@b_@extender
vTB_Instr_Decoder
Z63 !s110 1698142461
!i10b 1
!s100 hn6zK@DCgodm6k8U_3?UH2
R1
I5V9eSEl>LSU43:6hO0J@N3
R2
R3
w1695451345
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Instr_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Instr_Decoder.v
!i122 155
R55
R5
r1
!s85 0
31
Z64 !s108 1698142461.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Instr_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Instr_Decoder.v|
!i113 1
R7
R8
n@t@b_@instr_@decoder
vTB_Main_Decoder
R63
!i10b 1
!s100 G7h]P9T1Q4Pn``UbBin??0
R1
I2BWSZQ7RB<bmCO]gH`d;K0
R2
R3
R57
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Main_Decoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Main_Decoder.v
!i122 156
L0 1 65
R5
r1
!s85 0
31
R64
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Main_Decoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Main_Decoder.v|
!i113 1
R7
R8
n@t@b_@main_@decoder
vTB_Memory
Z65 !s110 1698142462
!i10b 1
!s100 ?2bDHM?<PGRaJ_=jDK?]:1
R1
I>65C]ofAF;?U:9N@iWRKN2
R2
R3
w1697780640
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Memory.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Memory.v
!i122 157
L0 2 91
R5
r1
!s85 0
31
Z66 !s108 1698142462.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Memory.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Memory.v|
!i113 1
R7
R8
n@t@b_@memory
vTB_Processor
!s110 1698144309
!i10b 1
!s100 HZ?<fA`7^]YQGeHOSg=E_3
R1
IQA[h2;Jl_l:eF?@bN]iMF2
R2
R3
w1698142936
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Processor.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_Processor.v
!i122 166
L0 2 39
R5
r1
!s85 0
31
R44
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Processor.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_Processor.v|
!i113 1
R7
R8
n@t@b_@processor
vTB_reg_file
R65
!i10b 1
!s100 3hi?_E<KT6R>`hH>O;><G0
R1
IOeYi39ah?k3:PV8l5<ZVM2
R2
R3
R10
8D:/semester/7th sem/davinci/Processor_MultiCycle/TB_reg_file.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TB_reg_file.v
!i122 159
L0 1 69
R5
r1
!s85 0
31
R66
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TB_reg_file.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TB_reg_file.v|
!i113 1
R7
R8
n@t@b_reg_file
vTMDS_encoder
Z67 !s110 1698142463
!i10b 1
!s100 Ve0>PDR9oY`?BnMMz[Y=C2
R1
I^1^AKP6dX;GPDMbXHGX1T2
R2
R3
w1697945456
8D:/semester/7th sem/davinci/Processor_MultiCycle/TMDS_encoder.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/TMDS_encoder.v
!i122 160
L0 22 24
R5
r1
!s85 0
31
Z68 !s108 1698142463.000000
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/TMDS_encoder.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/TMDS_encoder.v|
!i113 1
R7
R8
n@t@m@d@s_encoder
vXNOR_1bit_3inp
R12
!i10b 1
!s100 YPLkGUgSdLn`_H3F9nB?T0
R1
I68W<Q>4VmAa?2<`U9acWM2
R2
R3
R4
R13
R14
!i122 124
L0 7 5
R5
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R8
n@x@n@o@r_1bit_3inp
vXOR_1bit_2inp
R12
!i10b 1
!s100 NV6``F6zDBFf:hiAPVk3l1
R1
IHIk4JYkRm<?7eBU]CAXgZ1
R2
R3
R4
R13
R14
!i122 124
L0 1 5
R5
r1
!s85 0
31
R15
R16
R17
!i113 1
R7
R8
n@x@o@r_1bit_2inp
vzero_extender
R67
!i10b 1
!s100 A4cUh?[n4nA^DfS9WzZV;1
R1
IocnLnCAkcS8YmIPSKUZfc1
R2
R3
R4
8D:/semester/7th sem/davinci/Processor_MultiCycle/zero_extender.v
FD:/semester/7th sem/davinci/Processor_MultiCycle/zero_extender.v
!i122 161
R43
R5
r1
!s85 0
31
R68
!s107 D:/semester/7th sem/davinci/Processor_MultiCycle/zero_extender.v|
!s90 -reportprogress|300|-work|work|D:/semester/7th sem/davinci/Processor_MultiCycle/zero_extender.v|
!i113 1
R7
R8
