--
--	Conversion of ReactionGame.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Nov 26 19:22:10 2025
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__GREEN_LED_net_0 : bit;
SIGNAL Net_429 : bit;
SIGNAL tmpFB_0__GREEN_LED_net_0 : bit;
SIGNAL tmpIO_0__GREEN_LED_net_0 : bit;
TERMINAL tmpSIOVREF__GREEN_LED_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__GREEN_LED_net_0 : bit;
SIGNAL tmpOE__YELLOW_LED_net_0 : bit;
SIGNAL Net_481 : bit;
SIGNAL tmpFB_0__YELLOW_LED_net_0 : bit;
SIGNAL tmpIO_0__YELLOW_LED_net_0 : bit;
TERMINAL tmpSIOVREF__YELLOW_LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__YELLOW_LED_net_0 : bit;
SIGNAL tmpOE__RED_LED_net_0 : bit;
SIGNAL Net_403 : bit;
SIGNAL tmpFB_0__RED_LED_net_0 : bit;
SIGNAL tmpIO_0__RED_LED_net_0 : bit;
TERMINAL tmpSIOVREF__RED_LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RED_LED_net_0 : bit;
SIGNAL \UART_LOG:Net_9\ : bit;
SIGNAL \UART_LOG:Net_61\ : bit;
SIGNAL \UART_LOG:BUART:clock_op\ : bit;
SIGNAL \UART_LOG:BUART:reset_reg\ : bit;
SIGNAL \UART_LOG:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_LOG:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_LOG:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_LOG:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_LOG:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_LOG:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_LOG:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_LOG:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_LOG:BUART:reset_sr\ : bit;
SIGNAL \UART_LOG:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_9 : bit;
SIGNAL \UART_LOG:BUART:txn\ : bit;
SIGNAL Net_13 : bit;
SIGNAL \UART_LOG:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_8 : bit;
SIGNAL \UART_LOG:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_1\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_0\ : bit;
SIGNAL \UART_LOG:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:tx_shift_out\ : bit;
SIGNAL \UART_LOG:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_LOG:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:counter_load_not\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_2\ : bit;
SIGNAL \UART_LOG:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_LOG:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_7\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_6\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_5\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_4\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_3\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_2\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_1\ : bit;
SIGNAL \UART_LOG:BUART:sc_out_0\ : bit;
SIGNAL \UART_LOG:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_6\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_5\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_4\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_0\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_1\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_2\ : bit;
SIGNAL \UART_LOG:BUART:tx_status_3\ : bit;
SIGNAL Net_12 : bit;
SIGNAL \UART_LOG:BUART:tx_bitclk\ : bit;
SIGNAL \UART_LOG:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_LOG:BUART:tx_mark\ : bit;
SIGNAL \UART_LOG:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_LOG:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_LOG:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_LOG:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_1\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_0\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_LOG:BUART:rx_postpoll\ : bit;
SIGNAL \UART_LOG:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:hd_shift_out\ : bit;
SIGNAL \UART_LOG:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_LOG:BUART:rx_fifofull\ : bit;
SIGNAL \UART_LOG:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_LOG:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:rx_counter_load\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_3\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_2\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_2\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_1\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_0\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_6\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_5\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_4\ : bit;
SIGNAL \UART_LOG:BUART:rx_count_3\ : bit;
SIGNAL \UART_LOG:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_LOG:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_LOG:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_LOG:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_LOG:BUART:pollingrange\ : bit;
SIGNAL \UART_LOG:BUART:pollcount_1\ : bit;
SIGNAL Net_5 : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART_LOG:BUART:pollcount_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_0\ : bit;
SIGNAL \UART_LOG:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_1\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_2\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_3\ : bit;
SIGNAL \UART_LOG:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_4\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_5\ : bit;
SIGNAL \UART_LOG:BUART:rx_status_6\ : bit;
SIGNAL \UART_LOG:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_4 : bit;
SIGNAL \UART_LOG:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_LOG:BUART:rx_break_status\ : bit;
SIGNAL \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_LOG:BUART:rx_address_detected\ : bit;
SIGNAL \UART_LOG:BUART:rx_last\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_LOG:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_LOG:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \SEVEN_reg:clk\ : bit;
SIGNAL \SEVEN_reg:rst\ : bit;
SIGNAL Net_36 : bit;
SIGNAL \SEVEN_reg:control_out_0\ : bit;
SIGNAL Net_34 : bit;
SIGNAL \SEVEN_reg:control_out_1\ : bit;
SIGNAL Net_32 : bit;
SIGNAL \SEVEN_reg:control_out_2\ : bit;
SIGNAL Net_30 : bit;
SIGNAL \SEVEN_reg:control_out_3\ : bit;
SIGNAL Net_28 : bit;
SIGNAL \SEVEN_reg:control_out_4\ : bit;
SIGNAL Net_26 : bit;
SIGNAL \SEVEN_reg:control_out_5\ : bit;
SIGNAL Net_24 : bit;
SIGNAL \SEVEN_reg:control_out_6\ : bit;
SIGNAL Net_22 : bit;
SIGNAL \SEVEN_reg:control_out_7\ : bit;
SIGNAL \SEVEN_reg:control_7\ : bit;
SIGNAL \SEVEN_reg:control_6\ : bit;
SIGNAL \SEVEN_reg:control_5\ : bit;
SIGNAL \SEVEN_reg:control_4\ : bit;
SIGNAL \SEVEN_reg:control_3\ : bit;
SIGNAL \SEVEN_reg:control_2\ : bit;
SIGNAL \SEVEN_reg:control_1\ : bit;
SIGNAL \SEVEN_reg:control_0\ : bit;
SIGNAL tmpOE__SEVEN_SELECT_net_0 : bit;
SIGNAL tmpFB_0__SEVEN_SELECT_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_SELECT_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_SELECT_net_0 : bit;
TERMINAL Net_106 : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_SELECT_net_0 : bit;
SIGNAL tmpOE__SEVEN_DP_net_0 : bit;
SIGNAL tmpFB_0__SEVEN_DP_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_DP_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_DP_net_0 : bit;
TERMINAL Net_107 : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_DP_net_0 : bit;
SIGNAL tmpOE__SEVEN_G_net_0 : bit;
SIGNAL tmpFB_0__SEVEN_G_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_G_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_G_net_0 : bit;
TERMINAL Net_109 : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_G_net_0 : bit;
SIGNAL tmpOE__SEVEN_F_net_0 : bit;
SIGNAL tmpFB_0__SEVEN_F_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_F_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_F_net_0 : bit;
TERMINAL Net_103 : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_F_net_0 : bit;
SIGNAL tmpOE__SEVEN_E_net_0 : bit;
SIGNAL tmpFB_0__SEVEN_E_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_E_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_E_net_0 : bit;
TERMINAL Net_108 : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_E_net_0 : bit;
SIGNAL tmpOE__SEVEN_D_net_0 : bit;
SIGNAL tmpFB_0__SEVEN_D_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_D_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_D_net_0 : bit;
TERMINAL Net_101 : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_D_net_0 : bit;
SIGNAL tmpOE__SEVEN_C_net_0 : bit;
SIGNAL tmpFB_0__SEVEN_C_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_C_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_C_net_0 : bit;
TERMINAL Net_100 : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_C_net_0 : bit;
SIGNAL tmpOE__SEVEN_B_net_0 : bit;
SIGNAL tmpFB_0__SEVEN_B_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_B_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_B_net_0 : bit;
TERMINAL Net_99 : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_B_net_0 : bit;
SIGNAL tmpOE__SEVEN_A_net_0 : bit;
SIGNAL tmpFB_0__SEVEN_A_net_0 : bit;
SIGNAL tmpIO_0__SEVEN_A_net_0 : bit;
TERMINAL tmpSIOVREF__SEVEN_A_net_0 : bit;
TERMINAL Net_98 : bit;
SIGNAL tmpINTERRUPT_0__SEVEN_A_net_0 : bit;
SIGNAL tmpOE__ButtonRight_net_0 : bit;
SIGNAL Net_1110 : bit;
SIGNAL tmpIO_0__ButtonRight_net_0 : bit;
TERMINAL tmpSIOVREF__ButtonRight_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ButtonRight_net_0 : bit;
SIGNAL tmpOE__ButtonLeft_net_0 : bit;
SIGNAL Net_1105 : bit;
SIGNAL tmpIO_0__ButtonLeft_net_0 : bit;
TERMINAL tmpSIOVREF__ButtonLeft_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ButtonLeft_net_0 : bit;
SIGNAL \TFT_SPI:Net_276\ : bit;
SIGNAL \TFT_SPI:Net_288\ : bit;
SIGNAL \TFT_SPI:BSPIM:clk_fin\ : bit;
SIGNAL \TFT_SPI:BSPIM:load_rx_data\ : bit;
SIGNAL \TFT_SPI:BSPIM:dpcounter_one\ : bit;
SIGNAL \TFT_SPI:BSPIM:pol_supprt\ : bit;
SIGNAL \TFT_SPI:BSPIM:miso_to_dp\ : bit;
SIGNAL \TFT_SPI:Net_244\ : bit;
SIGNAL \TFT_SPI:BSPIM:mosi_after_ld\ : bit;
SIGNAL \TFT_SPI:BSPIM:so_send\ : bit;
SIGNAL \TFT_SPI:BSPIM:so_send_reg\ : bit;
SIGNAL wTFT_SDA : bit;
SIGNAL \TFT_SPI:BSPIM:mosi_reg\ : bit;
SIGNAL \TFT_SPI:BSPIM:mosi_fin\ : bit;
SIGNAL \TFT_SPI:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \TFT_SPI:BSPIM:state_2\ : bit;
SIGNAL \TFT_SPI:BSPIM:state_1\ : bit;
SIGNAL \TFT_SPI:BSPIM:state_0\ : bit;
SIGNAL \TFT_SPI:BSPIM:mosi_from_dp\ : bit;
SIGNAL Net_115 : bit;
SIGNAL \TFT_SPI:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \TFT_SPI:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \TFT_SPI:BSPIM:pre_mosi\ : bit;
SIGNAL \TFT_SPI:BSPIM:count_4\ : bit;
SIGNAL \TFT_SPI:BSPIM:count_3\ : bit;
SIGNAL \TFT_SPI:BSPIM:count_2\ : bit;
SIGNAL \TFT_SPI:BSPIM:count_1\ : bit;
SIGNAL \TFT_SPI:BSPIM:count_0\ : bit;
SIGNAL \TFT_SPI:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \TFT_SPI:BSPIM:dpcounter_zero\ : bit;
SIGNAL \TFT_SPI:BSPIM:load_cond\ : bit;
SIGNAL \TFT_SPI:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \TFT_SPI:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \TFT_SPI:BSPIM:tx_status_0\ : bit;
SIGNAL \TFT_SPI:BSPIM:tx_status_1\ : bit;
SIGNAL \TFT_SPI:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \TFT_SPI:BSPIM:tx_status_2\ : bit;
SIGNAL \TFT_SPI:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \TFT_SPI:BSPIM:tx_status_3\ : bit;
SIGNAL \TFT_SPI:BSPIM:tx_status_4\ : bit;
SIGNAL \TFT_SPI:BSPIM:rx_status_4\ : bit;
SIGNAL \TFT_SPI:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \TFT_SPI:BSPIM:rx_status_5\ : bit;
SIGNAL \TFT_SPI:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \TFT_SPI:BSPIM:rx_status_6\ : bit;
SIGNAL \TFT_SPI:BSPIM:tx_status_6\ : bit;
SIGNAL \TFT_SPI:BSPIM:tx_status_5\ : bit;
SIGNAL \TFT_SPI:BSPIM:rx_status_3\ : bit;
SIGNAL \TFT_SPI:BSPIM:rx_status_2\ : bit;
SIGNAL \TFT_SPI:BSPIM:rx_status_1\ : bit;
SIGNAL \TFT_SPI:BSPIM:rx_status_0\ : bit;
SIGNAL \TFT_SPI:BSPIM:control_7\ : bit;
SIGNAL \TFT_SPI:BSPIM:control_6\ : bit;
SIGNAL \TFT_SPI:BSPIM:control_5\ : bit;
SIGNAL \TFT_SPI:BSPIM:control_4\ : bit;
SIGNAL \TFT_SPI:BSPIM:control_3\ : bit;
SIGNAL \TFT_SPI:BSPIM:control_2\ : bit;
SIGNAL \TFT_SPI:BSPIM:control_1\ : bit;
SIGNAL \TFT_SPI:BSPIM:control_0\ : bit;
SIGNAL \TFT_SPI:Net_294\ : bit;
SIGNAL \TFT_SPI:Net_273\ : bit;
SIGNAL \TFT_SPI:BSPIM:ld_ident\ : bit;
SIGNAL \TFT_SPI:BSPIM:cnt_enable\ : bit;
SIGNAL wTFT_SCL : bit;
SIGNAL \TFT_SPI:BSPIM:count_6\ : bit;
SIGNAL \TFT_SPI:BSPIM:count_5\ : bit;
SIGNAL \TFT_SPI:BSPIM:cnt_tc\ : bit;
SIGNAL Net_116 : bit;
SIGNAL Net_113 : bit;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \TFT_SPI:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TFT_SPI:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_111 : bit;
SIGNAL \TFT_SPI:Net_289\ : bit;
SIGNAL tmpOE__TFT_SCL_net_0 : bit;
SIGNAL tmpFB_0__TFT_SCL_net_0 : bit;
SIGNAL tmpIO_0__TFT_SCL_net_0 : bit;
TERMINAL tmpSIOVREF__TFT_SCL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TFT_SCL_net_0 : bit;
SIGNAL tmpOE__TFT_DC_net_0 : bit;
SIGNAL tmpFB_0__TFT_DC_net_0 : bit;
SIGNAL tmpIO_0__TFT_DC_net_0 : bit;
TERMINAL tmpSIOVREF__TFT_DC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TFT_DC_net_0 : bit;
SIGNAL tmpOE__TFT_RES_net_0 : bit;
SIGNAL tmpFB_0__TFT_RES_net_0 : bit;
SIGNAL tmpIO_0__TFT_RES_net_0 : bit;
TERMINAL tmpSIOVREF__TFT_RES_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TFT_RES_net_0 : bit;
SIGNAL tmpOE__TFT_CS_net_0 : bit;
SIGNAL Net_117 : bit;
SIGNAL tmpFB_0__TFT_CS_net_0 : bit;
SIGNAL tmpIO_0__TFT_CS_net_0 : bit;
TERMINAL tmpSIOVREF__TFT_CS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TFT_CS_net_0 : bit;
TERMINAL Net_118 : bit;
TERMINAL Net_27 : bit;
TERMINAL Net_29 : bit;
TERMINAL Net_31 : bit;
SIGNAL tmpOE__TFT_LED_net_0 : bit;
SIGNAL wTFT_LED : bit;
SIGNAL tmpFB_0__TFT_LED_net_0 : bit;
SIGNAL tmpIO_0__TFT_LED_net_0 : bit;
TERMINAL tmpSIOVREF__TFT_LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TFT_LED_net_0 : bit;
SIGNAL tmpOE__TFT_SDA_net_0 : bit;
SIGNAL tmpFB_0__TFT_SDA_net_0 : bit;
SIGNAL tmpIO_0__TFT_SDA_net_0 : bit;
TERMINAL tmpSIOVREF__TFT_SDA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TFT_SDA_net_0 : bit;
SIGNAL Net_134 : bit;
SIGNAL \TFT_BackLight:Net_107\ : bit;
SIGNAL \TFT_BackLight:Net_113\ : bit;
SIGNAL \TFT_BackLight:Net_63\ : bit;
SIGNAL \TFT_BackLight:Net_57\ : bit;
SIGNAL \TFT_BackLight:Net_54\ : bit;
SIGNAL Net_1095 : bit;
SIGNAL Net_1101 : bit;
SIGNAL Net_124 : bit;
SIGNAL \TFT_BackLight:Net_114\ : bit;
SIGNAL Net_1108 : bit;
SIGNAL \PWM_RED:PWMUDB:km_run\ : bit;
SIGNAL \PWM_RED:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_2329 : bit;
SIGNAL \PWM_RED:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_RED:PWMUDB:control_7\ : bit;
SIGNAL \PWM_RED:PWMUDB:control_6\ : bit;
SIGNAL \PWM_RED:PWMUDB:control_5\ : bit;
SIGNAL \PWM_RED:PWMUDB:control_4\ : bit;
SIGNAL \PWM_RED:PWMUDB:control_3\ : bit;
SIGNAL \PWM_RED:PWMUDB:control_2\ : bit;
SIGNAL \PWM_RED:PWMUDB:control_1\ : bit;
SIGNAL \PWM_RED:PWMUDB:control_0\ : bit;
SIGNAL \PWM_RED:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_RED:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_RED:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_RED:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_RED:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_RED:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_RED:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_RED:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_RED:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_RED:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_RED:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_RED:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_RED:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_RED:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_RED:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_RED:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_RED:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_RED:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_RED:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_RED:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_RED:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_RED:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_RED:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_RED:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_RED:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_RED:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_RED:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_RED:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_RED:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_RED:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_RED:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_RED:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_RED:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \PWM_RED:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \PWM_RED:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_RED:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_RED:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_RED:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_RED:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_RED:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_RED:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_RED:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_RED:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_RED:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_RED:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_RED:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_RED:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RED:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RED:PWMUDB:compare1\ : bit;
SIGNAL \PWM_RED:PWMUDB:compare2\ : bit;
SIGNAL \PWM_RED:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_RED:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_RED:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_RED:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_RED:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_RED:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_RED:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_RED:Net_101\ : bit;
SIGNAL \PWM_RED:Net_96\ : bit;
SIGNAL Net_2240 : bit;
SIGNAL Net_2241 : bit;
SIGNAL \PWM_RED:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_RED:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_RED:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODIN5_1\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODIN5_0\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \PWM_RED:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_2236 : bit;
SIGNAL \PWM_RED:Net_55\ : bit;
SIGNAL Net_2243 : bit;
SIGNAL \PWM_RED:Net_113\ : bit;
SIGNAL \PWM_RED:Net_107\ : bit;
SIGNAL \PWM_RED:Net_114\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:km_run\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:control_7\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:control_6\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:control_5\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:control_4\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:control_3\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:control_2\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:control_1\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:control_0\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_YELLOW:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_YELLOW:PWMUDB:compare1\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:compare2\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_YELLOW:Net_101\ : bit;
SIGNAL \PWM_YELLOW:Net_96\ : bit;
SIGNAL Net_2276 : bit;
SIGNAL Net_2277 : bit;
SIGNAL \PWM_YELLOW:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODIN6_1\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODIN6_0\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_2272 : bit;
SIGNAL \PWM_YELLOW:Net_55\ : bit;
SIGNAL Net_2279 : bit;
SIGNAL \PWM_YELLOW:Net_113\ : bit;
SIGNAL \PWM_YELLOW:Net_107\ : bit;
SIGNAL \PWM_YELLOW:Net_114\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:km_run\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:control_7\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:control_6\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:control_5\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:control_4\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:control_3\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:control_2\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:control_1\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:control_0\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_GREEN:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_GREEN:PWMUDB:compare1\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:compare2\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_GREEN:Net_101\ : bit;
SIGNAL \PWM_GREEN:Net_96\ : bit;
SIGNAL Net_2324 : bit;
SIGNAL Net_2325 : bit;
SIGNAL \PWM_GREEN:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODIN7_1\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODIN7_0\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_2320 : bit;
SIGNAL \PWM_GREEN:Net_55\ : bit;
SIGNAL Net_2327 : bit;
SIGNAL \PWM_GREEN:Net_113\ : bit;
SIGNAL \PWM_GREEN:Net_107\ : bit;
SIGNAL \PWM_GREEN:Net_114\ : bit;
SIGNAL tmpOE__RGB_RED_net_0 : bit;
SIGNAL Net_2332 : bit;
SIGNAL tmpFB_0__RGB_RED_net_0 : bit;
SIGNAL tmpIO_0__RGB_RED_net_0 : bit;
TERMINAL tmpSIOVREF__RGB_RED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB_RED_net_0 : bit;
SIGNAL tmpOE__RGB_GREEN_net_0 : bit;
SIGNAL Net_2333 : bit;
SIGNAL tmpFB_0__RGB_GREEN_net_0 : bit;
SIGNAL tmpIO_0__RGB_GREEN_net_0 : bit;
TERMINAL tmpSIOVREF__RGB_GREEN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB_GREEN_net_0 : bit;
SIGNAL tmpOE__RGB_BLUE_net_0 : bit;
SIGNAL Net_2334 : bit;
SIGNAL tmpFB_0__RGB_BLUE_net_0 : bit;
SIGNAL tmpIO_0__RGB_BLUE_net_0 : bit;
TERMINAL tmpSIOVREF__RGB_BLUE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RGB_BLUE_net_0 : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:km_run\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_2336 : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:control_7\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:control_6\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:control_5\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:control_4\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:control_3\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:control_2\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:control_1\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:control_0\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_1\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_0\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_RED:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_RED:PWMUDB:compare1\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:compare2\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_RGB_RED:Net_101\ : bit;
SIGNAL \PWM_RGB_RED:Net_96\ : bit;
SIGNAL Net_2453 : bit;
SIGNAL Net_2454 : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_31\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_30\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_29\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_28\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_27\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_26\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_25\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_24\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_23\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_22\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_21\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_20\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_19\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_18\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_17\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_16\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_15\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_14\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_13\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_12\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_11\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_10\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_9\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_8\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_7\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_6\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_5\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_4\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_3\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_2\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_1\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:b_0\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_31\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_30\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_29\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_28\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_27\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_26\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_25\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_24\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_23\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_22\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_21\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_20\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_19\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_18\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_17\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_16\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_15\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_14\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_13\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_12\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_11\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_10\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_9\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_8\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_7\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_6\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_5\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_4\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_3\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_2\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_1\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODIN8_1\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:a_0\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODIN8_0\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_31\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_30\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_29\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_28\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_27\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_26\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_25\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_24\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_23\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_22\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_21\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_20\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_19\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_18\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_17\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_16\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_15\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_14\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_13\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_12\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_11\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_10\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_9\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_8\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_7\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_6\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_5\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_4\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_3\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_2\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_1\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:b_0\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_31\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_31\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_30\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_30\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_29\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_29\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_28\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_28\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_27\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_27\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_26\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_26\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_25\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_25\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_24\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_24\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_23\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_23\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_22\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_22\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_21\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_21\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_20\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_20\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_19\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_19\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_18\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_18\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_17\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_17\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_16\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_16\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_15\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_15\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_14\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_14\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_13\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_13\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_12\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_12\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_11\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_11\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_10\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_10\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_9\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_9\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_8\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_8\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_7\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_7\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_6\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_6\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_5\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_5\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_4\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_4\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_3\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_3\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:add_vi_vv_MODGEN_9_2\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_2\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_1\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:s_0\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_2449 : bit;
SIGNAL \PWM_RGB_RED:Net_55\ : bit;
SIGNAL Net_2456 : bit;
SIGNAL \PWM_RGB_RED:Net_113\ : bit;
SIGNAL \PWM_RGB_RED:Net_107\ : bit;
SIGNAL \PWM_RGB_RED:Net_114\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:km_run\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:control_7\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:control_6\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:control_5\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:control_4\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:control_3\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:control_2\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:control_1\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:control_0\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_1\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_0\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_GREEN:PWMUDB:compare1\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:compare2\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_RGB_GREEN:Net_101\ : bit;
SIGNAL \PWM_RGB_GREEN:Net_96\ : bit;
SIGNAL Net_2513 : bit;
SIGNAL Net_2514 : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_31\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_30\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_29\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_28\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_27\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_26\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_25\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_24\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_23\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_22\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_21\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_20\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_19\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_18\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_17\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_16\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_15\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_14\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_13\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_12\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_11\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_10\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_9\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_8\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_7\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_6\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_5\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_4\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_3\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_2\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_1\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:b_0\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_31\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_30\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_29\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_28\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_27\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_26\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_25\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_24\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_23\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_22\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_21\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_20\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_19\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_18\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_17\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_16\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_15\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_14\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_13\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_12\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_11\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_10\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_9\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_8\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_7\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_6\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_5\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_4\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_3\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_2\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_1\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODIN9_1\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:a_0\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODIN9_0\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_31\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_30\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_29\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_28\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_27\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_26\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_25\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_24\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_23\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_22\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_21\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_20\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_19\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_18\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_17\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_16\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_15\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_14\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_13\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_12\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_11\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_10\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_9\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_8\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_7\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_6\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_5\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_4\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_3\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_2\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_1\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:b_0\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_31\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_31\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_30\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_30\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_29\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_29\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_28\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_28\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_27\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_27\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_26\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_26\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_25\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_25\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_24\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_24\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_23\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_23\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_22\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_22\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_21\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_21\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_20\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_20\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_19\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_19\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_18\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_18\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_17\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_17\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_16\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_16\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_15\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_15\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_14\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_14\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_13\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_13\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_12\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_12\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_11\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_11\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_10\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_10\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_9\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_9\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_8\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_8\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_7\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_7\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_6\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_6\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_5\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_5\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_4\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_4\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_3\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_3\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:add_vi_vv_MODGEN_10_2\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_2\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_1\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:s_0\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_2509 : bit;
SIGNAL \PWM_RGB_GREEN:Net_55\ : bit;
SIGNAL Net_2516 : bit;
SIGNAL \PWM_RGB_GREEN:Net_113\ : bit;
SIGNAL \PWM_RGB_GREEN:Net_107\ : bit;
SIGNAL \PWM_RGB_GREEN:Net_114\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:km_run\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:control_7\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:control_6\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:control_5\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:control_4\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:control_3\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:control_2\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:control_1\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:control_0\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_1\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_0\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_RGB_BLUE:PWMUDB:compare1\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:compare2\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_RGB_BLUE:Net_101\ : bit;
SIGNAL \PWM_RGB_BLUE:Net_96\ : bit;
SIGNAL Net_2561 : bit;
SIGNAL Net_2562 : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_31\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_30\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_29\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_28\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_27\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_26\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_25\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_24\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_23\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_22\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_21\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_20\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_19\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_18\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_17\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_16\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_15\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_14\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_13\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_12\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_11\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_10\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_9\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_8\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_7\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_6\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_5\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_4\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_3\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_2\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_1\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:b_0\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_31\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_30\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_29\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_28\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_27\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_26\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_25\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_24\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_23\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_22\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_21\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_20\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_19\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_18\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_17\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_16\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_15\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_14\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_13\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_12\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_11\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_10\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_9\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_8\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_7\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_6\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_5\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_4\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_3\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_2\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODIN10_1\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODIN10_0\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_31\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_30\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_29\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_28\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_27\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_26\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_25\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_24\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_23\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_22\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_21\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_20\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_19\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_18\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_17\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_16\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_15\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_14\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_13\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_12\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_11\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_10\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_9\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_8\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_7\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_6\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_5\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_4\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_3\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_2\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_31\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_31\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_30\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_30\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_29\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_29\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_28\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_28\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_27\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_27\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_26\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_26\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_25\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_25\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_24\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_24\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_23\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_23\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_22\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_22\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_21\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_21\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_20\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_20\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_19\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_19\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_18\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_18\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_17\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_17\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_16\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_16\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_15\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_15\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_14\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_14\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_13\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_13\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_12\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_12\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_11\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_11\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_10\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_10\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_9\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_9\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_8\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_8\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_7\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_7\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_6\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_6\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_5\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_5\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_4\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_4\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_3\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_3\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:add_vi_vv_MODGEN_11_2\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_2\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_2557 : bit;
SIGNAL \PWM_RGB_BLUE:Net_55\ : bit;
SIGNAL Net_2564 : bit;
SIGNAL \PWM_RGB_BLUE:Net_113\ : bit;
SIGNAL \PWM_RGB_BLUE:Net_107\ : bit;
SIGNAL \PWM_RGB_BLUE:Net_114\ : bit;
SIGNAL \UART_LOG:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_LOG:BUART:txn\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_12D : bit;
SIGNAL \UART_LOG:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_LOG:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_LOG:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_LOG:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_last\\D\ : bit;
SIGNAL \UART_LOG:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \TFT_SPI:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \TFT_SPI:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \TFT_SPI:BSPIM:state_2\\D\ : bit;
SIGNAL \TFT_SPI:BSPIM:state_1\\D\ : bit;
SIGNAL \TFT_SPI:BSPIM:state_0\\D\ : bit;
SIGNAL Net_115D : bit;
SIGNAL \TFT_SPI:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \TFT_SPI:BSPIM:load_cond\\D\ : bit;
SIGNAL \TFT_SPI:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \TFT_SPI:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \TFT_SPI:BSPIM:ld_ident\\D\ : bit;
SIGNAL \TFT_SPI:BSPIM:cnt_enable\\D\ : bit;
SIGNAL wTFT_SCLD : bit;
SIGNAL \PWM_RED:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_RED:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_RED:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_RED:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_RED:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_RED:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_RED:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_RED:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_RED:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_RED:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_RED:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_RED:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_YELLOW:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_GREEN:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_RGB_RED:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_RGB_GREEN:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_RGB_BLUE:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__GREEN_LED_net_0 <=  ('1') ;

Net_9 <= (not \UART_LOG:BUART:txn\);

\UART_LOG:BUART:counter_load_not\ <= ((not \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_2\)
	OR \UART_LOG:BUART:tx_state_0\
	OR \UART_LOG:BUART:tx_state_1\);

\UART_LOG:BUART:tx_status_0\ <= ((not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_fifo_empty\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:tx_status_2\ <= (not \UART_LOG:BUART:tx_fifo_notfull\);

Net_12D <= ((not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:tx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:tx_state_1\));

\UART_LOG:BUART:tx_bitclk\\D\ <= ((not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_bitclk_enable_pre\)
	OR (\UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_bitclk_enable_pre\)
	OR (\UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_bitclk_enable_pre\));

\UART_LOG:BUART:tx_mark\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:tx_mark\));

\UART_LOG:BUART:tx_state_2\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_counter_dp\ and \UART_LOG:BUART:tx_bitclk\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_bitclk\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:tx_state_1\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_bitclk\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_2\ and not \UART_LOG:BUART:tx_bitclk\ and \UART_LOG:BUART:tx_state_1\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_0\ and not \UART_LOG:BUART:tx_counter_dp\ and \UART_LOG:BUART:tx_state_1\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:tx_state_0\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_fifo_empty\ and \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_0\ and not \UART_LOG:BUART:tx_fifo_empty\ and not \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_bitclk_enable_pre\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_2\ and not \UART_LOG:BUART:tx_bitclk\ and \UART_LOG:BUART:tx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_fifo_empty\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:txn\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_0\ and not \UART_LOG:BUART:tx_shift_out\ and not \UART_LOG:BUART:tx_state_2\ and not \UART_LOG:BUART:tx_counter_dp\ and \UART_LOG:BUART:tx_state_1\ and \UART_LOG:BUART:tx_bitclk\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_2\ and not \UART_LOG:BUART:tx_bitclk\ and \UART_LOG:BUART:tx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_shift_out\ and not \UART_LOG:BUART:tx_state_2\ and \UART_LOG:BUART:tx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:tx_bitclk\ and \UART_LOG:BUART:txn\ and \UART_LOG:BUART:tx_state_1\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:txn\ and \UART_LOG:BUART:tx_state_2\));

\UART_LOG:BUART:tx_parity_bit\\D\ <= ((not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:txn\ and \UART_LOG:BUART:tx_parity_bit\)
	OR (not \UART_LOG:BUART:tx_state_1\ and not \UART_LOG:BUART:tx_state_0\ and \UART_LOG:BUART:tx_parity_bit\)
	OR \UART_LOG:BUART:tx_parity_bit\);

\UART_LOG:BUART:rx_counter_load\ <= ((not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_state_2\));

\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

\UART_LOG:BUART:rx_state_stop1_reg\\D\ <= (not \UART_LOG:BUART:rx_state_2\
	OR not \UART_LOG:BUART:rx_state_3\
	OR \UART_LOG:BUART:rx_state_0\
	OR \UART_LOG:BUART:rx_state_1\);

\UART_LOG:BUART:pollcount_1\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:pollcount_1\ and Net_5 and \UART_LOG:BUART:pollcount_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:pollcount_1\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not Net_5 and \UART_LOG:BUART:pollcount_1\));

\UART_LOG:BUART:pollcount_0\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:pollcount_0\ and Net_5)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not Net_5 and \UART_LOG:BUART:pollcount_0\));

\UART_LOG:BUART:rx_postpoll\ <= ((Net_5 and \UART_LOG:BUART:pollcount_0\)
	OR \UART_LOG:BUART:pollcount_1\);

\UART_LOG:BUART:rx_status_4\ <= ((\UART_LOG:BUART:rx_load_fifo\ and \UART_LOG:BUART:rx_fifofull\));

\UART_LOG:BUART:rx_status_5\ <= ((\UART_LOG:BUART:rx_fifonotempty\ and \UART_LOG:BUART:rx_state_stop1_reg\));

\UART_LOG:BUART:rx_stop_bit_error\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:pollcount_1\ and not Net_5 and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\ and \UART_LOG:BUART:rx_state_2\));

\UART_LOG:BUART:rx_load_fifo\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:rx_state_2\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_state_2\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_state_2\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\ and \UART_LOG:BUART:rx_state_0\));

\UART_LOG:BUART:rx_state_3\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_2\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_2\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_1\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_2\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_state_3\));

\UART_LOG:BUART:rx_state_2\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_state_2\ and not Net_5 and \UART_LOG:BUART:rx_last\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_0\ and not \UART_LOG:BUART:rx_state_2\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_1\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_state_2\));

\UART_LOG:BUART:rx_state_1\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_1\));

\UART_LOG:BUART:rx_state_0\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and not \UART_LOG:BUART:rx_state_1\ and not \UART_LOG:BUART:rx_state_3\ and not \UART_LOG:BUART:pollcount_1\ and not Net_5 and \UART_LOG:BUART:rx_bitclk_enable\ and \UART_LOG:BUART:rx_state_2\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_count_5\ and \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_count_6\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_state_3\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_1\ and \UART_LOG:BUART:rx_state_0\)
	OR (not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_state_0\ and \UART_LOG:BUART:rx_state_2\));

\UART_LOG:BUART:rx_last\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and Net_5));

\UART_LOG:BUART:rx_address_detected\\D\ <= ((not \UART_LOG:BUART:reset_reg\ and \UART_LOG:BUART:rx_address_detected\));

\TFT_SPI:BSPIM:load_rx_data\ <= ((not \TFT_SPI:BSPIM:count_4\ and not \TFT_SPI:BSPIM:count_3\ and not \TFT_SPI:BSPIM:count_2\ and not \TFT_SPI:BSPIM:count_1\ and \TFT_SPI:BSPIM:count_0\));

\TFT_SPI:BSPIM:load_cond\\D\ <= ((not \TFT_SPI:BSPIM:state_1\ and not \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:state_2\)
	OR (\TFT_SPI:BSPIM:count_0\ and \TFT_SPI:BSPIM:load_cond\)
	OR (\TFT_SPI:BSPIM:count_1\ and \TFT_SPI:BSPIM:load_cond\)
	OR (\TFT_SPI:BSPIM:count_2\ and \TFT_SPI:BSPIM:load_cond\)
	OR (\TFT_SPI:BSPIM:count_3\ and \TFT_SPI:BSPIM:load_cond\)
	OR (\TFT_SPI:BSPIM:count_4\ and \TFT_SPI:BSPIM:load_cond\));

\TFT_SPI:BSPIM:tx_status_0\ <= ((not \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:state_0\));

\TFT_SPI:BSPIM:tx_status_4\ <= ((not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:state_1\ and not \TFT_SPI:BSPIM:state_0\));

\TFT_SPI:BSPIM:rx_status_6\ <= ((not \TFT_SPI:BSPIM:count_4\ and not \TFT_SPI:BSPIM:count_3\ and not \TFT_SPI:BSPIM:count_2\ and not \TFT_SPI:BSPIM:count_1\ and \TFT_SPI:BSPIM:count_0\ and \TFT_SPI:BSPIM:rx_status_4\));

\TFT_SPI:BSPIM:state_2\\D\ <= ((not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:state_0\ and not \TFT_SPI:BSPIM:count_4\ and not \TFT_SPI:BSPIM:count_3\ and not \TFT_SPI:BSPIM:count_2\ and not \TFT_SPI:BSPIM:count_0\ and not \TFT_SPI:BSPIM:ld_ident\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:count_1\)
	OR (not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:count_4\ and not \TFT_SPI:BSPIM:count_3\ and not \TFT_SPI:BSPIM:count_1\ and not \TFT_SPI:BSPIM:tx_status_1\ and \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:count_2\ and \TFT_SPI:BSPIM:count_0\)
	OR (not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:state_0\));

\TFT_SPI:BSPIM:state_1\\D\ <= ((not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:count_0\)
	OR (\TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:count_1\)
	OR (not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:count_0\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:count_2\)
	OR (not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:count_2\ and not \TFT_SPI:BSPIM:count_1\ and \TFT_SPI:BSPIM:state_1\)
	OR (not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:ld_ident\)
	OR (\TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:tx_status_1\)
	OR (not \TFT_SPI:BSPIM:state_1\ and not \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:state_2\)
	OR (not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:state_0\)
	OR (\TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:state_0\)
	OR (not \TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:count_3\)
	OR (not \TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:count_4\));

\TFT_SPI:BSPIM:state_0\\D\ <= ((not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:state_0\ and not \TFT_SPI:BSPIM:tx_status_1\)
	OR (\TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:state_0\)
	OR (not \TFT_SPI:BSPIM:state_1\ and not \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:state_2\)
	OR (not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:state_0\)
	OR (not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:state_1\));

Net_115D <= ((not \TFT_SPI:BSPIM:state_0\ and Net_115)
	OR (not \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:state_0\)
	OR (not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:state_1\ and not \TFT_SPI:BSPIM:state_0\)
	OR (not \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:state_1\)
	OR (\TFT_SPI:BSPIM:state_1\ and Net_115));

\TFT_SPI:BSPIM:cnt_enable\\D\ <= ((not \TFT_SPI:BSPIM:state_1\ and not \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:cnt_enable\)
	OR (not \TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:state_0\)
	OR (\TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:cnt_enable\)
	OR (not \TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:cnt_enable\)
	OR (not \TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:cnt_enable\));

\TFT_SPI:BSPIM:mosi_reg\\D\ <= ((not \TFT_SPI:BSPIM:state_1\ and not \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:mosi_from_dp\)
	OR (\TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:mosi_from_dp\)
	OR (not \TFT_SPI:BSPIM:state_2\ and wTFT_SDA and \TFT_SPI:BSPIM:state_0\)
	OR (not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:mosi_from_dp\ and \TFT_SPI:BSPIM:ld_ident\)
	OR (not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:mosi_from_dp\ and \TFT_SPI:BSPIM:count_0\)
	OR (not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:state_0\ and not \TFT_SPI:BSPIM:count_1\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:mosi_from_dp\)
	OR (not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:mosi_from_dp\ and \TFT_SPI:BSPIM:count_2\)
	OR (not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:mosi_from_dp\ and \TFT_SPI:BSPIM:count_3\)
	OR (not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:mosi_from_dp\ and \TFT_SPI:BSPIM:count_4\));

wTFT_SCLD <= ((\TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:state_0\ and wTFT_SCL)
	OR (not \TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:state_0\));

\TFT_SPI:BSPIM:ld_ident\\D\ <= ((not \TFT_SPI:BSPIM:state_1\ and not \TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:state_2\)
	OR (not \TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:count_0\ and \TFT_SPI:BSPIM:ld_ident\)
	OR (not \TFT_SPI:BSPIM:state_2\ and not \TFT_SPI:BSPIM:count_1\ and \TFT_SPI:BSPIM:ld_ident\)
	OR (not \TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:count_2\ and \TFT_SPI:BSPIM:ld_ident\)
	OR (not \TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:count_3\ and \TFT_SPI:BSPIM:ld_ident\)
	OR (not \TFT_SPI:BSPIM:state_2\ and \TFT_SPI:BSPIM:count_4\ and \TFT_SPI:BSPIM:ld_ident\)
	OR (\TFT_SPI:BSPIM:state_0\ and \TFT_SPI:BSPIM:ld_ident\)
	OR (not \TFT_SPI:BSPIM:state_1\ and \TFT_SPI:BSPIM:ld_ident\));

Net_1108 <= (Net_1105
	OR Net_1110);

\PWM_RED:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_RED:PWMUDB:tc_i\);

\PWM_RED:PWMUDB:dith_count_1\\D\ <= ((not \PWM_RED:PWMUDB:dith_count_1\ and \PWM_RED:PWMUDB:tc_i\ and \PWM_RED:PWMUDB:dith_count_0\)
	OR (not \PWM_RED:PWMUDB:dith_count_0\ and \PWM_RED:PWMUDB:dith_count_1\)
	OR (not \PWM_RED:PWMUDB:tc_i\ and \PWM_RED:PWMUDB:dith_count_1\));

\PWM_RED:PWMUDB:dith_count_0\\D\ <= ((not \PWM_RED:PWMUDB:dith_count_0\ and \PWM_RED:PWMUDB:tc_i\)
	OR (not \PWM_RED:PWMUDB:tc_i\ and \PWM_RED:PWMUDB:dith_count_0\));

\PWM_RED:PWMUDB:tc_i_reg\\D\ <= ((\PWM_RED:PWMUDB:runmode_enable\ and \PWM_RED:PWMUDB:tc_i\));

\PWM_RED:PWMUDB:pwm_i\ <= ((\PWM_RED:PWMUDB:runmode_enable\ and \PWM_RED:PWMUDB:cmp1_less\));

\PWM_YELLOW:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_YELLOW:PWMUDB:tc_i\);

\PWM_YELLOW:PWMUDB:dith_count_1\\D\ <= ((not \PWM_YELLOW:PWMUDB:dith_count_1\ and \PWM_YELLOW:PWMUDB:tc_i\ and \PWM_YELLOW:PWMUDB:dith_count_0\)
	OR (not \PWM_YELLOW:PWMUDB:dith_count_0\ and \PWM_YELLOW:PWMUDB:dith_count_1\)
	OR (not \PWM_YELLOW:PWMUDB:tc_i\ and \PWM_YELLOW:PWMUDB:dith_count_1\));

\PWM_YELLOW:PWMUDB:dith_count_0\\D\ <= ((not \PWM_YELLOW:PWMUDB:dith_count_0\ and \PWM_YELLOW:PWMUDB:tc_i\)
	OR (not \PWM_YELLOW:PWMUDB:tc_i\ and \PWM_YELLOW:PWMUDB:dith_count_0\));

\PWM_YELLOW:PWMUDB:tc_i_reg\\D\ <= ((\PWM_YELLOW:PWMUDB:runmode_enable\ and \PWM_YELLOW:PWMUDB:tc_i\));

\PWM_YELLOW:PWMUDB:pwm_i\ <= ((\PWM_YELLOW:PWMUDB:runmode_enable\ and \PWM_YELLOW:PWMUDB:cmp1_less\));

\PWM_GREEN:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_GREEN:PWMUDB:tc_i\);

\PWM_GREEN:PWMUDB:dith_count_1\\D\ <= ((not \PWM_GREEN:PWMUDB:dith_count_1\ and \PWM_GREEN:PWMUDB:tc_i\ and \PWM_GREEN:PWMUDB:dith_count_0\)
	OR (not \PWM_GREEN:PWMUDB:dith_count_0\ and \PWM_GREEN:PWMUDB:dith_count_1\)
	OR (not \PWM_GREEN:PWMUDB:tc_i\ and \PWM_GREEN:PWMUDB:dith_count_1\));

\PWM_GREEN:PWMUDB:dith_count_0\\D\ <= ((not \PWM_GREEN:PWMUDB:dith_count_0\ and \PWM_GREEN:PWMUDB:tc_i\)
	OR (not \PWM_GREEN:PWMUDB:tc_i\ and \PWM_GREEN:PWMUDB:dith_count_0\));

\PWM_GREEN:PWMUDB:tc_i_reg\\D\ <= ((\PWM_GREEN:PWMUDB:runmode_enable\ and \PWM_GREEN:PWMUDB:tc_i\));

\PWM_GREEN:PWMUDB:pwm_i\ <= ((\PWM_GREEN:PWMUDB:runmode_enable\ and \PWM_GREEN:PWMUDB:cmp1_less\));

\PWM_RGB_RED:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_RGB_RED:PWMUDB:tc_i\);

\PWM_RGB_RED:PWMUDB:dith_count_1\\D\ <= ((not \PWM_RGB_RED:PWMUDB:dith_count_1\ and \PWM_RGB_RED:PWMUDB:tc_i\ and \PWM_RGB_RED:PWMUDB:dith_count_0\)
	OR (not \PWM_RGB_RED:PWMUDB:dith_count_0\ and \PWM_RGB_RED:PWMUDB:dith_count_1\)
	OR (not \PWM_RGB_RED:PWMUDB:tc_i\ and \PWM_RGB_RED:PWMUDB:dith_count_1\));

\PWM_RGB_RED:PWMUDB:dith_count_0\\D\ <= ((not \PWM_RGB_RED:PWMUDB:dith_count_0\ and \PWM_RGB_RED:PWMUDB:tc_i\)
	OR (not \PWM_RGB_RED:PWMUDB:tc_i\ and \PWM_RGB_RED:PWMUDB:dith_count_0\));

\PWM_RGB_RED:PWMUDB:tc_i_reg\\D\ <= ((\PWM_RGB_RED:PWMUDB:runmode_enable\ and \PWM_RGB_RED:PWMUDB:tc_i\));

\PWM_RGB_RED:PWMUDB:pwm_i\ <= ((\PWM_RGB_RED:PWMUDB:runmode_enable\ and \PWM_RGB_RED:PWMUDB:cmp1_less\));

\PWM_RGB_GREEN:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_RGB_GREEN:PWMUDB:tc_i\);

\PWM_RGB_GREEN:PWMUDB:dith_count_1\\D\ <= ((not \PWM_RGB_GREEN:PWMUDB:dith_count_1\ and \PWM_RGB_GREEN:PWMUDB:tc_i\ and \PWM_RGB_GREEN:PWMUDB:dith_count_0\)
	OR (not \PWM_RGB_GREEN:PWMUDB:dith_count_0\ and \PWM_RGB_GREEN:PWMUDB:dith_count_1\)
	OR (not \PWM_RGB_GREEN:PWMUDB:tc_i\ and \PWM_RGB_GREEN:PWMUDB:dith_count_1\));

\PWM_RGB_GREEN:PWMUDB:dith_count_0\\D\ <= ((not \PWM_RGB_GREEN:PWMUDB:dith_count_0\ and \PWM_RGB_GREEN:PWMUDB:tc_i\)
	OR (not \PWM_RGB_GREEN:PWMUDB:tc_i\ and \PWM_RGB_GREEN:PWMUDB:dith_count_0\));

\PWM_RGB_GREEN:PWMUDB:tc_i_reg\\D\ <= ((\PWM_RGB_GREEN:PWMUDB:runmode_enable\ and \PWM_RGB_GREEN:PWMUDB:tc_i\));

\PWM_RGB_GREEN:PWMUDB:pwm_i\ <= ((\PWM_RGB_GREEN:PWMUDB:runmode_enable\ and \PWM_RGB_GREEN:PWMUDB:cmp1_less\));

\PWM_RGB_BLUE:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_RGB_BLUE:PWMUDB:tc_i\);

\PWM_RGB_BLUE:PWMUDB:dith_count_1\\D\ <= ((not \PWM_RGB_BLUE:PWMUDB:dith_count_1\ and \PWM_RGB_BLUE:PWMUDB:tc_i\ and \PWM_RGB_BLUE:PWMUDB:dith_count_0\)
	OR (not \PWM_RGB_BLUE:PWMUDB:dith_count_0\ and \PWM_RGB_BLUE:PWMUDB:dith_count_1\)
	OR (not \PWM_RGB_BLUE:PWMUDB:tc_i\ and \PWM_RGB_BLUE:PWMUDB:dith_count_1\));

\PWM_RGB_BLUE:PWMUDB:dith_count_0\\D\ <= ((not \PWM_RGB_BLUE:PWMUDB:dith_count_0\ and \PWM_RGB_BLUE:PWMUDB:tc_i\)
	OR (not \PWM_RGB_BLUE:PWMUDB:tc_i\ and \PWM_RGB_BLUE:PWMUDB:dith_count_0\));

\PWM_RGB_BLUE:PWMUDB:tc_i_reg\\D\ <= ((\PWM_RGB_BLUE:PWMUDB:runmode_enable\ and \PWM_RGB_BLUE:PWMUDB:tc_i\));

\PWM_RGB_BLUE:PWMUDB:pwm_i\ <= ((\PWM_RGB_BLUE:PWMUDB:runmode_enable\ and \PWM_RGB_BLUE:PWMUDB:cmp1_less\));

GREEN_LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6193b034-9ad7-4705-8253-887ff9bf5e60",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>Net_429,
		fb=>(tmpFB_0__GREEN_LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__GREEN_LED_net_0),
		siovref=>(tmpSIOVREF__GREEN_LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GREEN_LED_net_0);
YELLOW_LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"57b83523-813a-43b0-afde-f1d4c4e97b44",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>Net_481,
		fb=>(tmpFB_0__YELLOW_LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__YELLOW_LED_net_0),
		siovref=>(tmpSIOVREF__YELLOW_LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__YELLOW_LED_net_0);
RED_LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>Net_403,
		fb=>(tmpFB_0__RED_LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__RED_LED_net_0),
		siovref=>(tmpSIOVREF__RED_LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RED_LED_net_0);
\UART_LOG:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_LOG:Net_9\,
		dig_domain_out=>open);
\UART_LOG:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_LOG:Net_9\,
		enable=>tmpOE__GREEN_LED_net_0,
		clock_out=>\UART_LOG:BUART:clock_op\);
\UART_LOG:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clk=>\UART_LOG:BUART:clock_op\,
		cs_addr=>(\UART_LOG:BUART:tx_state_1\, \UART_LOG:BUART:tx_state_0\, \UART_LOG:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_LOG:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_LOG:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_LOG:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clk=>\UART_LOG:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_LOG:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_LOG:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_LOG:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_LOG:BUART:sc_out_7\, \UART_LOG:BUART:sc_out_6\, \UART_LOG:BUART:sc_out_5\, \UART_LOG:BUART:sc_out_4\,
			\UART_LOG:BUART:sc_out_3\, \UART_LOG:BUART:sc_out_2\, \UART_LOG:BUART:sc_out_1\, \UART_LOG:BUART:sc_out_0\));
\UART_LOG:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clock=>\UART_LOG:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_LOG:BUART:tx_fifo_notfull\,
			\UART_LOG:BUART:tx_status_2\, \UART_LOG:BUART:tx_fifo_empty\, \UART_LOG:BUART:tx_status_0\),
		interrupt=>\UART_LOG:BUART:tx_interrupt_out\);
\UART_LOG:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clk=>\UART_LOG:BUART:clock_op\,
		cs_addr=>(\UART_LOG:BUART:rx_state_1\, \UART_LOG:BUART:rx_state_0\, \UART_LOG:BUART:rx_bitclk_enable\),
		route_si=>\UART_LOG:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_LOG:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_LOG:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_LOG:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_LOG:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_LOG:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_LOG:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_LOG:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_LOG:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_LOG:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_LOG:BUART:clock_op\,
		reset=>\UART_LOG:BUART:reset_reg\,
		load=>\UART_LOG:BUART:rx_counter_load\,
		enable=>tmpOE__GREEN_LED_net_0,
		count=>(\UART_LOG:BUART:rx_count_6\, \UART_LOG:BUART:rx_count_5\, \UART_LOG:BUART:rx_count_4\, \UART_LOG:BUART:rx_count_3\,
			\UART_LOG:BUART:rx_count_2\, \UART_LOG:BUART:rx_count_1\, \UART_LOG:BUART:rx_count_0\),
		tc=>\UART_LOG:BUART:rx_count7_tc\);
\UART_LOG:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_LOG:BUART:reset_reg\,
		clock=>\UART_LOG:BUART:clock_op\,
		status=>(zero, \UART_LOG:BUART:rx_status_5\, \UART_LOG:BUART:rx_status_4\, \UART_LOG:BUART:rx_status_3\,
			\UART_LOG:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_LOG:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>(zero),
		fb=>Net_5,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>Net_9,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
\SEVEN_reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(Net_22, Net_24, Net_26, Net_28,
			Net_30, Net_32, Net_34, Net_36));
SEVEN_SELECT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9fbbaab2-e23e-45fa-ac76-a81d3bb950b0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SEVEN_SELECT_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_SELECT_net_0),
		siovref=>(tmpSIOVREF__SEVEN_SELECT_net_0),
		annotation=>Net_106,
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_SELECT_net_0);
SEVEN_DP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"78d3306c-37d9-4a52-a776-85790553f45f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>Net_36,
		fb=>(tmpFB_0__SEVEN_DP_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_DP_net_0),
		siovref=>(tmpSIOVREF__SEVEN_DP_net_0),
		annotation=>Net_107,
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_DP_net_0);
SEVEN_G:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4ed4a92f-c505-435d-8dfb-67086a32f1d5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>Net_34,
		fb=>(tmpFB_0__SEVEN_G_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_G_net_0),
		siovref=>(tmpSIOVREF__SEVEN_G_net_0),
		annotation=>Net_109,
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_G_net_0);
SEVEN_F:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0a5970c4-55c1-41b5-84de-de45d84c1ed7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>Net_32,
		fb=>(tmpFB_0__SEVEN_F_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_F_net_0),
		siovref=>(tmpSIOVREF__SEVEN_F_net_0),
		annotation=>Net_103,
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_F_net_0);
SEVEN_E:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ec1bda07-8a1e-4498-9541-28cd72be4daa",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>Net_30,
		fb=>(tmpFB_0__SEVEN_E_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_E_net_0),
		siovref=>(tmpSIOVREF__SEVEN_E_net_0),
		annotation=>Net_108,
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_E_net_0);
SEVEN_D:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b10e6841-a4c9-4e1c-b3da-a48c38482c04",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>Net_28,
		fb=>(tmpFB_0__SEVEN_D_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_D_net_0),
		siovref=>(tmpSIOVREF__SEVEN_D_net_0),
		annotation=>Net_101,
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_D_net_0);
SEVEN_C:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ebc08c65-f27f-48dd-886d-24a226f5c384",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>Net_26,
		fb=>(tmpFB_0__SEVEN_C_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_C_net_0),
		siovref=>(tmpSIOVREF__SEVEN_C_net_0),
		annotation=>Net_100,
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_C_net_0);
SEVEN_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6372462a-b21d-4805-a168-6de3ad38ba84",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>Net_24,
		fb=>(tmpFB_0__SEVEN_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_B_net_0),
		siovref=>(tmpSIOVREF__SEVEN_B_net_0),
		annotation=>Net_99,
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_B_net_0);
SEVEN_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6562b9d1-79c4-4c40-a81d-73e40f10a33a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>Net_22,
		fb=>(tmpFB_0__SEVEN_A_net_0),
		analog=>(open),
		io=>(tmpIO_0__SEVEN_A_net_0),
		siovref=>(tmpSIOVREF__SEVEN_A_net_0),
		annotation=>Net_98,
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SEVEN_A_net_0);
ButtonRight:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"24295bd9-3a0c-47c0-863e-7fc3011905cc",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>(zero),
		fb=>Net_1110,
		analog=>(open),
		io=>(tmpIO_0__ButtonRight_net_0),
		siovref=>(tmpSIOVREF__ButtonRight_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ButtonRight_net_0);
ButtonLeft:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cd9798ce-8ac4-48d7-9cba-4eb3637ac979",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>(zero),
		fb=>Net_1105,
		analog=>(open),
		io=>(tmpIO_0__ButtonLeft_net_0),
		siovref=>(tmpSIOVREF__ButtonLeft_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ButtonLeft_net_0);
\TFT_SPI:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"15cb15b3-05f2-49b1-a67e-9f121bc62871/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"15151515.1515152",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\TFT_SPI:Net_276\,
		dig_domain_out=>open);
\TFT_SPI:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\TFT_SPI:Net_276\,
		enable=>tmpOE__GREEN_LED_net_0,
		clock_out=>\TFT_SPI:BSPIM:clk_fin\);
\TFT_SPI:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\TFT_SPI:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\TFT_SPI:BSPIM:cnt_enable\,
		count=>(\TFT_SPI:BSPIM:count_6\, \TFT_SPI:BSPIM:count_5\, \TFT_SPI:BSPIM:count_4\, \TFT_SPI:BSPIM:count_3\,
			\TFT_SPI:BSPIM:count_2\, \TFT_SPI:BSPIM:count_1\, \TFT_SPI:BSPIM:count_0\),
		tc=>\TFT_SPI:BSPIM:cnt_tc\);
\TFT_SPI:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\TFT_SPI:BSPIM:clk_fin\,
		status=>(zero, zero, \TFT_SPI:BSPIM:tx_status_4\, \TFT_SPI:BSPIM:load_rx_data\,
			\TFT_SPI:BSPIM:tx_status_2\, \TFT_SPI:BSPIM:tx_status_1\, \TFT_SPI:BSPIM:tx_status_0\),
		interrupt=>Net_116);
\TFT_SPI:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\TFT_SPI:BSPIM:clk_fin\,
		status=>(\TFT_SPI:BSPIM:rx_status_6\, \TFT_SPI:BSPIM:rx_status_5\, \TFT_SPI:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_113);
\TFT_SPI:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TFT_SPI:BSPIM:clk_fin\,
		cs_addr=>(\TFT_SPI:BSPIM:state_2\, \TFT_SPI:BSPIM:state_1\, \TFT_SPI:BSPIM:state_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\TFT_SPI:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\TFT_SPI:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\TFT_SPI:BSPIM:tx_status_2\,
		f0_blk_stat=>\TFT_SPI:BSPIM:tx_status_1\,
		f1_bus_stat=>\TFT_SPI:BSPIM:rx_status_5\,
		f1_blk_stat=>\TFT_SPI:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
TFT_SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>wTFT_SCL,
		fb=>(tmpFB_0__TFT_SCL_net_0),
		analog=>(open),
		io=>(tmpIO_0__TFT_SCL_net_0),
		siovref=>(tmpSIOVREF__TFT_SCL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TFT_SCL_net_0);
TFT_DC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ccae75a3-bc05-4f35-af8f-d27a9a9ff698",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__TFT_DC_net_0),
		analog=>(open),
		io=>(tmpIO_0__TFT_DC_net_0),
		siovref=>(tmpSIOVREF__TFT_DC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TFT_DC_net_0);
TFT_RES:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"29c0f251-9a63-4da2-a85c-540b3ed87a70",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>(zero),
		fb=>(tmpFB_0__TFT_RES_net_0),
		analog=>(open),
		io=>(tmpIO_0__TFT_RES_net_0),
		siovref=>(tmpSIOVREF__TFT_RES_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TFT_RES_net_0);
TFT_CS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3d3c4daf-353f-40c6-bee0-a2677287dd55",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>zero,
		fb=>(tmpFB_0__TFT_CS_net_0),
		analog=>(open),
		io=>(tmpIO_0__TFT_CS_net_0),
		siovref=>(tmpSIOVREF__TFT_CS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TFT_CS_net_0);
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_118);
PWR_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_27);
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_29, Net_31));
TFT_LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ff0fab9-a4ea-4bc5-b6c5-c50d66d48c61",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>wTFT_LED,
		fb=>(tmpFB_0__TFT_LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__TFT_LED_net_0),
		siovref=>(tmpSIOVREF__TFT_LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TFT_LED_net_0);
TFT_SDA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eb9f192e-d2e9-46c8-8f5c-bd913822af84",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>wTFT_SDA,
		fb=>(tmpFB_0__TFT_SDA_net_0),
		analog=>(open),
		io=>(tmpIO_0__TFT_SDA_net_0),
		siovref=>(tmpSIOVREF__TFT_SDA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TFT_SDA_net_0);
\TFT_BackLight:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_134,
		kill=>zero,
		enable=>tmpOE__GREEN_LED_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\TFT_BackLight:Net_63\,
		compare=>wTFT_LED,
		interrupt=>\TFT_BackLight:Net_54\);
CLK_LED:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6ca7ccec-5bc6-45c9-bcd2-7485ad027da7",
		source_clock_id=>"",
		divisor=>0,
		period=>"200000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_134,
		dig_domain_out=>open);
isr_button:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1108);
\PWM_RED:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2329,
		enable=>tmpOE__GREEN_LED_net_0,
		clock_out=>\PWM_RED:PWMUDB:ClockOutFromEnBlock\);
\PWM_RED:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_RED:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_RED:PWMUDB:control_7\, \PWM_RED:PWMUDB:control_6\, \PWM_RED:PWMUDB:control_5\, \PWM_RED:PWMUDB:control_4\,
			\PWM_RED:PWMUDB:control_3\, \PWM_RED:PWMUDB:control_2\, \PWM_RED:PWMUDB:control_1\, \PWM_RED:PWMUDB:control_0\));
\PWM_RED:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_RED:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_RED:PWMUDB:tc_i\, \PWM_RED:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_RED:PWMUDB:cmp1_eq\,
		cl0=>\PWM_RED:PWMUDB:cmp1_less\,
		z0=>\PWM_RED:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_RED:PWMUDB:cmp2_eq\,
		cl1=>\PWM_RED:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_RED:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_RED:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RED:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
PWM_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"457ffeec-36ba-469e-b0b8-aaab8821ec08",
		source_clock_id=>"",
		divisor=>0,
		period=>"125000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2329,
		dig_domain_out=>open);
\PWM_YELLOW:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2329,
		enable=>tmpOE__GREEN_LED_net_0,
		clock_out=>\PWM_YELLOW:PWMUDB:ClockOutFromEnBlock\);
\PWM_YELLOW:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_YELLOW:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_YELLOW:PWMUDB:control_7\, \PWM_YELLOW:PWMUDB:control_6\, \PWM_YELLOW:PWMUDB:control_5\, \PWM_YELLOW:PWMUDB:control_4\,
			\PWM_YELLOW:PWMUDB:control_3\, \PWM_YELLOW:PWMUDB:control_2\, \PWM_YELLOW:PWMUDB:control_1\, \PWM_YELLOW:PWMUDB:control_0\));
\PWM_YELLOW:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_YELLOW:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_YELLOW:PWMUDB:tc_i\, \PWM_YELLOW:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_YELLOW:PWMUDB:cmp1_eq\,
		cl0=>\PWM_YELLOW:PWMUDB:cmp1_less\,
		z0=>\PWM_YELLOW:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_YELLOW:PWMUDB:cmp2_eq\,
		cl1=>\PWM_YELLOW:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_YELLOW:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_YELLOW:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_YELLOW:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_GREEN:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2329,
		enable=>tmpOE__GREEN_LED_net_0,
		clock_out=>\PWM_GREEN:PWMUDB:ClockOutFromEnBlock\);
\PWM_GREEN:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_GREEN:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_GREEN:PWMUDB:control_7\, \PWM_GREEN:PWMUDB:control_6\, \PWM_GREEN:PWMUDB:control_5\, \PWM_GREEN:PWMUDB:control_4\,
			\PWM_GREEN:PWMUDB:control_3\, \PWM_GREEN:PWMUDB:control_2\, \PWM_GREEN:PWMUDB:control_1\, \PWM_GREEN:PWMUDB:control_0\));
\PWM_GREEN:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_GREEN:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_GREEN:PWMUDB:tc_i\, \PWM_GREEN:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_GREEN:PWMUDB:cmp1_eq\,
		cl0=>\PWM_GREEN:PWMUDB:cmp1_less\,
		z0=>\PWM_GREEN:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_GREEN:PWMUDB:cmp2_eq\,
		cl1=>\PWM_GREEN:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_GREEN:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_GREEN:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_GREEN:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
RGB_RED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5d575d00-5a31-4a7e-97bd-3994841ebd3c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>Net_2332,
		fb=>(tmpFB_0__RGB_RED_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB_RED_net_0),
		siovref=>(tmpSIOVREF__RGB_RED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB_RED_net_0);
RGB_GREEN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fcf70617-b89d-4355-a9fd-11f54585157c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>Net_2333,
		fb=>(tmpFB_0__RGB_GREEN_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB_GREEN_net_0),
		siovref=>(tmpSIOVREF__RGB_GREEN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB_GREEN_net_0);
RGB_BLUE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9236f102-cee4-4c36-a9c7-f4a413bac2ed",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__GREEN_LED_net_0),
		y=>Net_2334,
		fb=>(tmpFB_0__RGB_BLUE_net_0),
		analog=>(open),
		io=>(tmpIO_0__RGB_BLUE_net_0),
		siovref=>(tmpSIOVREF__RGB_BLUE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__GREEN_LED_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__GREEN_LED_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RGB_BLUE_net_0);
\PWM_RGB_RED:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2336,
		enable=>tmpOE__GREEN_LED_net_0,
		clock_out=>\PWM_RGB_RED:PWMUDB:ClockOutFromEnBlock\);
\PWM_RGB_RED:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_RGB_RED:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_RGB_RED:PWMUDB:control_7\, \PWM_RGB_RED:PWMUDB:control_6\, \PWM_RGB_RED:PWMUDB:control_5\, \PWM_RGB_RED:PWMUDB:control_4\,
			\PWM_RGB_RED:PWMUDB:control_3\, \PWM_RGB_RED:PWMUDB:control_2\, \PWM_RGB_RED:PWMUDB:control_1\, \PWM_RGB_RED:PWMUDB:control_0\));
\PWM_RGB_RED:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_RGB_RED:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_RGB_RED:PWMUDB:tc_i\, \PWM_RGB_RED:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_RGB_RED:PWMUDB:cmp1_eq\,
		cl0=>\PWM_RGB_RED:PWMUDB:cmp1_less\,
		z0=>\PWM_RGB_RED:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_RGB_RED:PWMUDB:cmp2_eq\,
		cl1=>\PWM_RGB_RED:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_RGB_RED:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_RGB_RED:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RGB_RED:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\);
PWM_Clock_RGB:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"398a424b-dcd2-4ded-864c-29e8c31ee271",
		source_clock_id=>"",
		divisor=>0,
		period=>"125000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2336,
		dig_domain_out=>open);
\PWM_RGB_GREEN:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2336,
		enable=>tmpOE__GREEN_LED_net_0,
		clock_out=>\PWM_RGB_GREEN:PWMUDB:ClockOutFromEnBlock\);
\PWM_RGB_GREEN:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_RGB_GREEN:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_RGB_GREEN:PWMUDB:control_7\, \PWM_RGB_GREEN:PWMUDB:control_6\, \PWM_RGB_GREEN:PWMUDB:control_5\, \PWM_RGB_GREEN:PWMUDB:control_4\,
			\PWM_RGB_GREEN:PWMUDB:control_3\, \PWM_RGB_GREEN:PWMUDB:control_2\, \PWM_RGB_GREEN:PWMUDB:control_1\, \PWM_RGB_GREEN:PWMUDB:control_0\));
\PWM_RGB_GREEN:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_RGB_GREEN:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_RGB_GREEN:PWMUDB:tc_i\, \PWM_RGB_GREEN:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_RGB_GREEN:PWMUDB:cmp1_eq\,
		cl0=>\PWM_RGB_GREEN:PWMUDB:cmp1_less\,
		z0=>\PWM_RGB_GREEN:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_RGB_GREEN:PWMUDB:cmp2_eq\,
		cl1=>\PWM_RGB_GREEN:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_RGB_GREEN:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_RGB_GREEN:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RGB_GREEN:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\);
\PWM_RGB_BLUE:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2336,
		enable=>tmpOE__GREEN_LED_net_0,
		clock_out=>\PWM_RGB_BLUE:PWMUDB:ClockOutFromEnBlock\);
\PWM_RGB_BLUE:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_RGB_BLUE:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_RGB_BLUE:PWMUDB:control_7\, \PWM_RGB_BLUE:PWMUDB:control_6\, \PWM_RGB_BLUE:PWMUDB:control_5\, \PWM_RGB_BLUE:PWMUDB:control_4\,
			\PWM_RGB_BLUE:PWMUDB:control_3\, \PWM_RGB_BLUE:PWMUDB:control_2\, \PWM_RGB_BLUE:PWMUDB:control_1\, \PWM_RGB_BLUE:PWMUDB:control_0\));
\PWM_RGB_BLUE:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_RGB_BLUE:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_RGB_BLUE:PWMUDB:tc_i\, \PWM_RGB_BLUE:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_RGB_BLUE:PWMUDB:cmp1_eq\,
		cl0=>\PWM_RGB_BLUE:PWMUDB:cmp1_less\,
		z0=>\PWM_RGB_BLUE:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_RGB_BLUE:PWMUDB:cmp2_eq\,
		cl1=>\PWM_RGB_BLUE:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_RGB_BLUE:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_RGB_BLUE:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_RGB_BLUE:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\);
\UART_LOG:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:reset_reg\);
\UART_LOG:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:txn\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:txn\);
\UART_LOG:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_state_1\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_state_1\);
\UART_LOG:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_state_0\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_state_0\);
\UART_LOG:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_state_2\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_state_2\);
Net_12:cy_dff
	PORT MAP(d=>Net_12D,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>Net_12);
\UART_LOG:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_bitclk\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_bitclk\);
\UART_LOG:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_ctrl_mark_last\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_ctrl_mark_last\);
\UART_LOG:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_mark\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_mark\);
\UART_LOG:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:tx_parity_bit\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:tx_parity_bit\);
\UART_LOG:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_1\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_1\);
\UART_LOG:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_0\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_0\);
\UART_LOG:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_load_fifo\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_load_fifo\);
\UART_LOG:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_3\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_3\);
\UART_LOG:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_2\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_2\);
\UART_LOG:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_bitclk_pre\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_bitclk_enable\);
\UART_LOG:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_state_stop1_reg\);
\UART_LOG:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:pollcount_1\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:pollcount_1\);
\UART_LOG:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:pollcount_0\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:pollcount_0\);
\UART_LOG:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_markspace_status\);
\UART_LOG:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_status_2\);
\UART_LOG:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_status_3\);
\UART_LOG:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_addr_match_status\);
\UART_LOG:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_markspace_pre\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_markspace_pre\);
\UART_LOG:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_parity_error_pre\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_parity_error_pre\);
\UART_LOG:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_break_status\);
\UART_LOG:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_address_detected\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_address_detected\);
\UART_LOG:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_last\\D\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_last\);
\UART_LOG:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_LOG:BUART:rx_parity_bit\,
		clk=>\UART_LOG:BUART:clock_op\,
		q=>\UART_LOG:BUART:rx_parity_bit\);
\TFT_SPI:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TFT_SPI:BSPIM:clk_fin\,
		q=>\TFT_SPI:BSPIM:so_send_reg\);
\TFT_SPI:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\TFT_SPI:BSPIM:mosi_reg\\D\,
		clk=>\TFT_SPI:BSPIM:clk_fin\,
		q=>wTFT_SDA);
\TFT_SPI:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\TFT_SPI:BSPIM:state_2\\D\,
		clk=>\TFT_SPI:BSPIM:clk_fin\,
		q=>\TFT_SPI:BSPIM:state_2\);
\TFT_SPI:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\TFT_SPI:BSPIM:state_1\\D\,
		clk=>\TFT_SPI:BSPIM:clk_fin\,
		q=>\TFT_SPI:BSPIM:state_1\);
\TFT_SPI:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\TFT_SPI:BSPIM:state_0\\D\,
		clk=>\TFT_SPI:BSPIM:clk_fin\,
		q=>\TFT_SPI:BSPIM:state_0\);
Net_115:cy_dff
	PORT MAP(d=>Net_115D,
		clk=>\TFT_SPI:BSPIM:clk_fin\,
		q=>Net_115);
\TFT_SPI:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TFT_SPI:BSPIM:clk_fin\,
		q=>\TFT_SPI:BSPIM:mosi_pre_reg\);
\TFT_SPI:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\TFT_SPI:BSPIM:load_cond\\D\,
		clk=>\TFT_SPI:BSPIM:clk_fin\,
		q=>\TFT_SPI:BSPIM:load_cond\);
\TFT_SPI:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\TFT_SPI:BSPIM:load_rx_data\,
		clk=>\TFT_SPI:BSPIM:clk_fin\,
		q=>\TFT_SPI:BSPIM:dpcounter_one_reg\);
\TFT_SPI:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\TFT_SPI:BSPIM:mosi_from_dp\,
		clk=>\TFT_SPI:BSPIM:clk_fin\,
		q=>\TFT_SPI:BSPIM:mosi_from_dp_reg\);
\TFT_SPI:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\TFT_SPI:BSPIM:ld_ident\\D\,
		clk=>\TFT_SPI:BSPIM:clk_fin\,
		q=>\TFT_SPI:BSPIM:ld_ident\);
\TFT_SPI:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\TFT_SPI:BSPIM:cnt_enable\\D\,
		clk=>\TFT_SPI:BSPIM:clk_fin\,
		q=>\TFT_SPI:BSPIM:cnt_enable\);
wTFT_SCL:cy_dff
	PORT MAP(d=>wTFT_SCLD,
		clk=>\TFT_SPI:BSPIM:clk_fin\,
		q=>wTFT_SCL);
\PWM_RED:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GREEN_LED_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RED:PWMUDB:min_kill_reg\);
\PWM_RED:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RED:PWMUDB:prevCapture\);
\PWM_RED:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RED:PWMUDB:trig_last\);
\PWM_RED:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_RED:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RED:PWMUDB:runmode_enable\);
\PWM_RED:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_RED:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RED:PWMUDB:sc_kill_tmp\);
\PWM_RED:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GREEN_LED_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RED:PWMUDB:ltch_kill_reg\);
\PWM_RED:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_RED:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RED:PWMUDB:dith_count_1\);
\PWM_RED:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_RED:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RED:PWMUDB:dith_count_0\);
\PWM_RED:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_RED:PWMUDB:pwm_i\,
		clk=>\PWM_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_403);
\PWM_RED:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RED:PWMUDB:pwm1_i_reg\);
\PWM_RED:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RED:PWMUDB:pwm2_i_reg\);
\PWM_RED:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_RED:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RED:PWMUDB:tc_i_reg\);
\PWM_YELLOW:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GREEN_LED_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_YELLOW:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_YELLOW:PWMUDB:min_kill_reg\);
\PWM_YELLOW:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_YELLOW:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_YELLOW:PWMUDB:prevCapture\);
\PWM_YELLOW:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_YELLOW:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_YELLOW:PWMUDB:trig_last\);
\PWM_YELLOW:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_YELLOW:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_YELLOW:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_YELLOW:PWMUDB:runmode_enable\);
\PWM_YELLOW:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_YELLOW:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_YELLOW:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_YELLOW:PWMUDB:sc_kill_tmp\);
\PWM_YELLOW:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GREEN_LED_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_YELLOW:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_YELLOW:PWMUDB:ltch_kill_reg\);
\PWM_YELLOW:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_YELLOW:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_YELLOW:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_YELLOW:PWMUDB:dith_count_1\);
\PWM_YELLOW:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_YELLOW:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_YELLOW:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_YELLOW:PWMUDB:dith_count_0\);
\PWM_YELLOW:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_YELLOW:PWMUDB:pwm_i\,
		clk=>\PWM_YELLOW:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_481);
\PWM_YELLOW:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_YELLOW:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_YELLOW:PWMUDB:pwm1_i_reg\);
\PWM_YELLOW:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_YELLOW:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_YELLOW:PWMUDB:pwm2_i_reg\);
\PWM_YELLOW:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_YELLOW:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_YELLOW:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_YELLOW:PWMUDB:tc_i_reg\);
\PWM_GREEN:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GREEN_LED_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_GREEN:PWMUDB:min_kill_reg\);
\PWM_GREEN:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_GREEN:PWMUDB:prevCapture\);
\PWM_GREEN:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_GREEN:PWMUDB:trig_last\);
\PWM_GREEN:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_GREEN:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_GREEN:PWMUDB:runmode_enable\);
\PWM_GREEN:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_GREEN:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_GREEN:PWMUDB:sc_kill_tmp\);
\PWM_GREEN:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GREEN_LED_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_GREEN:PWMUDB:ltch_kill_reg\);
\PWM_GREEN:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_GREEN:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_GREEN:PWMUDB:dith_count_1\);
\PWM_GREEN:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_GREEN:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_GREEN:PWMUDB:dith_count_0\);
\PWM_GREEN:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_GREEN:PWMUDB:pwm_i\,
		clk=>\PWM_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_429);
\PWM_GREEN:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_GREEN:PWMUDB:pwm1_i_reg\);
\PWM_GREEN:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_GREEN:PWMUDB:pwm2_i_reg\);
\PWM_GREEN:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_GREEN:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_GREEN:PWMUDB:tc_i_reg\);
\PWM_RGB_RED:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GREEN_LED_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_RGB_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_RED:PWMUDB:min_kill_reg\);
\PWM_RGB_RED:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RGB_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_RED:PWMUDB:prevCapture\);
\PWM_RGB_RED:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RGB_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_RED:PWMUDB:trig_last\);
\PWM_RGB_RED:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_RGB_RED:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RGB_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_RED:PWMUDB:runmode_enable\);
\PWM_RGB_RED:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_RGB_RED:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_RGB_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_RED:PWMUDB:sc_kill_tmp\);
\PWM_RGB_RED:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GREEN_LED_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_RGB_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_RED:PWMUDB:ltch_kill_reg\);
\PWM_RGB_RED:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_RGB_RED:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RGB_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_RED:PWMUDB:dith_count_1\);
\PWM_RGB_RED:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_RGB_RED:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RGB_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_RED:PWMUDB:dith_count_0\);
\PWM_RGB_RED:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_RGB_RED:PWMUDB:pwm_i\,
		clk=>\PWM_RGB_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2332);
\PWM_RGB_RED:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RGB_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_RED:PWMUDB:pwm1_i_reg\);
\PWM_RGB_RED:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RGB_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_RED:PWMUDB:pwm2_i_reg\);
\PWM_RGB_RED:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_RGB_RED:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_RGB_RED:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_RED:PWMUDB:tc_i_reg\);
\PWM_RGB_GREEN:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GREEN_LED_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_RGB_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_GREEN:PWMUDB:min_kill_reg\);
\PWM_RGB_GREEN:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RGB_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_GREEN:PWMUDB:prevCapture\);
\PWM_RGB_GREEN:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RGB_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_GREEN:PWMUDB:trig_last\);
\PWM_RGB_GREEN:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_RGB_GREEN:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RGB_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_GREEN:PWMUDB:runmode_enable\);
\PWM_RGB_GREEN:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_RGB_GREEN:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_RGB_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_GREEN:PWMUDB:sc_kill_tmp\);
\PWM_RGB_GREEN:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GREEN_LED_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_RGB_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_GREEN:PWMUDB:ltch_kill_reg\);
\PWM_RGB_GREEN:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_RGB_GREEN:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RGB_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_GREEN:PWMUDB:dith_count_1\);
\PWM_RGB_GREEN:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_RGB_GREEN:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RGB_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_GREEN:PWMUDB:dith_count_0\);
\PWM_RGB_GREEN:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_RGB_GREEN:PWMUDB:pwm_i\,
		clk=>\PWM_RGB_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2333);
\PWM_RGB_GREEN:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RGB_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_GREEN:PWMUDB:pwm1_i_reg\);
\PWM_RGB_GREEN:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RGB_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_GREEN:PWMUDB:pwm2_i_reg\);
\PWM_RGB_GREEN:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_RGB_GREEN:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_RGB_GREEN:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_GREEN:PWMUDB:tc_i_reg\);
\PWM_RGB_BLUE:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GREEN_LED_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_RGB_BLUE:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_BLUE:PWMUDB:min_kill_reg\);
\PWM_RGB_BLUE:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RGB_BLUE:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_BLUE:PWMUDB:prevCapture\);
\PWM_RGB_BLUE:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RGB_BLUE:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_BLUE:PWMUDB:trig_last\);
\PWM_RGB_BLUE:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_RGB_BLUE:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RGB_BLUE:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_BLUE:PWMUDB:runmode_enable\);
\PWM_RGB_BLUE:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_RGB_BLUE:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_RGB_BLUE:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_BLUE:PWMUDB:sc_kill_tmp\);
\PWM_RGB_BLUE:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__GREEN_LED_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_RGB_BLUE:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_BLUE:PWMUDB:ltch_kill_reg\);
\PWM_RGB_BLUE:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_RGB_BLUE:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RGB_BLUE:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_BLUE:PWMUDB:dith_count_1\);
\PWM_RGB_BLUE:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_RGB_BLUE:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_RGB_BLUE:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_BLUE:PWMUDB:dith_count_0\);
\PWM_RGB_BLUE:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_RGB_BLUE:PWMUDB:pwm_i\,
		clk=>\PWM_RGB_BLUE:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_2334);
\PWM_RGB_BLUE:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RGB_BLUE:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_BLUE:PWMUDB:pwm1_i_reg\);
\PWM_RGB_BLUE:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_RGB_BLUE:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_BLUE:PWMUDB:pwm2_i_reg\);
\PWM_RGB_BLUE:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_RGB_BLUE:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_RGB_BLUE:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_RGB_BLUE:PWMUDB:tc_i_reg\);

END R_T_L;
