# Verilog

This repository contains Verilog code for the following :<br /> 
1.All logic gates

2.a.Decoder
  b.Encoder
  c.Priority encoder
  d.Multiplexer
  e.Binary to Gray converter
  f.Demultiplexer
  g.Comparator
  
3.Full adder
  a.Dataflow/Structural
  b.Behavioral
  
 4.ALU
 
 5.a.SR FF
   b.D FF
   c.JK FF
   d.T FF
  
 6.a&b.4bit binary counter
   c&d.BCD counter
  
## Softwares Used
1.Icarus Verilog version 10.3 (stable) - For syntax checking<br /> 
2.GTKWave Analyzer v3.3.103 - For simulaton

<br /> 
Note: Testbench is included within respective files
<br /> 

## Resources<br /> 
https://iverilog.fandom.com/wiki/Main_Page
