Record=TopLevelDocument|FileName=IceZUM_Core_HX1K.SchDoc
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=IceZUM_Core_HX1K.SchDoc|Designator=[1]_FPGA.SchDoc|SchDesignator=[1]_FPGA.SchDoc|FileName=[1]_FPGA.SchDoc|SymbolType=Normal|RawFileName=[1]_FPGA.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=IceZUM_Core_HX1K.SchDoc|Designator=[2]_USB_Interface.SchDoc|SchDesignator=[2]_USB_Interface.SchDoc|FileName=[2]_USB_Interface.SchDoc|SymbolType=Normal|RawFileName=[2]_USB_Interface.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=IceZUM_Core_HX1K.SchDoc|Designator=[3]_Connectors_&_IO.SchDoc|SchDesignator=[3]_Connectors_&_IO.SchDoc|FileName=[3]_Connectors_&_IO.SchDoc|SymbolType=Normal|RawFileName=[3]_Connectors_&_IO.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|Record=SheetSymbol|SourceDocument=IceZUM_Core_HX1K.SchDoc|Designator=[4]_Power_Supply.SchDoc|SchDesignator=[4]_Power_Supply.SchDoc|FileName=[4]_Power_Supply.SchDoc|SymbolType=Normal|RawFileName=[4]_Power_Supply.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
