// SPDX-License-Identifier: GPL-2.0
/*
 * Hardware cryptographic offloader for RK3568/RK3588 SoC
 *
 * Copyright (c) 2022-2023 Corentin Labbe <clabbe@baylibre.com>
 * Copyright (c) 2026 Dawid Olesinski <dawidro@gmail.com>
 */

#include "rk2_crypto.h"
#include <linux/clk.h>
#include <linux/crypto.h>
#include <linux/delay.h>
#include <linux/dma-mapping.h>
#include <linux/interrupt.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/pm_runtime.h>
#include <linux/reset.h>
#include <crypto/aes.h>

static const struct rk2_variant rk3568_variant = {
	.num_clks = 3,
};

static int rk2_crypto_get_clks(struct rk2_crypto_dev *dev)
{
	dev->num_clks = devm_clk_bulk_get_all(dev->dev, &dev->clks);
	if (dev->num_clks < 0)
		return dev_err_probe(dev->dev, dev->num_clks, "Failed to get clocks\n");
	if (dev->num_clks < dev->variant->num_clks)
		return dev_err_probe(dev->dev, -EINVAL,
				"Missing clocks, got %d instead of %d\n",
				dev->num_clks, dev->variant->num_clks);
	return 0;
}

static void rk2_crypto_enable_irq(struct rk2_crypto_dev *rkc)
{
	writel(RK2_CRYPTO_DMA_INT_ENABLE_ALL, rkc->reg + RK2_CRYPTO_DMA_INT_EN);
}

static void rk2_crypto_disable_irq(struct rk2_crypto_dev *rkc)
{
	/* write-enable the mask bits, set enable bits to 0 => all masked */
	writel(RK2_CRYPTO_DMA_INT_ALL_MASK << 16, rkc->reg + RK2_CRYPTO_DMA_INT_EN);
}

static void rk2_crypto_clear_irq(struct rk2_crypto_dev *rkc)
{
	writel(RK2_CRYPTO_DMA_INT_ALL_MASK, rkc->reg + RK2_CRYPTO_DMA_INT_ST);
}

static int rk2_crypto_pm_suspend(struct device *dev)
{
	struct rk2_crypto_dev *rkdev = dev_get_drvdata(dev);

	rk2_crypto_disable_irq(rkdev);
	rk2_crypto_clear_irq(rkdev);

	reset_control_assert(rkdev->rst);
	udelay(10);
	clk_bulk_disable_unprepare(rkdev->num_clks, rkdev->clks);

	return 0;
}

static int rk2_crypto_pm_resume(struct device *dev)
{
	struct rk2_crypto_dev *rkdev = dev_get_drvdata(dev);
	int err;

	err = clk_bulk_prepare_enable(rkdev->num_clks, rkdev->clks);
	if (err)
		return err;

	reset_control_deassert(rkdev->rst);

	udelay(10);
	rk2_crypto_clear_irq(rkdev);
	rk2_crypto_enable_irq(rkdev);

	return 0;
}

static const struct dev_pm_ops rk2_crypto_pm_ops = {
	RUNTIME_PM_OPS(rk2_crypto_pm_suspend, rk2_crypto_pm_resume, NULL)
	SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,
			    pm_runtime_force_resume)
};

static int rk2_crypto_pm_init(struct rk2_crypto_dev *rkdev)
{
	int err;

	pm_runtime_use_autosuspend(rkdev->dev);
	pm_runtime_set_autosuspend_delay(rkdev->dev, 2000);

	err = pm_runtime_set_suspended(rkdev->dev);
	if (err)
		return err;

	pm_runtime_enable(rkdev->dev);

	return 0;
}

static void rk2_crypto_pm_exit(struct rk2_crypto_dev *rkdev)
{
	pm_runtime_disable(rkdev->dev);
}

static irqreturn_t rk2_crypto_irq_handle(int irq, void *dev_id)
{
	struct rk2_crypto_dev *rkc = platform_get_drvdata(dev_id);
	u32 v;

	if (pm_runtime_get_if_active(rkc->dev) <= 0)
		return IRQ_NONE;

	v = readl(rkc->reg + RK2_CRYPTO_DMA_INT_ST);
	if (!v) {
		pm_runtime_put(rkc->dev);
		return IRQ_NONE;
	}

	writel(v, rkc->reg + RK2_CRYPTO_DMA_INT_ST);

	/*
	 * Only signal completion on list-done or hard DMA error.
	 * Intermediate item completion interrupts (DST_ITEM_DONE / SRC_ITEM_DONE)
	 * fire for every LLI entry that has RK2_LLI_DMA_CTRL_DST_INT or
	 * RK2_LLI_DMA_CTRL_SRC_INT set. Completing early on those causes the
	 * driver to read result registers before all data has been processed,
	 * producing wrong results.
	 */
	if (v & RK2_CRYPTO_DMA_INT_ERR_MASK) {
		dev_warn(rkc->dev, "DMA Error\n");
		rkc->status = 0;
		complete(&rkc->complete);
	} else if (v & RK2_CRYPTO_DMA_INT_LISTDONE) {
		rkc->status = 1;
		complete(&rkc->complete);
	}
	pm_runtime_put(rkc->dev);
	return IRQ_HANDLED;
}

static const struct rk2_crypto_template rk2_crypto_algs_template[] = {
	{
	.type = CRYPTO_ALG_TYPE_SKCIPHER,
	.rk2_mode = RK2_CRYPTO_AES_ECB,
	.alg.skcipher.base = {
			.base.cra_name = "ecb(aes)",
			.base.cra_driver_name = "ecb-aes-rk2",
			.base.cra_priority = 300,
			.base.cra_flags =
			CRYPTO_ALG_ASYNC | CRYPTO_ALG_NEED_FALLBACK,
			.base.cra_blocksize = AES_BLOCK_SIZE,
			.base.cra_ctxsize = sizeof(struct rk2_cipher_ctx),
			.base.cra_alignmask = 0,
			.base.cra_module = THIS_MODULE,
			.init = rk2_cipher_tfm_init,
			.exit = rk2_cipher_tfm_exit,
			.min_keysize = AES_MIN_KEY_SIZE,
			.max_keysize = AES_MAX_KEY_SIZE,
			.setkey = rk2_aes_setkey,
			.encrypt = rk2_skcipher_encrypt,
			.decrypt = rk2_skcipher_decrypt,
			},
	.alg.skcipher.op = {
		.do_one_request = rk2_cipher_run,
		},
	},
	{
	 .type = CRYPTO_ALG_TYPE_SKCIPHER,
	 .rk2_mode = RK2_CRYPTO_AES_CBC,
	 .alg.skcipher.base = {
			.base.cra_name = "cbc(aes)",
			.base.cra_driver_name = "cbc-aes-rk2",
			.base.cra_priority = 300,
			.base.cra_flags =
			CRYPTO_ALG_ASYNC | CRYPTO_ALG_NEED_FALLBACK,
			.base.cra_blocksize = AES_BLOCK_SIZE,
			.base.cra_ctxsize =
			sizeof(struct rk2_cipher_ctx),
			.base.cra_alignmask = 0,
			.base.cra_module = THIS_MODULE,
			.init = rk2_cipher_tfm_init,
			.exit = rk2_cipher_tfm_exit,
			.min_keysize = AES_MIN_KEY_SIZE,
			.max_keysize = AES_MAX_KEY_SIZE,
			.ivsize = AES_BLOCK_SIZE,
			.setkey = rk2_aes_setkey,
			.encrypt = rk2_skcipher_encrypt,
			.decrypt = rk2_skcipher_decrypt,
			},
	.alg.skcipher.op = {
		.do_one_request = rk2_cipher_run,
		},
	},
	{
	.type = CRYPTO_ALG_TYPE_SKCIPHER,
	.rk2_mode = RK2_CRYPTO_AES_XTS,
	.alg.skcipher.base = {
			.base.cra_name = "xts(aes)",
			.base.cra_driver_name = "xts-aes-rk2",
			.base.cra_priority = 300,
			.base.cra_flags =
			CRYPTO_ALG_ASYNC | CRYPTO_ALG_NEED_FALLBACK,
			.base.cra_blocksize = AES_BLOCK_SIZE,
			.base.cra_ctxsize =
			sizeof(struct rk2_cipher_ctx),
			.base.cra_alignmask = 0,
			.base.cra_module = THIS_MODULE,
			.init = rk2_cipher_tfm_init,
			.exit = rk2_cipher_tfm_exit,
			.min_keysize = AES_MIN_KEY_SIZE * 2,
			.max_keysize = AES_MAX_KEY_SIZE * 2,
			.ivsize = AES_BLOCK_SIZE,
			.setkey = rk2_aes_xts_setkey,
			.encrypt = rk2_skcipher_encrypt,
			.decrypt = rk2_skcipher_decrypt,
			},
	.alg.skcipher.op = {
		.do_one_request = rk2_cipher_run,
		},
	},
	{
	.type = CRYPTO_ALG_TYPE_AHASH,
	.rk2_mode = RK2_CRYPTO_MD5,
	.alg.hash.base = {
			.init = rk2_ahash_init,
			.update = rk2_ahash_update,
			.final = rk2_ahash_final,
			.finup = rk2_ahash_finup,
			.export = rk2_ahash_export,
			.import = rk2_ahash_import,
			.digest = rk2_ahash_digest,
			.init_tfm = rk2_hash_init_tfm,
			.exit_tfm = rk2_hash_exit_tfm,
			.halg = {
				.digestsize = MD5_DIGEST_SIZE,
				.statesize = sizeof(struct md5_state),
				.base = {
					.cra_name = "md5",
					.cra_driver_name = "rk2-md5",
					.cra_priority = 300,
					.cra_flags =
					CRYPTO_ALG_ASYNC |
					CRYPTO_ALG_NEED_FALLBACK,
					.cra_blocksize =
					MD5_HMAC_BLOCK_SIZE,
					.cra_ctxsize =
					sizeof(struct rk2_ahash_ctx),
					.cra_module = THIS_MODULE,
					}
				}
			},
	.alg.hash.op = {
			.do_one_request = rk2_hash_run,
			},
	},
	{
	.type = CRYPTO_ALG_TYPE_AHASH,
	.rk2_mode = RK2_CRYPTO_SHA1,
	.alg.hash.base = {
			.init = rk2_ahash_init,
			.update = rk2_ahash_update,
			.final = rk2_ahash_final,
			.finup = rk2_ahash_finup,
			.export = rk2_ahash_export,
			.import = rk2_ahash_import,
			.digest = rk2_ahash_digest,
			.init_tfm = rk2_hash_init_tfm,
			.exit_tfm = rk2_hash_exit_tfm,
			.halg = {
				.digestsize = SHA1_DIGEST_SIZE,
				.statesize = sizeof(struct sha1_state),
				.base = {
					.cra_name = "sha1",
					.cra_driver_name = "rk2-sha1",
					.cra_priority = 300,
					.cra_flags =
					CRYPTO_ALG_ASYNC |
					CRYPTO_ALG_NEED_FALLBACK,
					.cra_blocksize = SHA1_BLOCK_SIZE,
					.cra_ctxsize =
					sizeof(struct rk2_ahash_ctx),
					.cra_module = THIS_MODULE,
					}
				}
			},
	.alg.hash.op = {
			.do_one_request = rk2_hash_run,
			},
	},
	{
	.type = CRYPTO_ALG_TYPE_AHASH,
	.rk2_mode = RK2_CRYPTO_SHA224,
	.alg.hash.base = {
			.init = rk2_ahash_init,
			.update = rk2_ahash_update,
			.final = rk2_ahash_final,
			.finup = rk2_ahash_finup,
			.export = rk2_ahash_export,
			.import = rk2_ahash_import,
			.digest = rk2_ahash_digest,
			.init_tfm = rk2_hash_init_tfm,
			.exit_tfm = rk2_hash_exit_tfm,
			.halg = {
				.digestsize = SHA224_DIGEST_SIZE,
				.statesize = sizeof(struct sha256_state),
				.base = {
					.cra_name = "sha224",
					.cra_driver_name = "rk2-sha224",
					.cra_priority = 300,
					.cra_flags =
					CRYPTO_ALG_ASYNC |
					CRYPTO_ALG_NEED_FALLBACK,
					.cra_blocksize = SHA256_BLOCK_SIZE,
					.cra_ctxsize =
					sizeof(struct rk2_ahash_ctx),
					.cra_module = THIS_MODULE,
					}
				}
			},
	.alg.hash.op = {
			.do_one_request = rk2_hash_run,
			},
	},
	{
	.type = CRYPTO_ALG_TYPE_AHASH,
	.rk2_mode = RK2_CRYPTO_SHA256,
	.alg.hash.base = {
			.init = rk2_ahash_init,
			.update = rk2_ahash_update,
			.final = rk2_ahash_final,
			.finup = rk2_ahash_finup,
			.export = rk2_ahash_export,
			.import = rk2_ahash_import,
			.digest = rk2_ahash_digest,
			.init_tfm = rk2_hash_init_tfm,
			.exit_tfm = rk2_hash_exit_tfm,
			.halg = {
				.digestsize = SHA256_DIGEST_SIZE,
				.statesize = sizeof(struct sha256_state),
				.base = {
					.cra_name = "sha256",
					.cra_driver_name = "rk2-sha256",
					.cra_priority = 300,
					.cra_flags =
					CRYPTO_ALG_ASYNC |
					CRYPTO_ALG_NEED_FALLBACK,
					.cra_blocksize = SHA256_BLOCK_SIZE,
					.cra_ctxsize =
					sizeof(struct rk2_ahash_ctx),
					.cra_module = THIS_MODULE,
					}
				}
			},
	.alg.hash.op = {
			.do_one_request = rk2_hash_run,
			},
	},
	{
	.type = CRYPTO_ALG_TYPE_AHASH,
	.rk2_mode = RK2_CRYPTO_SHA384,
	.alg.hash.base = {
			.init = rk2_ahash_init,
			.update = rk2_ahash_update,
			.final = rk2_ahash_final,
			.finup = rk2_ahash_finup,
			.export = rk2_ahash_export,
			.import = rk2_ahash_import,
			.digest = rk2_ahash_digest,
			.init_tfm = rk2_hash_init_tfm,
			.exit_tfm = rk2_hash_exit_tfm,
			.halg = {
				.digestsize = SHA384_DIGEST_SIZE,
				.statesize = sizeof(struct sha512_state),
				.base = {
					.cra_name = "sha384",
					.cra_driver_name = "rk2-sha384",
					.cra_priority = 300,
					.cra_flags = CRYPTO_ALG_ASYNC |
					CRYPTO_ALG_NEED_FALLBACK,
					.cra_blocksize = SHA384_BLOCK_SIZE,
					.cra_ctxsize =
					sizeof(struct rk2_ahash_ctx),
					.cra_module = THIS_MODULE,
					}
				}
			},
	.alg.hash.op = {
			.do_one_request = rk2_hash_run,
			},
	},
	{
	.type = CRYPTO_ALG_TYPE_AHASH,
	.rk2_mode = RK2_CRYPTO_SHA512,
	.alg.hash.base = {
			.init = rk2_ahash_init,
			.update = rk2_ahash_update,
			.final = rk2_ahash_final,
			.finup = rk2_ahash_finup,
			.export = rk2_ahash_export,
			.import = rk2_ahash_import,
			.digest = rk2_ahash_digest,
			.init_tfm = rk2_hash_init_tfm,
			.exit_tfm = rk2_hash_exit_tfm,
			.halg = {
				.digestsize = SHA512_DIGEST_SIZE,
				.statesize = sizeof(struct sha512_state),
				.base = {
					.cra_name = "sha512",
					.cra_driver_name = "rk2-sha512",
					.cra_priority = 300,
					.cra_flags =
					CRYPTO_ALG_ASYNC |
					CRYPTO_ALG_NEED_FALLBACK,
					.cra_blocksize = SHA512_BLOCK_SIZE,
					.cra_ctxsize =
					sizeof(struct rk2_ahash_ctx),
					.cra_module = THIS_MODULE,
					}
				}
			},
	.alg.hash.op = {
			.do_one_request = rk2_hash_run,
			},
	},
	{
	.type = CRYPTO_ALG_TYPE_AHASH,
	.rk2_mode = RK2_CRYPTO_SM3,
	.alg.hash.base = {
			.init = rk2_ahash_init,
			.update = rk2_ahash_update,
			.final = rk2_ahash_final,
			.finup = rk2_ahash_finup,
			.export = rk2_ahash_export,
			.import = rk2_ahash_import,
			.digest = rk2_ahash_digest,
			.init_tfm = rk2_hash_init_tfm,
			.exit_tfm = rk2_hash_exit_tfm,
			.halg = {
				.digestsize = SM3_DIGEST_SIZE,
				.statesize = sizeof(struct sm3_ctx),
				.base = {
					.cra_name = "sm3",
					.cra_driver_name = "rk2-sm3",
					.cra_priority = 300,
					.cra_flags =
					CRYPTO_ALG_ASYNC |
					CRYPTO_ALG_NEED_FALLBACK,
					.cra_blocksize = SM3_BLOCK_SIZE,
					.cra_ctxsize =
					sizeof(struct rk2_ahash_ctx),
					.cra_module = THIS_MODULE,
					}
				}
			},
	.alg.hash.op = {
			.do_one_request = rk2_hash_run,
			},
	},
};

#ifdef CONFIG_CRYPTO_DEV_ROCKCHIP2_DEBUG
static int rk2_crypto_debugfs_stats_show(struct seq_file *seq, void *v)
{
	struct rk2_crypto_dev *rkc = seq->private;
	int i;

	seq_printf(seq, "%s %s requests: %lu\n",
		   dev_driver_string(rkc->dev), dev_name(rkc->dev), atomic_long_read(&rkc->nreq));

	for (i = 0; i < rkc->num_algs; i++) {
		switch (rkc->algs[i].type) {
		case CRYPTO_ALG_TYPE_SKCIPHER:
			seq_printf(seq, "%s %s reqs=%lu fallback=%lu\n",
				   rkc->algs[i].alg.skcipher.base.base.cra_driver_name,
				   rkc->algs[i].alg.skcipher.base.base.cra_name,
				   atomic_long_read(&rkc->algs[i].stat_req),
				   atomic_long_read(&rkc->algs[i].stat_fb));
			seq_printf(seq, "\tfallback due to length: %lu\n",
				   atomic_long_read(&rkc->algs[i].stat_fb_len));
			seq_printf(seq, "\tfallback due to alignment: %lu\n",
				   atomic_long_read(&rkc->algs[i].stat_fb_align));
			seq_printf(seq, "\tfallback due to SGs: %lu\n",
				   atomic_long_read(&rkc->algs[i].stat_fb_sgdiff));
			break;
		case CRYPTO_ALG_TYPE_AHASH:
			seq_printf(seq, "%s %s reqs=%lu fallback=%lu\n",
				   rkc->algs[i].alg.hash.base.halg.base.cra_driver_name,
				   rkc->algs[i].alg.hash.base.halg.base.cra_name,
				   atomic_long_read(&rkc->algs[i].stat_req),
				   atomic_long_read(&rkc->algs[i].stat_fb));
			seq_printf(seq, "\tfallback due to alignment: %lu\n",
				   atomic_long_read(&rkc->algs[i].stat_fb_align));
			seq_printf(seq, "\tfallback due to SG length: %lu\n",
				   atomic_long_read(&rkc->algs[i].stat_fb_sglen));
			seq_printf(seq, "\tfallback due to SGs: %lu\n",
				   atomic_long_read(&rkc->algs[i].stat_fb_sgdiff));
			break;
		}
	}
	return 0;
}

static int rk2_crypto_debugfs_info_show(struct seq_file *seq, void *d)
{
	struct rk2_crypto_dev *rkc = seq->private;
	u32 v;
	int err;

	err = pm_runtime_resume_and_get(rkc->dev);
	if (err)
		return err;

	v = readl(rkc->reg + RK2_CRYPTO_CLK_CTL);
	seq_printf(seq, "CRYPTO_CLK_CTL %x\n", v);
	v = readl(rkc->reg + RK2_CRYPTO_RST_CTL);
	seq_printf(seq, "CRYPTO_RST_CTL %x\n", v);
	v = readl(rkc->reg + CRYPTO_AES_VERSION);
	seq_printf(seq, "CRYPTO_AES_VERSION %x\n", v);
	if (v & RK2_AES_VER_SUPP_192)
		seq_puts(seq, "  -> HW Feature: AES-192 Supported\n");
	v = readl(rkc->reg + CRYPTO_DES_VERSION);
	seq_printf(seq, "CRYPTO_DES_VERSION %x\n", v);
	v = readl(rkc->reg + CRYPTO_SM4_VERSION);
	seq_printf(seq, "CRYPTO_SM4_VERSION %x\n", v);
	v = readl(rkc->reg + CRYPTO_HASH_VERSION);
	seq_printf(seq, "CRYPTO_HASH_VERSION %x\n", v);
	v = readl(rkc->reg + CRYPTO_HMAC_VERSION);
	seq_printf(seq, "CRYPTO_HMAC_VERSION %x\n", v);
	v = readl(rkc->reg + CRYPTO_RNG_VERSION);
	seq_printf(seq, "CRYPTO_RNG_VERSION %x\n", v);
	v = readl(rkc->reg + CRYPTO_PKA_VERSION);
	seq_printf(seq, "CRYPTO_PKA_VERSION %x\n", v);
	v = readl(rkc->reg + CRYPTO_CRYPTO_VERSION);
	seq_printf(seq, "CRYPTO_CRYPTO_VERSION %x\n", v);

	pm_runtime_mark_last_busy(rkc->dev);
	pm_runtime_put_autosuspend(rkc->dev);

	return 0;
}

DEFINE_SHOW_ATTRIBUTE(rk2_crypto_debugfs_stats);
DEFINE_SHOW_ATTRIBUTE(rk2_crypto_debugfs_info);

#endif

static void register_debugfs(struct rk2_crypto_dev *rkc)
{
#ifdef CONFIG_CRYPTO_DEV_ROCKCHIP2_DEBUG
	/* Create a directory using the device name
	 * (e.g., /sys/kernel/debug/fe370000.crypto)
	 */
	rkc->dbgfs_dir = debugfs_create_dir(dev_name(rkc->dev), NULL);

	debugfs_create_file("stats", 0440, rkc->dbgfs_dir, rkc,
			    &rk2_crypto_debugfs_stats_fops);
	debugfs_create_file("info", 0440, rkc->dbgfs_dir, rkc,
			    &rk2_crypto_debugfs_info_fops);
#endif
}

static int rk2_crypto_register(struct rk2_crypto_dev *rkc)
{
	int i, k, err = 0;

	for (i = 0; i < rkc->num_algs; i++) {
		rkc->algs[i].dev = rkc;
		switch (rkc->algs[i].type) {
		case CRYPTO_ALG_TYPE_SKCIPHER:
			err = crypto_engine_register_skcipher(&rkc->algs[i].alg.skcipher);
			break;
		case CRYPTO_ALG_TYPE_AHASH:
			err = crypto_engine_register_ahash(&rkc->algs[i].alg.hash);
			break;
		}
		if (err)
			goto err_cipher_algs;
	}
	return 0;

 err_cipher_algs:
	for (k = 0; k < i; k++) {
		if (rkc->algs[k].type == CRYPTO_ALG_TYPE_SKCIPHER)
			crypto_engine_unregister_skcipher(&rkc->algs[k].alg.skcipher);
		else
			crypto_engine_unregister_ahash(&rkc->algs[k].alg.hash);
	}
	return err;
}

static void rk2_crypto_unregister(struct rk2_crypto_dev *rkc)
{
	int i;

	for (i = 0; i < rkc->num_algs; i++) {
		if (rkc->algs[i].type == CRYPTO_ALG_TYPE_SKCIPHER)
			crypto_engine_unregister_skcipher(&rkc->algs[i].alg.skcipher);
		else
			crypto_engine_unregister_ahash(&rkc->algs[i].alg.hash);
	}
}

static const struct of_device_id crypto_of_id_table[] = {
	{.compatible = "rockchip,rk3568-crypto",
	 .data = &rk3568_variant,
	 },
	{}
};

MODULE_DEVICE_TABLE(of, crypto_of_id_table);

static int rk2_crypto_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct rk2_crypto_dev *rkc;
	int err = 0;

	rkc = devm_kzalloc(dev, sizeof(*rkc), GFP_KERNEL);
	if (!rkc)
		return -ENOMEM;

	rkc->dev = dev;
	platform_set_drvdata(pdev, rkc);

	rkc->variant = of_device_get_match_data(dev);
	if (!rkc->variant)
		return dev_err_probe(dev, -EINVAL, "Missing variant\n");

	rkc->rst = devm_reset_control_array_get_exclusive(dev);
	if (IS_ERR(rkc->rst))
		return dev_err_probe(dev, PTR_ERR(rkc->rst), "Fail to get resets\n");

	err = dma_set_mask_and_coherent(dev, DMA_BIT_MASK(32));
	if (err)
		return dev_err_probe(dev, err, "No usable 32-bit DMA configuration\n");

	/* Manual DMA allocation requires manual cleanup in error paths */
	rkc->tl = dma_alloc_coherent(dev,
				     sizeof(struct rk2_crypto_lli) * MAX_LLI,
				     &rkc->t_phy, GFP_KERNEL);

	if (!rkc->tl)
		return -ENOMEM;

	rkc->reg = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR(rkc->reg)) {
		err = dev_err_probe(dev, PTR_ERR(rkc->reg), "Fail to get resources\n");
		goto err_dma;
	}

	err = rk2_crypto_get_clks(rkc);
	if (err)
		goto err_dma;

	rkc->irq = platform_get_irq(pdev, 0);
	if (rkc->irq < 0) {
		err = dev_err_probe(dev, rkc->irq, "Interrupt is not available.\n");
		goto err_dma;
	}

	rkc->engine = crypto_engine_alloc_init(dev, true);
	if (!rkc->engine) {
		err = -ENOMEM;
		goto err_dma;
	}

	err = crypto_engine_start(rkc->engine);
	if (err) {
		err = dev_err_probe(dev, err, "Failed to start crypto engine\n");
		goto err_engine;
	}

	init_completion(&rkc->complete);

	err = rk2_crypto_pm_init(rkc);
	if (err) {
		err = dev_err_probe(dev, err, "Failed to initialize runtime PM\n");
		goto err_engine;
	}

	err = pm_runtime_resume_and_get(dev);
	if (err) {
		err = dev_err_probe(dev, err, "Failed to resume device\n");
		goto err_pm;
	}

	err = devm_request_irq(dev, rkc->irq,
			       rk2_crypto_irq_handle, 0,
			       "rk-crypto", pdev);
	if (err) {
		err = dev_err_probe(dev, err, "IRQ request failed.\n");
		goto err_pm_put;
	}

	/*
	 * Duplicate the algorithm templates so each device has its own copy
	 * with a back-pointer to its rk2_crypto_dev. Exactly one crypto block
	 * exists per SoC, so registering these driver_names cannot collide
	 * (-EEXIST) on real hardware.
	 */
	rkc->num_algs = ARRAY_SIZE(rk2_crypto_algs_template);
	rkc->algs = kmemdup(rk2_crypto_algs_template,
			    sizeof(rk2_crypto_algs_template), GFP_KERNEL);
	if (!rkc->algs) {
		err = -ENOMEM;
		goto err_pm_put;
	}

	err = rk2_crypto_register(rkc);
	if (err) {
		err = dev_err_probe(dev, err, "Fail to register crypto algorithms\n");
		goto err_free_algs;
	}

	register_debugfs(rkc);

	pm_runtime_mark_last_busy(dev);
	pm_runtime_put_autosuspend(dev);

	return 0;

 err_free_algs:
	kfree(rkc->algs);
 err_pm_put:
	pm_runtime_put_sync(dev);
 err_pm:
	rk2_crypto_pm_exit(rkc);
 err_engine:
	crypto_engine_exit(rkc->engine);
 err_dma:
	dma_free_coherent(dev, sizeof(struct rk2_crypto_lli) * MAX_LLI,
			  rkc->tl, rkc->t_phy);
	return err;
}

static void rk2_crypto_remove(struct platform_device *pdev)
{
	struct rk2_crypto_dev *rkc = platform_get_drvdata(pdev);

	rk2_crypto_unregister(rkc);

#ifdef CONFIG_CRYPTO_DEV_ROCKCHIP2_DEBUG
	debugfs_remove_recursive(rkc->dbgfs_dir);
#endif

	crypto_engine_exit(rkc->engine);

	pm_runtime_get_sync(rkc->dev);
	pm_runtime_dont_use_autosuspend(rkc->dev);
	pm_runtime_put_sync(rkc->dev);
	rk2_crypto_pm_exit(rkc);

	dma_free_coherent(rkc->dev, sizeof(struct rk2_crypto_lli) * MAX_LLI,
			  rkc->tl, rkc->t_phy);

	kfree(rkc->algs);
}

static struct platform_driver crypto_driver = {
	.probe = rk2_crypto_probe,
	.remove = rk2_crypto_remove,
	.driver = {
		   .name = "rk2-crypto",
		   .pm = pm_ptr(&rk2_crypto_pm_ops),
		   .of_match_table = crypto_of_id_table,
		   },
};

module_platform_driver(crypto_driver);

MODULE_DESCRIPTION("Rockchip Crypto Engine cryptographic offloader");
MODULE_LICENSE("GPL");
MODULE_AUTHOR("Corentin Labbe <clabbe@baylibre.com>");
MODULE_AUTHOR("Dawid Olesinski <dawidro@gmail.com>");

