
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-"
"Date:2023-12-01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-"
"Translator:FULL NAME <EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN "
"<LL@li.org>Plural-Forms:nplurals=1; plural=0;MIME-Version:1.0Content-"
"Type:text/plain; charset=UTF-8\n"
"Report-Msgid-Bugs-To: EMAIL@ADDRESSPOT-Creation-Date:2023-12-02 00:23"
"+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language-Team:LANGUAGE <LL@li.org>MIME-Version:1.0Content-"
"Type:text/plain; charset=UTF-8\n"
"POT-Creation-Date: 2024-08-19 09:12+0000\n"
"PO-Revision-Date: 2024-02-01 09:13+0000\n"
"Last-Translator: Readon <xydarcher@qq.com>\n"
"Language: zh_CN\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects"
"/spinaldoc-rtd/spinalhdlsimulationbootstraps/zh_Hans/>\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=utf-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Generated-By: Babel 2.16.0\n"

#: ../../SpinalHDL/Simulation/bootstraps.rst:3
msgid "Boot a simulation"
msgstr "启动仿真器"

#: ../../SpinalHDL/Simulation/bootstraps.rst:6
msgid "Introduction"
msgstr "简介"

#: ../../SpinalHDL/Simulation/bootstraps.rst:8
msgid "Below is an example hardware definition + testbench:"
msgstr "下面是一个硬件定义+测试平台的示例："

#: ../../SpinalHDL/Simulation/bootstraps.rst:46
msgid "Configuration"
msgstr "配置"

#: ../../SpinalHDL/Simulation/bootstraps.rst:48
msgid ""
"``SimConfig`` will return a default simulation configuration instance on "
"which you can call multiple functions to configure your simulation:"
msgstr "``SimConfig`` 将返回一个默认的仿真配置实例，您可以在该实例上调用多个函数来配置您的仿真过程："

#: ../../SpinalHDL/Simulation/bootstraps.rst:54
msgid "Syntax"
msgstr "语法"

#: ../../SpinalHDL/Simulation/bootstraps.rst:55
msgid "Description"
msgstr "描述"

#: ../../SpinalHDL/Simulation/bootstraps.rst:56
msgid "``withWave``"
msgstr "``withWave``"

#: ../../SpinalHDL/Simulation/bootstraps.rst:57
msgid "Enable simulation wave capture (default format)"
msgstr "打开仿真波形捕获与存储（默认格式）"

#: ../../SpinalHDL/Simulation/bootstraps.rst:58
msgid "``withVcdWave``"
msgstr "``withVcdWave``"

#: ../../SpinalHDL/Simulation/bootstraps.rst:59
msgid "Enable simulation wave capture (VCD text format)"
msgstr "打开仿真波形捕获与存储（VCD格式）"

#: ../../SpinalHDL/Simulation/bootstraps.rst:60
msgid "``withFstWave``"
msgstr "``withFstWave``"

#: ../../SpinalHDL/Simulation/bootstraps.rst:61
msgid "Enable simulation wave capture (FST binary format)"
msgstr "打开仿真波形捕获与存储（FST 二进制格式）"

#: ../../SpinalHDL/Simulation/bootstraps.rst:62
msgid "``withConfig(SpinalConfig)``"
msgstr "``withConfig(SpinalConfig)``"

#: ../../SpinalHDL/Simulation/bootstraps.rst:63
msgid "Specify the ``SpinalConfig`` that should be use to generate the hardware"
msgstr "指定用于生成硬件的 ``SpinalConfig``"

#: ../../SpinalHDL/Simulation/bootstraps.rst:64
msgid "``allOptimisation``"
msgstr "``allOptimisation``"

#: ../../SpinalHDL/Simulation/bootstraps.rst:65
msgid ""
"Enable all the RTL compilation optimizations to reduce simulation time "
"(will increase compilation time)"
msgstr "启用所有 RTL 编译优化以减少仿真时间（会增加编译时间）"

#: ../../SpinalHDL/Simulation/bootstraps.rst:66
msgid "``workspacePath(path)``"
msgstr "``workspacePath(path)``"

#: ../../SpinalHDL/Simulation/bootstraps.rst:67
msgid "Change the folder where the sim files are generated"
msgstr "更改生成的仿真文件存放的文件夹"

#: ../../SpinalHDL/Simulation/bootstraps.rst:68
msgid "``withVerilator``"
msgstr "``withVerilator``"

#: ../../SpinalHDL/Simulation/bootstraps.rst:69
msgid "Use Verilator as simulation backend (default)"
msgstr "使用 Verilator 作为后台仿真器（默认）"

#: ../../SpinalHDL/Simulation/bootstraps.rst:70
msgid "``withGhdl``"
msgstr "``withGhdl``"

#: ../../SpinalHDL/Simulation/bootstraps.rst:71
msgid "Use GHDL as simulation backend"
msgstr "使用GHDL作为后台仿真器"

#: ../../SpinalHDL/Simulation/bootstraps.rst:72
msgid "``withIVerilog``"
msgstr "``withIVerilog``"

#: ../../SpinalHDL/Simulation/bootstraps.rst:73
msgid "Use Icarus Verilog as simulation backend"
msgstr "使用 Icarus Verilog 作为后台仿真器"

#: ../../SpinalHDL/Simulation/bootstraps.rst:74
msgid "``withVCS``"
msgstr "``withVCS``"

#: ../../SpinalHDL/Simulation/bootstraps.rst:75
msgid "Use Synopsys VCS as simulation backend"
msgstr "使用Synopsys VCS作为后台仿真器"

#: ../../SpinalHDL/Simulation/bootstraps.rst:77
msgid ""
"Then you can call the ``compile(rtl)`` function to compile the hardware "
"and warm up the simulator. This function will return a ``SimCompiled`` "
"instance."
msgstr "然后你可以调用 ``compile(rtl)`` 函数来编译硬件并预热仿真器。该函数将返回一个 ``SimCompiled`` 实例。"

#: ../../SpinalHDL/Simulation/bootstraps.rst:80
msgid ""
"On this ``SimCompiled`` instance you can run your simulation with the "
"following functions:"
msgstr "在此 ``SimCompiled`` 实例上，您可以使用以下函数进行仿真："

#: ../../SpinalHDL/Simulation/bootstraps.rst:86
msgid "``doSim[(simName[, seed])]{dut => /* main stimulus code */}``"
msgstr "``doSim[(simName[, seed])]{dut => /* main stimulus code */}``"

#: ../../SpinalHDL/Simulation/bootstraps.rst:83
msgid ""
"Run the simulation until the main thread runs to completion and "
"exits/returns. It will detect and report an error if the simulation gets "
"fully stuck. As long as e.g. a clock is running the simulation can "
"continue forever, it is therefore recommended to use "
"``SimTimeout(cycles)`` to limit the possible runtime."
msgstr ""
"运行仿真，直到主线程运行完成并退出/返回。如果仿真完全卡住，它将检测并报告错误。只要例如时钟正在运行，仿真过程可以永远持续下去，因此建议使用 "
"``SimTimeout(cycles)`` 来限制可能的运行时间。"

#: ../../SpinalHDL/Simulation/bootstraps.rst:91
msgid "``doSimUntilVoid[(simName[, seed])]{dut => ...}``"
msgstr "``doSimUntilVoid[(simName[, seed])]{dut => ...}``"

#: ../../SpinalHDL/Simulation/bootstraps.rst:89
msgid ""
"Run the simulation until it is ended by calling either ``simSuccess()`` "
"or ``simFailure()``. The main stimulus thread can continue or exit early."
" As long as there are events to process, the simulation will continue. "
"The simulation will report an error if it gets fully stuck."
msgstr ""
"运行仿真，直到通过调用 ``simSuccess()`` 或 ``simFailure()`` "
"结束。主激励线程可以继续或提前退出。只要有事件需要处理，仿真就会继续。如果完全卡住，仿真器将报告错误。"

#: ../../SpinalHDL/Simulation/bootstraps.rst:93
msgid "The following testbench template will use the following toplevel :"
msgstr "以下测试平台模板将使用以下顶层设计："

#: ../../SpinalHDL/Simulation/bootstraps.rst:102
msgid "Here is a template with many simulation configurations:"
msgstr "这是一个包含多个仿真配置的模板："

#: ../../SpinalHDL/Simulation/bootstraps.rst:119
msgid ""
"Here is a template where the simulation ends by completing the simulation"
" main thread execution:"
msgstr "这是一个模板，其中仿真过程在主仿真线程执行完成后结束："

#: ../../SpinalHDL/Simulation/bootstraps.rst:130
msgid ""
"Here is a template where the simulation ends by explicitly calling "
"`simSuccess()`:"
msgstr "这是一个模板，其中仿真过程通过显式调用 `simSuccess()` 结束："

#: ../../SpinalHDL/Simulation/bootstraps.rst:144
msgid "Note is it equivalent to:"
msgstr "注意它是否等同于："

#: ../../SpinalHDL/Simulation/bootstraps.rst:159
msgid ""
"The location where the simulation files will be placed is defined by "
"default in $WORKSPACE/$COMPILED."
msgstr "默认情况下，仿真文件应存放在 $WORKSPACE/$COMPILED 指定的目录中。"

#: ../../SpinalHDL/Simulation/bootstraps.rst:161
msgid ""
"$WORKSPACE being by default ``simWorkspace``, you can override it with "
"the ``SPINALSIM_WORKSPACE`` environnement variable."
msgstr ""
"$WORKSPACE 的默认值是 ``simWorkspace``，但你可以利用 ``SPINALSIM_WORKSPACE`` "
"环境变量来指定一个不同的工作空间路径。"

#: ../../SpinalHDL/Simulation/bootstraps.rst:162
msgid "$COMPILED being the name of the toplevel being simulated."
msgstr "$COMPILED 变量代表的是当前进行仿真的顶层模块的名称。"

#: ../../SpinalHDL/Simulation/bootstraps.rst:163
msgid ""
"The location of the wave file depend the backend used. For verilator it "
"will be in the folder (``$WORKSPACE/$COMPILED/$TEST`` by default)."
msgstr ""
"波形文件的存放路径会根据所选用的后端工具有所变化。在 Verilator 的情况下，它通常会被保存在默认的路径 "
"``$WORKSPACE/$COMPILED/$TEST`` 下。"

#: ../../SpinalHDL/Simulation/bootstraps.rst:164
msgid ""
"For the verilator backend, you can override the location of the test "
"folder via the ``SimConfig.setTestPath(path)`` function."
msgstr "对于 Verilator 后端，可以使用 ``SimConfig.setTestPath(path)`` 函数设置测试文件夹位置。"

#: ../../SpinalHDL/Simulation/bootstraps.rst:165
#, fuzzy
msgid ""
"You can retrieve the location of the test path during simulation by "
"calling the currentTestPath() function."
msgstr "在进行仿真时，要确定测试文件夹的当前路径，可以调用 currentTestPath() 方法来获取。"

#: ../../SpinalHDL/Simulation/bootstraps.rst:169
msgid "Running multiple tests on the same hardware"
msgstr "在同一硬件上运行多个测试"

#: ../../SpinalHDL/Simulation/bootstraps.rst:184
msgid "Throw Success or Failure of the simulation from a thread"
msgstr "从线程中抛出仿真成功或失败结果"

#: ../../SpinalHDL/Simulation/bootstraps.rst:186
msgid ""
"At any moment during a simulation you can call ``simSuccess`` or "
"``simFailure`` to end it."
msgstr "在仿真过程中的任何时刻，您都可以调用 ``simSuccess`` 或 ``simFailure`` 来结束它。"

#: ../../SpinalHDL/Simulation/bootstraps.rst:188
msgid ""
"It is possible to make a simulation fail when it is too long, for "
"instance because the test-bench is waiting for a condition which never "
"occurs. To do so, call ``SimTimeout(maxDuration)`` where ``maxDuration`` "
"is the time (in simulation units of time) after the which the simulation "
"should be considered to have failed."
msgstr ""
"当仿真时间太长时，可能会导致仿真失败，例如，因为测试平台正在等待从未发生的条件。为此，请调用 "
"``SimTimeout(maxDuration)`` 函数设置超时时间，其中 ``maxDuration`` "
"是仿真应被视为失败的时间（以仿真时间单位表示）。"

#: ../../SpinalHDL/Simulation/bootstraps.rst:190
msgid ""
"For instance, to make the simulation fail after 1000 times the duration "
"of a clock cycle:"
msgstr "例如，要使仿真在持续 1000 个时钟周期后失败："

#: ../../SpinalHDL/Simulation/bootstraps.rst:199
msgid "Capturing wave for a given window before failure"
msgstr "在失败之前捕获给定时间窗内的波形"

#: ../../SpinalHDL/Simulation/bootstraps.rst:201
msgid ""
"In the case you have a very long simulation, and you don't want to "
"capture the wave on all of it (too bug, too slow), you have mostly 2 ways"
" to do it."
msgstr "如果您有一个很长时间的仿真，并且您不想捕获所有波形（太多错误，太慢），那么您主要有两种方法可以做到这一点。"

#: ../../SpinalHDL/Simulation/bootstraps.rst:203
msgid ""
"Either you know already at which ``simTime`` the simulation failed, in "
"which case you can do the following in your testbench :"
msgstr "要么您已经知道模拟在哪个 ``simTime`` 失败，在这种情况下您可以在测试平台中执行以下操作："

#: ../../SpinalHDL/Simulation/bootstraps.rst:210
msgid ""
"Or you can run a dual lock-step simulation, with one running a bit "
"delayed from the the other one, and which will start recording the wave "
"once the leading simulation had a failure."
msgstr "或者，您可以运行双步锁仿真，其中一个仿真的运行比另一个仿真的运行稍有延迟，一旦领先的模拟出现故障，它将开始记录波形。"

#: ../../SpinalHDL/Simulation/bootstraps.rst:212
msgid ""
"To do this, you can use the DualSimTracer utility, with parameters for "
"the compiled hardware, the window of time you want to capture before "
"failure, and a seed."
msgstr "为此，您可以使用 DualSimTracer 实用程序，其中包含已编译硬件的参数、故障前要捕获的时间窗大小以及随机种子。"

#: ../../SpinalHDL/Simulation/bootstraps.rst:214
msgid "Here is an example :"
msgstr "这是一个例子："

#: ../../SpinalHDL/Simulation/bootstraps.rst:219
msgid "This will generate the following file structure :"
msgstr "这将生成以下文件结构："

#: ../../SpinalHDL/Simulation/bootstraps.rst:221
msgid ""
"simWorkspace/Toplevel/explorer/stdout.log : stdout of the simulation "
"which is ahead"
msgstr ""
"simWorkspace/Toplevel/explorer/stdout.log : stdout of the simulation "
"which is ahead"

#: ../../SpinalHDL/Simulation/bootstraps.rst:222
msgid ""
"simWorkspace/Toplevel/tracer/stdout.log : stdout of the simulation doing "
"the wave tracing"
msgstr ""
"simWorkspace/Toplevel/tracer/stdout.log : stdout of the simulation doing "
"the wave tracing"

#: ../../SpinalHDL/Simulation/bootstraps.rst:223
msgid "simWorkspace/Toplevel/tracer.fst : Waveform of the failure"
msgstr "simWorkspace/Toplevel/tracer.fst : Waveform of the failure"

#: ../../SpinalHDL/Simulation/bootstraps.rst:225
msgid "The scala terminal will show the explorer simulation stdout."
msgstr "scala 终端将显示仿真结果到标准输出。"

