List of CLB Tiles
CLE_M_X50Y234
CLEL_R_X50Y234
CLEL_L_X63Y169
CLEL_R_X63Y169
CLE_M_R_X62Y188
CLEL_R_X62Y188
CLEL_L_X63Y186
CLEL_R_X63Y186
CLE_M_X52Y214
CLEL_R_X52Y214
CLE_M_X50Y232
CLEL_R_X50Y232
CLEL_L_X64Y196
CLEL_R_X64Y196
CLEL_L_X61Y181
CLEL_R_X61Y181
CLEL_L_X61Y201
CLEL_R_X61Y201
CLEL_L_X59Y188
CLEL_R_X59Y188

List of Congested Nets
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/P[1]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/P[0]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/RequestSample_CalibTableSDPRAM_reg_n_0_[0]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[31]_i_13_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[31]_i_37_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[31]_i_38_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/read_data_fsm.word_address[0]_i_1_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[0][0][0]_i_3_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/src_send_i_4_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[2][0][0]_i_6_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/awaddr_reg[2]_rep__1_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[22]_i_18_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[22]_i_19_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[2][34][17]_i_12_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/awaddr_reg[2]_rep__0_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[2][34][24]_i_5_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/sel0[1]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/read_data_fsm.word_address[2]_i_1_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/read_data_fsm.word_address[1]_i_1_n_0
design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_replica
design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rvalid_int_reg_0
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs[2]
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs[0]
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs[1]
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs[3]
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_4_n_0
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[1]_i_4_n_0
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/pend_rd_op
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/end_brst_rd_clr_cmb
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/end_brst_rd
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AR_Active
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_4_n_0
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/end_brst_rd_clr
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.last_bram_addr_i_4_n_0
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.pend_rd_op_i_2_n_0
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.pend_rd_op_i_3_n_0
design_1_i/Master/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.rddata_mux_sel_i_2_n_0
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/meas_to_integrate_reg_n_0_[40]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/meas_integrated_reg[3]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/meas_integrated_reg[5]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/meas_integrated_reg[1]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/meas_integrated_reg[2]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/meas_integrated_reg[22]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/minusOp0_in[21]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/minusOp0_in[18]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/minusOp0_in[20]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/meas_integrated_reg[17]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/meas_integrated_reg[15]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/meas_integrated_reg[13]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/meas_integrated_reg[14]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/minusOp0_in[9]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/meas_integrated_reg[10]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/minusOp0_in[11]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/meas_integrated_reg[11]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/minusOp0_in[7]
design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/minusOp0_in[8]
design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[4]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/read_data_fsm.word_address[4]_i_1_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/read_data_fsm.word_address[5]_i_1_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[12]_i_30_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[2][1][6]_i_12_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/sel0[5]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[6]_i_21_n_0
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/RequestSample_CalibTableSDPRAM_reg_n_0_[18]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/RequestSample_CalibTableSDPRAM_reg_n_0_[22]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/Q[15]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/Q[16]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/Q[17]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/Q[18]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/Q[19]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/Q[22]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/inst_delta/Q[23]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/RequestSample_CalibTableSDPRAM_reg_n_0_[9]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/RequestSample_CalibTableSDPRAM_reg_n_0_[2]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/RequestSample_CalibTableSDPRAM_reg_n_0_[3]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/RequestSample_CalibTableSDPRAM_reg_n_0_[4]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/RequestSample_CalibTableSDPRAM_reg_n_0_[6]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/strobe_assign[30]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[6]_i_22_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/TDC_PROP_WPORT[8]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg_n_0_[2][0][6]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/TDC_PROP_WPORT[35]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/TDC_PROP_WPORT[16]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg_n_0_[2][3][9]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/slice_regs_inst.w_slice_regs_inst/m_id[3]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/RequestSample_CalibTableSDPRAM_reg_n_0_[20]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/RequestSample_CalibTableSDPRAM_reg_n_0_[13]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/RequestSample_CalibTableSDPRAM_reg_n_0_[15]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/RequestSample_CalibTableSDPRAM_reg_n_0_[16]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/RequestSample_CalibTableSDPRAM_reg_n_0_[19]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/RequestSample_CalibTableSDPRAM_reg_n_0_[23]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[12]_i_20_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[6]_i_23_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg_n_0_[2][1][9]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[0][1]_28[9]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg_n_0_[2][0][9]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[0][0]_30[9]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[0][2]_26[9]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[1][2]_27[9]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg_n_0_[2][2][9]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[1][3]_25[9]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[0][33]_10[13]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg_n_0_[2][33][13]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/TDC_DEBUG_PROP_WPORT[103]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/TDC_DEBUG_PROP_WPORT[177]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg_n_0_[2][35][13]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[0][35]_8[13]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[1][35]_9[13]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/strobe_assign[29]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/slice_regs_inst.w_slice_regs_inst/m_addr[30]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][22]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/ARG_carry__1_i_2_n_0
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/sum_reg[21]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][17]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/sum_reg[17]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][16]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/sum_reg[16]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][23]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[1][2]_27[30]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/p_moving_average_reg[31][15]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/SHIFT_RIGHT[9]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/sum_reg[20]
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/sum_reg[18]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[1][32]_12[10]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[0][33]_10[10]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[1][35]_9[10]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[2][34][10]_i_15_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[2][34][10]_i_16_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[2][34][10]_i_17_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[2][34][10]_i_18_n_0
design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_PeriodMet_0/U0/Inst_BeltBus_PeriodMeter_Wrapper/IF_GEN_MA.Inst_moving_average/count_reg[5]_0[0]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[0][32]_32[24]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata[28]_i_13_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg_n_0_[2][4][28]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop[2][34][30]_i_3_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[0][0]_30[30]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[1][1]_29[30]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg_n_0_[2][1][30]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[1][3]_25[30]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg_n_0_[2][3][28]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_reg_n_0_[15]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_pipe_reg[1]_3[1]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_pipe_reg[1]_3[23]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[1][32]_12[24]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[1][33]_11[24]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/strobe_assign[16]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[23]_i_13_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[1][35]_9[24]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg_n_0_[2][32][16]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[0][4]_22[30]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[1][4]_23[30]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg_n_0_[2][4][30]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[30]_i_6_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][21]_i_2_n_0
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_pipe_reg[1]_3[22]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_pipe_reg[1]_3[21]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_pipe_reg[1]_3[19]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_pipe_reg[1]_3[17]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_pipe_reg[1]_3[14]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_pipe_reg[1]_3[8]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_pipe_reg[1]_3[5]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_pipe_reg[1]_3[0]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_reg_n_0_[20]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg_n_0_[2][35][24]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[0][35]_8[24]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/TDC_DEBUG_PROP_WPORT[114]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[1][32]_12[16]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/TDC_DEBUG_PROP_WPORT[32]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][20]_i_2_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][22]_i_2_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][31]_i_3_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][23]_i_3_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][27]_i_3_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][24]_i_2_n_0
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_reg_n_0_[13]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_reg_n_0_[5]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_reg_n_0_[19]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_reg_n_0_[3]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_reg_n_0_[14]
design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/NumberOfSample_CalibTableSDPRAM_reg_n_0_[10]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[2][34][24]_i_6_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[0][32]_32[16]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][35]_i_3_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][39]_i_3_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][25]_i_2_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][23]_i_2_n_0
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/tdc_prop_reg[1][7]_14[21]
design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD[0][57]_i_2_n_0

