---
layout: default
title: About me
---
## Profile
- Student at Information Security Engineering Program, University of Electro-Communications
- Twitter : @Cra2yPierr0t
- Github : @Cra2yPierr0t
- blog(hatena) : [VVVVVVVVVVVVLSI](https://cra2ypierr0t.hatenablog.jp/)
- blog(vlsi.jp) : [VLSI.jp](vlsi.jp)
- email : Cra2yPierr0t[at]vlsi[dot]jp

## Interests
- Computer Architecture
- Digital circuit design 
- FPGA
- HPC
- Operating Systems

## Publications

- ["The Journey of Two Novice LSI Enthusiasts: Tape-Out of CPU+RAM in Just One Month", VLSI Symposium 2023 Workshop 1](https://www.vlsisymposium.org/workshop1.html)
- ["半導体設計について何も知らない素人が1ヶ月で8bitCPUをテープアウトした話", RISC-V Day Tokyo 2023 Summer](https://riscv.or.jp/risc-v-day-tokyo-2023-summer/)

## Background
- (2022/5 - Present) : Intern at PEZY Computing Inc.
- (2022/5 - Present) : Intern at TIER IV, Inc.
- (2019/4 - Preesnt) : Student at Information Security Engineering Program, University of Electro-Communications
