Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Jan 11 14:56:34 2026
| Host         : szymon running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            9 |
| Yes          | No                    | No                     |             245 |           70 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              85 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                       Enable Signal                      |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/U0/CTRL_s_axi_U/waddr                    |                                                        |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/CTRL_s_axi_U/ar_hs                    | bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data[7]_i_1_n_0  |                4 |              6 |         1.50 |
|  ap_clk      |                                                          |                                                        |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_data_in_4            | bd_0_i/hls_inst/U0/ap_rst_n_inv                        |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_data_in_0            | bd_0_i/hls_inst/U0/ap_rst_n_inv                        |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_data_in_1            | bd_0_i/hls_inst/U0/ap_rst_n_inv                        |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/U0/CTRL_s_axi_U/int_data_in_3[7]_i_1_n_0 | bd_0_i/hls_inst/U0/ap_rst_n_inv                        |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/CTRL_s_axi_U/ar_hs                    | bd_0_i/hls_inst/U0/CTRL_s_axi_U/rdata_data[19]_i_1_n_0 |                2 |             11 |         5.50 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_state3                      |                                                        |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/U0/CTRL_s_axi_U/E[0]                     | bd_0_i/hls_inst/U0/ap_rst_n_inv                        |                3 |             16 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_done                  | bd_0_i/hls_inst/U0/ap_rst_n_inv                        |                5 |             20 |         4.00 |
|  ap_clk      |                                                          | bd_0_i/hls_inst/U0/ap_rst_n_inv                        |                9 |             24 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/U0/CTRL_s_axi_U/ap_NS_fsm1               |                                                        |                4 |             24 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_state4                      |                                                        |               18 |             48 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_state2                      |                                                        |               19 |             80 |         4.21 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_state5                      |                                                        |               23 |             81 |         3.52 |
+--------------+----------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


